
Recoil-Motor-Controller-G431-DRV8350RS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b188  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000904  0800b368  0800b368  0001b368  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc6c  0800bc6c  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800bc6c  0800bc6c  0001bc6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bc74  0800bc74  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bc74  0800bc74  0001bc74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bc78  0800bc78  0001bc78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800bc7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000590  200001fc  0800be78  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000078c  0800be78  0002078c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00032765  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005883  00000000  00000000  00052991  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0001f365  00000000  00000000  00058214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016a0  00000000  00000000  00077580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003ae0  00000000  00000000  00078c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024f9b  00000000  00000000  0007c700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002f6d2  00000000  00000000  000a169b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e9d82  00000000  00000000  000d0d6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001baaef  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005bbc  00000000  00000000  001bab40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001fc 	.word	0x200001fc
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b350 	.word	0x0800b350

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000200 	.word	0x20000200
 800021c:	0800b350 	.word	0x0800b350

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b974 	b.w	8000f98 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <HAL_FDCAN_RxFifo0Callback>:
extern TIM_HandleTypeDef htim15;
extern UART_HandleTypeDef huart3;

MotorController controller;

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 8000f9c:	b500      	push	{lr}
 8000f9e:	b085      	sub	sp, #20
  CAN_Frame rx_frame;
  CAN_getRxFrame(&hfdcan1, &rx_frame);
 8000fa0:	4669      	mov	r1, sp
 8000fa2:	4805      	ldr	r0, [pc, #20]	; (8000fb8 <HAL_FDCAN_RxFifo0Callback+0x1c>)
 8000fa4:	f000 f880 	bl	80010a8 <CAN_getRxFrame>
  MotorController_handleCANMessage(&controller, &rx_frame);
 8000fa8:	4804      	ldr	r0, [pc, #16]	; (8000fbc <HAL_FDCAN_RxFifo0Callback+0x20>)
 8000faa:	4669      	mov	r1, sp
 8000fac:	f001 fc16 	bl	80027dc <MotorController_handleCANMessage>
}
 8000fb0:	b005      	add	sp, #20
 8000fb2:	f85d fb04 	ldr.w	pc, [sp], #4
 8000fb6:	bf00      	nop
 8000fb8:	20000434 	.word	0x20000434
 8000fbc:	20000218 	.word	0x20000218

08000fc0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
  if (htim == &htim1) {
 8000fc0:	4b03      	ldr	r3, [pc, #12]	; (8000fd0 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8000fc2:	4283      	cmp	r3, r0
 8000fc4:	d000      	beq.n	8000fc8 <HAL_TIM_PeriodElapsedCallback+0x8>
      MotorController_setMode(&controller, MODE_ERROR);
      controller.error = ERROR_HEARTBEAT_TIMEOUT;
    }
    #endif
  }
}
 8000fc6:	4770      	bx	lr
    MotorController_update(&controller);
 8000fc8:	4802      	ldr	r0, [pc, #8]	; (8000fd4 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8000fca:	f001 b97b 	b.w	80022c4 <MotorController_update>
 8000fce:	bf00      	nop
 8000fd0:	200005b0 	.word	0x200005b0
 8000fd4:	20000218 	.word	0x20000218

08000fd8 <APP_init>:
  // so putting it here
  // can also comment out this line and just power cycle to update the flash settings
  HAL_FLASH_OB_Launch();
}

void APP_init() {
 8000fd8:	b508      	push	{r3, lr}
  #if FIRST_TIME_BOOTUP
  APP_initFlashOption();
  #endif

  MotorController_init(&controller);
 8000fda:	4804      	ldr	r0, [pc, #16]	; (8000fec <APP_init+0x14>)
 8000fdc:	f001 f836 	bl	800204c <MotorController_init>
//  MotorController_setMode(&controller, MODE_TORQUE);
//  controller.position_controller.torque_target = 0;
//  HAL_Delay(1000);
//  MotorController_setMode(&controller, MODE_POSITION);
//  controller.position_controller.position_target = 0;
}
 8000fe0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_Delay(1000);
 8000fe4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fe8:	f002 bd4e 	b.w	8003a88 <HAL_Delay>
 8000fec:	20000218 	.word	0x20000218

08000ff0 <APP_main>:


void APP_main() {
 8000ff0:	b510      	push	{r4, lr}
 8000ff2:	ed2d 8b02 	vpush	{d8}
  MotorController_updateService(&controller);
 8000ff6:	4c28      	ldr	r4, [pc, #160]	; (8001098 <APP_main+0xa8>)
//        controller.current_controller.i_a_measured * 1000,
//        controller.current_controller.i_b_measured * 1000,
//        controller.current_controller.i_c_measured * 1000);

  sprintf(str, "iq_tar:%f\tiq_set:%f\tiq_mea:%f\tid_set:%f\tid_mea:%f\r\n",
      controller.current_controller.i_q_target * 1000,
 8000ff8:	ed9f 8a28 	vldr	s16, [pc, #160]	; 800109c <APP_main+0xac>
void APP_main() {
 8000ffc:	b0aa      	sub	sp, #168	; 0xa8
  MotorController_updateService(&controller);
 8000ffe:	4620      	mov	r0, r4
 8001000:	f001 fbe4 	bl	80027cc <MotorController_updateService>
      controller.current_controller.i_q_target * 1000,
 8001004:	edd4 7a28 	vldr	s15, [r4, #160]	; 0xa0
  sprintf(str, "iq_tar:%f\tiq_set:%f\tiq_mea:%f\tid_set:%f\tid_mea:%f\r\n",
 8001008:	ee67 7a88 	vmul.f32	s15, s15, s16
 800100c:	ee17 0a90 	vmov	r0, s15
 8001010:	f7ff fac2 	bl	8000598 <__aeabi_f2d>
      controller.current_controller.i_q_setpoint * 1000,
      controller.current_controller.i_q_measured * 1000,
      controller.current_controller.i_d_setpoint * 1000,
      controller.current_controller.i_d_measured * 1000);
 8001014:	edd4 7a2b 	vldr	s15, [r4, #172]	; 0xac
  sprintf(str, "iq_tar:%f\tiq_set:%f\tiq_mea:%f\tid_set:%f\tid_mea:%f\r\n",
 8001018:	ee67 7a88 	vmul.f32	s15, s15, s16
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	ee17 0a90 	vmov	r0, s15
 8001024:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001028:	f7ff fab6 	bl	8000598 <__aeabi_f2d>
      controller.current_controller.i_d_setpoint * 1000,
 800102c:	edd4 7a2d 	vldr	s15, [r4, #180]	; 0xb4
  sprintf(str, "iq_tar:%f\tiq_set:%f\tiq_mea:%f\tid_set:%f\tid_mea:%f\r\n",
 8001030:	ee67 7a88 	vmul.f32	s15, s15, s16
 8001034:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8001038:	ee17 0a90 	vmov	r0, s15
 800103c:	f7ff faac 	bl	8000598 <__aeabi_f2d>
      controller.current_controller.i_q_measured * 1000,
 8001040:	edd4 7a2a 	vldr	s15, [r4, #168]	; 0xa8
  sprintf(str, "iq_tar:%f\tiq_set:%f\tiq_mea:%f\tid_set:%f\tid_mea:%f\r\n",
 8001044:	ee67 7a88 	vmul.f32	s15, s15, s16
 8001048:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800104c:	ee17 0a90 	vmov	r0, s15
 8001050:	f7ff faa2 	bl	8000598 <__aeabi_f2d>
      controller.current_controller.i_q_setpoint * 1000,
 8001054:	edd4 7a2c 	vldr	s15, [r4, #176]	; 0xb0
  sprintf(str, "iq_tar:%f\tiq_set:%f\tiq_mea:%f\tid_set:%f\tid_mea:%f\r\n",
 8001058:	ee67 7a88 	vmul.f32	s15, s15, s16
 800105c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001060:	ee17 0a90 	vmov	r0, s15
 8001064:	f7ff fa98 	bl	8000598 <__aeabi_f2d>
 8001068:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800106c:	e9cd 0100 	strd	r0, r1, [sp]
 8001070:	490b      	ldr	r1, [pc, #44]	; (80010a0 <APP_main+0xb0>)
 8001072:	a80a      	add	r0, sp, #40	; 0x28
 8001074:	f007 f88e 	bl	8008194 <siprintf>
//      controller.position_controller.torque_setpoint * 1000,
//      controller.position_controller.torque_measured * 1000,
//      controller.current_controller.i_q_setpoint);


  HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), 1000);
 8001078:	a80a      	add	r0, sp, #40	; 0x28
 800107a:	f7ff f8d1 	bl	8000220 <strlen>
 800107e:	4602      	mov	r2, r0
 8001080:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001084:	b292      	uxth	r2, r2
 8001086:	a90a      	add	r1, sp, #40	; 0x28
 8001088:	4806      	ldr	r0, [pc, #24]	; (80010a4 <APP_main+0xb4>)
 800108a:	f006 fa79 	bl	8007580 <HAL_UART_Transmit>
//  HAL_Delay(5);
}
 800108e:	b02a      	add	sp, #168	; 0xa8
 8001090:	ecbd 8b02 	vpop	{d8}
 8001094:	bd10      	pop	{r4, pc}
 8001096:	bf00      	nop
 8001098:	20000218 	.word	0x20000218
 800109c:	447a0000 	.word	0x447a0000
 80010a0:	0800b368 	.word	0x0800b368
 80010a4:	200006e0 	.word	0x200006e0

080010a8 <CAN_getRxFrame>:
 *      Author: TK
 */

#include "can.h"

void CAN_getRxFrame(FDCAN_HandleTypeDef *hfdcan, CAN_Frame *rx_frame) {
 80010a8:	b510      	push	{r4, lr}
 80010aa:	b08a      	sub	sp, #40	; 0x28
 80010ac:	460c      	mov	r4, r1
  FDCAN_RxHeaderTypeDef rx_header;
  HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rx_header, rx_frame->data);
 80010ae:	f101 0308 	add.w	r3, r1, #8
 80010b2:	466a      	mov	r2, sp
 80010b4:	2140      	movs	r1, #64	; 0x40
 80010b6:	f003 fc79 	bl	80049ac <HAL_FDCAN_GetRxMessage>

  rx_frame->id = rx_header.Identifier;
  rx_frame->id_type = (rx_header.IdType == FDCAN_STANDARD_ID) ? CAN_ID_STANDARD : CAN_ID_EXTENDED;
 80010ba:	e9dd 1201 	ldrd	r1, r2, [sp, #4]
  rx_frame->frame_type = (rx_header.RxFrameType == FDCAN_DATA_FRAME) ? CAN_FRAME_DATA : CAN_FRAME_REMOTE;
  switch (rx_header.DataLength) {
 80010be:	9b03      	ldr	r3, [sp, #12]
  rx_frame->id = rx_header.Identifier;
 80010c0:	9800      	ldr	r0, [sp, #0]
 80010c2:	6020      	str	r0, [r4, #0]
  rx_frame->id_type = (rx_header.IdType == FDCAN_STANDARD_ID) ? CAN_ID_STANDARD : CAN_ID_EXTENDED;
 80010c4:	3900      	subs	r1, #0
  rx_frame->frame_type = (rx_header.RxFrameType == FDCAN_DATA_FRAME) ? CAN_FRAME_DATA : CAN_FRAME_REMOTE;
 80010c6:	fab2 f282 	clz	r2, r2
  rx_frame->id_type = (rx_header.IdType == FDCAN_STANDARD_ID) ? CAN_ID_STANDARD : CAN_ID_EXTENDED;
 80010ca:	bf18      	it	ne
 80010cc:	2101      	movne	r1, #1
  rx_frame->frame_type = (rx_header.RxFrameType == FDCAN_DATA_FRAME) ? CAN_FRAME_DATA : CAN_FRAME_REMOTE;
 80010ce:	0952      	lsrs	r2, r2, #5
  switch (rx_header.DataLength) {
 80010d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
  rx_frame->id_type = (rx_header.IdType == FDCAN_STANDARD_ID) ? CAN_ID_STANDARD : CAN_ID_EXTENDED;
 80010d4:	7121      	strb	r1, [r4, #4]
  rx_frame->frame_type = (rx_header.RxFrameType == FDCAN_DATA_FRAME) ? CAN_FRAME_DATA : CAN_FRAME_REMOTE;
 80010d6:	7162      	strb	r2, [r4, #5]
  switch (rx_header.DataLength) {
 80010d8:	d036      	beq.n	8001148 <CAN_getRxFrame+0xa0>
 80010da:	d814      	bhi.n	8001106 <CAN_getRxFrame+0x5e>
 80010dc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80010e0:	d026      	beq.n	8001130 <CAN_getRxFrame+0x88>
 80010e2:	d906      	bls.n	80010f2 <CAN_getRxFrame+0x4a>
 80010e4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80010e8:	d11e      	bne.n	8001128 <CAN_getRxFrame+0x80>
    case FDCAN_DLC_BYTES_2:
      rx_frame->size = 2; break;
    case FDCAN_DLC_BYTES_3:
      rx_frame->size = 3; break;
    case FDCAN_DLC_BYTES_4:
      rx_frame->size = 4; break;
 80010ea:	2304      	movs	r3, #4
 80010ec:	80e3      	strh	r3, [r4, #6]
    case FDCAN_DLC_BYTES_8:
      rx_frame->size = 8; break;
    default:
      rx_frame->size = 0;
  }
}
 80010ee:	b00a      	add	sp, #40	; 0x28
 80010f0:	bd10      	pop	{r4, pc}
  switch (rx_header.DataLength) {
 80010f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010f6:	d01f      	beq.n	8001138 <CAN_getRxFrame+0x90>
 80010f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80010fc:	d114      	bne.n	8001128 <CAN_getRxFrame+0x80>
      rx_frame->size = 2; break;
 80010fe:	2302      	movs	r3, #2
 8001100:	80e3      	strh	r3, [r4, #6]
}
 8001102:	b00a      	add	sp, #40	; 0x28
 8001104:	bd10      	pop	{r4, pc}
  switch (rx_header.DataLength) {
 8001106:	f5b3 2fe0 	cmp.w	r3, #458752	; 0x70000
 800110a:	d019      	beq.n	8001140 <CAN_getRxFrame+0x98>
 800110c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001110:	d103      	bne.n	800111a <CAN_getRxFrame+0x72>
      rx_frame->size = 8; break;
 8001112:	2308      	movs	r3, #8
 8001114:	80e3      	strh	r3, [r4, #6]
}
 8001116:	b00a      	add	sp, #40	; 0x28
 8001118:	bd10      	pop	{r4, pc}
  switch (rx_header.DataLength) {
 800111a:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800111e:	d103      	bne.n	8001128 <CAN_getRxFrame+0x80>
      rx_frame->size = 6; break;
 8001120:	2306      	movs	r3, #6
 8001122:	80e3      	strh	r3, [r4, #6]
}
 8001124:	b00a      	add	sp, #40	; 0x28
 8001126:	bd10      	pop	{r4, pc}
      rx_frame->size = 0; break;
 8001128:	2300      	movs	r3, #0
 800112a:	80e3      	strh	r3, [r4, #6]
}
 800112c:	b00a      	add	sp, #40	; 0x28
 800112e:	bd10      	pop	{r4, pc}
      rx_frame->size = 3; break;
 8001130:	2303      	movs	r3, #3
 8001132:	80e3      	strh	r3, [r4, #6]
}
 8001134:	b00a      	add	sp, #40	; 0x28
 8001136:	bd10      	pop	{r4, pc}
      rx_frame->size = 1; break;
 8001138:	2301      	movs	r3, #1
 800113a:	80e3      	strh	r3, [r4, #6]
}
 800113c:	b00a      	add	sp, #40	; 0x28
 800113e:	bd10      	pop	{r4, pc}
      rx_frame->size = 7; break;
 8001140:	2307      	movs	r3, #7
 8001142:	80e3      	strh	r3, [r4, #6]
}
 8001144:	b00a      	add	sp, #40	; 0x28
 8001146:	bd10      	pop	{r4, pc}
      rx_frame->size = 5; break;
 8001148:	2305      	movs	r3, #5
 800114a:	80e3      	strh	r3, [r4, #6]
}
 800114c:	b00a      	add	sp, #40	; 0x28
 800114e:	bd10      	pop	{r4, pc}

08001150 <CAN_putTxFrame>:

HAL_StatusTypeDef CAN_putTxFrame(FDCAN_HandleTypeDef *hfdcan, CAN_Frame *tx_frame) {
 8001150:	b530      	push	{r4, r5, lr}
  FDCAN_TxHeaderTypeDef tx_header;

  tx_header.Identifier = tx_frame->id;
  tx_header.IdType = (tx_frame->id_type == CAN_ID_STANDARD) ? FDCAN_STANDARD_ID : FDCAN_EXTENDED_ID;
 8001152:	790b      	ldrb	r3, [r1, #4]
  tx_header.TxFrameType = (tx_frame->frame_type == CAN_FRAME_DATA) ? FDCAN_DATA_FRAME : FDCAN_REMOTE_FRAME;
 8001154:	794c      	ldrb	r4, [r1, #5]
  tx_header.IdType = (tx_frame->id_type == CAN_ID_STANDARD) ? FDCAN_STANDARD_ID : FDCAN_EXTENDED_ID;
 8001156:	2b00      	cmp	r3, #0
  switch (tx_frame->size) {
 8001158:	88cb      	ldrh	r3, [r1, #6]
HAL_StatusTypeDef CAN_putTxFrame(FDCAN_HandleTypeDef *hfdcan, CAN_Frame *tx_frame) {
 800115a:	b08b      	sub	sp, #44	; 0x2c
  tx_header.IdType = (tx_frame->id_type == CAN_ID_STANDARD) ? FDCAN_STANDARD_ID : FDCAN_EXTENDED_ID;
 800115c:	bf0c      	ite	eq
 800115e:	2200      	moveq	r2, #0
 8001160:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
  tx_header.TxFrameType = (tx_frame->frame_type == CAN_FRAME_DATA) ? FDCAN_DATA_FRAME : FDCAN_REMOTE_FRAME;
 8001164:	2c01      	cmp	r4, #1
  tx_header.Identifier = tx_frame->id;
 8001166:	680c      	ldr	r4, [r1, #0]
  tx_header.TxFrameType = (tx_frame->frame_type == CAN_FRAME_DATA) ? FDCAN_DATA_FRAME : FDCAN_REMOTE_FRAME;
 8001168:	bf0c      	ite	eq
 800116a:	2500      	moveq	r5, #0
 800116c:	f04f 5500 	movne.w	r5, #536870912	; 0x20000000
  switch (tx_frame->size) {
 8001170:	3b01      	subs	r3, #1
  tx_header.IdType = (tx_frame->id_type == CAN_ID_STANDARD) ? FDCAN_STANDARD_ID : FDCAN_EXTENDED_ID;
 8001172:	e9cd 4201 	strd	r4, r2, [sp, #4]
  tx_header.TxFrameType = (tx_frame->frame_type == CAN_FRAME_DATA) ? FDCAN_DATA_FRAME : FDCAN_REMOTE_FRAME;
 8001176:	9503      	str	r5, [sp, #12]
  switch (tx_frame->size) {
 8001178:	2b07      	cmp	r3, #7
 800117a:	d833      	bhi.n	80011e4 <CAN_putTxFrame+0x94>
 800117c:	e8df f003 	tbb	[pc, r3]
 8001180:	221e1a16 	.word	0x221e1a16
 8001184:	042e2a26 	.word	0x042e2a26
    case 6:
      tx_header.DataLength = FDCAN_DLC_BYTES_6; break;
    case 7:
      tx_header.DataLength = FDCAN_DLC_BYTES_7; break;
    case 8:
      tx_header.DataLength = FDCAN_DLC_BYTES_8; break;
 8001188:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800118c:	9304      	str	r3, [sp, #16]
    default:
      tx_header.DataLength = FDCAN_DLC_BYTES_0;
  }
  tx_header.ErrorStateIndicator = FDCAN_ESI_PASSIVE;
  tx_header.BitRateSwitch = FDCAN_BRS_OFF;
 800118e:	2300      	movs	r3, #0
  tx_header.FDFormat = FDCAN_CLASSIC_CAN;
  tx_header.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
  tx_header.MessageMarker = 0;

  return HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &tx_header, tx_frame->data);
 8001190:	f101 0208 	add.w	r2, r1, #8
  tx_header.ErrorStateIndicator = FDCAN_ESI_PASSIVE;
 8001194:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
  return HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &tx_header, tx_frame->data);
 8001198:	a901      	add	r1, sp, #4
  tx_header.BitRateSwitch = FDCAN_BRS_OFF;
 800119a:	e9cd 4305 	strd	r4, r3, [sp, #20]
  tx_header.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800119e:	e9cd 3307 	strd	r3, r3, [sp, #28]
  tx_header.MessageMarker = 0;
 80011a2:	9309      	str	r3, [sp, #36]	; 0x24
  return HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &tx_header, tx_frame->data);
 80011a4:	f003 fb9c 	bl	80048e0 <HAL_FDCAN_AddMessageToTxFifoQ>
}
 80011a8:	b00b      	add	sp, #44	; 0x2c
 80011aa:	bd30      	pop	{r4, r5, pc}
      tx_header.DataLength = FDCAN_DLC_BYTES_1; break;
 80011ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011b0:	9304      	str	r3, [sp, #16]
 80011b2:	e7ec      	b.n	800118e <CAN_putTxFrame+0x3e>
      tx_header.DataLength = FDCAN_DLC_BYTES_2; break;
 80011b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011b8:	9304      	str	r3, [sp, #16]
 80011ba:	e7e8      	b.n	800118e <CAN_putTxFrame+0x3e>
      tx_header.DataLength = FDCAN_DLC_BYTES_3; break;
 80011bc:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80011c0:	9304      	str	r3, [sp, #16]
 80011c2:	e7e4      	b.n	800118e <CAN_putTxFrame+0x3e>
      tx_header.DataLength = FDCAN_DLC_BYTES_4; break;
 80011c4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80011c8:	9304      	str	r3, [sp, #16]
 80011ca:	e7e0      	b.n	800118e <CAN_putTxFrame+0x3e>
      tx_header.DataLength = FDCAN_DLC_BYTES_5; break;
 80011cc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80011d0:	9304      	str	r3, [sp, #16]
 80011d2:	e7dc      	b.n	800118e <CAN_putTxFrame+0x3e>
      tx_header.DataLength = FDCAN_DLC_BYTES_6; break;
 80011d4:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 80011d8:	9304      	str	r3, [sp, #16]
 80011da:	e7d8      	b.n	800118e <CAN_putTxFrame+0x3e>
      tx_header.DataLength = FDCAN_DLC_BYTES_7; break;
 80011dc:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
 80011e0:	9304      	str	r3, [sp, #16]
 80011e2:	e7d4      	b.n	800118e <CAN_putTxFrame+0x3e>
      tx_header.DataLength = FDCAN_DLC_BYTES_0; break;
 80011e4:	2300      	movs	r3, #0
 80011e6:	9304      	str	r3, [sp, #16]
 80011e8:	e7d1      	b.n	800118e <CAN_putTxFrame+0x3e>
 80011ea:	bf00      	nop

080011ec <CurrentController_init>:
//  controller->i_d_ki = 0.003;

  controller->i_kp = 0.0348;
  controller->i_ki = 33;

  controller->i_filter_alpha = 0.1;
 80011ec:	4a06      	ldr	r2, [pc, #24]	; (8001208 <CurrentController_init+0x1c>)
  controller->i_kp = 0.0348;
 80011ee:	f8df c020 	ldr.w	ip, [pc, #32]	; 8001210 <CurrentController_init+0x24>
  controller->i_ki = 33;
 80011f2:	4906      	ldr	r1, [pc, #24]	; (800120c <CurrentController_init+0x20>)
  controller->i_kp = 0.0348;
 80011f4:	f8c0 c004 	str.w	ip, [r0, #4]
  controller->i_limit = 0.1;

  controller->i_q_measured = 0;
 80011f8:	2300      	movs	r3, #0
  controller->i_ki = 33;
 80011fa:	6081      	str	r1, [r0, #8]
  controller->i_filter_alpha = 0.1;
 80011fc:	6002      	str	r2, [r0, #0]
  controller->i_limit = 0.1;
 80011fe:	60c2      	str	r2, [r0, #12]
  controller->i_q_measured = 0;
 8001200:	6503      	str	r3, [r0, #80]	; 0x50
  controller->i_d_measured = 0;
 8001202:	6543      	str	r3, [r0, #84]	; 0x54
}
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	3dcccccd 	.word	0x3dcccccd
 800120c:	42040000 	.word	0x42040000
 8001210:	3d0e8a72 	.word	0x3d0e8a72

08001214 <CurrentController_update>:

void CurrentController_update(CurrentController *controller, Mode mode, float sin_theta, float cos_theta, float v_bus) {
 8001214:	b530      	push	{r4, r5, lr}
 8001216:	ed2d 8b04 	vpush	{d8-d9}
 800121a:	4604      	mov	r4, r0
 800121c:	b083      	sub	sp, #12
 800121e:	eef0 8a40 	vmov.f32	s17, s0
 8001222:	eeb0 9a60 	vmov.f32	s18, s1
  FOC_clarkTransform(
 8001226:	ed90 0a04 	vldr	s0, [r0, #16]
 800122a:	edd0 0a05 	vldr	s1, [r0, #20]
void CurrentController_update(CurrentController *controller, Mode mode, float sin_theta, float cos_theta, float v_bus) {
 800122e:	460d      	mov	r5, r1
 8001230:	eeb0 8a41 	vmov.f32	s16, s2
  FOC_clarkTransform(
 8001234:	f100 012c 	add.w	r1, r0, #44	; 0x2c
 8001238:	ed90 1a06 	vldr	s2, [r0, #24]
 800123c:	3028      	adds	r0, #40	; 0x28
 800123e:	f000 f9a3 	bl	8001588 <FOC_clarkTransform>
      controller->i_c_measured);

  float i_q_measured_current;
  float i_d_measured_current;

  FOC_parkTransform(
 8001242:	edd4 0a0b 	vldr	s1, [r4, #44]	; 0x2c
 8001246:	ed94 0a0a 	vldr	s0, [r4, #40]	; 0x28
 800124a:	eef0 1a49 	vmov.f32	s3, s18
 800124e:	eeb0 1a68 	vmov.f32	s2, s17
 8001252:	a901      	add	r1, sp, #4
 8001254:	4668      	mov	r0, sp
 8001256:	f000 f9b3 	bl	80015c0 <FOC_parkTransform>
      &i_d_measured_current,
      controller->i_alpha_measured,
      controller->i_beta_measured,
      sin_theta, cos_theta);

  if (mode != MODE_IQD_OVERRIDE) {
 800125a:	2d23      	cmp	r5, #35	; 0x23
 800125c:	f000 80e6 	beq.w	800142c <CurrentController_update+0x218>
    controller->i_q_measured = controller->i_filter_alpha * (i_q_measured_current - controller->i_q_measured);
 8001260:	edd4 5a14 	vldr	s11, [r4, #80]	; 0x50
    controller->i_d_measured = controller->i_filter_alpha * (i_d_measured_current - controller->i_d_measured);
 8001264:	ed94 6a15 	vldr	s12, [r4, #84]	; 0x54
    controller->i_q_measured = controller->i_filter_alpha * (i_q_measured_current - controller->i_q_measured);
 8001268:	ed9d 7a00 	vldr	s14, [sp]
    controller->i_d_measured = controller->i_filter_alpha * (i_d_measured_current - controller->i_d_measured);
 800126c:	eddd 7a01 	vldr	s15, [sp, #4]
    controller->i_q_measured = controller->i_filter_alpha * (i_q_measured_current - controller->i_q_measured);
 8001270:	edd4 6a00 	vldr	s13, [r4]
 8001274:	ee37 7a65 	vsub.f32	s14, s14, s11
    controller->i_d_measured = controller->i_filter_alpha * (i_d_measured_current - controller->i_d_measured);
 8001278:	ee77 7ac6 	vsub.f32	s15, s15, s12
    controller->i_q_measured = controller->i_filter_alpha * (i_q_measured_current - controller->i_q_measured);
 800127c:	ee27 7a26 	vmul.f32	s14, s14, s13
    controller->i_d_measured = controller->i_filter_alpha * (i_d_measured_current - controller->i_d_measured);
 8001280:	ee67 7aa6 	vmul.f32	s15, s15, s13
    controller->i_q_measured = controller->i_filter_alpha * (i_q_measured_current - controller->i_q_measured);
 8001284:	ed84 7a14 	vstr	s14, [r4, #80]	; 0x50
    controller->i_d_measured = controller->i_filter_alpha * (i_d_measured_current - controller->i_d_measured);
 8001288:	edc4 7a15 	vstr	s15, [r4, #84]	; 0x54
    controller->i_d_measured = 0;
  }

  controller->i_q_setpoint = clampf(
      controller->i_q_target,
      -controller->i_limit,
 800128c:	edd4 7a03 	vldr	s15, [r4, #12]
  controller->i_q_setpoint = clampf(
 8001290:	ed94 7a12 	vldr	s14, [r4, #72]	; 0x48
static inline int32_t min(int32_t a, int32_t b) {
  return a < b ? a : b;
}

static inline float clampf(float value, float min, float max) {
  return (value > max) ? max : ((value < min) ? min : value);
 8001294:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129c:	eeb1 6a67 	vneg.f32	s12, s15
 80012a0:	f300 8092 	bgt.w	80013c8 <CurrentController_update+0x1b4>
 80012a4:	eeb4 7a46 	vcmp.f32	s14, s12
 80012a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ac:	bf48      	it	mi
 80012ae:	eeb0 7a46 	vmovmi.f32	s14, s12
      controller->i_limit);
  controller->i_d_setpoint = clampf(
 80012b2:	edd4 6a13 	vldr	s13, [r4, #76]	; 0x4c
  controller->i_q_setpoint = clampf(
 80012b6:	ed84 7a16 	vstr	s14, [r4, #88]	; 0x58
 80012ba:	eef4 7ae6 	vcmpe.f32	s15, s13
 80012be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c2:	d408      	bmi.n	80012d6 <CurrentController_update+0xc2>
 80012c4:	eeb4 6ae6 	vcmpe.f32	s12, s13
 80012c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012cc:	bfd4      	ite	le
 80012ce:	eef0 7a66 	vmovle.f32	s15, s13
 80012d2:	eef0 7a46 	vmovgt.f32	s15, s12
      controller->i_d_target,
      -controller->i_limit,
      controller->i_limit);

  if (mode != MODE_VQD_OVERRIDE) {
 80012d6:	2d22      	cmp	r5, #34	; 0x22
  controller->i_d_setpoint = clampf(
 80012d8:	edc4 7a17 	vstr	s15, [r4, #92]	; 0x5c
  if (mode != MODE_VQD_OVERRIDE) {
 80012dc:	f000 808c 	beq.w	80013f8 <CurrentController_update+0x1e4>
    float i_q_error = controller->i_kp * (controller->i_q_setpoint - controller->i_q_measured);
 80012e0:	ed94 0a14 	vldr	s0, [r4, #80]	; 0x50
 80012e4:	ed94 6a01 	vldr	s12, [r4, #4]
    float i_d_error = controller->i_kp * (controller->i_d_setpoint - controller->i_d_measured);

    controller->v_q_target = i_q_error + controller->i_q_integrator;
 80012e8:	edd4 6a18 	vldr	s13, [r4, #96]	; 0x60
    float i_d_error = controller->i_kp * (controller->i_d_setpoint - controller->i_d_measured);
 80012ec:	edd4 5a15 	vldr	s11, [r4, #84]	; 0x54
    controller->v_d_target = i_d_error + controller->i_d_integrator;

    controller->i_q_integrator = clampf(
        controller->i_q_integrator + controller->i_ki * i_q_error, -10.f, 10.f);
 80012f0:	edd4 4a02 	vldr	s9, [r4, #8]
    float i_q_error = controller->i_kp * (controller->i_q_setpoint - controller->i_q_measured);
 80012f4:	ee37 7a40 	vsub.f32	s14, s14, s0
    controller->i_q_integrator = clampf(
 80012f8:	eeb0 5a66 	vmov.f32	s10, s13
    float i_q_error = controller->i_kp * (controller->i_q_setpoint - controller->i_q_measured);
 80012fc:	ee27 7a06 	vmul.f32	s14, s14, s12
    float i_d_error = controller->i_kp * (controller->i_d_setpoint - controller->i_d_measured);
 8001300:	ee77 7ae5 	vsub.f32	s15, s15, s11
    controller->i_q_integrator = clampf(
 8001304:	eea4 5a87 	vfma.f32	s10, s9, s14
    float i_d_error = controller->i_kp * (controller->i_d_setpoint - controller->i_d_measured);
 8001308:	ee67 7a86 	vmul.f32	s15, s15, s12
    controller->v_d_target = i_d_error + controller->i_d_integrator;
 800130c:	ed94 6a19 	vldr	s12, [r4, #100]	; 0x64
    controller->v_q_target = i_q_error + controller->i_q_integrator;
 8001310:	ee36 7a87 	vadd.f32	s14, s13, s14
 8001314:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
    controller->v_d_target = i_d_error + controller->i_d_integrator;
 8001318:	ee76 0a27 	vadd.f32	s1, s12, s15
 800131c:	eeb4 5ae6 	vcmpe.f32	s10, s13
 8001320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    controller->v_q_target = i_q_error + controller->i_q_integrator;
 8001324:	ed84 7a0e 	vstr	s14, [r4, #56]	; 0x38
    controller->v_d_target = i_d_error + controller->i_d_integrator;
 8001328:	edc4 0a0f 	vstr	s1, [r4, #60]	; 0x3c
 800132c:	dc4f      	bgt.n	80013ce <CurrentController_update+0x1ba>
 800132e:	eefa 6a04 	vmov.f32	s13, #164	; 0xc1200000 -10.0
 8001332:	eeb4 5a66 	vcmp.f32	s10, s13
 8001336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800133a:	bf48      	it	mi
 800133c:	eeb0 5a66 	vmovmi.f32	s10, s13
    controller->i_d_integrator = clampf(
 8001340:	eef0 6a46 	vmov.f32	s13, s12
 8001344:	eee4 6aa7 	vfma.f32	s13, s9, s15
 8001348:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 800134c:	eef4 6ae7 	vcmpe.f32	s13, s15
 8001350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    controller->i_q_integrator = clampf(
 8001354:	ed84 5a18 	vstr	s10, [r4, #96]	; 0x60
 8001358:	dc6c      	bgt.n	8001434 <CurrentController_update+0x220>
 800135a:	eefa 7a04 	vmov.f32	s15, #164	; 0xc1200000 -10.0
 800135e:	eef4 6a67 	vcmp.f32	s13, s15
 8001362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001366:	bf48      	it	mi
 8001368:	eef0 6a67 	vmovmi.f32	s13, s15
    // user controls `controller->v_q_target` and `controller->v_d_target`
  }

  float k = 1.f;
  // clamp voltage
  if (v_bus > 0.f) {
 800136c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    controller->i_d_integrator = clampf(
 8001374:	edc4 6a19 	vstr	s13, [r4, #100]	; 0x64
  if (v_bus > 0.f) {
 8001378:	dd0e      	ble.n	8001398 <CurrentController_update+0x184>
    // CSVPWM over modulation
    float v_max_sq = v_bus * v_bus * 1.15f;
    float v_norm = (
        (controller->v_q_target * controller->v_q_target)
        + (controller->v_d_target * controller->v_d_target)
 800137a:	ee60 7aa0 	vmul.f32	s15, s1, s1
    float v_max_sq = v_bus * v_bus * 1.15f;
 800137e:	ee28 8a08 	vmul.f32	s16, s16, s16
    float v_norm = (
 8001382:	eee7 7a07 	vfma.f32	s15, s14, s14
    float v_max_sq = v_bus * v_bus * 1.15f;
 8001386:	eddf 6a39 	vldr	s13, [pc, #228]	; 800146c <CurrentController_update+0x258>
 800138a:	ee28 8a26 	vmul.f32	s16, s16, s13
        );
    if (v_norm > v_max_sq) {
 800138e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8001392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001396:	d450      	bmi.n	800143a <CurrentController_update+0x226>
  }
  controller->v_q_setpoint = k * controller->v_q_target;
  controller->v_d_setpoint = k * controller->v_d_target;


  if (mode != MODE_VALPHABETA_OVERRIDE && mode != MODE_CALIBRATION) {
 8001398:	2d21      	cmp	r5, #33	; 0x21
  controller->v_q_setpoint = k * controller->v_q_target;
 800139a:	ed84 7a10 	vstr	s14, [r4, #64]	; 0x40
  controller->v_d_setpoint = k * controller->v_d_target;
 800139e:	edc4 0a11 	vstr	s1, [r4, #68]	; 0x44
  if (mode != MODE_VALPHABETA_OVERRIDE && mode != MODE_CALIBRATION) {
 80013a2:	d001      	beq.n	80013a8 <CurrentController_update+0x194>
 80013a4:	2d05      	cmp	r5, #5
 80013a6:	d115      	bne.n	80013d4 <CurrentController_update+0x1c0>
        controller->v_d_setpoint,
        sin_theta, cos_theta);
  }

  if (mode != MODE_VABC_OVERRIDE) {
    FOC_invClarkSVPWM(
 80013a8:	edd4 0a0d 	vldr	s1, [r4, #52]	; 0x34
 80013ac:	ed94 0a0c 	vldr	s0, [r4, #48]	; 0x30
 80013b0:	f104 0224 	add.w	r2, r4, #36	; 0x24
 80013b4:	f104 0120 	add.w	r1, r4, #32
 80013b8:	f104 001c 	add.w	r0, r4, #28
 80013bc:	f000 f91c 	bl	80015f8 <FOC_invClarkSVPWM>
        &controller->v_b_setpoint,
        &controller->v_c_setpoint,
        controller->v_alpha_setpoint,
        controller->v_beta_setpoint);
  }
}
 80013c0:	b003      	add	sp, #12
 80013c2:	ecbd 8b04 	vpop	{d8-d9}
 80013c6:	bd30      	pop	{r4, r5, pc}
 80013c8:	eeb0 7a67 	vmov.f32	s14, s15
 80013cc:	e771      	b.n	80012b2 <CurrentController_update+0x9e>
 80013ce:	eeb0 5a66 	vmov.f32	s10, s13
 80013d2:	e7b5      	b.n	8001340 <CurrentController_update+0x12c>
    FOC_invParkTransform(
 80013d4:	eef0 1a49 	vmov.f32	s3, s18
 80013d8:	eeb0 1a68 	vmov.f32	s2, s17
 80013dc:	eeb0 0a47 	vmov.f32	s0, s14
 80013e0:	f104 0134 	add.w	r1, r4, #52	; 0x34
 80013e4:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80013e8:	f000 f8f8 	bl	80015dc <FOC_invParkTransform>
  if (mode != MODE_VABC_OVERRIDE) {
 80013ec:	2d20      	cmp	r5, #32
 80013ee:	d1db      	bne.n	80013a8 <CurrentController_update+0x194>
}
 80013f0:	b003      	add	sp, #12
 80013f2:	ecbd 8b04 	vpop	{d8-d9}
 80013f6:	bd30      	pop	{r4, r5, pc}
  if (v_bus > 0.f) {
 80013f8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80013fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        (controller->v_q_target * controller->v_q_target)
 8001400:	ed94 7a0e 	vldr	s14, [r4, #56]	; 0x38
        + (controller->v_d_target * controller->v_d_target)
 8001404:	edd4 0a0f 	vldr	s1, [r4, #60]	; 0x3c
  if (v_bus > 0.f) {
 8001408:	dcb7      	bgt.n	800137a <CurrentController_update+0x166>
    FOC_invParkTransform(
 800140a:	eef0 1a49 	vmov.f32	s3, s18
 800140e:	eeb0 1a68 	vmov.f32	s2, s17
 8001412:	eeb0 0a47 	vmov.f32	s0, s14
  controller->v_q_setpoint = k * controller->v_q_target;
 8001416:	ed84 7a10 	vstr	s14, [r4, #64]	; 0x40
  controller->v_d_setpoint = k * controller->v_d_target;
 800141a:	edc4 0a11 	vstr	s1, [r4, #68]	; 0x44
    FOC_invParkTransform(
 800141e:	f104 0134 	add.w	r1, r4, #52	; 0x34
 8001422:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8001426:	f000 f8d9 	bl	80015dc <FOC_invParkTransform>
  if (mode != MODE_VABC_OVERRIDE) {
 800142a:	e7bd      	b.n	80013a8 <CurrentController_update+0x194>
    controller->i_q_measured = 0;
 800142c:	2300      	movs	r3, #0
 800142e:	6523      	str	r3, [r4, #80]	; 0x50
    controller->i_d_measured = 0;
 8001430:	6563      	str	r3, [r4, #84]	; 0x54
 8001432:	e72b      	b.n	800128c <CurrentController_update+0x78>
 8001434:	eef0 6a67 	vmov.f32	s13, s15
 8001438:	e798      	b.n	800136c <CurrentController_update+0x158>
      k = sqrtf(fabsf(v_norm / v_max_sq));
 800143a:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800143e:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8001442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001446:	d406      	bmi.n	8001456 <CurrentController_update+0x242>
 8001448:	eef1 7ac0 	vsqrt.f32	s15, s0
  controller->v_q_setpoint = k * controller->v_q_target;
 800144c:	ee27 7a27 	vmul.f32	s14, s14, s15
  controller->v_d_setpoint = k * controller->v_d_target;
 8001450:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8001454:	e7a0      	b.n	8001398 <CurrentController_update+0x184>
      k = sqrtf(fabsf(v_norm / v_max_sq));
 8001456:	f009 f9c1 	bl	800a7dc <sqrtf>
  controller->v_q_setpoint = k * controller->v_q_target;
 800145a:	ed94 7a0e 	vldr	s14, [r4, #56]	; 0x38
  controller->v_d_setpoint = k * controller->v_d_target;
 800145e:	edd4 5a0f 	vldr	s11, [r4, #60]	; 0x3c
  controller->v_q_setpoint = k * controller->v_q_target;
 8001462:	ee20 7a07 	vmul.f32	s14, s0, s14
  controller->v_d_setpoint = k * controller->v_d_target;
 8001466:	ee60 0a25 	vmul.f32	s1, s0, s11
 800146a:	e795      	b.n	8001398 <CurrentController_update+0x184>
 800146c:	3f933333 	.word	0x3f933333

08001470 <Encoder_init>:
void Encoder_init(Encoder *encoder, SPI_HandleTypeDef *hspi) {
  encoder->hspi = hspi;

  encoder->cpr = -1 * (1 << 14);  // 14 bit precision

  encoder->position_offset = 0.f;
 8001470:	2300      	movs	r3, #0
void Encoder_init(Encoder *encoder, SPI_HandleTypeDef *hspi) {
 8001472:	b410      	push	{r4}
  Encoder_setFilterBandwidth(encoder, 2e4f / 20e6f);

  encoder->position_raw = 0;
 8001474:	2200      	movs	r2, #0
  encoder->cpr = -1 * (1 << 14);  // 14 bit precision
 8001476:	4c07      	ldr	r4, [pc, #28]	; (8001494 <Encoder_init+0x24>)
  encoder->position = 0.f;
  encoder->velocity = 0.f;
}

void Encoder_setFilterBandwidth(Encoder *encoder, float bandwidth) {
  encoder->filter_alpha = clampf(1 - pow(M_E, -2 * M_PI * bandwidth), 0, 1);
 8001478:	f8df c01c 	ldr.w	ip, [pc, #28]	; 8001498 <Encoder_init+0x28>
  encoder->cpr = -1 * (1 << 14);  // 14 bit precision
 800147c:	6084      	str	r4, [r0, #8]
  encoder->hspi = hspi;
 800147e:	6001      	str	r1, [r0, #0]
}
 8001480:	f85d 4b04 	ldr.w	r4, [sp], #4
  encoder->position_offset = 0.f;
 8001484:	60c3      	str	r3, [r0, #12]
  encoder->filter_alpha = clampf(1 - pow(M_E, -2 * M_PI * bandwidth), 0, 1);
 8001486:	f8c0 c010 	str.w	ip, [r0, #16]
  encoder->position_raw = 0;
 800148a:	8282      	strh	r2, [r0, #20]
  encoder->n_rotations = 0;
 800148c:	6182      	str	r2, [r0, #24]
  encoder->position = 0.f;
 800148e:	61c3      	str	r3, [r0, #28]
  encoder->velocity = 0.f;
 8001490:	6203      	str	r3, [r0, #32]
}
 8001492:	4770      	bx	lr
 8001494:	ffffc000 	.word	0xffffc000
 8001498:	3bcd3df1 	.word	0x3bcd3df1

0800149c <Encoder_update>:
//  float w3db = (1. / 8000.) * 2 * M_PI * encoder->filter_bandwidth;
//  encoder->filter_k_p = .5 * (2 * w3db);
//  encoder->filter_k_i = .5 * (w3db * w3db);
}

void Encoder_update(Encoder *encoder, float dt) {
 800149c:	b510      	push	{r4, lr}
 800149e:	ed2d 8b02 	vpush	{d8}
  encoder->spi_tx_buffer = 0x3FFF | (1 << 14);
  encoder->spi_tx_buffer |= getParity(encoder->spi_tx_buffer) << 15;
 80014a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
void Encoder_update(Encoder *encoder, float dt) {
 80014a6:	4604      	mov	r4, r0
 80014a8:	b082      	sub	sp, #8
  encoder->spi_tx_buffer |= getParity(encoder->spi_tx_buffer) << 15;
 80014aa:	8083      	strh	r3, [r0, #4]

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 80014ac:	2200      	movs	r2, #0
 80014ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
void Encoder_update(Encoder *encoder, float dt) {
 80014b6:	eeb0 8a40 	vmov.f32	s16, s0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 80014ba:	f003 fea3 	bl	8005204 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(encoder->hspi, (uint8_t *)&encoder->spi_tx_buffer, (uint8_t *)&encoder->spi_rx_buffer, 1, 100);
 80014be:	4621      	mov	r1, r4
 80014c0:	2264      	movs	r2, #100	; 0x64
 80014c2:	f851 0b04 	ldr.w	r0, [r1], #4
 80014c6:	9200      	str	r2, [sp, #0]
 80014c8:	2301      	movs	r3, #1
 80014ca:	1da2      	adds	r2, r4, #6
 80014cc:	f004 fe2e 	bl	800612c <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 80014d0:	2201      	movs	r2, #1
 80014d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014da:	f003 fe93 	bl	8005204 <HAL_GPIO_WritePin>

  // reading is center aligned with range [-cpr/2, cpr/2)
  int16_t reading = READ_BITS(encoder->spi_rx_buffer, 0x3FFF) - abs(encoder->cpr / 2);
 80014de:	68a0      	ldr	r0, [r4, #8]
 80014e0:	88e3      	ldrh	r3, [r4, #6]

  // handle multi-rotation crossing
  int16_t reading_delta = encoder->position_raw - reading;
 80014e2:	8aa2      	ldrh	r2, [r4, #20]
  int16_t reading = READ_BITS(encoder->spi_rx_buffer, 0x3FFF) - abs(encoder->cpr / 2);
 80014e4:	eb00 71d0 	add.w	r1, r0, r0, lsr #31
 80014e8:	1049      	asrs	r1, r1, #1
 80014ea:	2900      	cmp	r1, #0
 80014ec:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80014f0:	bfb8      	it	lt
 80014f2:	4249      	neglt	r1, r1
 80014f4:	fa1f fc81 	uxth.w	ip, r1
  int16_t reading_delta = encoder->position_raw - reading;
 80014f8:	1ad2      	subs	r2, r2, r3
 80014fa:	4462      	add	r2, ip
 80014fc:	b212      	sxth	r2, r2
  int16_t reading = READ_BITS(encoder->spi_rx_buffer, 0x3FFF) - abs(encoder->cpr / 2);
 80014fe:	eba3 030c 	sub.w	r3, r3, ip
  if (abs(reading_delta) > abs(encoder->cpr / 2)) {
 8001502:	ea82 7ce2 	eor.w	ip, r2, r2, asr #31
 8001506:	ebac 7ce2 	sub.w	ip, ip, r2, asr #31
 800150a:	fa1f fc8c 	uxth.w	ip, ip
 800150e:	4561      	cmp	r1, ip
  int16_t reading = READ_BITS(encoder->spi_rx_buffer, 0x3FFF) - abs(encoder->cpr / 2);
 8001510:	b21b      	sxth	r3, r3
  if (abs(reading_delta) > abs(encoder->cpr / 2)) {
 8001512:	db2e      	blt.n	8001572 <Encoder_update+0xd6>
    encoder->n_rotations += (reading_delta > 0) ? -1 : 1;
  }
  encoder->position_raw = reading;

  float position = (((float)reading / (float)encoder->cpr) + encoder->n_rotations) * (M_2PI_F);
 8001514:	69a2      	ldr	r2, [r4, #24]

  float delta_position = position - encoder->position;
 8001516:	eddf 5a1b 	vldr	s11, [pc, #108]	; 8001584 <Encoder_update+0xe8>
  encoder->position_raw = reading;
 800151a:	82a3      	strh	r3, [r4, #20]
  float position = (((float)reading / (float)encoder->cpr) + encoder->n_rotations) * (M_2PI_F);
 800151c:	ee07 3a90 	vmov	s15, r3
 8001520:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8001524:	ee07 0a90 	vmov	s15, r0
 8001528:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800152c:	ee07 2a10 	vmov	s14, r2
 8001530:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8001534:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  float delta_position = position - encoder->position;
 8001538:	edd4 7a07 	vldr	s15, [r4, #28]
  delta_position *= encoder->filter_alpha;
 800153c:	ed94 6a04 	vldr	s12, [r4, #16]
  float position = (((float)reading / (float)encoder->cpr) + encoder->n_rotations) * (M_2PI_F);
 8001540:	ee76 6a87 	vadd.f32	s13, s13, s14
  float delta_position = position - encoder->position;
 8001544:	eeb0 7a67 	vmov.f32	s14, s15
 8001548:	ee96 7aa5 	vfnms.f32	s14, s13, s11
  encoder->position += delta_position;

  // subtract the offset to get "true" revolution
//  encoder->position_relative = wrapTo2Pi(encoder->position);

  if (dt > 0) {
 800154c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
  delta_position *= encoder->filter_alpha;
 8001550:	ee27 7a06 	vmul.f32	s14, s14, s12
  if (dt > 0) {
 8001554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  encoder->position += delta_position;
 8001558:	ee77 7a87 	vadd.f32	s15, s15, s14
 800155c:	edc4 7a07 	vstr	s15, [r4, #28]
    encoder->velocity = (delta_position / dt);
 8001560:	bfc4      	itt	gt
 8001562:	eec7 7a08 	vdivgt.f32	s15, s14, s16
 8001566:	edc4 7a08 	vstrgt	s15, [r4, #32]
  }
}
 800156a:	b002      	add	sp, #8
 800156c:	ecbd 8b02 	vpop	{d8}
 8001570:	bd10      	pop	{r4, pc}
    encoder->n_rotations += (reading_delta > 0) ? -1 : 1;
 8001572:	2a00      	cmp	r2, #0
 8001574:	69a1      	ldr	r1, [r4, #24]
 8001576:	bfcc      	ite	gt
 8001578:	f04f 32ff 	movgt.w	r2, #4294967295
 800157c:	2201      	movle	r2, #1
 800157e:	440a      	add	r2, r1
 8001580:	61a2      	str	r2, [r4, #24]
 8001582:	e7c8      	b.n	8001516 <Encoder_update+0x7a>
 8001584:	40c90fdb 	.word	0x40c90fdb

08001588 <FOC_clarkTransform>:
 */

#include "foc_math.h"

void FOC_clarkTransform(float *i_alpha, float *i_beta, float i_a, float i_b, float i_c) {
  *i_alpha  = (1.f / 3.f)         * (2.f * i_a - i_b - i_c);
 8001588:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800158c:	eef0 7a60 	vmov.f32	s15, s1
 8001590:	eed0 7a07 	vfnms.f32	s15, s0, s14
 8001594:	eddf 6a08 	vldr	s13, [pc, #32]	; 80015b8 <FOC_clarkTransform+0x30>
  *i_beta   = (1.f / sqrtf(3.f))  * (i_b - i_c);
 8001598:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80015bc <FOC_clarkTransform+0x34>
  *i_alpha  = (1.f / 3.f)         * (2.f * i_a - i_b - i_c);
 800159c:	ee77 7ac1 	vsub.f32	s15, s15, s2
  *i_beta   = (1.f / sqrtf(3.f))  * (i_b - i_c);
 80015a0:	ee70 0ac1 	vsub.f32	s1, s1, s2
  *i_alpha  = (1.f / 3.f)         * (2.f * i_a - i_b - i_c);
 80015a4:	ee67 7aa6 	vmul.f32	s15, s15, s13
  *i_beta   = (1.f / sqrtf(3.f))  * (i_b - i_c);
 80015a8:	ee60 0a87 	vmul.f32	s1, s1, s14
  *i_alpha  = (1.f / 3.f)         * (2.f * i_a - i_b - i_c);
 80015ac:	edc0 7a00 	vstr	s15, [r0]
  *i_beta   = (1.f / sqrtf(3.f))  * (i_b - i_c);
 80015b0:	edc1 0a00 	vstr	s1, [r1]
}
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	3eaaaaab 	.word	0x3eaaaaab
 80015bc:	3f13cd3a 	.word	0x3f13cd3a

080015c0 <FOC_parkTransform>:

void FOC_parkTransform(float *i_q, float *i_d, float i_alpha, float i_beta, float sin_theta, float cos_theta) {
  *i_q  = -(sin_theta * i_alpha) + (cos_theta * i_beta);
 80015c0:	ee60 7a41 	vnmul.f32	s15, s0, s2
  *i_d  =  (cos_theta * i_alpha) + (sin_theta * i_beta);
 80015c4:	ee20 1a81 	vmul.f32	s2, s1, s2
  *i_q  = -(sin_theta * i_alpha) + (cos_theta * i_beta);
 80015c8:	eee1 7aa0 	vfma.f32	s15, s3, s1
  *i_d  =  (cos_theta * i_alpha) + (sin_theta * i_beta);
 80015cc:	eea1 1a80 	vfma.f32	s2, s3, s0
  *i_q  = -(sin_theta * i_alpha) + (cos_theta * i_beta);
 80015d0:	edc0 7a00 	vstr	s15, [r0]
  *i_d  =  (cos_theta * i_alpha) + (sin_theta * i_beta);
 80015d4:	ed81 1a00 	vstr	s2, [r1]
}
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop

080015dc <FOC_invParkTransform>:
 80015dc:	ee61 7a40 	vnmul.f32	s15, s2, s0
 80015e0:	ee20 1a81 	vmul.f32	s2, s1, s2
 80015e4:	eee0 7aa1 	vfma.f32	s15, s1, s3
 80015e8:	eea0 1a21 	vfma.f32	s2, s0, s3
 80015ec:	edc0 7a00 	vstr	s15, [r0]
 80015f0:	ed81 1a00 	vstr	s2, [r1]
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop

080015f8 <FOC_invClarkSVPWM>:
  *v_beta   =  (cos_theta * v_q) + (sin_theta * v_d);
}

void FOC_invClarkSVPWM(float *v_a, float *v_b, float *v_c, float v_alpha, float v_beta) {
  float v_a_phase = v_alpha;
  float v_b_phase = (-.5f * v_alpha) + ((sqrtf(3.f)/2.f) * v_beta);
 80015f8:	eddf 7a28 	vldr	s15, [pc, #160]	; 800169c <FOC_invClarkSVPWM+0xa4>
 80015fc:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8001600:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8001604:	eef0 7a60 	vmov.f32	s15, s1
 8001608:	eee0 7a07 	vfma.f32	s15, s0, s14
  float v_c_phase = (-.5f * v_alpha) - ((sqrtf(3.f)/2.f) * v_beta);
 800160c:	eed0 0a07 	vfnms.f32	s1, s0, s14
static inline float fast_fminf(float a, float b) {
  return a < b ? a : b;
}

static inline float fast_fmaxf3(float a, float b, float c) {
  return (a > b ? (a > c ? a : c) : (b > c ? b : c));
 8001610:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001614:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001618:	dd27      	ble.n	800166a <FOC_invClarkSVPWM+0x72>
 800161a:	eeb4 0ae0 	vcmpe.f32	s0, s1
 800161e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
}

static inline float fast_fminf3(float a, float b, float c) {
  return (a < b ? (a < c ? a : c) : (b < c ? b : c));
 8001622:	eeb4 0ae7 	vcmpe.f32	s0, s15
  return (a > b ? (a > c ? a : c) : (b > c ? b : c));
 8001626:	bfd4      	ite	le
 8001628:	eeb0 7a60 	vmovle.f32	s14, s1
 800162c:	eeb0 7a40 	vmovgt.f32	s14, s0
  return (a < b ? (a < c ? a : c) : (b < c ? b : c));
 8001630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001634:	d527      	bpl.n	8001686 <FOC_invClarkSVPWM+0x8e>
 8001636:	eeb4 0ae0 	vcmpe.f32	s0, s1
 800163a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800163e:	bf54      	ite	pl
 8001640:	eef0 6a60 	vmovpl.f32	s13, s1
 8001644:	eef0 6a40 	vmovmi.f32	s13, s0

  float v_neutral = .5f * (fast_fmaxf3(v_a_phase, v_b_phase, v_c_phase) + fast_fminf3(v_a_phase, v_b_phase, v_c_phase));
 8001648:	ee37 7a26 	vadd.f32	s14, s14, s13

  *v_a = v_a_phase - v_neutral;
 800164c:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8001650:	eea7 0a66 	vfms.f32	s0, s14, s13
  *v_b = v_b_phase - v_neutral;
 8001654:	eee7 7a66 	vfms.f32	s15, s14, s13
  *v_c = v_c_phase - v_neutral;
 8001658:	eee7 0a66 	vfms.f32	s1, s14, s13
  *v_a = v_a_phase - v_neutral;
 800165c:	ed80 0a00 	vstr	s0, [r0]
  *v_b = v_b_phase - v_neutral;
 8001660:	edc1 7a00 	vstr	s15, [r1]
  *v_c = v_c_phase - v_neutral;
 8001664:	edc2 0a00 	vstr	s1, [r2]
}
 8001668:	4770      	bx	lr
  return (a > b ? (a > c ? a : c) : (b > c ? b : c));
 800166a:	eef4 7ae0 	vcmpe.f32	s15, s1
 800166e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  return (a < b ? (a < c ? a : c) : (b < c ? b : c));
 8001672:	eeb4 0ae7 	vcmpe.f32	s0, s15
  return (a > b ? (a > c ? a : c) : (b > c ? b : c));
 8001676:	bfd4      	ite	le
 8001678:	eeb0 7a60 	vmovle.f32	s14, s1
 800167c:	eeb0 7a67 	vmovgt.f32	s14, s15
  return (a < b ? (a < c ? a : c) : (b < c ? b : c));
 8001680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001684:	d4d7      	bmi.n	8001636 <FOC_invClarkSVPWM+0x3e>
 8001686:	eef4 7ae0 	vcmpe.f32	s15, s1
 800168a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800168e:	bf54      	ite	pl
 8001690:	eef0 6a60 	vmovpl.f32	s13, s1
 8001694:	eef0 6a67 	vmovmi.f32	s13, s15
 8001698:	e7d6      	b.n	8001648 <FOC_invClarkSVPWM+0x50>
 800169a:	bf00      	nop
 800169c:	3f5db3d7 	.word	0x3f5db3d7

080016a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016a0:	b510      	push	{r4, lr}
 80016a2:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016a4:	2238      	movs	r2, #56	; 0x38
 80016a6:	2100      	movs	r1, #0
 80016a8:	a806      	add	r0, sp, #24
 80016aa:	f006 f901 	bl	80078b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016ae:	2000      	movs	r0, #0
 80016b0:	e9cd 0001 	strd	r0, r0, [sp, #4]
 80016b4:	e9cd 0003 	strd	r0, r0, [sp, #12]
 80016b8:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80016ba:	f003 fe49 	bl	8005350 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016be:	f44f 7180 	mov.w	r1, #256	; 0x100
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016c2:	2240      	movs	r2, #64	; 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016c4:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016c6:	e9cd 1209 	strd	r1, r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
  RCC_OscInitStruct.PLL.PLLN = 20;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ca:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80016cc:	2101      	movs	r1, #1
  RCC_OscInitStruct.PLL.PLLN = 20;
 80016ce:	2214      	movs	r2, #20
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016d0:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLN = 20;
 80016d4:	e9cd 120f 	strd	r1, r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80016d8:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016dc:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80016de:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016e0:	f003 feb4 	bl	800544c <HAL_RCC_OscConfig>
 80016e4:	b108      	cbz	r0, 80016ea <SystemClock_Config+0x4a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016e6:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016e8:	e7fe      	b.n	80016e8 <SystemClock_Config+0x48>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80016ea:	2104      	movs	r1, #4
 80016ec:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016ee:	240f      	movs	r4, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016f0:	2203      	movs	r2, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80016f2:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016f6:	e9cd 4201 	strd	r4, r2, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016fa:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016fe:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001700:	f004 f928 	bl	8005954 <HAL_RCC_ClockConfig>
 8001704:	b108      	cbz	r0, 800170a <SystemClock_Config+0x6a>
 8001706:	b672      	cpsid	i
  while (1)
 8001708:	e7fe      	b.n	8001708 <SystemClock_Config+0x68>
}
 800170a:	b014      	add	sp, #80	; 0x50
 800170c:	bd10      	pop	{r4, pc}
 800170e:	bf00      	nop

08001710 <main>:
{
 8001710:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001714:	2400      	movs	r4, #0
{
 8001716:	b0a3      	sub	sp, #140	; 0x8c
  HAL_Init();
 8001718:	f002 f994 	bl	8003a44 <HAL_Init>
  SystemClock_Config();
 800171c:	f7ff ffc0 	bl	80016a0 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001720:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
 8001724:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001728:	4ba9      	ldr	r3, [pc, #676]	; (80019d0 <main+0x2c0>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172a:	9417      	str	r4, [sp, #92]	; 0x5c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800172c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800172e:	48a9      	ldr	r0, [pc, #676]	; (80019d4 <main+0x2c4>)
  hadc1.Instance = ADC1;
 8001730:	4da9      	ldr	r5, [pc, #676]	; (80019d8 <main+0x2c8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001732:	f042 0204 	orr.w	r2, r2, #4
 8001736:	64da      	str	r2, [r3, #76]	; 0x4c
 8001738:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800173a:	f002 0204 	and.w	r2, r2, #4
 800173e:	9201      	str	r2, [sp, #4]
 8001740:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001742:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001744:	f042 0220 	orr.w	r2, r2, #32
 8001748:	64da      	str	r2, [r3, #76]	; 0x4c
 800174a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800174c:	f002 0220 	and.w	r2, r2, #32
 8001750:	9202      	str	r2, [sp, #8]
 8001752:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001754:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001756:	f042 0201 	orr.w	r2, r2, #1
 800175a:	64da      	str	r2, [r3, #76]	; 0x4c
 800175c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800175e:	f002 0201 	and.w	r2, r2, #1
 8001762:	9203      	str	r2, [sp, #12]
 8001764:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001766:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001768:	f042 0202 	orr.w	r2, r2, #2
 800176c:	64da      	str	r2, [r3, #76]	; 0x4c
 800176e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001770:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001774:	f44f 4140 	mov.w	r1, #49152	; 0xc000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001778:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800177a:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800177c:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800177e:	f003 fd41 	bl	8005204 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8001782:	4622      	mov	r2, r4
 8001784:	2104      	movs	r1, #4
 8001786:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800178a:	f003 fd3b 	bl	8005204 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 800178e:	2201      	movs	r2, #1
 8001790:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001794:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001798:	f003 fd34 	bl	8005204 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800179c:	488f      	ldr	r0, [pc, #572]	; (80019dc <main+0x2cc>)
 800179e:	2140      	movs	r1, #64	; 0x40
 80017a0:	2201      	movs	r2, #1
 80017a2:	f003 fd2f 	bl	8005204 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80017a6:	4622      	mov	r2, r4
 80017a8:	488c      	ldr	r0, [pc, #560]	; (80019dc <main+0x2cc>)
 80017aa:	2180      	movs	r1, #128	; 0x80
 80017ac:	f003 fd2a 	bl	8005204 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b0:	2601      	movs	r6, #1
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017b2:	4888      	ldr	r0, [pc, #544]	; (80019d4 <main+0x2c4>)
 80017b4:	a913      	add	r1, sp, #76	; 0x4c
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80017b6:	f44f 4840 	mov.w	r8, #49152	; 0xc000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ba:	e9cd 8613 	strd	r8, r6, [sp, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017be:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80017c2:	f04f 0b04 	mov.w	fp, #4
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017c6:	f003 fc1f 	bl	8005008 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ca:	a913      	add	r1, sp, #76	; 0x4c
 80017cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017d0:	2702      	movs	r7, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d2:	e9cd b613 	strd	fp, r6, [sp, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d6:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017da:	f003 fc15 	bl	8005008 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80017de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e2:	a913      	add	r1, sp, #76	; 0x4c
 80017e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80017e8:	9313      	str	r3, [sp, #76]	; 0x4c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ea:	e9cd 6414 	strd	r6, r4, [sp, #80]	; 0x50
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017ee:	9716      	str	r7, [sp, #88]	; 0x58
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80017f0:	f04f 0940 	mov.w	r9, #64	; 0x40
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f4:	f003 fc08 	bl	8005008 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f8:	4878      	ldr	r0, [pc, #480]	; (80019dc <main+0x2cc>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017fa:	9716      	str	r7, [sp, #88]	; 0x58
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017fc:	a913      	add	r1, sp, #76	; 0x4c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	e9cd 6414 	strd	r6, r4, [sp, #80]	; 0x50
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001802:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001806:	f04f 0a80 	mov.w	sl, #128	; 0x80
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800180a:	f003 fbfd 	bl	8005008 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800180e:	4873      	ldr	r0, [pc, #460]	; (80019dc <main+0x2cc>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001810:	9416      	str	r4, [sp, #88]	; 0x58
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001812:	a913      	add	r1, sp, #76	; 0x4c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001814:	e9cd 6414 	strd	r6, r4, [sp, #80]	; 0x50
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001818:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800181c:	f003 fbf4 	bl	8005008 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001820:	f44f 7380 	mov.w	r3, #256	; 0x100
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001824:	486d      	ldr	r0, [pc, #436]	; (80019dc <main+0x2cc>)
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001826:	9313      	str	r3, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001828:	a913      	add	r1, sp, #76	; 0x4c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800182a:	e9cd 4614 	strd	r4, r6, [sp, #80]	; 0x50
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182e:	f003 fbeb 	bl	8005008 <HAL_GPIO_Init>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001832:	223c      	movs	r2, #60	; 0x3c
 8001834:	4621      	mov	r1, r4
 8001836:	a813      	add	r0, sp, #76	; 0x4c
  ADC_MultiModeTypeDef multimode = {0};
 8001838:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
 800183c:	940e      	str	r4, [sp, #56]	; 0x38
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800183e:	f006 f837 	bl	80078b0 <memset>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001842:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001846:	f04f 4ca0 	mov.w	ip, #1342177280	; 0x50000000
 800184a:	e9c5 c300 	strd	ip, r3, [r5]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800184e:	2308      	movs	r3, #8
 8001850:	61ab      	str	r3, [r5, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001852:	83ac      	strh	r4, [r5, #28]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001854:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001858:	4628      	mov	r0, r5
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800185a:	e9c5 4402 	strd	r4, r4, [r5, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800185e:	e9c5 4604 	strd	r4, r6, [r5, #16]
  hadc1.Init.NbrOfConversion = 1;
 8001862:	622e      	str	r6, [r5, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001864:	f885 4024 	strb.w	r4, [r5, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001868:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800186c:	f885 4040 	strb.w	r4, [r5, #64]	; 0x40
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001870:	63eb      	str	r3, [r5, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001872:	f002 f91b 	bl	8003aac <HAL_ADC_Init>
 8001876:	b108      	cbz	r0, 800187c <main+0x16c>
 8001878:	b672      	cpsid	i
  while (1)
 800187a:	e7fe      	b.n	800187a <main+0x16a>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800187c:	900c      	str	r0, [sp, #48]	; 0x30
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800187e:	a90c      	add	r1, sp, #48	; 0x30
 8001880:	4628      	mov	r0, r5
 8001882:	f002 fdd7 	bl	8004434 <HAL_ADCEx_MultiModeConfigChannel>
 8001886:	b108      	cbz	r0, 800188c <main+0x17c>
 8001888:	b672      	cpsid	i
  while (1)
 800188a:	e7fe      	b.n	800188a <main+0x17a>
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800188c:	9015      	str	r0, [sp, #84]	; 0x54
  sConfigInjected.InjectedOffset = 0;
 800188e:	9018      	str	r0, [sp, #96]	; 0x60
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001890:	f8ad 0070 	strh.w	r0, [sp, #112]	; 0x70
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001894:	f88d 0072 	strb.w	r0, [sp, #114]	; 0x72
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001898:	f88d 007c 	strb.w	r0, [sp, #124]	; 0x7c
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800189c:	4850      	ldr	r0, [pc, #320]	; (80019e0 <main+0x2d0>)
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 800189e:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80018a2:	2309      	movs	r3, #9
 80018a4:	e9cd 0313 	strd	r0, r3, [sp, #76]	; 0x4c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80018a8:	237f      	movs	r3, #127	; 0x7f
 80018aa:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80018ac:	a913      	add	r1, sp, #76	; 0x4c
  sConfigInjected.InjectedNbrOfConversion = 3;
 80018ae:	2303      	movs	r3, #3
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80018b0:	4628      	mov	r0, r5
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 80018b2:	e9cd aa1d 	strd	sl, sl, [sp, #116]	; 0x74
  sConfigInjected.InjectedNbrOfConversion = 3;
 80018b6:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80018b8:	f002 fac2 	bl	8003e40 <HAL_ADCEx_InjectedConfigChannel>
 80018bc:	b108      	cbz	r0, 80018c2 <main+0x1b2>
 80018be:	b672      	cpsid	i
  while (1)
 80018c0:	e7fe      	b.n	80018c0 <main+0x1b0>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80018c2:	4948      	ldr	r1, [pc, #288]	; (80019e4 <main+0x2d4>)
 80018c4:	f240 130f 	movw	r3, #271	; 0x10f
 80018c8:	e9cd 1313 	strd	r1, r3, [sp, #76]	; 0x4c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80018cc:	4628      	mov	r0, r5
 80018ce:	a913      	add	r1, sp, #76	; 0x4c
 80018d0:	f002 fab6 	bl	8003e40 <HAL_ADCEx_InjectedConfigChannel>
 80018d4:	b108      	cbz	r0, 80018da <main+0x1ca>
 80018d6:	b672      	cpsid	i
  while (1)
 80018d8:	e7fe      	b.n	80018d8 <main+0x1c8>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 80018da:	4a43      	ldr	r2, [pc, #268]	; (80019e8 <main+0x2d8>)
 80018dc:	f240 2315 	movw	r3, #533	; 0x215
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80018e0:	4628      	mov	r0, r5
 80018e2:	a913      	add	r1, sp, #76	; 0x4c
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 80018e4:	e9cd 2313 	strd	r2, r3, [sp, #76]	; 0x4c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80018e8:	f002 faaa 	bl	8003e40 <HAL_ADCEx_InjectedConfigChannel>
 80018ec:	4603      	mov	r3, r0
 80018ee:	b108      	cbz	r0, 80018f4 <main+0x1e4>
 80018f0:	b672      	cpsid	i
  while (1)
 80018f2:	e7fe      	b.n	80018f2 <main+0x1e2>
  hfdcan1.Instance = FDCAN1;
 80018f4:	483d      	ldr	r0, [pc, #244]	; (80019ec <main+0x2dc>)
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80018f6:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hfdcan1.Init.ExtFiltersNbr = 0;
 80018fa:	e9c0 330d 	strd	r3, r3, [r0, #52]	; 0x34
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80018fe:	60c3      	str	r3, [r0, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001900:	8203      	strh	r3, [r0, #16]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001902:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001904:	63c3      	str	r3, [r0, #60]	; 0x3c
  hfdcan1.Instance = FDCAN1;
 8001906:	4b3a      	ldr	r3, [pc, #232]	; (80019f0 <main+0x2e0>)
 8001908:	6003      	str	r3, [r0, #0]
  hfdcan1.Init.NominalTimeSeg1 = 7;
 800190a:	2407      	movs	r4, #7
  hfdcan1.Init.NominalPrescaler = 16;
 800190c:	2310      	movs	r3, #16
 800190e:	6143      	str	r3, [r0, #20]
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001910:	e9c0 6609 	strd	r6, r6, [r0, #36]	; 0x24
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001914:	e9c0 660b 	strd	r6, r6, [r0, #44]	; 0x2c
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001918:	6207      	str	r7, [r0, #32]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800191a:	6186      	str	r6, [r0, #24]
  hfdcan1.Init.NominalTimeSeg1 = 7;
 800191c:	61c4      	str	r4, [r0, #28]
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800191e:	f002 fea7 	bl	8004670 <HAL_FDCAN_Init>
 8001922:	4603      	mov	r3, r0
 8001924:	b108      	cbz	r0, 800192a <main+0x21a>
 8001926:	b672      	cpsid	i
  while (1)
 8001928:	e7fe      	b.n	8001928 <main+0x218>
  hopamp1.Instance = OPAMP1;
 800192a:	4832      	ldr	r0, [pc, #200]	; (80019f4 <main+0x2e4>)
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 800192c:	f44f 3500 	mov.w	r5, #131072	; 0x20000
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8001930:	e9c0 3901 	strd	r3, r9, [r0, #4]
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8001934:	e9c0 830a 	strd	r8, r3, [r0, #40]	; 0x28
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001938:	6103      	str	r3, [r0, #16]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800193a:	6183      	str	r3, [r0, #24]
  hopamp1.Instance = OPAMP1;
 800193c:	4b2e      	ldr	r3, [pc, #184]	; (80019f8 <main+0x2e8>)
 800193e:	6003      	str	r3, [r0, #0]
  hopamp1.Init.InternalOutput = ENABLE;
 8001940:	7506      	strb	r6, [r0, #20]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8001942:	6245      	str	r5, [r0, #36]	; 0x24
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8001944:	f003 fc64 	bl	8005210 <HAL_OPAMP_Init>
 8001948:	4603      	mov	r3, r0
 800194a:	b108      	cbz	r0, 8001950 <main+0x240>
 800194c:	b672      	cpsid	i
  while (1)
 800194e:	e7fe      	b.n	800194e <main+0x23e>
  hopamp2.Instance = OPAMP2;
 8001950:	482a      	ldr	r0, [pc, #168]	; (80019fc <main+0x2ec>)
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8001952:	e9c0 3901 	strd	r3, r9, [r0, #4]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001956:	6103      	str	r3, [r0, #16]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001958:	6183      	str	r3, [r0, #24]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800195a:	62c3      	str	r3, [r0, #44]	; 0x2c
  hopamp2.Instance = OPAMP2;
 800195c:	4b28      	ldr	r3, [pc, #160]	; (8001a00 <main+0x2f0>)
 800195e:	6003      	str	r3, [r0, #0]
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8001960:	e9c0 5809 	strd	r5, r8, [r0, #36]	; 0x24
  hopamp2.Init.InternalOutput = ENABLE;
 8001964:	7506      	strb	r6, [r0, #20]
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8001966:	f003 fc53 	bl	8005210 <HAL_OPAMP_Init>
 800196a:	4603      	mov	r3, r0
 800196c:	b108      	cbz	r0, 8001972 <main+0x262>
 800196e:	b672      	cpsid	i
  while (1)
 8001970:	e7fe      	b.n	8001970 <main+0x260>
  hopamp3.Instance = OPAMP3;
 8001972:	4824      	ldr	r0, [pc, #144]	; (8001a04 <main+0x2f4>)
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8001974:	6043      	str	r3, [r0, #4]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001976:	6103      	str	r3, [r0, #16]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001978:	6183      	str	r3, [r0, #24]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800197a:	62c3      	str	r3, [r0, #44]	; 0x2c
  hopamp3.Instance = OPAMP3;
 800197c:	4b22      	ldr	r3, [pc, #136]	; (8001a08 <main+0x2f8>)
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 800197e:	f8c0 9008 	str.w	r9, [r0, #8]
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8001982:	e9c0 5809 	strd	r5, r8, [r0, #36]	; 0x24
  hopamp3.Init.InternalOutput = ENABLE;
 8001986:	7506      	strb	r6, [r0, #20]
  hopamp3.Instance = OPAMP3;
 8001988:	6003      	str	r3, [r0, #0]
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 800198a:	f003 fc41 	bl	8005210 <HAL_OPAMP_Init>
 800198e:	4602      	mov	r2, r0
 8001990:	b108      	cbz	r0, 8001996 <main+0x286>
 8001992:	b672      	cpsid	i
  while (1)
 8001994:	e7fe      	b.n	8001994 <main+0x284>
  hspi1.Instance = SPI1;
 8001996:	481d      	ldr	r0, [pc, #116]	; (8001a0c <main+0x2fc>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001998:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8001a10 <main+0x300>
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800199c:	6082      	str	r2, [r0, #8]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800199e:	e9c0 2208 	strd	r2, r2, [r0, #32]
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80019a2:	e9c0 220c 	strd	r2, r2, [r0, #48]	; 0x30
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019a6:	6102      	str	r2, [r0, #16]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019a8:	6282      	str	r2, [r0, #40]	; 0x28
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019aa:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019ae:	e9c0 8200 	strd	r8, r2, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80019b2:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80019b6:	60c2      	str	r2, [r0, #12]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80019b8:	f44f 7a00 	mov.w	sl, #512	; 0x200
 80019bc:	2218      	movs	r2, #24
 80019be:	e9c0 a206 	strd	sl, r2, [r0, #24]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80019c2:	6146      	str	r6, [r0, #20]
  hspi1.Init.CRCPolynomial = 7;
 80019c4:	62c4      	str	r4, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019c6:	f004 fb33 	bl	8006030 <HAL_SPI_Init>
 80019ca:	b318      	cbz	r0, 8001a14 <main+0x304>
 80019cc:	b672      	cpsid	i
  while (1)
 80019ce:	e7fe      	b.n	80019ce <main+0x2be>
 80019d0:	40021000 	.word	0x40021000
 80019d4:	48000800 	.word	0x48000800
 80019d8:	20000334 	.word	0x20000334
 80019dc:	48000400 	.word	0x48000400
 80019e0:	b6902000 	.word	0xb6902000
 80019e4:	04300002 	.word	0x04300002
 80019e8:	2e300800 	.word	0x2e300800
 80019ec:	20000434 	.word	0x20000434
 80019f0:	40006400 	.word	0x40006400
 80019f4:	20000498 	.word	0x20000498
 80019f8:	40010300 	.word	0x40010300
 80019fc:	200004d4 	.word	0x200004d4
 8001a00:	40010304 	.word	0x40010304
 8001a04:	20000510 	.word	0x20000510
 8001a08:	40010308 	.word	0x40010308
 8001a0c:	2000054c 	.word	0x2000054c
 8001a10:	40013000 	.word	0x40013000
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a14:	2400      	movs	r4, #0
  htim1.Instance = TIM1;
 8001a16:	4da4      	ldr	r5, [pc, #656]	; (8001ca8 <main+0x598>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a18:	9408      	str	r4, [sp, #32]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a1a:	2234      	movs	r2, #52	; 0x34
 8001a1c:	4621      	mov	r1, r4
 8001a1e:	a813      	add	r0, sp, #76	; 0x4c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a20:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
 8001a24:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
 8001a28:	e9cd 4410 	strd	r4, r4, [sp, #64]	; 0x40
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a2c:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a30:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001a34:	9405      	str	r4, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a36:	9412      	str	r4, [sp, #72]	; 0x48
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a38:	940b      	str	r4, [sp, #44]	; 0x2c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a3a:	f005 ff39 	bl	80078b0 <memset>
  htim1.Instance = TIM1;
 8001a3e:	4b9b      	ldr	r3, [pc, #620]	; (8001cac <main+0x59c>)
 8001a40:	602b      	str	r3, [r5, #0]
  htim1.Init.Period = 3999;
 8001a42:	f04f 0e20 	mov.w	lr, #32
 8001a46:	f640 739f 	movw	r3, #3999	; 0xf9f
 8001a4a:	e9c5 e302 	strd	lr, r3, [r5, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a4e:	4628      	mov	r0, r5
  htim1.Init.RepetitionCounter = 1;
 8001a50:	2301      	movs	r3, #1
  htim1.Init.Prescaler = 0;
 8001a52:	606c      	str	r4, [r5, #4]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a54:	612c      	str	r4, [r5, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a56:	61ac      	str	r4, [r5, #24]
  htim1.Init.RepetitionCounter = 1;
 8001a58:	616b      	str	r3, [r5, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a5a:	f005 f91d 	bl	8006c98 <HAL_TIM_Base_Init>
 8001a5e:	b108      	cbz	r0, 8001a64 <main+0x354>
 8001a60:	b672      	cpsid	i
  while (1)
 8001a62:	e7fe      	b.n	8001a62 <main+0x352>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a68:	a908      	add	r1, sp, #32
 8001a6a:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a6c:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a6e:	f004 fed5 	bl	800681c <HAL_TIM_ConfigClockSource>
 8001a72:	b108      	cbz	r0, 8001a78 <main+0x368>
 8001a74:	b672      	cpsid	i
  while (1)
 8001a76:	e7fe      	b.n	8001a76 <main+0x366>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a78:	4628      	mov	r0, r5
 8001a7a:	f005 f93f 	bl	8006cfc <HAL_TIM_PWM_Init>
 8001a7e:	b108      	cbz	r0, 8001a84 <main+0x374>
 8001a80:	b672      	cpsid	i
  while (1)
 8001a82:	e7fe      	b.n	8001a82 <main+0x372>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a84:	e9cd 0006 	strd	r0, r0, [sp, #24]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001a88:	2370      	movs	r3, #112	; 0x70
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a8a:	a905      	add	r1, sp, #20
 8001a8c:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001a8e:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a90:	f005 fa9c 	bl	8006fcc <HAL_TIMEx_MasterConfigSynchronization>
 8001a94:	b108      	cbz	r0, 8001a9a <main+0x38a>
 8001a96:	b672      	cpsid	i
  while (1)
 8001a98:	e7fe      	b.n	8001a98 <main+0x388>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a9a:	e9cd 000d 	strd	r0, r0, [sp, #52]	; 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a9e:	e9cd 000f 	strd	r0, r0, [sp, #60]	; 0x3c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001aa2:	e9cd 0011 	strd	r0, r0, [sp, #68]	; 0x44
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001aa6:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	a90c      	add	r1, sp, #48	; 0x30
 8001aac:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001aae:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ab0:	f005 f996 	bl	8006de0 <HAL_TIM_PWM_ConfigChannel>
 8001ab4:	b108      	cbz	r0, 8001aba <main+0x3aa>
 8001ab6:	b672      	cpsid	i
  while (1)
 8001ab8:	e7fe      	b.n	8001ab8 <main+0x3a8>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001aba:	2204      	movs	r2, #4
 8001abc:	a90c      	add	r1, sp, #48	; 0x30
 8001abe:	4628      	mov	r0, r5
 8001ac0:	f005 f98e 	bl	8006de0 <HAL_TIM_PWM_ConfigChannel>
 8001ac4:	b108      	cbz	r0, 8001aca <main+0x3ba>
 8001ac6:	b672      	cpsid	i
  while (1)
 8001ac8:	e7fe      	b.n	8001ac8 <main+0x3b8>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001aca:	2208      	movs	r2, #8
 8001acc:	a90c      	add	r1, sp, #48	; 0x30
 8001ace:	4628      	mov	r0, r5
 8001ad0:	f005 f986 	bl	8006de0 <HAL_TIM_PWM_ConfigChannel>
 8001ad4:	b108      	cbz	r0, 8001ada <main+0x3ca>
 8001ad6:	b672      	cpsid	i
  while (1)
 8001ad8:	e7fe      	b.n	8001ad8 <main+0x3c8>
  sConfigOC.Pulse = 3998;
 8001ada:	f640 739e 	movw	r3, #3998	; 0xf9e
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ade:	220c      	movs	r2, #12
 8001ae0:	a90c      	add	r1, sp, #48	; 0x30
 8001ae2:	4628      	mov	r0, r5
  sConfigOC.Pulse = 3998;
 8001ae4:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ae6:	f005 f97b 	bl	8006de0 <HAL_TIM_PWM_ConfigChannel>
 8001aea:	b108      	cbz	r0, 8001af0 <main+0x3e0>
 8001aec:	b672      	cpsid	i
  while (1)
 8001aee:	e7fe      	b.n	8001aee <main+0x3de>
  sBreakDeadTimeConfig.DeadTime = 128;
 8001af0:	2380      	movs	r3, #128	; 0x80
 8001af2:	e9cd 0315 	strd	r0, r3, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001af6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001afa:	e9cd 0317 	strd	r0, r3, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001afe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b02:	e9cd 0013 	strd	r0, r0, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001b06:	e9cd 0019 	strd	r0, r0, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001b0a:	e9cd 031b 	strd	r0, r3, [sp, #108]	; 0x6c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001b0e:	e9cd 001d 	strd	r0, r0, [sp, #116]	; 0x74
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b12:	901f      	str	r0, [sp, #124]	; 0x7c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b14:	a913      	add	r1, sp, #76	; 0x4c
 8001b16:	4628      	mov	r0, r5
 8001b18:	f005 faa2 	bl	8007060 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b1c:	4604      	mov	r4, r0
 8001b1e:	b108      	cbz	r0, 8001b24 <main+0x414>
 8001b20:	b672      	cpsid	i
  while (1)
 8001b22:	e7fe      	b.n	8001b22 <main+0x412>
  HAL_TIM_MspPostInit(&htim1);
 8001b24:	4628      	mov	r0, r5
 8001b26:	f001 fe01 	bl	800372c <HAL_TIM_MspPostInit>
  huart3.Init.BaudRate = 1000000;
 8001b2a:	4f61      	ldr	r7, [pc, #388]	; (8001cb0 <main+0x5a0>)
  huart3.Instance = USART3;
 8001b2c:	4861      	ldr	r0, [pc, #388]	; (8001cb4 <main+0x5a4>)
  huart3.Init.BaudRate = 1000000;
 8001b2e:	4a62      	ldr	r2, [pc, #392]	; (8001cb8 <main+0x5a8>)
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b30:	6284      	str	r4, [r0, #40]	; 0x28
  huart3.Init.BaudRate = 1000000;
 8001b32:	e9c0 7200 	strd	r7, r2, [r0]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b36:	220c      	movs	r2, #12
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b38:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b3c:	e9c0 4204 	strd	r4, r2, [r0, #16]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b40:	e9c0 4406 	strd	r4, r4, [r0, #24]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b44:	e9c0 4408 	strd	r4, r4, [r0, #32]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001b48:	f005 fdc2 	bl	80076d0 <HAL_UART_Init>
 8001b4c:	b108      	cbz	r0, 8001b52 <main+0x442>
 8001b4e:	b672      	cpsid	i
  while (1)
 8001b50:	e7fe      	b.n	8001b50 <main+0x440>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b52:	2100      	movs	r1, #0
 8001b54:	4857      	ldr	r0, [pc, #348]	; (8001cb4 <main+0x5a4>)
 8001b56:	f005 fe2d 	bl	80077b4 <HAL_UARTEx_SetTxFifoThreshold>
 8001b5a:	4601      	mov	r1, r0
 8001b5c:	b108      	cbz	r0, 8001b62 <main+0x452>
 8001b5e:	b672      	cpsid	i
  while (1)
 8001b60:	e7fe      	b.n	8001b60 <main+0x450>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b62:	4854      	ldr	r0, [pc, #336]	; (8001cb4 <main+0x5a4>)
 8001b64:	f005 fe50 	bl	8007808 <HAL_UARTEx_SetRxFifoThreshold>
 8001b68:	b108      	cbz	r0, 8001b6e <main+0x45e>
 8001b6a:	b672      	cpsid	i
  while (1)
 8001b6c:	e7fe      	b.n	8001b6c <main+0x45c>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001b6e:	4851      	ldr	r0, [pc, #324]	; (8001cb4 <main+0x5a4>)
 8001b70:	f005 fe02 	bl	8007778 <HAL_UARTEx_DisableFifoMode>
 8001b74:	4605      	mov	r5, r0
 8001b76:	b108      	cbz	r0, 8001b7c <main+0x46c>
 8001b78:	b672      	cpsid	i
  while (1)
 8001b7a:	e7fe      	b.n	8001b7a <main+0x46a>
  hadc2.Instance = ADC2;
 8001b7c:	4c4f      	ldr	r4, [pc, #316]	; (8001cbc <main+0x5ac>)
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b7e:	4e50      	ldr	r6, [pc, #320]	; (8001cc0 <main+0x5b0>)
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001b80:	4601      	mov	r1, r0
 8001b82:	223c      	movs	r2, #60	; 0x3c
 8001b84:	a813      	add	r0, sp, #76	; 0x4c
 8001b86:	f005 fe93 	bl	80078b0 <memset>
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b8a:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001b8e:	e9c4 6300 	strd	r6, r3, [r4]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e9c4 5304 	strd	r5, r3, [r4, #16]
  hadc2.Init.NbrOfConversion = 1;
 8001b98:	6223      	str	r3, [r4, #32]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001b9a:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001b9e:	2308      	movs	r3, #8
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001ba0:	83a5      	strh	r5, [r4, #28]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001ba2:	4620      	mov	r0, r4
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ba4:	e9c4 5502 	strd	r5, r5, [r4, #8]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001ba8:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001bac:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001bb0:	63e6      	str	r6, [r4, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001bb2:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001bb6:	61a3      	str	r3, [r4, #24]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001bb8:	f001 ff78 	bl	8003aac <HAL_ADC_Init>
 8001bbc:	b108      	cbz	r0, 8001bc2 <main+0x4b2>
 8001bbe:	b672      	cpsid	i
  while (1)
 8001bc0:	e7fe      	b.n	8001bc0 <main+0x4b0>
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8001bc2:	2380      	movs	r3, #128	; 0x80
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001bc4:	9015      	str	r0, [sp, #84]	; 0x54
  sConfigInjected.InjectedOffset = 0;
 8001bc6:	9018      	str	r0, [sp, #96]	; 0x60
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001bc8:	f8ad 0070 	strh.w	r0, [sp, #112]	; 0x70
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001bcc:	f88d 0072 	strb.w	r0, [sp, #114]	; 0x72
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001bd0:	f88d 007c 	strb.w	r0, [sp, #124]	; 0x7c
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001bd4:	483b      	ldr	r0, [pc, #236]	; (8001cc4 <main+0x5b4>)
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001bd6:	e9cd 331d 	strd	r3, r3, [sp, #116]	; 0x74
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001bda:	2309      	movs	r3, #9
 8001bdc:	e9cd 0313 	strd	r0, r3, [sp, #76]	; 0x4c
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001be0:	257f      	movs	r5, #127	; 0x7f
 8001be2:	2304      	movs	r3, #4
 8001be4:	e9cd 5316 	strd	r5, r3, [sp, #88]	; 0x58
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001be8:	a913      	add	r1, sp, #76	; 0x4c
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001bea:	2302      	movs	r3, #2
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001bec:	4620      	mov	r0, r4
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001bee:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001bf0:	f002 f926 	bl	8003e40 <HAL_ADCEx_InjectedConfigChannel>
 8001bf4:	b108      	cbz	r0, 8001bfa <main+0x4ea>
 8001bf6:	b672      	cpsid	i
  while (1)
 8001bf8:	e7fe      	b.n	8001bf8 <main+0x4e8>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 8001bfa:	4b33      	ldr	r3, [pc, #204]	; (8001cc8 <main+0x5b8>)
 8001bfc:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001bfe:	4620      	mov	r0, r4
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001c00:	f240 130f 	movw	r3, #271	; 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001c04:	a913      	add	r1, sp, #76	; 0x4c
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001c06:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001c08:	f002 f91a 	bl	8003e40 <HAL_ADCEx_InjectedConfigChannel>
 8001c0c:	b108      	cbz	r0, 8001c12 <main+0x502>
 8001c0e:	b672      	cpsid	i
  while (1)
 8001c10:	e7fe      	b.n	8001c10 <main+0x500>
  htim2.Instance = TIM2;
 8001c12:	4c2e      	ldr	r4, [pc, #184]	; (8001ccc <main+0x5bc>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c14:	900e      	str	r0, [sp, #56]	; 0x38
  htim2.Init.Prescaler = 15999;
 8001c16:	f643 637f 	movw	r3, #15999	; 0x3e7f
 8001c1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c1e:	e9cd 0013 	strd	r0, r0, [sp, #76]	; 0x4c
 8001c22:	e9cd 0015 	strd	r0, r0, [sp, #84]	; 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c26:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
  htim2.Init.Prescaler = 15999;
 8001c2a:	e9c4 2300 	strd	r2, r3, [r4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c2e:	60a0      	str	r0, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c30:	6120      	str	r0, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c32:	61a0      	str	r0, [r4, #24]
  htim2.Init.Period = 9999;
 8001c34:	f242 730f 	movw	r3, #9999	; 0x270f
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c38:	4620      	mov	r0, r4
  htim2.Init.Period = 9999;
 8001c3a:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c3c:	f005 f82c 	bl	8006c98 <HAL_TIM_Base_Init>
 8001c40:	b108      	cbz	r0, 8001c46 <main+0x536>
 8001c42:	b672      	cpsid	i
  while (1)
 8001c44:	e7fe      	b.n	8001c44 <main+0x534>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c46:	a913      	add	r1, sp, #76	; 0x4c
 8001c48:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c4a:	9613      	str	r6, [sp, #76]	; 0x4c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c4c:	f004 fde6 	bl	800681c <HAL_TIM_ConfigClockSource>
 8001c50:	4603      	mov	r3, r0
 8001c52:	b108      	cbz	r0, 8001c58 <main+0x548>
 8001c54:	b672      	cpsid	i
  while (1)
 8001c56:	e7fe      	b.n	8001c56 <main+0x546>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001c58:	2220      	movs	r2, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c5a:	4620      	mov	r0, r4
 8001c5c:	a90c      	add	r1, sp, #48	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c5e:	930e      	str	r3, [sp, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001c60:	920c      	str	r2, [sp, #48]	; 0x30
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c62:	f005 f9b3 	bl	8006fcc <HAL_TIMEx_MasterConfigSynchronization>
 8001c66:	4603      	mov	r3, r0
 8001c68:	b108      	cbz	r0, 8001c6e <main+0x55e>
 8001c6a:	b672      	cpsid	i
  while (1)
 8001c6c:	e7fe      	b.n	8001c6c <main+0x55c>
  htim6.Instance = TIM6;
 8001c6e:	4818      	ldr	r0, [pc, #96]	; (8001cd0 <main+0x5c0>)
 8001c70:	4a18      	ldr	r2, [pc, #96]	; (8001cd4 <main+0x5c4>)
 8001c72:	6002      	str	r2, [r0, #0]
  htim6.Init.Prescaler = 159;
 8001c74:	229f      	movs	r2, #159	; 0x9f
 8001c76:	6042      	str	r2, [r0, #4]
  htim6.Init.Period = 65535;
 8001c78:	f64f 72ff 	movw	r2, #65535	; 0xffff
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c7c:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
  htim6.Init.Period = 65535;
 8001c80:	e9c0 3202 	strd	r3, r2, [r0, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c84:	9315      	str	r3, [sp, #84]	; 0x54
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c86:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001c88:	f005 f806 	bl	8006c98 <HAL_TIM_Base_Init>
 8001c8c:	b108      	cbz	r0, 8001c92 <main+0x582>
 8001c8e:	b672      	cpsid	i
  while (1)
 8001c90:	e7fe      	b.n	8001c90 <main+0x580>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c92:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001c94:	480e      	ldr	r0, [pc, #56]	; (8001cd0 <main+0x5c0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c96:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001c98:	a913      	add	r1, sp, #76	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c9a:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001c9c:	f005 f996 	bl	8006fcc <HAL_TIMEx_MasterConfigSynchronization>
 8001ca0:	b1d0      	cbz	r0, 8001cd8 <main+0x5c8>
 8001ca2:	b672      	cpsid	i
  while (1)
 8001ca4:	e7fe      	b.n	8001ca4 <main+0x594>
 8001ca6:	bf00      	nop
 8001ca8:	200005b0 	.word	0x200005b0
 8001cac:	40012c00 	.word	0x40012c00
 8001cb0:	40004800 	.word	0x40004800
 8001cb4:	200006e0 	.word	0x200006e0
 8001cb8:	000f4240 	.word	0x000f4240
 8001cbc:	200003a0 	.word	0x200003a0
 8001cc0:	50000100 	.word	0x50000100
 8001cc4:	c3290000 	.word	0xc3290000
 8001cc8:	cb8c0000 	.word	0xcb8c0000
 8001ccc:	200005fc 	.word	0x200005fc
 8001cd0:	20000694 	.word	0x20000694
 8001cd4:	40001000 	.word	0x40001000
  hcordic.Instance = CORDIC;
 8001cd8:	4826      	ldr	r0, [pc, #152]	; (8001d74 <main+0x664>)
 8001cda:	4b27      	ldr	r3, [pc, #156]	; (8001d78 <main+0x668>)
 8001cdc:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8001cde:	f002 fc0f 	bl	8004500 <HAL_CORDIC_Init>
 8001ce2:	b108      	cbz	r0, 8001ce8 <main+0x5d8>
 8001ce4:	b672      	cpsid	i
  while (1)
 8001ce6:	e7fe      	b.n	8001ce6 <main+0x5d6>
  htim3.Instance = TIM3;
 8001ce8:	4c24      	ldr	r4, [pc, #144]	; (8001d7c <main+0x66c>)
 8001cea:	4b25      	ldr	r3, [pc, #148]	; (8001d80 <main+0x670>)
 8001cec:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 15999;
 8001cee:	f643 637f 	movw	r3, #15999	; 0x3e7f
 8001cf2:	6063      	str	r3, [r4, #4]
  htim3.Init.Period = 9999;
 8001cf4:	f242 730f 	movw	r3, #9999	; 0x270f
 8001cf8:	e9c4 0302 	strd	r0, r3, [r4, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cfc:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d00:	2380      	movs	r3, #128	; 0x80
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d02:	e9cd 0013 	strd	r0, r0, [sp, #76]	; 0x4c
 8001d06:	e9cd 0015 	strd	r0, r0, [sp, #84]	; 0x54
 8001d0a:	e9cd 0017 	strd	r0, r0, [sp, #92]	; 0x5c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d0e:	900e      	str	r0, [sp, #56]	; 0x38
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d10:	9019      	str	r0, [sp, #100]	; 0x64
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d12:	6120      	str	r0, [r4, #16]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001d14:	4620      	mov	r0, r4
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d16:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001d18:	f004 fff0 	bl	8006cfc <HAL_TIM_PWM_Init>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	b108      	cbz	r0, 8001d24 <main+0x614>
 8001d20:	b672      	cpsid	i
  while (1)
 8001d22:	e7fe      	b.n	8001d22 <main+0x612>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d24:	a90c      	add	r1, sp, #48	; 0x30
 8001d26:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d28:	930c      	str	r3, [sp, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d2a:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d2c:	f005 f94e 	bl	8006fcc <HAL_TIMEx_MasterConfigSynchronization>
 8001d30:	b108      	cbz	r0, 8001d36 <main+0x626>
 8001d32:	b672      	cpsid	i
  while (1)
 8001d34:	e7fe      	b.n	8001d34 <main+0x624>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d36:	2260      	movs	r2, #96	; 0x60
  sConfigOC.Pulse = 0;
 8001d38:	e9cd 2013 	strd	r2, r0, [sp, #76]	; 0x4c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001d3c:	2302      	movs	r3, #2
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d3e:	4602      	mov	r2, r0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d40:	9017      	str	r0, [sp, #92]	; 0x5c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d42:	a913      	add	r1, sp, #76	; 0x4c
 8001d44:	4620      	mov	r0, r4
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001d46:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d48:	f005 f84a 	bl	8006de0 <HAL_TIM_PWM_ConfigChannel>
 8001d4c:	b108      	cbz	r0, 8001d52 <main+0x642>
 8001d4e:	b672      	cpsid	i
  while (1)
 8001d50:	e7fe      	b.n	8001d50 <main+0x640>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d52:	2204      	movs	r2, #4
 8001d54:	a913      	add	r1, sp, #76	; 0x4c
 8001d56:	4620      	mov	r0, r4
 8001d58:	f005 f842 	bl	8006de0 <HAL_TIM_PWM_ConfigChannel>
 8001d5c:	b108      	cbz	r0, 8001d62 <main+0x652>
 8001d5e:	b672      	cpsid	i
  while (1)
 8001d60:	e7fe      	b.n	8001d60 <main+0x650>
  HAL_TIM_MspPostInit(&htim3);
 8001d62:	4620      	mov	r0, r4
 8001d64:	f001 fce2 	bl	800372c <HAL_TIM_MspPostInit>
  APP_init();
 8001d68:	f7ff f936 	bl	8000fd8 <APP_init>
    APP_main();
 8001d6c:	f7ff f940 	bl	8000ff0 <APP_main>
  while (1)
 8001d70:	e7fc      	b.n	8001d6c <main+0x65c>
 8001d72:	bf00      	nop
 8001d74:	2000040c 	.word	0x2000040c
 8001d78:	40020c00 	.word	0x40020c00
 8001d7c:	20000648 	.word	0x20000648
 8001d80:	40000400 	.word	0x40000400

08001d84 <Error_Handler>:
 8001d84:	b672      	cpsid	i
  while (1)
 8001d86:	e7fe      	b.n	8001d86 <Error_Handler+0x2>

08001d88 <Motor_init>:

void Motor_init(Motor *motor) {
  motor->pole_pairs = 14;
  motor->kv_rating = 150;

  motor->flux_angle_offset = 1.560145f;
 8001d88:	4b03      	ldr	r3, [pc, #12]	; (8001d98 <Motor_init+0x10>)
 8001d8a:	6083      	str	r3, [r0, #8]
  motor->kv_rating = 150;
 8001d8c:	210e      	movs	r1, #14
 8001d8e:	2296      	movs	r2, #150	; 0x96
 8001d90:	e9c0 1200 	strd	r1, r2, [r0]
}
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	3fc7b2d5 	.word	0x3fc7b2d5

08001d9c <MotorController_setFluxAngle>:

Mode MotorController_getMode(MotorController *controller) {
  return controller->mode;
}

void MotorController_setFluxAngle(MotorController *controller, float angle_setpoint, float voltage_setpoint) {
 8001d9c:	b510      	push	{r4, lr}
 8001d9e:	ed2d 8b04 	vpush	{d8-d9}
  value = fmodf(value, M_2PI_F);
 8001da2:	ed9f 9a17 	vldr	s18, [pc, #92]	; 8001e00 <MotorController_setFluxAngle+0x64>
 8001da6:	eeb0 8a60 	vmov.f32	s16, s1
 8001daa:	eef0 0a49 	vmov.f32	s1, s18
 8001dae:	4604      	mov	r4, r0
 8001db0:	f008 fcf4 	bl	800a79c <fmodf>
  return value >= 0.f ? value : (value + M_2PI_F);
 8001db4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8001db8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  value = fmodf(value, M_2PI_F);
 8001dbc:	eef0 8a40 	vmov.f32	s17, s0
  return value >= 0.f ? value : (value + M_2PI_F);
 8001dc0:	bfb8      	it	lt
 8001dc2:	ee70 8a09 	vaddlt.f32	s17, s0, s18
  float theta = wrapTo2Pi(angle_setpoint);
  float sin_theta = sinf(theta);
 8001dc6:	eeb0 0a68 	vmov.f32	s0, s17
 8001dca:	f008 fca1 	bl	800a710 <sinf>
 8001dce:	eef0 7a40 	vmov.f32	s15, s0
  float cos_theta = cosf(theta);
 8001dd2:	eeb0 0a68 	vmov.f32	s0, s17
  float sin_theta = sinf(theta);
 8001dd6:	eef0 8a67 	vmov.f32	s17, s15
  float cos_theta = cosf(theta);
 8001dda:	f008 fc55 	bl	800a688 <cosf>
  float v_q = 0.0;
  float v_d = voltage_setpoint;

  controller->current_controller.v_alpha_setpoint = -sin_theta * v_q + cos_theta * v_d;
  controller->current_controller.v_beta_setpoint  =  cos_theta * v_q + sin_theta * v_d;
 8001dde:	ee68 7a88 	vmul.f32	s15, s17, s16
  controller->current_controller.v_alpha_setpoint = -sin_theta * v_q + cos_theta * v_d;
 8001de2:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001e04 <MotorController_setFluxAngle+0x68>
 8001de6:	ee20 8a08 	vmul.f32	s16, s0, s16
  controller->current_controller.v_beta_setpoint  =  cos_theta * v_q + sin_theta * v_d;
 8001dea:	eee0 7a07 	vfma.f32	s15, s0, s14
  controller->current_controller.v_alpha_setpoint = -sin_theta * v_q + cos_theta * v_d;
 8001dee:	eea8 8ac7 	vfms.f32	s16, s17, s14
  controller->current_controller.v_beta_setpoint  =  cos_theta * v_q + sin_theta * v_d;
 8001df2:	edc4 7a23 	vstr	s15, [r4, #140]	; 0x8c
  controller->current_controller.v_alpha_setpoint = -sin_theta * v_q + cos_theta * v_d;
 8001df6:	ed84 8a22 	vstr	s16, [r4, #136]	; 0x88
}
 8001dfa:	ecbd 8b04 	vpop	{d8-d9}
 8001dfe:	bd10      	pop	{r4, pc}
 8001e00:	40c90fdb 	.word	0x40c90fdb
 8001e04:	00000000 	.word	0x00000000

08001e08 <MotorController_storeConfig>:
  controller->position_controller.position_limit_upper  = config->position_controller_position_limit_upper;
  controller->position_controller.position_limit_lower  = config->position_controller_position_limit_lower;
#endif
}

uint32_t MotorController_storeConfig(MotorController *controller) {
 8001e08:	b570      	push	{r4, r5, r6, lr}
 8001e0a:	b09c      	sub	sp, #112	; 0x70

  config.firmware_version                     = controller->firmware_version;
  config.device_id                            = controller->device_id;

  config.encoder_cpr                          = controller->encoder.cpr;
  config.encoder_position_offset              = controller->encoder.position_offset;
 8001e0c:	68c1      	ldr	r1, [r0, #12]
  config.encoder_filter_alpha                 = controller->encoder.filter_alpha;

  config.powerstage_undervoltage_threshold    = controller->powerstage.undervoltage_threshold;
 8001e0e:	6b43      	ldr	r3, [r0, #52]	; 0x34
  config.powerstage_overvoltage_threshold     = controller->powerstage.overvoltage_threshold;
 8001e10:	6b82      	ldr	r2, [r0, #56]	; 0x38
  config.firmware_version                     = controller->firmware_version;
 8001e12:	f8d0 5110 	ldr.w	r5, [r0, #272]	; 0x110
  config.encoder_position_offset              = controller->encoder.position_offset;
 8001e16:	9109      	str	r1, [sp, #36]	; 0x24
  config.powerstage_undervoltage_threshold    = controller->powerstage.undervoltage_threshold;
 8001e18:	930b      	str	r3, [sp, #44]	; 0x2c

  config.motor_pole_pairs                     = controller->motor.pole_pairs;
  config.motor_kv_rating                      = controller->motor.kv_rating;
  config.motor_flux_angle_offset              = controller->motor.flux_angle_offset;
 8001e1a:	6d41      	ldr	r1, [r0, #84]	; 0x54

  config.current_controller_i_filter_alpha  = controller->current_controller.i_filter_alpha;
  config.current_controller_i_kp            = controller->current_controller.i_kp;
 8001e1c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  config.encoder_filter_alpha                 = controller->encoder.filter_alpha;
 8001e1e:	6904      	ldr	r4, [r0, #16]
  config.firmware_version                     = controller->firmware_version;
 8001e20:	9507      	str	r5, [sp, #28]
  config.motor_flux_angle_offset              = controller->motor.flux_angle_offset;
 8001e22:	910f      	str	r1, [sp, #60]	; 0x3c
  config.motor_pole_pairs                     = controller->motor.pole_pairs;
 8001e24:	6cc5      	ldr	r5, [r0, #76]	; 0x4c
  config.current_controller_i_filter_alpha  = controller->current_controller.i_filter_alpha;
 8001e26:	6d81      	ldr	r1, [r0, #88]	; 0x58
  config.powerstage_overvoltage_threshold     = controller->powerstage.overvoltage_threshold;
 8001e28:	920c      	str	r2, [sp, #48]	; 0x30
  config.current_controller_i_kp            = controller->current_controller.i_kp;
 8001e2a:	9311      	str	r3, [sp, #68]	; 0x44
  config.current_controller_i_ki            = controller->current_controller.i_ki;

  config.position_controller_position_kp      = controller->position_controller.position_kp;
  config.position_controller_position_ki      = controller->position_controller.position_ki;
 8001e2c:	f8d0 20c4 	ldr.w	r2, [r0, #196]	; 0xc4
  config.position_controller_velocity_kp      = controller->position_controller.velocity_kp;
 8001e30:	f8d0 30c8 	ldr.w	r3, [r0, #200]	; 0xc8
  config.motor_pole_pairs                     = controller->motor.pole_pairs;
 8001e34:	950d      	str	r5, [sp, #52]	; 0x34
  config.encoder_filter_alpha                 = controller->encoder.filter_alpha;
 8001e36:	940a      	str	r4, [sp, #40]	; 0x28
  config.motor_kv_rating                      = controller->motor.kv_rating;
 8001e38:	6d05      	ldr	r5, [r0, #80]	; 0x50
  config.current_controller_i_ki            = controller->current_controller.i_ki;
 8001e3a:	6e04      	ldr	r4, [r0, #96]	; 0x60
  config.current_controller_i_filter_alpha  = controller->current_controller.i_filter_alpha;
 8001e3c:	9110      	str	r1, [sp, #64]	; 0x40
  config.position_controller_position_ki      = controller->position_controller.position_ki;
 8001e3e:	9214      	str	r2, [sp, #80]	; 0x50
  config.position_controller_position_kp      = controller->position_controller.position_kp;
 8001e40:	f8d0 10c0 	ldr.w	r1, [r0, #192]	; 0xc0
  config.device_id                            = controller->device_id;
 8001e44:	f890 2114 	ldrb.w	r2, [r0, #276]	; 0x114
  config.position_controller_velocity_kp      = controller->position_controller.velocity_kp;
 8001e48:	9315      	str	r3, [sp, #84]	; 0x54
  config.encoder_cpr                          = controller->encoder.cpr;
 8001e4a:	6883      	ldr	r3, [r0, #8]
  config.motor_kv_rating                      = controller->motor.kv_rating;
 8001e4c:	950e      	str	r5, [sp, #56]	; 0x38
  config.current_controller_i_ki            = controller->current_controller.i_ki;
 8001e4e:	9412      	str	r4, [sp, #72]	; 0x48
  config.position_controller_position_kp      = controller->position_controller.position_kp;
 8001e50:	9113      	str	r1, [sp, #76]	; 0x4c
  config.device_id                            = controller->device_id;
 8001e52:	9206      	str	r2, [sp, #24]
  config.encoder_cpr                          = controller->encoder.cpr;
 8001e54:	9308      	str	r3, [sp, #32]
  config.position_controller_velocity_ki      = controller->position_controller.velocity_ki;
  config.position_controller_torque_limit       = controller->position_controller.torque_limit;
 8001e56:	f8d0 40d0 	ldr.w	r4, [r0, #208]	; 0xd0
  config.position_controller_velocity_limit     = controller->position_controller.velocity_limit;
 8001e5a:	f8d0 10d4 	ldr.w	r1, [r0, #212]	; 0xd4
  config.position_controller_position_limit_upper     = controller->position_controller.position_limit_upper;
 8001e5e:	f8d0 20d8 	ldr.w	r2, [r0, #216]	; 0xd8
  config.position_controller_position_limit_lower     = controller->position_controller.position_limit_lower;
 8001e62:	f8d0 30dc 	ldr.w	r3, [r0, #220]	; 0xdc
  config.position_controller_velocity_ki      = controller->position_controller.velocity_ki;
 8001e66:	f8d0 50cc 	ldr.w	r5, [r0, #204]	; 0xcc
  config.position_controller_torque_limit       = controller->position_controller.torque_limit;
 8001e6a:	9417      	str	r4, [sp, #92]	; 0x5c
  config.position_controller_velocity_limit     = controller->position_controller.velocity_limit;
 8001e6c:	9119      	str	r1, [sp, #100]	; 0x64
  config.position_controller_position_limit_upper     = controller->position_controller.position_limit_upper;
 8001e6e:	921a      	str	r2, [sp, #104]	; 0x68
  config.position_controller_position_limit_lower     = controller->position_controller.position_limit_lower;
 8001e70:	931b      	str	r3, [sp, #108]	; 0x6c
  config.position_controller_velocity_ki      = controller->position_controller.velocity_ki;
 8001e72:	9516      	str	r5, [sp, #88]	; 0x58

  /* Unlock the Flash to enable the flash control register access *************/
  HAL_FLASH_Unlock();

  /* Erase the user Flash area */
  erase_init_struct.TypeErase = FLASH_TYPEERASE_PAGES;
 8001e74:	2400      	movs	r4, #0
  HAL_FLASH_Unlock();
 8001e76:	f002 ff69 	bl	8004d4c <HAL_FLASH_Unlock>
  erase_init_struct.Banks = FLASH_CONFIG_BANK;
 8001e7a:	2301      	movs	r3, #1
  erase_init_struct.Page = FLASH_CONFIG_PAGE;
 8001e7c:	223f      	movs	r2, #63	; 0x3f
  erase_init_struct.NbPages = 1;

  if (HAL_FLASHEx_Erase(&erase_init_struct, &page_error) != HAL_OK) {
 8001e7e:	a901      	add	r1, sp, #4
 8001e80:	a802      	add	r0, sp, #8
  erase_init_struct.Banks = FLASH_CONFIG_BANK;
 8001e82:	e9cd 4302 	strd	r4, r3, [sp, #8]
  erase_init_struct.NbPages = 1;
 8001e86:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_FLASHEx_Erase(&erase_init_struct, &page_error) != HAL_OK) {
 8001e8a:	f003 f837 	bl	8004efc <HAL_FLASHEx_Erase>
 8001e8e:	b9a0      	cbnz	r0, 8001eba <MotorController_storeConfig+0xb2>
 8001e90:	4c0c      	ldr	r4, [pc, #48]	; (8001ec4 <MotorController_storeConfig+0xbc>)
    /*Error occurred while page erase.*/
    return HAL_FLASH_GetError();
  }

  /* Program the user Flash area word by word*/
  for (uint16_t i=0; i<sizeof(config)/sizeof(uint64_t); i+=1) {
 8001e92:	4e0d      	ldr	r6, [pc, #52]	; (8001ec8 <MotorController_storeConfig+0xc0>)
    uint64_t buf = (uint64_t)*(((uint64_t *)(&config)) + i);
 8001e94:	4b0d      	ldr	r3, [pc, #52]	; (8001ecc <MotorController_storeConfig+0xc4>)
 8001e96:	446b      	add	r3, sp
 8001e98:	4423      	add	r3, r4

    uint32_t target_address = FLASH_CONFIG_ADDRESS + i*8;
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, target_address, buf) != HAL_OK) {
 8001e9a:	4621      	mov	r1, r4
 8001e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ea0:	2000      	movs	r0, #0
 8001ea2:	f002 ffa3 	bl	8004dec <HAL_FLASH_Program>
  for (uint16_t i=0; i<sizeof(config)/sizeof(uint64_t); i+=1) {
 8001ea6:	3408      	adds	r4, #8
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, target_address, buf) != HAL_OK) {
 8001ea8:	4605      	mov	r5, r0
 8001eaa:	b930      	cbnz	r0, 8001eba <MotorController_storeConfig+0xb2>
  for (uint16_t i=0; i<sizeof(config)/sizeof(uint64_t); i+=1) {
 8001eac:	42b4      	cmp	r4, r6
 8001eae:	d1f1      	bne.n	8001e94 <MotorController_storeConfig+0x8c>
    }
  }

  /* Lock the Flash to disable the flash control register access (recommended
    to protect the FLASH memory against possible unwanted operation) *********/
  HAL_FLASH_Lock();
 8001eb0:	f002 ff60 	bl	8004d74 <HAL_FLASH_Lock>

  return HAL_OK;
 8001eb4:	4628      	mov	r0, r5
}
 8001eb6:	b01c      	add	sp, #112	; 0x70
 8001eb8:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_FLASH_GetError();
 8001eba:	f002 ff67 	bl	8004d8c <HAL_FLASH_GetError>
}
 8001ebe:	b01c      	add	sp, #112	; 0x70
 8001ec0:	bd70      	pop	{r4, r5, r6, pc}
 8001ec2:	bf00      	nop
 8001ec4:	0801f800 	.word	0x0801f800
 8001ec8:	0801f858 	.word	0x0801f858
 8001ecc:	f7fe0818 	.word	0xf7fe0818

08001ed0 <MotorController_setMode>:
  if (READ_BITS(controller->error, ERROR_ESTOP)) {
    MotorController_setMode(controller, MODE_IDLE);
  }
}

void MotorController_setMode(MotorController *controller, Mode mode) {
 8001ed0:	b530      	push	{r4, r5, lr}
 8001ed2:	460d      	mov	r5, r1
 8001ed4:	b083      	sub	sp, #12
 8001ed6:	4604      	mov	r4, r0
  switch (mode) {
 8001ed8:	2923      	cmp	r1, #35	; 0x23
 8001eda:	d813      	bhi.n	8001f04 <MotorController_setMode+0x34>
 8001edc:	e8df f001 	tbb	[pc, r1]
 8001ee0:	126f1284 	.word	0x126f1284
 8001ee4:	12125312 	.word	0x12125312
 8001ee8:	12121212 	.word	0x12121212
 8001eec:	12121212 	.word	0x12121212
 8001ef0:	21212121 	.word	0x21212121
 8001ef4:	12121212 	.word	0x12121212
 8001ef8:	12121212 	.word	0x12121212
 8001efc:	12121212 	.word	0x12121212
 8001f00:	21212121 	.word	0x21212121
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);  // blue
      }
      break;

    default:
      PowerStage_disablePWM(&controller->powerstage);
 8001f04:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001f08:	f001 f8a2 	bl	8003050 <PowerStage_disablePWM>
      controller->mode = MODE_IDLE;
      SET_BITS(controller->error, ERROR_INVALID_MODE);
 8001f0c:	f8b4 310e 	ldrh.w	r3, [r4, #270]	; 0x10e
      controller->mode = MODE_IDLE;
 8001f10:	2202      	movs	r2, #2
      SET_BITS(controller->error, ERROR_INVALID_MODE);
 8001f12:	f043 0320 	orr.w	r3, r3, #32
      controller->mode = MODE_IDLE;
 8001f16:	f884 210c 	strb.w	r2, [r4, #268]	; 0x10c
      SET_BITS(controller->error, ERROR_INVALID_MODE);
 8001f1a:	f8a4 310e 	strh.w	r3, [r4, #270]	; 0x10e
      return;  // return directly, do not update mode
  }

  controller->mode = mode;
}
 8001f1e:	b003      	add	sp, #12
 8001f20:	bd30      	pop	{r4, r5, pc}
      if (mode != controller->mode) {
 8001f22:	f890 310c 	ldrb.w	r3, [r0, #268]	; 0x10c
 8001f26:	428b      	cmp	r3, r1
 8001f28:	f000 808c 	beq.w	8002044 <MotorController_setMode+0x174>
        if (controller->mode != MODE_IDLE) {
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d1e9      	bne.n	8001f04 <MotorController_setMode+0x34>
        controller->position_controller.position_setpoint = controller->position_controller.position_measured;
 8001f30:	f8d0 10fc 	ldr.w	r1, [r0, #252]	; 0xfc
        controller->position_controller.velocity_setpoint = controller->position_controller.velocity_measured;
 8001f34:	f8d0 20f0 	ldr.w	r2, [r0, #240]	; 0xf0
        controller->position_controller.position_setpoint = controller->position_controller.position_measured;
 8001f38:	f8c0 1100 	str.w	r1, [r0, #256]	; 0x100
        controller->position_controller.position_integrator = 0.f;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
        controller->position_controller.velocity_setpoint = controller->position_controller.velocity_measured;
 8001f42:	f8c0 20f4 	str.w	r2, [r0, #244]	; 0xf4
        PowerStage_reset(&controller->powerstage);
 8001f46:	3024      	adds	r0, #36	; 0x24
        controller->position_controller.velocity_integrator = 0.f;
 8001f48:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
        controller->current_controller.i_q_integrator = 0.f;
 8001f4c:	f8c4 30b8 	str.w	r3, [r4, #184]	; 0xb8
        controller->current_controller.i_d_integrator = 0.f;
 8001f50:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
        controller->current_controller.v_q_setpoint = 0.f;
 8001f54:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
        controller->current_controller.v_d_setpoint = 0.f;
 8001f58:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
        controller->current_controller.v_alpha_setpoint = 0.f;
 8001f5c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
        controller->current_controller.v_beta_setpoint = 0.f;
 8001f60:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        controller->current_controller.v_a_setpoint = 0.f;
 8001f64:	6763      	str	r3, [r4, #116]	; 0x74
        controller->current_controller.v_b_setpoint = 0.f;
 8001f66:	67a3      	str	r3, [r4, #120]	; 0x78
        controller->current_controller.v_c_setpoint = 0.f;
 8001f68:	67e3      	str	r3, [r4, #124]	; 0x7c
        PowerStage_reset(&controller->powerstage);
 8001f6a:	9001      	str	r0, [sp, #4]
 8001f6c:	f001 f834 	bl	8002fd8 <PowerStage_reset>
 8001f70:	9801      	ldr	r0, [sp, #4]
      PowerStage_enableGateDriver(&controller->powerstage);
 8001f72:	9001      	str	r0, [sp, #4]
 8001f74:	f001 f864 	bl	8003040 <PowerStage_enableGateDriver>
      PowerStage_enablePWM(&controller->powerstage);
 8001f78:	9801      	ldr	r0, [sp, #4]
 8001f7a:	f001 f871 	bl	8003060 <PowerStage_enablePWM>
      __HAL_TIM_SET_AUTORELOAD(&htim3, 999);
 8001f7e:	4932      	ldr	r1, [pc, #200]	; (8002048 <MotorController_setMode+0x178>)
 8001f80:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f84:	e025      	b.n	8001fd2 <MotorController_setMode+0x102>
      if (mode != controller->mode) {
 8001f86:	f890 310c 	ldrb.w	r3, [r0, #268]	; 0x10c
 8001f8a:	2b05      	cmp	r3, #5
        PowerStage_reset(&controller->powerstage);
 8001f8c:	f100 0024 	add.w	r0, r0, #36	; 0x24
      if (mode != controller->mode) {
 8001f90:	d143      	bne.n	800201a <MotorController_setMode+0x14a>
      PowerStage_enableGateDriver(&controller->powerstage);
 8001f92:	9001      	str	r0, [sp, #4]
 8001f94:	f001 f854 	bl	8003040 <PowerStage_enableGateDriver>
      PowerStage_enablePWM(&controller->powerstage);
 8001f98:	9801      	ldr	r0, [sp, #4]
 8001f9a:	f001 f861 	bl	8003060 <PowerStage_enablePWM>
      __HAL_TIM_SET_AUTORELOAD(&htim3, 999);
 8001f9e:	492a      	ldr	r1, [pc, #168]	; (8002048 <MotorController_setMode+0x178>)
 8001fa0:	680b      	ldr	r3, [r1, #0]
 8001fa2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001fa6:	62da      	str	r2, [r3, #44]	; 0x2c
 8001fa8:	60ca      	str	r2, [r1, #12]
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, __HAL_TIM_GET_AUTORELOAD(&htim3) / 4);  // red
 8001faa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fac:	0892      	lsrs	r2, r2, #2
 8001fae:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, __HAL_TIM_GET_AUTORELOAD(&htim3) / 4);  // blue
 8001fb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fb2:	0892      	lsrs	r2, r2, #2
 8001fb4:	639a      	str	r2, [r3, #56]	; 0x38
  controller->mode = mode;
 8001fb6:	f884 510c 	strb.w	r5, [r4, #268]	; 0x10c
}
 8001fba:	b003      	add	sp, #12
 8001fbc:	bd30      	pop	{r4, r5, pc}
      PowerStage_disablePWM(&controller->powerstage);
 8001fbe:	3024      	adds	r0, #36	; 0x24
 8001fc0:	9001      	str	r0, [sp, #4]
 8001fc2:	f001 f845 	bl	8003050 <PowerStage_disablePWM>
      PowerStage_enableGateDriver(&controller->powerstage);
 8001fc6:	9801      	ldr	r0, [sp, #4]
 8001fc8:	f001 f83a 	bl	8003040 <PowerStage_enableGateDriver>
      __HAL_TIM_SET_AUTORELOAD(&htim3, 9999);
 8001fcc:	491e      	ldr	r1, [pc, #120]	; (8002048 <MotorController_setMode+0x178>)
 8001fce:	f242 720f 	movw	r2, #9999	; 0x270f
      __HAL_TIM_SET_AUTORELOAD(&htim3, 999);
 8001fd2:	680b      	ldr	r3, [r1, #0]
 8001fd4:	60ca      	str	r2, [r1, #12]
      if (controller->error == ERROR_NO_ERROR) {
 8001fd6:	f8b4 110e 	ldrh.w	r1, [r4, #270]	; 0x10e
      __HAL_TIM_SET_AUTORELOAD(&htim3, 999);
 8001fda:	62da      	str	r2, [r3, #44]	; 0x2c
      if (controller->error == ERROR_NO_ERROR) {
 8001fdc:	b9b9      	cbnz	r1, 800200e <MotorController_setMode+0x13e>
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);  // red
 8001fde:	6359      	str	r1, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, __HAL_TIM_GET_AUTORELOAD(&htim3) / 2);  // blue
 8001fe0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fe2:	0852      	lsrs	r2, r2, #1
 8001fe4:	639a      	str	r2, [r3, #56]	; 0x38
 8001fe6:	e7e6      	b.n	8001fb6 <MotorController_setMode+0xe6>
      PowerStage_disablePWM(&controller->powerstage);
 8001fe8:	3024      	adds	r0, #36	; 0x24
 8001fea:	9001      	str	r0, [sp, #4]
 8001fec:	f001 f830 	bl	8003050 <PowerStage_disablePWM>
      PowerStage_disableGateDriver(&controller->powerstage);
 8001ff0:	9801      	ldr	r0, [sp, #4]
 8001ff2:	f001 f81d 	bl	8003030 <PowerStage_disableGateDriver>
      __HAL_TIM_SET_AUTORELOAD(&htim3, 19999);
 8001ff6:	4914      	ldr	r1, [pc, #80]	; (8002048 <MotorController_setMode+0x178>)
 8001ff8:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001ffc:	680b      	ldr	r3, [r1, #0]
 8001ffe:	60ca      	str	r2, [r1, #12]
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);  // red
 8002000:	2100      	movs	r1, #0
      __HAL_TIM_SET_AUTORELOAD(&htim3, 19999);
 8002002:	62da      	str	r2, [r3, #44]	; 0x2c
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);  // red
 8002004:	6359      	str	r1, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, __HAL_TIM_GET_AUTORELOAD(&htim3) / 32);  // blue
 8002006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002008:	0952      	lsrs	r2, r2, #5
 800200a:	639a      	str	r2, [r3, #56]	; 0x38
      break;
 800200c:	e7d3      	b.n	8001fb6 <MotorController_setMode+0xe6>
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, __HAL_TIM_GET_AUTORELOAD(&htim3) / 2);  // red
 800200e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);  // blue
 8002010:	2100      	movs	r1, #0
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, __HAL_TIM_GET_AUTORELOAD(&htim3) / 2);  // red
 8002012:	0852      	lsrs	r2, r2, #1
 8002014:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);  // blue
 8002016:	6399      	str	r1, [r3, #56]	; 0x38
 8002018:	e7cd      	b.n	8001fb6 <MotorController_setMode+0xe6>
        PowerStage_reset(&controller->powerstage);
 800201a:	9001      	str	r0, [sp, #4]
 800201c:	f000 ffdc 	bl	8002fd8 <PowerStage_reset>
        controller->current_controller.i_q_integrator = 0;
 8002020:	2300      	movs	r3, #0
        controller->current_controller.v_c_setpoint = 0.f;
 8002022:	9801      	ldr	r0, [sp, #4]
        controller->current_controller.i_q_integrator = 0;
 8002024:	f8c4 30b8 	str.w	r3, [r4, #184]	; 0xb8
        controller->current_controller.i_d_integrator = 0;
 8002028:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
        controller->current_controller.v_q_setpoint = 0.f;
 800202c:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
        controller->current_controller.v_d_setpoint = 0.f;
 8002030:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
        controller->current_controller.v_alpha_setpoint = 0.f;
 8002034:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
        controller->current_controller.v_beta_setpoint = 0.f;
 8002038:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        controller->current_controller.v_a_setpoint = 0.f;
 800203c:	6763      	str	r3, [r4, #116]	; 0x74
        controller->current_controller.v_b_setpoint = 0.f;
 800203e:	67a3      	str	r3, [r4, #120]	; 0x78
        controller->current_controller.v_c_setpoint = 0.f;
 8002040:	67e3      	str	r3, [r4, #124]	; 0x7c
 8002042:	e7a6      	b.n	8001f92 <MotorController_setMode+0xc2>
      PowerStage_disablePWM(&controller->powerstage);
 8002044:	3024      	adds	r0, #36	; 0x24
 8002046:	e794      	b.n	8001f72 <MotorController_setMode+0xa2>
 8002048:	20000648 	.word	0x20000648

0800204c <MotorController_init>:
void MotorController_init(MotorController *controller) {
 800204c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  controller->firmware_version = FIRMWARE_VERSION;
 8002050:	4b62      	ldr	r3, [pc, #392]	; (80021dc <MotorController_init+0x190>)
  Encoder_init(&controller->encoder, &hspi1);
 8002052:	4c63      	ldr	r4, [pc, #396]	; (80021e0 <MotorController_init+0x194>)
  controller->firmware_version = FIRMWARE_VERSION;
 8002054:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
  controller->mode = MODE_DISABLED;
 8002058:	2600      	movs	r6, #0
  controller->device_id = DEVICE_CAN_ID;
 800205a:	220a      	movs	r2, #10
  controller->error = ERROR_INITIALIZATION_ERROR;
 800205c:	f04f 0904 	mov.w	r9, #4
void MotorController_init(MotorController *controller) {
 8002060:	b091      	sub	sp, #68	; 0x44
 8002062:	4605      	mov	r5, r0
  controller->device_id = DEVICE_CAN_ID;
 8002064:	f880 2114 	strb.w	r2, [r0, #276]	; 0x114
  controller->mode = MODE_DISABLED;
 8002068:	f880 610c 	strb.w	r6, [r0, #268]	; 0x10c
  controller->error = ERROR_INITIALIZATION_ERROR;
 800206c:	f8a0 910e 	strh.w	r9, [r0, #270]	; 0x10e
  Motor_init(&controller->motor);
 8002070:	304c      	adds	r0, #76	; 0x4c
 8002072:	f7ff fe89 	bl	8001d88 <Motor_init>
  PowerStage_init(&controller->powerstage, &htim1, &hadc1, &hadc2, &hspi1);
 8002076:	f105 0824 	add.w	r8, r5, #36	; 0x24
  Encoder_init(&controller->encoder, &hspi1);
 800207a:	4621      	mov	r1, r4
 800207c:	4628      	mov	r0, r5
 800207e:	f7ff f9f7 	bl	8001470 <Encoder_init>
  PowerStage_init(&controller->powerstage, &htim1, &hadc1, &hadc2, &hspi1);
 8002082:	4b58      	ldr	r3, [pc, #352]	; (80021e4 <MotorController_init+0x198>)
 8002084:	4a58      	ldr	r2, [pc, #352]	; (80021e8 <MotorController_init+0x19c>)
 8002086:	4959      	ldr	r1, [pc, #356]	; (80021ec <MotorController_init+0x1a0>)
 8002088:	9400      	str	r4, [sp, #0]
 800208a:	4640      	mov	r0, r8
 800208c:	f000 ff8c 	bl	8002fa8 <PowerStage_init>
  CurrentController_init(&controller->current_controller);
 8002090:	f105 0058 	add.w	r0, r5, #88	; 0x58
 8002094:	f7ff f8aa 	bl	80011ec <CurrentController_init>
  PositionController_init(&controller->position_controller);
 8002098:	f105 00c0 	add.w	r0, r5, #192	; 0xc0
 800209c:	f000 fef8 	bl	8002e90 <PositionController_init>
  MotorController_storeConfig(controller);
 80020a0:	4628      	mov	r0, r5
 80020a2:	f7ff feb1 	bl	8001e08 <MotorController_storeConfig>
  filter_config.FilterID1 = controller->device_id;    // filter
 80020a6:	f895 3114 	ldrb.w	r3, [r5, #276]	; 0x114
 80020aa:	9307      	str	r3, [sp, #28]
  cordic_config.Precision = CORDIC_PRECISION_5CYCLES; // better than 10-3
 80020ac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80020b0:	2350      	movs	r3, #80	; 0x50
  filter_config.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80020b2:	f04f 0b01 	mov.w	fp, #1
  HAL_CORDIC_Configure(&hcordic, &cordic_config);
 80020b6:	a909      	add	r1, sp, #36	; 0x24
 80020b8:	484d      	ldr	r0, [pc, #308]	; (80021f0 <MotorController_init+0x1a4>)
  filter_config.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80020ba:	f8cd b018 	str.w	fp, [sp, #24]
  filter_config.FilterType = FDCAN_FILTER_MASK;
 80020be:	f04f 0a02 	mov.w	sl, #2
  cordic_config.Precision = CORDIC_PRECISION_5CYCLES; // better than 10-3
 80020c2:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  filter_config.FilterIndex = 0;
 80020c6:	e9cd 6603 	strd	r6, r6, [sp, #12]
  cordic_config.Function = CORDIC_FUNCTION_COSINE; // ouput : cosine, then sine
 80020ca:	e9cd 6608 	strd	r6, r6, [sp, #32]
  cordic_config.InSize = CORDIC_INSIZE_32BITS; // q31
 80020ce:	e9cd 660a 	strd	r6, r6, [sp, #40]	; 0x28
  cordic_config.NbWrite = CORDIC_NBWRITE_1; // ARG2 is 1 default
 80020d2:	e9cd 660c 	strd	r6, r6, [sp, #48]	; 0x30
  filter_config.FilterType = FDCAN_FILTER_MASK;
 80020d6:	f8cd a014 	str.w	sl, [sp, #20]
  HAL_CORDIC_Configure(&hcordic, &cordic_config);
 80020da:	f002 fa2b 	bl	8004534 <HAL_CORDIC_Configure>
  status |= HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
 80020de:	a903      	add	r1, sp, #12
 80020e0:	4844      	ldr	r0, [pc, #272]	; (80021f4 <MotorController_init+0x1a8>)
  status |= HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);       // LED PWM timer, RED
 80020e2:	4f45      	ldr	r7, [pc, #276]	; (80021f8 <MotorController_init+0x1ac>)
  status |= HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
 80020e4:	f002 fbb2 	bl	800484c <HAL_FDCAN_ConfigFilter>
 80020e8:	4604      	mov	r4, r0
  status |= HAL_FDCAN_Start(&hfdcan1);
 80020ea:	4842      	ldr	r0, [pc, #264]	; (80021f4 <MotorController_init+0x1a8>)
 80020ec:	f002 fbe0 	bl	80048b0 <HAL_FDCAN_Start>
 80020f0:	4320      	orrs	r0, r4
  status |= HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80020f2:	4632      	mov	r2, r6
 80020f4:	4659      	mov	r1, fp
  status |= HAL_FDCAN_Start(&hfdcan1);
 80020f6:	b2c4      	uxtb	r4, r0
  status |= HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80020f8:	483e      	ldr	r0, [pc, #248]	; (80021f4 <MotorController_init+0x1a8>)
 80020fa:	f002 fcdb 	bl	8004ab4 <HAL_FDCAN_ActivateNotification>
 80020fe:	4304      	orrs	r4, r0
  status |= HAL_OPAMP_Start(&hopamp1);
 8002100:	483e      	ldr	r0, [pc, #248]	; (80021fc <MotorController_init+0x1b0>)
 8002102:	f003 f90d 	bl	8005320 <HAL_OPAMP_Start>
  status |= HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8002106:	b2e4      	uxtb	r4, r4
  status |= HAL_OPAMP_Start(&hopamp1);
 8002108:	4304      	orrs	r4, r0
  status |= HAL_OPAMP_Start(&hopamp2);
 800210a:	483d      	ldr	r0, [pc, #244]	; (8002200 <MotorController_init+0x1b4>)
 800210c:	f003 f908 	bl	8005320 <HAL_OPAMP_Start>
  status |= HAL_OPAMP_Start(&hopamp1);
 8002110:	b2e4      	uxtb	r4, r4
  status |= HAL_OPAMP_Start(&hopamp2);
 8002112:	4304      	orrs	r4, r0
  status |= HAL_OPAMP_Start(&hopamp3);
 8002114:	483b      	ldr	r0, [pc, #236]	; (8002204 <MotorController_init+0x1b8>)
 8002116:	f003 f903 	bl	8005320 <HAL_OPAMP_Start>
  status |= HAL_OPAMP_Start(&hopamp2);
 800211a:	b2e4      	uxtb	r4, r4
  status |= HAL_OPAMP_Start(&hopamp3);
 800211c:	4304      	orrs	r4, r0
  status |= HAL_ADCEx_InjectedStart(&hadc1);
 800211e:	4832      	ldr	r0, [pc, #200]	; (80021e8 <MotorController_init+0x19c>)
 8002120:	f001 fe04 	bl	8003d2c <HAL_ADCEx_InjectedStart>
  status |= HAL_OPAMP_Start(&hopamp3);
 8002124:	b2e4      	uxtb	r4, r4
  status |= HAL_ADCEx_InjectedStart(&hadc1);
 8002126:	4304      	orrs	r4, r0
  status |= HAL_ADCEx_InjectedStart(&hadc2);
 8002128:	482e      	ldr	r0, [pc, #184]	; (80021e4 <MotorController_init+0x198>)
 800212a:	f001 fdff 	bl	8003d2c <HAL_ADCEx_InjectedStart>
  status |= HAL_ADCEx_InjectedStart(&hadc1);
 800212e:	b2e4      	uxtb	r4, r4
  status |= HAL_ADCEx_InjectedStart(&hadc2);
 8002130:	4304      	orrs	r4, r0
  status |= HAL_TIM_Base_Start_IT(&htim2);                  // safety watchdog timer
 8002132:	4835      	ldr	r0, [pc, #212]	; (8002208 <MotorController_init+0x1bc>)
 8002134:	f004 faa4 	bl	8006680 <HAL_TIM_Base_Start_IT>
  status |= HAL_ADCEx_InjectedStart(&hadc2);
 8002138:	b2e4      	uxtb	r4, r4
  status |= HAL_TIM_Base_Start_IT(&htim2);                  // safety watchdog timer
 800213a:	4304      	orrs	r4, r0
  status |= HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);       // LED PWM timer, RED
 800213c:	4631      	mov	r1, r6
 800213e:	4638      	mov	r0, r7
 8002140:	f004 fb6a 	bl	8006818 <HAL_TIM_PWM_Start>
  status |= HAL_TIM_Base_Start_IT(&htim2);                  // safety watchdog timer
 8002144:	b2e4      	uxtb	r4, r4
  status |= HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);       // LED PWM timer, BLUE
 8002146:	4649      	mov	r1, r9
  status |= HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);       // LED PWM timer, RED
 8002148:	4304      	orrs	r4, r0
  status |= HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);       // LED PWM timer, BLUE
 800214a:	4638      	mov	r0, r7
 800214c:	f004 fb64 	bl	8006818 <HAL_TIM_PWM_Start>
  status |= HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);       // LED PWM timer, RED
 8002150:	b2e4      	uxtb	r4, r4
  status |= HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);       // LED PWM timer, BLUE
 8002152:	4304      	orrs	r4, r0
  status |= HAL_TIM_Base_Start(&htim6);                     // time keeper timer
 8002154:	482d      	ldr	r0, [pc, #180]	; (800220c <MotorController_init+0x1c0>)
 8002156:	f004 fa5f 	bl	8006618 <HAL_TIM_Base_Start>
  status |= HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);       // LED PWM timer, BLUE
 800215a:	b2e4      	uxtb	r4, r4
  __HAL_TIM_SET_AUTORELOAD(&htim3, 9999);
 800215c:	683b      	ldr	r3, [r7, #0]
  status |= HAL_TIM_Base_Start(&htim6);                     // time keeper timer
 800215e:	4304      	orrs	r4, r0
  __HAL_TIM_SET_AUTORELOAD(&htim3, 9999);
 8002160:	f242 700f 	movw	r0, #9999	; 0x270f
 8002164:	62d8      	str	r0, [r3, #44]	; 0x2c
 8002166:	60f8      	str	r0, [r7, #12]
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, __HAL_TIM_GET_AUTORELOAD(&htim3));   // red
 8002168:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800216a:	6358      	str	r0, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, __HAL_TIM_GET_AUTORELOAD(&htim3));   // blue
 800216c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800216e:	6398      	str	r0, [r3, #56]	; 0x38
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8002170:	465a      	mov	r2, fp
 8002172:	4649      	mov	r1, r9
 8002174:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002178:	f003 f844 	bl	8005204 <HAL_GPIO_WritePin>
  PowerStage_start(&controller->powerstage);
 800217c:	4640      	mov	r0, r8
 800217e:	f000 ff33 	bl	8002fe8 <PowerStage_start>
  HAL_Delay(100);
 8002182:	2064      	movs	r0, #100	; 0x64
 8002184:	f001 fc80 	bl	8003a88 <HAL_Delay>
  status |= HAL_TIM_Base_Start(&htim6);                     // time keeper timer
 8002188:	b2e4      	uxtb	r4, r4
  PowerStage_calibratePhaseCurrentOffset(&controller->powerstage);
 800218a:	4640      	mov	r0, r8
 800218c:	f001 f824 	bl	80031d8 <PowerStage_calibratePhaseCurrentOffset>
  if (status != HAL_OK) {
 8002190:	b1cc      	cbz	r4, 80021c6 <MotorController_init+0x17a>
    SET_BITS(controller->error, ERROR_INITIALIZATION_ERROR);
 8002192:	f8b5 310e 	ldrh.w	r3, [r5, #270]	; 0x10e
    controller->mode = MODE_DISABLED;
 8002196:	f885 610c 	strb.w	r6, [r5, #268]	; 0x10c
    SET_BITS(controller->error, ERROR_INITIALIZATION_ERROR);
 800219a:	ea43 0309 	orr.w	r3, r3, r9
 800219e:	f8a5 310e 	strh.w	r3, [r5, #270]	; 0x10e
      PowerStage_disablePWM(&controller->powerstage);
 80021a2:	4640      	mov	r0, r8
 80021a4:	f000 ff54 	bl	8003050 <PowerStage_disablePWM>
      PowerStage_disableGateDriver(&controller->powerstage);
 80021a8:	4640      	mov	r0, r8
 80021aa:	f000 ff41 	bl	8003030 <PowerStage_disableGateDriver>
      __HAL_TIM_SET_AUTORELOAD(&htim3, 19999);
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80021b4:	62da      	str	r2, [r3, #44]	; 0x2c
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);  // red
 80021b6:	635e      	str	r6, [r3, #52]	; 0x34
      __HAL_TIM_SET_AUTORELOAD(&htim3, 19999);
 80021b8:	60fa      	str	r2, [r7, #12]
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, __HAL_TIM_GET_AUTORELOAD(&htim3) / 32);  // blue
 80021ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021bc:	0952      	lsrs	r2, r2, #5
 80021be:	639a      	str	r2, [r3, #56]	; 0x38
  controller->mode = mode;
 80021c0:	f885 610c 	strb.w	r6, [r5, #268]	; 0x10c
    while (1) {
 80021c4:	e7fe      	b.n	80021c4 <MotorController_init+0x178>
  controller->error = ERROR_NO_ERROR;
 80021c6:	f8a5 410e 	strh.w	r4, [r5, #270]	; 0x10e
  controller->mode = MODE_IDLE;
 80021ca:	f885 a10c 	strb.w	sl, [r5, #268]	; 0x10c
  MotorController_setMode(controller, MODE_IDLE);
 80021ce:	4651      	mov	r1, sl
 80021d0:	4628      	mov	r0, r5
 80021d2:	f7ff fe7d 	bl	8001ed0 <MotorController_setMode>
}
 80021d6:	b011      	add	sp, #68	; 0x44
 80021d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80021dc:	00200100 	.word	0x00200100
 80021e0:	2000054c 	.word	0x2000054c
 80021e4:	200003a0 	.word	0x200003a0
 80021e8:	20000334 	.word	0x20000334
 80021ec:	200005b0 	.word	0x200005b0
 80021f0:	2000040c 	.word	0x2000040c
 80021f4:	20000434 	.word	0x20000434
 80021f8:	20000648 	.word	0x20000648
 80021fc:	20000498 	.word	0x20000498
 8002200:	200004d4 	.word	0x200004d4
 8002204:	20000510 	.word	0x20000510
 8002208:	200005fc 	.word	0x200005fc
 800220c:	20000694 	.word	0x20000694

08002210 <MotorController_updateCommutation>:

void MotorController_updateCommutation(MotorController *controller) {
 8002210:	b510      	push	{r4, lr}
//  float position_measured = Encoder_getRelativePosition(&controller->encoder);
  float position_measured = Encoder_getPositionMeasured(&controller->encoder);

  float theta = wrapTo2Pi((position_measured * (float)controller->motor.pole_pairs) - controller->motor.flux_angle_offset);
 8002212:	edd0 7a13 	vldr	s15, [r0, #76]	; 0x4c
 8002216:	ed90 7a07 	vldr	s14, [r0, #28]
 800221a:	ed90 0a15 	vldr	s0, [r0, #84]	; 0x54
void MotorController_updateCommutation(MotorController *controller) {
 800221e:	ed2d 8b02 	vpush	{d8}
  float theta = wrapTo2Pi((position_measured * (float)controller->motor.pole_pairs) - controller->motor.flux_angle_offset);
 8002222:	eef8 7a67 	vcvt.f32.u32	s15, s15
  value = fmodf(value, M_2PI_F);
 8002226:	eddf 8a25 	vldr	s17, [pc, #148]	; 80022bc <MotorController_updateCommutation+0xac>
 800222a:	ee97 0a87 	vfnms.f32	s0, s15, s14
void MotorController_updateCommutation(MotorController *controller) {
 800222e:	4604      	mov	r4, r0
 8002230:	eef0 0a68 	vmov.f32	s1, s17
 8002234:	f008 fab2 	bl	800a79c <fmodf>
  return value >= 0.f ? value : (value + M_2PI_F);
 8002238:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800223c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  value = fmodf(value, M_2PI_F);
 8002240:	eeb0 8a40 	vmov.f32	s16, s0
  return value >= 0.f ? value : (value + M_2PI_F);
 8002244:	bfb8      	it	lt
 8002246:	ee30 8a28 	vaddlt.f32	s16, s0, s17

//  controller->debug_buffer = theta;

  float sin_theta = sinf(theta);
 800224a:	eeb0 0a48 	vmov.f32	s0, s16
 800224e:	f008 fa5f 	bl	800a710 <sinf>
 8002252:	eef0 7a40 	vmov.f32	s15, s0
  float cos_theta = cosf(theta);
 8002256:	eeb0 0a48 	vmov.f32	s0, s16
  float sin_theta = sinf(theta);
 800225a:	eeb0 8a67 	vmov.f32	s16, s15
  float cos_theta = cosf(theta);
 800225e:	f008 fa13 	bl	800a688 <cosf>

  CurrentController_update(&controller->current_controller,
 8002262:	ed94 1a12 	vldr	s2, [r4, #72]	; 0x48
 8002266:	f894 110c 	ldrb.w	r1, [r4, #268]	; 0x10c
  float cos_theta = cosf(theta);
 800226a:	eef0 0a40 	vmov.f32	s1, s0
  CurrentController_update(&controller->current_controller,
 800226e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002272:	eeb0 0a48 	vmov.f32	s0, s16
 8002276:	f7fe ffcd 	bl	8001214 <CurrentController_update>
      controller->mode,
      sin_theta,
      cos_theta,
      controller->powerstage.bus_voltage_measured);

  if (controller->mode != MODE_IDLE) {
 800227a:	f894 310c 	ldrb.w	r3, [r4, #268]	; 0x10c
 800227e:	2b02      	cmp	r3, #2
 8002280:	d00d      	beq.n	800229e <MotorController_updateCommutation+0x8e>
    PowerStage_setBridgeOutput(&controller->powerstage,
      0,
      0,
      0);
  }
}
 8002282:	ecbd 8b02 	vpop	{d8}
    PowerStage_setBridgeOutput(&controller->powerstage,
 8002286:	ed94 1a1f 	vldr	s2, [r4, #124]	; 0x7c
 800228a:	edd4 0a1e 	vldr	s1, [r4, #120]	; 0x78
 800228e:	ed94 0a1d 	vldr	s0, [r4, #116]	; 0x74
 8002292:	f104 0024 	add.w	r0, r4, #36	; 0x24
}
 8002296:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    PowerStage_setBridgeOutput(&controller->powerstage,
 800229a:	f000 bf0f 	b.w	80030bc <PowerStage_setBridgeOutput>
}
 800229e:	ecbd 8b02 	vpop	{d8}
    PowerStage_setBridgeOutput(&controller->powerstage,
 80022a2:	ed9f 1a07 	vldr	s2, [pc, #28]	; 80022c0 <MotorController_updateCommutation+0xb0>
 80022a6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80022aa:	eef0 0a41 	vmov.f32	s1, s2
}
 80022ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    PowerStage_setBridgeOutput(&controller->powerstage,
 80022b2:	eeb0 0a41 	vmov.f32	s0, s2
 80022b6:	f000 bf01 	b.w	80030bc <PowerStage_setBridgeOutput>
 80022ba:	bf00      	nop
 80022bc:	40c90fdb 	.word	0x40c90fdb
 80022c0:	00000000 	.word	0x00000000

080022c4 <MotorController_update>:
void MotorController_update(MotorController *controller) {
 80022c4:	b538      	push	{r3, r4, r5, lr}
 80022c6:	4604      	mov	r4, r0
 80022c8:	ed2d 8b02 	vpush	{d8}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, 1);
 80022cc:	4838      	ldr	r0, [pc, #224]	; (80023b0 <MotorController_update+0xec>)
  controller->position_controller.torque_measured = (8.3f * controller->current_controller.i_q_measured) / (float)controller->motor.kv_rating;
 80022ce:	ed9f 8a39 	vldr	s16, [pc, #228]	; 80023b4 <MotorController_update+0xf0>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, 1);
 80022d2:	2201      	movs	r2, #1
 80022d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  PowerStage_updatePhaseCurrent(&controller->powerstage,
 80022d8:	f104 0524 	add.w	r5, r4, #36	; 0x24
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, 1);
 80022dc:	f002 ff92 	bl	8005204 <HAL_GPIO_WritePin>
  PowerStage_updatePhaseCurrent(&controller->powerstage,
 80022e0:	f104 026c 	add.w	r2, r4, #108	; 0x6c
 80022e4:	f104 0168 	add.w	r1, r4, #104	; 0x68
 80022e8:	f104 0370 	add.w	r3, r4, #112	; 0x70
 80022ec:	4628      	mov	r0, r5
 80022ee:	f000 ffad 	bl	800324c <PowerStage_updatePhaseCurrent>
  Encoder_update(&controller->encoder, 1.f / 20000.f);
 80022f2:	ed9f 0a31 	vldr	s0, [pc, #196]	; 80023b8 <MotorController_update+0xf4>
 80022f6:	4620      	mov	r0, r4
 80022f8:	f7ff f8d0 	bl	800149c <Encoder_update>
  controller->position_controller.torque_measured = (8.3f * controller->current_controller.i_q_measured) / (float)controller->motor.kv_rating;
 80022fc:	edd4 7a14 	vldr	s15, [r4, #80]	; 0x50
 8002300:	edd4 6a2a 	vldr	s13, [r4, #168]	; 0xa8
  controller->position_controller.velocity_measured = Encoder_getVelocity(&controller->encoder);
 8002304:	6a23      	ldr	r3, [r4, #32]
 8002306:	f8c4 30f0 	str.w	r3, [r4, #240]	; 0xf0
  controller->position_controller.torque_measured = (8.3f * controller->current_controller.i_q_measured) / (float)controller->motor.kv_rating;
 800230a:	ee66 6a88 	vmul.f32	s13, s13, s16
 800230e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
static inline float Encoder_getPositionMeasured(Encoder *encoder) {
  return encoder->position;
}

static inline float Encoder_getPosition(Encoder *encoder) {
  return encoder->position + encoder->position_offset;
 8002312:	edd4 7a07 	vldr	s15, [r4, #28]
 8002316:	ee86 6a87 	vdiv.f32	s12, s13, s14
  PowerStage_updateBusVoltage(&controller->powerstage);
 800231a:	4628      	mov	r0, r5
 800231c:	ed94 7a03 	vldr	s14, [r4, #12]
  controller->position_controller.torque_measured = (8.3f * controller->current_controller.i_q_measured) / (float)controller->motor.kv_rating;
 8002320:	ed84 6a39 	vstr	s12, [r4, #228]	; 0xe4
 8002324:	ee77 7a87 	vadd.f32	s15, s15, s14
  controller->position_controller.position_measured = Encoder_getPosition(&controller->encoder);
 8002328:	edc4 7a3f 	vstr	s15, [r4, #252]	; 0xfc
  PowerStage_updateBusVoltage(&controller->powerstage);
 800232c:	f000 ffce 	bl	80032cc <PowerStage_updateBusVoltage>
  PositionController_update(&controller->position_controller, controller->mode);
 8002330:	f894 110c 	ldrb.w	r1, [r4, #268]	; 0x10c
 8002334:	f104 00c0 	add.w	r0, r4, #192	; 0xc0
 8002338:	f000 fdce 	bl	8002ed8 <PositionController_update>
      || controller->mode == MODE_TORQUE) {
 800233c:	f894 310c 	ldrb.w	r3, [r4, #268]	; 0x10c
  if (controller->mode == MODE_POSITION
 8002340:	3b11      	subs	r3, #17
 8002342:	2b02      	cmp	r3, #2
 8002344:	d80e      	bhi.n	8002364 <MotorController_update+0xa0>
    controller->current_controller.i_q_target = (controller->position_controller.torque_setpoint * (float)controller->motor.kv_rating) / 8.3f;
 8002346:	edd4 7a14 	vldr	s15, [r4, #80]	; 0x50
 800234a:	ed94 7a3a 	vldr	s14, [r4, #232]	; 0xe8
 800234e:	eef8 7a67 	vcvt.f32.u32	s15, s15
    controller->current_controller.i_d_target = 0.f;
 8002352:	2300      	movs	r3, #0
    controller->current_controller.i_q_target = (controller->position_controller.torque_setpoint * (float)controller->motor.kv_rating) / 8.3f;
 8002354:	ee67 7a87 	vmul.f32	s15, s15, s14
    controller->current_controller.i_d_target = 0.f;
 8002358:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
    controller->current_controller.i_q_target = (controller->position_controller.torque_setpoint * (float)controller->motor.kv_rating) / 8.3f;
 800235c:	ee87 7a88 	vdiv.f32	s14, s15, s16
 8002360:	ed84 7a28 	vstr	s14, [r4, #160]	; 0xa0
  if (PowerStage_updateErrorStatus(&controller->powerstage)) {
 8002364:	4628      	mov	r0, r5
 8002366:	f000 fe83 	bl	8003070 <PowerStage_updateErrorStatus>
    SET_BITS(controller->error, ERROR_POWERSTAGE_ERROR);
 800236a:	f8b4 310e 	ldrh.w	r3, [r4, #270]	; 0x10e
  if (PowerStage_updateErrorStatus(&controller->powerstage)) {
 800236e:	b190      	cbz	r0, 8002396 <MotorController_update+0xd2>
    SET_BITS(controller->error, ERROR_POWERSTAGE_ERROR);
 8002370:	f043 0310 	orr.w	r3, r3, #16
 8002374:	f8a4 310e 	strh.w	r3, [r4, #270]	; 0x10e
  if (READ_BITS(controller->error, ERROR_ESTOP)) {
 8002378:	079b      	lsls	r3, r3, #30
 800237a:	d413      	bmi.n	80023a4 <MotorController_update+0xe0>
  MotorController_updateCommutation(controller);
 800237c:	4620      	mov	r0, r4
 800237e:	f7ff ff47 	bl	8002210 <MotorController_updateCommutation>
}
 8002382:	ecbd 8b02 	vpop	{d8}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, 0);
 8002386:	480a      	ldr	r0, [pc, #40]	; (80023b0 <MotorController_update+0xec>)
}
 8002388:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, 0);
 800238c:	2200      	movs	r2, #0
 800238e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002392:	f002 bf37 	b.w	8005204 <HAL_GPIO_WritePin>
    CLEAR_BITS(controller->error, ERROR_POWERSTAGE_ERROR);
 8002396:	f023 0310 	bic.w	r3, r3, #16
 800239a:	b29b      	uxth	r3, r3
 800239c:	f8a4 310e 	strh.w	r3, [r4, #270]	; 0x10e
  if (READ_BITS(controller->error, ERROR_ESTOP)) {
 80023a0:	079b      	lsls	r3, r3, #30
 80023a2:	d5eb      	bpl.n	800237c <MotorController_update+0xb8>
    MotorController_setMode(controller, MODE_IDLE);
 80023a4:	2102      	movs	r1, #2
 80023a6:	4620      	mov	r0, r4
 80023a8:	f7ff fd92 	bl	8001ed0 <MotorController_setMode>
 80023ac:	e7e6      	b.n	800237c <MotorController_update+0xb8>
 80023ae:	bf00      	nop
 80023b0:	48000800 	.word	0x48000800
 80023b4:	4104cccd 	.word	0x4104cccd
 80023b8:	3851b717 	.word	0x3851b717
 80023bc:	00000000 	.word	0x00000000

080023c0 <MotorController_runCalibrationSequence>:
    MotorController_runCalibrationSequence(controller);
    return;
  }
}

void MotorController_runCalibrationSequence(MotorController *controller) {
 80023c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023c4:	ed2d 8b04 	vpush	{d8-d9}
  MotorController_setMode(controller, MODE_CALIBRATION);
 80023c8:	2105      	movs	r1, #5
void MotorController_runCalibrationSequence(MotorController *controller) {
 80023ca:	b0a5      	sub	sp, #148	; 0x94
 80023cc:	4604      	mov	r4, r0
  MotorController_setMode(controller, MODE_CALIBRATION);
 80023ce:	f7ff fd7f 	bl	8001ed0 <MotorController_setMode>

  HAL_Delay(10);  // wait for state machine to switch
 80023d2:	200a      	movs	r0, #10
 80023d4:	f001 fb58 	bl	8003a88 <HAL_Delay>

  // open loop calibration
  float flux_angle_setpoint = 0;
  float voltage_setpoint = 0.2;

  MotorController_setFluxAngle(controller, flux_angle_setpoint, voltage_setpoint);
 80023d8:	eddf 0ae1 	vldr	s1, [pc, #900]	; 8002760 <MotorController_runCalibrationSequence+0x3a0>
 80023dc:	ed9f 0ae1 	vldr	s0, [pc, #900]	; 8002764 <MotorController_runCalibrationSequence+0x3a4>
  float voltage_setpoint = 0.2;
 80023e0:	ed9f 8adf 	vldr	s16, [pc, #892]	; 8002760 <MotorController_runCalibrationSequence+0x3a0>

  float phase_current = 0;

  while (phase_current < CALIBRATION_CURRENT) {
    HAL_Delay(100);
    MotorController_setFluxAngle(controller, flux_angle_setpoint, voltage_setpoint);
 80023e4:	ed9f 9adf 	vldr	s18, [pc, #892]	; 8002764 <MotorController_runCalibrationSequence+0x3a4>
  MotorController_setFluxAngle(controller, flux_angle_setpoint, voltage_setpoint);
 80023e8:	4620      	mov	r0, r4
 80023ea:	f7ff fcd7 	bl	8001d9c <MotorController_setFluxAngle>
  HAL_Delay(500);
 80023ee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80023f2:	f001 fb49 	bl	8003a88 <HAL_Delay>

    voltage_setpoint += 0.1;
 80023f6:	f20f 3950 	addw	r9, pc, #848	; 0x350
 80023fa:	e9d9 8900 	ldrd	r8, r9, [r9]
    phase_current = 1./3. * (fabs(controller->current_controller.i_a_measured) + fabs(controller->current_controller.i_b_measured) + fabs(controller->current_controller.i_c_measured));
 80023fe:	f20f 3b50 	addw	fp, pc, #848	; 0x350
 8002402:	e9db ab00 	ldrd	sl, fp, [fp]
  HAL_Delay(500);
 8002406:	25ee      	movs	r5, #238	; 0xee
    HAL_Delay(100);
 8002408:	2064      	movs	r0, #100	; 0x64
 800240a:	f001 fb3d 	bl	8003a88 <HAL_Delay>
    MotorController_setFluxAngle(controller, flux_angle_setpoint, voltage_setpoint);
 800240e:	eef0 0a48 	vmov.f32	s1, s16
 8002412:	eeb0 0a49 	vmov.f32	s0, s18
 8002416:	4620      	mov	r0, r4
 8002418:	f7ff fcc0 	bl	8001d9c <MotorController_setFluxAngle>
    voltage_setpoint += 0.1;
 800241c:	ee18 0a10 	vmov	r0, s16
 8002420:	f7fe f8ba 	bl	8000598 <__aeabi_f2d>
 8002424:	4642      	mov	r2, r8
 8002426:	464b      	mov	r3, r9
 8002428:	f7fd ff58 	bl	80002dc <__adddf3>
 800242c:	f7fe fbe4 	bl	8000bf8 <__aeabi_d2f>
    phase_current = 1./3. * (fabs(controller->current_controller.i_a_measured) + fabs(controller->current_controller.i_b_measured) + fabs(controller->current_controller.i_c_measured));
 8002430:	edd4 7a1a 	vldr	s15, [r4, #104]	; 0x68
 8002434:	eef0 7ae7 	vabs.f32	s15, s15
    voltage_setpoint += 0.1;
 8002438:	ee08 0a10 	vmov	s16, r0
    phase_current = 1./3. * (fabs(controller->current_controller.i_a_measured) + fabs(controller->current_controller.i_b_measured) + fabs(controller->current_controller.i_c_measured));
 800243c:	ee17 0a90 	vmov	r0, s15
 8002440:	f7fe f8aa 	bl	8000598 <__aeabi_f2d>
 8002444:	edd4 7a1b 	vldr	s15, [r4, #108]	; 0x6c
 8002448:	eef0 7ae7 	vabs.f32	s15, s15
 800244c:	4606      	mov	r6, r0
 800244e:	ee17 0a90 	vmov	r0, s15
 8002452:	460f      	mov	r7, r1
 8002454:	f7fe f8a0 	bl	8000598 <__aeabi_f2d>
 8002458:	4602      	mov	r2, r0
 800245a:	460b      	mov	r3, r1
 800245c:	4630      	mov	r0, r6
 800245e:	4639      	mov	r1, r7
 8002460:	f7fd ff3c 	bl	80002dc <__adddf3>
 8002464:	edd4 7a1c 	vldr	s15, [r4, #112]	; 0x70
 8002468:	eef0 7ae7 	vabs.f32	s15, s15
 800246c:	4606      	mov	r6, r0
 800246e:	ee17 0a90 	vmov	r0, s15
 8002472:	460f      	mov	r7, r1
 8002474:	f7fe f890 	bl	8000598 <__aeabi_f2d>
 8002478:	4602      	mov	r2, r0
 800247a:	460b      	mov	r3, r1
 800247c:	4630      	mov	r0, r6
 800247e:	4639      	mov	r1, r7
 8002480:	f7fd ff2c 	bl	80002dc <__adddf3>
 8002484:	4652      	mov	r2, sl
 8002486:	465b      	mov	r3, fp
 8002488:	f7fe f8de 	bl	8000648 <__aeabi_dmul>
 800248c:	f7fe fbb4 	bl	8000bf8 <__aeabi_d2f>
 8002490:	4603      	mov	r3, r0
    {
      char str[128];
      sprintf(str, "voltage: %f\tphase current: %f\r\n", voltage_setpoint, phase_current);
 8002492:	ee18 0a10 	vmov	r0, s16
    phase_current = 1./3. * (fabs(controller->current_controller.i_a_measured) + fabs(controller->current_controller.i_b_measured) + fabs(controller->current_controller.i_c_measured));
 8002496:	ee08 3a90 	vmov	s17, r3
      sprintf(str, "voltage: %f\tphase current: %f\r\n", voltage_setpoint, phase_current);
 800249a:	f7fe f87d 	bl	8000598 <__aeabi_f2d>
 800249e:	4602      	mov	r2, r0
 80024a0:	460b      	mov	r3, r1
 80024a2:	ee18 0a90 	vmov	r0, s17
 80024a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80024aa:	f7fe f875 	bl	8000598 <__aeabi_f2d>
 80024ae:	4606      	mov	r6, r0
 80024b0:	460f      	mov	r7, r1
 80024b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80024b6:	49ac      	ldr	r1, [pc, #688]	; (8002768 <MotorController_runCalibrationSequence+0x3a8>)
 80024b8:	e9cd 6700 	strd	r6, r7, [sp]
 80024bc:	a804      	add	r0, sp, #16
 80024be:	f005 fe69 	bl	8008194 <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), 10);
 80024c2:	a804      	add	r0, sp, #16
 80024c4:	f7fd feac 	bl	8000220 <strlen>
 80024c8:	4602      	mov	r2, r0
 80024ca:	230a      	movs	r3, #10
 80024cc:	48a7      	ldr	r0, [pc, #668]	; (800276c <MotorController_runCalibrationSequence+0x3ac>)
 80024ce:	b292      	uxth	r2, r2
 80024d0:	a904      	add	r1, sp, #16
 80024d2:	f005 f855 	bl	8007580 <HAL_UART_Transmit>
    }

    if (voltage_setpoint > 24) {
 80024d6:	3d01      	subs	r5, #1
  while (phase_current < CALIBRATION_CURRENT) {
 80024d8:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
    if (voltage_setpoint > 24) {
 80024dc:	f000 8168 	beq.w	80027b0 <MotorController_runCalibrationSequence+0x3f0>
  while (phase_current < CALIBRATION_CURRENT) {
 80024e0:	eef4 8ae7 	vcmpe.f32	s17, s15
 80024e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024e8:	d48e      	bmi.n	8002408 <MotorController_runCalibrationSequence+0x48>
      MotorController_setMode(controller, MODE_IDLE);
      return;
    }
  }

  HAL_Delay(500);
 80024ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80024ee:	f001 facb 	bl	8003a88 <HAL_Delay>
 80024f2:	edd4 9a03 	vldr	s19, [r4, #12]
 80024f6:	edd4 7a07 	vldr	s15, [r4, #28]

  float start_position = Encoder_getPosition(&controller->encoder);

  // move one electrical revolution forward
  for (int16_t i=0; i<=500; i+=1) {
    flux_angle_setpoint = (i / 500.0f) * (2*M_PI);
 80024fa:	eddf 8a9d 	vldr	s17, [pc, #628]	; 8002770 <MotorController_runCalibrationSequence+0x3b0>
 80024fe:	a796      	add	r7, pc, #600	; (adr r7, 8002758 <MotorController_runCalibrationSequence+0x398>)
 8002500:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002504:	ee79 9aa7 	vadd.f32	s19, s19, s15
 8002508:	2500      	movs	r5, #0
 800250a:	b22b      	sxth	r3, r5
 800250c:	ee07 3a90 	vmov	s15, r3
 8002510:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  for (int16_t i=0; i<=500; i+=1) {
 8002514:	3501      	adds	r5, #1
    flux_angle_setpoint = (i / 500.0f) * (2*M_PI);
 8002516:	eec7 7aa8 	vdiv.f32	s15, s15, s17
 800251a:	ee17 0a90 	vmov	r0, s15
 800251e:	f7fe f83b 	bl	8000598 <__aeabi_f2d>
 8002522:	463b      	mov	r3, r7
 8002524:	4632      	mov	r2, r6
 8002526:	f7fe f88f 	bl	8000648 <__aeabi_dmul>
 800252a:	f7fe fb65 	bl	8000bf8 <__aeabi_d2f>

    MotorController_setFluxAngle(controller, flux_angle_setpoint, voltage_setpoint);
 800252e:	eef0 0a48 	vmov.f32	s1, s16
 8002532:	ee00 0a10 	vmov	s0, r0
 8002536:	4620      	mov	r0, r4
 8002538:	f7ff fc30 	bl	8001d9c <MotorController_setFluxAngle>
    HAL_Delay(2);
 800253c:	2002      	movs	r0, #2
 800253e:	f001 faa3 	bl	8003a88 <HAL_Delay>
  for (int16_t i=0; i<=500; i+=1) {
 8002542:	f240 13f5 	movw	r3, #501	; 0x1f5
 8002546:	429d      	cmp	r5, r3
 8002548:	d1df      	bne.n	800250a <MotorController_runCalibrationSequence+0x14a>
  }
  HAL_Delay(500);
 800254a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800254e:	f001 fa9b 	bl	8003a88 <HAL_Delay>
 8002552:	ed94 9a07 	vldr	s18, [r4, #28]
 8002556:	edd4 7a03 	vldr	s15, [r4, #12]

  float end_position = Encoder_getPosition(&controller->encoder);

  for (int16_t i=500; i>=0; i-=1) {
    flux_angle_setpoint = (i / 500.0f) * (2*M_PI);
 800255a:	eddf 8a85 	vldr	s17, [pc, #532]	; 8002770 <MotorController_runCalibrationSequence+0x3b0>
 800255e:	a77e      	add	r7, pc, #504	; (adr r7, 8002758 <MotorController_runCalibrationSequence+0x398>)
 8002560:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002564:	ee39 9a27 	vadd.f32	s18, s18, s15
  for (int16_t i=500; i>=0; i-=1) {
 8002568:	f44f 75fa 	mov.w	r5, #500	; 0x1f4
    flux_angle_setpoint = (i / 500.0f) * (2*M_PI);
 800256c:	ee07 5a90 	vmov	s15, r5
 8002570:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002574:	3d01      	subs	r5, #1
 8002576:	eec7 7aa8 	vdiv.f32	s15, s15, s17
 800257a:	b22d      	sxth	r5, r5
 800257c:	ee17 0a90 	vmov	r0, s15
 8002580:	f7fe f80a 	bl	8000598 <__aeabi_f2d>
 8002584:	463b      	mov	r3, r7
 8002586:	4632      	mov	r2, r6
 8002588:	f7fe f85e 	bl	8000648 <__aeabi_dmul>
 800258c:	f7fe fb34 	bl	8000bf8 <__aeabi_d2f>
    MotorController_setFluxAngle(controller, flux_angle_setpoint, voltage_setpoint);
 8002590:	eef0 0a48 	vmov.f32	s1, s16
 8002594:	ee00 0a10 	vmov	s0, r0
 8002598:	4620      	mov	r0, r4
 800259a:	f7ff fbff 	bl	8001d9c <MotorController_setFluxAngle>
    HAL_Delay(2);
 800259e:	2002      	movs	r0, #2
 80025a0:	f001 fa72 	bl	8003a88 <HAL_Delay>
  for (int16_t i=500; i>=0; i-=1) {
 80025a4:	1c6b      	adds	r3, r5, #1
 80025a6:	d1e1      	bne.n	800256c <MotorController_runCalibrationSequence+0x1ac>
  }

  flux_angle_setpoint = 0;
  MotorController_setFluxAngle(controller, flux_angle_setpoint, voltage_setpoint);
 80025a8:	eef0 0a48 	vmov.f32	s1, s16
 80025ac:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8002764 <MotorController_runCalibrationSequence+0x3a4>
 80025b0:	4620      	mov	r0, r4
 80025b2:	f7ff fbf3 	bl	8001d9c <MotorController_setFluxAngle>
  HAL_Delay(500);
 80025b6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80025ba:	f001 fa65 	bl	8003a88 <HAL_Delay>
 80025be:	ed94 7a07 	vldr	s14, [r4, #28]
 80025c2:	edd4 7a03 	vldr	s15, [r4, #12]

  start_position = 0.5 * Encoder_getPosition(&controller->encoder) + 0.5 * start_position;
 80025c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025ca:	ee17 0a90 	vmov	r0, s15
 80025ce:	f7fd ffe3 	bl	8000598 <__aeabi_f2d>
 80025d2:	4b68      	ldr	r3, [pc, #416]	; (8002774 <MotorController_runCalibrationSequence+0x3b4>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	f7fe f837 	bl	8000648 <__aeabi_dmul>
 80025da:	4606      	mov	r6, r0
 80025dc:	ee19 0a90 	vmov	r0, s19
 80025e0:	460f      	mov	r7, r1
 80025e2:	f7fd ffd9 	bl	8000598 <__aeabi_f2d>
 80025e6:	4b63      	ldr	r3, [pc, #396]	; (8002774 <MotorController_runCalibrationSequence+0x3b4>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	f7fe f82d 	bl	8000648 <__aeabi_dmul>
 80025ee:	4602      	mov	r2, r0
 80025f0:	460b      	mov	r3, r1
 80025f2:	4630      	mov	r0, r6
 80025f4:	4639      	mov	r1, r7
 80025f6:	f7fd fe71 	bl	80002dc <__adddf3>
 80025fa:	f7fe fafd 	bl	8000bf8 <__aeabi_d2f>
 80025fe:	4603      	mov	r3, r0
 8002600:	ee08 3a10 	vmov	s16, r3
  HAL_Delay(500);
 8002604:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002608:	f001 fa3e 	bl	8003a88 <HAL_Delay>

  // release motor
  PowerStage_disablePWM(&controller->powerstage);
 800260c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002610:	f000 fd1e 	bl	8003050 <PowerStage_disablePWM>

  float delta_position = end_position - start_position;

  {
    char str[128];
    sprintf(str, "initial encoder angle: %f\r\n", start_position);
 8002614:	ee18 0a10 	vmov	r0, s16
 8002618:	f7fd ffbe 	bl	8000598 <__aeabi_f2d>
 800261c:	4602      	mov	r2, r0
 800261e:	460b      	mov	r3, r1
 8002620:	a804      	add	r0, sp, #16
 8002622:	4955      	ldr	r1, [pc, #340]	; (8002778 <MotorController_runCalibrationSequence+0x3b8>)
 8002624:	f005 fdb6 	bl	8008194 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), 10);
 8002628:	a804      	add	r0, sp, #16
 800262a:	f7fd fdf9 	bl	8000220 <strlen>
 800262e:	230a      	movs	r3, #10
 8002630:	b282      	uxth	r2, r0
 8002632:	a904      	add	r1, sp, #16
 8002634:	484d      	ldr	r0, [pc, #308]	; (800276c <MotorController_runCalibrationSequence+0x3ac>)
 8002636:	f004 ffa3 	bl	8007580 <HAL_UART_Transmit>
    sprintf(str, "end encoder angle: %f\r\n", end_position);
 800263a:	ee19 0a10 	vmov	r0, s18
 800263e:	f7fd ffab 	bl	8000598 <__aeabi_f2d>
 8002642:	4602      	mov	r2, r0
 8002644:	460b      	mov	r3, r1
 8002646:	a804      	add	r0, sp, #16
 8002648:	494c      	ldr	r1, [pc, #304]	; (800277c <MotorController_runCalibrationSequence+0x3bc>)
 800264a:	f005 fda3 	bl	8008194 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), 10);
 800264e:	a804      	add	r0, sp, #16
 8002650:	f7fd fde6 	bl	8000220 <strlen>
  float delta_position = end_position - start_position;
 8002654:	ee79 8a48 	vsub.f32	s17, s18, s16
    HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), 10);
 8002658:	b282      	uxth	r2, r0
 800265a:	230a      	movs	r3, #10
 800265c:	a904      	add	r1, sp, #16
 800265e:	4843      	ldr	r0, [pc, #268]	; (800276c <MotorController_runCalibrationSequence+0x3ac>)
 8002660:	f004 ff8e 	bl	8007580 <HAL_UART_Transmit>
    sprintf(str, "delta angle: %f\r\n", delta_position);
 8002664:	ee18 0a90 	vmov	r0, s17
 8002668:	f7fd ff96 	bl	8000598 <__aeabi_f2d>
 800266c:	4602      	mov	r2, r0
 800266e:	460b      	mov	r3, r1
 8002670:	a804      	add	r0, sp, #16
 8002672:	4943      	ldr	r1, [pc, #268]	; (8002780 <MotorController_runCalibrationSequence+0x3c0>)
 8002674:	f005 fd8e 	bl	8008194 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), 10);
 8002678:	a804      	add	r0, sp, #16
 800267a:	f7fd fdd1 	bl	8000220 <strlen>
  }


  if (fabsf(delta_position) < 0.1) {
 800267e:	eef0 9ae8 	vabs.f32	s19, s17
    HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), 10);
 8002682:	b282      	uxth	r2, r0
 8002684:	230a      	movs	r3, #10
 8002686:	a904      	add	r1, sp, #16
 8002688:	4838      	ldr	r0, [pc, #224]	; (800276c <MotorController_runCalibrationSequence+0x3ac>)
 800268a:	f004 ff79 	bl	8007580 <HAL_UART_Transmit>
  if (fabsf(delta_position) < 0.1) {
 800268e:	ee19 0a90 	vmov	r0, s19
 8002692:	f7fd ff81 	bl	8000598 <__aeabi_f2d>
 8002696:	a32c      	add	r3, pc, #176	; (adr r3, 8002748 <MotorController_runCalibrationSequence+0x388>)
 8002698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800269c:	f7fe fa46 	bl	8000b2c <__aeabi_dcmplt>
 80026a0:	2800      	cmp	r0, #0
 80026a2:	d173      	bne.n	800278c <MotorController_runCalibrationSequence+0x3cc>
    // motor did not rotate
    HAL_UART_Transmit(&huart3, (uint8_t *)"ERROR: motor not rotating\r\n", strlen("ERROR: motor not rotating\r\n"), 10);
  }

  if (fabsf(fabsf(delta_position)*controller->motor.pole_pairs-(2*M_PI)) > 0.5f) {
 80026a4:	edd4 7a13 	vldr	s15, [r4, #76]	; 0x4c
 80026a8:	eef8 8a67 	vcvt.f32.u32	s17, s15
 80026ac:	ee69 7aa8 	vmul.f32	s15, s19, s17
 80026b0:	ee17 0a90 	vmov	r0, s15
 80026b4:	f7fd ff70 	bl	8000598 <__aeabi_f2d>
 80026b8:	a327      	add	r3, pc, #156	; (adr r3, 8002758 <MotorController_runCalibrationSequence+0x398>)
 80026ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026be:	f7fd fe0b 	bl	80002d8 <__aeabi_dsub>
 80026c2:	f7fe fa99 	bl	8000bf8 <__aeabi_d2f>
 80026c6:	ee07 0a90 	vmov	s15, r0
 80026ca:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80026ce:	eef0 7ae7 	vabs.f32	s15, s15
 80026d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026da:	dc5e      	bgt.n	800279a <MotorController_runCalibrationSequence+0x3da>
  value = fmodf(value, M_2PI_F);
 80026dc:	ed9f 9a29 	vldr	s18, [pc, #164]	; 8002784 <MotorController_runCalibrationSequence+0x3c4>
 80026e0:	ee28 0a28 	vmul.f32	s0, s16, s17
 80026e4:	eef0 0a49 	vmov.f32	s1, s18
 80026e8:	f008 f858 	bl	800a79c <fmodf>
  return value >= 0.f ? value : (value + M_2PI_F);
 80026ec:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80026f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f4:	bfb8      	it	lt
 80026f6:	ee30 0a09 	vaddlt.f32	s0, s0, s18
  // set electrical angle
  controller->motor.flux_angle_offset = wrapTo2Pi(start_position * controller->motor.pole_pairs);

  {
    char str[128];
    sprintf(str, "offset angle: %f\r\n", controller->motor.flux_angle_offset);
 80026fa:	ee10 0a10 	vmov	r0, s0
  controller->motor.flux_angle_offset = wrapTo2Pi(start_position * controller->motor.pole_pairs);
 80026fe:	ed84 0a15 	vstr	s0, [r4, #84]	; 0x54
    sprintf(str, "offset angle: %f\r\n", controller->motor.flux_angle_offset);
 8002702:	f7fd ff49 	bl	8000598 <__aeabi_f2d>
 8002706:	4602      	mov	r2, r0
 8002708:	460b      	mov	r3, r1
 800270a:	a804      	add	r0, sp, #16
 800270c:	491e      	ldr	r1, [pc, #120]	; (8002788 <MotorController_runCalibrationSequence+0x3c8>)
 800270e:	f005 fd41 	bl	8008194 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), 10);
 8002712:	a804      	add	r0, sp, #16
 8002714:	f7fd fd84 	bl	8000220 <strlen>
 8002718:	a904      	add	r1, sp, #16
 800271a:	b282      	uxth	r2, r0
 800271c:	230a      	movs	r3, #10
 800271e:	4813      	ldr	r0, [pc, #76]	; (800276c <MotorController_runCalibrationSequence+0x3ac>)
 8002720:	f004 ff2e 	bl	8007580 <HAL_UART_Transmit>
  }

  MotorController_storeConfig(controller);
 8002724:	4620      	mov	r0, r4
 8002726:	f7ff fb6f 	bl	8001e08 <MotorController_storeConfig>

  HAL_Delay(1000);
 800272a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800272e:	f001 f9ab 	bl	8003a88 <HAL_Delay>

  MotorController_setMode(controller, MODE_IDLE);
 8002732:	2102      	movs	r1, #2
 8002734:	4620      	mov	r0, r4
}
 8002736:	b025      	add	sp, #148	; 0x94
 8002738:	ecbd 8b04 	vpop	{d8-d9}
 800273c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  MotorController_setMode(controller, MODE_IDLE);
 8002740:	f7ff bbc6 	b.w	8001ed0 <MotorController_setMode>
 8002744:	f3af 8000 	nop.w
 8002748:	9999999a 	.word	0x9999999a
 800274c:	3fb99999 	.word	0x3fb99999
 8002750:	55555555 	.word	0x55555555
 8002754:	3fd55555 	.word	0x3fd55555
 8002758:	54442d18 	.word	0x54442d18
 800275c:	401921fb 	.word	0x401921fb
 8002760:	3e4ccccd 	.word	0x3e4ccccd
 8002764:	00000000 	.word	0x00000000
 8002768:	0800b39c 	.word	0x0800b39c
 800276c:	200006e0 	.word	0x200006e0
 8002770:	43fa0000 	.word	0x43fa0000
 8002774:	3fe00000 	.word	0x3fe00000
 8002778:	0800b3bc 	.word	0x0800b3bc
 800277c:	0800b3d8 	.word	0x0800b3d8
 8002780:	0800b3f0 	.word	0x0800b3f0
 8002784:	40c90fdb 	.word	0x40c90fdb
 8002788:	0800b444 	.word	0x0800b444
    HAL_UART_Transmit(&huart3, (uint8_t *)"ERROR: motor not rotating\r\n", strlen("ERROR: motor not rotating\r\n"), 10);
 800278c:	490c      	ldr	r1, [pc, #48]	; (80027c0 <MotorController_runCalibrationSequence+0x400>)
 800278e:	480d      	ldr	r0, [pc, #52]	; (80027c4 <MotorController_runCalibrationSequence+0x404>)
 8002790:	230a      	movs	r3, #10
 8002792:	221b      	movs	r2, #27
 8002794:	f004 fef4 	bl	8007580 <HAL_UART_Transmit>
 8002798:	e784      	b.n	80026a4 <MotorController_runCalibrationSequence+0x2e4>
    HAL_UART_Transmit(&huart3, (uint8_t *)"ERROR: motor pole pair mismatch\r\n", strlen("ERROR: motor pole pair mismatch\r\n"), 10);
 800279a:	490b      	ldr	r1, [pc, #44]	; (80027c8 <MotorController_runCalibrationSequence+0x408>)
 800279c:	4809      	ldr	r0, [pc, #36]	; (80027c4 <MotorController_runCalibrationSequence+0x404>)
 800279e:	230a      	movs	r3, #10
 80027a0:	2221      	movs	r2, #33	; 0x21
 80027a2:	f004 feed 	bl	8007580 <HAL_UART_Transmit>
  controller->motor.flux_angle_offset = wrapTo2Pi(start_position * controller->motor.pole_pairs);
 80027a6:	edd4 7a13 	vldr	s15, [r4, #76]	; 0x4c
 80027aa:	eef8 8a67 	vcvt.f32.u32	s17, s15
 80027ae:	e795      	b.n	80026dc <MotorController_runCalibrationSequence+0x31c>
      SET_BITS(controller->error, ERROR_CALIBRATION_ERROR);
 80027b0:	f8b4 310e 	ldrh.w	r3, [r4, #270]	; 0x10e
 80027b4:	f043 0308 	orr.w	r3, r3, #8
      MotorController_setMode(controller, MODE_IDLE);
 80027b8:	2102      	movs	r1, #2
      SET_BITS(controller->error, ERROR_CALIBRATION_ERROR);
 80027ba:	f8a4 310e 	strh.w	r3, [r4, #270]	; 0x10e
      MotorController_setMode(controller, MODE_IDLE);
 80027be:	e7b9      	b.n	8002734 <MotorController_runCalibrationSequence+0x374>
 80027c0:	0800b404 	.word	0x0800b404
 80027c4:	200006e0 	.word	0x200006e0
 80027c8:	0800b420 	.word	0x0800b420

080027cc <MotorController_updateService>:
  if (controller->mode == MODE_CALIBRATION) {
 80027cc:	f890 310c 	ldrb.w	r3, [r0, #268]	; 0x10c
 80027d0:	2b05      	cmp	r3, #5
 80027d2:	d000      	beq.n	80027d6 <MotorController_updateService+0xa>
}
 80027d4:	4770      	bx	lr
    MotorController_runCalibrationSequence(controller);
 80027d6:	f7ff bdf3 	b.w	80023c0 <MotorController_runCalibrationSequence>
 80027da:	bf00      	nop

080027dc <MotorController_handleCANMessage>:

void MotorController_handleCANMessage(MotorController *controller, CAN_Frame *rx_frame) {
 80027dc:	b510      	push	{r4, lr}
  uint16_t device_id = (rx_frame->id) & 0b1111;
 80027de:	680b      	ldr	r3, [r1, #0]
  if (device_id && device_id != controller->device_id) {
 80027e0:	f013 020f 	ands.w	r2, r3, #15
void MotorController_handleCANMessage(MotorController *controller, CAN_Frame *rx_frame) {
 80027e4:	b086      	sub	sp, #24
  if (device_id && device_id != controller->device_id) {
 80027e6:	d005      	beq.n	80027f4 <MotorController_handleCANMessage+0x18>
 80027e8:	f890 4114 	ldrb.w	r4, [r0, #276]	; 0x114
 80027ec:	4294      	cmp	r4, r2
 80027ee:	d001      	beq.n	80027f4 <MotorController_handleCANMessage+0x18>
      case CAN_ID_POSITION_CONTROLLER_POSITION_TARGET_MEASURED:
        controller->position_controller.position_target = *((float *)rx_frame->data);
        break;
    }
  }
}
 80027f0:	b006      	add	sp, #24
 80027f2:	bd10      	pop	{r4, pc}
  uint8_t is_get_request = rx_frame->frame_type == CAN_FRAME_REMOTE || rx_frame->size == 0;
 80027f4:	794c      	ldrb	r4, [r1, #5]
  uint16_t func_id = (rx_frame->id) >> 4;
 80027f6:	091a      	lsrs	r2, r3, #4
  uint8_t is_get_request = rx_frame->frame_type == CAN_FRAME_REMOTE || rx_frame->size == 0;
 80027f8:	2c00      	cmp	r4, #0
 80027fa:	f040 808b 	bne.w	8002914 <MotorController_handleCANMessage+0x138>
    tx_frame.id_type = CAN_ID_STANDARD;
 80027fe:	4944      	ldr	r1, [pc, #272]	; (8002910 <MotorController_handleCANMessage+0x134>)
    switch (func_id) {
 8002800:	b292      	uxth	r2, r2
    tx_frame.id_type = CAN_ID_STANDARD;
 8002802:	e9cd 3102 	strd	r3, r1, [sp, #8]
    switch (func_id) {
 8002806:	2a7f      	cmp	r2, #127	; 0x7f
 8002808:	f200 8195 	bhi.w	8002b36 <MotorController_handleCANMessage+0x35a>
 800280c:	e8df f012 	tbh	[pc, r2, lsl #1]
 8002810:	018c02f6 	.word	0x018c02f6
 8002814:	02e302db 	.word	0x02e302db
 8002818:	01930193 	.word	0x01930193
 800281c:	019302bd 	.word	0x019302bd
 8002820:	01930193 	.word	0x01930193
 8002824:	01930193 	.word	0x01930193
 8002828:	01930193 	.word	0x01930193
 800282c:	01930193 	.word	0x01930193
 8002830:	019302c5 	.word	0x019302c5
 8002834:	02d102cb 	.word	0x02d102cb
 8002838:	021b0215 	.word	0x021b0215
 800283c:	01930227 	.word	0x01930227
 8002840:	01930193 	.word	0x01930193
 8002844:	01930193 	.word	0x01930193
 8002848:	01930193 	.word	0x01930193
 800284c:	01930193 	.word	0x01930193
 8002850:	0232022d 	.word	0x0232022d
 8002854:	024c023c 	.word	0x024c023c
 8002858:	01930193 	.word	0x01930193
 800285c:	01930193 	.word	0x01930193
 8002860:	01930193 	.word	0x01930193
 8002864:	01930193 	.word	0x01930193
 8002868:	01930193 	.word	0x01930193
 800286c:	01930193 	.word	0x01930193
 8002870:	02580252 	.word	0x02580252
 8002874:	0193025e 	.word	0x0193025e
 8002878:	01930193 	.word	0x01930193
 800287c:	01930193 	.word	0x01930193
 8002880:	01930193 	.word	0x01930193
 8002884:	01930193 	.word	0x01930193
 8002888:	01930193 	.word	0x01930193
 800288c:	01930193 	.word	0x01930193
 8002890:	026a0264 	.word	0x026a0264
 8002894:	026f0193 	.word	0x026f0193
 8002898:	027a0274 	.word	0x027a0274
 800289c:	0285027f 	.word	0x0285027f
 80028a0:	0193028c 	.word	0x0193028c
 80028a4:	029a0293 	.word	0x029a0293
 80028a8:	02a802a1 	.word	0x02a802a1
 80028ac:	019302af 	.word	0x019302af
 80028b0:	030802b6 	.word	0x030802b6
 80028b4:	0193030f 	.word	0x0193030f
 80028b8:	031d0316 	.word	0x031d0316
 80028bc:	032b0324 	.word	0x032b0324
 80028c0:	03390332 	.word	0x03390332
 80028c4:	019302eb 	.word	0x019302eb
 80028c8:	01930193 	.word	0x01930193
 80028cc:	01930193 	.word	0x01930193
 80028d0:	01930193 	.word	0x01930193
 80028d4:	01930193 	.word	0x01930193
 80028d8:	01930193 	.word	0x01930193
 80028dc:	01930193 	.word	0x01930193
 80028e0:	01930193 	.word	0x01930193
 80028e4:	01930193 	.word	0x01930193
 80028e8:	01930193 	.word	0x01930193
 80028ec:	01930193 	.word	0x01930193
 80028f0:	01930193 	.word	0x01930193
 80028f4:	01930193 	.word	0x01930193
 80028f8:	01930193 	.word	0x01930193
 80028fc:	01930193 	.word	0x01930193
 8002900:	01930193 	.word	0x01930193
 8002904:	01930193 	.word	0x01930193
 8002908:	01930193 	.word	0x01930193
 800290c:	018c0193 	.word	0x018c0193
 8002910:	00080100 	.word	0x00080100
  uint8_t is_get_request = rx_frame->frame_type == CAN_FRAME_REMOTE || rx_frame->size == 0;
 8002914:	88cc      	ldrh	r4, [r1, #6]
 8002916:	2c00      	cmp	r4, #0
 8002918:	f43f af71 	beq.w	80027fe <MotorController_handleCANMessage+0x22>
    switch (func_id) {
 800291c:	b292      	uxth	r2, r2
 800291e:	2a7e      	cmp	r2, #126	; 0x7e
 8002920:	f63f af66 	bhi.w	80027f0 <MotorController_handleCANMessage+0x14>
 8002924:	a301      	add	r3, pc, #4	; (adr r3, 800292c <MotorController_handleCANMessage+0x150>)
 8002926:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800292a:	bf00      	nop
 800292c:	08002b43 	.word	0x08002b43
 8002930:	08002b5b 	.word	0x08002b5b
 8002934:	080027f1 	.word	0x080027f1
 8002938:	080027f1 	.word	0x080027f1
 800293c:	08002b63 	.word	0x08002b63
 8002940:	080027f1 	.word	0x080027f1
 8002944:	08002b75 	.word	0x08002b75
 8002948:	080027f1 	.word	0x080027f1
 800294c:	080027f1 	.word	0x080027f1
 8002950:	080027f1 	.word	0x080027f1
 8002954:	080027f1 	.word	0x080027f1
 8002958:	080027f1 	.word	0x080027f1
 800295c:	080027f1 	.word	0x080027f1
 8002960:	080027f1 	.word	0x080027f1
 8002964:	080027f1 	.word	0x080027f1
 8002968:	080027f1 	.word	0x080027f1
 800296c:	08002b81 	.word	0x08002b81
 8002970:	080027f1 	.word	0x080027f1
 8002974:	08002b87 	.word	0x08002b87
 8002978:	080027f1 	.word	0x080027f1
 800297c:	080027f1 	.word	0x080027f1
 8002980:	080027f1 	.word	0x080027f1
 8002984:	080027f1 	.word	0x080027f1
 8002988:	080027f1 	.word	0x080027f1
 800298c:	080027f1 	.word	0x080027f1
 8002990:	080027f1 	.word	0x080027f1
 8002994:	080027f1 	.word	0x080027f1
 8002998:	080027f1 	.word	0x080027f1
 800299c:	080027f1 	.word	0x080027f1
 80029a0:	080027f1 	.word	0x080027f1
 80029a4:	080027f1 	.word	0x080027f1
 80029a8:	080027f1 	.word	0x080027f1
 80029ac:	08002b8d 	.word	0x08002b8d
 80029b0:	080027f1 	.word	0x080027f1
 80029b4:	080027f1 	.word	0x080027f1
 80029b8:	080027f1 	.word	0x080027f1
 80029bc:	080027f1 	.word	0x080027f1
 80029c0:	080027f1 	.word	0x080027f1
 80029c4:	080027f1 	.word	0x080027f1
 80029c8:	080027f1 	.word	0x080027f1
 80029cc:	080027f1 	.word	0x080027f1
 80029d0:	080027f1 	.word	0x080027f1
 80029d4:	080027f1 	.word	0x080027f1
 80029d8:	080027f1 	.word	0x080027f1
 80029dc:	080027f1 	.word	0x080027f1
 80029e0:	080027f1 	.word	0x080027f1
 80029e4:	080027f1 	.word	0x080027f1
 80029e8:	080027f1 	.word	0x080027f1
 80029ec:	080027f1 	.word	0x080027f1
 80029f0:	080027f1 	.word	0x080027f1
 80029f4:	080027f1 	.word	0x080027f1
 80029f8:	080027f1 	.word	0x080027f1
 80029fc:	080027f1 	.word	0x080027f1
 8002a00:	080027f1 	.word	0x080027f1
 8002a04:	080027f1 	.word	0x080027f1
 8002a08:	080027f1 	.word	0x080027f1
 8002a0c:	080027f1 	.word	0x080027f1
 8002a10:	080027f1 	.word	0x080027f1
 8002a14:	080027f1 	.word	0x080027f1
 8002a18:	080027f1 	.word	0x080027f1
 8002a1c:	080027f1 	.word	0x080027f1
 8002a20:	080027f1 	.word	0x080027f1
 8002a24:	080027f1 	.word	0x080027f1
 8002a28:	080027f1 	.word	0x080027f1
 8002a2c:	08002b97 	.word	0x08002b97
 8002a30:	08002b9d 	.word	0x08002b9d
 8002a34:	080027f1 	.word	0x080027f1
 8002a38:	080027f1 	.word	0x080027f1
 8002a3c:	080027f1 	.word	0x080027f1
 8002a40:	08002ba7 	.word	0x08002ba7
 8002a44:	08002bb1 	.word	0x08002bb1
 8002a48:	080027f1 	.word	0x080027f1
 8002a4c:	08002bb7 	.word	0x08002bb7
 8002a50:	080027f1 	.word	0x080027f1
 8002a54:	08002bc5 	.word	0x08002bc5
 8002a58:	080027f1 	.word	0x080027f1
 8002a5c:	080027f1 	.word	0x080027f1
 8002a60:	08002bd3 	.word	0x08002bd3
 8002a64:	080027f1 	.word	0x080027f1
 8002a68:	080027f1 	.word	0x080027f1
 8002a6c:	08002be1 	.word	0x08002be1
 8002a70:	08002bef 	.word	0x08002bef
 8002a74:	08002bfd 	.word	0x08002bfd
 8002a78:	080027f1 	.word	0x080027f1
 8002a7c:	08002c0b 	.word	0x08002c0b
 8002a80:	08002c19 	.word	0x08002c19
 8002a84:	080027f1 	.word	0x080027f1
 8002a88:	08002c21 	.word	0x08002c21
 8002a8c:	080027f1 	.word	0x080027f1
 8002a90:	08002c29 	.word	0x08002c29
 8002a94:	080027f1 	.word	0x080027f1
 8002a98:	080027f1 	.word	0x080027f1
 8002a9c:	080027f1 	.word	0x080027f1
 8002aa0:	080027f1 	.word	0x080027f1
 8002aa4:	080027f1 	.word	0x080027f1
 8002aa8:	080027f1 	.word	0x080027f1
 8002aac:	080027f1 	.word	0x080027f1
 8002ab0:	080027f1 	.word	0x080027f1
 8002ab4:	080027f1 	.word	0x080027f1
 8002ab8:	080027f1 	.word	0x080027f1
 8002abc:	080027f1 	.word	0x080027f1
 8002ac0:	080027f1 	.word	0x080027f1
 8002ac4:	080027f1 	.word	0x080027f1
 8002ac8:	080027f1 	.word	0x080027f1
 8002acc:	080027f1 	.word	0x080027f1
 8002ad0:	080027f1 	.word	0x080027f1
 8002ad4:	080027f1 	.word	0x080027f1
 8002ad8:	080027f1 	.word	0x080027f1
 8002adc:	080027f1 	.word	0x080027f1
 8002ae0:	080027f1 	.word	0x080027f1
 8002ae4:	080027f1 	.word	0x080027f1
 8002ae8:	080027f1 	.word	0x080027f1
 8002aec:	080027f1 	.word	0x080027f1
 8002af0:	080027f1 	.word	0x080027f1
 8002af4:	080027f1 	.word	0x080027f1
 8002af8:	080027f1 	.word	0x080027f1
 8002afc:	080027f1 	.word	0x080027f1
 8002b00:	080027f1 	.word	0x080027f1
 8002b04:	080027f1 	.word	0x080027f1
 8002b08:	080027f1 	.word	0x080027f1
 8002b0c:	080027f1 	.word	0x080027f1
 8002b10:	080027f1 	.word	0x080027f1
 8002b14:	080027f1 	.word	0x080027f1
 8002b18:	080027f1 	.word	0x080027f1
 8002b1c:	080027f1 	.word	0x080027f1
 8002b20:	080027f1 	.word	0x080027f1
 8002b24:	08002c31 	.word	0x08002c31
        *((uint8_t *)tx_frame.data) = controller->device_id;
 8002b28:	f890 3114 	ldrb.w	r3, [r0, #276]	; 0x114
 8002b2c:	f88d 3010 	strb.w	r3, [sp, #16]
        tx_frame.size = 1;
 8002b30:	2201      	movs	r2, #1
 8002b32:	f8ad 200e 	strh.w	r2, [sp, #14]
    CAN_putTxFrame(&hfdcan1, &tx_frame);
 8002b36:	a902      	add	r1, sp, #8
 8002b38:	48ae      	ldr	r0, [pc, #696]	; (8002df4 <MotorController_handleCANMessage+0x618>)
 8002b3a:	f7fe fb09 	bl	8001150 <CAN_putTxFrame>
}
 8002b3e:	b006      	add	sp, #24
 8002b40:	bd10      	pop	{r4, pc}
        MotorController_setMode(controller, MODE_IDLE);
 8002b42:	2102      	movs	r1, #2
 8002b44:	9001      	str	r0, [sp, #4]
 8002b46:	f7ff f9c3 	bl	8001ed0 <MotorController_setMode>
        SET_BITS(controller->error, ERROR_ESTOP);
 8002b4a:	9801      	ldr	r0, [sp, #4]
 8002b4c:	f8b0 310e 	ldrh.w	r3, [r0, #270]	; 0x10e
 8002b50:	f043 0302 	orr.w	r3, r3, #2
 8002b54:	f8a0 310e 	strh.w	r3, [r0, #270]	; 0x10e
        break;
 8002b58:	e64a      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        controller->device_id = *((uint8_t *)rx_frame->data);
 8002b5a:	7a0b      	ldrb	r3, [r1, #8]
 8002b5c:	f880 3114 	strb.w	r3, [r0, #276]	; 0x114
        break;
 8002b60:	e646      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        if (*((uint8_t *)rx_frame->data)) {
 8002b62:	7a0b      	ldrb	r3, [r1, #8]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	f43f ae43 	beq.w	80027f0 <MotorController_handleCANMessage+0x14>
}
 8002b6a:	b006      	add	sp, #24
 8002b6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
          MotorController_storeConfig(controller);
 8002b70:	f7ff b94a 	b.w	8001e08 <MotorController_storeConfig>
        MotorController_setMode(controller, (Mode)*((uint8_t *)rx_frame->data));
 8002b74:	7a09      	ldrb	r1, [r1, #8]
}
 8002b76:	b006      	add	sp, #24
 8002b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        MotorController_setMode(controller, (Mode)*((uint8_t *)rx_frame->data));
 8002b7c:	f7ff b9a8 	b.w	8001ed0 <MotorController_setMode>
        controller->encoder.cpr = *((int32_t *)rx_frame->data);
 8002b80:	688b      	ldr	r3, [r1, #8]
 8002b82:	6083      	str	r3, [r0, #8]
        break;
 8002b84:	e634      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        controller->encoder.position_offset = *((float *)rx_frame->data);
 8002b86:	688b      	ldr	r3, [r1, #8]
 8002b88:	60c3      	str	r3, [r0, #12]
        break;
 8002b8a:	e631      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        controller->powerstage.undervoltage_threshold = *((float *)rx_frame->data);
 8002b8c:	688b      	ldr	r3, [r1, #8]
 8002b8e:	6343      	str	r3, [r0, #52]	; 0x34
        controller->powerstage.overvoltage_threshold = *((float *)rx_frame->data + 1);
 8002b90:	68cb      	ldr	r3, [r1, #12]
 8002b92:	6383      	str	r3, [r0, #56]	; 0x38
        break;
 8002b94:	e62c      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        controller->current_controller.i_filter_alpha = *((float *)rx_frame->data);
 8002b96:	688b      	ldr	r3, [r1, #8]
 8002b98:	6583      	str	r3, [r0, #88]	; 0x58
        break;
 8002b9a:	e629      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        controller->current_controller.i_kp = *((float *)rx_frame->data);
 8002b9c:	688b      	ldr	r3, [r1, #8]
 8002b9e:	65c3      	str	r3, [r0, #92]	; 0x5c
        controller->current_controller.i_ki = *((float *)rx_frame->data + 1);
 8002ba0:	68cb      	ldr	r3, [r1, #12]
 8002ba2:	6603      	str	r3, [r0, #96]	; 0x60
        break;
 8002ba4:	e624      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        controller->current_controller.v_a_setpoint = *((float *)rx_frame->data);
 8002ba6:	688b      	ldr	r3, [r1, #8]
 8002ba8:	6743      	str	r3, [r0, #116]	; 0x74
        controller->current_controller.v_b_setpoint = *((float *)rx_frame->data + 1);
 8002baa:	68cb      	ldr	r3, [r1, #12]
 8002bac:	6783      	str	r3, [r0, #120]	; 0x78
        break;
 8002bae:	e61f      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        controller->current_controller.v_c_setpoint = *((float *)rx_frame->data);
 8002bb0:	688b      	ldr	r3, [r1, #8]
 8002bb2:	67c3      	str	r3, [r0, #124]	; 0x7c
        break;
 8002bb4:	e61c      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        controller->current_controller.v_alpha_setpoint = *((float *)rx_frame->data);
 8002bb6:	688b      	ldr	r3, [r1, #8]
 8002bb8:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
        controller->current_controller.v_beta_setpoint = *((float *)rx_frame->data + 1);
 8002bbc:	68cb      	ldr	r3, [r1, #12]
 8002bbe:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
        break;
 8002bc2:	e615      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        controller->current_controller.v_q_setpoint = *((float *)rx_frame->data);
 8002bc4:	688b      	ldr	r3, [r1, #8]
 8002bc6:	f8c0 3098 	str.w	r3, [r0, #152]	; 0x98
        controller->current_controller.v_d_setpoint = *((float *)rx_frame->data + 1);
 8002bca:	68cb      	ldr	r3, [r1, #12]
 8002bcc:	f8c0 309c 	str.w	r3, [r0, #156]	; 0x9c
        break;
 8002bd0:	e60e      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        controller->current_controller.i_q_setpoint = *((float *)rx_frame->data);
 8002bd2:	688b      	ldr	r3, [r1, #8]
 8002bd4:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
        controller->current_controller.i_d_setpoint = *((float *)rx_frame->data + 1);
 8002bd8:	68cb      	ldr	r3, [r1, #12]
 8002bda:	f8c0 30b4 	str.w	r3, [r0, #180]	; 0xb4
        break;
 8002bde:	e607      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        controller->position_controller.position_kp = *((float *)rx_frame->data);
 8002be0:	688b      	ldr	r3, [r1, #8]
 8002be2:	f8c0 30c0 	str.w	r3, [r0, #192]	; 0xc0
        controller->position_controller.position_ki = *((float *)rx_frame->data + 1);
 8002be6:	68cb      	ldr	r3, [r1, #12]
 8002be8:	f8c0 30c4 	str.w	r3, [r0, #196]	; 0xc4
        break;
 8002bec:	e600      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        controller->position_controller.velocity_kp = *((float *)rx_frame->data);
 8002bee:	688b      	ldr	r3, [r1, #8]
 8002bf0:	f8c0 30c8 	str.w	r3, [r0, #200]	; 0xc8
        controller->position_controller.velocity_ki = *((float *)rx_frame->data + 1);
 8002bf4:	68cb      	ldr	r3, [r1, #12]
 8002bf6:	f8c0 30cc 	str.w	r3, [r0, #204]	; 0xcc
        break;
 8002bfa:	e5f9      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        controller->position_controller.torque_limit = *((float *)rx_frame->data);
 8002bfc:	688b      	ldr	r3, [r1, #8]
 8002bfe:	f8c0 30d0 	str.w	r3, [r0, #208]	; 0xd0
        controller->position_controller.velocity_limit = *((float *)rx_frame->data + 1);
 8002c02:	68cb      	ldr	r3, [r1, #12]
 8002c04:	f8c0 30d4 	str.w	r3, [r0, #212]	; 0xd4
        break;
 8002c08:	e5f2      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        controller->position_controller.position_limit_lower = *((float *)rx_frame->data);
 8002c0a:	688b      	ldr	r3, [r1, #8]
 8002c0c:	f8c0 30dc 	str.w	r3, [r0, #220]	; 0xdc
        controller->position_controller.position_limit_upper = *((float *)rx_frame->data + 1);
 8002c10:	68cb      	ldr	r3, [r1, #12]
 8002c12:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
        break;
 8002c16:	e5eb      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        controller->position_controller.torque_target = *((float *)rx_frame->data);
 8002c18:	688b      	ldr	r3, [r1, #8]
 8002c1a:	f8c0 30e0 	str.w	r3, [r0, #224]	; 0xe0
        break;
 8002c1e:	e5e7      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        controller->position_controller.velocity_target = *((float *)rx_frame->data);
 8002c20:	688b      	ldr	r3, [r1, #8]
 8002c22:	f8c0 30ec 	str.w	r3, [r0, #236]	; 0xec
        break;
 8002c26:	e5e3      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        controller->position_controller.position_target = *((float *)rx_frame->data);
 8002c28:	688b      	ldr	r3, [r1, #8]
 8002c2a:	f8c0 30f8 	str.w	r3, [r0, #248]	; 0xf8
        break;
 8002c2e:	e5df      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        __HAL_TIM_SET_COUNTER(&htim2, 0);
 8002c30:	4b71      	ldr	r3, [pc, #452]	; (8002df8 <MotorController_handleCANMessage+0x61c>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2200      	movs	r2, #0
 8002c36:	625a      	str	r2, [r3, #36]	; 0x24
        break;
 8002c38:	e5da      	b.n	80027f0 <MotorController_handleCANMessage+0x14>
        *((float *)tx_frame.data) = Encoder_getPositionMeasured(&controller->encoder);
 8002c3a:	69c3      	ldr	r3, [r0, #28]
 8002c3c:	9304      	str	r3, [sp, #16]
        tx_frame.size = 4;
 8002c3e:	2204      	movs	r2, #4
 8002c40:	f8ad 200e 	strh.w	r2, [sp, #14]
        break;
 8002c44:	e777      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
 8002c46:	edd0 7a07 	vldr	s15, [r0, #28]
 8002c4a:	ed90 7a03 	vldr	s14, [r0, #12]
 8002c4e:	ee77 7a87 	vadd.f32	s15, s15, s14
        tx_frame.size = 4;
 8002c52:	2304      	movs	r3, #4
 8002c54:	f8ad 300e 	strh.w	r3, [sp, #14]
        *((float *)tx_frame.data) = Encoder_getPosition(&controller->encoder);
 8002c58:	edcd 7a04 	vstr	s15, [sp, #16]
        break;
 8002c5c:	e76b      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = Encoder_getVelocity(&controller->encoder);
 8002c5e:	6a03      	ldr	r3, [r0, #32]
 8002c60:	9304      	str	r3, [sp, #16]
        tx_frame.size = 4;
 8002c62:	2204      	movs	r2, #4
 8002c64:	f8ad 200e 	strh.w	r2, [sp, #14]
        break;
 8002c68:	e765      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->powerstage.undervoltage_threshold;
 8002c6a:	6b42      	ldr	r2, [r0, #52]	; 0x34
        *((float *)tx_frame.data + 1) = controller->powerstage.overvoltage_threshold;
 8002c6c:	6b83      	ldr	r3, [r0, #56]	; 0x38
        *((float *)tx_frame.data) = controller->powerstage.undervoltage_threshold;
 8002c6e:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->powerstage.overvoltage_threshold;
 8002c70:	9305      	str	r3, [sp, #20]
        break;
 8002c72:	e760      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((uint16_t *)tx_frame.data) = controller->powerstage.adc_reading_raw[0];
 8002c74:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
        *((uint16_t *)tx_frame.data + 2) = controller->powerstage.adc_reading_raw[2];
 8002c76:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
        *((uint16_t *)tx_frame.data) = controller->powerstage.adc_reading_raw[0];
 8002c7a:	9204      	str	r2, [sp, #16]
        tx_frame.size = 6;
 8002c7c:	2106      	movs	r1, #6
 8002c7e:	f8ad 100e 	strh.w	r1, [sp, #14]
        *((uint16_t *)tx_frame.data + 2) = controller->powerstage.adc_reading_raw[2];
 8002c82:	f8ad 3014 	strh.w	r3, [sp, #20]
        break;
 8002c86:	e756      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((int16_t *)tx_frame.data) = controller->powerstage.adc_reading_offset[0];
 8002c88:	f8b0 1042 	ldrh.w	r1, [r0, #66]	; 0x42
        *((int16_t *)tx_frame.data + 1) = controller->powerstage.adc_reading_offset[1];
 8002c8c:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
        *((int16_t *)tx_frame.data + 2) = controller->powerstage.adc_reading_offset[2];
 8002c90:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
        *((int16_t *)tx_frame.data) = controller->powerstage.adc_reading_offset[0];
 8002c94:	f8ad 1010 	strh.w	r1, [sp, #16]
        tx_frame.size = 6;
 8002c98:	2006      	movs	r0, #6
 8002c9a:	f8ad 000e 	strh.w	r0, [sp, #14]
        *((int16_t *)tx_frame.data + 1) = controller->powerstage.adc_reading_offset[1];
 8002c9e:	f8ad 2012 	strh.w	r2, [sp, #18]
        *((int16_t *)tx_frame.data + 2) = controller->powerstage.adc_reading_offset[2];
 8002ca2:	f8ad 3014 	strh.w	r3, [sp, #20]
        break;
 8002ca6:	e746      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->powerstage.bus_voltage_measured;
 8002ca8:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8002caa:	9304      	str	r3, [sp, #16]
        tx_frame.size = 4;
 8002cac:	2204      	movs	r2, #4
 8002cae:	f8ad 200e 	strh.w	r2, [sp, #14]
        break;
 8002cb2:	e740      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((uint32_t *)tx_frame.data) = controller->motor.pole_pairs;
 8002cb4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002cb6:	9304      	str	r3, [sp, #16]
        tx_frame.size = 4;
 8002cb8:	2204      	movs	r2, #4
 8002cba:	f8ad 200e 	strh.w	r2, [sp, #14]
        break;
 8002cbe:	e73a      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((uint32_t *)tx_frame.data) = controller->motor.kv_rating;
 8002cc0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002cc2:	9304      	str	r3, [sp, #16]
        tx_frame.size = 4;
 8002cc4:	2204      	movs	r2, #4
 8002cc6:	f8ad 200e 	strh.w	r2, [sp, #14]
        break;
 8002cca:	e734      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->motor.flux_angle_offset;
 8002ccc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002cce:	9304      	str	r3, [sp, #16]
        tx_frame.size = 4;
 8002cd0:	2204      	movs	r2, #4
 8002cd2:	f8ad 200e 	strh.w	r2, [sp, #14]
        break;
 8002cd6:	e72e      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->current_controller.i_filter_alpha;
 8002cd8:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002cda:	9304      	str	r3, [sp, #16]
        tx_frame.size = 4;
 8002cdc:	2204      	movs	r2, #4
 8002cde:	f8ad 200e 	strh.w	r2, [sp, #14]
        break;
 8002ce2:	e728      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->current_controller.i_kp;
 8002ce4:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
        *((float *)tx_frame.data + 1) = controller->current_controller.i_ki;
 8002ce6:	6e03      	ldr	r3, [r0, #96]	; 0x60
        *((float *)tx_frame.data) = controller->current_controller.i_kp;
 8002ce8:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_ki;
 8002cea:	9305      	str	r3, [sp, #20]
        break;
 8002cec:	e723      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->current_controller.i_a_measured;
 8002cee:	6e82      	ldr	r2, [r0, #104]	; 0x68
        *((float *)tx_frame.data + 1) = controller->current_controller.i_b_measured;
 8002cf0:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
        *((float *)tx_frame.data) = controller->current_controller.i_a_measured;
 8002cf2:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_b_measured;
 8002cf4:	9305      	str	r3, [sp, #20]
        break;
 8002cf6:	e71e      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data + 1) = controller->current_controller.i_c_measured;
 8002cf8:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8002cfa:	9305      	str	r3, [sp, #20]
        tx_frame.size = 4;
 8002cfc:	2204      	movs	r2, #4
 8002cfe:	f8ad 200e 	strh.w	r2, [sp, #14]
        break;
 8002d02:	e718      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->current_controller.v_a_setpoint;
 8002d04:	6f42      	ldr	r2, [r0, #116]	; 0x74
        *((float *)tx_frame.data + 1) = controller->current_controller.v_b_setpoint;
 8002d06:	6f83      	ldr	r3, [r0, #120]	; 0x78
        *((float *)tx_frame.data) = controller->current_controller.v_a_setpoint;
 8002d08:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->current_controller.v_b_setpoint;
 8002d0a:	9305      	str	r3, [sp, #20]
        break;
 8002d0c:	e713      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->current_controller.v_c_setpoint;
 8002d0e:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8002d10:	9304      	str	r3, [sp, #16]
        tx_frame.size = 4;
 8002d12:	2204      	movs	r2, #4
 8002d14:	f8ad 200e 	strh.w	r2, [sp, #14]
        break;
 8002d18:	e70d      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->current_controller.i_alpha_measured;
 8002d1a:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
        *((float *)tx_frame.data + 1) = controller->current_controller.i_beta_measured;
 8002d1e:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
        *((float *)tx_frame.data) = controller->current_controller.i_alpha_measured;
 8002d22:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_beta_measured;
 8002d24:	9305      	str	r3, [sp, #20]
        break;
 8002d26:	e706      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->current_controller.v_alpha_setpoint;
 8002d28:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
        *((float *)tx_frame.data + 1) = controller->current_controller.v_beta_setpoint;
 8002d2c:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
        *((float *)tx_frame.data) = controller->current_controller.v_alpha_setpoint;
 8002d30:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->current_controller.v_beta_setpoint;
 8002d32:	9305      	str	r3, [sp, #20]
        break;
 8002d34:	e6ff      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->current_controller.v_q_setpoint;
 8002d36:	f8d0 2098 	ldr.w	r2, [r0, #152]	; 0x98
        *((float *)tx_frame.data + 1) = controller->current_controller.v_d_setpoint;
 8002d3a:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
        *((float *)tx_frame.data) = controller->current_controller.v_q_setpoint;
 8002d3e:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->current_controller.v_d_setpoint;
 8002d40:	9305      	str	r3, [sp, #20]
        break;
 8002d42:	e6f8      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->current_controller.i_q_measured;
 8002d44:	f8d0 20a8 	ldr.w	r2, [r0, #168]	; 0xa8
        *((float *)tx_frame.data + 1) = controller->current_controller.i_d_measured;
 8002d48:	f8d0 30ac 	ldr.w	r3, [r0, #172]	; 0xac
        *((float *)tx_frame.data) = controller->current_controller.i_q_measured;
 8002d4c:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_d_measured;
 8002d4e:	9305      	str	r3, [sp, #20]
        break;
 8002d50:	e6f1      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->current_controller.i_q_target;
 8002d52:	f8d0 20a0 	ldr.w	r2, [r0, #160]	; 0xa0
        *((float *)tx_frame.data + 1) = controller->current_controller.i_d_target;
 8002d56:	f8d0 30a4 	ldr.w	r3, [r0, #164]	; 0xa4
        *((float *)tx_frame.data) = controller->current_controller.i_q_target;
 8002d5a:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_d_target;
 8002d5c:	9305      	str	r3, [sp, #20]
        break;
 8002d5e:	e6ea      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->current_controller.i_q_setpoint;
 8002d60:	f8d0 20b0 	ldr.w	r2, [r0, #176]	; 0xb0
        *((float *)tx_frame.data + 1) = controller->current_controller.i_d_setpoint;
 8002d64:	f8d0 30b4 	ldr.w	r3, [r0, #180]	; 0xb4
        *((float *)tx_frame.data) = controller->current_controller.i_q_setpoint;
 8002d68:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_d_setpoint;
 8002d6a:	9305      	str	r3, [sp, #20]
        break;
 8002d6c:	e6e3      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->current_controller.i_q_integrator;
 8002d6e:	f8d0 20b8 	ldr.w	r2, [r0, #184]	; 0xb8
        *((float *)tx_frame.data + 1) = controller->current_controller.i_d_integrator;
 8002d72:	f8d0 30bc 	ldr.w	r3, [r0, #188]	; 0xbc
        *((float *)tx_frame.data) = controller->current_controller.i_q_integrator;
 8002d76:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->current_controller.i_d_integrator;
 8002d78:	9305      	str	r3, [sp, #20]
        break;
 8002d7a:	e6dc      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->position_controller.position_kp;
 8002d7c:	f8d0 20c0 	ldr.w	r2, [r0, #192]	; 0xc0
        *((float *)tx_frame.data + 1) = controller->position_controller.position_ki;
 8002d80:	f8d0 30c4 	ldr.w	r3, [r0, #196]	; 0xc4
        *((float *)tx_frame.data) = controller->position_controller.position_kp;
 8002d84:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->position_controller.position_ki;
 8002d86:	9305      	str	r3, [sp, #20]
        break;
 8002d88:	e6d5      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((uint8_t *)tx_frame.data) = (uint8_t)MotorController_getMode(controller);
 8002d8a:	f890 310c 	ldrb.w	r3, [r0, #268]	; 0x10c
 8002d8e:	f88d 3010 	strb.w	r3, [sp, #16]
        tx_frame.size = 1;
 8002d92:	2201      	movs	r2, #1
 8002d94:	f8ad 200e 	strh.w	r2, [sp, #14]
        break;
 8002d98:	e6cd      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((int32_t *)tx_frame.data) = controller->encoder.cpr;
 8002d9a:	6883      	ldr	r3, [r0, #8]
 8002d9c:	9304      	str	r3, [sp, #16]
        tx_frame.size = 4;
 8002d9e:	2204      	movs	r2, #4
 8002da0:	f8ad 200e 	strh.w	r2, [sp, #14]
        break;
 8002da4:	e6c7      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = Encoder_getPositionOffset(&controller->encoder);
 8002da6:	68c3      	ldr	r3, [r0, #12]
 8002da8:	9304      	str	r3, [sp, #16]
        tx_frame.size = 4;
 8002daa:	2204      	movs	r2, #4
 8002dac:	f8ad 200e 	strh.w	r2, [sp, #14]
        break;
 8002db0:	e6c1      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->encoder.n_rotations;
 8002db2:	edd0 7a06 	vldr	s15, [r0, #24]
 8002db6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
        tx_frame.size = 4;
 8002dba:	2304      	movs	r3, #4
 8002dbc:	f8ad 300e 	strh.w	r3, [sp, #14]
        *((float *)tx_frame.data) = controller->encoder.n_rotations;
 8002dc0:	edcd 7a04 	vstr	s15, [sp, #16]
        break;
 8002dc4:	e6b7      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((uint8_t *)tx_frame.data) = controller->firmware_version;
 8002dc6:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 8002dca:	f88d 3010 	strb.w	r3, [sp, #16]
        tx_frame.size = 1;
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f8ad 200e 	strh.w	r2, [sp, #14]
        break;
 8002dd4:	e6af      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((uint16_t *)tx_frame.data) = (uint16_t)controller->error;
 8002dd6:	f8b0 310e 	ldrh.w	r3, [r0, #270]	; 0x10e
 8002dda:	f8ad 3010 	strh.w	r3, [sp, #16]
        tx_frame.size = 1;
 8002dde:	2201      	movs	r2, #1
 8002de0:	f8ad 200e 	strh.w	r2, [sp, #14]
        break;
 8002de4:	e6a7      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->position_controller.position_setpoint;
 8002de6:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8002dea:	9304      	str	r3, [sp, #16]
        tx_frame.size = 4;
 8002dec:	2204      	movs	r2, #4
 8002dee:	f8ad 200e 	strh.w	r2, [sp, #14]
        break;
 8002df2:	e6a0      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
 8002df4:	20000434 	.word	0x20000434
 8002df8:	200005fc 	.word	0x200005fc
        MotorController_setMode(controller, MODE_IDLE);
 8002dfc:	2102      	movs	r1, #2
 8002dfe:	9001      	str	r0, [sp, #4]
 8002e00:	f7ff f866 	bl	8001ed0 <MotorController_setMode>
        SET_BITS(controller->error, ERROR_ESTOP);
 8002e04:	9801      	ldr	r0, [sp, #4]
 8002e06:	f8b0 310e 	ldrh.w	r3, [r0, #270]	; 0x10e
        tx_frame.size = 1;
 8002e0a:	2101      	movs	r1, #1
        SET_BITS(controller->error, ERROR_ESTOP);
 8002e0c:	f043 0302 	orr.w	r3, r3, #2
        *((uint8_t *)tx_frame.data) = 0xAC;
 8002e10:	22ac      	movs	r2, #172	; 0xac
        SET_BITS(controller->error, ERROR_ESTOP);
 8002e12:	f8a0 310e 	strh.w	r3, [r0, #270]	; 0x10e
        tx_frame.size = 1;
 8002e16:	f8ad 100e 	strh.w	r1, [sp, #14]
        *((uint8_t *)tx_frame.data) = 0xAC;
 8002e1a:	f88d 2010 	strb.w	r2, [sp, #16]
        break;
 8002e1e:	e68a      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->position_controller.velocity_kp;
 8002e20:	f8d0 20c8 	ldr.w	r2, [r0, #200]	; 0xc8
        *((float *)tx_frame.data + 1) = controller->position_controller.velocity_ki;
 8002e24:	f8d0 30cc 	ldr.w	r3, [r0, #204]	; 0xcc
        *((float *)tx_frame.data) = controller->position_controller.velocity_kp;
 8002e28:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->position_controller.velocity_ki;
 8002e2a:	9305      	str	r3, [sp, #20]
        break;
 8002e2c:	e683      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->position_controller.torque_limit;
 8002e2e:	f8d0 20d0 	ldr.w	r2, [r0, #208]	; 0xd0
        *((float *)tx_frame.data + 1) = controller->position_controller.velocity_limit;
 8002e32:	f8d0 30d4 	ldr.w	r3, [r0, #212]	; 0xd4
        *((float *)tx_frame.data) = controller->position_controller.torque_limit;
 8002e36:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->position_controller.velocity_limit;
 8002e38:	9305      	str	r3, [sp, #20]
        break;
 8002e3a:	e67c      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->position_controller.position_limit_lower;
 8002e3c:	f8d0 20dc 	ldr.w	r2, [r0, #220]	; 0xdc
        *((float *)tx_frame.data + 1) = controller->position_controller.position_limit_upper;
 8002e40:	f8d0 30d8 	ldr.w	r3, [r0, #216]	; 0xd8
        *((float *)tx_frame.data) = controller->position_controller.position_limit_lower;
 8002e44:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->position_controller.position_limit_upper;
 8002e46:	9305      	str	r3, [sp, #20]
        break;
 8002e48:	e675      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->position_controller.torque_target;
 8002e4a:	f8d0 20e0 	ldr.w	r2, [r0, #224]	; 0xe0
        *((float *)tx_frame.data + 1) = controller->position_controller.torque_measured;
 8002e4e:	f8d0 30e4 	ldr.w	r3, [r0, #228]	; 0xe4
        *((float *)tx_frame.data) = controller->position_controller.torque_target;
 8002e52:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->position_controller.torque_measured;
 8002e54:	9305      	str	r3, [sp, #20]
        break;
 8002e56:	e66e      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->position_controller.torque_setpoint;
 8002e58:	f8d0 30e8 	ldr.w	r3, [r0, #232]	; 0xe8
 8002e5c:	9304      	str	r3, [sp, #16]
        tx_frame.size = 4;
 8002e5e:	2204      	movs	r2, #4
 8002e60:	f8ad 200e 	strh.w	r2, [sp, #14]
        break;
 8002e64:	e667      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->position_controller.velocity_target;
 8002e66:	f8d0 20ec 	ldr.w	r2, [r0, #236]	; 0xec
        *((float *)tx_frame.data + 1) = controller->position_controller.velocity_measured;
 8002e6a:	f8d0 30f0 	ldr.w	r3, [r0, #240]	; 0xf0
        *((float *)tx_frame.data) = controller->position_controller.velocity_target;
 8002e6e:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->position_controller.velocity_measured;
 8002e70:	9305      	str	r3, [sp, #20]
        break;
 8002e72:	e660      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->position_controller.velocity_setpoint;
 8002e74:	f8d0 30f4 	ldr.w	r3, [r0, #244]	; 0xf4
 8002e78:	9304      	str	r3, [sp, #16]
        tx_frame.size = 4;
 8002e7a:	2204      	movs	r2, #4
 8002e7c:	f8ad 200e 	strh.w	r2, [sp, #14]
        break;
 8002e80:	e659      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>
        *((float *)tx_frame.data) = controller->position_controller.position_target;
 8002e82:	f8d0 20f8 	ldr.w	r2, [r0, #248]	; 0xf8
        *((float *)tx_frame.data + 1) = controller->position_controller.position_measured;
 8002e86:	f8d0 30fc 	ldr.w	r3, [r0, #252]	; 0xfc
        *((float *)tx_frame.data) = controller->position_controller.position_target;
 8002e8a:	9204      	str	r2, [sp, #16]
        *((float *)tx_frame.data + 1) = controller->position_controller.position_measured;
 8002e8c:	9305      	str	r3, [sp, #20]
        break;
 8002e8e:	e652      	b.n	8002b36 <MotorController_handleCANMessage+0x35a>

08002e90 <PositionController_init>:
 *      Author: TK
 */

#include "position_controller.h"

void PositionController_init(PositionController *controller) {
 8002e90:	b500      	push	{lr}
  //  controller->position_kp = 0.f;
  controller->position_kp = 0.01f;
  controller->position_ki = 0.f;
//  controller->velocity_kp = 0.f;
  controller->velocity_kp = 0.0001f;
 8002e92:	490d      	ldr	r1, [pc, #52]	; (8002ec8 <PositionController_init+0x38>)

  controller->torque_limit = 1;

  controller->velocity_limit = 20;

  controller->position_limit_lower = -INFINITY;
 8002e94:	4a0d      	ldr	r2, [pc, #52]	; (8002ecc <PositionController_init+0x3c>)
  controller->position_kp = 0.01f;
 8002e96:	f8df c03c 	ldr.w	ip, [pc, #60]	; 8002ed4 <PositionController_init+0x44>
  controller->position_limit_lower = -INFINITY;
 8002e9a:	61c2      	str	r2, [r0, #28]
  controller->position_ki = 0.f;
 8002e9c:	2300      	movs	r3, #0
  controller->torque_limit = 1;
 8002e9e:	f04f 5e7e 	mov.w	lr, #1065353216	; 0x3f800000
  controller->position_limit_upper = INFINITY;
 8002ea2:	f04f 42ff 	mov.w	r2, #2139095040	; 0x7f800000
  controller->velocity_kp = 0.0001f;
 8002ea6:	6081      	str	r1, [r0, #8]
  controller->velocity_limit = 20;
 8002ea8:	4909      	ldr	r1, [pc, #36]	; (8002ed0 <PositionController_init+0x40>)
  controller->torque_limit = 1;
 8002eaa:	f8c0 e010 	str.w	lr, [r0, #16]
  controller->position_kp = 0.01f;
 8002eae:	f8c0 c000 	str.w	ip, [r0]
  controller->position_ki = 0.f;
 8002eb2:	6043      	str	r3, [r0, #4]
  controller->velocity_ki = 0.f;
 8002eb4:	60c3      	str	r3, [r0, #12]
  controller->velocity_limit = 20;
 8002eb6:	6141      	str	r1, [r0, #20]
  controller->position_limit_upper = INFINITY;
 8002eb8:	6182      	str	r2, [r0, #24]

  controller->velocity_setpoint = 0;
 8002eba:	6343      	str	r3, [r0, #52]	; 0x34
  controller->position_setpoint = 0;
 8002ebc:	6403      	str	r3, [r0, #64]	; 0x40

  controller->position_integrator = 0;
 8002ebe:	6443      	str	r3, [r0, #68]	; 0x44
  controller->velocity_integrator = 0;
 8002ec0:	6483      	str	r3, [r0, #72]	; 0x48
}
 8002ec2:	f85d fb04 	ldr.w	pc, [sp], #4
 8002ec6:	bf00      	nop
 8002ec8:	38d1b717 	.word	0x38d1b717
 8002ecc:	ff800000 	.word	0xff800000
 8002ed0:	41a00000 	.word	0x41a00000
 8002ed4:	3c23d70a 	.word	0x3c23d70a

08002ed8 <PositionController_update>:

void PositionController_update(PositionController *controller, Mode mode) {
  if (mode == MODE_POSITION) {
 8002ed8:	2913      	cmp	r1, #19
 8002eda:	d014      	beq.n	8002f06 <PositionController_update+0x2e>
//        controller->velocity_integrator,
//        -2.f * controller->velocity_limit,
//        2.f * controller->velocity_limit);
  }

  controller->torque_setpoint = clampf(
 8002edc:	edd0 7a08 	vldr	s15, [r0, #32]
      controller->torque_target,
      -controller->torque_limit,
 8002ee0:	ed90 7a04 	vldr	s14, [r0, #16]
  return (value > max) ? max : ((value < min) ? min : value);
 8002ee4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eec:	d408      	bmi.n	8002f00 <PositionController_update+0x28>
  controller->torque_setpoint = clampf(
 8002eee:	eeb1 7a47 	vneg.f32	s14, s14
 8002ef2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002efa:	bfd8      	it	le
 8002efc:	eeb0 7a67 	vmovle.f32	s14, s15
 8002f00:	ed80 7a0a 	vstr	s14, [r0, #40]	; 0x28
      controller->torque_limit);
}
 8002f04:	4770      	bx	lr
    float position_setpoint = controller->position_target;
 8002f06:	edd0 7a0e 	vldr	s15, [r0, #56]	; 0x38
    controller->position_setpoint = clampf(
 8002f0a:	ed90 6a06 	vldr	s12, [r0, #24]
 8002f0e:	ed90 7a07 	vldr	s14, [r0, #28]
 8002f12:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8002f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f1a:	d535      	bpl.n	8002f88 <PositionController_update+0xb0>
    float velocity_error = 0.f - controller->velocity_measured;
 8002f1c:	ed90 7a0c 	vldr	s14, [r0, #48]	; 0x30
 8002f20:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8002f9c <PositionController_update+0xc4>
    float position_error = controller->position_setpoint - controller->position_measured;
 8002f24:	edd0 6a0f 	vldr	s13, [r0, #60]	; 0x3c
        controller->position_integrator;
 8002f28:	edd0 5a11 	vldr	s11, [r0, #68]	; 0x44
    controller->position_integrator = clampf(
 8002f2c:	edd0 4a01 	vldr	s9, [r0, #4]
 8002f30:	ed9f 5a1b 	vldr	s10, [pc, #108]	; 8002fa0 <PositionController_update+0xc8>
    controller->position_setpoint = clampf(
 8002f34:	ed80 6a10 	vstr	s12, [r0, #64]	; 0x40
    float velocity_error = 0.f - controller->velocity_measured;
 8002f38:	ee77 7ac7 	vsub.f32	s15, s15, s14
        controller->velocity_kp * velocity_error +
 8002f3c:	ed90 7a02 	vldr	s14, [r0, #8]
    float position_error = controller->position_setpoint - controller->position_measured;
 8002f40:	ee76 6a66 	vsub.f32	s13, s12, s13
        controller->velocity_kp * velocity_error +
 8002f44:	ee67 7a87 	vmul.f32	s15, s15, s14
        controller->position_kp * position_error +
 8002f48:	ed90 7a00 	vldr	s14, [r0]
 8002f4c:	eee7 7a26 	vfma.f32	s15, s14, s13
    controller->position_integrator = clampf(
 8002f50:	eeb0 7a65 	vmov.f32	s14, s11
 8002f54:	eea4 7aa6 	vfma.f32	s14, s9, s13
        controller->velocity_kp * velocity_error +
 8002f58:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8002f5c:	eeb4 7ac5 	vcmpe.f32	s14, s10
 8002f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    controller->torque_target =
 8002f64:	edc0 7a08 	vstr	s15, [r0, #32]
 8002f68:	dc0b      	bgt.n	8002f82 <PositionController_update+0xaa>
 8002f6a:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8002fa4 <PositionController_update+0xcc>
 8002f6e:	eeb4 7a66 	vcmp.f32	s14, s13
 8002f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f76:	bf48      	it	mi
 8002f78:	eeb0 7a66 	vmovmi.f32	s14, s13
    controller->position_integrator = clampf(
 8002f7c:	ed80 7a11 	vstr	s14, [r0, #68]	; 0x44
 8002f80:	e7ae      	b.n	8002ee0 <PositionController_update+0x8>
 8002f82:	eeb0 7a45 	vmov.f32	s14, s10
 8002f86:	e7f9      	b.n	8002f7c <PositionController_update+0xa4>
 8002f88:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f90:	bfd4      	ite	le
 8002f92:	eeb0 6a67 	vmovle.f32	s12, s15
 8002f96:	eeb0 6a47 	vmovgt.f32	s12, s14
 8002f9a:	e7bf      	b.n	8002f1c <PositionController_update+0x44>
 8002f9c:	00000000 	.word	0x00000000
 8002fa0:	3dcccccd 	.word	0x3dcccccd
 8002fa4:	bdcccccd 	.word	0xbdcccccd

08002fa8 <PowerStage_init>:
 */

#include "powerstage.h"

void PowerStage_init(PowerStage *powerstage, TIM_HandleTypeDef *htim, ADC_HandleTypeDef *hadc1, ADC_HandleTypeDef *hadc2, SPI_HandleTypeDef *hspi) {
  powerstage->htim = htim;
 8002fa8:	6001      	str	r1, [r0, #0]
uint8_t PowerStage_isPWMEnabled(PowerStage *powerstage) {
  return READ_BITS(powerstage->htim->Instance->BDTR, TIM_BDTR_MOE) ? 1 : 0;
}

void PowerStage_disablePWM(PowerStage *powerstage) {
  __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(powerstage->htim);
 8002faa:	6809      	ldr	r1, [r1, #0]
  powerstage->hadc1 = hadc1;
 8002fac:	6042      	str	r2, [r0, #4]
  __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(powerstage->htim);
 8002fae:	6c4a      	ldr	r2, [r1, #68]	; 0x44
  powerstage->bus_voltage_measured = 24.;
 8002fb0:	f8df c020 	ldr.w	ip, [pc, #32]	; 8002fd4 <PowerStage_init+0x2c>
  powerstage->hadc2 = hadc2;
 8002fb4:	6083      	str	r3, [r0, #8]
  __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(powerstage->htim);
 8002fb6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
  powerstage->hspi = hspi;
 8002fba:	9b00      	ldr	r3, [sp, #0]
  powerstage->bus_voltage_measured = 24.;
 8002fbc:	f8c0 c024 	str.w	ip, [r0, #36]	; 0x24
  powerstage->hspi = hspi;
 8002fc0:	60c3      	str	r3, [r0, #12]
  __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(powerstage->htim);
 8002fc2:	644a      	str	r2, [r1, #68]	; 0x44
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8002fc4:	4802      	ldr	r0, [pc, #8]	; (8002fd0 <PowerStage_init+0x28>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	2180      	movs	r1, #128	; 0x80
 8002fca:	f002 b91b 	b.w	8005204 <HAL_GPIO_WritePin>
 8002fce:	bf00      	nop
 8002fd0:	48000400 	.word	0x48000400
 8002fd4:	41c00000 	.word	0x41c00000

08002fd8 <PowerStage_reset>:
  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_1, 0U);
 8002fd8:	6803      	ldr	r3, [r0, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_2, 0U);
 8002fe0:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_3, 0U);
 8002fe2:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop

08002fe8 <PowerStage_start>:
void PowerStage_start(PowerStage *powerstage) {
 8002fe8:	b538      	push	{r3, r4, r5, lr}
 8002fea:	4604      	mov	r4, r0
  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_1, 0U);
 8002fec:	6800      	ldr	r0, [r0, #0]
 8002fee:	6803      	ldr	r3, [r0, #0]
 8002ff0:	2500      	movs	r5, #0
 8002ff2:	635d      	str	r5, [r3, #52]	; 0x34
  HAL_TIM_PWM_Start(powerstage->htim, TIM_CHANNEL_1);
 8002ff4:	4629      	mov	r1, r5
  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_2, 0U);
 8002ff6:	639d      	str	r5, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_3, 0U);
 8002ff8:	63dd      	str	r5, [r3, #60]	; 0x3c
  HAL_TIM_PWM_Start(powerstage->htim, TIM_CHANNEL_1);
 8002ffa:	f003 fc0d 	bl	8006818 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(powerstage->htim, TIM_CHANNEL_1);
 8002ffe:	4629      	mov	r1, r5
 8003000:	6820      	ldr	r0, [r4, #0]
 8003002:	f003 ffe1 	bl	8006fc8 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(powerstage->htim, TIM_CHANNEL_2);
 8003006:	6820      	ldr	r0, [r4, #0]
 8003008:	2104      	movs	r1, #4
 800300a:	f003 fc05 	bl	8006818 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(powerstage->htim, TIM_CHANNEL_2);
 800300e:	6820      	ldr	r0, [r4, #0]
 8003010:	2104      	movs	r1, #4
 8003012:	f003 ffd9 	bl	8006fc8 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(powerstage->htim, TIM_CHANNEL_3);
 8003016:	6820      	ldr	r0, [r4, #0]
 8003018:	2108      	movs	r1, #8
 800301a:	f003 fbfd 	bl	8006818 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(powerstage->htim, TIM_CHANNEL_3);
 800301e:	6820      	ldr	r0, [r4, #0]
 8003020:	2108      	movs	r1, #8
 8003022:	f003 ffd1 	bl	8006fc8 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_Base_Start_IT(powerstage->htim);
 8003026:	6820      	ldr	r0, [r4, #0]
}
 8003028:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_TIM_Base_Start_IT(powerstage->htim);
 800302c:	f003 bb28 	b.w	8006680 <HAL_TIM_Base_Start_IT>

08003030 <PowerStage_disableGateDriver>:
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8003030:	4802      	ldr	r0, [pc, #8]	; (800303c <PowerStage_disableGateDriver+0xc>)
 8003032:	2200      	movs	r2, #0
 8003034:	2180      	movs	r1, #128	; 0x80
 8003036:	f002 b8e5 	b.w	8005204 <HAL_GPIO_WritePin>
 800303a:	bf00      	nop
 800303c:	48000400 	.word	0x48000400

08003040 <PowerStage_enableGateDriver>:
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8003040:	4802      	ldr	r0, [pc, #8]	; (800304c <PowerStage_enableGateDriver+0xc>)
 8003042:	2201      	movs	r2, #1
 8003044:	2180      	movs	r1, #128	; 0x80
 8003046:	f002 b8dd 	b.w	8005204 <HAL_GPIO_WritePin>
 800304a:	bf00      	nop
 800304c:	48000400 	.word	0x48000400

08003050 <PowerStage_disablePWM>:
  __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(powerstage->htim);
 8003050:	6803      	ldr	r3, [r0, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8003056:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800305a:	6453      	str	r3, [r2, #68]	; 0x44
}
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop

08003060 <PowerStage_enablePWM>:

void PowerStage_enablePWM(PowerStage *powerstage) {
  __HAL_TIM_MOE_ENABLE(powerstage->htim);
 8003060:	6803      	ldr	r3, [r0, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8003066:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800306a:	6453      	str	r3, [r2, #68]	; 0x44
}
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop

08003070 <PowerStage_updateErrorStatus>:

ErrorCode PowerStage_updateErrorStatus(PowerStage *powerstage) {
 8003070:	b530      	push	{r4, r5, lr}
 8003072:	4604      	mov	r4, r0
 8003074:	b085      	sub	sp, #20
  uint16_t tx_buffer[2];
  uint16_t rx_buffer[2];

  tx_buffer[0] = (1 << 15) | (0x00 << 11);
 8003076:	f44f 4300 	mov.w	r3, #32768	; 0x8000

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 0);
 800307a:	480f      	ldr	r0, [pc, #60]	; (80030b8 <PowerStage_updateErrorStatus+0x48>)
  tx_buffer[0] = (1 << 15) | (0x00 << 11);
 800307c:	f8ad 3008 	strh.w	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 0);
 8003080:	2200      	movs	r2, #0
 8003082:	2140      	movs	r1, #64	; 0x40
  HAL_SPI_TransmitReceive(powerstage->hspi, (uint8_t *)tx_buffer, (uint8_t *)rx_buffer, 1, 100);
 8003084:	2564      	movs	r5, #100	; 0x64
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 0);
 8003086:	f002 f8bd 	bl	8005204 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(powerstage->hspi, (uint8_t *)tx_buffer, (uint8_t *)rx_buffer, 1, 100);
 800308a:	2301      	movs	r3, #1
 800308c:	68e0      	ldr	r0, [r4, #12]
 800308e:	9500      	str	r5, [sp, #0]
 8003090:	aa03      	add	r2, sp, #12
 8003092:	a902      	add	r1, sp, #8
 8003094:	f003 f84a 	bl	800612c <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 1);
 8003098:	2201      	movs	r2, #1
 800309a:	4807      	ldr	r0, [pc, #28]	; (80030b8 <PowerStage_updateErrorStatus+0x48>)
 800309c:	2140      	movs	r1, #64	; 0x40
 800309e:	f002 f8b1 	bl	8005204 <HAL_GPIO_WritePin>
//
//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 0);
//  HAL_SPI_TransmitReceive(powerstage->hspi, (uint8_t *)tx_buffer, (uint8_t *)rx_buffer, 1, 100);
//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 1);

  if (!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8)) {
 80030a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80030a6:	4804      	ldr	r0, [pc, #16]	; (80030b8 <PowerStage_updateErrorStatus+0x48>)
 80030a8:	f002 f8a6 	bl	80051f8 <HAL_GPIO_ReadPin>
    return ERROR_POWERSTAGE_ERROR;
 80030ac:	2800      	cmp	r0, #0
  }
  return ERROR_NO_ERROR;
}
 80030ae:	bf0c      	ite	eq
 80030b0:	2010      	moveq	r0, #16
 80030b2:	2000      	movne	r0, #0
 80030b4:	b005      	add	sp, #20
 80030b6:	bd30      	pop	{r4, r5, pc}
 80030b8:	48000400 	.word	0x48000400

080030bc <PowerStage_setBridgeOutput>:

void PowerStage_setBridgeOutput(PowerStage *powerstage, float v_a, float v_b, float v_c) {
  v_a = .5f * ((v_a / powerstage->bus_voltage_measured) + 1.f);  // normalize voltage to range 0 ~ 1
 80030bc:	edd0 7a09 	vldr	s15, [r0, #36]	; 0x24
 80030c0:	eddf 4a43 	vldr	s9, [pc, #268]	; 80031d0 <PowerStage_setBridgeOutput+0x114>
 80030c4:	eec0 6a27 	vdiv.f32	s13, s0, s15
  v_b = .5f * ((v_b / powerstage->bus_voltage_measured) + 1.f);  // i.e. convert to PWM duty cycle.
  v_c = .5f * ((v_c / powerstage->bus_voltage_measured) + 1.f);
 80030c8:	eec1 5a27 	vdiv.f32	s11, s2, s15
  v_b = .5f * ((v_b / powerstage->bus_voltage_measured) + 1.f);  // i.e. convert to PWM duty cycle.
 80030cc:	ee80 7aa7 	vdiv.f32	s14, s1, s15
  v_a = .5f * ((v_a / powerstage->bus_voltage_measured) + 1.f);  // normalize voltage to range 0 ~ 1
 80030d0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80030d4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80030d8:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80030dc:	ee26 5a86 	vmul.f32	s10, s13, s12
  v_b = .5f * ((v_b / powerstage->bus_voltage_measured) + 1.f);  // i.e. convert to PWM duty cycle.
 80030e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030e4:	eeb4 5ae4 	vcmpe.f32	s10, s9
  v_c = .5f * ((v_c / powerstage->bus_voltage_measured) + 1.f);
 80030e8:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80030ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  v_b = .5f * ((v_b / powerstage->bus_voltage_measured) + 1.f);  // i.e. convert to PWM duty cycle.
 80030f0:	ee67 5a06 	vmul.f32	s11, s14, s12
  v_c = .5f * ((v_c / powerstage->bus_voltage_measured) + 1.f);
 80030f4:	ee27 6a86 	vmul.f32	s12, s15, s12
 80030f8:	dc55      	bgt.n	80031a6 <PowerStage_setBridgeOutput+0xea>
 80030fa:	eddf 7a36 	vldr	s15, [pc, #216]	; 80031d4 <PowerStage_setBridgeOutput+0x118>
 80030fe:	eeb4 5a67 	vcmp.f32	s10, s15
 8003102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003106:	bf48      	it	mi
 8003108:	eeb0 5a67 	vmovmi.f32	s10, s15
 800310c:	eddf 7a30 	vldr	s15, [pc, #192]	; 80031d0 <PowerStage_setBridgeOutput+0x114>
 8003110:	eef4 5ae7 	vcmpe.f32	s11, s15
 8003114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003118:	dc4e      	bgt.n	80031b8 <PowerStage_setBridgeOutput+0xfc>
 800311a:	eddf 7a2e 	vldr	s15, [pc, #184]	; 80031d4 <PowerStage_setBridgeOutput+0x118>
 800311e:	eef4 5a67 	vcmp.f32	s11, s15
 8003122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003126:	bf48      	it	mi
 8003128:	eef0 5a67 	vmovmi.f32	s11, s15
 800312c:	eddf 7a28 	vldr	s15, [pc, #160]	; 80031d0 <PowerStage_setBridgeOutput+0x114>
 8003130:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8003134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003138:	dc47      	bgt.n	80031ca <PowerStage_setBridgeOutput+0x10e>
 800313a:	eddf 7a26 	vldr	s15, [pc, #152]	; 80031d4 <PowerStage_setBridgeOutput+0x118>
 800313e:	eeb4 6a67 	vcmp.f32	s12, s15
 8003142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003146:	bf48      	it	mi
 8003148:	eeb0 6a67 	vmovmi.f32	s12, s15

  v_a = clampf(v_a, 0.02f, 0.98f);  // prevent hi-side switching bootstrap circuit loses voltage
  v_b = clampf(v_b, 0.02f, 0.98f);  // and also allow current sampling to be functional
  v_c = clampf(v_c, 0.02f, 0.98f);

  uint16_t ccr_a = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_a);
 800314c:	6803      	ldr	r3, [r0, #0]
 800314e:	6818      	ldr	r0, [r3, #0]
 8003150:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  uint16_t ccr_b = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_b);
 8003152:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  uint16_t ccr_c = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_c);
 8003154:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  uint16_t ccr_a = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_a);
 8003156:	3101      	adds	r1, #1
 8003158:	ee06 1a90 	vmov	s13, r1
  uint16_t ccr_b = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_b);
 800315c:	3201      	adds	r2, #1
 800315e:	ee07 2a10 	vmov	s14, r2
  uint16_t ccr_a = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_a);
 8003162:	eef8 6a66 	vcvt.f32.u32	s13, s13
  uint16_t ccr_c = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_c);
 8003166:	3301      	adds	r3, #1
 8003168:	ee07 3a90 	vmov	s15, r3
  uint16_t ccr_b = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_b);
 800316c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  uint16_t ccr_a = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_a);
 8003170:	ee66 6a85 	vmul.f32	s13, s13, s10
  uint16_t ccr_c = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_c);
 8003174:	eef8 7a67 	vcvt.f32.u32	s15, s15
  uint16_t ccr_b = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_b);
 8003178:	ee27 7a25 	vmul.f32	s14, s14, s11
  uint16_t ccr_a = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_a);
 800317c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
  uint16_t ccr_c = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_c);
 8003180:	ee67 7a86 	vmul.f32	s15, s15, s12

  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_1, ccr_a);
 8003184:	ee16 3a90 	vmov	r3, s13
  uint16_t ccr_b = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_b);
 8003188:	eebc 7ac7 	vcvt.u32.f32	s14, s14
  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_1, ccr_a);
 800318c:	b299      	uxth	r1, r3
  uint16_t ccr_c = (uint16_t)((float)(__HAL_TIM_GET_AUTORELOAD(powerstage->htim)+1) * v_c);
 800318e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_2, ccr_b);
 8003192:	ee17 3a10 	vmov	r3, s14
 8003196:	b29a      	uxth	r2, r3
  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_3, ccr_c);
 8003198:	ee17 3a90 	vmov	r3, s15
 800319c:	b29b      	uxth	r3, r3
  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_1, ccr_a);
 800319e:	6341      	str	r1, [r0, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_2, ccr_b);
 80031a0:	6382      	str	r2, [r0, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(powerstage->htim, TIM_CHANNEL_3, ccr_c);
 80031a2:	63c3      	str	r3, [r0, #60]	; 0x3c
}
 80031a4:	4770      	bx	lr
 80031a6:	eddf 7a0a 	vldr	s15, [pc, #40]	; 80031d0 <PowerStage_setBridgeOutput+0x114>
 80031aa:	eef4 5ae7 	vcmpe.f32	s11, s15
 80031ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b2:	eeb0 5a64 	vmov.f32	s10, s9
 80031b6:	ddb0      	ble.n	800311a <PowerStage_setBridgeOutput+0x5e>
 80031b8:	eef0 5a67 	vmov.f32	s11, s15
 80031bc:	eddf 7a04 	vldr	s15, [pc, #16]	; 80031d0 <PowerStage_setBridgeOutput+0x114>
 80031c0:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80031c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031c8:	ddb7      	ble.n	800313a <PowerStage_setBridgeOutput+0x7e>
 80031ca:	eeb0 6a67 	vmov.f32	s12, s15
 80031ce:	e7bd      	b.n	800314c <PowerStage_setBridgeOutput+0x90>
 80031d0:	3f7ae148 	.word	0x3f7ae148
 80031d4:	3ca3d70a 	.word	0x3ca3d70a

080031d8 <PowerStage_calibratePhaseCurrentOffset>:

void PowerStage_calibratePhaseCurrentOffset(PowerStage *powerstage) {
 80031d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  int32_t adc_reading_0 = 0;
  int32_t adc_reading_1 = 0;
  int32_t adc_reading_2 = 0;
 80031dc:	2600      	movs	r6, #0
void PowerStage_calibratePhaseCurrentOffset(PowerStage *powerstage) {
 80031de:	4605      	mov	r5, r0
 80031e0:	240a      	movs	r4, #10
  int32_t adc_reading_1 = 0;
 80031e2:	4637      	mov	r7, r6
  int32_t adc_reading_0 = 0;
 80031e4:	46b0      	mov	r8, r6
  for (uint16_t i=0; i<10; i+=1) {
    adc_reading_0 += HAL_ADCEx_InjectedGetValue(powerstage->hadc1, ADC_INJECTED_RANK_1);
 80031e6:	2109      	movs	r1, #9
 80031e8:	6868      	ldr	r0, [r5, #4]
 80031ea:	f000 fe0d 	bl	8003e08 <HAL_ADCEx_InjectedGetValue>
    adc_reading_1 += HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_1);
 80031ee:	2109      	movs	r1, #9
    adc_reading_0 += HAL_ADCEx_InjectedGetValue(powerstage->hadc1, ADC_INJECTED_RANK_1);
 80031f0:	4603      	mov	r3, r0
    adc_reading_1 += HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_1);
 80031f2:	68a8      	ldr	r0, [r5, #8]
    adc_reading_0 += HAL_ADCEx_InjectedGetValue(powerstage->hadc1, ADC_INJECTED_RANK_1);
 80031f4:	4498      	add	r8, r3
    adc_reading_1 += HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_1);
 80031f6:	f000 fe07 	bl	8003e08 <HAL_ADCEx_InjectedGetValue>
    adc_reading_2 += HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_2);
 80031fa:	f240 110f 	movw	r1, #271	; 0x10f
    adc_reading_1 += HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_1);
 80031fe:	4603      	mov	r3, r0
    adc_reading_2 += HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_2);
 8003200:	68a8      	ldr	r0, [r5, #8]
    adc_reading_1 += HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_1);
 8003202:	441f      	add	r7, r3
    adc_reading_2 += HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_2);
 8003204:	f000 fe00 	bl	8003e08 <HAL_ADCEx_InjectedGetValue>
  for (uint16_t i=0; i<10; i+=1) {
 8003208:	3c01      	subs	r4, #1
    adc_reading_2 += HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_2);
 800320a:	4603      	mov	r3, r0
  for (uint16_t i=0; i<10; i+=1) {
 800320c:	b2a4      	uxth	r4, r4
    HAL_Delay(10);
 800320e:	200a      	movs	r0, #10
    adc_reading_2 += HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_2);
 8003210:	441e      	add	r6, r3
    HAL_Delay(10);
 8003212:	f000 fc39 	bl	8003a88 <HAL_Delay>
  for (uint16_t i=0; i<10; i+=1) {
 8003216:	2c00      	cmp	r4, #0
 8003218:	d1e5      	bne.n	80031e6 <PowerStage_calibratePhaseCurrentOffset+0xe>
  }
  powerstage->adc_reading_offset[0] = adc_reading_0 / 10;
 800321a:	4b0b      	ldr	r3, [pc, #44]	; (8003248 <PowerStage_calibratePhaseCurrentOffset+0x70>)
 800321c:	ea4f 72e8 	mov.w	r2, r8, asr #31
 8003220:	fb83 1808 	smull	r1, r8, r3, r8
 8003224:	ebc2 08a8 	rsb	r8, r2, r8, asr #2
  powerstage->adc_reading_offset[1] = adc_reading_1 / 10;
 8003228:	fb83 1207 	smull	r1, r2, r3, r7
 800322c:	17ff      	asrs	r7, r7, #31
 800322e:	ebc7 07a2 	rsb	r7, r7, r2, asr #2
  powerstage->adc_reading_offset[2] = adc_reading_2 / 10;
 8003232:	fb83 2306 	smull	r2, r3, r3, r6
 8003236:	17f6      	asrs	r6, r6, #31
 8003238:	ebc6 06a3 	rsb	r6, r6, r3, asr #2
  powerstage->adc_reading_offset[0] = adc_reading_0 / 10;
 800323c:	f8a5 801e 	strh.w	r8, [r5, #30]
  powerstage->adc_reading_offset[1] = adc_reading_1 / 10;
 8003240:	842f      	strh	r7, [r5, #32]
  powerstage->adc_reading_offset[2] = adc_reading_2 / 10;
 8003242:	846e      	strh	r6, [r5, #34]	; 0x22
}
 8003244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003248:	66666667 	.word	0x66666667

0800324c <PowerStage_updatePhaseCurrent>:

void PowerStage_updatePhaseCurrent(PowerStage *powerstage, float *i_a, float *i_b, float *i_c) {
 800324c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800324e:	4604      	mov	r4, r0
 8003250:	460f      	mov	r7, r1
  powerstage->adc_reading_raw[0] = HAL_ADCEx_InjectedGetValue(powerstage->hadc1, ADC_INJECTED_RANK_1);
 8003252:	6840      	ldr	r0, [r0, #4]
 8003254:	2109      	movs	r1, #9
void PowerStage_updatePhaseCurrent(PowerStage *powerstage, float *i_a, float *i_b, float *i_c) {
 8003256:	461d      	mov	r5, r3
 8003258:	4616      	mov	r6, r2
  powerstage->adc_reading_raw[0] = HAL_ADCEx_InjectedGetValue(powerstage->hadc1, ADC_INJECTED_RANK_1);
 800325a:	f000 fdd5 	bl	8003e08 <HAL_ADCEx_InjectedGetValue>
  powerstage->adc_reading_raw[1] = HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_1);
 800325e:	2109      	movs	r1, #9
  powerstage->adc_reading_raw[0] = HAL_ADCEx_InjectedGetValue(powerstage->hadc1, ADC_INJECTED_RANK_1);
 8003260:	8320      	strh	r0, [r4, #24]
  powerstage->adc_reading_raw[1] = HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_1);
 8003262:	68a0      	ldr	r0, [r4, #8]
 8003264:	f000 fdd0 	bl	8003e08 <HAL_ADCEx_InjectedGetValue>
  powerstage->adc_reading_raw[2] = HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_2);
 8003268:	f240 110f 	movw	r1, #271	; 0x10f
  powerstage->adc_reading_raw[1] = HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_1);
 800326c:	8360      	strh	r0, [r4, #26]
  powerstage->adc_reading_raw[2] = HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_2);
 800326e:	68a0      	ldr	r0, [r4, #8]
 8003270:	f000 fdca 	bl	8003e08 <HAL_ADCEx_InjectedGetValue>

  // positive is flow into phase
  // negative is flow out of phase
  *i_a = -(float)(powerstage->adc_reading_raw[0] - powerstage->adc_reading_offset[0]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 8003274:	f8b4 c018 	ldrh.w	ip, [r4, #24]
 8003278:	f9b4 301e 	ldrsh.w	r3, [r4, #30]
 800327c:	eddf 6a12 	vldr	s13, [pc, #72]	; 80032c8 <PowerStage_updatePhaseCurrent+0x7c>
  *i_b = -(float)(powerstage->adc_reading_raw[1] - powerstage->adc_reading_offset[1]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 8003280:	8b61      	ldrh	r1, [r4, #26]
  powerstage->adc_reading_raw[2] = HAL_ADCEx_InjectedGetValue(powerstage->hadc2, ADC_INJECTED_RANK_2);
 8003282:	83a0      	strh	r0, [r4, #28]
  *i_a = -(float)(powerstage->adc_reading_raw[0] - powerstage->adc_reading_offset[0]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 8003284:	ebac 0303 	sub.w	r3, ip, r3
 8003288:	ee07 3a10 	vmov	s14, r3
 800328c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  *i_b = -(float)(powerstage->adc_reading_raw[1] - powerstage->adc_reading_offset[1]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 8003290:	f9b4 3020 	ldrsh.w	r3, [r4, #32]
  *i_a = -(float)(powerstage->adc_reading_raw[0] - powerstage->adc_reading_offset[0]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 8003294:	ee27 7a66 	vnmul.f32	s14, s14, s13
  *i_b = -(float)(powerstage->adc_reading_raw[1] - powerstage->adc_reading_offset[1]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 8003298:	1acb      	subs	r3, r1, r3
  *i_a = -(float)(powerstage->adc_reading_raw[0] - powerstage->adc_reading_offset[0]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 800329a:	ed87 7a00 	vstr	s14, [r7]
  *i_b = -(float)(powerstage->adc_reading_raw[1] - powerstage->adc_reading_offset[1]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 800329e:	ee07 3a10 	vmov	s14, r3
  *i_c = -(float)(powerstage->adc_reading_raw[2] - powerstage->adc_reading_offset[2]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 80032a2:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	; 0x22
 80032a6:	b280      	uxth	r0, r0
 80032a8:	1ac0      	subs	r0, r0, r3
 80032aa:	ee07 0a90 	vmov	s15, r0
  *i_b = -(float)(powerstage->adc_reading_raw[1] - powerstage->adc_reading_offset[1]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 80032ae:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  *i_c = -(float)(powerstage->adc_reading_raw[2] - powerstage->adc_reading_offset[2]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 80032b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  *i_b = -(float)(powerstage->adc_reading_raw[1] - powerstage->adc_reading_offset[1]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 80032b6:	ee27 7a66 	vnmul.f32	s14, s14, s13
  *i_c = -(float)(powerstage->adc_reading_raw[2] - powerstage->adc_reading_offset[2]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 80032ba:	ee67 7ae6 	vnmul.f32	s15, s15, s13
  *i_b = -(float)(powerstage->adc_reading_raw[1] - powerstage->adc_reading_offset[1]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 80032be:	ed86 7a00 	vstr	s14, [r6]
  *i_c = -(float)(powerstage->adc_reading_raw[2] - powerstage->adc_reading_offset[2]) * ADC_OPAMP_CURRENT_COEFFICIENT;
 80032c2:	edc5 7a00 	vstr	s15, [r5]
}
 80032c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032c8:	3c898000 	.word	0x3c898000

080032cc <PowerStage_updateBusVoltage>:

void PowerStage_updateBusVoltage(PowerStage *powerstage) {
 80032cc:	b510      	push	{r4, lr}
  powerstage->bus_voltage_measured += 0.1f * ((HAL_ADCEx_InjectedGetValue(powerstage->hadc1, ADC_INJECTED_RANK_2) * ADC_BUS_VOLTAGE_COEFFICIENT) - powerstage->bus_voltage_measured);
 80032ce:	f240 110f 	movw	r1, #271	; 0x10f
void PowerStage_updateBusVoltage(PowerStage *powerstage) {
 80032d2:	4604      	mov	r4, r0
  powerstage->bus_voltage_measured += 0.1f * ((HAL_ADCEx_InjectedGetValue(powerstage->hadc1, ADC_INJECTED_RANK_2) * ADC_BUS_VOLTAGE_COEFFICIENT) - powerstage->bus_voltage_measured);
 80032d4:	6840      	ldr	r0, [r0, #4]
 80032d6:	f000 fd97 	bl	8003e08 <HAL_ADCEx_InjectedGetValue>
 80032da:	ee07 0a10 	vmov	s14, r0
 80032de:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
 80032e2:	eddf 5a07 	vldr	s11, [pc, #28]	; 8003300 <PowerStage_updateBusVoltage+0x34>
 80032e6:	eddf 6a07 	vldr	s13, [pc, #28]	; 8003304 <PowerStage_updateBusVoltage+0x38>
 80032ea:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80032ee:	eeb0 6a67 	vmov.f32	s12, s15
 80032f2:	ee97 6a25 	vfnms.f32	s12, s14, s11
 80032f6:	eee6 7a26 	vfma.f32	s15, s12, s13
 80032fa:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
}
 80032fe:	bd10      	pop	{r4, pc}
 8003300:	3c97cccd 	.word	0x3c97cccd
 8003304:	3dcccccd 	.word	0x3dcccccd

08003308 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003308:	4b0a      	ldr	r3, [pc, #40]	; (8003334 <HAL_MspInit+0x2c>)
 800330a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800330c:	f042 0201 	orr.w	r2, r2, #1
 8003310:	661a      	str	r2, [r3, #96]	; 0x60
 8003312:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8003314:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003316:	f002 0201 	and.w	r2, r2, #1
 800331a:	9200      	str	r2, [sp, #0]
 800331c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800331e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003320:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003324:	659a      	str	r2, [r3, #88]	; 0x58
 8003326:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003328:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800332c:	9301      	str	r3, [sp, #4]
 800332e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003330:	b002      	add	sp, #8
 8003332:	4770      	bx	lr
 8003334:	40021000 	.word	0x40021000

08003338 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003338:	b530      	push	{r4, r5, lr}
 800333a:	4604      	mov	r4, r0
 800333c:	b09b      	sub	sp, #108	; 0x6c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800333e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003340:	2244      	movs	r2, #68	; 0x44
 8003342:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003344:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8003348:	e9cd 1106 	strd	r1, r1, [sp, #24]
 800334c:	9108      	str	r1, [sp, #32]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800334e:	f004 faaf 	bl	80078b0 <memset>
  if(hadc->Instance==ADC1)
 8003352:	6823      	ldr	r3, [r4, #0]
 8003354:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003358:	d004      	beq.n	8003364 <HAL_ADC_MspInit+0x2c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 800335a:	4a35      	ldr	r2, [pc, #212]	; (8003430 <HAL_ADC_MspInit+0xf8>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d045      	beq.n	80033ec <HAL_ADC_MspInit+0xb4>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003360:	b01b      	add	sp, #108	; 0x6c
 8003362:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003364:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003368:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800336c:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800336e:	9209      	str	r2, [sp, #36]	; 0x24
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003370:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003372:	f002 fc25 	bl	8005bc0 <HAL_RCCEx_PeriphCLKConfig>
 8003376:	2800      	cmp	r0, #0
 8003378:	d153      	bne.n	8003422 <HAL_ADC_MspInit+0xea>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800337a:	4a2e      	ldr	r2, [pc, #184]	; (8003434 <HAL_ADC_MspInit+0xfc>)
 800337c:	6813      	ldr	r3, [r2, #0]
 800337e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003380:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003382:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003384:	d109      	bne.n	800339a <HAL_ADC_MspInit+0x62>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003386:	4b2c      	ldr	r3, [pc, #176]	; (8003438 <HAL_ADC_MspInit+0x100>)
 8003388:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800338a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800338e:	64da      	str	r2, [r3, #76]	; 0x4c
 8003390:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003392:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003396:	9300      	str	r3, [sp, #0]
 8003398:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800339a:	4b27      	ldr	r3, [pc, #156]	; (8003438 <HAL_ADC_MspInit+0x100>)
 800339c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800339e:	f042 0201 	orr.w	r2, r2, #1
 80033a2:	64da      	str	r2, [r3, #76]	; 0x4c
 80033a4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80033a6:	f002 0201 	and.w	r2, r2, #1
 80033aa:	9201      	str	r2, [sp, #4]
 80033ac:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80033b0:	f042 0202 	orr.w	r2, r2, #2
 80033b4:	64da      	str	r2, [r3, #76]	; 0x4c
 80033b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033be:	2503      	movs	r5, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c0:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033c2:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80033c4:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033ca:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80033cc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033ce:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d0:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033d2:	f001 fe19 	bl	8005008 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12;
 80033d6:	f241 0302 	movw	r3, #4098	; 0x1002
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033da:	4818      	ldr	r0, [pc, #96]	; (800343c <HAL_ADC_MspInit+0x104>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033dc:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033de:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033e0:	e9cd 3504 	strd	r3, r5, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033e4:	f001 fe10 	bl	8005008 <HAL_GPIO_Init>
}
 80033e8:	b01b      	add	sp, #108	; 0x6c
 80033ea:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80033ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80033f0:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033f4:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80033f6:	9209      	str	r2, [sp, #36]	; 0x24
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80033f8:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033fa:	f002 fbe1 	bl	8005bc0 <HAL_RCCEx_PeriphCLKConfig>
 80033fe:	b998      	cbnz	r0, 8003428 <HAL_ADC_MspInit+0xf0>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003400:	4a0c      	ldr	r2, [pc, #48]	; (8003434 <HAL_ADC_MspInit+0xfc>)
 8003402:	6813      	ldr	r3, [r2, #0]
 8003404:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003406:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003408:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800340a:	d1a9      	bne.n	8003360 <HAL_ADC_MspInit+0x28>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800340c:	4b0a      	ldr	r3, [pc, #40]	; (8003438 <HAL_ADC_MspInit+0x100>)
 800340e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003410:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003414:	64da      	str	r2, [r3, #76]	; 0x4c
 8003416:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003418:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800341c:	9303      	str	r3, [sp, #12]
 800341e:	9b03      	ldr	r3, [sp, #12]
}
 8003420:	e79e      	b.n	8003360 <HAL_ADC_MspInit+0x28>
      Error_Handler();
 8003422:	f7fe fcaf 	bl	8001d84 <Error_Handler>
 8003426:	e7a8      	b.n	800337a <HAL_ADC_MspInit+0x42>
      Error_Handler();
 8003428:	f7fe fcac 	bl	8001d84 <Error_Handler>
 800342c:	e7e8      	b.n	8003400 <HAL_ADC_MspInit+0xc8>
 800342e:	bf00      	nop
 8003430:	50000100 	.word	0x50000100
 8003434:	20000770 	.word	0x20000770
 8003438:	40021000 	.word	0x40021000
 800343c:	48000400 	.word	0x48000400

08003440 <HAL_CORDIC_MspInit>:
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
  if(hcordic->Instance==CORDIC)
 8003440:	4b0a      	ldr	r3, [pc, #40]	; (800346c <HAL_CORDIC_MspInit+0x2c>)
 8003442:	6802      	ldr	r2, [r0, #0]
 8003444:	429a      	cmp	r2, r3
 8003446:	d000      	beq.n	800344a <HAL_CORDIC_MspInit+0xa>
 8003448:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 800344a:	f8d3 2448 	ldr.w	r2, [r3, #1096]	; 0x448
 800344e:	f042 0208 	orr.w	r2, r2, #8
 8003452:	f8c3 2448 	str.w	r2, [r3, #1096]	; 0x448
 8003456:	f503 6380 	add.w	r3, r3, #1024	; 0x400
{
 800345a:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 800345c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800345e:	f003 0308 	and.w	r3, r3, #8
 8003462:	9301      	str	r3, [sp, #4]
 8003464:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }

}
 8003466:	b002      	add	sp, #8
 8003468:	4770      	bx	lr
 800346a:	bf00      	nop
 800346c:	40020c00 	.word	0x40020c00

08003470 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8003470:	b530      	push	{r4, r5, lr}
 8003472:	4604      	mov	r4, r0
 8003474:	b099      	sub	sp, #100	; 0x64
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003476:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003478:	2244      	movs	r2, #68	; 0x44
 800347a:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800347c:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8003480:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8003484:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003486:	f004 fa13 	bl	80078b0 <memset>
  if(hfdcan->Instance==FDCAN1)
 800348a:	4b24      	ldr	r3, [pc, #144]	; (800351c <HAL_FDCAN_MspInit+0xac>)
 800348c:	6822      	ldr	r2, [r4, #0]
 800348e:	429a      	cmp	r2, r3
 8003490:	d001      	beq.n	8003496 <HAL_FDCAN_MspInit+0x26>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8003492:	b019      	add	sp, #100	; 0x64
 8003494:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8003496:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800349a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800349e:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80034a0:	9207      	str	r2, [sp, #28]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80034a2:	9313      	str	r3, [sp, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034a4:	f002 fb8c 	bl	8005bc0 <HAL_RCCEx_PeriphCLKConfig>
 80034a8:	2800      	cmp	r0, #0
 80034aa:	d133      	bne.n	8003514 <HAL_FDCAN_MspInit+0xa4>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80034ac:	4b1c      	ldr	r3, [pc, #112]	; (8003520 <HAL_FDCAN_MspInit+0xb0>)
 80034ae:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80034b0:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80034b4:	659a      	str	r2, [r3, #88]	; 0x58
 80034b6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80034b8:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80034bc:	9200      	str	r2, [sp, #0]
 80034be:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80034c2:	f042 0201 	orr.w	r2, r2, #1
 80034c6:	64da      	str	r2, [r3, #76]	; 0x4c
 80034c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034ca:	f003 0301 	and.w	r3, r3, #1
 80034ce:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80034d0:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034d4:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d6:	2400      	movs	r4, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034dc:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80034de:	2309      	movs	r3, #9
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80034e4:	e9cd 4305 	strd	r4, r3, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034e8:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ea:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034ec:	f001 fd8c 	bl	8005008 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 4, 0);
 80034f0:	4622      	mov	r2, r4
 80034f2:	2104      	movs	r1, #4
 80034f4:	2015      	movs	r0, #21
 80034f6:	f001 f855 	bl	80045a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80034fa:	2015      	movs	r0, #21
 80034fc:	f001 f890 	bl	8004620 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 4, 0);
 8003500:	4622      	mov	r2, r4
 8003502:	2104      	movs	r1, #4
 8003504:	2016      	movs	r0, #22
 8003506:	f001 f84d 	bl	80045a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 800350a:	2016      	movs	r0, #22
 800350c:	f001 f888 	bl	8004620 <HAL_NVIC_EnableIRQ>
}
 8003510:	b019      	add	sp, #100	; 0x64
 8003512:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8003514:	f7fe fc36 	bl	8001d84 <Error_Handler>
 8003518:	e7c8      	b.n	80034ac <HAL_FDCAN_MspInit+0x3c>
 800351a:	bf00      	nop
 800351c:	40006400 	.word	0x40006400
 8003520:	40021000 	.word	0x40021000

08003524 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8003524:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hopamp->Instance==OPAMP1)
 8003526:	6802      	ldr	r2, [r0, #0]
 8003528:	492b      	ldr	r1, [pc, #172]	; (80035d8 <HAL_OPAMP_MspInit+0xb4>)
{
 800352a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800352c:	2300      	movs	r3, #0
  if(hopamp->Instance==OPAMP1)
 800352e:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003530:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8003534:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8003538:	9307      	str	r3, [sp, #28]
  if(hopamp->Instance==OPAMP1)
 800353a:	d007      	beq.n	800354c <HAL_OPAMP_MspInit+0x28>

  /* USER CODE BEGIN OPAMP1_MspInit 1 */

  /* USER CODE END OPAMP1_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP2)
 800353c:	4b27      	ldr	r3, [pc, #156]	; (80035dc <HAL_OPAMP_MspInit+0xb8>)
 800353e:	429a      	cmp	r2, r3
 8003540:	d01c      	beq.n	800357c <HAL_OPAMP_MspInit+0x58>

  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP3)
 8003542:	4b27      	ldr	r3, [pc, #156]	; (80035e0 <HAL_OPAMP_MspInit+0xbc>)
 8003544:	429a      	cmp	r2, r3
 8003546:	d030      	beq.n	80035aa <HAL_OPAMP_MspInit+0x86>
  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 8003548:	b009      	add	sp, #36	; 0x24
 800354a:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800354c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003550:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8003554:	250a      	movs	r5, #10
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003556:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003558:	f042 0201 	orr.w	r2, r2, #1
 800355c:	64da      	str	r2, [r3, #76]	; 0x4c
 800355e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003560:	f003 0301 	and.w	r3, r3, #1
 8003564:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003566:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003568:	a903      	add	r1, sp, #12
 800356a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800356e:	e9cd 5403 	strd	r5, r4, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003572:	9b00      	ldr	r3, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003574:	f001 fd48 	bl	8005008 <HAL_GPIO_Init>
}
 8003578:	b009      	add	sp, #36	; 0x24
 800357a:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800357c:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 8003580:	33fc      	adds	r3, #252	; 0xfc
 8003582:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003584:	f042 0201 	orr.w	r2, r2, #1
 8003588:	64da      	str	r2, [r3, #76]	; 0x4c
 800358a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800358c:	f003 0301 	and.w	r3, r3, #1
 8003590:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003592:	25a0      	movs	r5, #160	; 0xa0
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003594:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003596:	a903      	add	r1, sp, #12
 8003598:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800359c:	e9cd 5403 	strd	r5, r4, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035a0:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035a2:	f001 fd31 	bl	8005008 <HAL_GPIO_Init>
}
 80035a6:	b009      	add	sp, #36	; 0x24
 80035a8:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035aa:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 80035ae:	33f8      	adds	r3, #248	; 0xf8
 80035b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035b2:	480c      	ldr	r0, [pc, #48]	; (80035e4 <HAL_OPAMP_MspInit+0xc0>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035b4:	f042 0202 	orr.w	r2, r2, #2
 80035b8:	64da      	str	r2, [r3, #76]	; 0x4c
 80035ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035bc:	f003 0302 	and.w	r3, r3, #2
 80035c0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 80035c2:	2505      	movs	r5, #5
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80035c4:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035c6:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80035c8:	e9cd 5403 	strd	r5, r4, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035cc:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035ce:	f001 fd1b 	bl	8005008 <HAL_GPIO_Init>
}
 80035d2:	b009      	add	sp, #36	; 0x24
 80035d4:	bd30      	pop	{r4, r5, pc}
 80035d6:	bf00      	nop
 80035d8:	40010300 	.word	0x40010300
 80035dc:	40010304 	.word	0x40010304
 80035e0:	40010308 	.word	0x40010308
 80035e4:	48000400 	.word	0x48000400

080035e8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80035e8:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI1)
 80035ea:	4a1c      	ldr	r2, [pc, #112]	; (800365c <HAL_SPI_MspInit+0x74>)
 80035ec:	6801      	ldr	r1, [r0, #0]
{
 80035ee:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035f0:	2300      	movs	r3, #0
  if(hspi->Instance==SPI1)
 80035f2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035f4:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80035f8:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80035fc:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI1)
 80035fe:	d001      	beq.n	8003604 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003600:	b009      	add	sp, #36	; 0x24
 8003602:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003604:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003608:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800360c:	2402      	movs	r4, #2
    __HAL_RCC_SPI1_CLK_ENABLE();
 800360e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003610:	4813      	ldr	r0, [pc, #76]	; (8003660 <HAL_SPI_MspInit+0x78>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003612:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003616:	661a      	str	r2, [r3, #96]	; 0x60
 8003618:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800361a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800361e:	9201      	str	r2, [sp, #4]
 8003620:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003622:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003624:	4322      	orrs	r2, r4
 8003626:	64da      	str	r2, [r3, #76]	; 0x4c
 8003628:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800362a:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800362c:	4023      	ands	r3, r4
 800362e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003630:	2505      	movs	r5, #5
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003632:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8003634:	2328      	movs	r3, #40	; 0x28
 8003636:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003638:	e9cd 4506 	strd	r4, r5, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800363c:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800363e:	f001 fce3 	bl	8005008 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003642:	2210      	movs	r2, #16
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003644:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003646:	4806      	ldr	r0, [pc, #24]	; (8003660 <HAL_SPI_MspInit+0x78>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003648:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800364a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800364c:	e9cd 2403 	strd	r2, r4, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003650:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003654:	f001 fcd8 	bl	8005008 <HAL_GPIO_Init>
}
 8003658:	b009      	add	sp, #36	; 0x24
 800365a:	bd30      	pop	{r4, r5, pc}
 800365c:	40013000 	.word	0x40013000
 8003660:	48000400 	.word	0x48000400

08003664 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003664:	b500      	push	{lr}
  if(htim_base->Instance==TIM1)
 8003666:	4a23      	ldr	r2, [pc, #140]	; (80036f4 <HAL_TIM_Base_MspInit+0x90>)
 8003668:	6803      	ldr	r3, [r0, #0]
 800366a:	4293      	cmp	r3, r2
{
 800366c:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM1)
 800366e:	d015      	beq.n	800369c <HAL_TIM_Base_MspInit+0x38>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8003670:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003674:	d027      	beq.n	80036c6 <HAL_TIM_Base_MspInit+0x62>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8003676:	4a20      	ldr	r2, [pc, #128]	; (80036f8 <HAL_TIM_Base_MspInit+0x94>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d002      	beq.n	8003682 <HAL_TIM_Base_MspInit+0x1e>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800367c:	b005      	add	sp, #20
 800367e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003682:	4b1e      	ldr	r3, [pc, #120]	; (80036fc <HAL_TIM_Base_MspInit+0x98>)
 8003684:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003686:	f042 0210 	orr.w	r2, r2, #16
 800368a:	659a      	str	r2, [r3, #88]	; 0x58
 800368c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800368e:	f003 0310 	and.w	r3, r3, #16
 8003692:	9303      	str	r3, [sp, #12]
 8003694:	9b03      	ldr	r3, [sp, #12]
}
 8003696:	b005      	add	sp, #20
 8003698:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 800369c:	4b17      	ldr	r3, [pc, #92]	; (80036fc <HAL_TIM_Base_MspInit+0x98>)
 800369e:	6e19      	ldr	r1, [r3, #96]	; 0x60
 80036a0:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80036a4:	6619      	str	r1, [r3, #96]	; 0x60
 80036a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036ac:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 80036ae:	2019      	movs	r0, #25
 80036b0:	2200      	movs	r2, #0
 80036b2:	2101      	movs	r1, #1
    __HAL_RCC_TIM1_CLK_ENABLE();
 80036b4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 80036b6:	f000 ff75 	bl	80045a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80036ba:	2019      	movs	r0, #25
}
 80036bc:	b005      	add	sp, #20
 80036be:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80036c2:	f000 bfad 	b.w	8004620 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80036c6:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80036ca:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 80036cc:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80036ce:	f041 0101 	orr.w	r1, r1, #1
 80036d2:	6599      	str	r1, [r3, #88]	; 0x58
 80036d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80036dc:	201c      	movs	r0, #28
 80036de:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 80036e0:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80036e2:	f000 ff5f 	bl	80045a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80036e6:	201c      	movs	r0, #28
}
 80036e8:	b005      	add	sp, #20
 80036ea:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80036ee:	f000 bf97 	b.w	8004620 <HAL_NVIC_EnableIRQ>
 80036f2:	bf00      	nop
 80036f4:	40012c00 	.word	0x40012c00
 80036f8:	40001000 	.word	0x40001000
 80036fc:	40021000 	.word	0x40021000

08003700 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM3)
 8003700:	4b09      	ldr	r3, [pc, #36]	; (8003728 <HAL_TIM_PWM_MspInit+0x28>)
 8003702:	6802      	ldr	r2, [r0, #0]
 8003704:	429a      	cmp	r2, r3
 8003706:	d000      	beq.n	800370a <HAL_TIM_PWM_MspInit+0xa>
 8003708:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800370a:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
{
 800370e:	b082      	sub	sp, #8
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003710:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003712:	f042 0202 	orr.w	r2, r2, #2
 8003716:	659a      	str	r2, [r3, #88]	; 0x58
 8003718:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	9301      	str	r3, [sp, #4]
 8003720:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003722:	b002      	add	sp, #8
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	40000400 	.word	0x40000400

0800372c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800372c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 800372e:	6803      	ldr	r3, [r0, #0]
 8003730:	4a2d      	ldr	r2, [pc, #180]	; (80037e8 <HAL_TIM_MspPostInit+0xbc>)
{
 8003732:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003734:	2400      	movs	r4, #0
  if(htim->Instance==TIM1)
 8003736:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003738:	e9cd 4403 	strd	r4, r4, [sp, #12]
 800373c:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8003740:	9407      	str	r4, [sp, #28]
  if(htim->Instance==TIM1)
 8003742:	d004      	beq.n	800374e <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM3)
 8003744:	4a29      	ldr	r2, [pc, #164]	; (80037ec <HAL_TIM_MspPostInit+0xc0>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d037      	beq.n	80037ba <HAL_TIM_MspPostInit+0x8e>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800374a:	b008      	add	sp, #32
 800374c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800374e:	4b28      	ldr	r3, [pc, #160]	; (80037f0 <HAL_TIM_MspPostInit+0xc4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003750:	4828      	ldr	r0, [pc, #160]	; (80037f4 <HAL_TIM_MspPostInit+0xc8>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003752:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003754:	2502      	movs	r5, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003756:	432a      	orrs	r2, r5
 8003758:	64da      	str	r2, [r3, #76]	; 0x4c
 800375a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800375c:	402a      	ands	r2, r5
 800375e:	9200      	str	r2, [sp, #0]
 8003760:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003762:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003764:	f042 0201 	orr.w	r2, r2, #1
 8003768:	64da      	str	r2, [r3, #76]	; 0x4c
 800376a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800376c:	9504      	str	r5, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800376e:	f003 0301 	and.w	r3, r3, #1
 8003772:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003774:	2606      	movs	r6, #6
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003776:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8003778:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800377c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800377e:	9607      	str	r6, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003780:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003782:	f001 fc41 	bl	8005008 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003786:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800378a:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800378c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800378e:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003790:	4818      	ldr	r0, [pc, #96]	; (80037f4 <HAL_TIM_MspPostInit+0xc8>)
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8003792:	e9cd 4306 	strd	r4, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003796:	e9cd 5404 	strd	r5, r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800379a:	f001 fc35 	bl	8005008 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800379e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037a2:	a903      	add	r1, sp, #12
 80037a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a8:	e9cd 5404 	strd	r5, r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80037ac:	e9cd 4606 	strd	r4, r6, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80037b0:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037b2:	f001 fc29 	bl	8005008 <HAL_GPIO_Init>
}
 80037b6:	b008      	add	sp, #32
 80037b8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037ba:	4b0d      	ldr	r3, [pc, #52]	; (80037f0 <HAL_TIM_MspPostInit+0xc4>)
 80037bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80037be:	f042 0201 	orr.w	r2, r2, #1
 80037c2:	64da      	str	r2, [r3, #76]	; 0x4c
 80037c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037c6:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037ca:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037cc:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80037ce:	2550      	movs	r5, #80	; 0x50
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037d0:	a903      	add	r1, sp, #12
 80037d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037d6:	e9cd 5403 	strd	r5, r4, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037da:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80037dc:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037de:	f001 fc13 	bl	8005008 <HAL_GPIO_Init>
}
 80037e2:	b008      	add	sp, #32
 80037e4:	bd70      	pop	{r4, r5, r6, pc}
 80037e6:	bf00      	nop
 80037e8:	40012c00 	.word	0x40012c00
 80037ec:	40000400 	.word	0x40000400
 80037f0:	40021000 	.word	0x40021000
 80037f4:	48000400 	.word	0x48000400

080037f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80037f8:	b530      	push	{r4, r5, lr}
 80037fa:	4604      	mov	r4, r0
 80037fc:	b099      	sub	sp, #100	; 0x64
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037fe:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003800:	2244      	movs	r2, #68	; 0x44
 8003802:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003804:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8003808:	e9cd 1104 	strd	r1, r1, [sp, #16]
 800380c:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800380e:	f004 f84f 	bl	80078b0 <memset>
  if(huart->Instance==USART3)
 8003812:	4b19      	ldr	r3, [pc, #100]	; (8003878 <HAL_UART_MspInit+0x80>)
 8003814:	6822      	ldr	r2, [r4, #0]
 8003816:	429a      	cmp	r2, r3
 8003818:	d001      	beq.n	800381e <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800381a:	b019      	add	sp, #100	; 0x64
 800381c:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800381e:	2304      	movs	r3, #4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003820:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003822:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003824:	f002 f9cc 	bl	8005bc0 <HAL_RCCEx_PeriphCLKConfig>
 8003828:	bb10      	cbnz	r0, 8003870 <HAL_UART_MspInit+0x78>
    __HAL_RCC_USART3_CLK_ENABLE();
 800382a:	4b14      	ldr	r3, [pc, #80]	; (800387c <HAL_UART_MspInit+0x84>)
 800382c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800382e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003832:	659a      	str	r2, [r3, #88]	; 0x58
 8003834:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003836:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800383a:	9200      	str	r2, [sp, #0]
 800383c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800383e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003840:	f042 0202 	orr.w	r2, r2, #2
 8003844:	64da      	str	r2, [r3, #76]	; 0x4c
 8003846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003848:	f44f 6040 	mov.w	r0, #3072	; 0xc00
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800384c:	f003 0302 	and.w	r3, r3, #2
 8003850:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003852:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003854:	9002      	str	r0, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003856:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003858:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800385a:	4809      	ldr	r0, [pc, #36]	; (8003880 <HAL_UART_MspInit+0x88>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800385c:	9d01      	ldr	r5, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800385e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003860:	e9cd 2403 	strd	r2, r4, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003864:	e9cd 4305 	strd	r4, r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003868:	f001 fbce 	bl	8005008 <HAL_GPIO_Init>
}
 800386c:	b019      	add	sp, #100	; 0x64
 800386e:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8003870:	f7fe fa88 	bl	8001d84 <Error_Handler>
 8003874:	e7d9      	b.n	800382a <HAL_UART_MspInit+0x32>
 8003876:	bf00      	nop
 8003878:	40004800 	.word	0x40004800
 800387c:	40021000 	.word	0x40021000
 8003880:	48000400 	.word	0x48000400

08003884 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003884:	e7fe      	b.n	8003884 <NMI_Handler>
 8003886:	bf00      	nop

08003888 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003888:	e7fe      	b.n	8003888 <HardFault_Handler>
 800388a:	bf00      	nop

0800388c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800388c:	e7fe      	b.n	800388c <MemManage_Handler>
 800388e:	bf00      	nop

08003890 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003890:	e7fe      	b.n	8003890 <BusFault_Handler>
 8003892:	bf00      	nop

08003894 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003894:	e7fe      	b.n	8003894 <UsageFault_Handler>
 8003896:	bf00      	nop

08003898 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop

0800389c <DebugMon_Handler>:
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop

080038a0 <PendSV_Handler>:
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop

080038a4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038a4:	f000 b8de 	b.w	8003a64 <HAL_IncTick>

080038a8 <FDCAN1_IT0_IRQHandler>:
void FDCAN1_IT0_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80038a8:	4801      	ldr	r0, [pc, #4]	; (80038b0 <FDCAN1_IT0_IRQHandler+0x8>)
 80038aa:	f001 b98b 	b.w	8004bc4 <HAL_FDCAN_IRQHandler>
 80038ae:	bf00      	nop
 80038b0:	20000434 	.word	0x20000434

080038b4 <FDCAN1_IT1_IRQHandler>:
 80038b4:	4801      	ldr	r0, [pc, #4]	; (80038bc <FDCAN1_IT1_IRQHandler+0x8>)
 80038b6:	f001 b985 	b.w	8004bc4 <HAL_FDCAN_IRQHandler>
 80038ba:	bf00      	nop
 80038bc:	20000434 	.word	0x20000434

080038c0 <TIM1_UP_TIM16_IRQHandler>:
void TIM1_UP_TIM16_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80038c0:	4801      	ldr	r0, [pc, #4]	; (80038c8 <TIM1_UP_TIM16_IRQHandler+0x8>)
 80038c2:	f003 b887 	b.w	80069d4 <HAL_TIM_IRQHandler>
 80038c6:	bf00      	nop
 80038c8:	200005b0 	.word	0x200005b0

080038cc <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80038cc:	4801      	ldr	r0, [pc, #4]	; (80038d4 <TIM2_IRQHandler+0x8>)
 80038ce:	f003 b881 	b.w	80069d4 <HAL_TIM_IRQHandler>
 80038d2:	bf00      	nop
 80038d4:	200005fc 	.word	0x200005fc

080038d8 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80038d8:	2001      	movs	r0, #1
 80038da:	4770      	bx	lr

080038dc <_kill>:

int _kill(int pid, int sig)
{
 80038dc:	b508      	push	{r3, lr}
	errno = EINVAL;
 80038de:	f003 ffbd 	bl	800785c <__errno>
 80038e2:	2316      	movs	r3, #22
 80038e4:	6003      	str	r3, [r0, #0]
	return -1;
}
 80038e6:	f04f 30ff 	mov.w	r0, #4294967295
 80038ea:	bd08      	pop	{r3, pc}

080038ec <_exit>:

void _exit (int status)
{
 80038ec:	b508      	push	{r3, lr}
	errno = EINVAL;
 80038ee:	f003 ffb5 	bl	800785c <__errno>
 80038f2:	2316      	movs	r3, #22
 80038f4:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 80038f6:	e7fe      	b.n	80038f6 <_exit+0xa>

080038f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80038f8:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038fa:	1e16      	subs	r6, r2, #0
 80038fc:	dd07      	ble.n	800390e <_read+0x16>
 80038fe:	460c      	mov	r4, r1
 8003900:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8003902:	f3af 8000 	nop.w
 8003906:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800390a:	42a5      	cmp	r5, r4
 800390c:	d1f9      	bne.n	8003902 <_read+0xa>
	}

return len;
}
 800390e:	4630      	mov	r0, r6
 8003910:	bd70      	pop	{r4, r5, r6, pc}
 8003912:	bf00      	nop

08003914 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003914:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003916:	1e16      	subs	r6, r2, #0
 8003918:	dd07      	ble.n	800392a <_write+0x16>
 800391a:	460c      	mov	r4, r1
 800391c:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 800391e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003922:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003926:	42a5      	cmp	r5, r4
 8003928:	d1f9      	bne.n	800391e <_write+0xa>
	}
	return len;
}
 800392a:	4630      	mov	r0, r6
 800392c:	bd70      	pop	{r4, r5, r6, pc}
 800392e:	bf00      	nop

08003930 <_close>:

int _close(int file)
{
	return -1;
}
 8003930:	f04f 30ff 	mov.w	r0, #4294967295
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop

08003938 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003938:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800393c:	604b      	str	r3, [r1, #4]
	return 0;
}
 800393e:	2000      	movs	r0, #0
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop

08003944 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003944:	2001      	movs	r0, #1
 8003946:	4770      	bx	lr

08003948 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003948:	2000      	movs	r0, #0
 800394a:	4770      	bx	lr

0800394c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800394c:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800394e:	4c0c      	ldr	r4, [pc, #48]	; (8003980 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003950:	4b0c      	ldr	r3, [pc, #48]	; (8003984 <_sbrk+0x38>)
 8003952:	490d      	ldr	r1, [pc, #52]	; (8003988 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 8003954:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003956:	1a59      	subs	r1, r3, r1
  if (NULL == __sbrk_heap_end)
 8003958:	b12a      	cbz	r2, 8003966 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800395a:	4410      	add	r0, r2
 800395c:	4288      	cmp	r0, r1
 800395e:	d807      	bhi.n	8003970 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8003960:	6020      	str	r0, [r4, #0]

  return (void *)prev_heap_end;
}
 8003962:	4610      	mov	r0, r2
 8003964:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8003966:	4a09      	ldr	r2, [pc, #36]	; (800398c <_sbrk+0x40>)
 8003968:	6022      	str	r2, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800396a:	4410      	add	r0, r2
 800396c:	4288      	cmp	r0, r1
 800396e:	d9f7      	bls.n	8003960 <_sbrk+0x14>
    errno = ENOMEM;
 8003970:	f003 ff74 	bl	800785c <__errno>
 8003974:	230c      	movs	r3, #12
    return (void *)-1;
 8003976:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 800397a:	6003      	str	r3, [r0, #0]
}
 800397c:	4610      	mov	r0, r2
 800397e:	bd10      	pop	{r4, pc}
 8003980:	20000774 	.word	0x20000774
 8003984:	20008000 	.word	0x20008000
 8003988:	00000400 	.word	0x00000400
 800398c:	20000790 	.word	0x20000790

08003990 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003990:	4a03      	ldr	r2, [pc, #12]	; (80039a0 <SystemInit+0x10>)
 8003992:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003996:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800399a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800399e:	4770      	bx	lr
 80039a0:	e000ed00 	.word	0xe000ed00

080039a4 <Reset_Handler>:
*/

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:  ldr   r0, =_estack
 80039a4:	480d      	ldr	r0, [pc, #52]	; (80039dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80039a6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80039a8:	480d      	ldr	r0, [pc, #52]	; (80039e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80039aa:	490e      	ldr	r1, [pc, #56]	; (80039e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80039ac:	4a0e      	ldr	r2, [pc, #56]	; (80039e8 <LoopForever+0xe>)
  movs r3, #0
 80039ae:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80039b0:	e002      	b.n	80039b8 <LoopCopyDataInit>

080039b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80039b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80039b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80039b6:	3304      	adds	r3, #4

080039b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80039b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80039ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80039bc:	d3f9      	bcc.n	80039b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80039be:	4a0b      	ldr	r2, [pc, #44]	; (80039ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80039c0:	4c0b      	ldr	r4, [pc, #44]	; (80039f0 <LoopForever+0x16>)
  movs r3, #0
 80039c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80039c4:	e001      	b.n	80039ca <LoopFillZerobss>

080039c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80039c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80039c8:	3204      	adds	r2, #4

080039ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80039ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80039cc:	d3fb      	bcc.n	80039c6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80039ce:	f7ff ffdf 	bl	8003990 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80039d2:	f003 ff49 	bl	8007868 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80039d6:	f7fd fe9b 	bl	8001710 <main>

080039da <LoopForever>:

LoopForever:
    b LoopForever
 80039da:	e7fe      	b.n	80039da <LoopForever>
Reset_Handler:  ldr   r0, =_estack
 80039dc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80039e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80039e4:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 80039e8:	0800bc7c 	.word	0x0800bc7c
  ldr r2, =_sbss
 80039ec:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 80039f0:	2000078c 	.word	0x2000078c

080039f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80039f4:	e7fe      	b.n	80039f4 <ADC1_2_IRQHandler>
	...

080039f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039f8:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 80039fa:	4b0f      	ldr	r3, [pc, #60]	; (8003a38 <HAL_InitTick+0x40>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	b90b      	cbnz	r3, 8003a04 <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8003a00:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8003a02:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003a04:	490d      	ldr	r1, [pc, #52]	; (8003a3c <HAL_InitTick+0x44>)
 8003a06:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003a0a:	4605      	mov	r5, r0
 8003a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a10:	6808      	ldr	r0, [r1, #0]
 8003a12:	fbb0 f0f3 	udiv	r0, r0, r3
 8003a16:	f000 fe11 	bl	800463c <HAL_SYSTICK_Config>
 8003a1a:	4604      	mov	r4, r0
 8003a1c:	2800      	cmp	r0, #0
 8003a1e:	d1ef      	bne.n	8003a00 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a20:	2d0f      	cmp	r5, #15
 8003a22:	d8ed      	bhi.n	8003a00 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a24:	4602      	mov	r2, r0
 8003a26:	4629      	mov	r1, r5
 8003a28:	f04f 30ff 	mov.w	r0, #4294967295
 8003a2c:	f000 fdba 	bl	80045a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003a30:	4b03      	ldr	r3, [pc, #12]	; (8003a40 <HAL_InitTick+0x48>)
 8003a32:	4620      	mov	r0, r4
 8003a34:	601d      	str	r5, [r3, #0]
}
 8003a36:	bd38      	pop	{r3, r4, r5, pc}
 8003a38:	20000004 	.word	0x20000004
 8003a3c:	20000000 	.word	0x20000000
 8003a40:	20000008 	.word	0x20000008

08003a44 <HAL_Init>:
{
 8003a44:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a46:	2003      	movs	r0, #3
 8003a48:	f000 fd9a 	bl	8004580 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003a4c:	200f      	movs	r0, #15
 8003a4e:	f7ff ffd3 	bl	80039f8 <HAL_InitTick>
 8003a52:	b110      	cbz	r0, 8003a5a <HAL_Init+0x16>
    status = HAL_ERROR;
 8003a54:	2401      	movs	r4, #1
}
 8003a56:	4620      	mov	r0, r4
 8003a58:	bd10      	pop	{r4, pc}
 8003a5a:	4604      	mov	r4, r0
    HAL_MspInit();
 8003a5c:	f7ff fc54 	bl	8003308 <HAL_MspInit>
}
 8003a60:	4620      	mov	r0, r4
 8003a62:	bd10      	pop	{r4, pc}

08003a64 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003a64:	4a03      	ldr	r2, [pc, #12]	; (8003a74 <HAL_IncTick+0x10>)
 8003a66:	4904      	ldr	r1, [pc, #16]	; (8003a78 <HAL_IncTick+0x14>)
 8003a68:	6813      	ldr	r3, [r2, #0]
 8003a6a:	6809      	ldr	r1, [r1, #0]
 8003a6c:	440b      	add	r3, r1
 8003a6e:	6013      	str	r3, [r2, #0]
}
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	20000778 	.word	0x20000778
 8003a78:	20000004 	.word	0x20000004

08003a7c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003a7c:	4b01      	ldr	r3, [pc, #4]	; (8003a84 <HAL_GetTick+0x8>)
 8003a7e:	6818      	ldr	r0, [r3, #0]
}
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	20000778 	.word	0x20000778

08003a88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a88:	b538      	push	{r3, r4, r5, lr}
 8003a8a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003a8c:	f7ff fff6 	bl	8003a7c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a90:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8003a92:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8003a94:	d002      	beq.n	8003a9c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a96:	4b04      	ldr	r3, [pc, #16]	; (8003aa8 <HAL_Delay+0x20>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a9c:	f7ff ffee 	bl	8003a7c <HAL_GetTick>
 8003aa0:	1b43      	subs	r3, r0, r5
 8003aa2:	42a3      	cmp	r3, r4
 8003aa4:	d3fa      	bcc.n	8003a9c <HAL_Delay+0x14>
  {
  }
}
 8003aa6:	bd38      	pop	{r3, r4, r5, pc}
 8003aa8:	20000004 	.word	0x20000004

08003aac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003aac:	b530      	push	{r4, r5, lr}
 8003aae:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003ab4:	2800      	cmp	r0, #0
 8003ab6:	f000 80c9 	beq.w	8003c4c <HAL_ADC_Init+0x1a0>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003aba:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8003abc:	4604      	mov	r4, r0
 8003abe:	2d00      	cmp	r5, #0
 8003ac0:	f000 8092 	beq.w	8003be8 <HAL_ADC_Init+0x13c>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003ac4:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003ac6:	6893      	ldr	r3, [r2, #8]
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	d505      	bpl.n	8003ad8 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003acc:	6893      	ldr	r3, [r2, #8]
 8003ace:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003ad2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003ad6:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003ad8:	6893      	ldr	r3, [r2, #8]
 8003ada:	00dd      	lsls	r5, r3, #3
 8003adc:	d419      	bmi.n	8003b12 <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ade:	4b70      	ldr	r3, [pc, #448]	; (8003ca0 <HAL_ADC_Init+0x1f4>)
 8003ae0:	4870      	ldr	r0, [pc, #448]	; (8003ca4 <HAL_ADC_Init+0x1f8>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8003ae4:	6891      	ldr	r1, [r2, #8]
 8003ae6:	099b      	lsrs	r3, r3, #6
 8003ae8:	fba0 0303 	umull	r0, r3, r0, r3
 8003aec:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8003af0:	099b      	lsrs	r3, r3, #6
 8003af2:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8003af6:	3301      	adds	r3, #1
 8003af8:	005b      	lsls	r3, r3, #1
 8003afa:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003afe:	6091      	str	r1, [r2, #8]
 8003b00:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003b02:	9b01      	ldr	r3, [sp, #4]
 8003b04:	b12b      	cbz	r3, 8003b12 <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8003b06:	9b01      	ldr	r3, [sp, #4]
 8003b08:	3b01      	subs	r3, #1
 8003b0a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003b0c:	9b01      	ldr	r3, [sp, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1f9      	bne.n	8003b06 <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003b12:	6893      	ldr	r3, [r2, #8]
 8003b14:	00d8      	lsls	r0, r3, #3
 8003b16:	d459      	bmi.n	8003bcc <HAL_ADC_Init+0x120>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b18:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003b1a:	f043 0310 	orr.w	r3, r3, #16
 8003b1e:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b20:	6e23      	ldr	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8003b22:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b24:	4303      	orrs	r3, r0
 8003b26:	6623      	str	r3, [r4, #96]	; 0x60
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003b28:	6893      	ldr	r3, [r2, #8]
 8003b2a:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003b2e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003b30:	d153      	bne.n	8003bda <HAL_ADC_Init+0x12e>
 8003b32:	06d9      	lsls	r1, r3, #27
 8003b34:	d451      	bmi.n	8003bda <HAL_ADC_Init+0x12e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b36:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003b38:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003b3c:	f043 0302 	orr.w	r3, r3, #2
 8003b40:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b42:	6893      	ldr	r3, [r2, #8]
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b44:	07db      	lsls	r3, r3, #31
 8003b46:	d40e      	bmi.n	8003b66 <HAL_ADC_Init+0xba>
 8003b48:	4b57      	ldr	r3, [pc, #348]	; (8003ca8 <HAL_ADC_Init+0x1fc>)
 8003b4a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8003b4e:	6889      	ldr	r1, [r1, #8]
 8003b50:	689b      	ldr	r3, [r3, #8]
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003b52:	430b      	orrs	r3, r1
 8003b54:	07dd      	lsls	r5, r3, #31
 8003b56:	d406      	bmi.n	8003b66 <HAL_ADC_Init+0xba>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003b58:	4954      	ldr	r1, [pc, #336]	; (8003cac <HAL_ADC_Init+0x200>)
 8003b5a:	6865      	ldr	r5, [r4, #4]
 8003b5c:	688b      	ldr	r3, [r1, #8]
 8003b5e:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8003b62:	432b      	orrs	r3, r5
 8003b64:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 8003b66:	68e5      	ldr	r5, [r4, #12]
 8003b68:	6be3      	ldr	r3, [r4, #60]	; 0x3c
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003b6a:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 8003b6e:	432b      	orrs	r3, r5
 8003b70:	68a5      	ldr	r5, [r4, #8]
 8003b72:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003b74:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003b76:	2901      	cmp	r1, #1
                hadc->Init.DataAlign                                                   |
 8003b78:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003b7c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003b80:	d05f      	beq.n	8003c42 <HAL_ADC_Init+0x196>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b82:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003b84:	b121      	cbz	r1, 8003b90 <HAL_ADC_Init+0xe4>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8003b86:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003b88:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003b8c:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003b8e:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003b90:	68d5      	ldr	r5, [r2, #12]
 8003b92:	4947      	ldr	r1, [pc, #284]	; (8003cb0 <HAL_ADC_Init+0x204>)
 8003b94:	4029      	ands	r1, r5
 8003b96:	430b      	orrs	r3, r1
 8003b98:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003b9a:	6913      	ldr	r3, [r2, #16]
 8003b9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003b9e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003ba2:	430b      	orrs	r3, r1
 8003ba4:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ba6:	6893      	ldr	r3, [r2, #8]
 8003ba8:	0759      	lsls	r1, r3, #29
 8003baa:	d523      	bpl.n	8003bf4 <HAL_ADC_Init+0x148>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003bac:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003bae:	6963      	ldr	r3, [r4, #20]
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d04e      	beq.n	8003c52 <HAL_ADC_Init+0x1a6>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003bb4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003bb6:	f023 030f 	bic.w	r3, r3, #15
 8003bba:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003bbc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003bbe:	f023 0303 	bic.w	r3, r3, #3
 8003bc2:	f043 0301 	orr.w	r3, r3, #1
 8003bc6:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8003bc8:	b003      	add	sp, #12
 8003bca:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003bcc:	6893      	ldr	r3, [r2, #8]
 8003bce:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003bd2:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003bd6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003bd8:	d0ab      	beq.n	8003b32 <HAL_ADC_Init+0x86>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bda:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8003bdc:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bde:	f043 0310 	orr.w	r3, r3, #16
 8003be2:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8003be4:	b003      	add	sp, #12
 8003be6:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8003be8:	f7ff fba6 	bl	8003338 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003bec:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8003bee:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8003bf2:	e767      	b.n	8003ac4 <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003bf4:	6893      	ldr	r3, [r2, #8]
 8003bf6:	071b      	lsls	r3, r3, #28
 8003bf8:	d4d9      	bmi.n	8003bae <HAL_ADC_Init+0x102>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003bfa:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003bfc:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003c00:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003c02:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003c06:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003c08:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003c0c:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003c10:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 8003c12:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003c14:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003c16:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8003c18:	bb19      	cbnz	r1, 8003c62 <HAL_ADC_Init+0x1b6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003c1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c1e:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003c20:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8003c24:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003c28:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003c2c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8003c30:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d021      	beq.n	8003c7c <HAL_ADC_Init+0x1d0>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003c38:	6913      	ldr	r3, [r2, #16]
 8003c3a:	f023 0301 	bic.w	r3, r3, #1
 8003c3e:	6113      	str	r3, [r2, #16]
 8003c40:	e7b5      	b.n	8003bae <HAL_ADC_Init+0x102>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003c42:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003c44:	3901      	subs	r1, #1
 8003c46:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8003c4a:	e79a      	b.n	8003b82 <HAL_ADC_Init+0xd6>
    return HAL_ERROR;
 8003c4c:	2001      	movs	r0, #1
}
 8003c4e:	b003      	add	sp, #12
 8003c50:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003c52:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003c54:	6a23      	ldr	r3, [r4, #32]
 8003c56:	f021 010f 	bic.w	r1, r1, #15
 8003c5a:	3b01      	subs	r3, #1
 8003c5c:	430b      	orrs	r3, r1
 8003c5e:	6313      	str	r3, [r2, #48]	; 0x30
 8003c60:	e7ac      	b.n	8003bbc <HAL_ADC_Init+0x110>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003c62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c66:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003c68:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8003c6c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003c70:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003c74:	430b      	orrs	r3, r1
 8003c76:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8003c7a:	e7d9      	b.n	8003c30 <HAL_ADC_Init+0x184>
        MODIFY_REG(hadc->Instance->CFGR2,
 8003c7c:	6911      	ldr	r1, [r2, #16]
 8003c7e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003c80:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8003c82:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 8003c86:	f021 0104 	bic.w	r1, r1, #4
 8003c8a:	432b      	orrs	r3, r5
 8003c8c:	430b      	orrs	r3, r1
 8003c8e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8003c90:	430b      	orrs	r3, r1
 8003c92:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003c94:	430b      	orrs	r3, r1
 8003c96:	f043 0301 	orr.w	r3, r3, #1
 8003c9a:	6113      	str	r3, [r2, #16]
 8003c9c:	e787      	b.n	8003bae <HAL_ADC_Init+0x102>
 8003c9e:	bf00      	nop
 8003ca0:	20000000 	.word	0x20000000
 8003ca4:	053e2d63 	.word	0x053e2d63
 8003ca8:	50000100 	.word	0x50000100
 8003cac:	50000300 	.word	0x50000300
 8003cb0:	fff04007 	.word	0xfff04007

08003cb4 <ADC_Enable>:

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003cb4:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003cb6:	689a      	ldr	r2, [r3, #8]
 8003cb8:	07d2      	lsls	r2, r2, #31
 8003cba:	d501      	bpl.n	8003cc0 <ADC_Enable+0xc>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003cbc:	2000      	movs	r0, #0
}
 8003cbe:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003cc0:	6899      	ldr	r1, [r3, #8]
 8003cc2:	4a18      	ldr	r2, [pc, #96]	; (8003d24 <ADC_Enable+0x70>)
 8003cc4:	4211      	tst	r1, r2
{
 8003cc6:	b570      	push	{r4, r5, r6, lr}
 8003cc8:	4606      	mov	r6, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003cca:	d008      	beq.n	8003cde <ADC_Enable+0x2a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ccc:	6df3      	ldr	r3, [r6, #92]	; 0x5c
 8003cce:	f043 0310 	orr.w	r3, r3, #16
 8003cd2:	65f3      	str	r3, [r6, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cd4:	6e33      	ldr	r3, [r6, #96]	; 0x60
          return HAL_ERROR;
 8003cd6:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cd8:	4303      	orrs	r3, r0
 8003cda:	6633      	str	r3, [r6, #96]	; 0x60
}
 8003cdc:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8003cde:	689a      	ldr	r2, [r3, #8]
 8003ce0:	4d11      	ldr	r5, [pc, #68]	; (8003d28 <ADC_Enable+0x74>)
 8003ce2:	402a      	ands	r2, r5
 8003ce4:	f042 0201 	orr.w	r2, r2, #1
 8003ce8:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8003cea:	f7ff fec7 	bl	8003a7c <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003cee:	6833      	ldr	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8003cf0:	4604      	mov	r4, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	07d0      	lsls	r0, r2, #31
 8003cf6:	d413      	bmi.n	8003d20 <ADC_Enable+0x6c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003cf8:	689a      	ldr	r2, [r3, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003cfa:	07d1      	lsls	r1, r2, #31
 8003cfc:	d404      	bmi.n	8003d08 <ADC_Enable+0x54>
  MODIFY_REG(ADCx->CR,
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	402a      	ands	r2, r5
 8003d02:	f042 0201 	orr.w	r2, r2, #1
 8003d06:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003d08:	f7ff feb8 	bl	8003a7c <HAL_GetTick>
 8003d0c:	1b03      	subs	r3, r0, r4
 8003d0e:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003d10:	6833      	ldr	r3, [r6, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003d12:	d9ee      	bls.n	8003cf2 <ADC_Enable+0x3e>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	07d2      	lsls	r2, r2, #31
 8003d18:	d5d8      	bpl.n	8003ccc <ADC_Enable+0x18>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	07d0      	lsls	r0, r2, #31
 8003d1e:	d5eb      	bpl.n	8003cf8 <ADC_Enable+0x44>
  return HAL_OK;
 8003d20:	2000      	movs	r0, #0
}
 8003d22:	bd70      	pop	{r4, r5, r6, pc}
 8003d24:	8000003f 	.word	0x8000003f
 8003d28:	7fffffc0 	.word	0x7fffffc0

08003d2c <HAL_ADCEx_InjectedStart>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
{
 8003d2c:	b538      	push	{r3, r4, r5, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003d2e:	4a34      	ldr	r2, [pc, #208]	; (8003e00 <HAL_ADCEx_InjectedStart+0xd4>)
#endif

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003d30:	6803      	ldr	r3, [r0, #0]
 8003d32:	6895      	ldr	r5, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003d34:	689a      	ldr	r2, [r3, #8]
 8003d36:	0711      	lsls	r1, r2, #28
 8003d38:	d43a      	bmi.n	8003db0 <HAL_ADCEx_InjectedStart+0x84>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8003d3a:	68da      	ldr	r2, [r3, #12]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8003d3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d3e:	f413 7fc0 	tst.w	r3, #384	; 0x180
 8003d42:	4604      	mov	r4, r0
 8003d44:	d036      	beq.n	8003db4 <HAL_ADCEx_InjectedStart+0x88>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
      return HAL_ERROR;
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8003d46:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d030      	beq.n	8003db0 <HAL_ADCEx_InjectedStart+0x84>
 8003d4e:	2301      	movs	r3, #1
 8003d50:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003d54:	4620      	mov	r0, r4
 8003d56:	f7ff ffad 	bl	8003cb4 <ADC_Enable>

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003d5a:	2800      	cmp	r0, #0
 8003d5c:	d132      	bne.n	8003dc4 <HAL_ADCEx_InjectedStart+0x98>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8003d5e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003d60:	05da      	lsls	r2, r3, #23
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003d62:	bf49      	itett	mi
 8003d64:	6e23      	ldrmi	r3, [r4, #96]	; 0x60
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8003d66:	6620      	strpl	r0, [r4, #96]	; 0x60
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003d68:	f023 0308 	bicmi.w	r3, r3, #8
 8003d6c:	6623      	strmi	r3, [r4, #96]	; 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8003d6e:	6de3      	ldr	r3, [r4, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003d70:	6822      	ldr	r2, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8003d72:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003d76:	f023 0301 	bic.w	r3, r3, #1
 8003d7a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003d7e:	65e3      	str	r3, [r4, #92]	; 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003d80:	4b20      	ldr	r3, [pc, #128]	; (8003e04 <HAL_ADCEx_InjectedStart+0xd8>)
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d022      	beq.n	8003dcc <HAL_ADCEx_InjectedStart+0xa0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003d86:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003d88:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003d8c:	65e3      	str	r3, [r4, #92]	; 0x5c
      }
#endif

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8003d8e:	2160      	movs	r1, #96	; 0x60

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003d90:	2300      	movs	r3, #0
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8003d92:	6011      	str	r1, [r2, #0]
      __HAL_UNLOCK(hadc);
 8003d94:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8003d98:	68d3      	ldr	r3, [r2, #12]
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8003d9a:	019b      	lsls	r3, r3, #6
 8003d9c:	d407      	bmi.n	8003dae <HAL_ADCEx_InjectedStart+0x82>
  MODIFY_REG(ADCx->CR,
 8003d9e:	6893      	ldr	r3, [r2, #8]
 8003da0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003da4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003da8:	f043 0308 	orr.w	r3, r3, #8
 8003dac:	6093      	str	r3, [r2, #8]
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 8003dae:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8003db0:	2002      	movs	r0, #2
}
 8003db2:	bd38      	pop	{r3, r4, r5, pc}
        && (tmp_config_injected_queue == 0UL)
 8003db4:	2a00      	cmp	r2, #0
 8003db6:	dbc6      	blt.n	8003d46 <HAL_ADCEx_InjectedStart+0x1a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003db8:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003dba:	f043 0320 	orr.w	r3, r3, #32
      return HAL_ERROR;
 8003dbe:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003dc0:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8003dc2:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_UNLOCK(hadc);
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
}
 8003dca:	bd38      	pop	{r3, r4, r5, pc}
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003dcc:	f015 051f 	ands.w	r5, r5, #31
 8003dd0:	d00d      	beq.n	8003dee <HAL_ADCEx_InjectedStart+0xc2>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8003dd2:	2360      	movs	r3, #96	; 0x60
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003dd4:	3d06      	subs	r5, #6
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8003dd6:	6013      	str	r3, [r2, #0]
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003dd8:	2d01      	cmp	r5, #1
      __HAL_UNLOCK(hadc);
 8003dda:	f04f 0300 	mov.w	r3, #0
 8003dde:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003de2:	d9d9      	bls.n	8003d98 <HAL_ADCEx_InjectedStart+0x6c>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003de4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003de6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003dea:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8003dec:	bd38      	pop	{r3, r4, r5, pc}
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003dee:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003df0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003df4:	65e3      	str	r3, [r4, #92]	; 0x5c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8003df6:	2360      	movs	r3, #96	; 0x60
 8003df8:	6013      	str	r3, [r2, #0]
      __HAL_UNLOCK(hadc);
 8003dfa:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003dfe:	e7cb      	b.n	8003d98 <HAL_ADCEx_InjectedStart+0x6c>
 8003e00:	50000300 	.word	0x50000300
 8003e04:	50000100 	.word	0x50000100

08003e08 <HAL_ADCEx_InjectedGetValue>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Get ADC converted value */
  switch (InjectedRank)
 8003e08:	f240 2315 	movw	r3, #533	; 0x215
 8003e0c:	4299      	cmp	r1, r3
 8003e0e:	d00b      	beq.n	8003e28 <HAL_ADCEx_InjectedGetValue+0x20>
 8003e10:	f240 331b 	movw	r3, #795	; 0x31b
 8003e14:	4299      	cmp	r1, r3
 8003e16:	d00f      	beq.n	8003e38 <HAL_ADCEx_InjectedGetValue+0x30>
 8003e18:	f240 130f 	movw	r3, #271	; 0x10f
 8003e1c:	4299      	cmp	r1, r3
 8003e1e:	d007      	beq.n	8003e30 <HAL_ADCEx_InjectedGetValue+0x28>
    case ADC_INJECTED_RANK_2:
      tmp_jdr = hadc->Instance->JDR2;
      break;
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8003e20:	6803      	ldr	r3, [r0, #0]
 8003e22:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
      break;
  }

  /* Return ADC converted value */
  return tmp_jdr;
}
 8003e26:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR3;
 8003e28:	6803      	ldr	r3, [r0, #0]
 8003e2a:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
      break;
 8003e2e:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR2;
 8003e30:	6803      	ldr	r3, [r0, #0]
 8003e32:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
      break;
 8003e36:	4770      	bx	lr
      tmp_jdr = hadc->Instance->JDR4;
 8003e38:	6803      	ldr	r3, [r0, #0]
 8003e3a:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
      break;
 8003e3e:	4770      	bx	lr

08003e40 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8003e40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e44:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
{
 8003e48:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 8003e4a:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8003e4c:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0;
 8003e4e:	9201      	str	r2, [sp, #4]
  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003e50:	6942      	ldr	r2, [r0, #20]
  __HAL_LOCK(hadc);
 8003e52:	f000 8166 	beq.w	8004122 <HAL_ADCEx_InjectedConfigChannel+0x2e2>
 8003e56:	2301      	movs	r3, #1
 8003e58:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8003e5c:	b1e2      	cbz	r2, 8003e98 <HAL_ADCEx_InjectedConfigChannel+0x58>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 8003e5e:	6a0b      	ldr	r3, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d019      	beq.n	8003e98 <HAL_ADCEx_InjectedConfigChannel+0x58>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8003e64:	6e84      	ldr	r4, [r0, #104]	; 0x68
 8003e66:	2c00      	cmp	r4, #0
 8003e68:	f040 8119 	bne.w	800409e <HAL_ADCEx_InjectedConfigChannel+0x25e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003e6c:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8003e6e:	2a00      	cmp	r2, #0
 8003e70:	f000 8222 	beq.w	80042b8 <HAL_ADCEx_InjectedConfigChannel+0x478>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8003e74:	1e5d      	subs	r5, r3, #1
 8003e76:	6acc      	ldr	r4, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8003e78:	f002 037c 	and.w	r3, r2, #124	; 0x7c
 8003e7c:	432b      	orrs	r3, r5
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8003e7e:	4323      	orrs	r3, r4
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8003e80:	e9d1 2400 	ldrd	r2, r4, [r1]

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8003e84:	6685      	str	r5, [r0, #104]	; 0x68
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8003e86:	f004 051f 	and.w	r5, r4, #31
 8003e8a:	f3c2 6484 	ubfx	r4, r2, #26, #5
 8003e8e:	40ac      	lsls	r4, r5

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8003e90:	431c      	orrs	r4, r3
 8003e92:	6644      	str	r4, [r0, #100]	; 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8003e94:	6803      	ldr	r3, [r0, #0]
 8003e96:	e005      	b.n	8003ea4 <HAL_ADCEx_InjectedConfigChannel+0x64>
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003e98:	684b      	ldr	r3, [r1, #4]
 8003e9a:	2b09      	cmp	r3, #9
 8003e9c:	f000 80eb 	beq.w	8004076 <HAL_ADCEx_InjectedConfigChannel+0x236>
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8003ea0:	680a      	ldr	r2, [r1, #0]
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8003ea2:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003ea4:	689c      	ldr	r4, [r3, #8]
 8003ea6:	0727      	lsls	r7, r4, #28
 8003ea8:	d410      	bmi.n	8003ecc <HAL_ADCEx_InjectedConfigChannel+0x8c>
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8003eaa:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 8003eae:	2c00      	cmp	r4, #0
 8003eb0:	f040 80d8 	bne.w	8004064 <HAL_ADCEx_InjectedConfigChannel+0x224>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8003eb4:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
 8003eb8:	68dd      	ldr	r5, [r3, #12]
 8003eba:	f891 6026 	ldrb.w	r6, [r1, #38]	; 0x26
 8003ebe:	0524      	lsls	r4, r4, #20
 8003ec0:	f425 1540 	bic.w	r5, r5, #3145728	; 0x300000
 8003ec4:	ea44 5446 	orr.w	r4, r4, r6, lsl #21
 8003ec8:	432c      	orrs	r4, r5
 8003eca:	60dc      	str	r4, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ecc:	689c      	ldr	r4, [r3, #8]
 8003ece:	f014 0404 	ands.w	r4, r4, #4
 8003ed2:	d058      	beq.n	8003f86 <HAL_ADCEx_InjectedConfigChannel+0x146>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003ed4:	689c      	ldr	r4, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ed6:	2400      	movs	r4, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003ed8:	689d      	ldr	r5, [r3, #8]
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003eda:	07ee      	lsls	r6, r5, #31
 8003edc:	d40c      	bmi.n	8003ef8 <HAL_ADCEx_InjectedConfigChannel+0xb8>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8003ede:	4dac      	ldr	r5, [pc, #688]	; (8004190 <HAL_ADCEx_InjectedConfigChannel+0x350>)
 8003ee0:	68ce      	ldr	r6, [r1, #12]
 8003ee2:	42ae      	cmp	r6, r5
 8003ee4:	f000 8100 	beq.w	80040e8 <HAL_ADCEx_InjectedConfigChannel+0x2a8>
    CLEAR_BIT(ADCx->DIFSEL,
 8003ee8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003eec:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003ef0:	ea21 0105 	bic.w	r1, r1, r5
 8003ef4:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8003ef8:	49a6      	ldr	r1, [pc, #664]	; (8004194 <HAL_ADCEx_InjectedConfigChannel+0x354>)
 8003efa:	420a      	tst	r2, r1
 8003efc:	d019      	beq.n	8003f32 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003efe:	4ea6      	ldr	r6, [pc, #664]	; (8004198 <HAL_ADCEx_InjectedConfigChannel+0x358>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8003f00:	4da6      	ldr	r5, [pc, #664]	; (800419c <HAL_ADCEx_InjectedConfigChannel+0x35c>)
 8003f02:	68b1      	ldr	r1, [r6, #8]
 8003f04:	42aa      	cmp	r2, r5
 8003f06:	f001 77e0 	and.w	r7, r1, #29360128	; 0x1c00000
 8003f0a:	d019      	beq.n	8003f40 <HAL_ADCEx_InjectedConfigChannel+0x100>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003f0c:	4da4      	ldr	r5, [pc, #656]	; (80041a0 <HAL_ADCEx_InjectedConfigChannel+0x360>)
 8003f0e:	42aa      	cmp	r2, r5
 8003f10:	d016      	beq.n	8003f40 <HAL_ADCEx_InjectedConfigChannel+0x100>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8003f12:	4da4      	ldr	r5, [pc, #656]	; (80041a4 <HAL_ADCEx_InjectedConfigChannel+0x364>)
 8003f14:	42aa      	cmp	r2, r5
 8003f16:	f040 810d 	bne.w	8004134 <HAL_ADCEx_InjectedConfigChannel+0x2f4>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003f1a:	01cd      	lsls	r5, r1, #7
 8003f1c:	d409      	bmi.n	8003f32 <HAL_ADCEx_InjectedConfigChannel+0xf2>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f1e:	4aa2      	ldr	r2, [pc, #648]	; (80041a8 <HAL_ADCEx_InjectedConfigChannel+0x368>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d006      	beq.n	8003f32 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003f24:	68b3      	ldr	r3, [r6, #8]
 8003f26:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8003f2a:	431f      	orrs	r7, r3
 8003f2c:	f047 7780 	orr.w	r7, r7, #16777216	; 0x1000000
 8003f30:	60b7      	str	r7, [r6, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f32:	2300      	movs	r3, #0
 8003f34:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8003f38:	4620      	mov	r0, r4
 8003f3a:	b002      	add	sp, #8
 8003f3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003f40:	020a      	lsls	r2, r1, #8
 8003f42:	d4f6      	bmi.n	8003f32 <HAL_ADCEx_InjectedConfigChannel+0xf2>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f44:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f48:	d1f3      	bne.n	8003f32 <HAL_ADCEx_InjectedConfigChannel+0xf2>
 8003f4a:	4a93      	ldr	r2, [pc, #588]	; (8004198 <HAL_ADCEx_InjectedConfigChannel+0x358>)
 8003f4c:	6893      	ldr	r3, [r2, #8]
 8003f4e:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8003f52:	431f      	orrs	r7, r3
 8003f54:	f447 0700 	orr.w	r7, r7, #8388608	; 0x800000
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8003f58:	4b94      	ldr	r3, [pc, #592]	; (80041ac <HAL_ADCEx_InjectedConfigChannel+0x36c>)
 8003f5a:	6097      	str	r7, [r2, #8]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a94      	ldr	r2, [pc, #592]	; (80041b0 <HAL_ADCEx_InjectedConfigChannel+0x370>)
 8003f60:	099b      	lsrs	r3, r3, #6
 8003f62:	fba2 2303 	umull	r2, r3, r2, r3
 8003f66:	099b      	lsrs	r3, r3, #6
 8003f68:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	3318      	adds	r3, #24
 8003f70:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8003f72:	9b01      	ldr	r3, [sp, #4]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d0dc      	beq.n	8003f32 <HAL_ADCEx_InjectedConfigChannel+0xf2>
          wait_loop_index--;
 8003f78:	9b01      	ldr	r3, [sp, #4]
 8003f7a:	3b01      	subs	r3, #1
 8003f7c:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8003f7e:	9b01      	ldr	r3, [sp, #4]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1f9      	bne.n	8003f78 <HAL_ADCEx_InjectedConfigChannel+0x138>
 8003f84:	e7d5      	b.n	8003f32 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003f86:	689d      	ldr	r5, [r3, #8]
 8003f88:	f015 0508 	ands.w	r5, r5, #8
 8003f8c:	d1a4      	bne.n	8003ed8 <HAL_ADCEx_InjectedConfigChannel+0x98>
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8003f8e:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8003f90:	2c00      	cmp	r4, #0
 8003f92:	f040 809a 	bne.w	80040ca <HAL_ADCEx_InjectedConfigChannel+0x28a>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8003f96:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 8003f9a:	2c01      	cmp	r4, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003f9c:	68dc      	ldr	r4, [r3, #12]
 8003f9e:	bf0c      	ite	eq
 8003fa0:	f044 7400 	orreq.w	r4, r4, #33554432	; 0x2000000
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003fa4:	f024 7400 	bicne.w	r4, r4, #33554432	; 0x2000000
 8003fa8:	60dc      	str	r4, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003faa:	2400      	movs	r4, #0
    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8003fac:	f891 6030 	ldrb.w	r6, [r1, #48]	; 0x30
 8003fb0:	2e01      	cmp	r6, #1
      MODIFY_REG(hadc->Instance->CFGR2,
 8003fb2:	691e      	ldr	r6, [r3, #16]
    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8003fb4:	f000 80e0 	beq.w	8004178 <HAL_ADCEx_InjectedConfigChannel+0x338>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8003fb8:	f026 0602 	bic.w	r6, r6, #2
 8003fbc:	611e      	str	r6, [r3, #16]
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003fbe:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003fc0:	0dd7      	lsrs	r7, r2, #23
 8003fc2:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
 8003fc6:	f007 0704 	and.w	r7, r7, #4
  MODIFY_REG(*preg,
 8003fca:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8003fce:	f000 80c4 	beq.w	800415a <HAL_ADCEx_InjectedConfigChannel+0x31a>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003fd2:	f103 0c14 	add.w	ip, r3, #20
  MODIFY_REG(*preg,
 8003fd6:	f04f 0e07 	mov.w	lr, #7
 8003fda:	4096      	lsls	r6, r2
 8003fdc:	fa0e fe02 	lsl.w	lr, lr, r2
 8003fe0:	f857 200c 	ldr.w	r2, [r7, ip]
 8003fe4:	ea22 020e 	bic.w	r2, r2, lr
 8003fe8:	4316      	orrs	r6, r2
 8003fea:	f847 600c 	str.w	r6, [r7, ip]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003fee:	695a      	ldr	r2, [r3, #20]
 8003ff0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003ff4:	615a      	str	r2, [r3, #20]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8003ff6:	690f      	ldr	r7, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8003ff8:	68de      	ldr	r6, [r3, #12]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8003ffa:	2f04      	cmp	r7, #4
 8003ffc:	f000 80e0 	beq.w	80041c0 <HAL_ADCEx_InjectedConfigChannel+0x380>
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004000:	f3c6 06c1 	ubfx	r6, r6, #3, #2
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004004:	f103 0260 	add.w	r2, r3, #96	; 0x60
 8004008:	ea4f 0e46 	mov.w	lr, r6, lsl #1
  MODIFY_REG(*preg,
 800400c:	680e      	ldr	r6, [r1, #0]
 800400e:	f852 8027 	ldr.w	r8, [r2, r7, lsl #2]
 8004012:	f006 4cf8 	and.w	ip, r6, #2080374784	; 0x7c000000
 8004016:	4e67      	ldr	r6, [pc, #412]	; (80041b4 <HAL_ADCEx_InjectedConfigChannel+0x374>)
 8004018:	ea08 0606 	and.w	r6, r8, r6
 800401c:	ea4c 0c06 	orr.w	ip, ip, r6
 8004020:	694e      	ldr	r6, [r1, #20]
 8004022:	fa06 f60e 	lsl.w	r6, r6, lr
 8004026:	ea46 060c 	orr.w	r6, r6, ip
 800402a:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 800402e:	f842 6027 	str.w	r6, [r2, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004032:	f8d1 c010 	ldr.w	ip, [r1, #16]
  MODIFY_REG(*preg,
 8004036:	698f      	ldr	r7, [r1, #24]
 8004038:	f852 602c 	ldr.w	r6, [r2, ip, lsl #2]
 800403c:	f026 7680 	bic.w	r6, r6, #16777216	; 0x1000000
 8004040:	433e      	orrs	r6, r7
 8004042:	f842 602c 	str.w	r6, [r2, ip, lsl #2]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8004046:	7f0e      	ldrb	r6, [r1, #28]
 8004048:	690f      	ldr	r7, [r1, #16]
 800404a:	2e01      	cmp	r6, #1
  MODIFY_REG(*preg,
 800404c:	f852 6027 	ldr.w	r6, [r2, r7, lsl #2]
 8004050:	bf08      	it	eq
 8004052:	f04f 7500 	moveq.w	r5, #33554432	; 0x2000000
 8004056:	f026 7600 	bic.w	r6, r6, #33554432	; 0x2000000
 800405a:	4335      	orrs	r5, r6
 800405c:	f842 5027 	str.w	r5, [r2, r7, lsl #2]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8004060:	680a      	ldr	r2, [r1, #0]
}
 8004062:	e739      	b.n	8003ed8 <HAL_ADCEx_InjectedConfigChannel+0x98>
      MODIFY_REG(hadc->Instance->CFGR,
 8004064:	68dc      	ldr	r4, [r3, #12]
 8004066:	f891 5026 	ldrb.w	r5, [r1, #38]	; 0x26
 800406a:	f424 1440 	bic.w	r4, r4, #3145728	; 0x300000
 800406e:	ea44 5445 	orr.w	r4, r4, r5, lsl #21
 8004072:	60dc      	str	r4, [r3, #12]
 8004074:	e72a      	b.n	8003ecc <HAL_ADCEx_InjectedConfigChannel+0x8c>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004076:	6a8b      	ldr	r3, [r1, #40]	; 0x28
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004078:	680a      	ldr	r2, [r1, #0]
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800407a:	2b00      	cmp	r3, #0
 800407c:	d056      	beq.n	800412c <HAL_ADCEx_InjectedConfigChannel+0x2ec>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800407e:	6acc      	ldr	r4, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004080:	f003 037c 	and.w	r3, r3, #124	; 0x7c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004084:	0c55      	lsrs	r5, r2, #17
 8004086:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 800408a:	4323      	orrs	r3, r4
 800408c:	431d      	orrs	r5, r3
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 800408e:	6803      	ldr	r3, [r0, #0]
 8004090:	4e49      	ldr	r6, [pc, #292]	; (80041b8 <HAL_ADCEx_InjectedConfigChannel+0x378>)
 8004092:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8004094:	4034      	ands	r4, r6
 8004096:	432c      	orrs	r4, r5
 8004098:	64dc      	str	r4, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 800409a:	6645      	str	r5, [r0, #100]	; 0x64
 800409c:	e702      	b.n	8003ea4 <HAL_ADCEx_InjectedConfigChannel+0x64>
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 800409e:	680a      	ldr	r2, [r1, #0]
 80040a0:	684b      	ldr	r3, [r1, #4]
 80040a2:	f3c2 6584 	ubfx	r5, r2, #26, #5
 80040a6:	f003 031f 	and.w	r3, r3, #31
 80040aa:	409d      	lsls	r5, r3
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 80040ac:	6e43      	ldr	r3, [r0, #100]	; 0x64
    hadc->InjectionConfig.ChannelCount--;
 80040ae:	3c01      	subs	r4, #1
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 80040b0:	431d      	orrs	r5, r3
    hadc->InjectionConfig.ChannelCount--;
 80040b2:	6684      	str	r4, [r0, #104]	; 0x68
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80040b4:	6803      	ldr	r3, [r0, #0]
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 80040b6:	6645      	str	r5, [r0, #100]	; 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80040b8:	2c00      	cmp	r4, #0
 80040ba:	f47f aef3 	bne.w	8003ea4 <HAL_ADCEx_InjectedConfigChannel+0x64>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80040be:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80040c0:	4e3d      	ldr	r6, [pc, #244]	; (80041b8 <HAL_ADCEx_InjectedConfigChannel+0x378>)
 80040c2:	4034      	ands	r4, r6
 80040c4:	4325      	orrs	r5, r4
 80040c6:	64dd      	str	r5, [r3, #76]	; 0x4c
 80040c8:	e6ec      	b.n	8003ea4 <HAL_ADCEx_InjectedConfigChannel+0x64>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 80040ca:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 80040cc:	2c00      	cmp	r4, #0
 80040ce:	f43f af62 	beq.w	8003f96 <HAL_ADCEx_InjectedConfigChannel+0x156>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80040d2:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
 80040d6:	2c01      	cmp	r4, #1
 80040d8:	f000 815c 	beq.w	8004394 <HAL_ADCEx_InjectedConfigChannel+0x554>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80040dc:	68dc      	ldr	r4, [r3, #12]
 80040de:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
 80040e2:	60dc      	str	r4, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040e4:	462c      	mov	r4, r5
 80040e6:	e761      	b.n	8003fac <HAL_ADCEx_InjectedConfigChannel+0x16c>
    SET_BIT(ADCx->DIFSEL,
 80040e8:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
 80040ec:	f3c2 0612 	ubfx	r6, r2, #0, #19
 80040f0:	4335      	orrs	r5, r6
 80040f2:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80040f6:	2e00      	cmp	r6, #0
 80040f8:	f040 80a7 	bne.w	800424a <HAL_ADCEx_InjectedConfigChannel+0x40a>
 80040fc:	0e92      	lsrs	r2, r2, #26
 80040fe:	1c55      	adds	r5, r2, #1
 8004100:	f005 0c1f 	and.w	ip, r5, #31
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004104:	f1bc 0f09 	cmp.w	ip, #9
 8004108:	f200 80d9 	bhi.w	80042be <HAL_ADCEx_InjectedConfigChannel+0x47e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 800410c:	06ad      	lsls	r5, r5, #26
 800410e:	2201      	movs	r2, #1
 8004110:	fa02 f20c 	lsl.w	r2, r2, ip
 8004114:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004118:	4315      	orrs	r5, r2
 800411a:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 800411e:	0512      	lsls	r2, r2, #20
 8004120:	e0db      	b.n	80042da <HAL_ADCEx_InjectedConfigChannel+0x49a>
  __HAL_LOCK(hadc);
 8004122:	2402      	movs	r4, #2
}
 8004124:	4620      	mov	r0, r4
 8004126:	b002      	add	sp, #8
 8004128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 800412c:	0c55      	lsrs	r5, r2, #17
 800412e:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 8004132:	e7ac      	b.n	800408e <HAL_ADCEx_InjectedConfigChannel+0x24e>
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8004134:	4d21      	ldr	r5, [pc, #132]	; (80041bc <HAL_ADCEx_InjectedConfigChannel+0x37c>)
 8004136:	42aa      	cmp	r2, r5
 8004138:	f47f aefb 	bne.w	8003f32 <HAL_ADCEx_InjectedConfigChannel+0xf2>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800413c:	0249      	lsls	r1, r1, #9
 800413e:	f53f aef8 	bmi.w	8003f32 <HAL_ADCEx_InjectedConfigChannel+0xf2>
      if (ADC_VREFINT_INSTANCE(hadc))
 8004142:	4a19      	ldr	r2, [pc, #100]	; (80041a8 <HAL_ADCEx_InjectedConfigChannel+0x368>)
 8004144:	4293      	cmp	r3, r2
 8004146:	f43f aef4 	beq.w	8003f32 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800414a:	68b3      	ldr	r3, [r6, #8]
 800414c:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8004150:	431f      	orrs	r7, r3
 8004152:	f447 0780 	orr.w	r7, r7, #4194304	; 0x400000
 8004156:	60b7      	str	r7, [r6, #8]
}
 8004158:	e6eb      	b.n	8003f32 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800415a:	f103 0614 	add.w	r6, r3, #20
  MODIFY_REG(*preg,
 800415e:	f04f 0c07 	mov.w	ip, #7
 8004162:	fa0c fc02 	lsl.w	ip, ip, r2
 8004166:	59ba      	ldr	r2, [r7, r6]
 8004168:	ea22 020c 	bic.w	r2, r2, ip
 800416c:	51ba      	str	r2, [r7, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800416e:	695a      	ldr	r2, [r3, #20]
 8004170:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004174:	615a      	str	r2, [r3, #20]
}
 8004176:	e73e      	b.n	8003ff6 <HAL_ADCEx_InjectedConfigChannel+0x1b6>
      MODIFY_REG(hadc->Instance->CFGR2,
 8004178:	f426 7cff 	bic.w	ip, r6, #510	; 0x1fe
 800417c:	e9d1 670d 	ldrd	r6, r7, [r1, #52]	; 0x34
 8004180:	433e      	orrs	r6, r7
 8004182:	ea46 060c 	orr.w	r6, r6, ip
 8004186:	f046 0602 	orr.w	r6, r6, #2
 800418a:	611e      	str	r6, [r3, #16]
 800418c:	e717      	b.n	8003fbe <HAL_ADCEx_InjectedConfigChannel+0x17e>
 800418e:	bf00      	nop
 8004190:	407f0000 	.word	0x407f0000
 8004194:	80080000 	.word	0x80080000
 8004198:	50000300 	.word	0x50000300
 800419c:	c3210000 	.word	0xc3210000
 80041a0:	90c00010 	.word	0x90c00010
 80041a4:	c7520000 	.word	0xc7520000
 80041a8:	50000100 	.word	0x50000100
 80041ac:	20000000 	.word	0x20000000
 80041b0:	053e2d63 	.word	0x053e2d63
 80041b4:	03fff000 	.word	0x03fff000
 80041b8:	04104000 	.word	0x04104000
 80041bc:	cb840000 	.word	0xcb840000
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80041c0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80041c2:	680a      	ldr	r2, [r1, #0]
 80041c4:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 80041c6:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80041ca:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80041ce:	2e00      	cmp	r6, #0
 80041d0:	f000 809a 	beq.w	8004308 <HAL_ADCEx_InjectedConfigChannel+0x4c8>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d4:	fa92 f6a2 	rbit	r6, r2
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80041d8:	b126      	cbz	r6, 80041e4 <HAL_ADCEx_InjectedConfigChannel+0x3a4>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80041da:	fab6 f686 	clz	r6, r6
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80041de:	42b5      	cmp	r5, r6
 80041e0:	f000 80dd 	beq.w	800439e <HAL_ADCEx_InjectedConfigChannel+0x55e>
 80041e4:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 80041e6:	6e5e      	ldr	r6, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041e8:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80041ec:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80041f0:	f103 0c64 	add.w	ip, r3, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f4:	fa92 f7a2 	rbit	r7, r2
  if (value == 0U)
 80041f8:	b127      	cbz	r7, 8004204 <HAL_ADCEx_InjectedConfigChannel+0x3c4>
  return __builtin_clz(value);
 80041fa:	fab7 f787 	clz	r7, r7
 80041fe:	42be      	cmp	r6, r7
 8004200:	f000 80e2 	beq.w	80043c8 <HAL_ADCEx_InjectedConfigChannel+0x588>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004204:	68ae      	ldr	r6, [r5, #8]
 8004206:	68ae      	ldr	r6, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004208:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800420c:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004210:	fa92 f7a2 	rbit	r7, r2
  if (value == 0U)
 8004214:	b127      	cbz	r7, 8004220 <HAL_ADCEx_InjectedConfigChannel+0x3e0>
  return __builtin_clz(value);
 8004216:	fab7 f787 	clz	r7, r7
 800421a:	42be      	cmp	r6, r7
 800421c:	f000 80e7 	beq.w	80043ee <HAL_ADCEx_InjectedConfigChannel+0x5ae>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004220:	68ee      	ldr	r6, [r5, #12]
 8004222:	68ee      	ldr	r6, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004224:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004226:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800422a:	fa92 f7a2 	rbit	r7, r2
  if (value == 0U)
 800422e:	2f00      	cmp	r7, #0
 8004230:	f43f ae52 	beq.w	8003ed8 <HAL_ADCEx_InjectedConfigChannel+0x98>
  return __builtin_clz(value);
 8004234:	fab7 f787 	clz	r7, r7
 8004238:	42b7      	cmp	r7, r6
 800423a:	f47f ae4d 	bne.w	8003ed8 <HAL_ADCEx_InjectedConfigChannel+0x98>
  MODIFY_REG(*preg,
 800423e:	682a      	ldr	r2, [r5, #0]
 8004240:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004244:	602a      	str	r2, [r5, #0]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8004246:	680a      	ldr	r2, [r1, #0]
}
 8004248:	e646      	b.n	8003ed8 <HAL_ADCEx_InjectedConfigChannel+0x98>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800424a:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 800424e:	2d00      	cmp	r5, #0
 8004250:	d07a      	beq.n	8004348 <HAL_ADCEx_InjectedConfigChannel+0x508>
  return __builtin_clz(value);
 8004252:	fab5 f585 	clz	r5, r5
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004256:	3501      	adds	r5, #1
 8004258:	f005 051f 	and.w	r5, r5, #31
 800425c:	2d09      	cmp	r5, #9
 800425e:	d973      	bls.n	8004348 <HAL_ADCEx_InjectedConfigChannel+0x508>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004260:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8004264:	2d00      	cmp	r5, #0
 8004266:	f000 80e0 	beq.w	800442a <HAL_ADCEx_InjectedConfigChannel+0x5ea>
  return __builtin_clz(value);
 800426a:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 800426e:	3501      	adds	r5, #1
 8004270:	06ad      	lsls	r5, r5, #26
 8004272:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004276:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 800427a:	2e00      	cmp	r6, #0
 800427c:	f000 80d3 	beq.w	8004426 <HAL_ADCEx_InjectedConfigChannel+0x5e6>
  return __builtin_clz(value);
 8004280:	fab6 f686 	clz	r6, r6
 8004284:	3601      	adds	r6, #1
 8004286:	f006 061f 	and.w	r6, r6, #31
 800428a:	2701      	movs	r7, #1
 800428c:	fa07 f606 	lsl.w	r6, r7, r6
 8004290:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004292:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8004296:	2a00      	cmp	r2, #0
 8004298:	f000 80c3 	beq.w	8004422 <HAL_ADCEx_InjectedConfigChannel+0x5e2>
  return __builtin_clz(value);
 800429c:	fab2 f282 	clz	r2, r2
 80042a0:	3201      	adds	r2, #1
 80042a2:	f002 061f 	and.w	r6, r2, #31
 80042a6:	f06f 071d 	mvn.w	r7, #29
 80042aa:	2203      	movs	r2, #3
 80042ac:	fb12 7206 	smlabb	r2, r2, r6, r7
 80042b0:	0512      	lsls	r2, r2, #20
 80042b2:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80042b6:	e010      	b.n	80042da <HAL_ADCEx_InjectedConfigChannel+0x49a>
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 80042b8:	3b01      	subs	r3, #1
 80042ba:	461d      	mov	r5, r3
 80042bc:	e5e0      	b.n	8003e80 <HAL_ADCEx_InjectedConfigChannel+0x40>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80042be:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 80042c2:	06ad      	lsls	r5, r5, #26
 80042c4:	3a1e      	subs	r2, #30
 80042c6:	2601      	movs	r6, #1
 80042c8:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80042cc:	0512      	lsls	r2, r2, #20
 80042ce:	fa06 fc0c 	lsl.w	ip, r6, ip
 80042d2:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80042d6:	ea45 050c 	orr.w	r5, r5, ip
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042da:	432a      	orrs	r2, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80042dc:	0dd7      	lsrs	r7, r2, #23
  MODIFY_REG(*preg,
 80042de:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80042e0:	f007 0704 	and.w	r7, r7, #4
 80042e4:	f103 0614 	add.w	r6, r3, #20
  MODIFY_REG(*preg,
 80042e8:	f3c2 5204 	ubfx	r2, r2, #20, #5
 80042ec:	fa05 fc02 	lsl.w	ip, r5, r2
 80042f0:	f04f 0e07 	mov.w	lr, #7
 80042f4:	59bd      	ldr	r5, [r7, r6]
 80042f6:	fa0e f202 	lsl.w	r2, lr, r2
 80042fa:	ea25 0202 	bic.w	r2, r5, r2
 80042fe:	ea42 020c 	orr.w	r2, r2, ip
 8004302:	51ba      	str	r2, [r7, r6]
  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8004304:	680a      	ldr	r2, [r1, #0]
}
 8004306:	e5f7      	b.n	8003ef8 <HAL_ADCEx_InjectedConfigChannel+0xb8>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004308:	f3c2 6784 	ubfx	r7, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800430c:	42bd      	cmp	r5, r7
 800430e:	d046      	beq.n	800439e <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004310:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 8004312:	6e5e      	ldr	r6, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004314:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004318:	f3c6 6684 	ubfx	r6, r6, #26, #5
 800431c:	f103 0c64 	add.w	ip, r3, #100	; 0x64
 8004320:	42be      	cmp	r6, r7
 8004322:	d051      	beq.n	80043c8 <HAL_ADCEx_InjectedConfigChannel+0x588>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004324:	68ae      	ldr	r6, [r5, #8]
 8004326:	68ae      	ldr	r6, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004328:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800432c:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004330:	f3c2 6784 	ubfx	r7, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004334:	42b7      	cmp	r7, r6
 8004336:	d05a      	beq.n	80043ee <HAL_ADCEx_InjectedConfigChannel+0x5ae>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004338:	68ee      	ldr	r6, [r5, #12]
 800433a:	68ee      	ldr	r6, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800433c:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800433e:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004342:	f3c2 6784 	ubfx	r7, r2, #26, #5
 8004346:	e777      	b.n	8004238 <HAL_ADCEx_InjectedConfigChannel+0x3f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004348:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 800434c:	2d00      	cmp	r5, #0
 800434e:	d062      	beq.n	8004416 <HAL_ADCEx_InjectedConfigChannel+0x5d6>
  return __builtin_clz(value);
 8004350:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004354:	3501      	adds	r5, #1
 8004356:	06ad      	lsls	r5, r5, #26
 8004358:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800435c:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8004360:	2e00      	cmp	r6, #0
 8004362:	d056      	beq.n	8004412 <HAL_ADCEx_InjectedConfigChannel+0x5d2>
  return __builtin_clz(value);
 8004364:	fab6 f686 	clz	r6, r6
 8004368:	3601      	adds	r6, #1
 800436a:	f006 061f 	and.w	r6, r6, #31
 800436e:	2701      	movs	r7, #1
 8004370:	fa07 f606 	lsl.w	r6, r7, r6
 8004374:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004376:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800437a:	2a00      	cmp	r2, #0
 800437c:	d04e      	beq.n	800441c <HAL_ADCEx_InjectedConfigChannel+0x5dc>
  return __builtin_clz(value);
 800437e:	fab2 fc82 	clz	ip, r2
 8004382:	f10c 0c01 	add.w	ip, ip, #1
 8004386:	f00c 0c1f 	and.w	ip, ip, #31
 800438a:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 800438e:	ea4f 520c 	mov.w	r2, ip, lsl #20
 8004392:	e7a2      	b.n	80042da <HAL_ADCEx_InjectedConfigChannel+0x49a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004394:	6dc6      	ldr	r6, [r0, #92]	; 0x5c
 8004396:	f046 0620 	orr.w	r6, r6, #32
 800439a:	65c6      	str	r6, [r0, #92]	; 0x5c
        tmp_hal_status = HAL_ERROR;
 800439c:	e606      	b.n	8003fac <HAL_ADCEx_InjectedConfigChannel+0x16c>
  MODIFY_REG(*preg,
 800439e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80043a0:	461d      	mov	r5, r3
 80043a2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80043a6:	f845 2f60 	str.w	r2, [r5, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80043aa:	6e5a      	ldr	r2, [r3, #100]	; 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80043ac:	680a      	ldr	r2, [r1, #0]
 80043ae:	6e5e      	ldr	r6, [r3, #100]	; 0x64
 80043b0:	f3c2 0712 	ubfx	r7, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80043b4:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043b8:	f103 0c64 	add.w	ip, r3, #100	; 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80043bc:	2f00      	cmp	r7, #0
 80043be:	f47f af19 	bne.w	80041f4 <HAL_ADCEx_InjectedConfigChannel+0x3b4>
 80043c2:	f3c2 6784 	ubfx	r7, r2, #26, #5
 80043c6:	e7ab      	b.n	8004320 <HAL_ADCEx_InjectedConfigChannel+0x4e0>
  MODIFY_REG(*preg,
 80043c8:	f8dc 2000 	ldr.w	r2, [ip]
 80043cc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80043d0:	f8cc 2000 	str.w	r2, [ip]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80043d4:	68aa      	ldr	r2, [r5, #8]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80043d6:	680a      	ldr	r2, [r1, #0]
 80043d8:	68ae      	ldr	r6, [r5, #8]
 80043da:	f3c2 0712 	ubfx	r7, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80043de:	f3c6 6684 	ubfx	r6, r6, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043e2:	f105 0c08 	add.w	ip, r5, #8
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80043e6:	2f00      	cmp	r7, #0
 80043e8:	f47f af12 	bne.w	8004210 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
 80043ec:	e7a0      	b.n	8004330 <HAL_ADCEx_InjectedConfigChannel+0x4f0>
  MODIFY_REG(*preg,
 80043ee:	f8dc 2000 	ldr.w	r2, [ip]
 80043f2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80043f6:	f8cc 2000 	str.w	r2, [ip]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80043fa:	68ea      	ldr	r2, [r5, #12]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80043fc:	680a      	ldr	r2, [r1, #0]
 80043fe:	68ee      	ldr	r6, [r5, #12]
 8004400:	f3c2 0712 	ubfx	r7, r2, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004404:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004406:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800440a:	2f00      	cmp	r7, #0
 800440c:	f47f af0d 	bne.w	800422a <HAL_ADCEx_InjectedConfigChannel+0x3ea>
 8004410:	e797      	b.n	8004342 <HAL_ADCEx_InjectedConfigChannel+0x502>
 8004412:	2602      	movs	r6, #2
 8004414:	e7ae      	b.n	8004374 <HAL_ADCEx_InjectedConfigChannel+0x534>
 8004416:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 800441a:	e79f      	b.n	800435c <HAL_ADCEx_InjectedConfigChannel+0x51c>
 800441c:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8004420:	e75b      	b.n	80042da <HAL_ADCEx_InjectedConfigChannel+0x49a>
 8004422:	4a03      	ldr	r2, [pc, #12]	; (8004430 <HAL_ADCEx_InjectedConfigChannel+0x5f0>)
 8004424:	e759      	b.n	80042da <HAL_ADCEx_InjectedConfigChannel+0x49a>
 8004426:	2602      	movs	r6, #2
 8004428:	e732      	b.n	8004290 <HAL_ADCEx_InjectedConfigChannel+0x450>
 800442a:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 800442e:	e722      	b.n	8004276 <HAL_ADCEx_InjectedConfigChannel+0x436>
 8004430:	fe500000 	.word	0xfe500000

08004434 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004434:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004436:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800443a:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 800443c:	2a01      	cmp	r2, #1
{
 800443e:	b09c      	sub	sp, #112	; 0x70
  __HAL_LOCK(hadc);
 8004440:	d04f      	beq.n	80044e2 <HAL_ADCEx_MultiModeConfigChannel+0xae>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004442:	6804      	ldr	r4, [r0, #0]
 8004444:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004446:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8004448:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800444a:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800444e:	9218      	str	r2, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 8004450:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8004454:	9219      	str	r2, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004456:	d008      	beq.n	800446a <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004458:	6dd9      	ldr	r1, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800445a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800445e:	f041 0120 	orr.w	r1, r1, #32
 8004462:	65d9      	str	r1, [r3, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8004464:	b01c      	add	sp, #112	; 0x70
 8004466:	bcf0      	pop	{r4, r5, r6, r7}
 8004468:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800446a:	4a23      	ldr	r2, [pc, #140]	; (80044f8 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 800446c:	6890      	ldr	r0, [r2, #8]
 800446e:	0740      	lsls	r0, r0, #29
 8004470:	d50b      	bpl.n	800448a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004472:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004474:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004476:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 800447a:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800447c:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 800447e:	2200      	movs	r2, #0
 8004480:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8004484:	b01c      	add	sp, #112	; 0x70
 8004486:	bcf0      	pop	{r4, r5, r6, r7}
 8004488:	4770      	bx	lr
 800448a:	68a0      	ldr	r0, [r4, #8]
 800448c:	0746      	lsls	r6, r0, #29
 800448e:	d4f1      	bmi.n	8004474 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004490:	b1d5      	cbz	r5, 80044c8 <HAL_ADCEx_MultiModeConfigChannel+0x94>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004492:	4e1a      	ldr	r6, [pc, #104]	; (80044fc <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004494:	684f      	ldr	r7, [r1, #4]
 8004496:	68b0      	ldr	r0, [r6, #8]
 8004498:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
 800449c:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 80044a0:	4338      	orrs	r0, r7
 80044a2:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 80044a6:	60b0      	str	r0, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80044a8:	68a4      	ldr	r4, [r4, #8]
 80044aa:	6890      	ldr	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80044ac:	4320      	orrs	r0, r4
 80044ae:	f010 0001 	ands.w	r0, r0, #1
 80044b2:	d114      	bne.n	80044de <HAL_ADCEx_MultiModeConfigChannel+0xaa>
        MODIFY_REG(tmpADC_Common->CCR,
 80044b4:	688a      	ldr	r2, [r1, #8]
 80044b6:	4315      	orrs	r5, r2
 80044b8:	68b2      	ldr	r2, [r6, #8]
 80044ba:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 80044be:	f022 020f 	bic.w	r2, r2, #15
 80044c2:	4315      	orrs	r5, r2
 80044c4:	60b5      	str	r5, [r6, #8]
 80044c6:	e7da      	b.n	800447e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80044c8:	4d0c      	ldr	r5, [pc, #48]	; (80044fc <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 80044ca:	68a9      	ldr	r1, [r5, #8]
 80044cc:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 80044d0:	60a9      	str	r1, [r5, #8]
 80044d2:	68a1      	ldr	r1, [r4, #8]
 80044d4:	6890      	ldr	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80044d6:	4308      	orrs	r0, r1
 80044d8:	f010 0001 	ands.w	r0, r0, #1
 80044dc:	d005      	beq.n	80044ea <HAL_ADCEx_MultiModeConfigChannel+0xb6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80044de:	2000      	movs	r0, #0
 80044e0:	e7cd      	b.n	800447e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 80044e2:	2002      	movs	r0, #2
}
 80044e4:	b01c      	add	sp, #112	; 0x70
 80044e6:	bcf0      	pop	{r4, r5, r6, r7}
 80044e8:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80044ea:	68aa      	ldr	r2, [r5, #8]
 80044ec:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 80044f0:	f022 020f 	bic.w	r2, r2, #15
 80044f4:	60aa      	str	r2, [r5, #8]
 80044f6:	e7c2      	b.n	800447e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80044f8:	50000100 	.word	0x50000100
 80044fc:	50000300 	.word	0x50000300

08004500 <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8004500:	b1b0      	cbz	r0, 8004530 <HAL_CORDIC_Init+0x30>
{
 8004502:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8004504:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8004508:	4604      	mov	r4, r0
 800450a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800450e:	b153      	cbz	r3, 8004526 <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004510:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8004512:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004514:	6260      	str	r0, [r4, #36]	; 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 8004516:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hcordic->pOutBuff = NULL;
 800451a:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToGet = 0U;
 800451e:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8004522:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 8004524:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 8004526:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 800452a:	f7fe ff89 	bl	8003440 <HAL_CORDIC_MspInit>
 800452e:	e7ef      	b.n	8004510 <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 8004530:	2001      	movs	r0, #1
}
 8004532:	4770      	bx	lr

08004534 <HAL_CORDIC_Configure>:
  assert_param(IS_CORDIC_NBREAD(sConfig->NbRead));
  assert_param(IS_CORDIC_INSIZE(sConfig->InSize));
  assert_param(IS_CORDIC_OUTSIZE(sConfig->OutSize));

  /* Check handle state is ready */
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 8004534:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8004538:	2a01      	cmp	r2, #1
{
 800453a:	4603      	mov	r3, r0
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 800453c:	d005      	beq.n	800454a <HAL_CORDIC_Configure+0x16>
                sConfig->NbWrite | sConfig->NbRead | sConfig->InSize | sConfig->OutSize));
  }
  else
  {
    /* Set CORDIC error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 800453e:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8004540:	f042 0202 	orr.w	r2, r2, #2

    /* Return error status */
    status = HAL_ERROR;
 8004544:	2001      	movs	r0, #1
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 8004546:	625a      	str	r2, [r3, #36]	; 0x24
  }

  /* Return function status */
  return status;
}
 8004548:	4770      	bx	lr
    MODIFY_REG(hcordic->Instance->CSR,                                                         \
 800454a:	6988      	ldr	r0, [r1, #24]
 800454c:	680a      	ldr	r2, [r1, #0]
{
 800454e:	b410      	push	{r4}
    MODIFY_REG(hcordic->Instance->CSR,                                                         \
 8004550:	684c      	ldr	r4, [r1, #4]
 8004552:	4302      	orrs	r2, r0
 8004554:	6818      	ldr	r0, [r3, #0]
 8004556:	ea42 0304 	orr.w	r3, r2, r4
 800455a:	e9d1 4204 	ldrd	r4, r2, [r1, #16]
 800455e:	4323      	orrs	r3, r4
 8004560:	4313      	orrs	r3, r2
 8004562:	e9d1 2102 	ldrd	r2, r1, [r1, #8]
 8004566:	6804      	ldr	r4, [r0, #0]
 8004568:	4313      	orrs	r3, r2
 800456a:	4a04      	ldr	r2, [pc, #16]	; (800457c <HAL_CORDIC_Configure+0x48>)
 800456c:	430b      	orrs	r3, r1
 800456e:	4022      	ands	r2, r4
 8004570:	4313      	orrs	r3, r2
 8004572:	6003      	str	r3, [r0, #0]
}
 8004574:	f85d 4b04 	ldr.w	r4, [sp], #4
  HAL_StatusTypeDef status = HAL_OK;
 8004578:	2000      	movs	r0, #0
}
 800457a:	4770      	bx	lr
 800457c:	ff87f800 	.word	0xff87f800

08004580 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004580:	4907      	ldr	r1, [pc, #28]	; (80045a0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8004582:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004584:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004586:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800458a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800458e:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004590:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004592:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004596:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800459a:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop
 80045a0:	e000ed00 	.word	0xe000ed00

080045a4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80045a4:	4b1c      	ldr	r3, [pc, #112]	; (8004618 <HAL_NVIC_SetPriority+0x74>)
 80045a6:	68db      	ldr	r3, [r3, #12]
 80045a8:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045ac:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045ae:	f1c3 0e07 	rsb	lr, r3, #7
 80045b2:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045b6:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045ba:	bf28      	it	cs
 80045bc:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045c0:	f1bc 0f06 	cmp.w	ip, #6
 80045c4:	d91b      	bls.n	80045fe <HAL_NVIC_SetPriority+0x5a>
 80045c6:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80045c8:	f04f 3cff 	mov.w	ip, #4294967295
 80045cc:	fa0c fc03 	lsl.w	ip, ip, r3
 80045d0:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045d4:	f04f 3cff 	mov.w	ip, #4294967295
 80045d8:	fa0c fc0e 	lsl.w	ip, ip, lr
 80045dc:	ea21 010c 	bic.w	r1, r1, ip
 80045e0:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80045e2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045e4:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80045e8:	db0c      	blt.n	8004604 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045ea:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80045ee:	0109      	lsls	r1, r1, #4
 80045f0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80045f4:	b2c9      	uxtb	r1, r1
 80045f6:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80045fa:	f85d fb04 	ldr.w	pc, [sp], #4
 80045fe:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004600:	4613      	mov	r3, r2
 8004602:	e7e7      	b.n	80045d4 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004604:	4b05      	ldr	r3, [pc, #20]	; (800461c <HAL_NVIC_SetPriority+0x78>)
 8004606:	f000 000f 	and.w	r0, r0, #15
 800460a:	0109      	lsls	r1, r1, #4
 800460c:	4403      	add	r3, r0
 800460e:	b2c9      	uxtb	r1, r1
 8004610:	7619      	strb	r1, [r3, #24]
 8004612:	f85d fb04 	ldr.w	pc, [sp], #4
 8004616:	bf00      	nop
 8004618:	e000ed00 	.word	0xe000ed00
 800461c:	e000ecfc 	.word	0xe000ecfc

08004620 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004620:	2800      	cmp	r0, #0
 8004622:	db08      	blt.n	8004636 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004624:	4a04      	ldr	r2, [pc, #16]	; (8004638 <HAL_NVIC_EnableIRQ+0x18>)
 8004626:	0941      	lsrs	r1, r0, #5
 8004628:	2301      	movs	r3, #1
 800462a:	f000 001f 	and.w	r0, r0, #31
 800462e:	fa03 f000 	lsl.w	r0, r3, r0
 8004632:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004636:	4770      	bx	lr
 8004638:	e000e100 	.word	0xe000e100

0800463c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800463c:	3801      	subs	r0, #1
 800463e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004642:	d210      	bcs.n	8004666 <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004644:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004646:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800464a:	4c08      	ldr	r4, [pc, #32]	; (800466c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800464c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800464e:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 8004652:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004656:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004658:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800465a:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800465c:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 800465e:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004662:	6119      	str	r1, [r3, #16]
 8004664:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004666:	2001      	movs	r0, #1
 8004668:	4770      	bx	lr
 800466a:	bf00      	nop
 800466c:	e000ed00 	.word	0xe000ed00

08004670 <HAL_FDCAN_Init>:
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004670:	2800      	cmp	r0, #0
 8004672:	f000 80d9 	beq.w	8004828 <HAL_FDCAN_Init+0x1b8>
{
 8004676:	b538      	push	{r3, r4, r5, lr}

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004678:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 800467c:	4604      	mov	r4, r0
 800467e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004682:	2b00      	cmp	r3, #0
 8004684:	d071      	beq.n	800476a <HAL_FDCAN_Init+0xfa>
    HAL_FDCAN_MspInit(hfdcan);
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004686:	6822      	ldr	r2, [r4, #0]
 8004688:	6993      	ldr	r3, [r2, #24]
 800468a:	f023 0310 	bic.w	r3, r3, #16
 800468e:	6193      	str	r3, [r2, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004690:	f7ff f9f4 	bl	8003a7c <HAL_GetTick>
 8004694:	4605      	mov	r5, r0

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004696:	e004      	b.n	80046a2 <HAL_FDCAN_Init+0x32>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004698:	f7ff f9f0 	bl	8003a7c <HAL_GetTick>
 800469c:	1b43      	subs	r3, r0, r5
 800469e:	2b0a      	cmp	r3, #10
 80046a0:	d85a      	bhi.n	8004758 <HAL_FDCAN_Init+0xe8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80046a2:	6823      	ldr	r3, [r4, #0]
 80046a4:	699a      	ldr	r2, [r3, #24]
 80046a6:	0711      	lsls	r1, r2, #28
 80046a8:	d4f6      	bmi.n	8004698 <HAL_FDCAN_Init+0x28>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80046aa:	699a      	ldr	r2, [r3, #24]
 80046ac:	f042 0201 	orr.w	r2, r2, #1
 80046b0:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80046b2:	f7ff f9e3 	bl	8003a7c <HAL_GetTick>
 80046b6:	4605      	mov	r5, r0

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80046b8:	e004      	b.n	80046c4 <HAL_FDCAN_Init+0x54>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80046ba:	f7ff f9df 	bl	8003a7c <HAL_GetTick>
 80046be:	1b40      	subs	r0, r0, r5
 80046c0:	280a      	cmp	r0, #10
 80046c2:	d849      	bhi.n	8004758 <HAL_FDCAN_Init+0xe8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80046c4:	6823      	ldr	r3, [r4, #0]
 80046c6:	699a      	ldr	r2, [r3, #24]
 80046c8:	07d2      	lsls	r2, r2, #31
 80046ca:	d5f6      	bpl.n	80046ba <HAL_FDCAN_Init+0x4a>
      return HAL_ERROR;
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80046cc:	699a      	ldr	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80046ce:	4959      	ldr	r1, [pc, #356]	; (8004834 <HAL_FDCAN_Init+0x1c4>)
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80046d0:	f042 0202 	orr.w	r2, r2, #2
  if (hfdcan->Instance == FDCAN1)
 80046d4:	428b      	cmp	r3, r1
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80046d6:	619a      	str	r2, [r3, #24]
  if (hfdcan->Instance == FDCAN1)
 80046d8:	f000 80a1 	beq.w	800481e <HAL_FDCAN_Init+0x1ae>
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80046dc:	7c22      	ldrb	r2, [r4, #16]
 80046de:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80046e0:	699a      	ldr	r2, [r3, #24]
 80046e2:	bf0c      	ite	eq
 80046e4:	f022 0240 	biceq.w	r2, r2, #64	; 0x40
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80046e8:	f042 0240 	orrne.w	r2, r2, #64	; 0x40
 80046ec:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80046ee:	7c62      	ldrb	r2, [r4, #17]
 80046f0:	2a01      	cmp	r2, #1
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80046f2:	699a      	ldr	r2, [r3, #24]
 80046f4:	bf0c      	ite	eq
 80046f6:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80046fa:	f422 4280 	bicne.w	r2, r2, #16384	; 0x4000
 80046fe:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004700:	7ca2      	ldrb	r2, [r4, #18]
 8004702:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004704:	699a      	ldr	r2, [r3, #24]
 8004706:	bf0c      	ite	eq
 8004708:	f422 5280 	biceq.w	r2, r2, #4096	; 0x1000
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800470c:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
 8004710:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004712:	699a      	ldr	r2, [r3, #24]
 8004714:	68a0      	ldr	r0, [r4, #8]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004716:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004718:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800471c:	4302      	orrs	r2, r0
 800471e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004720:	699a      	ldr	r2, [r3, #24]
 8004722:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8004726:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004728:	691a      	ldr	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800472a:	2901      	cmp	r1, #1
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800472c:	f022 0210 	bic.w	r2, r2, #16
 8004730:	611a      	str	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004732:	d01f      	beq.n	8004774 <HAL_FDCAN_Init+0x104>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004734:	b311      	cbz	r1, 800477c <HAL_FDCAN_Init+0x10c>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004736:	2902      	cmp	r1, #2
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004738:	699a      	ldr	r2, [r3, #24]
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800473a:	d077      	beq.n	800482c <HAL_FDCAN_Init+0x1bc>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800473c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004740:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004742:	691a      	ldr	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004744:	2903      	cmp	r1, #3
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004746:	f042 0210 	orr.w	r2, r2, #16
 800474a:	611a      	str	r2, [r3, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800474c:	d116      	bne.n	800477c <HAL_FDCAN_Init+0x10c>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800474e:	699a      	ldr	r2, [r3, #24]
 8004750:	f042 0220 	orr.w	r2, r2, #32
 8004754:	619a      	str	r2, [r3, #24]
 8004756:	e011      	b.n	800477c <HAL_FDCAN_Init+0x10c>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004758:	6e23      	ldr	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800475a:	2203      	movs	r2, #3
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800475c:	f043 0301 	orr.w	r3, r3, #1
 8004760:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004762:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8004766:	2001      	movs	r0, #1
  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8004768:	bd38      	pop	{r3, r4, r5, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 800476a:	f880 205d 	strb.w	r2, [r0, #93]	; 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 800476e:	f7fe fe7f 	bl	8003470 <HAL_FDCAN_MspInit>
 8004772:	e788      	b.n	8004686 <HAL_FDCAN_Init+0x16>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004774:	699a      	ldr	r2, [r3, #24]
 8004776:	f042 0204 	orr.w	r2, r2, #4
 800477a:	619a      	str	r2, [r3, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800477c:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004780:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004782:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004784:	0212      	lsls	r2, r2, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004786:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800478a:	6a21      	ldr	r1, [r4, #32]
 800478c:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800478e:	430a      	orrs	r2, r1
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004790:	6961      	ldr	r1, [r4, #20]
 8004792:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004794:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004798:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800479c:	61da      	str	r2, [r3, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800479e:	d10e      	bne.n	80047be <HAL_FDCAN_Init+0x14e>
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80047a0:	e9d4 020b 	ldrd	r0, r2, [r4, #44]	; 0x2c
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80047a4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80047a6:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80047a8:	3801      	subs	r0, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80047aa:	0112      	lsls	r2, r2, #4
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80047ac:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80047ae:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80047b2:	430a      	orrs	r2, r1
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80047b4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80047b6:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80047b8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80047bc:	60da      	str	r2, [r3, #12]
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80047be:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80047c2:	6be0      	ldr	r0, [r4, #60]	; 0x3c

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80047c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80047c6:	4302      	orrs	r2, r0
 80047c8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80047cc:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80047d0:	4819      	ldr	r0, [pc, #100]	; (8004838 <HAL_FDCAN_Init+0x1c8>)
 80047d2:	6420      	str	r0, [r4, #64]	; 0x40
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80047d4:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 80047d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80047dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80047e0:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80047e4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80047e6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80047ea:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80047ee:	4913      	ldr	r1, [pc, #76]	; (800483c <HAL_FDCAN_Init+0x1cc>)
 80047f0:	6461      	str	r1, [r4, #68]	; 0x44
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80047f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80047f6:	4b12      	ldr	r3, [pc, #72]	; (8004840 <HAL_FDCAN_Init+0x1d0>)

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80047f8:	4a12      	ldr	r2, [pc, #72]	; (8004844 <HAL_FDCAN_Init+0x1d4>)
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80047fa:	3140      	adds	r1, #64	; 0x40
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80047fc:	e9c4 1312 	strd	r1, r3, [r4, #72]	; 0x48

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8004800:	33f0      	adds	r3, #240	; 0xf0
 8004802:	e9c4 2314 	strd	r2, r3, [r4, #80]	; 0x50

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8004806:	2100      	movs	r1, #0
 8004808:	f44f 7254 	mov.w	r2, #848	; 0x350
 800480c:	f003 f850 	bl	80078b0 <memset>
  hfdcan->LatestTxFifoQRequest = 0U;
 8004810:	2000      	movs	r0, #0
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004812:	2301      	movs	r3, #1
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004814:	6620      	str	r0, [r4, #96]	; 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004816:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  hfdcan->LatestTxFifoQRequest = 0U;
 800481a:	65a0      	str	r0, [r4, #88]	; 0x58
}
 800481c:	bd38      	pop	{r3, r4, r5, pc}
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800481e:	4a0a      	ldr	r2, [pc, #40]	; (8004848 <HAL_FDCAN_Init+0x1d8>)
 8004820:	6861      	ldr	r1, [r4, #4]
 8004822:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
 8004826:	e759      	b.n	80046dc <HAL_FDCAN_Init+0x6c>
    return HAL_ERROR;
 8004828:	2001      	movs	r0, #1
}
 800482a:	4770      	bx	lr
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800482c:	f042 0220 	orr.w	r2, r2, #32
 8004830:	619a      	str	r2, [r3, #24]
 8004832:	e7a3      	b.n	800477c <HAL_FDCAN_Init+0x10c>
 8004834:	40006400 	.word	0x40006400
 8004838:	4000a400 	.word	0x4000a400
 800483c:	4000a470 	.word	0x4000a470
 8004840:	4000a588 	.word	0x4000a588
 8004844:	4000a660 	.word	0x4000a660
 8004848:	40006000 	.word	0x40006000

0800484c <HAL_FDCAN_ConfigFilter>:
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800484c:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004850:	3a01      	subs	r2, #1
 8004852:	2a01      	cmp	r2, #1
{
 8004854:	4603      	mov	r3, r0
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004856:	d905      	bls.n	8004864 <HAL_FDCAN_ConfigFilter+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004858:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800485a:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 800485e:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004860:	661a      	str	r2, [r3, #96]	; 0x60
}
 8004862:	4770      	bx	lr
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8004864:	6808      	ldr	r0, [r1, #0]
{
 8004866:	b430      	push	{r4, r5}
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8004868:	b978      	cbnz	r0, 800488a <HAL_FDCAN_ConfigFilter+0x3e>
                         (sFilterConfig->FilterConfig << 27U) |
 800486a:	e9d1 4202 	ldrd	r4, r2, [r1, #8]
 800486e:	06d2      	lsls	r2, r2, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004870:	ea42 7284 	orr.w	r2, r2, r4, lsl #30
      *FilterAddress = FilterElementW1;
 8004874:	6c1c      	ldr	r4, [r3, #64]	; 0x40
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004876:	694b      	ldr	r3, [r1, #20]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8004878:	684d      	ldr	r5, [r1, #4]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800487a:	4313      	orrs	r3, r2
                         (sFilterConfig->FilterID1 << 16U)    |
 800487c:	690a      	ldr	r2, [r1, #16]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800487e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
      *FilterAddress = FilterElementW1;
 8004882:	f844 3025 	str.w	r3, [r4, r5, lsl #2]
}
 8004886:	bc30      	pop	{r4, r5}
 8004888:	4770      	bx	lr
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800488a:	6c58      	ldr	r0, [r3, #68]	; 0x44
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800488c:	688a      	ldr	r2, [r1, #8]
 800488e:	694b      	ldr	r3, [r1, #20]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8004890:	684c      	ldr	r4, [r1, #4]
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004892:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004896:	e9d1 5203 	ldrd	r5, r2, [r1, #12]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800489a:	eb00 0cc4 	add.w	ip, r0, r4, lsl #3
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800489e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
      *FilterAddress = FilterElementW1;
 80048a2:	f840 2034 	str.w	r2, [r0, r4, lsl #3]
    return HAL_OK;
 80048a6:	2000      	movs	r0, #0
}
 80048a8:	bc30      	pop	{r4, r5}
      *FilterAddress = FilterElementW2;
 80048aa:	f8cc 3004 	str.w	r3, [ip, #4]
}
 80048ae:	4770      	bx	lr

080048b0 <HAL_FDCAN_Start>:
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80048b0:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
 80048b4:	2a01      	cmp	r2, #1
{
 80048b6:	4603      	mov	r3, r0
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80048b8:	d005      	beq.n	80048c6 <HAL_FDCAN_Start+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80048ba:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80048bc:	f042 0204 	orr.w	r2, r2, #4
    return HAL_ERROR;
 80048c0:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80048c2:	661a      	str	r2, [r3, #96]	; 0x60
}
 80048c4:	4770      	bx	lr
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80048c6:	6800      	ldr	r0, [r0, #0]
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80048c8:	2202      	movs	r2, #2
 80048ca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80048ce:	6982      	ldr	r2, [r0, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80048d0:	2100      	movs	r1, #0
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80048d2:	f022 0201 	bic.w	r2, r2, #1
 80048d6:	6182      	str	r2, [r0, #24]
    return HAL_OK;
 80048d8:	4608      	mov	r0, r1
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80048da:	6619      	str	r1, [r3, #96]	; 0x60
    return HAL_OK;
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop

080048e0 <HAL_FDCAN_AddMessageToTxFifoQ>:
{
 80048e0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80048e2:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 80048e6:	2b02      	cmp	r3, #2
{
 80048e8:	4686      	mov	lr, r0
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80048ea:	d10c      	bne.n	8004906 <HAL_FDCAN_AddMessageToTxFifoQ+0x26>
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80048ec:	6805      	ldr	r5, [r0, #0]
 80048ee:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
 80048f2:	f413 1c00 	ands.w	ip, r3, #2097152	; 0x200000
 80048f6:	d00d      	beq.n	8004914 <HAL_FDCAN_AddMessageToTxFifoQ+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80048f8:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80048fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      return HAL_ERROR;
 80048fe:	2001      	movs	r0, #1
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8004900:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 8004904:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004906:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8004908:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 800490c:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800490e:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 8004912:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8004914:	f8d5 60c4 	ldr.w	r6, [r5, #196]	; 0xc4
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8004918:	684b      	ldr	r3, [r1, #4]
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800491a:	f3c6 4601 	ubfx	r6, r6, #16, #2
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800491e:	2b00      	cmp	r3, #0
 8004920:	d13a      	bne.n	8004998 <HAL_FDCAN_AddMessageToTxFifoQ+0xb8>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
                   FDCAN_STANDARD_ID |
 8004922:	688b      	ldr	r3, [r1, #8]
 8004924:	690f      	ldr	r7, [r1, #16]
 8004926:	431f      	orrs	r7, r3
                   pTxHeader->TxFrameType |
                   (pTxHeader->Identifier << 18U));
 8004928:	680b      	ldr	r3, [r1, #0]
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800492a:	ea47 4783 	orr.w	r7, r7, r3, lsl #18
                   pTxHeader->TxFrameType |
                   pTxHeader->Identifier);
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800492e:	e9d1 0306 	ldrd	r0, r3, [r1, #24]
 8004932:	694c      	ldr	r4, [r1, #20]
 8004934:	4303      	orrs	r3, r0
 8004936:	68c8      	ldr	r0, [r1, #12]
 8004938:	4323      	orrs	r3, r4
 800493a:	6a0c      	ldr	r4, [r1, #32]
 800493c:	4303      	orrs	r3, r0
 800493e:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
                 pTxHeader->FDFormat |
                 pTxHeader->BitRateSwitch |
                 pTxHeader->DataLength);

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8004942:	f8de 0054 	ldr.w	r0, [lr, #84]	; 0x54
 8004946:	eb06 04c6 	add.w	r4, r6, r6, lsl #3

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800494a:	f840 7034 	str.w	r7, [r0, r4, lsl #3]
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800494e:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
  TxAddress++;
  *TxAddress = TxElementW2;
  TxAddress++;

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8004952:	4c15      	ldr	r4, [pc, #84]	; (80049a8 <HAL_FDCAN_AddMessageToTxFifoQ+0xc8>)
  *TxAddress = TxElementW2;
 8004954:	6043      	str	r3, [r0, #4]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8004956:	89cb      	ldrh	r3, [r1, #14]
 8004958:	5ce3      	ldrb	r3, [r4, r3]
 800495a:	b1a3      	cbz	r3, 8004986 <HAL_FDCAN_AddMessageToTxFifoQ+0xa6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800495c:	7893      	ldrb	r3, [r2, #2]
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800495e:	78d7      	ldrb	r7, [r2, #3]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004960:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004962:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
                  (uint32_t)pTxData[ByteCounter]);
 8004966:	7817      	ldrb	r7, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004968:	433b      	orrs	r3, r7
 800496a:	7857      	ldrb	r7, [r2, #1]
 800496c:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004970:	eb0c 0700 	add.w	r7, ip, r0
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8004974:	f10c 0c04 	add.w	ip, ip, #4
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004978:	60bb      	str	r3, [r7, #8]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800497a:	89cb      	ldrh	r3, [r1, #14]
 800497c:	5ce3      	ldrb	r3, [r4, r3]
 800497e:	459c      	cmp	ip, r3
 8004980:	f102 0204 	add.w	r2, r2, #4
 8004984:	d3ea      	bcc.n	800495c <HAL_FDCAN_AddMessageToTxFifoQ+0x7c>
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8004986:	2301      	movs	r3, #1
 8004988:	fa03 f606 	lsl.w	r6, r3, r6
 800498c:	f8c5 60cc 	str.w	r6, [r5, #204]	; 0xcc
    return HAL_OK;
 8004990:	2000      	movs	r0, #0
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8004992:	f8ce 6058 	str.w	r6, [lr, #88]	; 0x58
}
 8004996:	bdf0      	pop	{r4, r5, r6, r7, pc}
                   pTxHeader->TxFrameType |
 8004998:	690b      	ldr	r3, [r1, #16]
 800499a:	680f      	ldr	r7, [r1, #0]
 800499c:	431f      	orrs	r7, r3
 800499e:	688b      	ldr	r3, [r1, #8]
 80049a0:	431f      	orrs	r7, r3
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80049a2:	f047 4780 	orr.w	r7, r7, #1073741824	; 0x40000000
 80049a6:	e7c2      	b.n	800492e <HAL_FDCAN_AddMessageToTxFifoQ+0x4e>
 80049a8:	0800b470 	.word	0x0800b470

080049ac <HAL_FDCAN_GetRxMessage>:
{
 80049ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049ae:	4604      	mov	r4, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80049b0:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if (state == HAL_FDCAN_STATE_BUSY)
 80049b4:	2802      	cmp	r0, #2
 80049b6:	d10d      	bne.n	80049d4 <HAL_FDCAN_GetRxMessage+0x28>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80049b8:	2940      	cmp	r1, #64	; 0x40
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80049ba:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80049be:	d00f      	beq.n	80049e0 <HAL_FDCAN_GetRxMessage+0x34>
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80049c0:	f8dc 0098 	ldr.w	r0, [ip, #152]	; 0x98
 80049c4:	0700      	lsls	r0, r0, #28
 80049c6:	d15f      	bne.n	8004a88 <HAL_FDCAN_GetRxMessage+0xdc>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80049c8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80049ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        return HAL_ERROR;
 80049ce:	2001      	movs	r0, #1
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80049d0:	6623      	str	r3, [r4, #96]	; 0x60
}
 80049d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80049d4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80049d6:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 80049da:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80049dc:	6623      	str	r3, [r4, #96]	; 0x60
}
 80049de:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80049e0:	f8dc 0090 	ldr.w	r0, [ip, #144]	; 0x90
 80049e4:	0705      	lsls	r5, r0, #28
 80049e6:	d0ef      	beq.n	80049c8 <HAL_FDCAN_GetRxMessage+0x1c>
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80049e8:	f8dc 7090 	ldr.w	r7, [ip, #144]	; 0x90
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80049ec:	6ca5      	ldr	r5, [r4, #72]	; 0x48
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80049ee:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80049f2:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 80049f6:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80049fa:	6828      	ldr	r0, [r5, #0]
 80049fc:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 8004a00:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8004a02:	2800      	cmp	r0, #0
 8004a04:	d14f      	bne.n	8004aa6 <HAL_FDCAN_GetRxMessage+0xfa>
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8004a06:	6828      	ldr	r0, [r5, #0]
 8004a08:	f3c0 408a 	ubfx	r0, r0, #18, #11
 8004a0c:	6010      	str	r0, [r2, #0]
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8004a0e:	6828      	ldr	r0, [r5, #0]
 8004a10:	f000 5000 	and.w	r0, r0, #536870912	; 0x20000000
 8004a14:	6090      	str	r0, [r2, #8]
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8004a16:	6828      	ldr	r0, [r5, #0]
 8004a18:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8004a1c:	6110      	str	r0, [r2, #16]
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8004a1e:	88a8      	ldrh	r0, [r5, #4]
 8004a20:	61d0      	str	r0, [r2, #28]
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8004a22:	6868      	ldr	r0, [r5, #4]
 8004a24:	f400 2070 	and.w	r0, r0, #983040	; 0xf0000
 8004a28:	60d0      	str	r0, [r2, #12]
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8004a2a:	686e      	ldr	r6, [r5, #4]
 8004a2c:	f406 1680 	and.w	r6, r6, #1048576	; 0x100000
 8004a30:	6156      	str	r6, [r2, #20]
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8004a32:	686e      	ldr	r6, [r5, #4]
 8004a34:	f406 1600 	and.w	r6, r6, #2097152	; 0x200000
 8004a38:	6196      	str	r6, [r2, #24]
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8004a3a:	79ee      	ldrb	r6, [r5, #7]
 8004a3c:	f006 067f 	and.w	r6, r6, #127	; 0x7f
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8004a40:	0c00      	lsrs	r0, r0, #16
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8004a42:	6216      	str	r6, [r2, #32]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8004a44:	4e1a      	ldr	r6, [pc, #104]	; (8004ab0 <HAL_FDCAN_GetRxMessage+0x104>)
 8004a46:	f816 e000 	ldrb.w	lr, [r6, r0]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8004a4a:	6868      	ldr	r0, [r5, #4]
 8004a4c:	0fc0      	lsrs	r0, r0, #31
 8004a4e:	6250      	str	r0, [r2, #36]	; 0x24
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8004a50:	f1be 0f00 	cmp.w	lr, #0
 8004a54:	d010      	beq.n	8004a78 <HAL_FDCAN_GetRxMessage+0xcc>
 8004a56:	f103 3eff 	add.w	lr, r3, #4294967295
 8004a5a:	f105 0c07 	add.w	ip, r5, #7
      pRxData[ByteCounter] = pData[ByteCounter];
 8004a5e:	4663      	mov	r3, ip
 8004a60:	f81c 0f01 	ldrb.w	r0, [ip, #1]!
 8004a64:	f80e 0f01 	strb.w	r0, [lr, #1]!
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8004a68:	89d0      	ldrh	r0, [r2, #14]
 8004a6a:	3b06      	subs	r3, #6
 8004a6c:	5c30      	ldrb	r0, [r6, r0]
 8004a6e:	1b5b      	subs	r3, r3, r5
 8004a70:	4298      	cmp	r0, r3
 8004a72:	d8f4      	bhi.n	8004a5e <HAL_FDCAN_GetRxMessage+0xb2>
 8004a74:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004a78:	2940      	cmp	r1, #64	; 0x40
      hfdcan->Instance->RXF0A = GetIndex;
 8004a7a:	bf0c      	ite	eq
 8004a7c:	f8cc 7094 	streq.w	r7, [ip, #148]	; 0x94
      hfdcan->Instance->RXF1A = GetIndex;
 8004a80:	f8cc 709c 	strne.w	r7, [ip, #156]	; 0x9c
    return HAL_OK;
 8004a84:	2000      	movs	r0, #0
}
 8004a86:	bdf0      	pop	{r4, r5, r6, r7, pc}
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8004a88:	f8dc 7098 	ldr.w	r7, [ip, #152]	; 0x98
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8004a8c:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8004a8e:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8004a92:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 8004a96:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8004a9a:	6828      	ldr	r0, [r5, #0]
 8004a9c:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 8004aa0:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8004aa2:	2800      	cmp	r0, #0
 8004aa4:	d0af      	beq.n	8004a06 <HAL_FDCAN_GetRxMessage+0x5a>
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8004aa6:	6828      	ldr	r0, [r5, #0]
 8004aa8:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 8004aac:	e7ae      	b.n	8004a0c <HAL_FDCAN_GetRxMessage+0x60>
 8004aae:	bf00      	nop
 8004ab0:	0800b470 	.word	0x0800b470

08004ab4 <HAL_FDCAN_ActivateNotification>:
{
 8004ab4:	4603      	mov	r3, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004ab6:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004aba:	3801      	subs	r0, #1
 8004abc:	2801      	cmp	r0, #1
 8004abe:	d905      	bls.n	8004acc <HAL_FDCAN_ActivateNotification+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004ac0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004ac2:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 8004ac6:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004ac8:	661a      	str	r2, [r3, #96]	; 0x60
}
 8004aca:	4770      	bx	lr
    ITs_lines_selection = hfdcan->Instance->ILS;
 8004acc:	681b      	ldr	r3, [r3, #0]
{
 8004ace:	b430      	push	{r4, r5}
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8004ad0:	f011 0507 	ands.w	r5, r1, #7
    ITs_lines_selection = hfdcan->Instance->ILS;
 8004ad4:	6d98      	ldr	r0, [r3, #88]	; 0x58
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8004ad6:	d03d      	beq.n	8004b54 <HAL_FDCAN_ActivateNotification+0xa0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8004ad8:	07c4      	lsls	r4, r0, #31
 8004ada:	d43b      	bmi.n	8004b54 <HAL_FDCAN_ActivateNotification+0xa0>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8004adc:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 8004ade:	f044 0401 	orr.w	r4, r4, #1
 8004ae2:	65dc      	str	r4, [r3, #92]	; 0x5c
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8004ae4:	b1cd      	cbz	r5, 8004b1a <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8004ae6:	07c5      	lsls	r5, r0, #31
 8004ae8:	d517      	bpl.n	8004b1a <HAL_FDCAN_ActivateNotification+0x66>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8004aea:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8004aec:	f040 0002 	orr.w	r0, r0, #2
 8004af0:	65d8      	str	r0, [r3, #92]	; 0x5c
    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8004af2:	060c      	lsls	r4, r1, #24
 8004af4:	d504      	bpl.n	8004b00 <HAL_FDCAN_ActivateNotification+0x4c>
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8004af6:	f8d3 00dc 	ldr.w	r0, [r3, #220]	; 0xdc
 8004afa:	4310      	orrs	r0, r2
 8004afc:	f8c3 00dc 	str.w	r0, [r3, #220]	; 0xdc
    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8004b00:	05c8      	lsls	r0, r1, #23
 8004b02:	d504      	bpl.n	8004b0e <HAL_FDCAN_ActivateNotification+0x5a>
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8004b04:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8004b08:	4302      	orrs	r2, r0
 8004b0a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8004b0e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004b10:	4311      	orrs	r1, r2
    return HAL_OK;
 8004b12:	2000      	movs	r0, #0
}
 8004b14:	bc30      	pop	{r4, r5}
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8004b16:	6559      	str	r1, [r3, #84]	; 0x54
}
 8004b18:	4770      	bx	lr
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8004b1a:	f011 0f38 	tst.w	r1, #56	; 0x38
 8004b1e:	d001      	beq.n	8004b24 <HAL_FDCAN_ActivateNotification+0x70>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8004b20:	0784      	lsls	r4, r0, #30
 8004b22:	d4e2      	bmi.n	8004aea <HAL_FDCAN_ActivateNotification+0x36>
 8004b24:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 8004b28:	d131      	bne.n	8004b8e <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8004b2a:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 8004b2e:	d001      	beq.n	8004b34 <HAL_FDCAN_ActivateNotification+0x80>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8004b30:	0704      	lsls	r4, r0, #28
 8004b32:	d4da      	bmi.n	8004aea <HAL_FDCAN_ActivateNotification+0x36>
 8004b34:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 8004b38:	d001      	beq.n	8004b3e <HAL_FDCAN_ActivateNotification+0x8a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8004b3a:	06c5      	lsls	r5, r0, #27
 8004b3c:	d4d5      	bmi.n	8004aea <HAL_FDCAN_ActivateNotification+0x36>
 8004b3e:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 8004b42:	d001      	beq.n	8004b48 <HAL_FDCAN_ActivateNotification+0x94>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8004b44:	0684      	lsls	r4, r0, #26
 8004b46:	d4d0      	bmi.n	8004aea <HAL_FDCAN_ActivateNotification+0x36>
 8004b48:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 8004b4c:	d0d1      	beq.n	8004af2 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8004b4e:	0645      	lsls	r5, r0, #25
 8004b50:	d5cf      	bpl.n	8004af2 <HAL_FDCAN_ActivateNotification+0x3e>
 8004b52:	e7ca      	b.n	8004aea <HAL_FDCAN_ActivateNotification+0x36>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8004b54:	f011 0f38 	tst.w	r1, #56	; 0x38
 8004b58:	d001      	beq.n	8004b5e <HAL_FDCAN_ActivateNotification+0xaa>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8004b5a:	0784      	lsls	r4, r0, #30
 8004b5c:	d5be      	bpl.n	8004adc <HAL_FDCAN_ActivateNotification+0x28>
 8004b5e:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 8004b62:	d117      	bne.n	8004b94 <HAL_FDCAN_ActivateNotification+0xe0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8004b64:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 8004b68:	d001      	beq.n	8004b6e <HAL_FDCAN_ActivateNotification+0xba>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8004b6a:	0704      	lsls	r4, r0, #28
 8004b6c:	d5b6      	bpl.n	8004adc <HAL_FDCAN_ActivateNotification+0x28>
 8004b6e:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 8004b72:	d001      	beq.n	8004b78 <HAL_FDCAN_ActivateNotification+0xc4>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8004b74:	06c4      	lsls	r4, r0, #27
 8004b76:	d5b1      	bpl.n	8004adc <HAL_FDCAN_ActivateNotification+0x28>
 8004b78:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 8004b7c:	d001      	beq.n	8004b82 <HAL_FDCAN_ActivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8004b7e:	0684      	lsls	r4, r0, #26
 8004b80:	d5ac      	bpl.n	8004adc <HAL_FDCAN_ActivateNotification+0x28>
 8004b82:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 8004b86:	d0ad      	beq.n	8004ae4 <HAL_FDCAN_ActivateNotification+0x30>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8004b88:	0644      	lsls	r4, r0, #25
 8004b8a:	d4ab      	bmi.n	8004ae4 <HAL_FDCAN_ActivateNotification+0x30>
 8004b8c:	e7a6      	b.n	8004adc <HAL_FDCAN_ActivateNotification+0x28>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8004b8e:	0745      	lsls	r5, r0, #29
 8004b90:	d4ab      	bmi.n	8004aea <HAL_FDCAN_ActivateNotification+0x36>
 8004b92:	e7ca      	b.n	8004b2a <HAL_FDCAN_ActivateNotification+0x76>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8004b94:	0744      	lsls	r4, r0, #29
 8004b96:	d5a1      	bpl.n	8004adc <HAL_FDCAN_ActivateNotification+0x28>
 8004b98:	e7e4      	b.n	8004b64 <HAL_FDCAN_ActivateNotification+0xb0>
 8004b9a:	bf00      	nop

08004b9c <HAL_FDCAN_TxEventFifoCallback>:
}
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop

08004ba0 <HAL_FDCAN_RxFifo1Callback>:
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop

08004ba4 <HAL_FDCAN_TxFifoEmptyCallback>:
 8004ba4:	4770      	bx	lr
 8004ba6:	bf00      	nop

08004ba8 <HAL_FDCAN_TxBufferCompleteCallback>:
 8004ba8:	4770      	bx	lr
 8004baa:	bf00      	nop

08004bac <HAL_FDCAN_TxBufferAbortCallback>:
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop

08004bb0 <HAL_FDCAN_TimestampWraparoundCallback>:
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop

08004bb4 <HAL_FDCAN_TimeoutOccurredCallback>:
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop

08004bb8 <HAL_FDCAN_HighPriorityMessageCallback>:
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop

08004bbc <HAL_FDCAN_ErrorCallback>:
 8004bbc:	4770      	bx	lr
 8004bbe:	bf00      	nop

08004bc0 <HAL_FDCAN_ErrorStatusCallback>:
 8004bc0:	4770      	bx	lr
 8004bc2:	bf00      	nop

08004bc4 <HAL_FDCAN_IRQHandler>:
{
 8004bc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8004bc8:	6803      	ldr	r3, [r0, #0]
 8004bca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8004bcc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004bce:	ea02 0901 	and.w	r9, r2, r1
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8004bd2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8004bd4:	6d59      	ldr	r1, [r3, #84]	; 0x54
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8004bd6:	6d1f      	ldr	r7, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8004bd8:	ea02 0801 	and.w	r8, r2, r1
  RxFifo1ITs &= hfdcan->Instance->IE;
 8004bdc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8004bde:	6d1d      	ldr	r5, [r3, #80]	; 0x50
  RxFifo1ITs &= hfdcan->Instance->IE;
 8004be0:	4017      	ands	r7, r2
  Errors &= hfdcan->Instance->IE;
 8004be2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8004be4:	6d1e      	ldr	r6, [r3, #80]	; 0x50
  Errors &= hfdcan->Instance->IE;
 8004be6:	4015      	ands	r5, r2
  ErrorStatusITs &= hfdcan->Instance->IE;
 8004be8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004bea:	4016      	ands	r6, r2
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8004bec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004bee:	0652      	lsls	r2, r2, #25
{
 8004bf0:	4604      	mov	r4, r0
  TxEventFifoITs &= hfdcan->Instance->IE;
 8004bf2:	f409 59e0 	and.w	r9, r9, #7168	; 0x1c00
  RxFifo0ITs &= hfdcan->Instance->IE;
 8004bf6:	f008 0807 	and.w	r8, r8, #7
  RxFifo1ITs &= hfdcan->Instance->IE;
 8004bfa:	f007 0738 	and.w	r7, r7, #56	; 0x38
  Errors &= hfdcan->Instance->IE;
 8004bfe:	f405 0571 	and.w	r5, r5, #15794176	; 0xf10000
  ErrorStatusITs &= hfdcan->Instance->IE;
 8004c02:	f406 2660 	and.w	r6, r6, #917504	; 0xe0000
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8004c06:	d502      	bpl.n	8004c0e <HAL_FDCAN_IRQHandler+0x4a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8004c08:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c0a:	0651      	lsls	r1, r2, #25
 8004c0c:	d473      	bmi.n	8004cf6 <HAL_FDCAN_IRQHandler+0x132>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8004c0e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c10:	05d2      	lsls	r2, r2, #23
 8004c12:	d502      	bpl.n	8004c1a <HAL_FDCAN_IRQHandler+0x56>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8004c14:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c16:	05d0      	lsls	r0, r2, #23
 8004c18:	d45d      	bmi.n	8004cd6 <HAL_FDCAN_IRQHandler+0x112>
  if (TxEventFifoITs != 0U)
 8004c1a:	f1b9 0f00 	cmp.w	r9, #0
 8004c1e:	d14a      	bne.n	8004cb6 <HAL_FDCAN_IRQHandler+0xf2>
  if (RxFifo0ITs != 0U)
 8004c20:	f1b8 0f00 	cmp.w	r8, #0
 8004c24:	d137      	bne.n	8004c96 <HAL_FDCAN_IRQHandler+0xd2>
  if (RxFifo1ITs != 0U)
 8004c26:	2f00      	cmp	r7, #0
 8004c28:	d13e      	bne.n	8004ca8 <HAL_FDCAN_IRQHandler+0xe4>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8004c2a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c2c:	0591      	lsls	r1, r2, #22
 8004c2e:	d502      	bpl.n	8004c36 <HAL_FDCAN_IRQHandler+0x72>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8004c30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c32:	0592      	lsls	r2, r2, #22
 8004c34:	d475      	bmi.n	8004d22 <HAL_FDCAN_IRQHandler+0x15e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8004c36:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c38:	0617      	lsls	r7, r2, #24
 8004c3a:	d502      	bpl.n	8004c42 <HAL_FDCAN_IRQHandler+0x7e>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8004c3c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c3e:	0610      	lsls	r0, r2, #24
 8004c40:	d477      	bmi.n	8004d32 <HAL_FDCAN_IRQHandler+0x16e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8004c42:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c44:	0491      	lsls	r1, r2, #18
 8004c46:	d502      	bpl.n	8004c4e <HAL_FDCAN_IRQHandler+0x8a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8004c48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c4a:	0492      	lsls	r2, r2, #18
 8004c4c:	d459      	bmi.n	8004d02 <HAL_FDCAN_IRQHandler+0x13e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8004c4e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c50:	0417      	lsls	r7, r2, #16
 8004c52:	d502      	bpl.n	8004c5a <HAL_FDCAN_IRQHandler+0x96>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8004c54:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c56:	0410      	lsls	r0, r2, #16
 8004c58:	d45b      	bmi.n	8004d12 <HAL_FDCAN_IRQHandler+0x14e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8004c5a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c5c:	0451      	lsls	r1, r2, #17
 8004c5e:	d509      	bpl.n	8004c74 <HAL_FDCAN_IRQHandler+0xb0>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8004c60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004c62:	0452      	lsls	r2, r2, #17
 8004c64:	d506      	bpl.n	8004c74 <HAL_FDCAN_IRQHandler+0xb0>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8004c66:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004c6a:	651a      	str	r2, [r3, #80]	; 0x50
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8004c6c:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8004c6e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004c72:	6622      	str	r2, [r4, #96]	; 0x60
  if (ErrorStatusITs != 0U)
 8004c74:	b94e      	cbnz	r6, 8004c8a <HAL_FDCAN_IRQHandler+0xc6>
  if (Errors != 0U)
 8004c76:	b125      	cbz	r5, 8004c82 <HAL_FDCAN_IRQHandler+0xbe>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8004c78:	6823      	ldr	r3, [r4, #0]
 8004c7a:	651d      	str	r5, [r3, #80]	; 0x50
    hfdcan->ErrorCode |= Errors;
 8004c7c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004c7e:	431d      	orrs	r5, r3
 8004c80:	6625      	str	r5, [r4, #96]	; 0x60
  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8004c82:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004c84:	bb13      	cbnz	r3, 8004ccc <HAL_FDCAN_IRQHandler+0x108>
}
 8004c86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8004c8a:	651e      	str	r6, [r3, #80]	; 0x50
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8004c8c:	4631      	mov	r1, r6
 8004c8e:	4620      	mov	r0, r4
 8004c90:	f7ff ff96 	bl	8004bc0 <HAL_FDCAN_ErrorStatusCallback>
 8004c94:	e7ef      	b.n	8004c76 <HAL_FDCAN_IRQHandler+0xb2>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8004c96:	f8c3 8050 	str.w	r8, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8004c9a:	4641      	mov	r1, r8
 8004c9c:	4620      	mov	r0, r4
 8004c9e:	f7fc f97d 	bl	8000f9c <HAL_FDCAN_RxFifo0Callback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8004ca2:	6823      	ldr	r3, [r4, #0]
  if (RxFifo1ITs != 0U)
 8004ca4:	2f00      	cmp	r7, #0
 8004ca6:	d0c0      	beq.n	8004c2a <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8004ca8:	651f      	str	r7, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8004caa:	4639      	mov	r1, r7
 8004cac:	4620      	mov	r0, r4
 8004cae:	f7ff ff77 	bl	8004ba0 <HAL_FDCAN_RxFifo1Callback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8004cb2:	6823      	ldr	r3, [r4, #0]
 8004cb4:	e7b9      	b.n	8004c2a <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8004cb6:	f8c3 9050 	str.w	r9, [r3, #80]	; 0x50
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8004cba:	4649      	mov	r1, r9
 8004cbc:	4620      	mov	r0, r4
 8004cbe:	f7ff ff6d 	bl	8004b9c <HAL_FDCAN_TxEventFifoCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8004cc2:	6823      	ldr	r3, [r4, #0]
  if (RxFifo0ITs != 0U)
 8004cc4:	f1b8 0f00 	cmp.w	r8, #0
 8004cc8:	d0ad      	beq.n	8004c26 <HAL_FDCAN_IRQHandler+0x62>
 8004cca:	e7e4      	b.n	8004c96 <HAL_FDCAN_IRQHandler+0xd2>
    HAL_FDCAN_ErrorCallback(hfdcan);
 8004ccc:	4620      	mov	r0, r4
 8004cce:	f7ff ff75 	bl	8004bbc <HAL_FDCAN_ErrorCallback>
}
 8004cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8004cd6:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8004cda:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8004cde:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8004ce0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ce4:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8004ce6:	4620      	mov	r0, r4
 8004ce8:	f7ff ff60 	bl	8004bac <HAL_FDCAN_TxBufferAbortCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8004cec:	6823      	ldr	r3, [r4, #0]
  if (TxEventFifoITs != 0U)
 8004cee:	f1b9 0f00 	cmp.w	r9, #0
 8004cf2:	d095      	beq.n	8004c20 <HAL_FDCAN_IRQHandler+0x5c>
 8004cf4:	e7df      	b.n	8004cb6 <HAL_FDCAN_IRQHandler+0xf2>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8004cf6:	2240      	movs	r2, #64	; 0x40
 8004cf8:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8004cfa:	f7ff ff5d 	bl	8004bb8 <HAL_FDCAN_HighPriorityMessageCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8004cfe:	6823      	ldr	r3, [r4, #0]
 8004d00:	e785      	b.n	8004c0e <HAL_FDCAN_IRQHandler+0x4a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8004d02:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d06:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8004d08:	4620      	mov	r0, r4
 8004d0a:	f7ff ff51 	bl	8004bb0 <HAL_FDCAN_TimestampWraparoundCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8004d0e:	6823      	ldr	r3, [r4, #0]
 8004d10:	e79d      	b.n	8004c4e <HAL_FDCAN_IRQHandler+0x8a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8004d12:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004d16:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8004d18:	4620      	mov	r0, r4
 8004d1a:	f7ff ff4b 	bl	8004bb4 <HAL_FDCAN_TimeoutOccurredCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8004d1e:	6823      	ldr	r3, [r4, #0]
 8004d20:	e79b      	b.n	8004c5a <HAL_FDCAN_IRQHandler+0x96>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8004d22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d26:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8004d28:	4620      	mov	r0, r4
 8004d2a:	f7ff ff3b 	bl	8004ba4 <HAL_FDCAN_TxFifoEmptyCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8004d2e:	6823      	ldr	r3, [r4, #0]
 8004d30:	e781      	b.n	8004c36 <HAL_FDCAN_IRQHandler+0x72>
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8004d32:	f8d3 10d4 	ldr.w	r1, [r3, #212]	; 0xd4
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8004d36:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8004d3a:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8004d3c:	2280      	movs	r2, #128	; 0x80
 8004d3e:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8004d40:	4620      	mov	r0, r4
 8004d42:	f7ff ff31 	bl	8004ba8 <HAL_FDCAN_TxBufferCompleteCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8004d46:	6823      	ldr	r3, [r4, #0]
 8004d48:	e77b      	b.n	8004c42 <HAL_FDCAN_IRQHandler+0x7e>
 8004d4a:	bf00      	nop

08004d4c <HAL_FLASH_Unlock>:
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
  HAL_StatusTypeDef status = HAL_OK;

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004d4c:	4b06      	ldr	r3, [pc, #24]	; (8004d68 <HAL_FLASH_Unlock+0x1c>)
 8004d4e:	695a      	ldr	r2, [r3, #20]
 8004d50:	2a00      	cmp	r2, #0
 8004d52:	db01      	blt.n	8004d58 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 8004d54:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 8004d56:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004d58:	4904      	ldr	r1, [pc, #16]	; (8004d6c <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004d5a:	4a05      	ldr	r2, [pc, #20]	; (8004d70 <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004d5c:	6099      	str	r1, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004d5e:	609a      	str	r2, [r3, #8]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004d60:	6958      	ldr	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 8004d62:	0fc0      	lsrs	r0, r0, #31
 8004d64:	4770      	bx	lr
 8004d66:	bf00      	nop
 8004d68:	40022000 	.word	0x40022000
 8004d6c:	45670123 	.word	0x45670123
 8004d70:	cdef89ab 	.word	0xcdef89ab

08004d74 <HAL_FLASH_Lock>:
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
  HAL_StatusTypeDef status = HAL_ERROR;

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004d74:	4b04      	ldr	r3, [pc, #16]	; (8004d88 <HAL_FLASH_Lock+0x14>)
 8004d76:	695a      	ldr	r2, [r3, #20]
 8004d78:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004d7c:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004d7e:	6958      	ldr	r0, [r3, #20]
  {
    status = HAL_OK;
  }

  return status;
}
 8004d80:	43c0      	mvns	r0, r0
 8004d82:	0fc0      	lsrs	r0, r0, #31
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	40022000 	.word	0x40022000

08004d8c <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_RD: FLASH PCROP read error
  *            @arg HAL_FLASH_ERROR_OPTV: FLASH Option validity error
  */
uint32_t HAL_FLASH_GetError(void)
{
  return pFlash.ErrorCode;
 8004d8c:	4b01      	ldr	r3, [pc, #4]	; (8004d94 <HAL_FLASH_GetError+0x8>)
 8004d8e:	6858      	ldr	r0, [r3, #4]
}
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	2000000c 	.word	0x2000000c

08004d98 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004d98:	b570      	push	{r4, r5, r6, lr}
 8004d9a:	4605      	mov	r5, r0
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8004d9c:	f7fe fe6e 	bl	8003a7c <HAL_GetTick>
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004da0:	4e10      	ldr	r6, [pc, #64]	; (8004de4 <FLASH_WaitForLastOperation+0x4c>)
  uint32_t tickstart = HAL_GetTick();
 8004da2:	4604      	mov	r4, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004da4:	e004      	b.n	8004db0 <FLASH_WaitForLastOperation+0x18>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8004da6:	f7fe fe69 	bl	8003a7c <HAL_GetTick>
 8004daa:	1b03      	subs	r3, r0, r4
 8004dac:	42ab      	cmp	r3, r5
 8004dae:	d80f      	bhi.n	8004dd0 <FLASH_WaitForLastOperation+0x38>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004db0:	6933      	ldr	r3, [r6, #16]
 8004db2:	03db      	lsls	r3, r3, #15
 8004db4:	d4f7      	bmi.n	8004da6 <FLASH_WaitForLastOperation+0xe>
      return HAL_TIMEOUT;
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8004db6:	6933      	ldr	r3, [r6, #16]
 8004db8:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
  if (error != 0u)
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	d109      	bne.n	8004dd4 <FLASH_WaitForLastOperation+0x3c>

    return HAL_ERROR;
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004dc0:	6930      	ldr	r0, [r6, #16]
 8004dc2:	f010 0001 	ands.w	r0, r0, #1
 8004dc6:	d002      	beq.n	8004dce <FLASH_WaitForLastOperation+0x36>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004dc8:	2201      	movs	r2, #1
 8004dca:	6132      	str	r2, [r6, #16]
 8004dcc:	4618      	mov	r0, r3
  }

  /* If there is an error flag set */
  return HAL_OK;
}
 8004dce:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_TIMEOUT;
 8004dd0:	2003      	movs	r0, #3
}
 8004dd2:	bd70      	pop	{r4, r5, r6, pc}
    pFlash.ErrorCode |= error;
 8004dd4:	4904      	ldr	r1, [pc, #16]	; (8004de8 <FLASH_WaitForLastOperation+0x50>)
 8004dd6:	684a      	ldr	r2, [r1, #4]
 8004dd8:	431a      	orrs	r2, r3
 8004dda:	604a      	str	r2, [r1, #4]
    return HAL_ERROR;
 8004ddc:	2001      	movs	r0, #1
    __HAL_FLASH_CLEAR_FLAG(error);
 8004dde:	6133      	str	r3, [r6, #16]
}
 8004de0:	bd70      	pop	{r4, r5, r6, pc}
 8004de2:	bf00      	nop
 8004de4:	40022000 	.word	0x40022000
 8004de8:	2000000c 	.word	0x2000000c

08004dec <HAL_FLASH_Program>:
{
 8004dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8004df0:	4d28      	ldr	r5, [pc, #160]	; (8004e94 <HAL_FLASH_Program+0xa8>)
{
 8004df2:	4614      	mov	r4, r2
  __HAL_LOCK(&pFlash);
 8004df4:	782a      	ldrb	r2, [r5, #0]
 8004df6:	2a01      	cmp	r2, #1
 8004df8:	d017      	beq.n	8004e2a <HAL_FLASH_Program+0x3e>
 8004dfa:	4607      	mov	r7, r0
 8004dfc:	4698      	mov	r8, r3
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004dfe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  __HAL_LOCK(&pFlash);
 8004e02:	2301      	movs	r3, #1
 8004e04:	460e      	mov	r6, r1
 8004e06:	702b      	strb	r3, [r5, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e08:	f7ff ffc6 	bl	8004d98 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8004e0c:	b118      	cbz	r0, 8004e16 <HAL_FLASH_Program+0x2a>
  __HAL_UNLOCK(&pFlash);
 8004e0e:	2300      	movs	r3, #0
 8004e10:	702b      	strb	r3, [r5, #0]
}
 8004e12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004e16:	6068      	str	r0, [r5, #4]
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8004e18:	b157      	cbz	r7, 8004e30 <HAL_FLASH_Program+0x44>
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8004e1a:	1e7b      	subs	r3, r7, #1
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d91c      	bls.n	8004e5a <HAL_FLASH_Program+0x6e>
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004e24:	f7ff ffb8 	bl	8004d98 <FLASH_WaitForLastOperation>
    if (prog_bit != 0U)
 8004e28:	e7f1      	b.n	8004e0e <HAL_FLASH_Program+0x22>
  __HAL_LOCK(&pFlash);
 8004e2a:	2002      	movs	r0, #2
}
 8004e2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
{
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004e30:	4a19      	ldr	r2, [pc, #100]	; (8004e98 <HAL_FLASH_Program+0xac>)
 8004e32:	6953      	ldr	r3, [r2, #20]
 8004e34:	f043 0301 	orr.w	r3, r3, #1
 8004e38:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8004e3a:	6034      	str	r4, [r6, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004e3c:	f3bf 8f6f 	isb	sy
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8004e44:	f8c6 8004 	str.w	r8, [r6, #4]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e48:	f7ff ffa6 	bl	8004d98 <FLASH_WaitForLastOperation>
 8004e4c:	f06f 0101 	mvn.w	r1, #1
      CLEAR_BIT(FLASH->CR, prog_bit);
 8004e50:	4a11      	ldr	r2, [pc, #68]	; (8004e98 <HAL_FLASH_Program+0xac>)
 8004e52:	6953      	ldr	r3, [r2, #20]
 8004e54:	400b      	ands	r3, r1
 8004e56:	6153      	str	r3, [r2, #20]
 8004e58:	e7d9      	b.n	8004e0e <HAL_FLASH_Program+0x22>

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8004e5a:	490f      	ldr	r1, [pc, #60]	; (8004e98 <HAL_FLASH_Program+0xac>)
 8004e5c:	694b      	ldr	r3, [r1, #20]
 8004e5e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8004e62:	4622      	mov	r2, r4
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8004e64:	614b      	str	r3, [r1, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e66:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8004e6a:	b672      	cpsid	i
 8004e6c:	1ab1      	subs	r1, r6, r2
 8004e6e:	f502 7080 	add.w	r0, r2, #256	; 0x100
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8004e72:	6813      	ldr	r3, [r2, #0]
 8004e74:	5053      	str	r3, [r2, r1]
    dest_addr++;
    src_addr++;
 8004e76:	3204      	adds	r2, #4
    row_index--;
  }
  while (row_index != 0U);
 8004e78:	4282      	cmp	r2, r0
 8004e7a:	d1fa      	bne.n	8004e72 <HAL_FLASH_Program+0x86>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e7c:	f384 8810 	msr	PRIMASK, r4
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8004e80:	2f02      	cmp	r7, #2
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e82:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8004e86:	d1cd      	bne.n	8004e24 <HAL_FLASH_Program+0x38>
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e88:	f7ff ff86 	bl	8004d98 <FLASH_WaitForLastOperation>
 8004e8c:	f46f 2180 	mvn.w	r1, #262144	; 0x40000
 8004e90:	e7de      	b.n	8004e50 <HAL_FLASH_Program+0x64>
 8004e92:	bf00      	nop
 8004e94:	2000000c 	.word	0x2000000c
 8004e98:	40022000 	.word	0x40022000

08004e9c <FLASH_FlushCaches>:
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8004e9c:	4915      	ldr	r1, [pc, #84]	; (8004ef4 <FLASH_FlushCaches+0x58>)
 8004e9e:	7f0b      	ldrb	r3, [r1, #28]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8004ea0:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 8004ea4:	2a01      	cmp	r2, #1
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8004ea6:	b2db      	uxtb	r3, r3
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8004ea8:	d110      	bne.n	8004ecc <FLASH_FlushCaches+0x30>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004eaa:	4a13      	ldr	r2, [pc, #76]	; (8004ef8 <FLASH_FlushCaches+0x5c>)
 8004eac:	6810      	ldr	r0, [r2, #0]
 8004eae:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 8004eb2:	6010      	str	r0, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004eb4:	6810      	ldr	r0, [r2, #0]
 8004eb6:	f440 6000 	orr.w	r0, r0, #2048	; 0x800
 8004eba:	6010      	str	r0, [r2, #0]
 8004ebc:	6810      	ldr	r0, [r2, #0]
 8004ebe:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
 8004ec2:	6010      	str	r0, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004ec4:	6810      	ldr	r0, [r2, #0]
 8004ec6:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 8004eca:	6010      	str	r0, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8004ecc:	3b02      	subs	r3, #2
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d80c      	bhi.n	8004eec <FLASH_FlushCaches+0x50>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004ed2:	4b09      	ldr	r3, [pc, #36]	; (8004ef8 <FLASH_FlushCaches+0x5c>)
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004eda:	601a      	str	r2, [r3, #0]
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004ee2:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004eea:	601a      	str	r2, [r3, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8004eec:	2300      	movs	r3, #0
 8004eee:	770b      	strb	r3, [r1, #28]
}
 8004ef0:	4770      	bx	lr
 8004ef2:	bf00      	nop
 8004ef4:	2000000c 	.word	0x2000000c
 8004ef8:	40022000 	.word	0x40022000

08004efc <HAL_FLASHEx_Erase>:
{
 8004efc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 8004f00:	4f3f      	ldr	r7, [pc, #252]	; (8005000 <HAL_FLASHEx_Erase+0x104>)
 8004f02:	783b      	ldrb	r3, [r7, #0]
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d052      	beq.n	8004fae <HAL_FLASHEx_Erase+0xb2>
 8004f08:	4681      	mov	r9, r0
 8004f0a:	2401      	movs	r4, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004f0c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004f10:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8004f12:	703c      	strb	r4, [r7, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004f14:	f7ff ff40 	bl	8004d98 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8004f18:	4606      	mov	r6, r0
 8004f1a:	b120      	cbz	r0, 8004f26 <HAL_FLASHEx_Erase+0x2a>
  __HAL_UNLOCK(&pFlash);
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	703b      	strb	r3, [r7, #0]
}
 8004f20:	4630      	mov	r0, r6
 8004f22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8004f26:	4b37      	ldr	r3, [pc, #220]	; (8005004 <HAL_FLASHEx_Erase+0x108>)
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004f28:	6078      	str	r0, [r7, #4]
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	f412 7f00 	tst.w	r2, #512	; 0x200
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8004f30:	681a      	ldr	r2, [r3, #0]
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8004f32:	d140      	bne.n	8004fb6 <HAL_FLASHEx_Erase+0xba>
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8004f34:	0552      	lsls	r2, r2, #21
 8004f36:	d549      	bpl.n	8004fcc <HAL_FLASHEx_Erase+0xd0>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f3e:	601a      	str	r2, [r3, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8004f40:	2302      	movs	r3, #2
 8004f42:	773b      	strb	r3, [r7, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004f44:	f8d9 3000 	ldr.w	r3, [r9]
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d041      	beq.n	8004fd0 <HAL_FLASHEx_Erase+0xd4>
      *PageError = 0xFFFFFFFFU;
 8004f4c:	f04f 33ff 	mov.w	r3, #4294967295
 8004f50:	f8c8 3000 	str.w	r3, [r8]
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8004f54:	e9d9 5302 	ldrd	r5, r3, [r9, #8]
 8004f58:	442b      	add	r3, r5
 8004f5a:	42ab      	cmp	r3, r5
 8004f5c:	d924      	bls.n	8004fa8 <HAL_FLASHEx_Erase+0xac>
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8004f5e:	4c29      	ldr	r4, [pc, #164]	; (8005004 <HAL_FLASHEx_Erase+0x108>)
 8004f60:	e005      	b.n	8004f6e <HAL_FLASHEx_Erase+0x72>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8004f62:	e9d9 3202 	ldrd	r3, r2, [r9, #8]
 8004f66:	3501      	adds	r5, #1
 8004f68:	4413      	add	r3, r2
 8004f6a:	42ab      	cmp	r3, r5
 8004f6c:	d91c      	bls.n	8004fa8 <HAL_FLASHEx_Erase+0xac>
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8004f6e:	6962      	ldr	r2, [r4, #20]
 8004f70:	00eb      	lsls	r3, r5, #3
 8004f72:	f422 72fc 	bic.w	r2, r2, #504	; 0x1f8
 8004f76:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	6163      	str	r3, [r4, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8004f7e:	6963      	ldr	r3, [r4, #20]
 8004f80:	f043 0302 	orr.w	r3, r3, #2
 8004f84:	6163      	str	r3, [r4, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004f86:	6963      	ldr	r3, [r4, #20]
 8004f88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f8c:	6163      	str	r3, [r4, #20]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004f8e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004f92:	f7ff ff01 	bl	8004d98 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8004f96:	6963      	ldr	r3, [r4, #20]
 8004f98:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8004f9c:	6163      	str	r3, [r4, #20]
        if (status != HAL_OK)
 8004f9e:	2800      	cmp	r0, #0
 8004fa0:	d0df      	beq.n	8004f62 <HAL_FLASHEx_Erase+0x66>
          *PageError = page_index;
 8004fa2:	f8c8 5000 	str.w	r5, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004fa6:	4606      	mov	r6, r0
    FLASH_FlushCaches();
 8004fa8:	f7ff ff78 	bl	8004e9c <FLASH_FlushCaches>
 8004fac:	e7b6      	b.n	8004f1c <HAL_FLASHEx_Erase+0x20>
  __HAL_LOCK(&pFlash);
 8004fae:	2602      	movs	r6, #2
}
 8004fb0:	4630      	mov	r0, r6
 8004fb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8004fb6:	0551      	lsls	r1, r2, #21
 8004fb8:	d506      	bpl.n	8004fc8 <HAL_FLASHEx_Erase+0xcc>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fc0:	601a      	str	r2, [r3, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	773b      	strb	r3, [r7, #28]
 8004fc6:	e7bd      	b.n	8004f44 <HAL_FLASHEx_Erase+0x48>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8004fc8:	773c      	strb	r4, [r7, #28]
 8004fca:	e7bb      	b.n	8004f44 <HAL_FLASHEx_Erase+0x48>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8004fcc:	7738      	strb	r0, [r7, #28]
 8004fce:	e7b9      	b.n	8004f44 <HAL_FLASHEx_Erase+0x48>
    if ((Banks & FLASH_BANK_1) != 0U)
 8004fd0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004fd4:	07db      	lsls	r3, r3, #31
 8004fd6:	d504      	bpl.n	8004fe2 <HAL_FLASHEx_Erase+0xe6>
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8004fd8:	4a0a      	ldr	r2, [pc, #40]	; (8005004 <HAL_FLASHEx_Erase+0x108>)
 8004fda:	6953      	ldr	r3, [r2, #20]
 8004fdc:	f043 0304 	orr.w	r3, r3, #4
 8004fe0:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004fe2:	4c08      	ldr	r4, [pc, #32]	; (8005004 <HAL_FLASHEx_Erase+0x108>)
 8004fe4:	6963      	ldr	r3, [r4, #20]
 8004fe6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fea:	6163      	str	r3, [r4, #20]
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004fec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004ff0:	f7ff fed2 	bl	8004d98 <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8004ff4:	6963      	ldr	r3, [r4, #20]
 8004ff6:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004ffa:	4606      	mov	r6, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8004ffc:	6163      	str	r3, [r4, #20]
 8004ffe:	e7d3      	b.n	8004fa8 <HAL_FLASHEx_Erase+0xac>
 8005000:	2000000c 	.word	0x2000000c
 8005004:	40022000 	.word	0x40022000

08005008 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800500c:	680c      	ldr	r4, [r1, #0]
{
 800500e:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005010:	2c00      	cmp	r4, #0
 8005012:	f000 8083 	beq.w	800511c <HAL_GPIO_Init+0x114>
 8005016:	f04f 0c00 	mov.w	ip, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800501a:	f8df a1d8 	ldr.w	sl, [pc, #472]	; 80051f4 <HAL_GPIO_Init+0x1ec>
  uint32_t position = 0x00U;
 800501e:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005020:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005024:	4689      	mov	r9, r1
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005026:	fa0b f503 	lsl.w	r5, fp, r3
    if (iocurrent != 0x00u)
 800502a:	ea15 0804 	ands.w	r8, r5, r4
 800502e:	d06f      	beq.n	8005110 <HAL_GPIO_Init+0x108>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005030:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8005034:	f007 0203 	and.w	r2, r7, #3
 8005038:	1e51      	subs	r1, r2, #1
 800503a:	2901      	cmp	r1, #1
 800503c:	d971      	bls.n	8005122 <HAL_GPIO_Init+0x11a>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800503e:	2a03      	cmp	r2, #3
 8005040:	f040 80b0 	bne.w	80051a4 <HAL_GPIO_Init+0x19c>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005044:	fa02 f20c 	lsl.w	r2, r2, ip
 8005048:	43d1      	mvns	r1, r2
      temp = GPIOx->MODER;
 800504a:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800504c:	4029      	ands	r1, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800504e:	430a      	orrs	r2, r1
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005050:	f417 3f40 	tst.w	r7, #196608	; 0x30000
      GPIOx->MODER = temp;
 8005054:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005056:	d05b      	beq.n	8005110 <HAL_GPIO_Init+0x108>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005058:	f8da 2060 	ldr.w	r2, [sl, #96]	; 0x60
 800505c:	f042 0201 	orr.w	r2, r2, #1
 8005060:	f8ca 2060 	str.w	r2, [sl, #96]	; 0x60
 8005064:	f8da 2060 	ldr.w	r2, [sl, #96]	; 0x60
 8005068:	f002 0201 	and.w	r2, r2, #1
 800506c:	9203      	str	r2, [sp, #12]
 800506e:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8005070:	f023 0203 	bic.w	r2, r3, #3
 8005074:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8005078:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800507c:	f003 0503 	and.w	r5, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8005080:	6891      	ldr	r1, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005082:	00ad      	lsls	r5, r5, #2
 8005084:	260f      	movs	r6, #15
 8005086:	fa06 fe05 	lsl.w	lr, r6, r5
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800508a:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800508e:	ea21 010e 	bic.w	r1, r1, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005092:	d019      	beq.n	80050c8 <HAL_GPIO_Init+0xc0>
 8005094:	4e51      	ldr	r6, [pc, #324]	; (80051dc <HAL_GPIO_Init+0x1d4>)
 8005096:	42b0      	cmp	r0, r6
 8005098:	f000 808f 	beq.w	80051ba <HAL_GPIO_Init+0x1b2>
 800509c:	4e50      	ldr	r6, [pc, #320]	; (80051e0 <HAL_GPIO_Init+0x1d8>)
 800509e:	42b0      	cmp	r0, r6
 80050a0:	f000 808f 	beq.w	80051c2 <HAL_GPIO_Init+0x1ba>
 80050a4:	4e4f      	ldr	r6, [pc, #316]	; (80051e4 <HAL_GPIO_Init+0x1dc>)
 80050a6:	42b0      	cmp	r0, r6
 80050a8:	f000 8081 	beq.w	80051ae <HAL_GPIO_Init+0x1a6>
 80050ac:	4e4e      	ldr	r6, [pc, #312]	; (80051e8 <HAL_GPIO_Init+0x1e0>)
 80050ae:	42b0      	cmp	r0, r6
 80050b0:	f000 808d 	beq.w	80051ce <HAL_GPIO_Init+0x1c6>
 80050b4:	4e4d      	ldr	r6, [pc, #308]	; (80051ec <HAL_GPIO_Init+0x1e4>)
 80050b6:	42b0      	cmp	r0, r6
 80050b8:	bf0c      	ite	eq
 80050ba:	f04f 0e05 	moveq.w	lr, #5
 80050be:	f04f 0e06 	movne.w	lr, #6
 80050c2:	fa0e f505 	lsl.w	r5, lr, r5
 80050c6:	4329      	orrs	r1, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80050c8:	6091      	str	r1, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80050ca:	4a49      	ldr	r2, [pc, #292]	; (80051f0 <HAL_GPIO_Init+0x1e8>)
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 80050cc:	4948      	ldr	r1, [pc, #288]	; (80051f0 <HAL_GPIO_Init+0x1e8>)
        temp = EXTI->RTSR1;
 80050ce:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
 80050d0:	ea6f 0508 	mvn.w	r5, r8
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80050d4:	02fe      	lsls	r6, r7, #11
        temp &= ~(iocurrent);
 80050d6:	bf54      	ite	pl
 80050d8:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80050da:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR1 = temp;
 80050de:	608a      	str	r2, [r1, #8]

        temp = EXTI->FTSR1;
 80050e0:	68ca      	ldr	r2, [r1, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80050e2:	02b9      	lsls	r1, r7, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 80050e4:	4942      	ldr	r1, [pc, #264]	; (80051f0 <HAL_GPIO_Init+0x1e8>)
        temp &= ~(iocurrent);
 80050e6:	bf54      	ite	pl
 80050e8:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80050ea:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR1 = temp;
 80050ee:	60ca      	str	r2, [r1, #12]

        temp = EXTI->EMR1;
 80050f0:	6849      	ldr	r1, [r1, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 80050f2:	4a3f      	ldr	r2, [pc, #252]	; (80051f0 <HAL_GPIO_Init+0x1e8>)
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80050f4:	03be      	lsls	r6, r7, #14
        temp &= ~(iocurrent);
 80050f6:	bf54      	ite	pl
 80050f8:	4029      	andpl	r1, r5
          temp |= iocurrent;
 80050fa:	ea48 0101 	orrmi.w	r1, r8, r1
        EXTI->EMR1 = temp;
 80050fe:	6051      	str	r1, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005100:	6812      	ldr	r2, [r2, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005102:	03f9      	lsls	r1, r7, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8005104:	493a      	ldr	r1, [pc, #232]	; (80051f0 <HAL_GPIO_Init+0x1e8>)
        temp &= ~(iocurrent);
 8005106:	bf54      	ite	pl
 8005108:	402a      	andpl	r2, r5
          temp |= iocurrent;
 800510a:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->IMR1 = temp;
 800510e:	600a      	str	r2, [r1, #0]
      }
    }

    position++;
 8005110:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005112:	fa34 f203 	lsrs.w	r2, r4, r3
 8005116:	f10c 0c02 	add.w	ip, ip, #2
 800511a:	d184      	bne.n	8005026 <HAL_GPIO_Init+0x1e>
  }
}
 800511c:	b005      	add	sp, #20
 800511e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8005122:	6881      	ldr	r1, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005124:	f8d9 600c 	ldr.w	r6, [r9, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005128:	f04f 0e03 	mov.w	lr, #3
 800512c:	fa0e fe0c 	lsl.w	lr, lr, ip
 8005130:	ea21 010e 	bic.w	r1, r1, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005134:	fa06 f60c 	lsl.w	r6, r6, ip
 8005138:	4331      	orrs	r1, r6
        GPIOx->OSPEEDR = temp;
 800513a:	6081      	str	r1, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800513c:	ea6f 010e 	mvn.w	r1, lr
        temp = GPIOx->OTYPER;
 8005140:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005144:	ea2e 0e05 	bic.w	lr, lr, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005148:	f3c7 1500 	ubfx	r5, r7, #4, #1
 800514c:	409d      	lsls	r5, r3
 800514e:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->OTYPER = temp;
 8005152:	6045      	str	r5, [r0, #4]
        temp = GPIOx->PUPDR;
 8005154:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005156:	ea05 0e01 	and.w	lr, r5, r1
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800515a:	f8d9 5008 	ldr.w	r5, [r9, #8]
 800515e:	fa05 f50c 	lsl.w	r5, r5, ip
 8005162:	ea45 050e 	orr.w	r5, r5, lr
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005166:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8005168:	60c5      	str	r5, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800516a:	fa02 f20c 	lsl.w	r2, r2, ip
 800516e:	f47f af6c 	bne.w	800504a <HAL_GPIO_Init+0x42>
        temp = GPIOx->AFR[position >> 3U];
 8005172:	08dd      	lsrs	r5, r3, #3
 8005174:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8005178:	9501      	str	r5, [sp, #4]
 800517a:	6a2e      	ldr	r6, [r5, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800517c:	f8d9 5010 	ldr.w	r5, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 8005180:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005182:	f003 0e07 	and.w	lr, r3, #7
 8005186:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800518a:	260f      	movs	r6, #15
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800518c:	fa05 f50e 	lsl.w	r5, r5, lr
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005190:	fa06 fe0e 	lsl.w	lr, r6, lr
 8005194:	9e00      	ldr	r6, [sp, #0]
 8005196:	ea26 0e0e 	bic.w	lr, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 800519a:	9e01      	ldr	r6, [sp, #4]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800519c:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 80051a0:	6235      	str	r5, [r6, #32]
 80051a2:	e752      	b.n	800504a <HAL_GPIO_Init+0x42>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80051a4:	2103      	movs	r1, #3
 80051a6:	fa01 f10c 	lsl.w	r1, r1, ip
 80051aa:	43c9      	mvns	r1, r1
 80051ac:	e7d2      	b.n	8005154 <HAL_GPIO_Init+0x14c>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80051ae:	f04f 0e03 	mov.w	lr, #3
 80051b2:	fa0e f505 	lsl.w	r5, lr, r5
 80051b6:	4329      	orrs	r1, r5
 80051b8:	e786      	b.n	80050c8 <HAL_GPIO_Init+0xc0>
 80051ba:	fa0b f505 	lsl.w	r5, fp, r5
 80051be:	4329      	orrs	r1, r5
 80051c0:	e782      	b.n	80050c8 <HAL_GPIO_Init+0xc0>
 80051c2:	f04f 0e02 	mov.w	lr, #2
 80051c6:	fa0e f505 	lsl.w	r5, lr, r5
 80051ca:	4329      	orrs	r1, r5
 80051cc:	e77c      	b.n	80050c8 <HAL_GPIO_Init+0xc0>
 80051ce:	f04f 0e04 	mov.w	lr, #4
 80051d2:	fa0e f505 	lsl.w	r5, lr, r5
 80051d6:	4329      	orrs	r1, r5
 80051d8:	e776      	b.n	80050c8 <HAL_GPIO_Init+0xc0>
 80051da:	bf00      	nop
 80051dc:	48000400 	.word	0x48000400
 80051e0:	48000800 	.word	0x48000800
 80051e4:	48000c00 	.word	0x48000c00
 80051e8:	48001000 	.word	0x48001000
 80051ec:	48001400 	.word	0x48001400
 80051f0:	40010400 	.word	0x40010400
 80051f4:	40021000 	.word	0x40021000

080051f8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80051f8:	6903      	ldr	r3, [r0, #16]
 80051fa:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80051fc:	bf14      	ite	ne
 80051fe:	2001      	movne	r0, #1
 8005200:	2000      	moveq	r0, #0
 8005202:	4770      	bx	lr

08005204 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005204:	b10a      	cbz	r2, 800520a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005206:	6181      	str	r1, [r0, #24]
 8005208:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800520a:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 800520c:	4770      	bx	lr
 800520e:	bf00      	nop

08005210 <HAL_OPAMP_Init>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8005210:	2800      	cmp	r0, #0
 8005212:	d07f      	beq.n	8005314 <HAL_OPAMP_Init+0x104>
{
 8005214:	b530      	push	{r4, r5, lr}
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8005216:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800521a:	2b05      	cmp	r3, #5
{
 800521c:	b083      	sub	sp, #12
 800521e:	4604      	mov	r4, r0
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8005220:	d057      	beq.n	80052d2 <HAL_OPAMP_Init+0xc2>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8005222:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8005226:	2b02      	cmp	r3, #2
 8005228:	d053      	beq.n	80052d2 <HAL_OPAMP_Init+0xc2>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 800522a:	4b3b      	ldr	r3, [pc, #236]	; (8005318 <HAL_OPAMP_Init+0x108>)
 800522c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800522e:	f042 0201 	orr.w	r2, r2, #1
 8005232:	661a      	str	r2, [r3, #96]	; 0x60
 8005234:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005236:	f003 0301 	and.w	r3, r3, #1
 800523a:	9301      	str	r3, [sp, #4]
 800523c:	9b01      	ldr	r3, [sp, #4]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800523e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8005242:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005246:	b90b      	cbnz	r3, 800524c <HAL_OPAMP_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8005248:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 800524c:	4620      	mov	r0, r4
 800524e:	f7fe f969 	bl	8003524 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8005252:	68a3      	ldr	r3, [r4, #8]
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8005254:	6821      	ldr	r1, [r4, #0]
 8005256:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8005258:	f023 0220 	bic.w	r2, r3, #32
 800525c:	2a40      	cmp	r2, #64	; 0x40
      MODIFY_REG(hopamp->Instance->CSR,
 800525e:	680a      	ldr	r2, [r1, #0]
 8005260:	f022 0210 	bic.w	r2, r2, #16
 8005264:	ea42 0200 	orr.w	r2, r2, r0
 8005268:	600a      	str	r2, [r1, #0]
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 800526a:	d035      	beq.n	80052d8 <HAL_OPAMP_Init+0xc8>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800526c:	6808      	ldr	r0, [r1, #0]
 800526e:	4a2b      	ldr	r2, [pc, #172]	; (800531c <HAL_OPAMP_Init+0x10c>)
 8005270:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005272:	4002      	ands	r2, r0
 8005274:	6860      	ldr	r0, [r4, #4]
 8005276:	4303      	orrs	r3, r0
 8005278:	68e0      	ldr	r0, [r4, #12]
 800527a:	4303      	orrs	r3, r0
 800527c:	6920      	ldr	r0, [r4, #16]
 800527e:	4303      	orrs	r3, r0
 8005280:	432b      	orrs	r3, r5
 8005282:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8005284:	7d20      	ldrb	r0, [r4, #20]
 8005286:	432b      	orrs	r3, r5
 8005288:	6b25      	ldr	r5, [r4, #48]	; 0x30
 800528a:	ea43 43c5 	orr.w	r3, r3, r5, lsl #19
 800528e:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8005290:	2801      	cmp	r0, #1
 8005292:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8005296:	bf0c      	ite	eq
 8005298:	f44f 7080 	moveq.w	r0, #256	; 0x100
 800529c:	2000      	movne	r0, #0
 800529e:	4313      	orrs	r3, r2
 80052a0:	4303      	orrs	r3, r0
 80052a2:	600b      	str	r3, [r1, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 80052a4:	698b      	ldr	r3, [r1, #24]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	db09      	blt.n	80052be <HAL_OPAMP_Init+0xae>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 80052aa:	e9d4 3006 	ldrd	r3, r0, [r4, #24]
 80052ae:	698a      	ldr	r2, [r1, #24]
 80052b0:	4303      	orrs	r3, r0
 80052b2:	6a20      	ldr	r0, [r4, #32]
 80052b4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80052b8:	4303      	orrs	r3, r0
 80052ba:	4313      	orrs	r3, r2
 80052bc:	618b      	str	r3, [r1, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80052be:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
 80052c2:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 80052c6:	bb13      	cbnz	r3, 800530e <HAL_OPAMP_Init+0xfe>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 80052c8:	2301      	movs	r3, #1
 80052ca:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
  }
}
 80052ce:	b003      	add	sp, #12
 80052d0:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 80052d2:	2001      	movs	r0, #1
}
 80052d4:	b003      	add	sp, #12
 80052d6:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hopamp->Instance->CSR,
 80052d8:	680a      	ldr	r2, [r1, #0]
 80052da:	4810      	ldr	r0, [pc, #64]	; (800531c <HAL_OPAMP_Init+0x10c>)
 80052dc:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80052de:	4010      	ands	r0, r2
 80052e0:	6862      	ldr	r2, [r4, #4]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	6922      	ldr	r2, [r4, #16]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	432b      	orrs	r3, r5
 80052ea:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80052ec:	7d22      	ldrb	r2, [r4, #20]
 80052ee:	432b      	orrs	r3, r5
 80052f0:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80052f2:	ea43 43c5 	orr.w	r3, r3, r5, lsl #19
 80052f6:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80052f8:	2a01      	cmp	r2, #1
 80052fa:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 80052fe:	bf0c      	ite	eq
 8005300:	f44f 7280 	moveq.w	r2, #256	; 0x100
 8005304:	2200      	movne	r2, #0
 8005306:	4303      	orrs	r3, r0
 8005308:	4313      	orrs	r3, r2
 800530a:	600b      	str	r3, [r1, #0]
 800530c:	e7ca      	b.n	80052a4 <HAL_OPAMP_Init+0x94>
    return status;
 800530e:	2000      	movs	r0, #0
}
 8005310:	b003      	add	sp, #12
 8005312:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8005314:	2001      	movs	r0, #1
}
 8005316:	4770      	bx	lr
 8005318:	40021000 	.word	0x40021000
 800531c:	e0003e11 	.word	0xe0003e11

08005320 <HAL_OPAMP_Start>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8005320:	4603      	mov	r3, r0
 8005322:	b138      	cbz	r0, 8005334 <HAL_OPAMP_Start+0x14>
  {
    status = HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8005324:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
 8005328:	2a05      	cmp	r2, #5
 800532a:	d003      	beq.n	8005334 <HAL_OPAMP_Start+0x14>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 800532c:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
 8005330:	2a01      	cmp	r2, #1
 8005332:	d001      	beq.n	8005338 <HAL_OPAMP_Start+0x18>
    status = HAL_ERROR;
 8005334:	2001      	movs	r0, #1
    }


  }
  return status;
}
 8005336:	4770      	bx	lr
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8005338:	6801      	ldr	r1, [r0, #0]
 800533a:	680a      	ldr	r2, [r1, #0]
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 800533c:	f04f 0c04 	mov.w	ip, #4
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8005340:	f042 0201 	orr.w	r2, r2, #1
 8005344:	600a      	str	r2, [r1, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005346:	2000      	movs	r0, #0
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8005348:	f883 c03a 	strb.w	ip, [r3, #58]	; 0x3a
 800534c:	4770      	bx	lr
 800534e:	bf00      	nop

08005350 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005350:	b410      	push	{r4}
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005352:	4a3b      	ldr	r2, [pc, #236]	; (8005440 <HAL_PWREx_ControlVoltageScaling+0xf0>)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005354:	b970      	cbnz	r0, 8005374 <HAL_PWREx_ControlVoltageScaling+0x24>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005356:	6813      	ldr	r3, [r2, #0]
 8005358:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800535c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005360:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005364:	d023      	beq.n	80053ae <HAL_PWREx_ControlVoltageScaling+0x5e>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005366:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
}
 800536a:	f85d 4b04 	ldr.w	r4, [sp], #4
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800536e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8005372:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005374:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005378:	d009      	beq.n	800538e <HAL_PWREx_ControlVoltageScaling+0x3e>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800537a:	6813      	ldr	r3, [r2, #0]
}
 800537c:	f85d 4b04 	ldr.w	r4, [sp], #4
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005380:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005384:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  return HAL_OK;
 8005388:	2000      	movs	r0, #0
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800538a:	6013      	str	r3, [r2, #0]
}
 800538c:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800538e:	6813      	ldr	r3, [r2, #0]
 8005390:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005394:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005398:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800539c:	d02f      	beq.n	80053fe <HAL_PWREx_ControlVoltageScaling+0xae>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800539e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 80053a2:	2000      	movs	r0, #0
}
 80053a4:	f85d 4b04 	ldr.w	r4, [sp], #4
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053a8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 80053ac:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053b2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80053b6:	6811      	ldr	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80053b8:	4c22      	ldr	r4, [pc, #136]	; (8005444 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80053ba:	4823      	ldr	r0, [pc, #140]	; (8005448 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80053bc:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 80053c0:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80053c4:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80053c6:	6823      	ldr	r3, [r4, #0]
 80053c8:	2132      	movs	r1, #50	; 0x32
 80053ca:	fb01 f303 	mul.w	r3, r1, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053ce:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80053d0:	fba0 0303 	umull	r0, r3, r0, r3
 80053d4:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053d6:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80053d8:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053dc:	d506      	bpl.n	80053ec <HAL_PWREx_ControlVoltageScaling+0x9c>
 80053de:	e000      	b.n	80053e2 <HAL_PWREx_ControlVoltageScaling+0x92>
 80053e0:	b123      	cbz	r3, 80053ec <HAL_PWREx_ControlVoltageScaling+0x9c>
 80053e2:	6951      	ldr	r1, [r2, #20]
 80053e4:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 80053e6:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053ea:	d4f9      	bmi.n	80053e0 <HAL_PWREx_ControlVoltageScaling+0x90>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80053ec:	4b14      	ldr	r3, [pc, #80]	; (8005440 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80053ee:	695b      	ldr	r3, [r3, #20]
 80053f0:	055c      	lsls	r4, r3, #21
  return HAL_OK;
 80053f2:	bf54      	ite	pl
 80053f4:	2000      	movpl	r0, #0
        return HAL_TIMEOUT;
 80053f6:	2003      	movmi	r0, #3
}
 80053f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80053fc:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005402:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005406:	6811      	ldr	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005408:	4c0e      	ldr	r4, [pc, #56]	; (8005444 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 800540a:	480f      	ldr	r0, [pc, #60]	; (8005448 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800540c:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8005410:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8005414:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005416:	6823      	ldr	r3, [r4, #0]
 8005418:	2132      	movs	r1, #50	; 0x32
 800541a:	fb01 f303 	mul.w	r3, r1, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800541e:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005420:	fba0 0303 	umull	r0, r3, r0, r3
 8005424:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005426:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005428:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800542c:	d5de      	bpl.n	80053ec <HAL_PWREx_ControlVoltageScaling+0x9c>
 800542e:	e001      	b.n	8005434 <HAL_PWREx_ControlVoltageScaling+0xe4>
 8005430:	2b00      	cmp	r3, #0
 8005432:	d0db      	beq.n	80053ec <HAL_PWREx_ControlVoltageScaling+0x9c>
 8005434:	6951      	ldr	r1, [r2, #20]
 8005436:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005438:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800543c:	d5d6      	bpl.n	80053ec <HAL_PWREx_ControlVoltageScaling+0x9c>
 800543e:	e7f7      	b.n	8005430 <HAL_PWREx_ControlVoltageScaling+0xe0>
 8005440:	40007000 	.word	0x40007000
 8005444:	20000000 	.word	0x20000000
 8005448:	431bde83 	.word	0x431bde83

0800544c <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800544c:	2800      	cmp	r0, #0
 800544e:	f000 81c3 	beq.w	80057d8 <HAL_RCC_OscConfig+0x38c>
{
 8005452:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005456:	6803      	ldr	r3, [r0, #0]
 8005458:	07d9      	lsls	r1, r3, #31
{
 800545a:	b082      	sub	sp, #8
 800545c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800545e:	d52d      	bpl.n	80054bc <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005460:	49a6      	ldr	r1, [pc, #664]	; (80056fc <HAL_RCC_OscConfig+0x2b0>)
 8005462:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005464:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005466:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800546a:	2a0c      	cmp	r2, #12
 800546c:	f000 810a 	beq.w	8005684 <HAL_RCC_OscConfig+0x238>
 8005470:	2a08      	cmp	r2, #8
 8005472:	f000 810c 	beq.w	800568e <HAL_RCC_OscConfig+0x242>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005476:	6863      	ldr	r3, [r4, #4]
 8005478:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800547c:	f000 8133 	beq.w	80056e6 <HAL_RCC_OscConfig+0x29a>
 8005480:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005484:	f000 819b 	beq.w	80057be <HAL_RCC_OscConfig+0x372>
 8005488:	4d9c      	ldr	r5, [pc, #624]	; (80056fc <HAL_RCC_OscConfig+0x2b0>)
 800548a:	682a      	ldr	r2, [r5, #0]
 800548c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005490:	602a      	str	r2, [r5, #0]
 8005492:	682a      	ldr	r2, [r5, #0]
 8005494:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005498:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800549a:	2b00      	cmp	r3, #0
 800549c:	f040 8128 	bne.w	80056f0 <HAL_RCC_OscConfig+0x2a4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054a0:	f7fe faec 	bl	8003a7c <HAL_GetTick>
 80054a4:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054a6:	e005      	b.n	80054b4 <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054a8:	f7fe fae8 	bl	8003a7c <HAL_GetTick>
 80054ac:	1b80      	subs	r0, r0, r6
 80054ae:	2864      	cmp	r0, #100	; 0x64
 80054b0:	f200 8142 	bhi.w	8005738 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054b4:	682b      	ldr	r3, [r5, #0]
 80054b6:	039f      	lsls	r7, r3, #14
 80054b8:	d4f6      	bmi.n	80054a8 <HAL_RCC_OscConfig+0x5c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054ba:	6823      	ldr	r3, [r4, #0]
 80054bc:	079e      	lsls	r6, r3, #30
 80054be:	d528      	bpl.n	8005512 <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054c0:	4a8e      	ldr	r2, [pc, #568]	; (80056fc <HAL_RCC_OscConfig+0x2b0>)
 80054c2:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80054c4:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054c6:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80054ca:	2b0c      	cmp	r3, #12
 80054cc:	f000 80ec 	beq.w	80056a8 <HAL_RCC_OscConfig+0x25c>
 80054d0:	2b04      	cmp	r3, #4
 80054d2:	f000 80ee 	beq.w	80056b2 <HAL_RCC_OscConfig+0x266>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80054d6:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80054d8:	4d88      	ldr	r5, [pc, #544]	; (80056fc <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80054da:	2b00      	cmp	r3, #0
 80054dc:	f000 811d 	beq.w	800571a <HAL_RCC_OscConfig+0x2ce>
        __HAL_RCC_HSI_ENABLE();
 80054e0:	682b      	ldr	r3, [r5, #0]
 80054e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054e6:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e8:	f7fe fac8 	bl	8003a7c <HAL_GetTick>
 80054ec:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054ee:	e005      	b.n	80054fc <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054f0:	f7fe fac4 	bl	8003a7c <HAL_GetTick>
 80054f4:	1b80      	subs	r0, r0, r6
 80054f6:	2802      	cmp	r0, #2
 80054f8:	f200 811e 	bhi.w	8005738 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054fc:	682b      	ldr	r3, [r5, #0]
 80054fe:	0558      	lsls	r0, r3, #21
 8005500:	d5f6      	bpl.n	80054f0 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005502:	686b      	ldr	r3, [r5, #4]
 8005504:	6922      	ldr	r2, [r4, #16]
 8005506:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800550a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800550e:	606b      	str	r3, [r5, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005510:	6823      	ldr	r3, [r4, #0]
 8005512:	071a      	lsls	r2, r3, #28
 8005514:	d519      	bpl.n	800554a <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005516:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005518:	4d78      	ldr	r5, [pc, #480]	; (80056fc <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800551a:	2b00      	cmp	r3, #0
 800551c:	f000 809e 	beq.w	800565c <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_LSI_ENABLE();
 8005520:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8005524:	f043 0301 	orr.w	r3, r3, #1
 8005528:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800552c:	f7fe faa6 	bl	8003a7c <HAL_GetTick>
 8005530:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005532:	e005      	b.n	8005540 <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005534:	f7fe faa2 	bl	8003a7c <HAL_GetTick>
 8005538:	1b80      	subs	r0, r0, r6
 800553a:	2802      	cmp	r0, #2
 800553c:	f200 80fc 	bhi.w	8005738 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005540:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8005544:	079f      	lsls	r7, r3, #30
 8005546:	d5f5      	bpl.n	8005534 <HAL_RCC_OscConfig+0xe8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005548:	6823      	ldr	r3, [r4, #0]
 800554a:	0759      	lsls	r1, r3, #29
 800554c:	d541      	bpl.n	80055d2 <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800554e:	4b6b      	ldr	r3, [pc, #428]	; (80056fc <HAL_RCC_OscConfig+0x2b0>)
 8005550:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005552:	00d2      	lsls	r2, r2, #3
 8005554:	f100 80f4 	bmi.w	8005740 <HAL_RCC_OscConfig+0x2f4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005558:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800555a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800555e:	659a      	str	r2, [r3, #88]	; 0x58
 8005560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005566:	9301      	str	r3, [sp, #4]
 8005568:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800556a:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800556c:	4e64      	ldr	r6, [pc, #400]	; (8005700 <HAL_RCC_OscConfig+0x2b4>)
 800556e:	6833      	ldr	r3, [r6, #0]
 8005570:	05df      	lsls	r7, r3, #23
 8005572:	f140 8113 	bpl.w	800579c <HAL_RCC_OscConfig+0x350>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005576:	68a3      	ldr	r3, [r4, #8]
 8005578:	2b01      	cmp	r3, #1
 800557a:	f000 80e3 	beq.w	8005744 <HAL_RCC_OscConfig+0x2f8>
 800557e:	2b05      	cmp	r3, #5
 8005580:	f000 8169 	beq.w	8005856 <HAL_RCC_OscConfig+0x40a>
 8005584:	4e5d      	ldr	r6, [pc, #372]	; (80056fc <HAL_RCC_OscConfig+0x2b0>)
 8005586:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800558a:	f022 0201 	bic.w	r2, r2, #1
 800558e:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 8005592:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8005596:	f022 0204 	bic.w	r2, r2, #4
 800559a:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800559e:	2b00      	cmp	r3, #0
 80055a0:	f040 80d7 	bne.w	8005752 <HAL_RCC_OscConfig+0x306>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055a4:	f7fe fa6a 	bl	8003a7c <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055a8:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80055ac:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80055ae:	e005      	b.n	80055bc <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055b0:	f7fe fa64 	bl	8003a7c <HAL_GetTick>
 80055b4:	1bc0      	subs	r0, r0, r7
 80055b6:	4540      	cmp	r0, r8
 80055b8:	f200 80be 	bhi.w	8005738 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80055bc:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 80055c0:	079a      	lsls	r2, r3, #30
 80055c2:	d4f5      	bmi.n	80055b0 <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80055c4:	b125      	cbz	r5, 80055d0 <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055c6:	4a4d      	ldr	r2, [pc, #308]	; (80056fc <HAL_RCC_OscConfig+0x2b0>)
 80055c8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80055ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055ce:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80055d0:	6823      	ldr	r3, [r4, #0]
 80055d2:	069b      	lsls	r3, r3, #26
 80055d4:	d518      	bpl.n	8005608 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80055d6:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80055d8:	4d48      	ldr	r5, [pc, #288]	; (80056fc <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80055da:	2b00      	cmp	r3, #0
 80055dc:	f000 80ca 	beq.w	8005774 <HAL_RCC_OscConfig+0x328>
      __HAL_RCC_HSI48_ENABLE();
 80055e0:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80055e4:	f043 0301 	orr.w	r3, r3, #1
 80055e8:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055ec:	f7fe fa46 	bl	8003a7c <HAL_GetTick>
 80055f0:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80055f2:	e005      	b.n	8005600 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80055f4:	f7fe fa42 	bl	8003a7c <HAL_GetTick>
 80055f8:	1b80      	subs	r0, r0, r6
 80055fa:	2802      	cmp	r0, #2
 80055fc:	f200 809c 	bhi.w	8005738 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005600:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8005604:	079f      	lsls	r7, r3, #30
 8005606:	d5f5      	bpl.n	80055f4 <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005608:	69e0      	ldr	r0, [r4, #28]
 800560a:	b318      	cbz	r0, 8005654 <HAL_RCC_OscConfig+0x208>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800560c:	4d3b      	ldr	r5, [pc, #236]	; (80056fc <HAL_RCC_OscConfig+0x2b0>)
 800560e:	68ab      	ldr	r3, [r5, #8]
 8005610:	f003 030c 	and.w	r3, r3, #12
 8005614:	2b0c      	cmp	r3, #12
 8005616:	f000 812c 	beq.w	8005872 <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800561a:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800561c:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800561e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005622:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005624:	f000 80da 	beq.w	80057dc <HAL_RCC_OscConfig+0x390>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005628:	68eb      	ldr	r3, [r5, #12]
 800562a:	f023 0303 	bic.w	r3, r3, #3
 800562e:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005630:	68eb      	ldr	r3, [r5, #12]
 8005632:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005636:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800563a:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800563c:	f7fe fa1e 	bl	8003a7c <HAL_GetTick>
 8005640:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005642:	e004      	b.n	800564e <HAL_RCC_OscConfig+0x202>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005644:	f7fe fa1a 	bl	8003a7c <HAL_GetTick>
 8005648:	1b00      	subs	r0, r0, r4
 800564a:	2802      	cmp	r0, #2
 800564c:	d874      	bhi.n	8005738 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800564e:	682b      	ldr	r3, [r5, #0]
 8005650:	019b      	lsls	r3, r3, #6
 8005652:	d4f7      	bmi.n	8005644 <HAL_RCC_OscConfig+0x1f8>
      }
    }
  }
  }

  return HAL_OK;
 8005654:	2000      	movs	r0, #0
}
 8005656:	b002      	add	sp, #8
 8005658:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 800565c:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8005660:	f023 0301 	bic.w	r3, r3, #1
 8005664:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8005668:	f7fe fa08 	bl	8003a7c <HAL_GetTick>
 800566c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800566e:	e004      	b.n	800567a <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005670:	f7fe fa04 	bl	8003a7c <HAL_GetTick>
 8005674:	1b80      	subs	r0, r0, r6
 8005676:	2802      	cmp	r0, #2
 8005678:	d85e      	bhi.n	8005738 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800567a:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800567e:	0798      	lsls	r0, r3, #30
 8005680:	d4f6      	bmi.n	8005670 <HAL_RCC_OscConfig+0x224>
 8005682:	e761      	b.n	8005548 <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005684:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005688:	2903      	cmp	r1, #3
 800568a:	f47f aef4 	bne.w	8005476 <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800568e:	4a1b      	ldr	r2, [pc, #108]	; (80056fc <HAL_RCC_OscConfig+0x2b0>)
 8005690:	6812      	ldr	r2, [r2, #0]
 8005692:	0392      	lsls	r2, r2, #14
 8005694:	f57f af12 	bpl.w	80054bc <HAL_RCC_OscConfig+0x70>
 8005698:	6862      	ldr	r2, [r4, #4]
 800569a:	2a00      	cmp	r2, #0
 800569c:	f47f af0e 	bne.w	80054bc <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 80056a0:	2001      	movs	r0, #1
}
 80056a2:	b002      	add	sp, #8
 80056a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80056a8:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80056ac:	2a02      	cmp	r2, #2
 80056ae:	f47f af12 	bne.w	80054d6 <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80056b2:	4b12      	ldr	r3, [pc, #72]	; (80056fc <HAL_RCC_OscConfig+0x2b0>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	055d      	lsls	r5, r3, #21
 80056b8:	d502      	bpl.n	80056c0 <HAL_RCC_OscConfig+0x274>
 80056ba:	68e3      	ldr	r3, [r4, #12]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d0ef      	beq.n	80056a0 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056c0:	4a0e      	ldr	r2, [pc, #56]	; (80056fc <HAL_RCC_OscConfig+0x2b0>)
 80056c2:	6920      	ldr	r0, [r4, #16]
 80056c4:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80056c6:	490f      	ldr	r1, [pc, #60]	; (8005704 <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056c8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80056cc:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80056d0:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80056d2:	6808      	ldr	r0, [r1, #0]
 80056d4:	f7fe f990 	bl	80039f8 <HAL_InitTick>
 80056d8:	2800      	cmp	r0, #0
 80056da:	d1e1      	bne.n	80056a0 <HAL_RCC_OscConfig+0x254>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056dc:	6823      	ldr	r3, [r4, #0]
 80056de:	071a      	lsls	r2, r3, #28
 80056e0:	f57f af33 	bpl.w	800554a <HAL_RCC_OscConfig+0xfe>
 80056e4:	e717      	b.n	8005516 <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056e6:	4a05      	ldr	r2, [pc, #20]	; (80056fc <HAL_RCC_OscConfig+0x2b0>)
 80056e8:	6813      	ldr	r3, [r2, #0]
 80056ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056ee:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80056f0:	f7fe f9c4 	bl	8003a7c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056f4:	4e01      	ldr	r6, [pc, #4]	; (80056fc <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 80056f6:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056f8:	e00b      	b.n	8005712 <HAL_RCC_OscConfig+0x2c6>
 80056fa:	bf00      	nop
 80056fc:	40021000 	.word	0x40021000
 8005700:	40007000 	.word	0x40007000
 8005704:	20000008 	.word	0x20000008
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005708:	f7fe f9b8 	bl	8003a7c <HAL_GetTick>
 800570c:	1b40      	subs	r0, r0, r5
 800570e:	2864      	cmp	r0, #100	; 0x64
 8005710:	d812      	bhi.n	8005738 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005712:	6833      	ldr	r3, [r6, #0]
 8005714:	039b      	lsls	r3, r3, #14
 8005716:	d5f7      	bpl.n	8005708 <HAL_RCC_OscConfig+0x2bc>
 8005718:	e6cf      	b.n	80054ba <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 800571a:	682b      	ldr	r3, [r5, #0]
 800571c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005720:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005722:	f7fe f9ab 	bl	8003a7c <HAL_GetTick>
 8005726:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005728:	682b      	ldr	r3, [r5, #0]
 800572a:	0559      	lsls	r1, r3, #21
 800572c:	d5d6      	bpl.n	80056dc <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800572e:	f7fe f9a5 	bl	8003a7c <HAL_GetTick>
 8005732:	1b80      	subs	r0, r0, r6
 8005734:	2802      	cmp	r0, #2
 8005736:	d9f7      	bls.n	8005728 <HAL_RCC_OscConfig+0x2dc>
            return HAL_TIMEOUT;
 8005738:	2003      	movs	r0, #3
}
 800573a:	b002      	add	sp, #8
 800573c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8005740:	2500      	movs	r5, #0
 8005742:	e713      	b.n	800556c <HAL_RCC_OscConfig+0x120>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005744:	4a65      	ldr	r2, [pc, #404]	; (80058dc <HAL_RCC_OscConfig+0x490>)
 8005746:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800574a:	f043 0301 	orr.w	r3, r3, #1
 800574e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8005752:	f7fe f993 	bl	8003a7c <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005756:	4f61      	ldr	r7, [pc, #388]	; (80058dc <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 8005758:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800575a:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800575e:	e004      	b.n	800576a <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005760:	f7fe f98c 	bl	8003a7c <HAL_GetTick>
 8005764:	1b80      	subs	r0, r0, r6
 8005766:	4540      	cmp	r0, r8
 8005768:	d8e6      	bhi.n	8005738 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800576a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800576e:	0799      	lsls	r1, r3, #30
 8005770:	d5f6      	bpl.n	8005760 <HAL_RCC_OscConfig+0x314>
 8005772:	e727      	b.n	80055c4 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 8005774:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8005778:	f023 0301 	bic.w	r3, r3, #1
 800577c:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8005780:	f7fe f97c 	bl	8003a7c <HAL_GetTick>
 8005784:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005786:	e004      	b.n	8005792 <HAL_RCC_OscConfig+0x346>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005788:	f7fe f978 	bl	8003a7c <HAL_GetTick>
 800578c:	1b80      	subs	r0, r0, r6
 800578e:	2802      	cmp	r0, #2
 8005790:	d8d2      	bhi.n	8005738 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005792:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8005796:	0798      	lsls	r0, r3, #30
 8005798:	d4f6      	bmi.n	8005788 <HAL_RCC_OscConfig+0x33c>
 800579a:	e735      	b.n	8005608 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800579c:	6833      	ldr	r3, [r6, #0]
 800579e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057a2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80057a4:	f7fe f96a 	bl	8003a7c <HAL_GetTick>
 80057a8:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057aa:	6833      	ldr	r3, [r6, #0]
 80057ac:	05d8      	lsls	r0, r3, #23
 80057ae:	f53f aee2 	bmi.w	8005576 <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057b2:	f7fe f963 	bl	8003a7c <HAL_GetTick>
 80057b6:	1bc0      	subs	r0, r0, r7
 80057b8:	2802      	cmp	r0, #2
 80057ba:	d9f6      	bls.n	80057aa <HAL_RCC_OscConfig+0x35e>
 80057bc:	e7bc      	b.n	8005738 <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057be:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80057c2:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80057cc:	601a      	str	r2, [r3, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80057d4:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80057d6:	e78b      	b.n	80056f0 <HAL_RCC_OscConfig+0x2a4>
    return HAL_ERROR;
 80057d8:	2001      	movs	r0, #1
}
 80057da:	4770      	bx	lr
        tickstart = HAL_GetTick();
 80057dc:	f7fe f94e 	bl	8003a7c <HAL_GetTick>
 80057e0:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057e2:	e004      	b.n	80057ee <HAL_RCC_OscConfig+0x3a2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057e4:	f7fe f94a 	bl	8003a7c <HAL_GetTick>
 80057e8:	1b80      	subs	r0, r0, r6
 80057ea:	2802      	cmp	r0, #2
 80057ec:	d8a4      	bhi.n	8005738 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057ee:	682b      	ldr	r3, [r5, #0]
 80057f0:	0199      	lsls	r1, r3, #6
 80057f2:	d4f7      	bmi.n	80057e4 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80057f4:	68e9      	ldr	r1, [r5, #12]
 80057f6:	4b3a      	ldr	r3, [pc, #232]	; (80058e0 <HAL_RCC_OscConfig+0x494>)
 80057f8:	6a22      	ldr	r2, [r4, #32]
 80057fa:	6a60      	ldr	r0, [r4, #36]	; 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057fc:	4e37      	ldr	r6, [pc, #220]	; (80058dc <HAL_RCC_OscConfig+0x490>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80057fe:	400b      	ands	r3, r1
 8005800:	4313      	orrs	r3, r2
 8005802:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
 8005806:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800580a:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 800580e:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 8005812:	3801      	subs	r0, #1
 8005814:	0849      	lsrs	r1, r1, #1
 8005816:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800581a:	3901      	subs	r1, #1
 800581c:	0852      	lsrs	r2, r2, #1
 800581e:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8005822:	3a01      	subs	r2, #1
 8005824:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8005828:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 800582a:	682b      	ldr	r3, [r5, #0]
 800582c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005830:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005832:	68eb      	ldr	r3, [r5, #12]
 8005834:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005838:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 800583a:	f7fe f91f 	bl	8003a7c <HAL_GetTick>
 800583e:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005840:	e005      	b.n	800584e <HAL_RCC_OscConfig+0x402>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005842:	f7fe f91b 	bl	8003a7c <HAL_GetTick>
 8005846:	1b00      	subs	r0, r0, r4
 8005848:	2802      	cmp	r0, #2
 800584a:	f63f af75 	bhi.w	8005738 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800584e:	6833      	ldr	r3, [r6, #0]
 8005850:	019a      	lsls	r2, r3, #6
 8005852:	d5f6      	bpl.n	8005842 <HAL_RCC_OscConfig+0x3f6>
 8005854:	e6fe      	b.n	8005654 <HAL_RCC_OscConfig+0x208>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005856:	4b21      	ldr	r3, [pc, #132]	; (80058dc <HAL_RCC_OscConfig+0x490>)
 8005858:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800585c:	f042 0204 	orr.w	r2, r2, #4
 8005860:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8005864:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005868:	f042 0201 	orr.w	r2, r2, #1
 800586c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005870:	e76f      	b.n	8005752 <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005872:	2801      	cmp	r0, #1
 8005874:	f43f aeef 	beq.w	8005656 <HAL_RCC_OscConfig+0x20a>
      temp_pllckcfg = RCC->PLLCFGR;
 8005878:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800587a:	6a22      	ldr	r2, [r4, #32]
 800587c:	f003 0103 	and.w	r1, r3, #3
 8005880:	4291      	cmp	r1, r2
 8005882:	f47f af0d 	bne.w	80056a0 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005886:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005888:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800588c:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800588e:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8005892:	f47f af05 	bne.w	80056a0 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005896:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8005898:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800589c:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80058a0:	f47f aefe 	bne.w	80056a0 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80058a4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80058a6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80058aa:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80058ae:	f47f aef7 	bne.w	80056a0 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058b2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80058b4:	0852      	lsrs	r2, r2, #1
 80058b6:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 80058ba:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80058bc:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80058c0:	f47f aeee 	bne.w	80056a0 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80058c4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80058c6:	0852      	lsrs	r2, r2, #1
 80058c8:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80058cc:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058ce:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
        return HAL_ERROR;
 80058d2:	bf14      	ite	ne
 80058d4:	2001      	movne	r0, #1
 80058d6:	2000      	moveq	r0, #0
 80058d8:	e6bd      	b.n	8005656 <HAL_RCC_OscConfig+0x20a>
 80058da:	bf00      	nop
 80058dc:	40021000 	.word	0x40021000
 80058e0:	019f800c 	.word	0x019f800c

080058e4 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80058e4:	4b18      	ldr	r3, [pc, #96]	; (8005948 <HAL_RCC_GetSysClockFreq+0x64>)
 80058e6:	689a      	ldr	r2, [r3, #8]
 80058e8:	f002 020c 	and.w	r2, r2, #12
 80058ec:	2a04      	cmp	r2, #4
 80058ee:	d027      	beq.n	8005940 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80058f0:	689a      	ldr	r2, [r3, #8]
 80058f2:	f002 020c 	and.w	r2, r2, #12
 80058f6:	2a08      	cmp	r2, #8
 80058f8:	d024      	beq.n	8005944 <HAL_RCC_GetSysClockFreq+0x60>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80058fa:	689a      	ldr	r2, [r3, #8]
 80058fc:	f002 020c 	and.w	r2, r2, #12
 8005900:	2a0c      	cmp	r2, #12
 8005902:	d001      	beq.n	8005908 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8005904:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8005906:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005908:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800590a:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800590c:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 8005910:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005912:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8005916:	f100 0201 	add.w	r2, r0, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800591a:	68d8      	ldr	r0, [r3, #12]
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800591c:	bf0c      	ite	eq
 800591e:	4b0b      	ldreq	r3, [pc, #44]	; (800594c <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005920:	4b0b      	ldrne	r3, [pc, #44]	; (8005950 <HAL_RCC_GetSysClockFreq+0x6c>)
 8005922:	fbb3 f2f2 	udiv	r2, r3, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005926:	4b08      	ldr	r3, [pc, #32]	; (8005948 <HAL_RCC_GetSysClockFreq+0x64>)
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	f3c3 6341 	ubfx	r3, r3, #25, #2
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800592e:	f3c0 2006 	ubfx	r0, r0, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005932:	3301      	adds	r3, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005934:	fb02 f000 	mul.w	r0, r2, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005938:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 800593a:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 800593e:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8005940:	4803      	ldr	r0, [pc, #12]	; (8005950 <HAL_RCC_GetSysClockFreq+0x6c>)
 8005942:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8005944:	4801      	ldr	r0, [pc, #4]	; (800594c <HAL_RCC_GetSysClockFreq+0x68>)
 8005946:	4770      	bx	lr
 8005948:	40021000 	.word	0x40021000
 800594c:	007a1200 	.word	0x007a1200
 8005950:	00f42400 	.word	0x00f42400

08005954 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005954:	2800      	cmp	r0, #0
 8005956:	f000 80ee 	beq.w	8005b36 <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800595a:	4a7f      	ldr	r2, [pc, #508]	; (8005b58 <HAL_RCC_ClockConfig+0x204>)
{
 800595c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005960:	6813      	ldr	r3, [r2, #0]
 8005962:	f003 030f 	and.w	r3, r3, #15
 8005966:	428b      	cmp	r3, r1
 8005968:	460d      	mov	r5, r1
 800596a:	4604      	mov	r4, r0
 800596c:	d20c      	bcs.n	8005988 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800596e:	6813      	ldr	r3, [r2, #0]
 8005970:	f023 030f 	bic.w	r3, r3, #15
 8005974:	430b      	orrs	r3, r1
 8005976:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005978:	6813      	ldr	r3, [r2, #0]
 800597a:	f003 030f 	and.w	r3, r3, #15
 800597e:	428b      	cmp	r3, r1
 8005980:	d002      	beq.n	8005988 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8005982:	2001      	movs	r0, #1
}
 8005984:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005988:	6823      	ldr	r3, [r4, #0]
 800598a:	07df      	lsls	r7, r3, #31
 800598c:	d563      	bpl.n	8005a56 <HAL_RCC_ClockConfig+0x102>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800598e:	6862      	ldr	r2, [r4, #4]
 8005990:	2a03      	cmp	r2, #3
 8005992:	f000 809a 	beq.w	8005aca <HAL_RCC_ClockConfig+0x176>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005996:	4b71      	ldr	r3, [pc, #452]	; (8005b5c <HAL_RCC_ClockConfig+0x208>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005998:	2a02      	cmp	r2, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800599a:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800599c:	f000 8091 	beq.w	8005ac2 <HAL_RCC_ClockConfig+0x16e>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059a0:	055b      	lsls	r3, r3, #21
 80059a2:	d5ee      	bpl.n	8005982 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80059a4:	f7ff ff9e 	bl	80058e4 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80059a8:	4b6d      	ldr	r3, [pc, #436]	; (8005b60 <HAL_RCC_ClockConfig+0x20c>)
 80059aa:	4298      	cmp	r0, r3
 80059ac:	f200 80c5 	bhi.w	8005b3a <HAL_RCC_ClockConfig+0x1e6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80059b0:	6862      	ldr	r2, [r4, #4]
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80059b2:	f04f 0900 	mov.w	r9, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80059b6:	4e69      	ldr	r6, [pc, #420]	; (8005b5c <HAL_RCC_ClockConfig+0x208>)
 80059b8:	68b3      	ldr	r3, [r6, #8]
 80059ba:	f023 0303 	bic.w	r3, r3, #3
 80059be:	431a      	orrs	r2, r3
 80059c0:	60b2      	str	r2, [r6, #8]
    tickstart = HAL_GetTick();
 80059c2:	f7fe f85b 	bl	8003a7c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059c6:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80059ca:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059cc:	e004      	b.n	80059d8 <HAL_RCC_ClockConfig+0x84>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059ce:	f7fe f855 	bl	8003a7c <HAL_GetTick>
 80059d2:	1bc0      	subs	r0, r0, r7
 80059d4:	4540      	cmp	r0, r8
 80059d6:	d871      	bhi.n	8005abc <HAL_RCC_ClockConfig+0x168>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059d8:	68b3      	ldr	r3, [r6, #8]
 80059da:	6862      	ldr	r2, [r4, #4]
 80059dc:	f003 030c 	and.w	r3, r3, #12
 80059e0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80059e4:	d1f3      	bne.n	80059ce <HAL_RCC_ClockConfig+0x7a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059e6:	6823      	ldr	r3, [r4, #0]
 80059e8:	079f      	lsls	r7, r3, #30
 80059ea:	d436      	bmi.n	8005a5a <HAL_RCC_ClockConfig+0x106>
    if(hpre == RCC_SYSCLK_DIV2)
 80059ec:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 80059f0:	d103      	bne.n	80059fa <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80059f2:	68b3      	ldr	r3, [r6, #8]
 80059f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059f8:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80059fa:	4e57      	ldr	r6, [pc, #348]	; (8005b58 <HAL_RCC_ClockConfig+0x204>)
 80059fc:	6833      	ldr	r3, [r6, #0]
 80059fe:	f003 030f 	and.w	r3, r3, #15
 8005a02:	42ab      	cmp	r3, r5
 8005a04:	d846      	bhi.n	8005a94 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a06:	6823      	ldr	r3, [r4, #0]
 8005a08:	075a      	lsls	r2, r3, #29
 8005a0a:	d506      	bpl.n	8005a1a <HAL_RCC_ClockConfig+0xc6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a0c:	4953      	ldr	r1, [pc, #332]	; (8005b5c <HAL_RCC_ClockConfig+0x208>)
 8005a0e:	68e0      	ldr	r0, [r4, #12]
 8005a10:	688a      	ldr	r2, [r1, #8]
 8005a12:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005a16:	4302      	orrs	r2, r0
 8005a18:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a1a:	071b      	lsls	r3, r3, #28
 8005a1c:	d507      	bpl.n	8005a2e <HAL_RCC_ClockConfig+0xda>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a1e:	4a4f      	ldr	r2, [pc, #316]	; (8005b5c <HAL_RCC_ClockConfig+0x208>)
 8005a20:	6921      	ldr	r1, [r4, #16]
 8005a22:	6893      	ldr	r3, [r2, #8]
 8005a24:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8005a28:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005a2c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005a2e:	f7ff ff59 	bl	80058e4 <HAL_RCC_GetSysClockFreq>
 8005a32:	4a4a      	ldr	r2, [pc, #296]	; (8005b5c <HAL_RCC_ClockConfig+0x208>)
 8005a34:	4c4b      	ldr	r4, [pc, #300]	; (8005b64 <HAL_RCC_ClockConfig+0x210>)
 8005a36:	6892      	ldr	r2, [r2, #8]
 8005a38:	494b      	ldr	r1, [pc, #300]	; (8005b68 <HAL_RCC_ClockConfig+0x214>)
 8005a3a:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8005a3e:	4603      	mov	r3, r0
 8005a40:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 8005a42:	484a      	ldr	r0, [pc, #296]	; (8005b6c <HAL_RCC_ClockConfig+0x218>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005a44:	f002 021f 	and.w	r2, r2, #31
 8005a48:	40d3      	lsrs	r3, r2
 8005a4a:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8005a4c:	6800      	ldr	r0, [r0, #0]
}
 8005a4e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8005a52:	f7fd bfd1 	b.w	80039f8 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a56:	079e      	lsls	r6, r3, #30
 8005a58:	d5cf      	bpl.n	80059fa <HAL_RCC_ClockConfig+0xa6>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a5a:	0758      	lsls	r0, r3, #29
 8005a5c:	d504      	bpl.n	8005a68 <HAL_RCC_ClockConfig+0x114>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a5e:	493f      	ldr	r1, [pc, #252]	; (8005b5c <HAL_RCC_ClockConfig+0x208>)
 8005a60:	688a      	ldr	r2, [r1, #8]
 8005a62:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8005a66:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a68:	0719      	lsls	r1, r3, #28
 8005a6a:	d506      	bpl.n	8005a7a <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005a6c:	4a3b      	ldr	r2, [pc, #236]	; (8005b5c <HAL_RCC_ClockConfig+0x208>)
 8005a6e:	6893      	ldr	r3, [r2, #8]
 8005a70:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005a74:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005a78:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a7a:	4a38      	ldr	r2, [pc, #224]	; (8005b5c <HAL_RCC_ClockConfig+0x208>)
 8005a7c:	68a1      	ldr	r1, [r4, #8]
 8005a7e:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a80:	4e35      	ldr	r6, [pc, #212]	; (8005b58 <HAL_RCC_ClockConfig+0x204>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a86:	430b      	orrs	r3, r1
 8005a88:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a8a:	6833      	ldr	r3, [r6, #0]
 8005a8c:	f003 030f 	and.w	r3, r3, #15
 8005a90:	42ab      	cmp	r3, r5
 8005a92:	d9b8      	bls.n	8005a06 <HAL_RCC_ClockConfig+0xb2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a94:	6833      	ldr	r3, [r6, #0]
 8005a96:	f023 030f 	bic.w	r3, r3, #15
 8005a9a:	432b      	orrs	r3, r5
 8005a9c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005a9e:	f7fd ffed 	bl	8003a7c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005aa2:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8005aa6:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005aa8:	6833      	ldr	r3, [r6, #0]
 8005aaa:	f003 030f 	and.w	r3, r3, #15
 8005aae:	42ab      	cmp	r3, r5
 8005ab0:	d0a9      	beq.n	8005a06 <HAL_RCC_ClockConfig+0xb2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ab2:	f7fd ffe3 	bl	8003a7c <HAL_GetTick>
 8005ab6:	1bc0      	subs	r0, r0, r7
 8005ab8:	4540      	cmp	r0, r8
 8005aba:	d9f5      	bls.n	8005aa8 <HAL_RCC_ClockConfig+0x154>
        return HAL_TIMEOUT;
 8005abc:	2003      	movs	r0, #3
}
 8005abe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ac2:	039a      	lsls	r2, r3, #14
 8005ac4:	f53f af6e 	bmi.w	80059a4 <HAL_RCC_ClockConfig+0x50>
 8005ac8:	e75b      	b.n	8005982 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005aca:	4924      	ldr	r1, [pc, #144]	; (8005b5c <HAL_RCC_ClockConfig+0x208>)
 8005acc:	6808      	ldr	r0, [r1, #0]
 8005ace:	0180      	lsls	r0, r0, #6
 8005ad0:	f57f af57 	bpl.w	8005982 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005ad4:	68ce      	ldr	r6, [r1, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005ad6:	68c8      	ldr	r0, [r1, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005ad8:	68c9      	ldr	r1, [r1, #12]
      if(pllfreq > 80000000U)
 8005ada:	4f21      	ldr	r7, [pc, #132]	; (8005b60 <HAL_RCC_ClockConfig+0x20c>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005adc:	f006 0603 	and.w	r6, r6, #3
  switch (pllsource)
 8005ae0:	2e03      	cmp	r6, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005ae2:	f3c0 1003 	ubfx	r0, r0, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005ae6:	bf0c      	ite	eq
 8005ae8:	4e21      	ldreq	r6, [pc, #132]	; (8005b70 <HAL_RCC_ClockConfig+0x21c>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005aea:	4e22      	ldrne	r6, [pc, #136]	; (8005b74 <HAL_RCC_ClockConfig+0x220>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005aec:	3001      	adds	r0, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005aee:	fbb6 f0f0 	udiv	r0, r6, r0
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005af2:	4e1a      	ldr	r6, [pc, #104]	; (8005b5c <HAL_RCC_ClockConfig+0x208>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005af4:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8005af8:	fb00 f101 	mul.w	r1, r0, r1
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005afc:	68f0      	ldr	r0, [r6, #12]
 8005afe:	f3c0 6041 	ubfx	r0, r0, #25, #2
 8005b02:	3001      	adds	r0, #1
 8005b04:	0040      	lsls	r0, r0, #1
  sysclockfreq = pllvco/pllr;
 8005b06:	fbb1 f1f0 	udiv	r1, r1, r0
      if(pllfreq > 80000000U)
 8005b0a:	42b9      	cmp	r1, r7
 8005b0c:	d920      	bls.n	8005b50 <HAL_RCC_ClockConfig+0x1fc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005b0e:	68b1      	ldr	r1, [r6, #8]
 8005b10:	f011 0ff0 	tst.w	r1, #240	; 0xf0
 8005b14:	d005      	beq.n	8005b22 <HAL_RCC_ClockConfig+0x1ce>
 8005b16:	f013 0902 	ands.w	r9, r3, #2
 8005b1a:	f43f af4c 	beq.w	80059b6 <HAL_RCC_ClockConfig+0x62>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005b1e:	68a3      	ldr	r3, [r4, #8]
 8005b20:	b9b3      	cbnz	r3, 8005b50 <HAL_RCC_ClockConfig+0x1fc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005b22:	490e      	ldr	r1, [pc, #56]	; (8005b5c <HAL_RCC_ClockConfig+0x208>)
 8005b24:	688b      	ldr	r3, [r1, #8]
 8005b26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b2e:	608b      	str	r3, [r1, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005b30:	f04f 0980 	mov.w	r9, #128	; 0x80
 8005b34:	e73f      	b.n	80059b6 <HAL_RCC_ClockConfig+0x62>
    return HAL_ERROR;
 8005b36:	2001      	movs	r0, #1
}
 8005b38:	4770      	bx	lr
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005b3a:	4a08      	ldr	r2, [pc, #32]	; (8005b5c <HAL_RCC_ClockConfig+0x208>)
 8005b3c:	6893      	ldr	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005b3e:	f04f 0980 	mov.w	r9, #128	; 0x80
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005b42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b46:	ea43 0309 	orr.w	r3, r3, r9
 8005b4a:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005b4c:	6862      	ldr	r2, [r4, #4]
 8005b4e:	e732      	b.n	80059b6 <HAL_RCC_ClockConfig+0x62>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005b50:	f04f 0900 	mov.w	r9, #0
 8005b54:	e72f      	b.n	80059b6 <HAL_RCC_ClockConfig+0x62>
 8005b56:	bf00      	nop
 8005b58:	40022000 	.word	0x40022000
 8005b5c:	40021000 	.word	0x40021000
 8005b60:	04c4b400 	.word	0x04c4b400
 8005b64:	0800b458 	.word	0x0800b458
 8005b68:	20000000 	.word	0x20000000
 8005b6c:	20000008 	.word	0x20000008
 8005b70:	007a1200 	.word	0x007a1200
 8005b74:	00f42400 	.word	0x00f42400

08005b78 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005b78:	4b05      	ldr	r3, [pc, #20]	; (8005b90 <HAL_RCC_GetPCLK1Freq+0x18>)
 8005b7a:	4a06      	ldr	r2, [pc, #24]	; (8005b94 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005b7c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005b7e:	4906      	ldr	r1, [pc, #24]	; (8005b98 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005b80:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8005b84:	6808      	ldr	r0, [r1, #0]
 8005b86:	5cd3      	ldrb	r3, [r2, r3]
 8005b88:	f003 031f 	and.w	r3, r3, #31
}
 8005b8c:	40d8      	lsrs	r0, r3
 8005b8e:	4770      	bx	lr
 8005b90:	40021000 	.word	0x40021000
 8005b94:	0800b468 	.word	0x0800b468
 8005b98:	20000000 	.word	0x20000000

08005b9c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005b9c:	4b05      	ldr	r3, [pc, #20]	; (8005bb4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8005b9e:	4a06      	ldr	r2, [pc, #24]	; (8005bb8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005ba0:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005ba2:	4906      	ldr	r1, [pc, #24]	; (8005bbc <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005ba4:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8005ba8:	6808      	ldr	r0, [r1, #0]
 8005baa:	5cd3      	ldrb	r3, [r2, r3]
 8005bac:	f003 031f 	and.w	r3, r3, #31
}
 8005bb0:	40d8      	lsrs	r0, r3
 8005bb2:	4770      	bx	lr
 8005bb4:	40021000 	.word	0x40021000
 8005bb8:	0800b468 	.word	0x0800b468
 8005bbc:	20000000 	.word	0x20000000

08005bc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005bc4:	6803      	ldr	r3, [r0, #0]
{
 8005bc6:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005bc8:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 8005bcc:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005bce:	d056      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005bd0:	4b9f      	ldr	r3, [pc, #636]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005bd2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005bd4:	00d5      	lsls	r5, r2, #3
 8005bd6:	f140 810c 	bpl.w	8005df2 <HAL_RCCEx_PeriphCLKConfig+0x232>
    FlagStatus       pwrclkchanged = RESET;
 8005bda:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005bdc:	4d9d      	ldr	r5, [pc, #628]	; (8005e54 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8005bde:	682b      	ldr	r3, [r5, #0]
 8005be0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005be4:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005be6:	f7fd ff49 	bl	8003a7c <HAL_GetTick>
 8005bea:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005bec:	e005      	b.n	8005bfa <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bee:	f7fd ff45 	bl	8003a7c <HAL_GetTick>
 8005bf2:	1b83      	subs	r3, r0, r6
 8005bf4:	2b02      	cmp	r3, #2
 8005bf6:	f200 8107 	bhi.w	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x248>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005bfa:	682b      	ldr	r3, [r5, #0]
 8005bfc:	05d8      	lsls	r0, r3, #23
 8005bfe:	d5f6      	bpl.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005c00:	4d93      	ldr	r5, [pc, #588]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005c02:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005c06:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8005c0a:	d027      	beq.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8005c0c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	d025      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005c12:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005c16:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8005c1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c1e:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005c22:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8005c26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c2a:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005c2e:	f421 7340 	bic.w	r3, r1, #768	; 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005c32:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8005c34:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005c38:	f140 8108 	bpl.w	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c3c:	f7fd ff1e 	bl	8003a7c <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c40:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8005c44:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c46:	e005      	b.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c48:	f7fd ff18 	bl	8003a7c <HAL_GetTick>
 8005c4c:	1b80      	subs	r0, r0, r6
 8005c4e:	4540      	cmp	r0, r8
 8005c50:	f200 80da 	bhi.w	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x248>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c54:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8005c58:	079b      	lsls	r3, r3, #30
 8005c5a:	d5f5      	bpl.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x88>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c5c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005c5e:	497c      	ldr	r1, [pc, #496]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005c60:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8005c64:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005c6e:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c70:	b127      	cbz	r7, 8005c7c <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c72:	4a77      	ldr	r2, [pc, #476]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005c74:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005c76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c7a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005c7c:	6823      	ldr	r3, [r4, #0]
 8005c7e:	07de      	lsls	r6, r3, #31
 8005c80:	d508      	bpl.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005c82:	4973      	ldr	r1, [pc, #460]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005c84:	6865      	ldr	r5, [r4, #4]
 8005c86:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005c8a:	f022 0203 	bic.w	r2, r2, #3
 8005c8e:	432a      	orrs	r2, r5
 8005c90:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005c94:	079d      	lsls	r5, r3, #30
 8005c96:	d508      	bpl.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005c98:	496d      	ldr	r1, [pc, #436]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005c9a:	68a5      	ldr	r5, [r4, #8]
 8005c9c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005ca0:	f022 020c 	bic.w	r2, r2, #12
 8005ca4:	432a      	orrs	r2, r5
 8005ca6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005caa:	0759      	lsls	r1, r3, #29
 8005cac:	d508      	bpl.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005cae:	4968      	ldr	r1, [pc, #416]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005cb0:	68e5      	ldr	r5, [r4, #12]
 8005cb2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005cb6:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8005cba:	432a      	orrs	r2, r5
 8005cbc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005cc0:	071a      	lsls	r2, r3, #28
 8005cc2:	d508      	bpl.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005cc4:	4962      	ldr	r1, [pc, #392]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005cc6:	6925      	ldr	r5, [r4, #16]
 8005cc8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005ccc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005cd0:	432a      	orrs	r2, r5
 8005cd2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005cd6:	069f      	lsls	r7, r3, #26
 8005cd8:	d508      	bpl.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005cda:	495d      	ldr	r1, [pc, #372]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005cdc:	6965      	ldr	r5, [r4, #20]
 8005cde:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005ce2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005ce6:	432a      	orrs	r2, r5
 8005ce8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005cec:	065e      	lsls	r6, r3, #25
 8005cee:	d508      	bpl.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005cf0:	4957      	ldr	r1, [pc, #348]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005cf2:	69a5      	ldr	r5, [r4, #24]
 8005cf4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005cf8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005cfc:	432a      	orrs	r2, r5
 8005cfe:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005d02:	061d      	lsls	r5, r3, #24
 8005d04:	d508      	bpl.n	8005d18 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005d06:	4952      	ldr	r1, [pc, #328]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005d08:	69e5      	ldr	r5, [r4, #28]
 8005d0a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005d0e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8005d12:	432a      	orrs	r2, r5
 8005d14:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005d18:	05d9      	lsls	r1, r3, #23
 8005d1a:	d508      	bpl.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005d1c:	494c      	ldr	r1, [pc, #304]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005d1e:	6a25      	ldr	r5, [r4, #32]
 8005d20:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005d24:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8005d28:	432a      	orrs	r2, r5
 8005d2a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d2e:	059a      	lsls	r2, r3, #22
 8005d30:	d508      	bpl.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d32:	4947      	ldr	r1, [pc, #284]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005d34:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005d36:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005d3a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8005d3e:	432a      	orrs	r2, r5
 8005d40:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005d44:	055f      	lsls	r7, r3, #21
 8005d46:	d50b      	bpl.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005d48:	4941      	ldr	r1, [pc, #260]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005d4a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8005d4c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005d50:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8005d54:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005d56:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005d5a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005d5e:	d055      	beq.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0x24c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005d60:	051e      	lsls	r6, r3, #20
 8005d62:	d50b      	bpl.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005d64:	493a      	ldr	r1, [pc, #232]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005d66:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8005d68:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005d6c:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8005d70:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005d72:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005d76:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005d7a:	d04c      	beq.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005d7c:	04dd      	lsls	r5, r3, #19
 8005d7e:	d50b      	bpl.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005d80:	4933      	ldr	r1, [pc, #204]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005d82:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8005d84:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005d88:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005d8c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005d8e:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005d92:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005d96:	d043      	beq.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x260>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005d98:	0499      	lsls	r1, r3, #18
 8005d9a:	d50b      	bpl.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005d9c:	492c      	ldr	r1, [pc, #176]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005d9e:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8005da0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005da4:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005da8:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005daa:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005dae:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005db2:	d03a      	beq.n	8005e2a <HAL_RCCEx_PeriphCLKConfig+0x26a>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005db4:	045a      	lsls	r2, r3, #17
 8005db6:	d50b      	bpl.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005db8:	4925      	ldr	r1, [pc, #148]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005dba:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8005dbc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005dc0:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005dc4:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005dc6:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005dca:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005dce:	d031      	beq.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005dd0:	041b      	lsls	r3, r3, #16
 8005dd2:	d50b      	bpl.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005dd4:	4a1e      	ldr	r2, [pc, #120]	; (8005e50 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8005dd6:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005dd8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005ddc:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8005de0:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005de2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005de6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005dea:	d028      	beq.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  }

#endif /* QUADSPI */

  return status;
}
 8005dec:	b002      	add	sp, #8
 8005dee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8005df2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005df4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005df8:	659a      	str	r2, [r3, #88]	; 0x58
 8005dfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e00:	9301      	str	r3, [sp, #4]
 8005e02:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005e04:	2701      	movs	r7, #1
 8005e06:	e6e9      	b.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x1c>
        ret = HAL_TIMEOUT;
 8005e08:	2003      	movs	r0, #3
 8005e0a:	e731      	b.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e0c:	68ca      	ldr	r2, [r1, #12]
 8005e0e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005e12:	60ca      	str	r2, [r1, #12]
 8005e14:	e7a4      	b.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e16:	68ca      	ldr	r2, [r1, #12]
 8005e18:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005e1c:	60ca      	str	r2, [r1, #12]
 8005e1e:	e7ad      	b.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e20:	68ca      	ldr	r2, [r1, #12]
 8005e22:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005e26:	60ca      	str	r2, [r1, #12]
 8005e28:	e7b6      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e2a:	68ca      	ldr	r2, [r1, #12]
 8005e2c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005e30:	60ca      	str	r2, [r1, #12]
 8005e32:	e7bf      	b.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e34:	68ca      	ldr	r2, [r1, #12]
 8005e36:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005e3a:	60ca      	str	r2, [r1, #12]
 8005e3c:	e7c8      	b.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x210>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005e3e:	68d3      	ldr	r3, [r2, #12]
 8005e40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e44:	60d3      	str	r3, [r2, #12]
}
 8005e46:	b002      	add	sp, #8
 8005e48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e4c:	4613      	mov	r3, r2
 8005e4e:	e706      	b.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8005e50:	40021000 	.word	0x40021000
 8005e54:	40007000 	.word	0x40007000

08005e58 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005e58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005e5c:	b083      	sub	sp, #12
 8005e5e:	4698      	mov	r8, r3
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005e60:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005e62:	4615      	mov	r5, r2
  __IO uint8_t  tmpreg8 = 0;
 8005e64:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005e68:	4606      	mov	r6, r0
 8005e6a:	460c      	mov	r4, r1

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005e6c:	f7fd fe06 	bl	8003a7c <HAL_GetTick>
 8005e70:	44a8      	add	r8, r5
 8005e72:	eba8 0700 	sub.w	r7, r8, r0
  tmp_tickstart = HAL_GetTick();
 8005e76:	f7fd fe01 	bl	8003a7c <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005e7a:	4b30      	ldr	r3, [pc, #192]	; (8005f3c <SPI_WaitFifoStateUntilTimeout.constprop.0+0xe4>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005e7c:	f8d6 9000 	ldr.w	r9, [r6]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005e86:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8005e8a:	0d1b      	lsrs	r3, r3, #20
 8005e8c:	fb07 f303 	mul.w	r3, r7, r3
  tmp_tickstart = HAL_GetTick();
 8005e90:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005e92:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8005e94:	464a      	mov	r2, r9
 8005e96:	e001      	b.n	8005e9c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x44>
      tmpreg8 = *ptmpreg8;
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
    }

    if (Timeout != HAL_MAX_DELAY)
 8005e98:	1c6b      	adds	r3, r5, #1
 8005e9a:	d10e      	bne.n	8005eba <SPI_WaitFifoStateUntilTimeout.constprop.0+0x62>
  while ((hspi->Instance->SR & Fifo) != State)
 8005e9c:	6893      	ldr	r3, [r2, #8]
 8005e9e:	4023      	ands	r3, r4
 8005ea0:	d01d      	beq.n	8005ede <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005ea2:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 8005ea6:	d1f7      	bne.n	8005e98 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x40>
      tmpreg8 = *ptmpreg8;
 8005ea8:	f899 300c 	ldrb.w	r3, [r9, #12]
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 8005eb2:	f89d 3003 	ldrb.w	r3, [sp, #3]
    if (Timeout != HAL_MAX_DELAY)
 8005eb6:	1c6b      	adds	r3, r5, #1
 8005eb8:	d0f0      	beq.n	8005e9c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x44>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005eba:	f7fd fddf 	bl	8003a7c <HAL_GetTick>
 8005ebe:	eba0 0008 	sub.w	r0, r0, r8
 8005ec2:	42b8      	cmp	r0, r7
 8005ec4:	d20f      	bcs.n	8005ee6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x8e>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005ec6:	9b01      	ldr	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 8005ec8:	6832      	ldr	r2, [r6, #0]
      {
        tmp_timeout = 0U;
 8005eca:	2b00      	cmp	r3, #0
      }
      count--;
 8005ecc:	9b01      	ldr	r3, [sp, #4]
 8005ece:	f103 33ff 	add.w	r3, r3, #4294967295
 8005ed2:	9301      	str	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 8005ed4:	6893      	ldr	r3, [r2, #8]
        tmp_timeout = 0U;
 8005ed6:	bf08      	it	eq
 8005ed8:	2700      	moveq	r7, #0
  while ((hspi->Instance->SR & Fifo) != State)
 8005eda:	4023      	ands	r3, r4
 8005edc:	d1e1      	bne.n	8005ea2 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x4a>
    }
  }

  return HAL_OK;
 8005ede:	4618      	mov	r0, r3
}
 8005ee0:	b003      	add	sp, #12
 8005ee2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ee6:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005eea:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005eec:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ef0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005ef4:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ef6:	d014      	beq.n	8005f22 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xca>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ef8:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 8005efa:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8005efe:	d007      	beq.n	8005f10 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xb8>
        hspi->State = HAL_SPI_STATE_READY;
 8005f00:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8005f02:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8005f04:	f886 205d 	strb.w	r2, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8005f08:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 8005f0c:	2003      	movs	r0, #3
 8005f0e:	e7e7      	b.n	8005ee0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x88>
          SPI_RESET_CRC(hspi);
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f16:	601a      	str	r2, [r3, #0]
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f1e:	601a      	str	r2, [r3, #0]
 8005f20:	e7ee      	b.n	8005f00 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa8>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f22:	68b2      	ldr	r2, [r6, #8]
 8005f24:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8005f28:	d002      	beq.n	8005f30 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd8>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f2a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8005f2e:	d1e3      	bne.n	8005ef8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa0>
          __HAL_SPI_DISABLE(hspi);
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f36:	601a      	str	r2, [r3, #0]
 8005f38:	e7de      	b.n	8005ef8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa0>
 8005f3a:	bf00      	nop
 8005f3c:	20000000 	.word	0x20000000

08005f40 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8005f40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f42:	b083      	sub	sp, #12
 8005f44:	460c      	mov	r4, r1
 8005f46:	4615      	mov	r5, r2
 8005f48:	4606      	mov	r6, r0
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005f4a:	f7fd fd97 	bl	8003a7c <HAL_GetTick>
 8005f4e:	4425      	add	r5, r4
 8005f50:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 8005f52:	f7fd fd93 	bl	8003a7c <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005f56:	4b25      	ldr	r3, [pc, #148]	; (8005fec <SPI_WaitFlagStateUntilTimeout.constprop.0+0xac>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8005f5e:	fb05 f303 	mul.w	r3, r5, r3
  tmp_tickstart = HAL_GetTick();
 8005f62:	4607      	mov	r7, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005f64:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f66:	6832      	ldr	r2, [r6, #0]
 8005f68:	e001      	b.n	8005f6e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2e>
    if (Timeout != HAL_MAX_DELAY)
 8005f6a:	1c63      	adds	r3, r4, #1
 8005f6c:	d106      	bne.n	8005f7c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3c>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f6e:	6893      	ldr	r3, [r2, #8]
 8005f70:	f013 0380 	ands.w	r3, r3, #128	; 0x80
 8005f74:	d1f9      	bne.n	8005f6a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2a>
  return HAL_OK;
 8005f76:	4618      	mov	r0, r3
}
 8005f78:	b003      	add	sp, #12
 8005f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f7c:	f7fd fd7e 	bl	8003a7c <HAL_GetTick>
 8005f80:	1bc0      	subs	r0, r0, r7
 8005f82:	42a8      	cmp	r0, r5
 8005f84:	d208      	bcs.n	8005f98 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x58>
      if (count == 0U)
 8005f86:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8005f88:	2b00      	cmp	r3, #0
      count--;
 8005f8a:	9b01      	ldr	r3, [sp, #4]
 8005f8c:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8005f90:	bf08      	it	eq
 8005f92:	2500      	moveq	r5, #0
      count--;
 8005f94:	9301      	str	r3, [sp, #4]
 8005f96:	e7e6      	b.n	8005f66 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x26>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f98:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f9c:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f9e:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005fa2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005fa6:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fa8:	d014      	beq.n	8005fd4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x94>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005faa:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 8005fac:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8005fb0:	d007      	beq.n	8005fc2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x82>
        hspi->State = HAL_SPI_STATE_READY;
 8005fb2:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8005fb4:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8005fb6:	f886 205d 	strb.w	r2, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8005fba:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 8005fbe:	2003      	movs	r0, #3
 8005fc0:	e7da      	b.n	8005f78 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x38>
          SPI_RESET_CRC(hspi);
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005fc8:	601a      	str	r2, [r3, #0]
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005fd0:	601a      	str	r2, [r3, #0]
 8005fd2:	e7ee      	b.n	8005fb2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fd4:	68b2      	ldr	r2, [r6, #8]
 8005fd6:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8005fda:	d002      	beq.n	8005fe2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa2>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005fdc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8005fe0:	d1e3      	bne.n	8005faa <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
          __HAL_SPI_DISABLE(hspi);
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fe8:	601a      	str	r2, [r3, #0]
 8005fea:	e7de      	b.n	8005faa <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
 8005fec:	20000000 	.word	0x20000000

08005ff0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ff0:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005ff2:	4613      	mov	r3, r2
{
 8005ff4:	460d      	mov	r5, r1
 8005ff6:	4616      	mov	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005ff8:	460a      	mov	r2, r1
 8005ffa:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
{
 8005ffe:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006000:	f7ff ff2a 	bl	8005e58 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8006004:	b970      	cbnz	r0, 8006024 <SPI_EndRxTxTransaction+0x34>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006006:	4632      	mov	r2, r6
 8006008:	4629      	mov	r1, r5
 800600a:	4620      	mov	r0, r4
 800600c:	f7ff ff98 	bl	8005f40 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8006010:	b940      	cbnz	r0, 8006024 <SPI_EndRxTxTransaction+0x34>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006012:	4633      	mov	r3, r6
 8006014:	462a      	mov	r2, r5
 8006016:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800601a:	4620      	mov	r0, r4
 800601c:	f7ff ff1c 	bl	8005e58 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8006020:	b900      	cbnz	r0, 8006024 <SPI_EndRxTxTransaction+0x34>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8006022:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006024:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006026:	f043 0320 	orr.w	r3, r3, #32
    return HAL_TIMEOUT;
 800602a:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800602c:	6623      	str	r3, [r4, #96]	; 0x60
}
 800602e:	bd70      	pop	{r4, r5, r6, pc}

08006030 <HAL_SPI_Init>:
  if (hspi == NULL)
 8006030:	2800      	cmp	r0, #0
 8006032:	d077      	beq.n	8006124 <HAL_SPI_Init+0xf4>
{
 8006034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006038:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800603a:	4604      	mov	r4, r0
 800603c:	2e00      	cmp	r6, #0
 800603e:	d058      	beq.n	80060f2 <HAL_SPI_Init+0xc2>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006040:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006042:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8006046:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800604a:	2200      	movs	r2, #0
 800604c:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800604e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006052:	2b00      	cmp	r3, #0
 8006054:	d059      	beq.n	800610a <HAL_SPI_Init+0xda>
  __HAL_SPI_DISABLE(hspi);
 8006056:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006058:	68e2      	ldr	r2, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 800605a:	2302      	movs	r3, #2
 800605c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8006060:	6808      	ldr	r0, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006062:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 8006066:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 800606a:	6008      	str	r0, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800606c:	d947      	bls.n	80060fe <HAL_SPI_Init+0xce>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800606e:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 8006072:	d159      	bne.n	8006128 <HAL_SPI_Init+0xf8>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006074:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006076:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006078:	f403 5500 	and.w	r5, r3, #8192	; 0x2000
 800607c:	68a3      	ldr	r3, [r4, #8]
 800607e:	6a27      	ldr	r7, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006080:	f402 6e70 	and.w	lr, r2, #3840	; 0xf00
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006084:	6862      	ldr	r2, [r4, #4]
 8006086:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800608a:	f402 7282 	and.w	r2, r2, #260	; 0x104
 800608e:	431a      	orrs	r2, r3
 8006090:	6923      	ldr	r3, [r4, #16]
 8006092:	f003 0302 	and.w	r3, r3, #2
 8006096:	431a      	orrs	r2, r3
 8006098:	6963      	ldr	r3, [r4, #20]
 800609a:	f003 0301 	and.w	r3, r3, #1
 800609e:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80060a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80060a2:	f003 0308 	and.w	r3, r3, #8
 80060a6:	f006 0c10 	and.w	ip, r6, #16
 80060aa:	ea43 0e0e 	orr.w	lr, r3, lr
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80060ae:	69a6      	ldr	r6, [r4, #24]
 80060b0:	69e3      	ldr	r3, [r4, #28]
 80060b2:	f003 0838 	and.w	r8, r3, #56	; 0x38
 80060b6:	f406 7300 	and.w	r3, r6, #512	; 0x200
 80060ba:	4313      	orrs	r3, r2
 80060bc:	f007 0780 	and.w	r7, r7, #128	; 0x80
 80060c0:	ea43 0308 	orr.w	r3, r3, r8
 80060c4:	433b      	orrs	r3, r7
 80060c6:	432b      	orrs	r3, r5
 80060c8:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80060ca:	0c33      	lsrs	r3, r6, #16
 80060cc:	f003 0304 	and.w	r3, r3, #4
 80060d0:	ea4e 0303 	orr.w	r3, lr, r3
 80060d4:	ea43 030c 	orr.w	r3, r3, ip
 80060d8:	4303      	orrs	r3, r0
 80060da:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80060dc:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060de:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80060e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 80060e4:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80060e6:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060e8:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80060ea:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
}
 80060ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80060f2:	6843      	ldr	r3, [r0, #4]
 80060f4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060f8:	d0a5      	beq.n	8006046 <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80060fa:	61c6      	str	r6, [r0, #28]
 80060fc:	e7a3      	b.n	8006046 <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80060fe:	d00b      	beq.n	8006118 <HAL_SPI_Init+0xe8>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006100:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006104:	2500      	movs	r5, #0
 8006106:	62a5      	str	r5, [r4, #40]	; 0x28
 8006108:	e7b8      	b.n	800607c <HAL_SPI_Init+0x4c>
    hspi->Lock = HAL_UNLOCKED;
 800610a:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 800610e:	4620      	mov	r0, r4
 8006110:	f7fd fa6a 	bl	80035e8 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006114:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006116:	e79e      	b.n	8006056 <HAL_SPI_Init+0x26>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006118:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800611a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800611e:	f403 5500 	and.w	r5, r3, #8192	; 0x2000
 8006122:	e7ab      	b.n	800607c <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 8006124:	2001      	movs	r0, #1
}
 8006126:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006128:	2000      	movs	r0, #0
 800612a:	e7eb      	b.n	8006104 <HAL_SPI_Init+0xd4>

0800612c <HAL_SPI_TransmitReceive>:
{
 800612c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006130:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8006132:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
{
 8006136:	9d08      	ldr	r5, [sp, #32]
  __HAL_LOCK(hspi);
 8006138:	2801      	cmp	r0, #1
 800613a:	f000 8097 	beq.w	800626c <HAL_SPI_TransmitReceive+0x140>
 800613e:	461f      	mov	r7, r3
 8006140:	2301      	movs	r3, #1
 8006142:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8006146:	4689      	mov	r9, r1
 8006148:	4690      	mov	r8, r2
 800614a:	f7fd fc97 	bl	8003a7c <HAL_GetTick>
 800614e:	4606      	mov	r6, r0
  tmp_state           = hspi->State;
 8006150:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
  tmp_mode            = hspi->Init.Mode;
 8006154:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006156:	2801      	cmp	r0, #1
  tmp_state           = hspi->State;
 8006158:	b2c1      	uxtb	r1, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800615a:	d010      	beq.n	800617e <HAL_SPI_TransmitReceive+0x52>
 800615c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006160:	d008      	beq.n	8006174 <HAL_SPI_TransmitReceive+0x48>
    errorcode = HAL_BUSY;
 8006162:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8006164:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8006166:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8006168:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800616c:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8006170:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006174:	68a2      	ldr	r2, [r4, #8]
 8006176:	2a00      	cmp	r2, #0
 8006178:	d1f3      	bne.n	8006162 <HAL_SPI_TransmitReceive+0x36>
 800617a:	2904      	cmp	r1, #4
 800617c:	d1f1      	bne.n	8006162 <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800617e:	f1b9 0f00 	cmp.w	r9, #0
 8006182:	d076      	beq.n	8006272 <HAL_SPI_TransmitReceive+0x146>
 8006184:	f1b8 0f00 	cmp.w	r8, #0
 8006188:	d073      	beq.n	8006272 <HAL_SPI_TransmitReceive+0x146>
 800618a:	2f00      	cmp	r7, #0
 800618c:	d071      	beq.n	8006272 <HAL_SPI_TransmitReceive+0x146>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800618e:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006192:	68e1      	ldr	r1, [r4, #12]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006194:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006198:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800619a:	bf1c      	itt	ne
 800619c:	2205      	movne	r2, #5
 800619e:	f884 205d 	strbne.w	r2, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80061a2:	2200      	movs	r2, #0
 80061a4:	6622      	str	r2, [r4, #96]	; 0x60
  hspi->TxISR       = NULL;
 80061a6:	e9c4 2213 	strd	r2, r2, [r4, #76]	; 0x4c
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80061aa:	6822      	ldr	r2, [r4, #0]
  hspi->RxXferCount = Size;
 80061ac:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80061b0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  hspi->TxXferCount = Size;
 80061b4:	87e7      	strh	r7, [r4, #62]	; 0x3e
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80061b6:	6851      	ldr	r1, [r2, #4]
  hspi->RxXferSize  = Size;
 80061b8:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80061bc:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80061c0:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80061c2:	d858      	bhi.n	8006276 <HAL_SPI_TransmitReceive+0x14a>
 80061c4:	2f01      	cmp	r7, #1
 80061c6:	f000 80ee 	beq.w	80063a6 <HAL_SPI_TransmitReceive+0x27a>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80061ca:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 80061ce:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061d0:	6811      	ldr	r1, [r2, #0]
 80061d2:	0649      	lsls	r1, r1, #25
 80061d4:	f100 80a9 	bmi.w	800632a <HAL_SPI_TransmitReceive+0x1fe>
    __HAL_SPI_ENABLE(hspi);
 80061d8:	6811      	ldr	r1, [r2, #0]
 80061da:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80061de:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	f000 80a5 	beq.w	8006330 <HAL_SPI_TransmitReceive+0x204>
 80061e6:	2f01      	cmp	r7, #1
 80061e8:	f000 80a2 	beq.w	8006330 <HAL_SPI_TransmitReceive+0x204>
        txallowed = 1U;
 80061ec:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061ee:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80061f0:	b29b      	uxth	r3, r3
 80061f2:	b92b      	cbnz	r3, 8006200 <HAL_SPI_TransmitReceive+0xd4>
 80061f4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	f000 8086 	beq.w	800630c <HAL_SPI_TransmitReceive+0x1e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006200:	6822      	ldr	r2, [r4, #0]
 8006202:	6893      	ldr	r3, [r2, #8]
 8006204:	0799      	lsls	r1, r3, #30
 8006206:	d505      	bpl.n	8006214 <HAL_SPI_TransmitReceive+0xe8>
 8006208:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800620a:	b29b      	uxth	r3, r3
 800620c:	b113      	cbz	r3, 8006214 <HAL_SPI_TransmitReceive+0xe8>
 800620e:	2f00      	cmp	r7, #0
 8006210:	f040 80ae 	bne.w	8006370 <HAL_SPI_TransmitReceive+0x244>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006214:	6893      	ldr	r3, [r2, #8]
 8006216:	f013 0301 	ands.w	r3, r3, #1
 800621a:	d01e      	beq.n	800625a <HAL_SPI_TransmitReceive+0x12e>
 800621c:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8006220:	b289      	uxth	r1, r1
 8006222:	b1d1      	cbz	r1, 800625a <HAL_SPI_TransmitReceive+0x12e>
        if (hspi->RxXferCount > 1U)
 8006224:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8006228:	b289      	uxth	r1, r1
 800622a:	2901      	cmp	r1, #1
 800622c:	f240 8092 	bls.w	8006354 <HAL_SPI_TransmitReceive+0x228>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006230:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006232:	68d0      	ldr	r0, [r2, #12]
 8006234:	f821 0b02 	strh.w	r0, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006238:	6421      	str	r1, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800623a:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 800623e:	3902      	subs	r1, #2
 8006240:	b289      	uxth	r1, r1
 8006242:	f8a4 1046 	strh.w	r1, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006246:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 800624a:	b289      	uxth	r1, r1
 800624c:	2901      	cmp	r1, #1
        txallowed = 1U;
 800624e:	461f      	mov	r7, r3
          if (hspi->RxXferCount <= 1U)
 8006250:	d803      	bhi.n	800625a <HAL_SPI_TransmitReceive+0x12e>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006252:	6853      	ldr	r3, [r2, #4]
 8006254:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006258:	6053      	str	r3, [r2, #4]
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800625a:	f7fd fc0f 	bl	8003a7c <HAL_GetTick>
 800625e:	1b80      	subs	r0, r0, r6
 8006260:	42a8      	cmp	r0, r5
 8006262:	d373      	bcc.n	800634c <HAL_SPI_TransmitReceive+0x220>
 8006264:	1c6b      	adds	r3, r5, #1
 8006266:	d0c2      	beq.n	80061ee <HAL_SPI_TransmitReceive+0xc2>
        errorcode = HAL_TIMEOUT;
 8006268:	2003      	movs	r0, #3
 800626a:	e77b      	b.n	8006164 <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 800626c:	2002      	movs	r0, #2
}
 800626e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_ERROR;
 8006272:	2001      	movs	r0, #1
 8006274:	e776      	b.n	8006164 <HAL_SPI_TransmitReceive+0x38>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006276:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800627a:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800627c:	6811      	ldr	r1, [r2, #0]
 800627e:	0648      	lsls	r0, r1, #25
 8006280:	d403      	bmi.n	800628a <HAL_SPI_TransmitReceive+0x15e>
    __HAL_SPI_ENABLE(hspi);
 8006282:	6811      	ldr	r1, [r2, #0]
 8006284:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8006288:	6011      	str	r1, [r2, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800628a:	2b00      	cmp	r3, #0
 800628c:	d14a      	bne.n	8006324 <HAL_SPI_TransmitReceive+0x1f8>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800628e:	4649      	mov	r1, r9
 8006290:	f831 3b02 	ldrh.w	r3, [r1], #2
 8006294:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 8006296:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006298:	63a1      	str	r1, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 800629a:	3b01      	subs	r3, #1
 800629c:	b29b      	uxth	r3, r3
 800629e:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80062a0:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062a2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80062a4:	b29b      	uxth	r3, r3
 80062a6:	b91b      	cbnz	r3, 80062b0 <HAL_SPI_TransmitReceive+0x184>
 80062a8:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80062ac:	b29b      	uxth	r3, r3
 80062ae:	b36b      	cbz	r3, 800630c <HAL_SPI_TransmitReceive+0x1e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80062b0:	6822      	ldr	r2, [r4, #0]
 80062b2:	6893      	ldr	r3, [r2, #8]
 80062b4:	079b      	lsls	r3, r3, #30
 80062b6:	d50d      	bpl.n	80062d4 <HAL_SPI_TransmitReceive+0x1a8>
 80062b8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	b153      	cbz	r3, 80062d4 <HAL_SPI_TransmitReceive+0x1a8>
 80062be:	b14f      	cbz	r7, 80062d4 <HAL_SPI_TransmitReceive+0x1a8>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80062c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80062c2:	f833 1b02 	ldrh.w	r1, [r3], #2
 80062c6:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80062c8:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80062ca:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80062cc:	3b01      	subs	r3, #1
 80062ce:	b29b      	uxth	r3, r3
        txallowed = 0U;
 80062d0:	2700      	movs	r7, #0
        hspi->TxXferCount--;
 80062d2:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80062d4:	6893      	ldr	r3, [r2, #8]
 80062d6:	f013 0301 	ands.w	r3, r3, #1
 80062da:	d00f      	beq.n	80062fc <HAL_SPI_TransmitReceive+0x1d0>
 80062dc:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 80062e0:	b289      	uxth	r1, r1
 80062e2:	b159      	cbz	r1, 80062fc <HAL_SPI_TransmitReceive+0x1d0>
        txallowed = 1U;
 80062e4:	461f      	mov	r7, r3
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80062e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80062e8:	68d2      	ldr	r2, [r2, #12]
 80062ea:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80062ee:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 80062f0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80062f4:	3b01      	subs	r3, #1
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80062fc:	f7fd fbbe 	bl	8003a7c <HAL_GetTick>
 8006300:	1b80      	subs	r0, r0, r6
 8006302:	42a8      	cmp	r0, r5
 8006304:	d3cd      	bcc.n	80062a2 <HAL_SPI_TransmitReceive+0x176>
 8006306:	1c68      	adds	r0, r5, #1
 8006308:	d0cb      	beq.n	80062a2 <HAL_SPI_TransmitReceive+0x176>
 800630a:	e7ad      	b.n	8006268 <HAL_SPI_TransmitReceive+0x13c>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800630c:	4632      	mov	r2, r6
 800630e:	4629      	mov	r1, r5
 8006310:	4620      	mov	r0, r4
 8006312:	f7ff fe6d 	bl	8005ff0 <SPI_EndRxTxTransaction>
 8006316:	2800      	cmp	r0, #0
 8006318:	f43f af24 	beq.w	8006164 <HAL_SPI_TransmitReceive+0x38>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800631c:	2320      	movs	r3, #32
 800631e:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 8006320:	2001      	movs	r0, #1
 8006322:	e71f      	b.n	8006164 <HAL_SPI_TransmitReceive+0x38>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006324:	2f01      	cmp	r7, #1
 8006326:	d1bb      	bne.n	80062a0 <HAL_SPI_TransmitReceive+0x174>
 8006328:	e7b1      	b.n	800628e <HAL_SPI_TransmitReceive+0x162>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800632a:	2b00      	cmp	r3, #0
 800632c:	f47f af5e 	bne.w	80061ec <HAL_SPI_TransmitReceive+0xc0>
      if (hspi->TxXferCount > 1U)
 8006330:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8006332:	b29b      	uxth	r3, r3
 8006334:	2b01      	cmp	r3, #1
 8006336:	d93e      	bls.n	80063b6 <HAL_SPI_TransmitReceive+0x28a>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006338:	4649      	mov	r1, r9
 800633a:	f831 3b02 	ldrh.w	r3, [r1], #2
 800633e:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount -= 2U;
 8006340:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006342:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006344:	3b02      	subs	r3, #2
 8006346:	b29b      	uxth	r3, r3
 8006348:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800634a:	e74f      	b.n	80061ec <HAL_SPI_TransmitReceive+0xc0>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800634c:	2d00      	cmp	r5, #0
 800634e:	f47f af4e 	bne.w	80061ee <HAL_SPI_TransmitReceive+0xc2>
 8006352:	e789      	b.n	8006268 <HAL_SPI_TransmitReceive+0x13c>
        txallowed = 1U;
 8006354:	461f      	mov	r7, r3
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006356:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006358:	7b12      	ldrb	r2, [r2, #12]
 800635a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800635c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800635e:	3301      	adds	r3, #1
 8006360:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 8006362:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8006366:	3b01      	subs	r3, #1
 8006368:	b29b      	uxth	r3, r3
 800636a:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 800636e:	e774      	b.n	800625a <HAL_SPI_TransmitReceive+0x12e>
        if (hspi->TxXferCount > 1U)
 8006370:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8006372:	b29b      	uxth	r3, r3
 8006374:	2b01      	cmp	r3, #1
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006376:	6ba3      	ldr	r3, [r4, #56]	; 0x38
        if (hspi->TxXferCount > 1U)
 8006378:	d909      	bls.n	800638e <HAL_SPI_TransmitReceive+0x262>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800637a:	f833 1b02 	ldrh.w	r1, [r3], #2
 800637e:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006380:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006382:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8006384:	3b02      	subs	r3, #2
 8006386:	b29b      	uxth	r3, r3
        txallowed = 0U;
 8006388:	2700      	movs	r7, #0
          hspi->TxXferCount -= 2U;
 800638a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800638c:	e742      	b.n	8006214 <HAL_SPI_TransmitReceive+0xe8>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800638e:	781b      	ldrb	r3, [r3, #0]
 8006390:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 8006392:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 8006394:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8006396:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 8006398:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 800639a:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 800639c:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800639e:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80063a0:	6822      	ldr	r2, [r4, #0]
        txallowed = 0U;
 80063a2:	2700      	movs	r7, #0
 80063a4:	e736      	b.n	8006214 <HAL_SPI_TransmitReceive+0xe8>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80063a6:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 80063aa:	6051      	str	r1, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063ac:	6811      	ldr	r1, [r2, #0]
 80063ae:	0649      	lsls	r1, r1, #25
 80063b0:	f57f af12 	bpl.w	80061d8 <HAL_SPI_TransmitReceive+0xac>
 80063b4:	e7bc      	b.n	8006330 <HAL_SPI_TransmitReceive+0x204>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80063b6:	f899 3000 	ldrb.w	r3, [r9]
 80063ba:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 80063bc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr++;
 80063be:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80063c0:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 80063c2:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 80063c4:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 80063c6:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80063c8:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80063ca:	e70f      	b.n	80061ec <HAL_SPI_TransmitReceive+0xc0>

080063cc <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063cc:	6a03      	ldr	r3, [r0, #32]
 80063ce:	f023 0301 	bic.w	r3, r3, #1
 80063d2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063d4:	6a03      	ldr	r3, [r0, #32]
{
 80063d6:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063d8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80063da:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063dc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80063de:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80063e2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80063e6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80063e8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80063ea:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80063ee:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80063f0:	4d13      	ldr	r5, [pc, #76]	; (8006440 <TIM_OC1_SetConfig+0x74>)
 80063f2:	42a8      	cmp	r0, r5
 80063f4:	d00f      	beq.n	8006416 <TIM_OC1_SetConfig+0x4a>
 80063f6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80063fa:	42a8      	cmp	r0, r5
 80063fc:	d00b      	beq.n	8006416 <TIM_OC1_SetConfig+0x4a>
 80063fe:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006402:	42a8      	cmp	r0, r5
 8006404:	d007      	beq.n	8006416 <TIM_OC1_SetConfig+0x4a>
 8006406:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800640a:	42a8      	cmp	r0, r5
 800640c:	d003      	beq.n	8006416 <TIM_OC1_SetConfig+0x4a>
 800640e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006412:	42a8      	cmp	r0, r5
 8006414:	d10d      	bne.n	8006432 <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006416:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8006418:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800641c:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800641e:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006422:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8006426:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800642a:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800642e:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006432:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006434:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006436:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006438:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 800643a:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 800643c:	6203      	str	r3, [r0, #32]
}
 800643e:	4770      	bx	lr
 8006440:	40012c00 	.word	0x40012c00

08006444 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006444:	6a03      	ldr	r3, [r0, #32]
 8006446:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800644a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800644c:	6a03      	ldr	r3, [r0, #32]
{
 800644e:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006450:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006452:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006454:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006456:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800645a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800645e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006460:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8006462:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006466:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800646a:	4d15      	ldr	r5, [pc, #84]	; (80064c0 <TIM_OC3_SetConfig+0x7c>)
 800646c:	42a8      	cmp	r0, r5
 800646e:	d010      	beq.n	8006492 <TIM_OC3_SetConfig+0x4e>
 8006470:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006474:	42a8      	cmp	r0, r5
 8006476:	d00c      	beq.n	8006492 <TIM_OC3_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006478:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800647c:	42a8      	cmp	r0, r5
 800647e:	d00f      	beq.n	80064a0 <TIM_OC3_SetConfig+0x5c>
 8006480:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006484:	42a8      	cmp	r0, r5
 8006486:	d00b      	beq.n	80064a0 <TIM_OC3_SetConfig+0x5c>
 8006488:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800648c:	42a8      	cmp	r0, r5
 800648e:	d10f      	bne.n	80064b0 <TIM_OC3_SetConfig+0x6c>
 8006490:	e006      	b.n	80064a0 <TIM_OC3_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006492:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8006494:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006498:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800649c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80064a0:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80064a4:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80064a8:	ea46 0c05 	orr.w	ip, r6, r5
 80064ac:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80064b0:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80064b2:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 80064b4:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80064b6:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 80064b8:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 80064ba:	6203      	str	r3, [r0, #32]
}
 80064bc:	4770      	bx	lr
 80064be:	bf00      	nop
 80064c0:	40012c00 	.word	0x40012c00

080064c4 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80064c4:	6a03      	ldr	r3, [r0, #32]
 80064c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80064ca:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064cc:	6a03      	ldr	r3, [r0, #32]
{
 80064ce:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064d0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064d2:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064d4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80064d6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80064da:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064de:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80064e2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80064e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80064e8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80064ec:	4d14      	ldr	r5, [pc, #80]	; (8006540 <TIM_OC4_SetConfig+0x7c>)
 80064ee:	42a8      	cmp	r0, r5
 80064f0:	d010      	beq.n	8006514 <TIM_OC4_SetConfig+0x50>
 80064f2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80064f6:	42a8      	cmp	r0, r5
 80064f8:	d00c      	beq.n	8006514 <TIM_OC4_SetConfig+0x50>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064fa:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80064fe:	42a8      	cmp	r0, r5
 8006500:	d00f      	beq.n	8006522 <TIM_OC4_SetConfig+0x5e>
 8006502:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006506:	42a8      	cmp	r0, r5
 8006508:	d00b      	beq.n	8006522 <TIM_OC4_SetConfig+0x5e>
 800650a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800650e:	42a8      	cmp	r0, r5
 8006510:	d10f      	bne.n	8006532 <TIM_OC4_SetConfig+0x6e>
 8006512:	e006      	b.n	8006522 <TIM_OC4_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006514:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8006516:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800651a:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 800651e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006522:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006526:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800652a:	ea46 0c05 	orr.w	ip, r6, r5
 800652e:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006532:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006534:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006536:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8006538:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 800653a:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 800653c:	6203      	str	r3, [r0, #32]
}
 800653e:	4770      	bx	lr
 8006540:	40012c00 	.word	0x40012c00

08006544 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006544:	6a03      	ldr	r3, [r0, #32]
 8006546:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800654a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800654c:	6a03      	ldr	r3, [r0, #32]
{
 800654e:	b430      	push	{r4, r5}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006550:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006552:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006554:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006556:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800655a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 800655e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006560:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8006562:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006566:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800656a:	4d0f      	ldr	r5, [pc, #60]	; (80065a8 <TIM_OC5_SetConfig+0x64>)
 800656c:	42a8      	cmp	r0, r5
 800656e:	d00f      	beq.n	8006590 <TIM_OC5_SetConfig+0x4c>
 8006570:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006574:	42a8      	cmp	r0, r5
 8006576:	d00b      	beq.n	8006590 <TIM_OC5_SetConfig+0x4c>
 8006578:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800657c:	42a8      	cmp	r0, r5
 800657e:	d007      	beq.n	8006590 <TIM_OC5_SetConfig+0x4c>
 8006580:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006584:	42a8      	cmp	r0, r5
 8006586:	d003      	beq.n	8006590 <TIM_OC5_SetConfig+0x4c>
 8006588:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800658c:	42a8      	cmp	r0, r5
 800658e:	d104      	bne.n	800659a <TIM_OC5_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006590:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006592:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006596:	ea44 2405 	orr.w	r4, r4, r5, lsl #8

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800659a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800659c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 800659e:	6502      	str	r2, [r0, #80]	; 0x50

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80065a0:	bc30      	pop	{r4, r5}
  TIMx->CCR5 = OC_Config->Pulse;
 80065a2:	6481      	str	r1, [r0, #72]	; 0x48
  TIMx->CCER = tmpccer;
 80065a4:	6203      	str	r3, [r0, #32]
}
 80065a6:	4770      	bx	lr
 80065a8:	40012c00 	.word	0x40012c00

080065ac <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80065ac:	6a03      	ldr	r3, [r0, #32]
 80065ae:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80065b2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065b4:	6a03      	ldr	r3, [r0, #32]
{
 80065b6:	b430      	push	{r4, r5}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065b8:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80065ba:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065bc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80065be:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80065c2:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065c6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80065ca:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80065cc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80065d0:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065d4:	4d0f      	ldr	r5, [pc, #60]	; (8006614 <TIM_OC6_SetConfig+0x68>)
 80065d6:	42a8      	cmp	r0, r5
 80065d8:	d00f      	beq.n	80065fa <TIM_OC6_SetConfig+0x4e>
 80065da:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80065de:	42a8      	cmp	r0, r5
 80065e0:	d00b      	beq.n	80065fa <TIM_OC6_SetConfig+0x4e>
 80065e2:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80065e6:	42a8      	cmp	r0, r5
 80065e8:	d007      	beq.n	80065fa <TIM_OC6_SetConfig+0x4e>
 80065ea:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80065ee:	42a8      	cmp	r0, r5
 80065f0:	d003      	beq.n	80065fa <TIM_OC6_SetConfig+0x4e>
 80065f2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80065f6:	42a8      	cmp	r0, r5
 80065f8:	d104      	bne.n	8006604 <TIM_OC6_SetConfig+0x58>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80065fa:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 80065fc:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006600:	ea44 2485 	orr.w	r4, r4, r5, lsl #10

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006604:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006606:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 8006608:	6502      	str	r2, [r0, #80]	; 0x50

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800660a:	bc30      	pop	{r4, r5}
  TIMx->CCR6 = OC_Config->Pulse;
 800660c:	64c1      	str	r1, [r0, #76]	; 0x4c
  TIMx->CCER = tmpccer;
 800660e:	6203      	str	r3, [r0, #32]
}
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	40012c00 	.word	0x40012c00

08006618 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006618:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800661c:	2b01      	cmp	r3, #1
 800661e:	d11f      	bne.n	8006660 <HAL_TIM_Base_Start+0x48>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006620:	6803      	ldr	r3, [r0, #0]
 8006622:	4a15      	ldr	r2, [pc, #84]	; (8006678 <HAL_TIM_Base_Start+0x60>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006624:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006626:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 8006628:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800662c:	d01a      	beq.n	8006664 <HAL_TIM_Base_Start+0x4c>
 800662e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006632:	d017      	beq.n	8006664 <HAL_TIM_Base_Start+0x4c>
 8006634:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8006638:	4293      	cmp	r3, r2
 800663a:	d013      	beq.n	8006664 <HAL_TIM_Base_Start+0x4c>
 800663c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006640:	4293      	cmp	r3, r2
 8006642:	d00f      	beq.n	8006664 <HAL_TIM_Base_Start+0x4c>
 8006644:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8006648:	4293      	cmp	r3, r2
 800664a:	d00b      	beq.n	8006664 <HAL_TIM_Base_Start+0x4c>
 800664c:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006650:	4293      	cmp	r3, r2
 8006652:	d007      	beq.n	8006664 <HAL_TIM_Base_Start+0x4c>
    __HAL_TIM_ENABLE(htim);
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 800665a:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 800665c:	601a      	str	r2, [r3, #0]
 800665e:	4770      	bx	lr
    return HAL_ERROR;
 8006660:	2001      	movs	r0, #1
 8006662:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006664:	6899      	ldr	r1, [r3, #8]
 8006666:	4a05      	ldr	r2, [pc, #20]	; (800667c <HAL_TIM_Base_Start+0x64>)
 8006668:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800666a:	2a06      	cmp	r2, #6
 800666c:	d002      	beq.n	8006674 <HAL_TIM_Base_Start+0x5c>
 800666e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006672:	d1ef      	bne.n	8006654 <HAL_TIM_Base_Start+0x3c>
  return HAL_OK;
 8006674:	2000      	movs	r0, #0
}
 8006676:	4770      	bx	lr
 8006678:	40012c00 	.word	0x40012c00
 800667c:	00010007 	.word	0x00010007

08006680 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006680:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006684:	2b01      	cmp	r3, #1
 8006686:	d122      	bne.n	80066ce <HAL_TIM_Base_Start_IT+0x4e>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006688:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800668a:	4917      	ldr	r1, [pc, #92]	; (80066e8 <HAL_TIM_Base_Start_IT+0x68>)
  htim->State = HAL_TIM_STATE_BUSY;
 800668c:	2202      	movs	r2, #2
 800668e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006692:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006694:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006696:	f042 0201 	orr.w	r2, r2, #1
 800669a:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800669c:	d019      	beq.n	80066d2 <HAL_TIM_Base_Start_IT+0x52>
 800669e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066a2:	d016      	beq.n	80066d2 <HAL_TIM_Base_Start_IT+0x52>
 80066a4:	4a11      	ldr	r2, [pc, #68]	; (80066ec <HAL_TIM_Base_Start_IT+0x6c>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d013      	beq.n	80066d2 <HAL_TIM_Base_Start_IT+0x52>
 80066aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d00f      	beq.n	80066d2 <HAL_TIM_Base_Start_IT+0x52>
 80066b2:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d00b      	beq.n	80066d2 <HAL_TIM_Base_Start_IT+0x52>
 80066ba:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80066be:	4293      	cmp	r3, r2
 80066c0:	d007      	beq.n	80066d2 <HAL_TIM_Base_Start_IT+0x52>
    __HAL_TIM_ENABLE(htim);
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 80066c8:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 80066ca:	601a      	str	r2, [r3, #0]
 80066cc:	4770      	bx	lr
    return HAL_ERROR;
 80066ce:	2001      	movs	r0, #1
 80066d0:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066d2:	6899      	ldr	r1, [r3, #8]
 80066d4:	4a06      	ldr	r2, [pc, #24]	; (80066f0 <HAL_TIM_Base_Start_IT+0x70>)
 80066d6:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066d8:	2a06      	cmp	r2, #6
 80066da:	d002      	beq.n	80066e2 <HAL_TIM_Base_Start_IT+0x62>
 80066dc:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80066e0:	d1ef      	bne.n	80066c2 <HAL_TIM_Base_Start_IT+0x42>
  return HAL_OK;
 80066e2:	2000      	movs	r0, #0
}
 80066e4:	4770      	bx	lr
 80066e6:	bf00      	nop
 80066e8:	40012c00 	.word	0x40012c00
 80066ec:	40000400 	.word	0x40000400
 80066f0:	00010007 	.word	0x00010007

080066f4 <HAL_TIM_OC_Start>:
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80066f4:	2900      	cmp	r1, #0
 80066f6:	d14a      	bne.n	800678e <HAL_TIM_OC_Start+0x9a>
 80066f8:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d150      	bne.n	80067a2 <HAL_TIM_OC_Start+0xae>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006700:	2302      	movs	r3, #2
 8006702:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006706:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006708:	2201      	movs	r2, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800670a:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800670c:	f001 011f 	and.w	r1, r1, #31
 8006710:	fa02 f101 	lsl.w	r1, r2, r1
  TIMx->CCER &= ~tmp;
 8006714:	ea20 0001 	bic.w	r0, r0, r1
 8006718:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800671a:	6a18      	ldr	r0, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800671c:	4a3b      	ldr	r2, [pc, #236]	; (800680c <HAL_TIM_OC_Start+0x118>)
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800671e:	4301      	orrs	r1, r0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006720:	4293      	cmp	r3, r2
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006722:	6219      	str	r1, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006724:	d051      	beq.n	80067ca <HAL_TIM_OC_Start+0xd6>
 8006726:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800672a:	4293      	cmp	r3, r2
 800672c:	d00b      	beq.n	8006746 <HAL_TIM_OC_Start+0x52>
 800672e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006732:	4293      	cmp	r3, r2
 8006734:	d007      	beq.n	8006746 <HAL_TIM_OC_Start+0x52>
 8006736:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800673a:	4293      	cmp	r3, r2
 800673c:	d003      	beq.n	8006746 <HAL_TIM_OC_Start+0x52>
 800673e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006742:	4293      	cmp	r3, r2
 8006744:	d103      	bne.n	800674e <HAL_TIM_OC_Start+0x5a>
    __HAL_TIM_MOE_ENABLE(htim);
 8006746:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006748:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800674c:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800674e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006752:	d00e      	beq.n	8006772 <HAL_TIM_OC_Start+0x7e>
 8006754:	4a2e      	ldr	r2, [pc, #184]	; (8006810 <HAL_TIM_OC_Start+0x11c>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d00b      	beq.n	8006772 <HAL_TIM_OC_Start+0x7e>
 800675a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800675e:	4293      	cmp	r3, r2
 8006760:	d007      	beq.n	8006772 <HAL_TIM_OC_Start+0x7e>
 8006762:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8006766:	4293      	cmp	r3, r2
 8006768:	d003      	beq.n	8006772 <HAL_TIM_OC_Start+0x7e>
 800676a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800676e:	4293      	cmp	r3, r2
 8006770:	d107      	bne.n	8006782 <HAL_TIM_OC_Start+0x8e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006772:	6899      	ldr	r1, [r3, #8]
 8006774:	4a27      	ldr	r2, [pc, #156]	; (8006814 <HAL_TIM_OC_Start+0x120>)
 8006776:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006778:	2a06      	cmp	r2, #6
 800677a:	d014      	beq.n	80067a6 <HAL_TIM_OC_Start+0xb2>
 800677c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006780:	d011      	beq.n	80067a6 <HAL_TIM_OC_Start+0xb2>
    __HAL_TIM_ENABLE(htim);
 8006782:	681a      	ldr	r2, [r3, #0]
 8006784:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8006788:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 800678a:	601a      	str	r2, [r3, #0]
 800678c:	4770      	bx	lr
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800678e:	2904      	cmp	r1, #4
 8006790:	d020      	beq.n	80067d4 <HAL_TIM_OC_Start+0xe0>
 8006792:	2908      	cmp	r1, #8
 8006794:	d026      	beq.n	80067e4 <HAL_TIM_OC_Start+0xf0>
 8006796:	290c      	cmp	r1, #12
 8006798:	d107      	bne.n	80067aa <HAL_TIM_OC_Start+0xb6>
 800679a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d028      	beq.n	80067f4 <HAL_TIM_OC_Start+0x100>
    return HAL_ERROR;
 80067a2:	2001      	movs	r0, #1
 80067a4:	4770      	bx	lr
  return HAL_OK;
 80067a6:	2000      	movs	r0, #0
}
 80067a8:	4770      	bx	lr
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80067aa:	2910      	cmp	r1, #16
 80067ac:	d026      	beq.n	80067fc <HAL_TIM_OC_Start+0x108>
 80067ae:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 80067b2:	2b01      	cmp	r3, #1
 80067b4:	d1f5      	bne.n	80067a2 <HAL_TIM_OC_Start+0xae>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80067b6:	2908      	cmp	r1, #8
 80067b8:	d018      	beq.n	80067ec <HAL_TIM_OC_Start+0xf8>
 80067ba:	290c      	cmp	r1, #12
 80067bc:	d01a      	beq.n	80067f4 <HAL_TIM_OC_Start+0x100>
 80067be:	2910      	cmp	r1, #16
 80067c0:	d020      	beq.n	8006804 <HAL_TIM_OC_Start+0x110>
 80067c2:	2302      	movs	r3, #2
 80067c4:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 80067c8:	e79d      	b.n	8006706 <HAL_TIM_OC_Start+0x12>
    __HAL_TIM_MOE_ENABLE(htim);
 80067ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80067cc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80067d0:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067d2:	e7ce      	b.n	8006772 <HAL_TIM_OC_Start+0x7e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80067d4:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 80067d8:	2b01      	cmp	r3, #1
 80067da:	d1e2      	bne.n	80067a2 <HAL_TIM_OC_Start+0xae>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80067dc:	2302      	movs	r3, #2
 80067de:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 80067e2:	e790      	b.n	8006706 <HAL_TIM_OC_Start+0x12>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80067e4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d1da      	bne.n	80067a2 <HAL_TIM_OC_Start+0xae>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80067ec:	2302      	movs	r3, #2
 80067ee:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80067f2:	e788      	b.n	8006706 <HAL_TIM_OC_Start+0x12>
 80067f4:	2302      	movs	r3, #2
 80067f6:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 80067fa:	e784      	b.n	8006706 <HAL_TIM_OC_Start+0x12>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80067fc:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8006800:	2b01      	cmp	r3, #1
 8006802:	d1ce      	bne.n	80067a2 <HAL_TIM_OC_Start+0xae>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006804:	2302      	movs	r3, #2
 8006806:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 800680a:	e77c      	b.n	8006706 <HAL_TIM_OC_Start+0x12>
 800680c:	40012c00 	.word	0x40012c00
 8006810:	40000400 	.word	0x40000400
 8006814:	00010007 	.word	0x00010007

08006818 <HAL_TIM_PWM_Start>:
 8006818:	f7ff bf6c 	b.w	80066f4 <HAL_TIM_OC_Start>

0800681c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800681c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006820:	2b01      	cmp	r3, #1
 8006822:	f000 8089 	beq.w	8006938 <HAL_TIM_ConfigClockSource+0x11c>
{
 8006826:	b470      	push	{r4, r5, r6}
  htim->State = HAL_TIM_STATE_BUSY;
 8006828:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 800682a:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800682c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 8006830:	2201      	movs	r2, #1
 8006832:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8006836:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006838:	4b5f      	ldr	r3, [pc, #380]	; (80069b8 <HAL_TIM_ConfigClockSource+0x19c>)
 800683a:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 800683c:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800683e:	680b      	ldr	r3, [r1, #0]
 8006840:	2b70      	cmp	r3, #112	; 0x70
 8006842:	f000 80a8 	beq.w	8006996 <HAL_TIM_ConfigClockSource+0x17a>
 8006846:	d828      	bhi.n	800689a <HAL_TIM_ConfigClockSource+0x7e>
 8006848:	2b50      	cmp	r3, #80	; 0x50
 800684a:	d078      	beq.n	800693e <HAL_TIM_ConfigClockSource+0x122>
 800684c:	d93e      	bls.n	80068cc <HAL_TIM_ConfigClockSource+0xb0>
 800684e:	2b60      	cmp	r3, #96	; 0x60
 8006850:	d11a      	bne.n	8006888 <HAL_TIM_ConfigClockSource+0x6c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006852:	68cb      	ldr	r3, [r1, #12]
 8006854:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006856:	6a21      	ldr	r1, [r4, #32]
 8006858:	f021 0110 	bic.w	r1, r1, #16
 800685c:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800685e:	69a2      	ldr	r2, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006860:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006864:	ea42 3203 	orr.w	r2, r2, r3, lsl #12
  tmpccer = TIMx->CCER;
 8006868:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 800686a:	61a2      	str	r2, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800686c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8006870:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCER = tmpccer;
 8006874:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8006876:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006878:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800687c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006880:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  HAL_StatusTypeDef status = HAL_OK;
 8006884:	2200      	movs	r2, #0
  TIMx->SMCR = tmpsmcr;
 8006886:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 8006888:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800688a:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800688c:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006890:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8006894:	bc70      	pop	{r4, r5, r6}
 8006896:	4610      	mov	r0, r2
 8006898:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800689a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800689e:	d069      	beq.n	8006974 <HAL_TIM_ConfigClockSource+0x158>
 80068a0:	d938      	bls.n	8006914 <HAL_TIM_ConfigClockSource+0xf8>
 80068a2:	4946      	ldr	r1, [pc, #280]	; (80069bc <HAL_TIM_ConfigClockSource+0x1a0>)
 80068a4:	428b      	cmp	r3, r1
 80068a6:	d006      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x9a>
 80068a8:	d92d      	bls.n	8006906 <HAL_TIM_ConfigClockSource+0xea>
 80068aa:	4945      	ldr	r1, [pc, #276]	; (80069c0 <HAL_TIM_ConfigClockSource+0x1a4>)
 80068ac:	428b      	cmp	r3, r1
 80068ae:	d002      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x9a>
 80068b0:	3130      	adds	r1, #48	; 0x30
 80068b2:	428b      	cmp	r3, r1
 80068b4:	d1e8      	bne.n	8006888 <HAL_TIM_ConfigClockSource+0x6c>
  tmpsmcr = TIMx->SMCR;
 80068b6:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80068b8:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 80068bc:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80068c0:	430b      	orrs	r3, r1
 80068c2:	f043 0307 	orr.w	r3, r3, #7
  HAL_StatusTypeDef status = HAL_OK;
 80068c6:	2200      	movs	r2, #0
  TIMx->SMCR = tmpsmcr;
 80068c8:	60a3      	str	r3, [r4, #8]
}
 80068ca:	e7dd      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x6c>
  switch (sClockSourceConfig->ClockSource)
 80068cc:	2b40      	cmp	r3, #64	; 0x40
 80068ce:	d126      	bne.n	800691e <HAL_TIM_ConfigClockSource+0x102>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068d0:	684a      	ldr	r2, [r1, #4]
 80068d2:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80068d4:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068d6:	6a25      	ldr	r5, [r4, #32]
 80068d8:	f025 0501 	bic.w	r5, r5, #1
 80068dc:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068de:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068e0:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 80068e8:	4311      	orrs	r1, r2
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068ea:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80068ee:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80068f0:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80068f2:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80068f4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80068f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80068fc:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  HAL_StatusTypeDef status = HAL_OK;
 8006900:	2200      	movs	r2, #0
  TIMx->SMCR = tmpsmcr;
 8006902:	60a3      	str	r3, [r4, #8]
}
 8006904:	e7c0      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x6c>
  switch (sClockSourceConfig->ClockSource)
 8006906:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800690a:	d0d4      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x9a>
 800690c:	3910      	subs	r1, #16
 800690e:	428b      	cmp	r3, r1
 8006910:	d0d1      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x9a>
 8006912:	e7b9      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x6c>
  HAL_StatusTypeDef status = HAL_OK;
 8006914:	f5b3 5280 	subs.w	r2, r3, #4096	; 0x1000
 8006918:	bf18      	it	ne
 800691a:	2201      	movne	r2, #1
 800691c:	e7b4      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x6c>
  switch (sClockSourceConfig->ClockSource)
 800691e:	d8b3      	bhi.n	8006888 <HAL_TIM_ConfigClockSource+0x6c>
 8006920:	2b20      	cmp	r3, #32
 8006922:	d0c8      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x9a>
 8006924:	d903      	bls.n	800692e <HAL_TIM_ConfigClockSource+0x112>
 8006926:	2b30      	cmp	r3, #48	; 0x30
 8006928:	d0c5      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x9a>
 800692a:	2201      	movs	r2, #1
 800692c:	e7ac      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x6c>
 800692e:	f033 0210 	bics.w	r2, r3, #16
 8006932:	d0c0      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0x9a>
 8006934:	2201      	movs	r2, #1
 8006936:	e7a7      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x6c>
  __HAL_LOCK(htim);
 8006938:	2202      	movs	r2, #2
}
 800693a:	4610      	mov	r0, r2
 800693c:	4770      	bx	lr
      TIM_TI1_ConfigInputStage(htim->Instance,
 800693e:	684a      	ldr	r2, [r1, #4]
 8006940:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8006942:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006944:	6a25      	ldr	r5, [r4, #32]
 8006946:	f025 0501 	bic.w	r5, r5, #1
 800694a:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800694c:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800694e:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006952:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8006956:	4311      	orrs	r1, r2
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006958:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800695c:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800695e:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8006960:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006962:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006966:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800696a:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  HAL_StatusTypeDef status = HAL_OK;
 800696e:	2200      	movs	r2, #0
  TIMx->SMCR = tmpsmcr;
 8006970:	60a3      	str	r3, [r4, #8]
}
 8006972:	e789      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x6c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006974:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8006978:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800697a:	68c9      	ldr	r1, [r1, #12]
 800697c:	432b      	orrs	r3, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800697e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006982:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006986:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 8006988:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800698a:	68a3      	ldr	r3, [r4, #8]
 800698c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  HAL_StatusTypeDef status = HAL_OK;
 8006990:	2200      	movs	r2, #0
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006992:	60a3      	str	r3, [r4, #8]
      break;
 8006994:	e778      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x6c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006996:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800699a:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800699c:	68c9      	ldr	r1, [r1, #12]
 800699e:	432b      	orrs	r3, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069a0:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069a4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80069a8:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 80069aa:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 80069ac:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80069ae:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  HAL_StatusTypeDef status = HAL_OK;
 80069b2:	2200      	movs	r2, #0
      htim->Instance->SMCR = tmpsmcr;
 80069b4:	60a3      	str	r3, [r4, #8]
      break;
 80069b6:	e767      	b.n	8006888 <HAL_TIM_ConfigClockSource+0x6c>
 80069b8:	ffce0088 	.word	0xffce0088
 80069bc:	00100030 	.word	0x00100030
 80069c0:	00100040 	.word	0x00100040

080069c4 <HAL_TIM_OC_DelayElapsedCallback>:
 80069c4:	4770      	bx	lr
 80069c6:	bf00      	nop

080069c8 <HAL_TIM_IC_CaptureCallback>:
 80069c8:	4770      	bx	lr
 80069ca:	bf00      	nop

080069cc <HAL_TIM_PWM_PulseFinishedCallback>:
 80069cc:	4770      	bx	lr
 80069ce:	bf00      	nop

080069d0 <HAL_TIM_TriggerCallback>:
 80069d0:	4770      	bx	lr
 80069d2:	bf00      	nop

080069d4 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80069d4:	6803      	ldr	r3, [r0, #0]
 80069d6:	691a      	ldr	r2, [r3, #16]
 80069d8:	0791      	lsls	r1, r2, #30
{
 80069da:	b510      	push	{r4, lr}
 80069dc:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80069de:	d503      	bpl.n	80069e8 <HAL_TIM_IRQHandler+0x14>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80069e0:	68da      	ldr	r2, [r3, #12]
 80069e2:	0792      	lsls	r2, r2, #30
 80069e4:	f100 808a 	bmi.w	8006afc <HAL_TIM_IRQHandler+0x128>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80069e8:	691a      	ldr	r2, [r3, #16]
 80069ea:	0752      	lsls	r2, r2, #29
 80069ec:	d502      	bpl.n	80069f4 <HAL_TIM_IRQHandler+0x20>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80069ee:	68da      	ldr	r2, [r3, #12]
 80069f0:	0750      	lsls	r0, r2, #29
 80069f2:	d470      	bmi.n	8006ad6 <HAL_TIM_IRQHandler+0x102>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80069f4:	691a      	ldr	r2, [r3, #16]
 80069f6:	0711      	lsls	r1, r2, #28
 80069f8:	d502      	bpl.n	8006a00 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80069fa:	68da      	ldr	r2, [r3, #12]
 80069fc:	0712      	lsls	r2, r2, #28
 80069fe:	d458      	bmi.n	8006ab2 <HAL_TIM_IRQHandler+0xde>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006a00:	691a      	ldr	r2, [r3, #16]
 8006a02:	06d1      	lsls	r1, r2, #27
 8006a04:	d502      	bpl.n	8006a0c <HAL_TIM_IRQHandler+0x38>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006a06:	68da      	ldr	r2, [r3, #12]
 8006a08:	06d2      	lsls	r2, r2, #27
 8006a0a:	d43e      	bmi.n	8006a8a <HAL_TIM_IRQHandler+0xb6>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a0c:	691a      	ldr	r2, [r3, #16]
 8006a0e:	07d0      	lsls	r0, r2, #31
 8006a10:	d503      	bpl.n	8006a1a <HAL_TIM_IRQHandler+0x46>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a12:	68da      	ldr	r2, [r3, #12]
 8006a14:	07d1      	lsls	r1, r2, #31
 8006a16:	f100 808a 	bmi.w	8006b2e <HAL_TIM_IRQHandler+0x15a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a1a:	691a      	ldr	r2, [r3, #16]
 8006a1c:	0612      	lsls	r2, r2, #24
 8006a1e:	d503      	bpl.n	8006a28 <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a20:	68da      	ldr	r2, [r3, #12]
 8006a22:	0610      	lsls	r0, r2, #24
 8006a24:	f100 808b 	bmi.w	8006b3e <HAL_TIM_IRQHandler+0x16a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006a28:	691a      	ldr	r2, [r3, #16]
 8006a2a:	05d1      	lsls	r1, r2, #23
 8006a2c:	d503      	bpl.n	8006a36 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a2e:	68da      	ldr	r2, [r3, #12]
 8006a30:	0612      	lsls	r2, r2, #24
 8006a32:	f100 808c 	bmi.w	8006b4e <HAL_TIM_IRQHandler+0x17a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006a36:	691a      	ldr	r2, [r3, #16]
 8006a38:	0650      	lsls	r0, r2, #25
 8006a3a:	d503      	bpl.n	8006a44 <HAL_TIM_IRQHandler+0x70>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006a3c:	68da      	ldr	r2, [r3, #12]
 8006a3e:	0651      	lsls	r1, r2, #25
 8006a40:	f100 808d 	bmi.w	8006b5e <HAL_TIM_IRQHandler+0x18a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006a44:	691a      	ldr	r2, [r3, #16]
 8006a46:	0692      	lsls	r2, r2, #26
 8006a48:	d503      	bpl.n	8006a52 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006a4a:	68da      	ldr	r2, [r3, #12]
 8006a4c:	0690      	lsls	r0, r2, #26
 8006a4e:	f100 808e 	bmi.w	8006b6e <HAL_TIM_IRQHandler+0x19a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8006a52:	691a      	ldr	r2, [r3, #16]
 8006a54:	02d1      	lsls	r1, r2, #11
 8006a56:	d503      	bpl.n	8006a60 <HAL_TIM_IRQHandler+0x8c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8006a58:	68da      	ldr	r2, [r3, #12]
 8006a5a:	02d2      	lsls	r2, r2, #11
 8006a5c:	f100 808f 	bmi.w	8006b7e <HAL_TIM_IRQHandler+0x1aa>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8006a60:	691a      	ldr	r2, [r3, #16]
 8006a62:	0290      	lsls	r0, r2, #10
 8006a64:	d503      	bpl.n	8006a6e <HAL_TIM_IRQHandler+0x9a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8006a66:	68da      	ldr	r2, [r3, #12]
 8006a68:	0291      	lsls	r1, r2, #10
 8006a6a:	f100 8090 	bmi.w	8006b8e <HAL_TIM_IRQHandler+0x1ba>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8006a6e:	691a      	ldr	r2, [r3, #16]
 8006a70:	0252      	lsls	r2, r2, #9
 8006a72:	d503      	bpl.n	8006a7c <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8006a74:	68da      	ldr	r2, [r3, #12]
 8006a76:	0250      	lsls	r0, r2, #9
 8006a78:	f100 8091 	bmi.w	8006b9e <HAL_TIM_IRQHandler+0x1ca>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8006a7c:	691a      	ldr	r2, [r3, #16]
 8006a7e:	0211      	lsls	r1, r2, #8
 8006a80:	d502      	bpl.n	8006a88 <HAL_TIM_IRQHandler+0xb4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8006a82:	68da      	ldr	r2, [r3, #12]
 8006a84:	0212      	lsls	r2, r2, #8
 8006a86:	d44a      	bmi.n	8006b1e <HAL_TIM_IRQHandler+0x14a>
}
 8006a88:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006a8a:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a8e:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006a90:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a92:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a94:	69db      	ldr	r3, [r3, #28]
 8006a96:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8006a9a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a9c:	f040 8090 	bne.w	8006bc0 <HAL_TIM_IRQHandler+0x1ec>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aa0:	f7ff ff90 	bl	80069c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006aa4:	4620      	mov	r0, r4
 8006aa6:	f7ff ff91 	bl	80069cc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006aaa:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006aac:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006aae:	7722      	strb	r2, [r4, #28]
 8006ab0:	e7ac      	b.n	8006a0c <HAL_TIM_IRQHandler+0x38>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ab2:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ab6:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ab8:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006aba:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006abc:	69db      	ldr	r3, [r3, #28]
 8006abe:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8006ac0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ac2:	d17a      	bne.n	8006bba <HAL_TIM_IRQHandler+0x1e6>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ac4:	f7ff ff7e 	bl	80069c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ac8:	4620      	mov	r0, r4
 8006aca:	f7ff ff7f 	bl	80069cc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ace:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006ad0:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ad2:	7722      	strb	r2, [r4, #28]
 8006ad4:	e794      	b.n	8006a00 <HAL_TIM_IRQHandler+0x2c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006ad6:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ada:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006adc:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ade:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ae0:	699b      	ldr	r3, [r3, #24]
 8006ae2:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8006ae6:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ae8:	d164      	bne.n	8006bb4 <HAL_TIM_IRQHandler+0x1e0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aea:	f7ff ff6b 	bl	80069c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006aee:	4620      	mov	r0, r4
 8006af0:	f7ff ff6c 	bl	80069cc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006af4:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006af6:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006af8:	7722      	strb	r2, [r4, #28]
 8006afa:	e77b      	b.n	80069f4 <HAL_TIM_IRQHandler+0x20>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006afc:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006b00:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006b02:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006b04:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006b06:	699b      	ldr	r3, [r3, #24]
 8006b08:	0799      	lsls	r1, r3, #30
 8006b0a:	d150      	bne.n	8006bae <HAL_TIM_IRQHandler+0x1da>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b0c:	f7ff ff5a 	bl	80069c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b10:	4620      	mov	r0, r4
 8006b12:	f7ff ff5b 	bl	80069cc <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b16:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006b18:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b1a:	7722      	strb	r2, [r4, #28]
 8006b1c:	e764      	b.n	80069e8 <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8006b1e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006b22:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8006b24:	611a      	str	r2, [r3, #16]
}
 8006b26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006b2a:	f000 baf3 	b.w	8007114 <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b2e:	f06f 0201 	mvn.w	r2, #1
 8006b32:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b34:	4620      	mov	r0, r4
 8006b36:	f7fa fa43 	bl	8000fc0 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006b3a:	6823      	ldr	r3, [r4, #0]
 8006b3c:	e76d      	b.n	8006a1a <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006b3e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006b42:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006b44:	4620      	mov	r0, r4
 8006b46:	f000 fadb 	bl	8007100 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006b4a:	6823      	ldr	r3, [r4, #0]
 8006b4c:	e76c      	b.n	8006a28 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006b4e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006b52:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8006b54:	4620      	mov	r0, r4
 8006b56:	f000 fad5 	bl	8007104 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006b5a:	6823      	ldr	r3, [r4, #0]
 8006b5c:	e76b      	b.n	8006a36 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006b5e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006b62:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006b64:	4620      	mov	r0, r4
 8006b66:	f7ff ff33 	bl	80069d0 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006b6a:	6823      	ldr	r3, [r4, #0]
 8006b6c:	e76a      	b.n	8006a44 <HAL_TIM_IRQHandler+0x70>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006b6e:	f06f 0220 	mvn.w	r2, #32
 8006b72:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8006b74:	4620      	mov	r0, r4
 8006b76:	f000 fac1 	bl	80070fc <HAL_TIMEx_CommutCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8006b7a:	6823      	ldr	r3, [r4, #0]
 8006b7c:	e769      	b.n	8006a52 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8006b7e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8006b82:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006b84:	4620      	mov	r0, r4
 8006b86:	f000 fabf 	bl	8007108 <HAL_TIMEx_EncoderIndexCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8006b8a:	6823      	ldr	r3, [r4, #0]
 8006b8c:	e768      	b.n	8006a60 <HAL_TIM_IRQHandler+0x8c>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8006b8e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8006b92:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006b94:	4620      	mov	r0, r4
 8006b96:	f000 fab9 	bl	800710c <HAL_TIMEx_DirectionChangeCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8006b9a:	6823      	ldr	r3, [r4, #0]
 8006b9c:	e767      	b.n	8006a6e <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8006b9e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8006ba2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 8006ba4:	4620      	mov	r0, r4
 8006ba6:	f000 fab3 	bl	8007110 <HAL_TIMEx_IndexErrorCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8006baa:	6823      	ldr	r3, [r4, #0]
 8006bac:	e766      	b.n	8006a7c <HAL_TIM_IRQHandler+0xa8>
          HAL_TIM_IC_CaptureCallback(htim);
 8006bae:	f7ff ff0b 	bl	80069c8 <HAL_TIM_IC_CaptureCallback>
 8006bb2:	e7b0      	b.n	8006b16 <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 8006bb4:	f7ff ff08 	bl	80069c8 <HAL_TIM_IC_CaptureCallback>
 8006bb8:	e79c      	b.n	8006af4 <HAL_TIM_IRQHandler+0x120>
        HAL_TIM_IC_CaptureCallback(htim);
 8006bba:	f7ff ff05 	bl	80069c8 <HAL_TIM_IC_CaptureCallback>
 8006bbe:	e786      	b.n	8006ace <HAL_TIM_IRQHandler+0xfa>
        HAL_TIM_IC_CaptureCallback(htim);
 8006bc0:	f7ff ff02 	bl	80069c8 <HAL_TIM_IC_CaptureCallback>
 8006bc4:	e771      	b.n	8006aaa <HAL_TIM_IRQHandler+0xd6>
 8006bc6:	bf00      	nop

08006bc8 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bc8:	4a32      	ldr	r2, [pc, #200]	; (8006c94 <TIM_Base_SetConfig+0xcc>)
  tmpcr1 = TIMx->CR1;
 8006bca:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bcc:	4290      	cmp	r0, r2
{
 8006bce:	b430      	push	{r4, r5}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bd0:	d039      	beq.n	8006c46 <TIM_Base_SetConfig+0x7e>
 8006bd2:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006bd6:	d021      	beq.n	8006c1c <TIM_Base_SetConfig+0x54>
 8006bd8:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8006bdc:	4290      	cmp	r0, r2
 8006bde:	d01d      	beq.n	8006c1c <TIM_Base_SetConfig+0x54>
 8006be0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006be4:	4290      	cmp	r0, r2
 8006be6:	d019      	beq.n	8006c1c <TIM_Base_SetConfig+0x54>
 8006be8:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8006bec:	4290      	cmp	r0, r2
 8006bee:	d041      	beq.n	8006c74 <TIM_Base_SetConfig+0xac>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bf0:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006bf4:	4290      	cmp	r0, r2
 8006bf6:	d047      	beq.n	8006c88 <TIM_Base_SetConfig+0xc0>
 8006bf8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006bfc:	4290      	cmp	r0, r2
 8006bfe:	d043      	beq.n	8006c88 <TIM_Base_SetConfig+0xc0>
 8006c00:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006c04:	4290      	cmp	r0, r2
 8006c06:	d03f      	beq.n	8006c88 <TIM_Base_SetConfig+0xc0>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c08:	694d      	ldr	r5, [r1, #20]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c0a:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 8006c0c:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c12:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8006c14:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c16:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006c18:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c1a:	e010      	b.n	8006c3e <TIM_Base_SetConfig+0x76>
    tmpcr1 |= Structure->CounterMode;
 8006c1c:	684a      	ldr	r2, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c1e:	68cc      	ldr	r4, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006c24:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c2a:	694a      	ldr	r2, [r1, #20]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c2c:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c32:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c34:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 8006c36:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 8006c38:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c3a:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006c3c:	6282      	str	r2, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006c3e:	2301      	movs	r3, #1
}
 8006c40:	bc30      	pop	{r4, r5}
  TIMx->EGR = TIM_EGR_UG;
 8006c42:	6143      	str	r3, [r0, #20]
}
 8006c44:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8006c46:	684c      	ldr	r4, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c48:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006c4e:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c54:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c56:	694a      	ldr	r2, [r1, #20]
 8006c58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c5c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8006c5e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c60:	688b      	ldr	r3, [r1, #8]
 8006c62:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006c64:	680b      	ldr	r3, [r1, #0]
 8006c66:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006c68:	690b      	ldr	r3, [r1, #16]
 8006c6a:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8006c6c:	2301      	movs	r3, #1
}
 8006c6e:	bc30      	pop	{r4, r5}
  TIMx->EGR = TIM_EGR_UG;
 8006c70:	6143      	str	r3, [r0, #20]
}
 8006c72:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8006c74:	684c      	ldr	r4, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c76:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006c7c:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c82:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c84:	694a      	ldr	r2, [r1, #20]
 8006c86:	e7e7      	b.n	8006c58 <TIM_Base_SetConfig+0x90>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c88:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c8a:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c90:	4323      	orrs	r3, r4
 8006c92:	e7e1      	b.n	8006c58 <TIM_Base_SetConfig+0x90>
 8006c94:	40012c00 	.word	0x40012c00

08006c98 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8006c98:	b370      	cbz	r0, 8006cf8 <HAL_TIM_Base_Init+0x60>
{
 8006c9a:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8006c9c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006ca0:	4604      	mov	r4, r0
 8006ca2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006ca6:	b313      	cbz	r3, 8006cee <HAL_TIM_Base_Init+0x56>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ca8:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8006caa:	2302      	movs	r3, #2
 8006cac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006cb0:	f851 0b04 	ldr.w	r0, [r1], #4
 8006cb4:	f7ff ff88 	bl	8006bc8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cbe:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8006cc2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006cc6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006cca:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8006cce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006cd2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cd6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006cda:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006cde:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8006ce2:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006ce6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006cea:	2000      	movs	r0, #0
}
 8006cec:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8006cee:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006cf2:	f7fc fcb7 	bl	8003664 <HAL_TIM_Base_MspInit>
 8006cf6:	e7d7      	b.n	8006ca8 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 8006cf8:	2001      	movs	r0, #1
}
 8006cfa:	4770      	bx	lr

08006cfc <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8006cfc:	b370      	cbz	r0, 8006d5c <HAL_TIM_PWM_Init+0x60>
{
 8006cfe:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8006d00:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006d04:	4604      	mov	r4, r0
 8006d06:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006d0a:	b313      	cbz	r3, 8006d52 <HAL_TIM_PWM_Init+0x56>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d0c:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8006d0e:	2302      	movs	r3, #2
 8006d10:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d14:	f851 0b04 	ldr.w	r0, [r1], #4
 8006d18:	f7ff ff56 	bl	8006bc8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d22:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8006d26:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006d2a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006d2e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8006d32:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d3a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006d3e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d42:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8006d46:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006d4a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006d4e:	2000      	movs	r0, #0
}
 8006d50:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8006d52:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8006d56:	f7fc fcd3 	bl	8003700 <HAL_TIM_PWM_MspInit>
 8006d5a:	e7d7      	b.n	8006d0c <HAL_TIM_PWM_Init+0x10>
    return HAL_ERROR;
 8006d5c:	2001      	movs	r0, #1
}
 8006d5e:	4770      	bx	lr

08006d60 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d60:	6a03      	ldr	r3, [r0, #32]
 8006d62:	f023 0310 	bic.w	r3, r3, #16
 8006d66:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8006d68:	6a03      	ldr	r3, [r0, #32]
{
 8006d6a:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 8006d6c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8006d6e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d70:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006d72:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006d76:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d7a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d7e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8006d80:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d84:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d88:	4d14      	ldr	r5, [pc, #80]	; (8006ddc <TIM_OC2_SetConfig+0x7c>)
 8006d8a:	42a8      	cmp	r0, r5
 8006d8c:	d010      	beq.n	8006db0 <TIM_OC2_SetConfig+0x50>
 8006d8e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006d92:	42a8      	cmp	r0, r5
 8006d94:	d00c      	beq.n	8006db0 <TIM_OC2_SetConfig+0x50>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d96:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006d9a:	42a8      	cmp	r0, r5
 8006d9c:	d00f      	beq.n	8006dbe <TIM_OC2_SetConfig+0x5e>
 8006d9e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006da2:	42a8      	cmp	r0, r5
 8006da4:	d00b      	beq.n	8006dbe <TIM_OC2_SetConfig+0x5e>
 8006da6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006daa:	42a8      	cmp	r0, r5
 8006dac:	d10f      	bne.n	8006dce <TIM_OC2_SetConfig+0x6e>
 8006dae:	e006      	b.n	8006dbe <TIM_OC2_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006db0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8006db2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006db6:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8006dba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006dbe:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006dc2:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006dc6:	ea46 0c05 	orr.w	ip, r6, r5
 8006dca:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8006dce:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006dd0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006dd2:	6182      	str	r2, [r0, #24]
}
 8006dd4:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8006dd6:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8006dd8:	6203      	str	r3, [r0, #32]
}
 8006dda:	4770      	bx	lr
 8006ddc:	40012c00 	.word	0x40012c00

08006de0 <HAL_TIM_PWM_ConfigChannel>:
{
 8006de0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8006de2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006de6:	2b01      	cmp	r3, #1
 8006de8:	f000 8088 	beq.w	8006efc <HAL_TIM_PWM_ConfigChannel+0x11c>
 8006dec:	2301      	movs	r3, #1
 8006dee:	4604      	mov	r4, r0
 8006df0:	460d      	mov	r5, r1
 8006df2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8006df6:	2a14      	cmp	r2, #20
 8006df8:	d80c      	bhi.n	8006e14 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006dfa:	e8df f002 	tbb	[pc, r2]
 8006dfe:	0b23      	.short	0x0b23
 8006e00:	0b350b0b 	.word	0x0b350b0b
 8006e04:	0b480b0b 	.word	0x0b480b0b
 8006e08:	0b5a0b0b 	.word	0x0b5a0b0b
 8006e0c:	0b6d0b0b 	.word	0x0b6d0b0b
 8006e10:	0b0b      	.short	0x0b0b
 8006e12:	10          	.byte	0x10
 8006e13:	00          	.byte	0x00
 8006e14:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8006e16:	2300      	movs	r3, #0
 8006e18:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8006e1c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006e1e:	6800      	ldr	r0, [r0, #0]
 8006e20:	f7ff fbc4 	bl	80065ac <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006e24:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006e26:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006e28:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006e2a:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006e2e:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006e30:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006e32:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006e36:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006e38:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006e3a:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8006e3e:	651a      	str	r2, [r3, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8006e40:	2000      	movs	r0, #0
      break;
 8006e42:	e7e8      	b.n	8006e16 <HAL_TIM_PWM_ConfigChannel+0x36>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006e44:	6800      	ldr	r0, [r0, #0]
 8006e46:	f7ff fac1 	bl	80063cc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e4a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e4c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e4e:	6999      	ldr	r1, [r3, #24]
 8006e50:	f041 0108 	orr.w	r1, r1, #8
 8006e54:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e56:	6999      	ldr	r1, [r3, #24]
 8006e58:	f021 0104 	bic.w	r1, r1, #4
 8006e5c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e5e:	699a      	ldr	r2, [r3, #24]
 8006e60:	4302      	orrs	r2, r0
 8006e62:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8006e64:	2000      	movs	r0, #0
      break;
 8006e66:	e7d6      	b.n	8006e16 <HAL_TIM_PWM_ConfigChannel+0x36>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e68:	6800      	ldr	r0, [r0, #0]
 8006e6a:	f7ff ff79 	bl	8006d60 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e6e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e70:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e72:	6999      	ldr	r1, [r3, #24]
 8006e74:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006e78:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e7a:	6999      	ldr	r1, [r3, #24]
 8006e7c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006e80:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e82:	699a      	ldr	r2, [r3, #24]
 8006e84:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8006e88:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8006e8a:	2000      	movs	r0, #0
      break;
 8006e8c:	e7c3      	b.n	8006e16 <HAL_TIM_PWM_ConfigChannel+0x36>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e8e:	6800      	ldr	r0, [r0, #0]
 8006e90:	f7ff fad8 	bl	8006444 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e94:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006e96:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e98:	69d9      	ldr	r1, [r3, #28]
 8006e9a:	f041 0108 	orr.w	r1, r1, #8
 8006e9e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ea0:	69d9      	ldr	r1, [r3, #28]
 8006ea2:	f021 0104 	bic.w	r1, r1, #4
 8006ea6:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006ea8:	69da      	ldr	r2, [r3, #28]
 8006eaa:	4302      	orrs	r2, r0
 8006eac:	61da      	str	r2, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8006eae:	2000      	movs	r0, #0
      break;
 8006eb0:	e7b1      	b.n	8006e16 <HAL_TIM_PWM_ConfigChannel+0x36>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006eb2:	6800      	ldr	r0, [r0, #0]
 8006eb4:	f7ff fb06 	bl	80064c4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006eb8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006eba:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006ebc:	69d9      	ldr	r1, [r3, #28]
 8006ebe:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8006ec2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ec4:	69d9      	ldr	r1, [r3, #28]
 8006ec6:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006eca:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006ecc:	69da      	ldr	r2, [r3, #28]
 8006ece:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8006ed2:	61da      	str	r2, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8006ed4:	2000      	movs	r0, #0
      break;
 8006ed6:	e79e      	b.n	8006e16 <HAL_TIM_PWM_ConfigChannel+0x36>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006ed8:	6800      	ldr	r0, [r0, #0]
 8006eda:	f7ff fb33 	bl	8006544 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006ede:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006ee0:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006ee2:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006ee4:	f041 0108 	orr.w	r1, r1, #8
 8006ee8:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006eea:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006eec:	f021 0104 	bic.w	r1, r1, #4
 8006ef0:	6519      	str	r1, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006ef2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006ef4:	4302      	orrs	r2, r0
 8006ef6:	651a      	str	r2, [r3, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8006ef8:	2000      	movs	r0, #0
      break;
 8006efa:	e78c      	b.n	8006e16 <HAL_TIM_PWM_ConfigChannel+0x36>
  __HAL_LOCK(htim);
 8006efc:	2002      	movs	r0, #2
}
 8006efe:	bd38      	pop	{r3, r4, r5, pc}

08006f00 <HAL_TIMEx_OCN_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f00:	2900      	cmp	r1, #0
 8006f02:	d13a      	bne.n	8006f7a <HAL_TIMEx_OCN_Start+0x7a>
 8006f04:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d13e      	bne.n	8006f8a <HAL_TIMEx_OCN_Start+0x8a>
  {
    return HAL_ERROR;
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f0c:	2302      	movs	r3, #2
 8006f0e:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006f12:	6803      	ldr	r3, [r0, #0]
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f14:	2204      	movs	r2, #4

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006f16:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f18:	f001 011f 	and.w	r1, r1, #31
 8006f1c:	fa02 f101 	lsl.w	r1, r2, r1
  TIMx->CCER &=  ~tmp;
 8006f20:	ea20 0001 	bic.w	r0, r0, r1
 8006f24:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f26:	6a1a      	ldr	r2, [r3, #32]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f28:	4824      	ldr	r0, [pc, #144]	; (8006fbc <HAL_TIMEx_OCN_Start+0xbc>)
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f2a:	4311      	orrs	r1, r2
 8006f2c:	6219      	str	r1, [r3, #32]
  __HAL_TIM_MOE_ENABLE(htim);
 8006f2e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f30:	4283      	cmp	r3, r0
  __HAL_TIM_MOE_ENABLE(htim);
 8006f32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006f36:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f38:	d011      	beq.n	8006f5e <HAL_TIMEx_OCN_Start+0x5e>
 8006f3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f3e:	d00e      	beq.n	8006f5e <HAL_TIMEx_OCN_Start+0x5e>
 8006f40:	4a1f      	ldr	r2, [pc, #124]	; (8006fc0 <HAL_TIMEx_OCN_Start+0xc0>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d00b      	beq.n	8006f5e <HAL_TIMEx_OCN_Start+0x5e>
 8006f46:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d007      	beq.n	8006f5e <HAL_TIMEx_OCN_Start+0x5e>
 8006f4e:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d003      	beq.n	8006f5e <HAL_TIMEx_OCN_Start+0x5e>
 8006f56:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d107      	bne.n	8006f6e <HAL_TIMEx_OCN_Start+0x6e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f5e:	6899      	ldr	r1, [r3, #8]
 8006f60:	4a18      	ldr	r2, [pc, #96]	; (8006fc4 <HAL_TIMEx_OCN_Start+0xc4>)
 8006f62:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f64:	2a06      	cmp	r2, #6
 8006f66:	d012      	beq.n	8006f8e <HAL_TIMEx_OCN_Start+0x8e>
 8006f68:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8006f6c:	d00f      	beq.n	8006f8e <HAL_TIMEx_OCN_Start+0x8e>
    __HAL_TIM_ENABLE(htim);
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8006f74:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8006f76:	601a      	str	r2, [r3, #0]
 8006f78:	4770      	bx	lr
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f7a:	2904      	cmp	r1, #4
 8006f7c:	d00d      	beq.n	8006f9a <HAL_TIMEx_OCN_Start+0x9a>
 8006f7e:	2908      	cmp	r1, #8
 8006f80:	d013      	beq.n	8006faa <HAL_TIMEx_OCN_Start+0xaa>
 8006f82:	f890 3047 	ldrb.w	r3, [r0, #71]	; 0x47
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	d003      	beq.n	8006f92 <HAL_TIMEx_OCN_Start+0x92>
    return HAL_ERROR;
 8006f8a:	2001      	movs	r0, #1
 8006f8c:	4770      	bx	lr
  return HAL_OK;
 8006f8e:	2000      	movs	r0, #0
}
 8006f90:	4770      	bx	lr
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f92:	2302      	movs	r3, #2
 8006f94:	f880 3047 	strb.w	r3, [r0, #71]	; 0x47
 8006f98:	e7bb      	b.n	8006f12 <HAL_TIMEx_OCN_Start+0x12>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f9a:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	d1f3      	bne.n	8006f8a <HAL_TIMEx_OCN_Start+0x8a>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fa2:	2302      	movs	r3, #2
 8006fa4:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
 8006fa8:	e7b3      	b.n	8006f12 <HAL_TIMEx_OCN_Start+0x12>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006faa:	f890 3046 	ldrb.w	r3, [r0, #70]	; 0x46
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d1eb      	bne.n	8006f8a <HAL_TIMEx_OCN_Start+0x8a>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fb2:	2302      	movs	r3, #2
 8006fb4:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
 8006fb8:	e7ab      	b.n	8006f12 <HAL_TIMEx_OCN_Start+0x12>
 8006fba:	bf00      	nop
 8006fbc:	40012c00 	.word	0x40012c00
 8006fc0:	40000400 	.word	0x40000400
 8006fc4:	00010007 	.word	0x00010007

08006fc8 <HAL_TIMEx_PWMN_Start>:
 8006fc8:	f7ff bf9a 	b.w	8006f00 <HAL_TIMEx_OCN_Start>

08006fcc <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8006fcc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d03e      	beq.n	8007052 <HAL_TIMEx_MasterConfigSynchronization+0x86>
{
 8006fd4:	b470      	push	{r4, r5, r6}
  tmpcr2 = htim->Instance->CR2;
 8006fd6:	6802      	ldr	r2, [r0, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006fd8:	4d1f      	ldr	r5, [pc, #124]	; (8007058 <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006fda:	2302      	movs	r3, #2
 8006fdc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006fe0:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8006fe2:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8006fe4:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006fe6:	d028      	beq.n	800703a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006fe8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006fec:	42aa      	cmp	r2, r5
 8006fee:	d024      	beq.n	800703a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ff0:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ff2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006ff6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ffa:	4333      	orrs	r3, r6
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ffc:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8007000:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007002:	d00c      	beq.n	800701e <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8007004:	4b15      	ldr	r3, [pc, #84]	; (800705c <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 8007006:	429a      	cmp	r2, r3
 8007008:	d009      	beq.n	800701e <HAL_TIMEx_MasterConfigSynchronization+0x52>
 800700a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800700e:	429a      	cmp	r2, r3
 8007010:	d005      	beq.n	800701e <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8007012:	42aa      	cmp	r2, r5
 8007014:	d003      	beq.n	800701e <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8007016:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 800701a:	429a      	cmp	r2, r3
 800701c:	d104      	bne.n	8007028 <HAL_TIMEx_MasterConfigSynchronization+0x5c>
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800701e:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007020:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007024:	431c      	orrs	r4, r3
    htim->Instance->SMCR = tmpsmcr;
 8007026:	6094      	str	r4, [r2, #8]
  __HAL_UNLOCK(htim);
 8007028:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800702a:	2201      	movs	r2, #1
 800702c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8007030:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8007034:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 8007036:	4618      	mov	r0, r3
}
 8007038:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800703a:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800703c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007040:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8007042:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007046:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8007048:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800704c:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 800704e:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007050:	e7e5      	b.n	800701e <HAL_TIMEx_MasterConfigSynchronization+0x52>
  __HAL_LOCK(htim);
 8007052:	2002      	movs	r0, #2
}
 8007054:	4770      	bx	lr
 8007056:	bf00      	nop
 8007058:	40012c00 	.word	0x40012c00
 800705c:	40000400 	.word	0x40000400

08007060 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8007060:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8007064:	2b01      	cmp	r3, #1
 8007066:	d045      	beq.n	80070f4 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
{
 8007068:	b410      	push	{r4}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800706a:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 800706e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007072:	4602      	mov	r2, r0
 8007074:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007076:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007078:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800707a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800707e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007080:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007084:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007086:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007088:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800708c:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800708e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007090:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007094:	6b08      	ldr	r0, [r1, #48]	; 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007096:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007098:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800709c:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800709e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80070a0:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80070a4:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80070a6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80070aa:	4c13      	ldr	r4, [pc, #76]	; (80070f8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 80070ac:	42a0      	cmp	r0, r4
 80070ae:	d00b      	beq.n	80070c8 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 80070b0:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80070b4:	42a0      	cmp	r0, r4
 80070b6:	d007      	beq.n	80070c8 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
  __HAL_UNLOCK(htim);
 80070b8:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80070ba:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80070bc:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c
  return HAL_OK;
 80070c0:	4608      	mov	r0, r1
}
 80070c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070c6:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80070c8:	69cc      	ldr	r4, [r1, #28]
 80070ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80070ce:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80070d0:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 80070d2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80070d6:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80070da:	6a0c      	ldr	r4, [r1, #32]
 80070dc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80070e0:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80070e2:	6a4c      	ldr	r4, [r1, #36]	; 0x24
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80070e4:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80070e6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80070ea:	4323      	orrs	r3, r4
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80070ec:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80070f0:	430b      	orrs	r3, r1
 80070f2:	e7e1      	b.n	80070b8 <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 80070f4:	2002      	movs	r0, #2
}
 80070f6:	4770      	bx	lr
 80070f8:	40012c00 	.word	0x40012c00

080070fc <HAL_TIMEx_CommutCallback>:
 80070fc:	4770      	bx	lr
 80070fe:	bf00      	nop

08007100 <HAL_TIMEx_BreakCallback>:
 8007100:	4770      	bx	lr
 8007102:	bf00      	nop

08007104 <HAL_TIMEx_Break2Callback>:
 8007104:	4770      	bx	lr
 8007106:	bf00      	nop

08007108 <HAL_TIMEx_EncoderIndexCallback>:
 8007108:	4770      	bx	lr
 800710a:	bf00      	nop

0800710c <HAL_TIMEx_DirectionChangeCallback>:
 800710c:	4770      	bx	lr
 800710e:	bf00      	nop

08007110 <HAL_TIMEx_IndexErrorCallback>:
 8007110:	4770      	bx	lr
 8007112:	bf00      	nop

08007114 <HAL_TIMEx_TransitionErrorCallback>:
 8007114:	4770      	bx	lr
 8007116:	bf00      	nop

08007118 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007118:	b538      	push	{r3, r4, r5, lr}
 800711a:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800711c:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800711e:	6882      	ldr	r2, [r0, #8]
 8007120:	6900      	ldr	r0, [r0, #16]
 8007122:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007124:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007126:	4302      	orrs	r2, r0
 8007128:	430a      	orrs	r2, r1
 800712a:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800712c:	49a5      	ldr	r1, [pc, #660]	; (80073c4 <UART_SetConfig+0x2ac>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800712e:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007130:	4029      	ands	r1, r5
 8007132:	430a      	orrs	r2, r1
 8007134:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007136:	685a      	ldr	r2, [r3, #4]
 8007138:	68e1      	ldr	r1, [r4, #12]
 800713a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800713e:	430a      	orrs	r2, r1
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007140:	49a1      	ldr	r1, [pc, #644]	; (80073c8 <UART_SetConfig+0x2b0>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007142:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007144:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007146:	69a2      	ldr	r2, [r4, #24]
  {
    tmpreg |= huart->Init.OneBitSampling;
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007148:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800714a:	d06b      	beq.n	8007224 <UART_SetConfig+0x10c>
    tmpreg |= huart->Init.OneBitSampling;
 800714c:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800714e:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8007152:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 8007156:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007158:	430a      	orrs	r2, r1
 800715a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800715c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800715e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007160:	f022 020f 	bic.w	r2, r2, #15
 8007164:	430a      	orrs	r2, r1
 8007166:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007168:	4a98      	ldr	r2, [pc, #608]	; (80073cc <UART_SetConfig+0x2b4>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d012      	beq.n	8007194 <UART_SetConfig+0x7c>
 800716e:	4a98      	ldr	r2, [pc, #608]	; (80073d0 <UART_SetConfig+0x2b8>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d035      	beq.n	80071e0 <UART_SetConfig+0xc8>
 8007174:	4a97      	ldr	r2, [pc, #604]	; (80073d4 <UART_SetConfig+0x2bc>)
 8007176:	4293      	cmp	r3, r2
 8007178:	f000 80f8 	beq.w	800736c <UART_SetConfig+0x254>
 800717c:	4a96      	ldr	r2, [pc, #600]	; (80073d8 <UART_SetConfig+0x2c0>)
 800717e:	4293      	cmp	r3, r2
 8007180:	f000 80a4 	beq.w	80072cc <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
        break;
      default:
        pclk = 0U;
        ret = HAL_ERROR;
 8007184:	2001      	movs	r0, #1
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007186:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8007188:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->TxISR = NULL;
 800718c:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8007190:	66a2      	str	r2, [r4, #104]	; 0x68

  return ret;
}
 8007192:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007194:	4b91      	ldr	r3, [pc, #580]	; (80073dc <UART_SetConfig+0x2c4>)
 8007196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800719a:	f003 0303 	and.w	r3, r3, #3
 800719e:	3b01      	subs	r3, #1
 80071a0:	2b02      	cmp	r3, #2
 80071a2:	f240 808d 	bls.w	80072c0 <UART_SetConfig+0x1a8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071a6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80071aa:	f000 80fc 	beq.w	80073a6 <UART_SetConfig+0x28e>
        pclk = HAL_RCC_GetPCLK2Freq();
 80071ae:	f7fe fcf5 	bl	8005b9c <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80071b2:	2800      	cmp	r0, #0
 80071b4:	d054      	beq.n	8007260 <UART_SetConfig+0x148>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071b6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80071b8:	6862      	ldr	r2, [r4, #4]
 80071ba:	4b89      	ldr	r3, [pc, #548]	; (80073e0 <UART_SetConfig+0x2c8>)
 80071bc:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80071c0:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071c4:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071c8:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80071cc:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071d0:	f1a3 0210 	sub.w	r2, r3, #16
 80071d4:	428a      	cmp	r2, r1
 80071d6:	d8d5      	bhi.n	8007184 <UART_SetConfig+0x6c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80071d8:	6822      	ldr	r2, [r4, #0]
 80071da:	2000      	movs	r0, #0
 80071dc:	60d3      	str	r3, [r2, #12]
 80071de:	e7d2      	b.n	8007186 <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80071e0:	4b7e      	ldr	r3, [pc, #504]	; (80073dc <UART_SetConfig+0x2c4>)
 80071e2:	4a80      	ldr	r2, [pc, #512]	; (80073e4 <UART_SetConfig+0x2cc>)
 80071e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071e8:	f003 030c 	and.w	r3, r3, #12
 80071ec:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071ee:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80071f2:	d07d      	beq.n	80072f0 <UART_SetConfig+0x1d8>
    switch (clocksource)
 80071f4:	2b08      	cmp	r3, #8
 80071f6:	d8c5      	bhi.n	8007184 <UART_SetConfig+0x6c>
 80071f8:	a201      	add	r2, pc, #4	; (adr r2, 8007200 <UART_SetConfig+0xe8>)
 80071fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071fe:	bf00      	nop
 8007200:	08007327 	.word	0x08007327
 8007204:	080071af 	.word	0x080071af
 8007208:	080073a3 	.word	0x080073a3
 800720c:	08007185 	.word	0x08007185
 8007210:	080072eb 	.word	0x080072eb
 8007214:	08007185 	.word	0x08007185
 8007218:	08007185 	.word	0x08007185
 800721c:	08007185 	.word	0x08007185
 8007220:	08007393 	.word	0x08007393
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007224:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8007228:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 800722c:	430a      	orrs	r2, r1
 800722e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007230:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007232:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007234:	4869      	ldr	r0, [pc, #420]	; (80073dc <UART_SetConfig+0x2c4>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007236:	f022 020f 	bic.w	r2, r2, #15
 800723a:	430a      	orrs	r2, r1
 800723c:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800723e:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8007242:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007246:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800724a:	f000 80a8 	beq.w	800739e <UART_SetConfig+0x286>
 800724e:	d809      	bhi.n	8007264 <UART_SetConfig+0x14c>
 8007250:	2b00      	cmp	r3, #0
 8007252:	d038      	beq.n	80072c6 <UART_SetConfig+0x1ae>
 8007254:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007258:	d194      	bne.n	8007184 <UART_SetConfig+0x6c>
        pclk = HAL_RCC_GetSysClockFreq();
 800725a:	f7fe fb43 	bl	80058e4 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 800725e:	b930      	cbnz	r0, 800726e <UART_SetConfig+0x156>
 8007260:	2000      	movs	r0, #0
 8007262:	e790      	b.n	8007186 <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007264:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007268:	d18c      	bne.n	8007184 <UART_SetConfig+0x6c>
        pclk = (uint32_t) LSE_VALUE;
 800726a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800726e:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007270:	4b5b      	ldr	r3, [pc, #364]	; (80073e0 <UART_SetConfig+0x2c8>)
 8007272:	6a62      	ldr	r2, [r4, #36]	; 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007274:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007278:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800727c:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007280:	4299      	cmp	r1, r3
 8007282:	f63f af7f 	bhi.w	8007184 <UART_SetConfig+0x6c>
 8007286:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800728a:	f63f af7b 	bhi.w	8007184 <UART_SetConfig+0x6c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800728e:	2300      	movs	r3, #0
 8007290:	4619      	mov	r1, r3
 8007292:	f7f9 fd01 	bl	8000c98 <__aeabi_uldivmod>
 8007296:	0209      	lsls	r1, r1, #8
 8007298:	0203      	lsls	r3, r0, #8
 800729a:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800729e:	0868      	lsrs	r0, r5, #1
 80072a0:	1818      	adds	r0, r3, r0
 80072a2:	462a      	mov	r2, r5
 80072a4:	f04f 0300 	mov.w	r3, #0
 80072a8:	f141 0100 	adc.w	r1, r1, #0
 80072ac:	f7f9 fcf4 	bl	8000c98 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80072b0:	4a4d      	ldr	r2, [pc, #308]	; (80073e8 <UART_SetConfig+0x2d0>)
 80072b2:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 80072b6:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80072b8:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80072ba:	f63f af63 	bhi.w	8007184 <UART_SetConfig+0x6c>
 80072be:	e78b      	b.n	80071d8 <UART_SetConfig+0xc0>
 80072c0:	4a4a      	ldr	r2, [pc, #296]	; (80073ec <UART_SetConfig+0x2d4>)
 80072c2:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 80072c4:	e793      	b.n	80071ee <UART_SetConfig+0xd6>
        pclk = HAL_RCC_GetPCLK1Freq();
 80072c6:	f7fe fc57 	bl	8005b78 <HAL_RCC_GetPCLK1Freq>
        break;
 80072ca:	e7c8      	b.n	800725e <UART_SetConfig+0x146>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80072cc:	4b43      	ldr	r3, [pc, #268]	; (80073dc <UART_SetConfig+0x2c4>)
 80072ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072d2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80072d6:	2b80      	cmp	r3, #128	; 0x80
 80072d8:	d06d      	beq.n	80073b6 <UART_SetConfig+0x29e>
 80072da:	d85d      	bhi.n	8007398 <UART_SetConfig+0x280>
 80072dc:	b303      	cbz	r3, 8007320 <UART_SetConfig+0x208>
 80072de:	2b40      	cmp	r3, #64	; 0x40
 80072e0:	f47f af50 	bne.w	8007184 <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072e4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80072e8:	d020      	beq.n	800732c <UART_SetConfig+0x214>
        pclk = HAL_RCC_GetSysClockFreq();
 80072ea:	f7fe fafb 	bl	80058e4 <HAL_RCC_GetSysClockFreq>
        break;
 80072ee:	e760      	b.n	80071b2 <UART_SetConfig+0x9a>
    switch (clocksource)
 80072f0:	2b08      	cmp	r3, #8
 80072f2:	f63f af47 	bhi.w	8007184 <UART_SetConfig+0x6c>
 80072f6:	a201      	add	r2, pc, #4	; (adr r2, 80072fc <UART_SetConfig+0x1e4>)
 80072f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072fc:	080073ad 	.word	0x080073ad
 8007300:	080073a7 	.word	0x080073a7
 8007304:	080073b3 	.word	0x080073b3
 8007308:	08007185 	.word	0x08007185
 800730c:	0800732d 	.word	0x0800732d
 8007310:	08007185 	.word	0x08007185
 8007314:	08007185 	.word	0x08007185
 8007318:	08007185 	.word	0x08007185
 800731c:	08007337 	.word	0x08007337
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007320:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007324:	d042      	beq.n	80073ac <UART_SetConfig+0x294>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007326:	f7fe fc27 	bl	8005b78 <HAL_RCC_GetPCLK1Freq>
        break;
 800732a:	e742      	b.n	80071b2 <UART_SetConfig+0x9a>
        pclk = HAL_RCC_GetSysClockFreq();
 800732c:	f7fe fada 	bl	80058e4 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8007330:	2800      	cmp	r0, #0
 8007332:	d095      	beq.n	8007260 <UART_SetConfig+0x148>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007334:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007336:	6862      	ldr	r2, [r4, #4]
 8007338:	4b29      	ldr	r3, [pc, #164]	; (80073e0 <UART_SetConfig+0x2c8>)
 800733a:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800733e:	fbb0 f0f1 	udiv	r0, r0, r1
 8007342:	0853      	lsrs	r3, r2, #1
 8007344:	eb03 0040 	add.w	r0, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007348:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800734c:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007350:	f1a0 0210 	sub.w	r2, r0, #16
 8007354:	429a      	cmp	r2, r3
 8007356:	f63f af15 	bhi.w	8007184 <UART_SetConfig+0x6c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800735a:	f020 030f 	bic.w	r3, r0, #15
        huart->Instance->BRR = brrtemp;
 800735e:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007360:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007362:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 8007366:	4318      	orrs	r0, r3
 8007368:	60d0      	str	r0, [r2, #12]
 800736a:	e779      	b.n	8007260 <UART_SetConfig+0x148>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800736c:	4b1b      	ldr	r3, [pc, #108]	; (80073dc <UART_SetConfig+0x2c4>)
 800736e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007372:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007376:	2b20      	cmp	r3, #32
 8007378:	d01d      	beq.n	80073b6 <UART_SetConfig+0x29e>
 800737a:	d804      	bhi.n	8007386 <UART_SetConfig+0x26e>
 800737c:	2b00      	cmp	r3, #0
 800737e:	d0cf      	beq.n	8007320 <UART_SetConfig+0x208>
 8007380:	2b10      	cmp	r3, #16
 8007382:	d0af      	beq.n	80072e4 <UART_SetConfig+0x1cc>
 8007384:	e6fe      	b.n	8007184 <UART_SetConfig+0x6c>
 8007386:	2b30      	cmp	r3, #48	; 0x30
 8007388:	f47f aefc 	bne.w	8007184 <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800738c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007390:	d0d1      	beq.n	8007336 <UART_SetConfig+0x21e>
    switch (clocksource)
 8007392:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007396:	e70f      	b.n	80071b8 <UART_SetConfig+0xa0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007398:	2bc0      	cmp	r3, #192	; 0xc0
 800739a:	d0f7      	beq.n	800738c <UART_SetConfig+0x274>
 800739c:	e6f2      	b.n	8007184 <UART_SetConfig+0x6c>
 800739e:	4814      	ldr	r0, [pc, #80]	; (80073f0 <UART_SetConfig+0x2d8>)
 80073a0:	e765      	b.n	800726e <UART_SetConfig+0x156>
        pclk = (uint32_t) HSI_VALUE;
 80073a2:	4813      	ldr	r0, [pc, #76]	; (80073f0 <UART_SetConfig+0x2d8>)
 80073a4:	e708      	b.n	80071b8 <UART_SetConfig+0xa0>
        pclk = HAL_RCC_GetPCLK2Freq();
 80073a6:	f7fe fbf9 	bl	8005b9c <HAL_RCC_GetPCLK2Freq>
        break;
 80073aa:	e7c1      	b.n	8007330 <UART_SetConfig+0x218>
        pclk = HAL_RCC_GetPCLK1Freq();
 80073ac:	f7fe fbe4 	bl	8005b78 <HAL_RCC_GetPCLK1Freq>
        break;
 80073b0:	e7be      	b.n	8007330 <UART_SetConfig+0x218>
        pclk = (uint32_t) HSI_VALUE;
 80073b2:	480f      	ldr	r0, [pc, #60]	; (80073f0 <UART_SetConfig+0x2d8>)
 80073b4:	e7bf      	b.n	8007336 <UART_SetConfig+0x21e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073b6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 80073ba:	480d      	ldr	r0, [pc, #52]	; (80073f0 <UART_SetConfig+0x2d8>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073bc:	f47f aefc 	bne.w	80071b8 <UART_SetConfig+0xa0>
 80073c0:	e7b9      	b.n	8007336 <UART_SetConfig+0x21e>
 80073c2:	bf00      	nop
 80073c4:	cfff69f3 	.word	0xcfff69f3
 80073c8:	40008000 	.word	0x40008000
 80073cc:	40013800 	.word	0x40013800
 80073d0:	40004400 	.word	0x40004400
 80073d4:	40004800 	.word	0x40004800
 80073d8:	40004c00 	.word	0x40004c00
 80073dc:	40021000 	.word	0x40021000
 80073e0:	0800b494 	.word	0x0800b494
 80073e4:	0800b484 	.word	0x0800b484
 80073e8:	000ffcff 	.word	0x000ffcff
 80073ec:	0800b480 	.word	0x0800b480
 80073f0:	00f42400 	.word	0x00f42400

080073f4 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80073f4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80073f6:	07da      	lsls	r2, r3, #31
{
 80073f8:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80073fa:	d506      	bpl.n	800740a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80073fc:	6801      	ldr	r1, [r0, #0]
 80073fe:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8007400:	684a      	ldr	r2, [r1, #4]
 8007402:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8007406:	4322      	orrs	r2, r4
 8007408:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800740a:	079c      	lsls	r4, r3, #30
 800740c:	d506      	bpl.n	800741c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800740e:	6801      	ldr	r1, [r0, #0]
 8007410:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8007412:	684a      	ldr	r2, [r1, #4]
 8007414:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007418:	4322      	orrs	r2, r4
 800741a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800741c:	0759      	lsls	r1, r3, #29
 800741e:	d506      	bpl.n	800742e <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007420:	6801      	ldr	r1, [r0, #0]
 8007422:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8007424:	684a      	ldr	r2, [r1, #4]
 8007426:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800742a:	4322      	orrs	r2, r4
 800742c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800742e:	071a      	lsls	r2, r3, #28
 8007430:	d506      	bpl.n	8007440 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007432:	6801      	ldr	r1, [r0, #0]
 8007434:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8007436:	684a      	ldr	r2, [r1, #4]
 8007438:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800743c:	4322      	orrs	r2, r4
 800743e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007440:	06dc      	lsls	r4, r3, #27
 8007442:	d506      	bpl.n	8007452 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007444:	6801      	ldr	r1, [r0, #0]
 8007446:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8007448:	688a      	ldr	r2, [r1, #8]
 800744a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800744e:	4322      	orrs	r2, r4
 8007450:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007452:	0699      	lsls	r1, r3, #26
 8007454:	d506      	bpl.n	8007464 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007456:	6801      	ldr	r1, [r0, #0]
 8007458:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800745a:	688a      	ldr	r2, [r1, #8]
 800745c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007460:	4322      	orrs	r2, r4
 8007462:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007464:	065a      	lsls	r2, r3, #25
 8007466:	d509      	bpl.n	800747c <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007468:	6801      	ldr	r1, [r0, #0]
 800746a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800746c:	684a      	ldr	r2, [r1, #4]
 800746e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8007472:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007474:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007478:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800747a:	d00b      	beq.n	8007494 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800747c:	061b      	lsls	r3, r3, #24
 800747e:	d506      	bpl.n	800748e <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007480:	6802      	ldr	r2, [r0, #0]
 8007482:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8007484:	6853      	ldr	r3, [r2, #4]
 8007486:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800748a:	430b      	orrs	r3, r1
 800748c:	6053      	str	r3, [r2, #4]
  }
}
 800748e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007492:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007494:	684a      	ldr	r2, [r1, #4]
 8007496:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8007498:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800749c:	4322      	orrs	r2, r4
 800749e:	604a      	str	r2, [r1, #4]
 80074a0:	e7ec      	b.n	800747c <UART_AdvFeatureConfig+0x88>
 80074a2:	bf00      	nop

080074a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80074a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074ac:	6805      	ldr	r5, [r0, #0]
{
 80074ae:	4681      	mov	r9, r0
 80074b0:	460f      	mov	r7, r1
 80074b2:	4616      	mov	r6, r2
 80074b4:	469a      	mov	sl, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074b6:	e002      	b.n	80074be <UART_WaitOnFlagUntilTimeout+0x1a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074b8:	f1b8 3fff 	cmp.w	r8, #4294967295
 80074bc:	d10c      	bne.n	80074d8 <UART_WaitOnFlagUntilTimeout+0x34>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074be:	69ec      	ldr	r4, [r5, #28]
 80074c0:	ea37 0304 	bics.w	r3, r7, r4
 80074c4:	bf0c      	ite	eq
 80074c6:	f04f 0c01 	moveq.w	ip, #1
 80074ca:	f04f 0c00 	movne.w	ip, #0
 80074ce:	45b4      	cmp	ip, r6
 80074d0:	d0f2      	beq.n	80074b8 <UART_WaitOnFlagUntilTimeout+0x14>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 80074d2:	2000      	movs	r0, #0
}
 80074d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074d8:	f7fc fad0 	bl	8003a7c <HAL_GetTick>
 80074dc:	eba0 000a 	sub.w	r0, r0, sl
 80074e0:	4540      	cmp	r0, r8
 80074e2:	d82d      	bhi.n	8007540 <UART_WaitOnFlagUntilTimeout+0x9c>
 80074e4:	f1b8 0f00 	cmp.w	r8, #0
 80074e8:	d02a      	beq.n	8007540 <UART_WaitOnFlagUntilTimeout+0x9c>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80074ea:	f8d9 5000 	ldr.w	r5, [r9]
 80074ee:	682b      	ldr	r3, [r5, #0]
 80074f0:	0759      	lsls	r1, r3, #29
 80074f2:	462a      	mov	r2, r5
 80074f4:	d5e3      	bpl.n	80074be <UART_WaitOnFlagUntilTimeout+0x1a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80074f6:	69eb      	ldr	r3, [r5, #28]
 80074f8:	051b      	lsls	r3, r3, #20
 80074fa:	d5e0      	bpl.n	80074be <UART_WaitOnFlagUntilTimeout+0x1a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007500:	622b      	str	r3, [r5, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007502:	e852 3f00 	ldrex	r3, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007506:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800750a:	e842 3100 	strex	r1, r3, [r2]
 800750e:	2900      	cmp	r1, #0
 8007510:	d1f7      	bne.n	8007502 <UART_WaitOnFlagUntilTimeout+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007512:	f102 0308 	add.w	r3, r2, #8
 8007516:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800751a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800751e:	f102 0008 	add.w	r0, r2, #8
 8007522:	e840 3100 	strex	r1, r3, [r0]
 8007526:	2900      	cmp	r1, #0
 8007528:	d1f3      	bne.n	8007512 <UART_WaitOnFlagUntilTimeout+0x6e>
          huart->gState = HAL_UART_STATE_READY;
 800752a:	2320      	movs	r3, #32
 800752c:	f8c9 3084 	str.w	r3, [r9, #132]	; 0x84
          __HAL_UNLOCK(huart);
 8007530:	f889 1080 	strb.w	r1, [r9, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8007534:	f8c9 3088 	str.w	r3, [r9, #136]	; 0x88
          return HAL_TIMEOUT;
 8007538:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800753a:	f8c9 308c 	str.w	r3, [r9, #140]	; 0x8c
          return HAL_TIMEOUT;
 800753e:	e7c9      	b.n	80074d4 <UART_WaitOnFlagUntilTimeout+0x30>
 8007540:	f8d9 2000 	ldr.w	r2, [r9]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007544:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007548:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800754c:	e842 3100 	strex	r1, r3, [r2]
 8007550:	2900      	cmp	r1, #0
 8007552:	d1f7      	bne.n	8007544 <UART_WaitOnFlagUntilTimeout+0xa0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007554:	f102 0308 	add.w	r3, r2, #8
 8007558:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800755c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007560:	f102 0008 	add.w	r0, r2, #8
 8007564:	e840 3100 	strex	r1, r3, [r0]
 8007568:	2900      	cmp	r1, #0
 800756a:	d1f3      	bne.n	8007554 <UART_WaitOnFlagUntilTimeout+0xb0>
        huart->gState = HAL_UART_STATE_READY;
 800756c:	2320      	movs	r3, #32
 800756e:	f8c9 3084 	str.w	r3, [r9, #132]	; 0x84
        __HAL_UNLOCK(huart);
 8007572:	f889 1080 	strb.w	r1, [r9, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8007576:	f8c9 3088 	str.w	r3, [r9, #136]	; 0x88
        return HAL_TIMEOUT;
 800757a:	2003      	movs	r0, #3
 800757c:	e7aa      	b.n	80074d4 <UART_WaitOnFlagUntilTimeout+0x30>
 800757e:	bf00      	nop

08007580 <HAL_UART_Transmit>:
{
 8007580:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007584:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8007586:	f8d0 0084 	ldr.w	r0, [r0, #132]	; 0x84
 800758a:	2820      	cmp	r0, #32
{
 800758c:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 800758e:	d14a      	bne.n	8007626 <HAL_UART_Transmit+0xa6>
    if ((pData == NULL) || (Size == 0U))
 8007590:	460d      	mov	r5, r1
 8007592:	2900      	cmp	r1, #0
 8007594:	d043      	beq.n	800761e <HAL_UART_Transmit+0x9e>
 8007596:	4617      	mov	r7, r2
 8007598:	2a00      	cmp	r2, #0
 800759a:	d040      	beq.n	800761e <HAL_UART_Transmit+0x9e>
 800759c:	461e      	mov	r6, r3
    __HAL_LOCK(huart);
 800759e:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 80075a2:	2b01      	cmp	r3, #1
 80075a4:	d03f      	beq.n	8007626 <HAL_UART_Transmit+0xa6>
 80075a6:	2301      	movs	r3, #1
 80075a8:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075ac:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80075b0:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075b2:	f8c4 908c 	str.w	r9, [r4, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80075b6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    tickstart = HAL_GetTick();
 80075ba:	f7fc fa5f 	bl	8003a7c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075be:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 80075c0:	f8a4 7054 	strh.w	r7, [r4, #84]	; 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferCount = Size;
 80075c8:	f8a4 7056 	strh.w	r7, [r4, #86]	; 0x56
    tickstart = HAL_GetTick();
 80075cc:	4680      	mov	r8, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075ce:	d02e      	beq.n	800762e <HAL_UART_Transmit+0xae>
    while (huart->TxXferCount > 0U)
 80075d0:	f8b4 3056 	ldrh.w	r3, [r4, #86]	; 0x56
    __HAL_UNLOCK(huart);
 80075d4:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 80075d6:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 80075d8:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
    while (huart->TxXferCount > 0U)
 80075dc:	b973      	cbnz	r3, 80075fc <HAL_UART_Transmit+0x7c>
 80075de:	e030      	b.n	8007642 <HAL_UART_Transmit+0xc2>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80075e0:	6823      	ldr	r3, [r4, #0]
 80075e2:	f815 2b01 	ldrb.w	r2, [r5], #1
 80075e6:	629a      	str	r2, [r3, #40]	; 0x28
      huart->TxXferCount--;
 80075e8:	f8b4 2056 	ldrh.w	r2, [r4, #86]	; 0x56
 80075ec:	3a01      	subs	r2, #1
 80075ee:	b292      	uxth	r2, r2
 80075f0:	f8a4 2056 	strh.w	r2, [r4, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80075f4:	f8b4 2056 	ldrh.w	r2, [r4, #86]	; 0x56
 80075f8:	b292      	uxth	r2, r2
 80075fa:	b312      	cbz	r2, 8007642 <HAL_UART_Transmit+0xc2>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80075fc:	9600      	str	r6, [sp, #0]
 80075fe:	4643      	mov	r3, r8
 8007600:	2200      	movs	r2, #0
 8007602:	2180      	movs	r1, #128	; 0x80
 8007604:	4620      	mov	r0, r4
 8007606:	f7ff ff4d 	bl	80074a4 <UART_WaitOnFlagUntilTimeout>
 800760a:	b9b0      	cbnz	r0, 800763a <HAL_UART_Transmit+0xba>
      if (pdata8bits == NULL)
 800760c:	2d00      	cmp	r5, #0
 800760e:	d1e7      	bne.n	80075e0 <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007610:	f839 3b02 	ldrh.w	r3, [r9], #2
 8007614:	6822      	ldr	r2, [r4, #0]
 8007616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800761a:	6293      	str	r3, [r2, #40]	; 0x28
        pdata16bits++;
 800761c:	e7e4      	b.n	80075e8 <HAL_UART_Transmit+0x68>
      return  HAL_ERROR;
 800761e:	2001      	movs	r0, #1
}
 8007620:	b003      	add	sp, #12
 8007622:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8007626:	2002      	movs	r0, #2
}
 8007628:	b003      	add	sp, #12
 800762a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800762e:	6923      	ldr	r3, [r4, #16]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d1cd      	bne.n	80075d0 <HAL_UART_Transmit+0x50>
 8007634:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 8007636:	461d      	mov	r5, r3
 8007638:	e7ca      	b.n	80075d0 <HAL_UART_Transmit+0x50>
        return HAL_TIMEOUT;
 800763a:	2003      	movs	r0, #3
}
 800763c:	b003      	add	sp, #12
 800763e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007642:	9600      	str	r6, [sp, #0]
 8007644:	4643      	mov	r3, r8
 8007646:	2200      	movs	r2, #0
 8007648:	2140      	movs	r1, #64	; 0x40
 800764a:	4620      	mov	r0, r4
 800764c:	f7ff ff2a 	bl	80074a4 <UART_WaitOnFlagUntilTimeout>
 8007650:	2800      	cmp	r0, #0
 8007652:	d1f2      	bne.n	800763a <HAL_UART_Transmit+0xba>
    huart->gState = HAL_UART_STATE_READY;
 8007654:	2320      	movs	r3, #32
 8007656:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    return HAL_OK;
 800765a:	e7e1      	b.n	8007620 <HAL_UART_Transmit+0xa0>

0800765c <UART_CheckIdleState>:
{
 800765c:	b570      	push	{r4, r5, r6, lr}
 800765e:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007660:	2600      	movs	r6, #0
{
 8007662:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007664:	f8c0 608c 	str.w	r6, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 8007668:	f7fc fa08 	bl	8003a7c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800766c:	6823      	ldr	r3, [r4, #0]
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 8007672:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007674:	d40e      	bmi.n	8007694 <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	075b      	lsls	r3, r3, #29
 800767a:	d41a      	bmi.n	80076b2 <UART_CheckIdleState+0x56>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800767c:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800767e:	2220      	movs	r2, #32
  return HAL_OK;
 8007680:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8007682:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8007686:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800768a:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800768e:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8007690:	b002      	add	sp, #8
 8007692:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007694:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007698:	9300      	str	r3, [sp, #0]
 800769a:	4632      	mov	r2, r6
 800769c:	4603      	mov	r3, r0
 800769e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80076a2:	4620      	mov	r0, r4
 80076a4:	f7ff fefe 	bl	80074a4 <UART_WaitOnFlagUntilTimeout>
 80076a8:	b978      	cbnz	r0, 80076ca <UART_CheckIdleState+0x6e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80076aa:	6823      	ldr	r3, [r4, #0]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	075b      	lsls	r3, r3, #29
 80076b0:	d5e4      	bpl.n	800767c <UART_CheckIdleState+0x20>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076b2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80076b6:	9300      	str	r3, [sp, #0]
 80076b8:	2200      	movs	r2, #0
 80076ba:	462b      	mov	r3, r5
 80076bc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80076c0:	4620      	mov	r0, r4
 80076c2:	f7ff feef 	bl	80074a4 <UART_WaitOnFlagUntilTimeout>
 80076c6:	2800      	cmp	r0, #0
 80076c8:	d0d8      	beq.n	800767c <UART_CheckIdleState+0x20>
      return HAL_TIMEOUT;
 80076ca:	2003      	movs	r0, #3
}
 80076cc:	b002      	add	sp, #8
 80076ce:	bd70      	pop	{r4, r5, r6, pc}

080076d0 <HAL_UART_Init>:
  if (huart == NULL)
 80076d0:	b380      	cbz	r0, 8007734 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 80076d2:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 80076d6:	b510      	push	{r4, lr}
 80076d8:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80076da:	b333      	cbz	r3, 800772a <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 80076dc:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80076de:	2324      	movs	r3, #36	; 0x24
 80076e0:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 80076e4:	6813      	ldr	r3, [r2, #0]
 80076e6:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 80076ea:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80076ec:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80076ee:	f7ff fd13 	bl	8007118 <UART_SetConfig>
 80076f2:	2801      	cmp	r0, #1
 80076f4:	d017      	beq.n	8007726 <HAL_UART_Init+0x56>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80076f6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80076f8:	b98b      	cbnz	r3, 800771e <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80076fa:	6823      	ldr	r3, [r4, #0]
 80076fc:	685a      	ldr	r2, [r3, #4]
 80076fe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007702:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007704:	689a      	ldr	r2, [r3, #8]
 8007706:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800770a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8007712:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8007714:	601a      	str	r2, [r3, #0]
}
 8007716:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 800771a:	f7ff bf9f 	b.w	800765c <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 800771e:	4620      	mov	r0, r4
 8007720:	f7ff fe68 	bl	80073f4 <UART_AdvFeatureConfig>
 8007724:	e7e9      	b.n	80076fa <HAL_UART_Init+0x2a>
}
 8007726:	2001      	movs	r0, #1
 8007728:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800772a:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 800772e:	f7fc f863 	bl	80037f8 <HAL_UART_MspInit>
 8007732:	e7d3      	b.n	80076dc <HAL_UART_Init+0xc>
}
 8007734:	2001      	movs	r0, #1
 8007736:	4770      	bx	lr

08007738 <UARTEx_SetNbDataToProcess.part.0>:
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007738:	6803      	ldr	r3, [r0, #0]
 800773a:	6899      	ldr	r1, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800773c:	689b      	ldr	r3, [r3, #8]
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
 800773e:	b430      	push	{r4, r5}
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007740:	ea4f 7c53 	mov.w	ip, r3, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007744:	4d0a      	ldr	r5, [pc, #40]	; (8007770 <UARTEx_SetNbDataToProcess.part.0+0x38>)
                               (uint16_t)denominator[tx_fifo_threshold];
 8007746:	4c0b      	ldr	r4, [pc, #44]	; (8007774 <UARTEx_SetNbDataToProcess.part.0+0x3c>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007748:	f815 200c 	ldrb.w	r2, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800774c:	f3c1 6142 	ubfx	r1, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007750:	00d2      	lsls	r2, r2, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007752:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007754:	f814 500c 	ldrb.w	r5, [r4, ip]
                               (uint16_t)denominator[rx_fifo_threshold];
 8007758:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800775a:	fbb2 f2f5 	udiv	r2, r2, r5
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800775e:	00db      	lsls	r3, r3, #3
  }
}
 8007760:	bc30      	pop	{r4, r5}
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007762:	fbb3 f3f1 	udiv	r3, r3, r1
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007766:	f8a0 206a 	strh.w	r2, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800776a:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
}
 800776e:	4770      	bx	lr
 8007770:	0800b4b4 	.word	0x0800b4b4
 8007774:	0800b4ac 	.word	0x0800b4ac

08007778 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8007778:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800777c:	2b01      	cmp	r3, #1
 800777e:	d017      	beq.n	80077b0 <HAL_UARTEx_DisableFifoMode+0x38>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007780:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007782:	2324      	movs	r3, #36	; 0x24
{
 8007784:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 8007786:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800778a:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800778c:	6814      	ldr	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800778e:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8007790:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007794:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 8007798:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800779a:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800779c:	6011      	str	r1, [r2, #0]
  __HAL_UNLOCK(huart);
 800779e:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 80077a2:	2220      	movs	r2, #32
 80077a4:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
}
 80077a8:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 80077ac:	4618      	mov	r0, r3
}
 80077ae:	4770      	bx	lr
  __HAL_LOCK(huart);
 80077b0:	2002      	movs	r0, #2
}
 80077b2:	4770      	bx	lr

080077b4 <HAL_UARTEx_SetTxFifoThreshold>:
{
 80077b4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80077b6:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 80077ba:	2b01      	cmp	r3, #1
 80077bc:	d022      	beq.n	8007804 <HAL_UARTEx_SetTxFifoThreshold+0x50>
 80077be:	2201      	movs	r2, #1
 80077c0:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80077c4:	6803      	ldr	r3, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80077c6:	2224      	movs	r2, #36	; 0x24
 80077c8:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80077cc:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80077ce:	681a      	ldr	r2, [r3, #0]
 80077d0:	f022 0201 	bic.w	r2, r2, #1
 80077d4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80077d6:	689a      	ldr	r2, [r3, #8]
 80077d8:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 80077dc:	4311      	orrs	r1, r2
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80077de:	6e42      	ldr	r2, [r0, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80077e0:	6099      	str	r1, [r3, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80077e2:	4604      	mov	r4, r0
 80077e4:	b152      	cbz	r2, 80077fc <HAL_UARTEx_SetTxFifoThreshold+0x48>
 80077e6:	f7ff ffa7 	bl	8007738 <UARTEx_SetNbDataToProcess.part.0>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80077ea:	6803      	ldr	r3, [r0, #0]
 80077ec:	601d      	str	r5, [r3, #0]
  __HAL_UNLOCK(huart);
 80077ee:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80077f0:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 80077f2:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 80077f6:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
}
 80077fa:	bd38      	pop	{r3, r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 80077fc:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8007800:	6682      	str	r2, [r0, #104]	; 0x68
 8007802:	e7f3      	b.n	80077ec <HAL_UARTEx_SetTxFifoThreshold+0x38>
  __HAL_LOCK(huart);
 8007804:	2002      	movs	r0, #2
}
 8007806:	bd38      	pop	{r3, r4, r5, pc}

08007808 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8007808:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800780a:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800780e:	2b01      	cmp	r3, #1
 8007810:	d022      	beq.n	8007858 <HAL_UARTEx_SetRxFifoThreshold+0x50>
 8007812:	2201      	movs	r2, #1
 8007814:	f880 2080 	strb.w	r2, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007818:	6803      	ldr	r3, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800781a:	2224      	movs	r2, #36	; 0x24
 800781c:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007820:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8007822:	681a      	ldr	r2, [r3, #0]
 8007824:	f022 0201 	bic.w	r2, r2, #1
 8007828:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800782a:	689a      	ldr	r2, [r3, #8]
 800782c:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
 8007830:	4311      	orrs	r1, r2
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007832:	6e42      	ldr	r2, [r0, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007834:	6099      	str	r1, [r3, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007836:	4604      	mov	r4, r0
 8007838:	b152      	cbz	r2, 8007850 <HAL_UARTEx_SetRxFifoThreshold+0x48>
 800783a:	f7ff ff7d 	bl	8007738 <UARTEx_SetNbDataToProcess.part.0>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800783e:	6803      	ldr	r3, [r0, #0]
 8007840:	601d      	str	r5, [r3, #0]
  __HAL_UNLOCK(huart);
 8007842:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8007844:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 8007846:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 800784a:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
}
 800784e:	bd38      	pop	{r3, r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 8007850:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8007854:	6682      	str	r2, [r0, #104]	; 0x68
 8007856:	e7f3      	b.n	8007840 <HAL_UARTEx_SetRxFifoThreshold+0x38>
  __HAL_LOCK(huart);
 8007858:	2002      	movs	r0, #2
}
 800785a:	bd38      	pop	{r3, r4, r5, pc}

0800785c <__errno>:
 800785c:	4b01      	ldr	r3, [pc, #4]	; (8007864 <__errno+0x8>)
 800785e:	6818      	ldr	r0, [r3, #0]
 8007860:	4770      	bx	lr
 8007862:	bf00      	nop
 8007864:	2000002c 	.word	0x2000002c

08007868 <__libc_init_array>:
 8007868:	b570      	push	{r4, r5, r6, lr}
 800786a:	4d0d      	ldr	r5, [pc, #52]	; (80078a0 <__libc_init_array+0x38>)
 800786c:	4c0d      	ldr	r4, [pc, #52]	; (80078a4 <__libc_init_array+0x3c>)
 800786e:	1b64      	subs	r4, r4, r5
 8007870:	10a4      	asrs	r4, r4, #2
 8007872:	2600      	movs	r6, #0
 8007874:	42a6      	cmp	r6, r4
 8007876:	d109      	bne.n	800788c <__libc_init_array+0x24>
 8007878:	4d0b      	ldr	r5, [pc, #44]	; (80078a8 <__libc_init_array+0x40>)
 800787a:	4c0c      	ldr	r4, [pc, #48]	; (80078ac <__libc_init_array+0x44>)
 800787c:	f003 fd68 	bl	800b350 <_init>
 8007880:	1b64      	subs	r4, r4, r5
 8007882:	10a4      	asrs	r4, r4, #2
 8007884:	2600      	movs	r6, #0
 8007886:	42a6      	cmp	r6, r4
 8007888:	d105      	bne.n	8007896 <__libc_init_array+0x2e>
 800788a:	bd70      	pop	{r4, r5, r6, pc}
 800788c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007890:	4798      	blx	r3
 8007892:	3601      	adds	r6, #1
 8007894:	e7ee      	b.n	8007874 <__libc_init_array+0xc>
 8007896:	f855 3b04 	ldr.w	r3, [r5], #4
 800789a:	4798      	blx	r3
 800789c:	3601      	adds	r6, #1
 800789e:	e7f2      	b.n	8007886 <__libc_init_array+0x1e>
 80078a0:	0800bc74 	.word	0x0800bc74
 80078a4:	0800bc74 	.word	0x0800bc74
 80078a8:	0800bc74 	.word	0x0800bc74
 80078ac:	0800bc78 	.word	0x0800bc78

080078b0 <memset>:
 80078b0:	4402      	add	r2, r0
 80078b2:	4603      	mov	r3, r0
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d100      	bne.n	80078ba <memset+0xa>
 80078b8:	4770      	bx	lr
 80078ba:	f803 1b01 	strb.w	r1, [r3], #1
 80078be:	e7f9      	b.n	80078b4 <memset+0x4>

080078c0 <__cvt>:
 80078c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80078c4:	ec55 4b10 	vmov	r4, r5, d0
 80078c8:	2d00      	cmp	r5, #0
 80078ca:	460e      	mov	r6, r1
 80078cc:	4619      	mov	r1, r3
 80078ce:	462b      	mov	r3, r5
 80078d0:	bfbb      	ittet	lt
 80078d2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80078d6:	461d      	movlt	r5, r3
 80078d8:	2300      	movge	r3, #0
 80078da:	232d      	movlt	r3, #45	; 0x2d
 80078dc:	700b      	strb	r3, [r1, #0]
 80078de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078e0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80078e4:	4691      	mov	r9, r2
 80078e6:	f023 0820 	bic.w	r8, r3, #32
 80078ea:	bfbc      	itt	lt
 80078ec:	4622      	movlt	r2, r4
 80078ee:	4614      	movlt	r4, r2
 80078f0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80078f4:	d005      	beq.n	8007902 <__cvt+0x42>
 80078f6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80078fa:	d100      	bne.n	80078fe <__cvt+0x3e>
 80078fc:	3601      	adds	r6, #1
 80078fe:	2102      	movs	r1, #2
 8007900:	e000      	b.n	8007904 <__cvt+0x44>
 8007902:	2103      	movs	r1, #3
 8007904:	ab03      	add	r3, sp, #12
 8007906:	9301      	str	r3, [sp, #4]
 8007908:	ab02      	add	r3, sp, #8
 800790a:	9300      	str	r3, [sp, #0]
 800790c:	ec45 4b10 	vmov	d0, r4, r5
 8007910:	4653      	mov	r3, sl
 8007912:	4632      	mov	r2, r6
 8007914:	f000 fcec 	bl	80082f0 <_dtoa_r>
 8007918:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800791c:	4607      	mov	r7, r0
 800791e:	d102      	bne.n	8007926 <__cvt+0x66>
 8007920:	f019 0f01 	tst.w	r9, #1
 8007924:	d022      	beq.n	800796c <__cvt+0xac>
 8007926:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800792a:	eb07 0906 	add.w	r9, r7, r6
 800792e:	d110      	bne.n	8007952 <__cvt+0x92>
 8007930:	783b      	ldrb	r3, [r7, #0]
 8007932:	2b30      	cmp	r3, #48	; 0x30
 8007934:	d10a      	bne.n	800794c <__cvt+0x8c>
 8007936:	2200      	movs	r2, #0
 8007938:	2300      	movs	r3, #0
 800793a:	4620      	mov	r0, r4
 800793c:	4629      	mov	r1, r5
 800793e:	f7f9 f8eb 	bl	8000b18 <__aeabi_dcmpeq>
 8007942:	b918      	cbnz	r0, 800794c <__cvt+0x8c>
 8007944:	f1c6 0601 	rsb	r6, r6, #1
 8007948:	f8ca 6000 	str.w	r6, [sl]
 800794c:	f8da 3000 	ldr.w	r3, [sl]
 8007950:	4499      	add	r9, r3
 8007952:	2200      	movs	r2, #0
 8007954:	2300      	movs	r3, #0
 8007956:	4620      	mov	r0, r4
 8007958:	4629      	mov	r1, r5
 800795a:	f7f9 f8dd 	bl	8000b18 <__aeabi_dcmpeq>
 800795e:	b108      	cbz	r0, 8007964 <__cvt+0xa4>
 8007960:	f8cd 900c 	str.w	r9, [sp, #12]
 8007964:	2230      	movs	r2, #48	; 0x30
 8007966:	9b03      	ldr	r3, [sp, #12]
 8007968:	454b      	cmp	r3, r9
 800796a:	d307      	bcc.n	800797c <__cvt+0xbc>
 800796c:	9b03      	ldr	r3, [sp, #12]
 800796e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007970:	1bdb      	subs	r3, r3, r7
 8007972:	4638      	mov	r0, r7
 8007974:	6013      	str	r3, [r2, #0]
 8007976:	b004      	add	sp, #16
 8007978:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800797c:	1c59      	adds	r1, r3, #1
 800797e:	9103      	str	r1, [sp, #12]
 8007980:	701a      	strb	r2, [r3, #0]
 8007982:	e7f0      	b.n	8007966 <__cvt+0xa6>

08007984 <__exponent>:
 8007984:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007986:	4603      	mov	r3, r0
 8007988:	2900      	cmp	r1, #0
 800798a:	bfb8      	it	lt
 800798c:	4249      	neglt	r1, r1
 800798e:	f803 2b02 	strb.w	r2, [r3], #2
 8007992:	bfb4      	ite	lt
 8007994:	222d      	movlt	r2, #45	; 0x2d
 8007996:	222b      	movge	r2, #43	; 0x2b
 8007998:	2909      	cmp	r1, #9
 800799a:	7042      	strb	r2, [r0, #1]
 800799c:	dd2a      	ble.n	80079f4 <__exponent+0x70>
 800799e:	f10d 0407 	add.w	r4, sp, #7
 80079a2:	46a4      	mov	ip, r4
 80079a4:	270a      	movs	r7, #10
 80079a6:	46a6      	mov	lr, r4
 80079a8:	460a      	mov	r2, r1
 80079aa:	fb91 f6f7 	sdiv	r6, r1, r7
 80079ae:	fb07 1516 	mls	r5, r7, r6, r1
 80079b2:	3530      	adds	r5, #48	; 0x30
 80079b4:	2a63      	cmp	r2, #99	; 0x63
 80079b6:	f104 34ff 	add.w	r4, r4, #4294967295
 80079ba:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80079be:	4631      	mov	r1, r6
 80079c0:	dcf1      	bgt.n	80079a6 <__exponent+0x22>
 80079c2:	3130      	adds	r1, #48	; 0x30
 80079c4:	f1ae 0502 	sub.w	r5, lr, #2
 80079c8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80079cc:	1c44      	adds	r4, r0, #1
 80079ce:	4629      	mov	r1, r5
 80079d0:	4561      	cmp	r1, ip
 80079d2:	d30a      	bcc.n	80079ea <__exponent+0x66>
 80079d4:	f10d 0209 	add.w	r2, sp, #9
 80079d8:	eba2 020e 	sub.w	r2, r2, lr
 80079dc:	4565      	cmp	r5, ip
 80079de:	bf88      	it	hi
 80079e0:	2200      	movhi	r2, #0
 80079e2:	4413      	add	r3, r2
 80079e4:	1a18      	subs	r0, r3, r0
 80079e6:	b003      	add	sp, #12
 80079e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80079ee:	f804 2f01 	strb.w	r2, [r4, #1]!
 80079f2:	e7ed      	b.n	80079d0 <__exponent+0x4c>
 80079f4:	2330      	movs	r3, #48	; 0x30
 80079f6:	3130      	adds	r1, #48	; 0x30
 80079f8:	7083      	strb	r3, [r0, #2]
 80079fa:	70c1      	strb	r1, [r0, #3]
 80079fc:	1d03      	adds	r3, r0, #4
 80079fe:	e7f1      	b.n	80079e4 <__exponent+0x60>

08007a00 <_printf_float>:
 8007a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a04:	ed2d 8b02 	vpush	{d8}
 8007a08:	b08d      	sub	sp, #52	; 0x34
 8007a0a:	460c      	mov	r4, r1
 8007a0c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007a10:	4616      	mov	r6, r2
 8007a12:	461f      	mov	r7, r3
 8007a14:	4605      	mov	r5, r0
 8007a16:	f001 fa59 	bl	8008ecc <_localeconv_r>
 8007a1a:	f8d0 a000 	ldr.w	sl, [r0]
 8007a1e:	4650      	mov	r0, sl
 8007a20:	f7f8 fbfe 	bl	8000220 <strlen>
 8007a24:	2300      	movs	r3, #0
 8007a26:	930a      	str	r3, [sp, #40]	; 0x28
 8007a28:	6823      	ldr	r3, [r4, #0]
 8007a2a:	9305      	str	r3, [sp, #20]
 8007a2c:	f8d8 3000 	ldr.w	r3, [r8]
 8007a30:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007a34:	3307      	adds	r3, #7
 8007a36:	f023 0307 	bic.w	r3, r3, #7
 8007a3a:	f103 0208 	add.w	r2, r3, #8
 8007a3e:	f8c8 2000 	str.w	r2, [r8]
 8007a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a46:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007a4a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007a4e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007a52:	9307      	str	r3, [sp, #28]
 8007a54:	f8cd 8018 	str.w	r8, [sp, #24]
 8007a58:	ee08 0a10 	vmov	s16, r0
 8007a5c:	4b9f      	ldr	r3, [pc, #636]	; (8007cdc <_printf_float+0x2dc>)
 8007a5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a62:	f04f 32ff 	mov.w	r2, #4294967295
 8007a66:	f7f9 f889 	bl	8000b7c <__aeabi_dcmpun>
 8007a6a:	bb88      	cbnz	r0, 8007ad0 <_printf_float+0xd0>
 8007a6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a70:	4b9a      	ldr	r3, [pc, #616]	; (8007cdc <_printf_float+0x2dc>)
 8007a72:	f04f 32ff 	mov.w	r2, #4294967295
 8007a76:	f7f9 f863 	bl	8000b40 <__aeabi_dcmple>
 8007a7a:	bb48      	cbnz	r0, 8007ad0 <_printf_float+0xd0>
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	2300      	movs	r3, #0
 8007a80:	4640      	mov	r0, r8
 8007a82:	4649      	mov	r1, r9
 8007a84:	f7f9 f852 	bl	8000b2c <__aeabi_dcmplt>
 8007a88:	b110      	cbz	r0, 8007a90 <_printf_float+0x90>
 8007a8a:	232d      	movs	r3, #45	; 0x2d
 8007a8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a90:	4b93      	ldr	r3, [pc, #588]	; (8007ce0 <_printf_float+0x2e0>)
 8007a92:	4894      	ldr	r0, [pc, #592]	; (8007ce4 <_printf_float+0x2e4>)
 8007a94:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007a98:	bf94      	ite	ls
 8007a9a:	4698      	movls	r8, r3
 8007a9c:	4680      	movhi	r8, r0
 8007a9e:	2303      	movs	r3, #3
 8007aa0:	6123      	str	r3, [r4, #16]
 8007aa2:	9b05      	ldr	r3, [sp, #20]
 8007aa4:	f023 0204 	bic.w	r2, r3, #4
 8007aa8:	6022      	str	r2, [r4, #0]
 8007aaa:	f04f 0900 	mov.w	r9, #0
 8007aae:	9700      	str	r7, [sp, #0]
 8007ab0:	4633      	mov	r3, r6
 8007ab2:	aa0b      	add	r2, sp, #44	; 0x2c
 8007ab4:	4621      	mov	r1, r4
 8007ab6:	4628      	mov	r0, r5
 8007ab8:	f000 f9d8 	bl	8007e6c <_printf_common>
 8007abc:	3001      	adds	r0, #1
 8007abe:	f040 8090 	bne.w	8007be2 <_printf_float+0x1e2>
 8007ac2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ac6:	b00d      	add	sp, #52	; 0x34
 8007ac8:	ecbd 8b02 	vpop	{d8}
 8007acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ad0:	4642      	mov	r2, r8
 8007ad2:	464b      	mov	r3, r9
 8007ad4:	4640      	mov	r0, r8
 8007ad6:	4649      	mov	r1, r9
 8007ad8:	f7f9 f850 	bl	8000b7c <__aeabi_dcmpun>
 8007adc:	b140      	cbz	r0, 8007af0 <_printf_float+0xf0>
 8007ade:	464b      	mov	r3, r9
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	bfbc      	itt	lt
 8007ae4:	232d      	movlt	r3, #45	; 0x2d
 8007ae6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007aea:	487f      	ldr	r0, [pc, #508]	; (8007ce8 <_printf_float+0x2e8>)
 8007aec:	4b7f      	ldr	r3, [pc, #508]	; (8007cec <_printf_float+0x2ec>)
 8007aee:	e7d1      	b.n	8007a94 <_printf_float+0x94>
 8007af0:	6863      	ldr	r3, [r4, #4]
 8007af2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007af6:	9206      	str	r2, [sp, #24]
 8007af8:	1c5a      	adds	r2, r3, #1
 8007afa:	d13f      	bne.n	8007b7c <_printf_float+0x17c>
 8007afc:	2306      	movs	r3, #6
 8007afe:	6063      	str	r3, [r4, #4]
 8007b00:	9b05      	ldr	r3, [sp, #20]
 8007b02:	6861      	ldr	r1, [r4, #4]
 8007b04:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007b08:	2300      	movs	r3, #0
 8007b0a:	9303      	str	r3, [sp, #12]
 8007b0c:	ab0a      	add	r3, sp, #40	; 0x28
 8007b0e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007b12:	ab09      	add	r3, sp, #36	; 0x24
 8007b14:	ec49 8b10 	vmov	d0, r8, r9
 8007b18:	9300      	str	r3, [sp, #0]
 8007b1a:	6022      	str	r2, [r4, #0]
 8007b1c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007b20:	4628      	mov	r0, r5
 8007b22:	f7ff fecd 	bl	80078c0 <__cvt>
 8007b26:	9b06      	ldr	r3, [sp, #24]
 8007b28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b2a:	2b47      	cmp	r3, #71	; 0x47
 8007b2c:	4680      	mov	r8, r0
 8007b2e:	d108      	bne.n	8007b42 <_printf_float+0x142>
 8007b30:	1cc8      	adds	r0, r1, #3
 8007b32:	db02      	blt.n	8007b3a <_printf_float+0x13a>
 8007b34:	6863      	ldr	r3, [r4, #4]
 8007b36:	4299      	cmp	r1, r3
 8007b38:	dd41      	ble.n	8007bbe <_printf_float+0x1be>
 8007b3a:	f1ab 0b02 	sub.w	fp, fp, #2
 8007b3e:	fa5f fb8b 	uxtb.w	fp, fp
 8007b42:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007b46:	d820      	bhi.n	8007b8a <_printf_float+0x18a>
 8007b48:	3901      	subs	r1, #1
 8007b4a:	465a      	mov	r2, fp
 8007b4c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007b50:	9109      	str	r1, [sp, #36]	; 0x24
 8007b52:	f7ff ff17 	bl	8007984 <__exponent>
 8007b56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b58:	1813      	adds	r3, r2, r0
 8007b5a:	2a01      	cmp	r2, #1
 8007b5c:	4681      	mov	r9, r0
 8007b5e:	6123      	str	r3, [r4, #16]
 8007b60:	dc02      	bgt.n	8007b68 <_printf_float+0x168>
 8007b62:	6822      	ldr	r2, [r4, #0]
 8007b64:	07d2      	lsls	r2, r2, #31
 8007b66:	d501      	bpl.n	8007b6c <_printf_float+0x16c>
 8007b68:	3301      	adds	r3, #1
 8007b6a:	6123      	str	r3, [r4, #16]
 8007b6c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d09c      	beq.n	8007aae <_printf_float+0xae>
 8007b74:	232d      	movs	r3, #45	; 0x2d
 8007b76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b7a:	e798      	b.n	8007aae <_printf_float+0xae>
 8007b7c:	9a06      	ldr	r2, [sp, #24]
 8007b7e:	2a47      	cmp	r2, #71	; 0x47
 8007b80:	d1be      	bne.n	8007b00 <_printf_float+0x100>
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d1bc      	bne.n	8007b00 <_printf_float+0x100>
 8007b86:	2301      	movs	r3, #1
 8007b88:	e7b9      	b.n	8007afe <_printf_float+0xfe>
 8007b8a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007b8e:	d118      	bne.n	8007bc2 <_printf_float+0x1c2>
 8007b90:	2900      	cmp	r1, #0
 8007b92:	6863      	ldr	r3, [r4, #4]
 8007b94:	dd0b      	ble.n	8007bae <_printf_float+0x1ae>
 8007b96:	6121      	str	r1, [r4, #16]
 8007b98:	b913      	cbnz	r3, 8007ba0 <_printf_float+0x1a0>
 8007b9a:	6822      	ldr	r2, [r4, #0]
 8007b9c:	07d0      	lsls	r0, r2, #31
 8007b9e:	d502      	bpl.n	8007ba6 <_printf_float+0x1a6>
 8007ba0:	3301      	adds	r3, #1
 8007ba2:	440b      	add	r3, r1
 8007ba4:	6123      	str	r3, [r4, #16]
 8007ba6:	65a1      	str	r1, [r4, #88]	; 0x58
 8007ba8:	f04f 0900 	mov.w	r9, #0
 8007bac:	e7de      	b.n	8007b6c <_printf_float+0x16c>
 8007bae:	b913      	cbnz	r3, 8007bb6 <_printf_float+0x1b6>
 8007bb0:	6822      	ldr	r2, [r4, #0]
 8007bb2:	07d2      	lsls	r2, r2, #31
 8007bb4:	d501      	bpl.n	8007bba <_printf_float+0x1ba>
 8007bb6:	3302      	adds	r3, #2
 8007bb8:	e7f4      	b.n	8007ba4 <_printf_float+0x1a4>
 8007bba:	2301      	movs	r3, #1
 8007bbc:	e7f2      	b.n	8007ba4 <_printf_float+0x1a4>
 8007bbe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007bc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bc4:	4299      	cmp	r1, r3
 8007bc6:	db05      	blt.n	8007bd4 <_printf_float+0x1d4>
 8007bc8:	6823      	ldr	r3, [r4, #0]
 8007bca:	6121      	str	r1, [r4, #16]
 8007bcc:	07d8      	lsls	r0, r3, #31
 8007bce:	d5ea      	bpl.n	8007ba6 <_printf_float+0x1a6>
 8007bd0:	1c4b      	adds	r3, r1, #1
 8007bd2:	e7e7      	b.n	8007ba4 <_printf_float+0x1a4>
 8007bd4:	2900      	cmp	r1, #0
 8007bd6:	bfd4      	ite	le
 8007bd8:	f1c1 0202 	rsble	r2, r1, #2
 8007bdc:	2201      	movgt	r2, #1
 8007bde:	4413      	add	r3, r2
 8007be0:	e7e0      	b.n	8007ba4 <_printf_float+0x1a4>
 8007be2:	6823      	ldr	r3, [r4, #0]
 8007be4:	055a      	lsls	r2, r3, #21
 8007be6:	d407      	bmi.n	8007bf8 <_printf_float+0x1f8>
 8007be8:	6923      	ldr	r3, [r4, #16]
 8007bea:	4642      	mov	r2, r8
 8007bec:	4631      	mov	r1, r6
 8007bee:	4628      	mov	r0, r5
 8007bf0:	47b8      	blx	r7
 8007bf2:	3001      	adds	r0, #1
 8007bf4:	d12c      	bne.n	8007c50 <_printf_float+0x250>
 8007bf6:	e764      	b.n	8007ac2 <_printf_float+0xc2>
 8007bf8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007bfc:	f240 80e0 	bls.w	8007dc0 <_printf_float+0x3c0>
 8007c00:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007c04:	2200      	movs	r2, #0
 8007c06:	2300      	movs	r3, #0
 8007c08:	f7f8 ff86 	bl	8000b18 <__aeabi_dcmpeq>
 8007c0c:	2800      	cmp	r0, #0
 8007c0e:	d034      	beq.n	8007c7a <_printf_float+0x27a>
 8007c10:	4a37      	ldr	r2, [pc, #220]	; (8007cf0 <_printf_float+0x2f0>)
 8007c12:	2301      	movs	r3, #1
 8007c14:	4631      	mov	r1, r6
 8007c16:	4628      	mov	r0, r5
 8007c18:	47b8      	blx	r7
 8007c1a:	3001      	adds	r0, #1
 8007c1c:	f43f af51 	beq.w	8007ac2 <_printf_float+0xc2>
 8007c20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c24:	429a      	cmp	r2, r3
 8007c26:	db02      	blt.n	8007c2e <_printf_float+0x22e>
 8007c28:	6823      	ldr	r3, [r4, #0]
 8007c2a:	07d8      	lsls	r0, r3, #31
 8007c2c:	d510      	bpl.n	8007c50 <_printf_float+0x250>
 8007c2e:	ee18 3a10 	vmov	r3, s16
 8007c32:	4652      	mov	r2, sl
 8007c34:	4631      	mov	r1, r6
 8007c36:	4628      	mov	r0, r5
 8007c38:	47b8      	blx	r7
 8007c3a:	3001      	adds	r0, #1
 8007c3c:	f43f af41 	beq.w	8007ac2 <_printf_float+0xc2>
 8007c40:	f04f 0800 	mov.w	r8, #0
 8007c44:	f104 091a 	add.w	r9, r4, #26
 8007c48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c4a:	3b01      	subs	r3, #1
 8007c4c:	4543      	cmp	r3, r8
 8007c4e:	dc09      	bgt.n	8007c64 <_printf_float+0x264>
 8007c50:	6823      	ldr	r3, [r4, #0]
 8007c52:	079b      	lsls	r3, r3, #30
 8007c54:	f100 8105 	bmi.w	8007e62 <_printf_float+0x462>
 8007c58:	68e0      	ldr	r0, [r4, #12]
 8007c5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c5c:	4298      	cmp	r0, r3
 8007c5e:	bfb8      	it	lt
 8007c60:	4618      	movlt	r0, r3
 8007c62:	e730      	b.n	8007ac6 <_printf_float+0xc6>
 8007c64:	2301      	movs	r3, #1
 8007c66:	464a      	mov	r2, r9
 8007c68:	4631      	mov	r1, r6
 8007c6a:	4628      	mov	r0, r5
 8007c6c:	47b8      	blx	r7
 8007c6e:	3001      	adds	r0, #1
 8007c70:	f43f af27 	beq.w	8007ac2 <_printf_float+0xc2>
 8007c74:	f108 0801 	add.w	r8, r8, #1
 8007c78:	e7e6      	b.n	8007c48 <_printf_float+0x248>
 8007c7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	dc39      	bgt.n	8007cf4 <_printf_float+0x2f4>
 8007c80:	4a1b      	ldr	r2, [pc, #108]	; (8007cf0 <_printf_float+0x2f0>)
 8007c82:	2301      	movs	r3, #1
 8007c84:	4631      	mov	r1, r6
 8007c86:	4628      	mov	r0, r5
 8007c88:	47b8      	blx	r7
 8007c8a:	3001      	adds	r0, #1
 8007c8c:	f43f af19 	beq.w	8007ac2 <_printf_float+0xc2>
 8007c90:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c94:	4313      	orrs	r3, r2
 8007c96:	d102      	bne.n	8007c9e <_printf_float+0x29e>
 8007c98:	6823      	ldr	r3, [r4, #0]
 8007c9a:	07d9      	lsls	r1, r3, #31
 8007c9c:	d5d8      	bpl.n	8007c50 <_printf_float+0x250>
 8007c9e:	ee18 3a10 	vmov	r3, s16
 8007ca2:	4652      	mov	r2, sl
 8007ca4:	4631      	mov	r1, r6
 8007ca6:	4628      	mov	r0, r5
 8007ca8:	47b8      	blx	r7
 8007caa:	3001      	adds	r0, #1
 8007cac:	f43f af09 	beq.w	8007ac2 <_printf_float+0xc2>
 8007cb0:	f04f 0900 	mov.w	r9, #0
 8007cb4:	f104 0a1a 	add.w	sl, r4, #26
 8007cb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cba:	425b      	negs	r3, r3
 8007cbc:	454b      	cmp	r3, r9
 8007cbe:	dc01      	bgt.n	8007cc4 <_printf_float+0x2c4>
 8007cc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cc2:	e792      	b.n	8007bea <_printf_float+0x1ea>
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	4652      	mov	r2, sl
 8007cc8:	4631      	mov	r1, r6
 8007cca:	4628      	mov	r0, r5
 8007ccc:	47b8      	blx	r7
 8007cce:	3001      	adds	r0, #1
 8007cd0:	f43f aef7 	beq.w	8007ac2 <_printf_float+0xc2>
 8007cd4:	f109 0901 	add.w	r9, r9, #1
 8007cd8:	e7ee      	b.n	8007cb8 <_printf_float+0x2b8>
 8007cda:	bf00      	nop
 8007cdc:	7fefffff 	.word	0x7fefffff
 8007ce0:	0800b4c0 	.word	0x0800b4c0
 8007ce4:	0800b4c4 	.word	0x0800b4c4
 8007ce8:	0800b4cc 	.word	0x0800b4cc
 8007cec:	0800b4c8 	.word	0x0800b4c8
 8007cf0:	0800b4d0 	.word	0x0800b4d0
 8007cf4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007cf6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007cf8:	429a      	cmp	r2, r3
 8007cfa:	bfa8      	it	ge
 8007cfc:	461a      	movge	r2, r3
 8007cfe:	2a00      	cmp	r2, #0
 8007d00:	4691      	mov	r9, r2
 8007d02:	dc37      	bgt.n	8007d74 <_printf_float+0x374>
 8007d04:	f04f 0b00 	mov.w	fp, #0
 8007d08:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d0c:	f104 021a 	add.w	r2, r4, #26
 8007d10:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d12:	9305      	str	r3, [sp, #20]
 8007d14:	eba3 0309 	sub.w	r3, r3, r9
 8007d18:	455b      	cmp	r3, fp
 8007d1a:	dc33      	bgt.n	8007d84 <_printf_float+0x384>
 8007d1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d20:	429a      	cmp	r2, r3
 8007d22:	db3b      	blt.n	8007d9c <_printf_float+0x39c>
 8007d24:	6823      	ldr	r3, [r4, #0]
 8007d26:	07da      	lsls	r2, r3, #31
 8007d28:	d438      	bmi.n	8007d9c <_printf_float+0x39c>
 8007d2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d2c:	9a05      	ldr	r2, [sp, #20]
 8007d2e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d30:	1a9a      	subs	r2, r3, r2
 8007d32:	eba3 0901 	sub.w	r9, r3, r1
 8007d36:	4591      	cmp	r9, r2
 8007d38:	bfa8      	it	ge
 8007d3a:	4691      	movge	r9, r2
 8007d3c:	f1b9 0f00 	cmp.w	r9, #0
 8007d40:	dc35      	bgt.n	8007dae <_printf_float+0x3ae>
 8007d42:	f04f 0800 	mov.w	r8, #0
 8007d46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d4a:	f104 0a1a 	add.w	sl, r4, #26
 8007d4e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d52:	1a9b      	subs	r3, r3, r2
 8007d54:	eba3 0309 	sub.w	r3, r3, r9
 8007d58:	4543      	cmp	r3, r8
 8007d5a:	f77f af79 	ble.w	8007c50 <_printf_float+0x250>
 8007d5e:	2301      	movs	r3, #1
 8007d60:	4652      	mov	r2, sl
 8007d62:	4631      	mov	r1, r6
 8007d64:	4628      	mov	r0, r5
 8007d66:	47b8      	blx	r7
 8007d68:	3001      	adds	r0, #1
 8007d6a:	f43f aeaa 	beq.w	8007ac2 <_printf_float+0xc2>
 8007d6e:	f108 0801 	add.w	r8, r8, #1
 8007d72:	e7ec      	b.n	8007d4e <_printf_float+0x34e>
 8007d74:	4613      	mov	r3, r2
 8007d76:	4631      	mov	r1, r6
 8007d78:	4642      	mov	r2, r8
 8007d7a:	4628      	mov	r0, r5
 8007d7c:	47b8      	blx	r7
 8007d7e:	3001      	adds	r0, #1
 8007d80:	d1c0      	bne.n	8007d04 <_printf_float+0x304>
 8007d82:	e69e      	b.n	8007ac2 <_printf_float+0xc2>
 8007d84:	2301      	movs	r3, #1
 8007d86:	4631      	mov	r1, r6
 8007d88:	4628      	mov	r0, r5
 8007d8a:	9205      	str	r2, [sp, #20]
 8007d8c:	47b8      	blx	r7
 8007d8e:	3001      	adds	r0, #1
 8007d90:	f43f ae97 	beq.w	8007ac2 <_printf_float+0xc2>
 8007d94:	9a05      	ldr	r2, [sp, #20]
 8007d96:	f10b 0b01 	add.w	fp, fp, #1
 8007d9a:	e7b9      	b.n	8007d10 <_printf_float+0x310>
 8007d9c:	ee18 3a10 	vmov	r3, s16
 8007da0:	4652      	mov	r2, sl
 8007da2:	4631      	mov	r1, r6
 8007da4:	4628      	mov	r0, r5
 8007da6:	47b8      	blx	r7
 8007da8:	3001      	adds	r0, #1
 8007daa:	d1be      	bne.n	8007d2a <_printf_float+0x32a>
 8007dac:	e689      	b.n	8007ac2 <_printf_float+0xc2>
 8007dae:	9a05      	ldr	r2, [sp, #20]
 8007db0:	464b      	mov	r3, r9
 8007db2:	4442      	add	r2, r8
 8007db4:	4631      	mov	r1, r6
 8007db6:	4628      	mov	r0, r5
 8007db8:	47b8      	blx	r7
 8007dba:	3001      	adds	r0, #1
 8007dbc:	d1c1      	bne.n	8007d42 <_printf_float+0x342>
 8007dbe:	e680      	b.n	8007ac2 <_printf_float+0xc2>
 8007dc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007dc2:	2a01      	cmp	r2, #1
 8007dc4:	dc01      	bgt.n	8007dca <_printf_float+0x3ca>
 8007dc6:	07db      	lsls	r3, r3, #31
 8007dc8:	d538      	bpl.n	8007e3c <_printf_float+0x43c>
 8007dca:	2301      	movs	r3, #1
 8007dcc:	4642      	mov	r2, r8
 8007dce:	4631      	mov	r1, r6
 8007dd0:	4628      	mov	r0, r5
 8007dd2:	47b8      	blx	r7
 8007dd4:	3001      	adds	r0, #1
 8007dd6:	f43f ae74 	beq.w	8007ac2 <_printf_float+0xc2>
 8007dda:	ee18 3a10 	vmov	r3, s16
 8007dde:	4652      	mov	r2, sl
 8007de0:	4631      	mov	r1, r6
 8007de2:	4628      	mov	r0, r5
 8007de4:	47b8      	blx	r7
 8007de6:	3001      	adds	r0, #1
 8007de8:	f43f ae6b 	beq.w	8007ac2 <_printf_float+0xc2>
 8007dec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007df0:	2200      	movs	r2, #0
 8007df2:	2300      	movs	r3, #0
 8007df4:	f7f8 fe90 	bl	8000b18 <__aeabi_dcmpeq>
 8007df8:	b9d8      	cbnz	r0, 8007e32 <_printf_float+0x432>
 8007dfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dfc:	f108 0201 	add.w	r2, r8, #1
 8007e00:	3b01      	subs	r3, #1
 8007e02:	4631      	mov	r1, r6
 8007e04:	4628      	mov	r0, r5
 8007e06:	47b8      	blx	r7
 8007e08:	3001      	adds	r0, #1
 8007e0a:	d10e      	bne.n	8007e2a <_printf_float+0x42a>
 8007e0c:	e659      	b.n	8007ac2 <_printf_float+0xc2>
 8007e0e:	2301      	movs	r3, #1
 8007e10:	4652      	mov	r2, sl
 8007e12:	4631      	mov	r1, r6
 8007e14:	4628      	mov	r0, r5
 8007e16:	47b8      	blx	r7
 8007e18:	3001      	adds	r0, #1
 8007e1a:	f43f ae52 	beq.w	8007ac2 <_printf_float+0xc2>
 8007e1e:	f108 0801 	add.w	r8, r8, #1
 8007e22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e24:	3b01      	subs	r3, #1
 8007e26:	4543      	cmp	r3, r8
 8007e28:	dcf1      	bgt.n	8007e0e <_printf_float+0x40e>
 8007e2a:	464b      	mov	r3, r9
 8007e2c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007e30:	e6dc      	b.n	8007bec <_printf_float+0x1ec>
 8007e32:	f04f 0800 	mov.w	r8, #0
 8007e36:	f104 0a1a 	add.w	sl, r4, #26
 8007e3a:	e7f2      	b.n	8007e22 <_printf_float+0x422>
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	4642      	mov	r2, r8
 8007e40:	e7df      	b.n	8007e02 <_printf_float+0x402>
 8007e42:	2301      	movs	r3, #1
 8007e44:	464a      	mov	r2, r9
 8007e46:	4631      	mov	r1, r6
 8007e48:	4628      	mov	r0, r5
 8007e4a:	47b8      	blx	r7
 8007e4c:	3001      	adds	r0, #1
 8007e4e:	f43f ae38 	beq.w	8007ac2 <_printf_float+0xc2>
 8007e52:	f108 0801 	add.w	r8, r8, #1
 8007e56:	68e3      	ldr	r3, [r4, #12]
 8007e58:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007e5a:	1a5b      	subs	r3, r3, r1
 8007e5c:	4543      	cmp	r3, r8
 8007e5e:	dcf0      	bgt.n	8007e42 <_printf_float+0x442>
 8007e60:	e6fa      	b.n	8007c58 <_printf_float+0x258>
 8007e62:	f04f 0800 	mov.w	r8, #0
 8007e66:	f104 0919 	add.w	r9, r4, #25
 8007e6a:	e7f4      	b.n	8007e56 <_printf_float+0x456>

08007e6c <_printf_common>:
 8007e6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e70:	4616      	mov	r6, r2
 8007e72:	4699      	mov	r9, r3
 8007e74:	688a      	ldr	r2, [r1, #8]
 8007e76:	690b      	ldr	r3, [r1, #16]
 8007e78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	bfb8      	it	lt
 8007e80:	4613      	movlt	r3, r2
 8007e82:	6033      	str	r3, [r6, #0]
 8007e84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007e88:	4607      	mov	r7, r0
 8007e8a:	460c      	mov	r4, r1
 8007e8c:	b10a      	cbz	r2, 8007e92 <_printf_common+0x26>
 8007e8e:	3301      	adds	r3, #1
 8007e90:	6033      	str	r3, [r6, #0]
 8007e92:	6823      	ldr	r3, [r4, #0]
 8007e94:	0699      	lsls	r1, r3, #26
 8007e96:	bf42      	ittt	mi
 8007e98:	6833      	ldrmi	r3, [r6, #0]
 8007e9a:	3302      	addmi	r3, #2
 8007e9c:	6033      	strmi	r3, [r6, #0]
 8007e9e:	6825      	ldr	r5, [r4, #0]
 8007ea0:	f015 0506 	ands.w	r5, r5, #6
 8007ea4:	d106      	bne.n	8007eb4 <_printf_common+0x48>
 8007ea6:	f104 0a19 	add.w	sl, r4, #25
 8007eaa:	68e3      	ldr	r3, [r4, #12]
 8007eac:	6832      	ldr	r2, [r6, #0]
 8007eae:	1a9b      	subs	r3, r3, r2
 8007eb0:	42ab      	cmp	r3, r5
 8007eb2:	dc26      	bgt.n	8007f02 <_printf_common+0x96>
 8007eb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007eb8:	1e13      	subs	r3, r2, #0
 8007eba:	6822      	ldr	r2, [r4, #0]
 8007ebc:	bf18      	it	ne
 8007ebe:	2301      	movne	r3, #1
 8007ec0:	0692      	lsls	r2, r2, #26
 8007ec2:	d42b      	bmi.n	8007f1c <_printf_common+0xb0>
 8007ec4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007ec8:	4649      	mov	r1, r9
 8007eca:	4638      	mov	r0, r7
 8007ecc:	47c0      	blx	r8
 8007ece:	3001      	adds	r0, #1
 8007ed0:	d01e      	beq.n	8007f10 <_printf_common+0xa4>
 8007ed2:	6823      	ldr	r3, [r4, #0]
 8007ed4:	68e5      	ldr	r5, [r4, #12]
 8007ed6:	6832      	ldr	r2, [r6, #0]
 8007ed8:	f003 0306 	and.w	r3, r3, #6
 8007edc:	2b04      	cmp	r3, #4
 8007ede:	bf08      	it	eq
 8007ee0:	1aad      	subeq	r5, r5, r2
 8007ee2:	68a3      	ldr	r3, [r4, #8]
 8007ee4:	6922      	ldr	r2, [r4, #16]
 8007ee6:	bf0c      	ite	eq
 8007ee8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007eec:	2500      	movne	r5, #0
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	bfc4      	itt	gt
 8007ef2:	1a9b      	subgt	r3, r3, r2
 8007ef4:	18ed      	addgt	r5, r5, r3
 8007ef6:	2600      	movs	r6, #0
 8007ef8:	341a      	adds	r4, #26
 8007efa:	42b5      	cmp	r5, r6
 8007efc:	d11a      	bne.n	8007f34 <_printf_common+0xc8>
 8007efe:	2000      	movs	r0, #0
 8007f00:	e008      	b.n	8007f14 <_printf_common+0xa8>
 8007f02:	2301      	movs	r3, #1
 8007f04:	4652      	mov	r2, sl
 8007f06:	4649      	mov	r1, r9
 8007f08:	4638      	mov	r0, r7
 8007f0a:	47c0      	blx	r8
 8007f0c:	3001      	adds	r0, #1
 8007f0e:	d103      	bne.n	8007f18 <_printf_common+0xac>
 8007f10:	f04f 30ff 	mov.w	r0, #4294967295
 8007f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f18:	3501      	adds	r5, #1
 8007f1a:	e7c6      	b.n	8007eaa <_printf_common+0x3e>
 8007f1c:	18e1      	adds	r1, r4, r3
 8007f1e:	1c5a      	adds	r2, r3, #1
 8007f20:	2030      	movs	r0, #48	; 0x30
 8007f22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007f26:	4422      	add	r2, r4
 8007f28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007f2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007f30:	3302      	adds	r3, #2
 8007f32:	e7c7      	b.n	8007ec4 <_printf_common+0x58>
 8007f34:	2301      	movs	r3, #1
 8007f36:	4622      	mov	r2, r4
 8007f38:	4649      	mov	r1, r9
 8007f3a:	4638      	mov	r0, r7
 8007f3c:	47c0      	blx	r8
 8007f3e:	3001      	adds	r0, #1
 8007f40:	d0e6      	beq.n	8007f10 <_printf_common+0xa4>
 8007f42:	3601      	adds	r6, #1
 8007f44:	e7d9      	b.n	8007efa <_printf_common+0x8e>
	...

08007f48 <_printf_i>:
 8007f48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f4c:	7e0f      	ldrb	r7, [r1, #24]
 8007f4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007f50:	2f78      	cmp	r7, #120	; 0x78
 8007f52:	4691      	mov	r9, r2
 8007f54:	4680      	mov	r8, r0
 8007f56:	460c      	mov	r4, r1
 8007f58:	469a      	mov	sl, r3
 8007f5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007f5e:	d807      	bhi.n	8007f70 <_printf_i+0x28>
 8007f60:	2f62      	cmp	r7, #98	; 0x62
 8007f62:	d80a      	bhi.n	8007f7a <_printf_i+0x32>
 8007f64:	2f00      	cmp	r7, #0
 8007f66:	f000 80d8 	beq.w	800811a <_printf_i+0x1d2>
 8007f6a:	2f58      	cmp	r7, #88	; 0x58
 8007f6c:	f000 80a3 	beq.w	80080b6 <_printf_i+0x16e>
 8007f70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007f78:	e03a      	b.n	8007ff0 <_printf_i+0xa8>
 8007f7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007f7e:	2b15      	cmp	r3, #21
 8007f80:	d8f6      	bhi.n	8007f70 <_printf_i+0x28>
 8007f82:	a101      	add	r1, pc, #4	; (adr r1, 8007f88 <_printf_i+0x40>)
 8007f84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f88:	08007fe1 	.word	0x08007fe1
 8007f8c:	08007ff5 	.word	0x08007ff5
 8007f90:	08007f71 	.word	0x08007f71
 8007f94:	08007f71 	.word	0x08007f71
 8007f98:	08007f71 	.word	0x08007f71
 8007f9c:	08007f71 	.word	0x08007f71
 8007fa0:	08007ff5 	.word	0x08007ff5
 8007fa4:	08007f71 	.word	0x08007f71
 8007fa8:	08007f71 	.word	0x08007f71
 8007fac:	08007f71 	.word	0x08007f71
 8007fb0:	08007f71 	.word	0x08007f71
 8007fb4:	08008101 	.word	0x08008101
 8007fb8:	08008025 	.word	0x08008025
 8007fbc:	080080e3 	.word	0x080080e3
 8007fc0:	08007f71 	.word	0x08007f71
 8007fc4:	08007f71 	.word	0x08007f71
 8007fc8:	08008123 	.word	0x08008123
 8007fcc:	08007f71 	.word	0x08007f71
 8007fd0:	08008025 	.word	0x08008025
 8007fd4:	08007f71 	.word	0x08007f71
 8007fd8:	08007f71 	.word	0x08007f71
 8007fdc:	080080eb 	.word	0x080080eb
 8007fe0:	682b      	ldr	r3, [r5, #0]
 8007fe2:	1d1a      	adds	r2, r3, #4
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	602a      	str	r2, [r5, #0]
 8007fe8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007fec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e0a3      	b.n	800813c <_printf_i+0x1f4>
 8007ff4:	6820      	ldr	r0, [r4, #0]
 8007ff6:	6829      	ldr	r1, [r5, #0]
 8007ff8:	0606      	lsls	r6, r0, #24
 8007ffa:	f101 0304 	add.w	r3, r1, #4
 8007ffe:	d50a      	bpl.n	8008016 <_printf_i+0xce>
 8008000:	680e      	ldr	r6, [r1, #0]
 8008002:	602b      	str	r3, [r5, #0]
 8008004:	2e00      	cmp	r6, #0
 8008006:	da03      	bge.n	8008010 <_printf_i+0xc8>
 8008008:	232d      	movs	r3, #45	; 0x2d
 800800a:	4276      	negs	r6, r6
 800800c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008010:	485e      	ldr	r0, [pc, #376]	; (800818c <_printf_i+0x244>)
 8008012:	230a      	movs	r3, #10
 8008014:	e019      	b.n	800804a <_printf_i+0x102>
 8008016:	680e      	ldr	r6, [r1, #0]
 8008018:	602b      	str	r3, [r5, #0]
 800801a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800801e:	bf18      	it	ne
 8008020:	b236      	sxthne	r6, r6
 8008022:	e7ef      	b.n	8008004 <_printf_i+0xbc>
 8008024:	682b      	ldr	r3, [r5, #0]
 8008026:	6820      	ldr	r0, [r4, #0]
 8008028:	1d19      	adds	r1, r3, #4
 800802a:	6029      	str	r1, [r5, #0]
 800802c:	0601      	lsls	r1, r0, #24
 800802e:	d501      	bpl.n	8008034 <_printf_i+0xec>
 8008030:	681e      	ldr	r6, [r3, #0]
 8008032:	e002      	b.n	800803a <_printf_i+0xf2>
 8008034:	0646      	lsls	r6, r0, #25
 8008036:	d5fb      	bpl.n	8008030 <_printf_i+0xe8>
 8008038:	881e      	ldrh	r6, [r3, #0]
 800803a:	4854      	ldr	r0, [pc, #336]	; (800818c <_printf_i+0x244>)
 800803c:	2f6f      	cmp	r7, #111	; 0x6f
 800803e:	bf0c      	ite	eq
 8008040:	2308      	moveq	r3, #8
 8008042:	230a      	movne	r3, #10
 8008044:	2100      	movs	r1, #0
 8008046:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800804a:	6865      	ldr	r5, [r4, #4]
 800804c:	60a5      	str	r5, [r4, #8]
 800804e:	2d00      	cmp	r5, #0
 8008050:	bfa2      	ittt	ge
 8008052:	6821      	ldrge	r1, [r4, #0]
 8008054:	f021 0104 	bicge.w	r1, r1, #4
 8008058:	6021      	strge	r1, [r4, #0]
 800805a:	b90e      	cbnz	r6, 8008060 <_printf_i+0x118>
 800805c:	2d00      	cmp	r5, #0
 800805e:	d04d      	beq.n	80080fc <_printf_i+0x1b4>
 8008060:	4615      	mov	r5, r2
 8008062:	fbb6 f1f3 	udiv	r1, r6, r3
 8008066:	fb03 6711 	mls	r7, r3, r1, r6
 800806a:	5dc7      	ldrb	r7, [r0, r7]
 800806c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008070:	4637      	mov	r7, r6
 8008072:	42bb      	cmp	r3, r7
 8008074:	460e      	mov	r6, r1
 8008076:	d9f4      	bls.n	8008062 <_printf_i+0x11a>
 8008078:	2b08      	cmp	r3, #8
 800807a:	d10b      	bne.n	8008094 <_printf_i+0x14c>
 800807c:	6823      	ldr	r3, [r4, #0]
 800807e:	07de      	lsls	r6, r3, #31
 8008080:	d508      	bpl.n	8008094 <_printf_i+0x14c>
 8008082:	6923      	ldr	r3, [r4, #16]
 8008084:	6861      	ldr	r1, [r4, #4]
 8008086:	4299      	cmp	r1, r3
 8008088:	bfde      	ittt	le
 800808a:	2330      	movle	r3, #48	; 0x30
 800808c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008090:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008094:	1b52      	subs	r2, r2, r5
 8008096:	6122      	str	r2, [r4, #16]
 8008098:	f8cd a000 	str.w	sl, [sp]
 800809c:	464b      	mov	r3, r9
 800809e:	aa03      	add	r2, sp, #12
 80080a0:	4621      	mov	r1, r4
 80080a2:	4640      	mov	r0, r8
 80080a4:	f7ff fee2 	bl	8007e6c <_printf_common>
 80080a8:	3001      	adds	r0, #1
 80080aa:	d14c      	bne.n	8008146 <_printf_i+0x1fe>
 80080ac:	f04f 30ff 	mov.w	r0, #4294967295
 80080b0:	b004      	add	sp, #16
 80080b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080b6:	4835      	ldr	r0, [pc, #212]	; (800818c <_printf_i+0x244>)
 80080b8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80080bc:	6829      	ldr	r1, [r5, #0]
 80080be:	6823      	ldr	r3, [r4, #0]
 80080c0:	f851 6b04 	ldr.w	r6, [r1], #4
 80080c4:	6029      	str	r1, [r5, #0]
 80080c6:	061d      	lsls	r5, r3, #24
 80080c8:	d514      	bpl.n	80080f4 <_printf_i+0x1ac>
 80080ca:	07df      	lsls	r7, r3, #31
 80080cc:	bf44      	itt	mi
 80080ce:	f043 0320 	orrmi.w	r3, r3, #32
 80080d2:	6023      	strmi	r3, [r4, #0]
 80080d4:	b91e      	cbnz	r6, 80080de <_printf_i+0x196>
 80080d6:	6823      	ldr	r3, [r4, #0]
 80080d8:	f023 0320 	bic.w	r3, r3, #32
 80080dc:	6023      	str	r3, [r4, #0]
 80080de:	2310      	movs	r3, #16
 80080e0:	e7b0      	b.n	8008044 <_printf_i+0xfc>
 80080e2:	6823      	ldr	r3, [r4, #0]
 80080e4:	f043 0320 	orr.w	r3, r3, #32
 80080e8:	6023      	str	r3, [r4, #0]
 80080ea:	2378      	movs	r3, #120	; 0x78
 80080ec:	4828      	ldr	r0, [pc, #160]	; (8008190 <_printf_i+0x248>)
 80080ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80080f2:	e7e3      	b.n	80080bc <_printf_i+0x174>
 80080f4:	0659      	lsls	r1, r3, #25
 80080f6:	bf48      	it	mi
 80080f8:	b2b6      	uxthmi	r6, r6
 80080fa:	e7e6      	b.n	80080ca <_printf_i+0x182>
 80080fc:	4615      	mov	r5, r2
 80080fe:	e7bb      	b.n	8008078 <_printf_i+0x130>
 8008100:	682b      	ldr	r3, [r5, #0]
 8008102:	6826      	ldr	r6, [r4, #0]
 8008104:	6961      	ldr	r1, [r4, #20]
 8008106:	1d18      	adds	r0, r3, #4
 8008108:	6028      	str	r0, [r5, #0]
 800810a:	0635      	lsls	r5, r6, #24
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	d501      	bpl.n	8008114 <_printf_i+0x1cc>
 8008110:	6019      	str	r1, [r3, #0]
 8008112:	e002      	b.n	800811a <_printf_i+0x1d2>
 8008114:	0670      	lsls	r0, r6, #25
 8008116:	d5fb      	bpl.n	8008110 <_printf_i+0x1c8>
 8008118:	8019      	strh	r1, [r3, #0]
 800811a:	2300      	movs	r3, #0
 800811c:	6123      	str	r3, [r4, #16]
 800811e:	4615      	mov	r5, r2
 8008120:	e7ba      	b.n	8008098 <_printf_i+0x150>
 8008122:	682b      	ldr	r3, [r5, #0]
 8008124:	1d1a      	adds	r2, r3, #4
 8008126:	602a      	str	r2, [r5, #0]
 8008128:	681d      	ldr	r5, [r3, #0]
 800812a:	6862      	ldr	r2, [r4, #4]
 800812c:	2100      	movs	r1, #0
 800812e:	4628      	mov	r0, r5
 8008130:	f7f8 f87e 	bl	8000230 <memchr>
 8008134:	b108      	cbz	r0, 800813a <_printf_i+0x1f2>
 8008136:	1b40      	subs	r0, r0, r5
 8008138:	6060      	str	r0, [r4, #4]
 800813a:	6863      	ldr	r3, [r4, #4]
 800813c:	6123      	str	r3, [r4, #16]
 800813e:	2300      	movs	r3, #0
 8008140:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008144:	e7a8      	b.n	8008098 <_printf_i+0x150>
 8008146:	6923      	ldr	r3, [r4, #16]
 8008148:	462a      	mov	r2, r5
 800814a:	4649      	mov	r1, r9
 800814c:	4640      	mov	r0, r8
 800814e:	47d0      	blx	sl
 8008150:	3001      	adds	r0, #1
 8008152:	d0ab      	beq.n	80080ac <_printf_i+0x164>
 8008154:	6823      	ldr	r3, [r4, #0]
 8008156:	079b      	lsls	r3, r3, #30
 8008158:	d413      	bmi.n	8008182 <_printf_i+0x23a>
 800815a:	68e0      	ldr	r0, [r4, #12]
 800815c:	9b03      	ldr	r3, [sp, #12]
 800815e:	4298      	cmp	r0, r3
 8008160:	bfb8      	it	lt
 8008162:	4618      	movlt	r0, r3
 8008164:	e7a4      	b.n	80080b0 <_printf_i+0x168>
 8008166:	2301      	movs	r3, #1
 8008168:	4632      	mov	r2, r6
 800816a:	4649      	mov	r1, r9
 800816c:	4640      	mov	r0, r8
 800816e:	47d0      	blx	sl
 8008170:	3001      	adds	r0, #1
 8008172:	d09b      	beq.n	80080ac <_printf_i+0x164>
 8008174:	3501      	adds	r5, #1
 8008176:	68e3      	ldr	r3, [r4, #12]
 8008178:	9903      	ldr	r1, [sp, #12]
 800817a:	1a5b      	subs	r3, r3, r1
 800817c:	42ab      	cmp	r3, r5
 800817e:	dcf2      	bgt.n	8008166 <_printf_i+0x21e>
 8008180:	e7eb      	b.n	800815a <_printf_i+0x212>
 8008182:	2500      	movs	r5, #0
 8008184:	f104 0619 	add.w	r6, r4, #25
 8008188:	e7f5      	b.n	8008176 <_printf_i+0x22e>
 800818a:	bf00      	nop
 800818c:	0800b4d2 	.word	0x0800b4d2
 8008190:	0800b4e3 	.word	0x0800b4e3

08008194 <siprintf>:
 8008194:	b40e      	push	{r1, r2, r3}
 8008196:	b500      	push	{lr}
 8008198:	b09c      	sub	sp, #112	; 0x70
 800819a:	ab1d      	add	r3, sp, #116	; 0x74
 800819c:	9002      	str	r0, [sp, #8]
 800819e:	9006      	str	r0, [sp, #24]
 80081a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80081a4:	4809      	ldr	r0, [pc, #36]	; (80081cc <siprintf+0x38>)
 80081a6:	9107      	str	r1, [sp, #28]
 80081a8:	9104      	str	r1, [sp, #16]
 80081aa:	4909      	ldr	r1, [pc, #36]	; (80081d0 <siprintf+0x3c>)
 80081ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80081b0:	9105      	str	r1, [sp, #20]
 80081b2:	6800      	ldr	r0, [r0, #0]
 80081b4:	9301      	str	r3, [sp, #4]
 80081b6:	a902      	add	r1, sp, #8
 80081b8:	f001 fb78 	bl	80098ac <_svfiprintf_r>
 80081bc:	9b02      	ldr	r3, [sp, #8]
 80081be:	2200      	movs	r2, #0
 80081c0:	701a      	strb	r2, [r3, #0]
 80081c2:	b01c      	add	sp, #112	; 0x70
 80081c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80081c8:	b003      	add	sp, #12
 80081ca:	4770      	bx	lr
 80081cc:	2000002c 	.word	0x2000002c
 80081d0:	ffff0208 	.word	0xffff0208

080081d4 <quorem>:
 80081d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081d8:	6903      	ldr	r3, [r0, #16]
 80081da:	690c      	ldr	r4, [r1, #16]
 80081dc:	42a3      	cmp	r3, r4
 80081de:	4607      	mov	r7, r0
 80081e0:	f2c0 8081 	blt.w	80082e6 <quorem+0x112>
 80081e4:	3c01      	subs	r4, #1
 80081e6:	f101 0814 	add.w	r8, r1, #20
 80081ea:	f100 0514 	add.w	r5, r0, #20
 80081ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081f2:	9301      	str	r3, [sp, #4]
 80081f4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80081f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80081fc:	3301      	adds	r3, #1
 80081fe:	429a      	cmp	r2, r3
 8008200:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008204:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008208:	fbb2 f6f3 	udiv	r6, r2, r3
 800820c:	d331      	bcc.n	8008272 <quorem+0x9e>
 800820e:	f04f 0e00 	mov.w	lr, #0
 8008212:	4640      	mov	r0, r8
 8008214:	46ac      	mov	ip, r5
 8008216:	46f2      	mov	sl, lr
 8008218:	f850 2b04 	ldr.w	r2, [r0], #4
 800821c:	b293      	uxth	r3, r2
 800821e:	fb06 e303 	mla	r3, r6, r3, lr
 8008222:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008226:	b29b      	uxth	r3, r3
 8008228:	ebaa 0303 	sub.w	r3, sl, r3
 800822c:	f8dc a000 	ldr.w	sl, [ip]
 8008230:	0c12      	lsrs	r2, r2, #16
 8008232:	fa13 f38a 	uxtah	r3, r3, sl
 8008236:	fb06 e202 	mla	r2, r6, r2, lr
 800823a:	9300      	str	r3, [sp, #0]
 800823c:	9b00      	ldr	r3, [sp, #0]
 800823e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008242:	b292      	uxth	r2, r2
 8008244:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008248:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800824c:	f8bd 3000 	ldrh.w	r3, [sp]
 8008250:	4581      	cmp	r9, r0
 8008252:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008256:	f84c 3b04 	str.w	r3, [ip], #4
 800825a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800825e:	d2db      	bcs.n	8008218 <quorem+0x44>
 8008260:	f855 300b 	ldr.w	r3, [r5, fp]
 8008264:	b92b      	cbnz	r3, 8008272 <quorem+0x9e>
 8008266:	9b01      	ldr	r3, [sp, #4]
 8008268:	3b04      	subs	r3, #4
 800826a:	429d      	cmp	r5, r3
 800826c:	461a      	mov	r2, r3
 800826e:	d32e      	bcc.n	80082ce <quorem+0xfa>
 8008270:	613c      	str	r4, [r7, #16]
 8008272:	4638      	mov	r0, r7
 8008274:	f001 f8c6 	bl	8009404 <__mcmp>
 8008278:	2800      	cmp	r0, #0
 800827a:	db24      	blt.n	80082c6 <quorem+0xf2>
 800827c:	3601      	adds	r6, #1
 800827e:	4628      	mov	r0, r5
 8008280:	f04f 0c00 	mov.w	ip, #0
 8008284:	f858 2b04 	ldr.w	r2, [r8], #4
 8008288:	f8d0 e000 	ldr.w	lr, [r0]
 800828c:	b293      	uxth	r3, r2
 800828e:	ebac 0303 	sub.w	r3, ip, r3
 8008292:	0c12      	lsrs	r2, r2, #16
 8008294:	fa13 f38e 	uxtah	r3, r3, lr
 8008298:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800829c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80082a0:	b29b      	uxth	r3, r3
 80082a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082a6:	45c1      	cmp	r9, r8
 80082a8:	f840 3b04 	str.w	r3, [r0], #4
 80082ac:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80082b0:	d2e8      	bcs.n	8008284 <quorem+0xb0>
 80082b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80082b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082ba:	b922      	cbnz	r2, 80082c6 <quorem+0xf2>
 80082bc:	3b04      	subs	r3, #4
 80082be:	429d      	cmp	r5, r3
 80082c0:	461a      	mov	r2, r3
 80082c2:	d30a      	bcc.n	80082da <quorem+0x106>
 80082c4:	613c      	str	r4, [r7, #16]
 80082c6:	4630      	mov	r0, r6
 80082c8:	b003      	add	sp, #12
 80082ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ce:	6812      	ldr	r2, [r2, #0]
 80082d0:	3b04      	subs	r3, #4
 80082d2:	2a00      	cmp	r2, #0
 80082d4:	d1cc      	bne.n	8008270 <quorem+0x9c>
 80082d6:	3c01      	subs	r4, #1
 80082d8:	e7c7      	b.n	800826a <quorem+0x96>
 80082da:	6812      	ldr	r2, [r2, #0]
 80082dc:	3b04      	subs	r3, #4
 80082de:	2a00      	cmp	r2, #0
 80082e0:	d1f0      	bne.n	80082c4 <quorem+0xf0>
 80082e2:	3c01      	subs	r4, #1
 80082e4:	e7eb      	b.n	80082be <quorem+0xea>
 80082e6:	2000      	movs	r0, #0
 80082e8:	e7ee      	b.n	80082c8 <quorem+0xf4>
 80082ea:	0000      	movs	r0, r0
 80082ec:	0000      	movs	r0, r0
	...

080082f0 <_dtoa_r>:
 80082f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082f4:	ed2d 8b04 	vpush	{d8-d9}
 80082f8:	ec57 6b10 	vmov	r6, r7, d0
 80082fc:	b093      	sub	sp, #76	; 0x4c
 80082fe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008300:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008304:	9106      	str	r1, [sp, #24]
 8008306:	ee10 aa10 	vmov	sl, s0
 800830a:	4604      	mov	r4, r0
 800830c:	9209      	str	r2, [sp, #36]	; 0x24
 800830e:	930c      	str	r3, [sp, #48]	; 0x30
 8008310:	46bb      	mov	fp, r7
 8008312:	b975      	cbnz	r5, 8008332 <_dtoa_r+0x42>
 8008314:	2010      	movs	r0, #16
 8008316:	f000 fddd 	bl	8008ed4 <malloc>
 800831a:	4602      	mov	r2, r0
 800831c:	6260      	str	r0, [r4, #36]	; 0x24
 800831e:	b920      	cbnz	r0, 800832a <_dtoa_r+0x3a>
 8008320:	4ba7      	ldr	r3, [pc, #668]	; (80085c0 <_dtoa_r+0x2d0>)
 8008322:	21ea      	movs	r1, #234	; 0xea
 8008324:	48a7      	ldr	r0, [pc, #668]	; (80085c4 <_dtoa_r+0x2d4>)
 8008326:	f001 fbd1 	bl	8009acc <__assert_func>
 800832a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800832e:	6005      	str	r5, [r0, #0]
 8008330:	60c5      	str	r5, [r0, #12]
 8008332:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008334:	6819      	ldr	r1, [r3, #0]
 8008336:	b151      	cbz	r1, 800834e <_dtoa_r+0x5e>
 8008338:	685a      	ldr	r2, [r3, #4]
 800833a:	604a      	str	r2, [r1, #4]
 800833c:	2301      	movs	r3, #1
 800833e:	4093      	lsls	r3, r2
 8008340:	608b      	str	r3, [r1, #8]
 8008342:	4620      	mov	r0, r4
 8008344:	f000 fe1c 	bl	8008f80 <_Bfree>
 8008348:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800834a:	2200      	movs	r2, #0
 800834c:	601a      	str	r2, [r3, #0]
 800834e:	1e3b      	subs	r3, r7, #0
 8008350:	bfaa      	itet	ge
 8008352:	2300      	movge	r3, #0
 8008354:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008358:	f8c8 3000 	strge.w	r3, [r8]
 800835c:	4b9a      	ldr	r3, [pc, #616]	; (80085c8 <_dtoa_r+0x2d8>)
 800835e:	bfbc      	itt	lt
 8008360:	2201      	movlt	r2, #1
 8008362:	f8c8 2000 	strlt.w	r2, [r8]
 8008366:	ea33 030b 	bics.w	r3, r3, fp
 800836a:	d11b      	bne.n	80083a4 <_dtoa_r+0xb4>
 800836c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800836e:	f242 730f 	movw	r3, #9999	; 0x270f
 8008372:	6013      	str	r3, [r2, #0]
 8008374:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008378:	4333      	orrs	r3, r6
 800837a:	f000 8592 	beq.w	8008ea2 <_dtoa_r+0xbb2>
 800837e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008380:	b963      	cbnz	r3, 800839c <_dtoa_r+0xac>
 8008382:	4b92      	ldr	r3, [pc, #584]	; (80085cc <_dtoa_r+0x2dc>)
 8008384:	e022      	b.n	80083cc <_dtoa_r+0xdc>
 8008386:	4b92      	ldr	r3, [pc, #584]	; (80085d0 <_dtoa_r+0x2e0>)
 8008388:	9301      	str	r3, [sp, #4]
 800838a:	3308      	adds	r3, #8
 800838c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800838e:	6013      	str	r3, [r2, #0]
 8008390:	9801      	ldr	r0, [sp, #4]
 8008392:	b013      	add	sp, #76	; 0x4c
 8008394:	ecbd 8b04 	vpop	{d8-d9}
 8008398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800839c:	4b8b      	ldr	r3, [pc, #556]	; (80085cc <_dtoa_r+0x2dc>)
 800839e:	9301      	str	r3, [sp, #4]
 80083a0:	3303      	adds	r3, #3
 80083a2:	e7f3      	b.n	800838c <_dtoa_r+0x9c>
 80083a4:	2200      	movs	r2, #0
 80083a6:	2300      	movs	r3, #0
 80083a8:	4650      	mov	r0, sl
 80083aa:	4659      	mov	r1, fp
 80083ac:	f7f8 fbb4 	bl	8000b18 <__aeabi_dcmpeq>
 80083b0:	ec4b ab19 	vmov	d9, sl, fp
 80083b4:	4680      	mov	r8, r0
 80083b6:	b158      	cbz	r0, 80083d0 <_dtoa_r+0xe0>
 80083b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80083ba:	2301      	movs	r3, #1
 80083bc:	6013      	str	r3, [r2, #0]
 80083be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	f000 856b 	beq.w	8008e9c <_dtoa_r+0xbac>
 80083c6:	4883      	ldr	r0, [pc, #524]	; (80085d4 <_dtoa_r+0x2e4>)
 80083c8:	6018      	str	r0, [r3, #0]
 80083ca:	1e43      	subs	r3, r0, #1
 80083cc:	9301      	str	r3, [sp, #4]
 80083ce:	e7df      	b.n	8008390 <_dtoa_r+0xa0>
 80083d0:	ec4b ab10 	vmov	d0, sl, fp
 80083d4:	aa10      	add	r2, sp, #64	; 0x40
 80083d6:	a911      	add	r1, sp, #68	; 0x44
 80083d8:	4620      	mov	r0, r4
 80083da:	f001 f8b9 	bl	8009550 <__d2b>
 80083de:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80083e2:	ee08 0a10 	vmov	s16, r0
 80083e6:	2d00      	cmp	r5, #0
 80083e8:	f000 8084 	beq.w	80084f4 <_dtoa_r+0x204>
 80083ec:	ee19 3a90 	vmov	r3, s19
 80083f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083f4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80083f8:	4656      	mov	r6, sl
 80083fa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80083fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008402:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008406:	4b74      	ldr	r3, [pc, #464]	; (80085d8 <_dtoa_r+0x2e8>)
 8008408:	2200      	movs	r2, #0
 800840a:	4630      	mov	r0, r6
 800840c:	4639      	mov	r1, r7
 800840e:	f7f7 ff63 	bl	80002d8 <__aeabi_dsub>
 8008412:	a365      	add	r3, pc, #404	; (adr r3, 80085a8 <_dtoa_r+0x2b8>)
 8008414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008418:	f7f8 f916 	bl	8000648 <__aeabi_dmul>
 800841c:	a364      	add	r3, pc, #400	; (adr r3, 80085b0 <_dtoa_r+0x2c0>)
 800841e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008422:	f7f7 ff5b 	bl	80002dc <__adddf3>
 8008426:	4606      	mov	r6, r0
 8008428:	4628      	mov	r0, r5
 800842a:	460f      	mov	r7, r1
 800842c:	f7f8 f8a2 	bl	8000574 <__aeabi_i2d>
 8008430:	a361      	add	r3, pc, #388	; (adr r3, 80085b8 <_dtoa_r+0x2c8>)
 8008432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008436:	f7f8 f907 	bl	8000648 <__aeabi_dmul>
 800843a:	4602      	mov	r2, r0
 800843c:	460b      	mov	r3, r1
 800843e:	4630      	mov	r0, r6
 8008440:	4639      	mov	r1, r7
 8008442:	f7f7 ff4b 	bl	80002dc <__adddf3>
 8008446:	4606      	mov	r6, r0
 8008448:	460f      	mov	r7, r1
 800844a:	f7f8 fbad 	bl	8000ba8 <__aeabi_d2iz>
 800844e:	2200      	movs	r2, #0
 8008450:	9000      	str	r0, [sp, #0]
 8008452:	2300      	movs	r3, #0
 8008454:	4630      	mov	r0, r6
 8008456:	4639      	mov	r1, r7
 8008458:	f7f8 fb68 	bl	8000b2c <__aeabi_dcmplt>
 800845c:	b150      	cbz	r0, 8008474 <_dtoa_r+0x184>
 800845e:	9800      	ldr	r0, [sp, #0]
 8008460:	f7f8 f888 	bl	8000574 <__aeabi_i2d>
 8008464:	4632      	mov	r2, r6
 8008466:	463b      	mov	r3, r7
 8008468:	f7f8 fb56 	bl	8000b18 <__aeabi_dcmpeq>
 800846c:	b910      	cbnz	r0, 8008474 <_dtoa_r+0x184>
 800846e:	9b00      	ldr	r3, [sp, #0]
 8008470:	3b01      	subs	r3, #1
 8008472:	9300      	str	r3, [sp, #0]
 8008474:	9b00      	ldr	r3, [sp, #0]
 8008476:	2b16      	cmp	r3, #22
 8008478:	d85a      	bhi.n	8008530 <_dtoa_r+0x240>
 800847a:	9a00      	ldr	r2, [sp, #0]
 800847c:	4b57      	ldr	r3, [pc, #348]	; (80085dc <_dtoa_r+0x2ec>)
 800847e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008486:	ec51 0b19 	vmov	r0, r1, d9
 800848a:	f7f8 fb4f 	bl	8000b2c <__aeabi_dcmplt>
 800848e:	2800      	cmp	r0, #0
 8008490:	d050      	beq.n	8008534 <_dtoa_r+0x244>
 8008492:	9b00      	ldr	r3, [sp, #0]
 8008494:	3b01      	subs	r3, #1
 8008496:	9300      	str	r3, [sp, #0]
 8008498:	2300      	movs	r3, #0
 800849a:	930b      	str	r3, [sp, #44]	; 0x2c
 800849c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800849e:	1b5d      	subs	r5, r3, r5
 80084a0:	1e6b      	subs	r3, r5, #1
 80084a2:	9305      	str	r3, [sp, #20]
 80084a4:	bf45      	ittet	mi
 80084a6:	f1c5 0301 	rsbmi	r3, r5, #1
 80084aa:	9304      	strmi	r3, [sp, #16]
 80084ac:	2300      	movpl	r3, #0
 80084ae:	2300      	movmi	r3, #0
 80084b0:	bf4c      	ite	mi
 80084b2:	9305      	strmi	r3, [sp, #20]
 80084b4:	9304      	strpl	r3, [sp, #16]
 80084b6:	9b00      	ldr	r3, [sp, #0]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	db3d      	blt.n	8008538 <_dtoa_r+0x248>
 80084bc:	9b05      	ldr	r3, [sp, #20]
 80084be:	9a00      	ldr	r2, [sp, #0]
 80084c0:	920a      	str	r2, [sp, #40]	; 0x28
 80084c2:	4413      	add	r3, r2
 80084c4:	9305      	str	r3, [sp, #20]
 80084c6:	2300      	movs	r3, #0
 80084c8:	9307      	str	r3, [sp, #28]
 80084ca:	9b06      	ldr	r3, [sp, #24]
 80084cc:	2b09      	cmp	r3, #9
 80084ce:	f200 8089 	bhi.w	80085e4 <_dtoa_r+0x2f4>
 80084d2:	2b05      	cmp	r3, #5
 80084d4:	bfc4      	itt	gt
 80084d6:	3b04      	subgt	r3, #4
 80084d8:	9306      	strgt	r3, [sp, #24]
 80084da:	9b06      	ldr	r3, [sp, #24]
 80084dc:	f1a3 0302 	sub.w	r3, r3, #2
 80084e0:	bfcc      	ite	gt
 80084e2:	2500      	movgt	r5, #0
 80084e4:	2501      	movle	r5, #1
 80084e6:	2b03      	cmp	r3, #3
 80084e8:	f200 8087 	bhi.w	80085fa <_dtoa_r+0x30a>
 80084ec:	e8df f003 	tbb	[pc, r3]
 80084f0:	59383a2d 	.word	0x59383a2d
 80084f4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80084f8:	441d      	add	r5, r3
 80084fa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80084fe:	2b20      	cmp	r3, #32
 8008500:	bfc1      	itttt	gt
 8008502:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008506:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800850a:	fa0b f303 	lslgt.w	r3, fp, r3
 800850e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008512:	bfda      	itte	le
 8008514:	f1c3 0320 	rsble	r3, r3, #32
 8008518:	fa06 f003 	lslle.w	r0, r6, r3
 800851c:	4318      	orrgt	r0, r3
 800851e:	f7f8 f819 	bl	8000554 <__aeabi_ui2d>
 8008522:	2301      	movs	r3, #1
 8008524:	4606      	mov	r6, r0
 8008526:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800852a:	3d01      	subs	r5, #1
 800852c:	930e      	str	r3, [sp, #56]	; 0x38
 800852e:	e76a      	b.n	8008406 <_dtoa_r+0x116>
 8008530:	2301      	movs	r3, #1
 8008532:	e7b2      	b.n	800849a <_dtoa_r+0x1aa>
 8008534:	900b      	str	r0, [sp, #44]	; 0x2c
 8008536:	e7b1      	b.n	800849c <_dtoa_r+0x1ac>
 8008538:	9b04      	ldr	r3, [sp, #16]
 800853a:	9a00      	ldr	r2, [sp, #0]
 800853c:	1a9b      	subs	r3, r3, r2
 800853e:	9304      	str	r3, [sp, #16]
 8008540:	4253      	negs	r3, r2
 8008542:	9307      	str	r3, [sp, #28]
 8008544:	2300      	movs	r3, #0
 8008546:	930a      	str	r3, [sp, #40]	; 0x28
 8008548:	e7bf      	b.n	80084ca <_dtoa_r+0x1da>
 800854a:	2300      	movs	r3, #0
 800854c:	9308      	str	r3, [sp, #32]
 800854e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008550:	2b00      	cmp	r3, #0
 8008552:	dc55      	bgt.n	8008600 <_dtoa_r+0x310>
 8008554:	2301      	movs	r3, #1
 8008556:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800855a:	461a      	mov	r2, r3
 800855c:	9209      	str	r2, [sp, #36]	; 0x24
 800855e:	e00c      	b.n	800857a <_dtoa_r+0x28a>
 8008560:	2301      	movs	r3, #1
 8008562:	e7f3      	b.n	800854c <_dtoa_r+0x25c>
 8008564:	2300      	movs	r3, #0
 8008566:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008568:	9308      	str	r3, [sp, #32]
 800856a:	9b00      	ldr	r3, [sp, #0]
 800856c:	4413      	add	r3, r2
 800856e:	9302      	str	r3, [sp, #8]
 8008570:	3301      	adds	r3, #1
 8008572:	2b01      	cmp	r3, #1
 8008574:	9303      	str	r3, [sp, #12]
 8008576:	bfb8      	it	lt
 8008578:	2301      	movlt	r3, #1
 800857a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800857c:	2200      	movs	r2, #0
 800857e:	6042      	str	r2, [r0, #4]
 8008580:	2204      	movs	r2, #4
 8008582:	f102 0614 	add.w	r6, r2, #20
 8008586:	429e      	cmp	r6, r3
 8008588:	6841      	ldr	r1, [r0, #4]
 800858a:	d93d      	bls.n	8008608 <_dtoa_r+0x318>
 800858c:	4620      	mov	r0, r4
 800858e:	f000 fcb7 	bl	8008f00 <_Balloc>
 8008592:	9001      	str	r0, [sp, #4]
 8008594:	2800      	cmp	r0, #0
 8008596:	d13b      	bne.n	8008610 <_dtoa_r+0x320>
 8008598:	4b11      	ldr	r3, [pc, #68]	; (80085e0 <_dtoa_r+0x2f0>)
 800859a:	4602      	mov	r2, r0
 800859c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80085a0:	e6c0      	b.n	8008324 <_dtoa_r+0x34>
 80085a2:	2301      	movs	r3, #1
 80085a4:	e7df      	b.n	8008566 <_dtoa_r+0x276>
 80085a6:	bf00      	nop
 80085a8:	636f4361 	.word	0x636f4361
 80085ac:	3fd287a7 	.word	0x3fd287a7
 80085b0:	8b60c8b3 	.word	0x8b60c8b3
 80085b4:	3fc68a28 	.word	0x3fc68a28
 80085b8:	509f79fb 	.word	0x509f79fb
 80085bc:	3fd34413 	.word	0x3fd34413
 80085c0:	0800b501 	.word	0x0800b501
 80085c4:	0800b518 	.word	0x0800b518
 80085c8:	7ff00000 	.word	0x7ff00000
 80085cc:	0800b4fd 	.word	0x0800b4fd
 80085d0:	0800b4f4 	.word	0x0800b4f4
 80085d4:	0800b4d1 	.word	0x0800b4d1
 80085d8:	3ff80000 	.word	0x3ff80000
 80085dc:	0800b608 	.word	0x0800b608
 80085e0:	0800b573 	.word	0x0800b573
 80085e4:	2501      	movs	r5, #1
 80085e6:	2300      	movs	r3, #0
 80085e8:	9306      	str	r3, [sp, #24]
 80085ea:	9508      	str	r5, [sp, #32]
 80085ec:	f04f 33ff 	mov.w	r3, #4294967295
 80085f0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80085f4:	2200      	movs	r2, #0
 80085f6:	2312      	movs	r3, #18
 80085f8:	e7b0      	b.n	800855c <_dtoa_r+0x26c>
 80085fa:	2301      	movs	r3, #1
 80085fc:	9308      	str	r3, [sp, #32]
 80085fe:	e7f5      	b.n	80085ec <_dtoa_r+0x2fc>
 8008600:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008602:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008606:	e7b8      	b.n	800857a <_dtoa_r+0x28a>
 8008608:	3101      	adds	r1, #1
 800860a:	6041      	str	r1, [r0, #4]
 800860c:	0052      	lsls	r2, r2, #1
 800860e:	e7b8      	b.n	8008582 <_dtoa_r+0x292>
 8008610:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008612:	9a01      	ldr	r2, [sp, #4]
 8008614:	601a      	str	r2, [r3, #0]
 8008616:	9b03      	ldr	r3, [sp, #12]
 8008618:	2b0e      	cmp	r3, #14
 800861a:	f200 809d 	bhi.w	8008758 <_dtoa_r+0x468>
 800861e:	2d00      	cmp	r5, #0
 8008620:	f000 809a 	beq.w	8008758 <_dtoa_r+0x468>
 8008624:	9b00      	ldr	r3, [sp, #0]
 8008626:	2b00      	cmp	r3, #0
 8008628:	dd32      	ble.n	8008690 <_dtoa_r+0x3a0>
 800862a:	4ab7      	ldr	r2, [pc, #732]	; (8008908 <_dtoa_r+0x618>)
 800862c:	f003 030f 	and.w	r3, r3, #15
 8008630:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008634:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008638:	9b00      	ldr	r3, [sp, #0]
 800863a:	05d8      	lsls	r0, r3, #23
 800863c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008640:	d516      	bpl.n	8008670 <_dtoa_r+0x380>
 8008642:	4bb2      	ldr	r3, [pc, #712]	; (800890c <_dtoa_r+0x61c>)
 8008644:	ec51 0b19 	vmov	r0, r1, d9
 8008648:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800864c:	f7f8 f926 	bl	800089c <__aeabi_ddiv>
 8008650:	f007 070f 	and.w	r7, r7, #15
 8008654:	4682      	mov	sl, r0
 8008656:	468b      	mov	fp, r1
 8008658:	2503      	movs	r5, #3
 800865a:	4eac      	ldr	r6, [pc, #688]	; (800890c <_dtoa_r+0x61c>)
 800865c:	b957      	cbnz	r7, 8008674 <_dtoa_r+0x384>
 800865e:	4642      	mov	r2, r8
 8008660:	464b      	mov	r3, r9
 8008662:	4650      	mov	r0, sl
 8008664:	4659      	mov	r1, fp
 8008666:	f7f8 f919 	bl	800089c <__aeabi_ddiv>
 800866a:	4682      	mov	sl, r0
 800866c:	468b      	mov	fp, r1
 800866e:	e028      	b.n	80086c2 <_dtoa_r+0x3d2>
 8008670:	2502      	movs	r5, #2
 8008672:	e7f2      	b.n	800865a <_dtoa_r+0x36a>
 8008674:	07f9      	lsls	r1, r7, #31
 8008676:	d508      	bpl.n	800868a <_dtoa_r+0x39a>
 8008678:	4640      	mov	r0, r8
 800867a:	4649      	mov	r1, r9
 800867c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008680:	f7f7 ffe2 	bl	8000648 <__aeabi_dmul>
 8008684:	3501      	adds	r5, #1
 8008686:	4680      	mov	r8, r0
 8008688:	4689      	mov	r9, r1
 800868a:	107f      	asrs	r7, r7, #1
 800868c:	3608      	adds	r6, #8
 800868e:	e7e5      	b.n	800865c <_dtoa_r+0x36c>
 8008690:	f000 809b 	beq.w	80087ca <_dtoa_r+0x4da>
 8008694:	9b00      	ldr	r3, [sp, #0]
 8008696:	4f9d      	ldr	r7, [pc, #628]	; (800890c <_dtoa_r+0x61c>)
 8008698:	425e      	negs	r6, r3
 800869a:	4b9b      	ldr	r3, [pc, #620]	; (8008908 <_dtoa_r+0x618>)
 800869c:	f006 020f 	and.w	r2, r6, #15
 80086a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086a8:	ec51 0b19 	vmov	r0, r1, d9
 80086ac:	f7f7 ffcc 	bl	8000648 <__aeabi_dmul>
 80086b0:	1136      	asrs	r6, r6, #4
 80086b2:	4682      	mov	sl, r0
 80086b4:	468b      	mov	fp, r1
 80086b6:	2300      	movs	r3, #0
 80086b8:	2502      	movs	r5, #2
 80086ba:	2e00      	cmp	r6, #0
 80086bc:	d17a      	bne.n	80087b4 <_dtoa_r+0x4c4>
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d1d3      	bne.n	800866a <_dtoa_r+0x37a>
 80086c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	f000 8082 	beq.w	80087ce <_dtoa_r+0x4de>
 80086ca:	4b91      	ldr	r3, [pc, #580]	; (8008910 <_dtoa_r+0x620>)
 80086cc:	2200      	movs	r2, #0
 80086ce:	4650      	mov	r0, sl
 80086d0:	4659      	mov	r1, fp
 80086d2:	f7f8 fa2b 	bl	8000b2c <__aeabi_dcmplt>
 80086d6:	2800      	cmp	r0, #0
 80086d8:	d079      	beq.n	80087ce <_dtoa_r+0x4de>
 80086da:	9b03      	ldr	r3, [sp, #12]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d076      	beq.n	80087ce <_dtoa_r+0x4de>
 80086e0:	9b02      	ldr	r3, [sp, #8]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	dd36      	ble.n	8008754 <_dtoa_r+0x464>
 80086e6:	9b00      	ldr	r3, [sp, #0]
 80086e8:	4650      	mov	r0, sl
 80086ea:	4659      	mov	r1, fp
 80086ec:	1e5f      	subs	r7, r3, #1
 80086ee:	2200      	movs	r2, #0
 80086f0:	4b88      	ldr	r3, [pc, #544]	; (8008914 <_dtoa_r+0x624>)
 80086f2:	f7f7 ffa9 	bl	8000648 <__aeabi_dmul>
 80086f6:	9e02      	ldr	r6, [sp, #8]
 80086f8:	4682      	mov	sl, r0
 80086fa:	468b      	mov	fp, r1
 80086fc:	3501      	adds	r5, #1
 80086fe:	4628      	mov	r0, r5
 8008700:	f7f7 ff38 	bl	8000574 <__aeabi_i2d>
 8008704:	4652      	mov	r2, sl
 8008706:	465b      	mov	r3, fp
 8008708:	f7f7 ff9e 	bl	8000648 <__aeabi_dmul>
 800870c:	4b82      	ldr	r3, [pc, #520]	; (8008918 <_dtoa_r+0x628>)
 800870e:	2200      	movs	r2, #0
 8008710:	f7f7 fde4 	bl	80002dc <__adddf3>
 8008714:	46d0      	mov	r8, sl
 8008716:	46d9      	mov	r9, fp
 8008718:	4682      	mov	sl, r0
 800871a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800871e:	2e00      	cmp	r6, #0
 8008720:	d158      	bne.n	80087d4 <_dtoa_r+0x4e4>
 8008722:	4b7e      	ldr	r3, [pc, #504]	; (800891c <_dtoa_r+0x62c>)
 8008724:	2200      	movs	r2, #0
 8008726:	4640      	mov	r0, r8
 8008728:	4649      	mov	r1, r9
 800872a:	f7f7 fdd5 	bl	80002d8 <__aeabi_dsub>
 800872e:	4652      	mov	r2, sl
 8008730:	465b      	mov	r3, fp
 8008732:	4680      	mov	r8, r0
 8008734:	4689      	mov	r9, r1
 8008736:	f7f8 fa17 	bl	8000b68 <__aeabi_dcmpgt>
 800873a:	2800      	cmp	r0, #0
 800873c:	f040 8295 	bne.w	8008c6a <_dtoa_r+0x97a>
 8008740:	4652      	mov	r2, sl
 8008742:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008746:	4640      	mov	r0, r8
 8008748:	4649      	mov	r1, r9
 800874a:	f7f8 f9ef 	bl	8000b2c <__aeabi_dcmplt>
 800874e:	2800      	cmp	r0, #0
 8008750:	f040 8289 	bne.w	8008c66 <_dtoa_r+0x976>
 8008754:	ec5b ab19 	vmov	sl, fp, d9
 8008758:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800875a:	2b00      	cmp	r3, #0
 800875c:	f2c0 8148 	blt.w	80089f0 <_dtoa_r+0x700>
 8008760:	9a00      	ldr	r2, [sp, #0]
 8008762:	2a0e      	cmp	r2, #14
 8008764:	f300 8144 	bgt.w	80089f0 <_dtoa_r+0x700>
 8008768:	4b67      	ldr	r3, [pc, #412]	; (8008908 <_dtoa_r+0x618>)
 800876a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800876e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008772:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008774:	2b00      	cmp	r3, #0
 8008776:	f280 80d5 	bge.w	8008924 <_dtoa_r+0x634>
 800877a:	9b03      	ldr	r3, [sp, #12]
 800877c:	2b00      	cmp	r3, #0
 800877e:	f300 80d1 	bgt.w	8008924 <_dtoa_r+0x634>
 8008782:	f040 826f 	bne.w	8008c64 <_dtoa_r+0x974>
 8008786:	4b65      	ldr	r3, [pc, #404]	; (800891c <_dtoa_r+0x62c>)
 8008788:	2200      	movs	r2, #0
 800878a:	4640      	mov	r0, r8
 800878c:	4649      	mov	r1, r9
 800878e:	f7f7 ff5b 	bl	8000648 <__aeabi_dmul>
 8008792:	4652      	mov	r2, sl
 8008794:	465b      	mov	r3, fp
 8008796:	f7f8 f9dd 	bl	8000b54 <__aeabi_dcmpge>
 800879a:	9e03      	ldr	r6, [sp, #12]
 800879c:	4637      	mov	r7, r6
 800879e:	2800      	cmp	r0, #0
 80087a0:	f040 8245 	bne.w	8008c2e <_dtoa_r+0x93e>
 80087a4:	9d01      	ldr	r5, [sp, #4]
 80087a6:	2331      	movs	r3, #49	; 0x31
 80087a8:	f805 3b01 	strb.w	r3, [r5], #1
 80087ac:	9b00      	ldr	r3, [sp, #0]
 80087ae:	3301      	adds	r3, #1
 80087b0:	9300      	str	r3, [sp, #0]
 80087b2:	e240      	b.n	8008c36 <_dtoa_r+0x946>
 80087b4:	07f2      	lsls	r2, r6, #31
 80087b6:	d505      	bpl.n	80087c4 <_dtoa_r+0x4d4>
 80087b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087bc:	f7f7 ff44 	bl	8000648 <__aeabi_dmul>
 80087c0:	3501      	adds	r5, #1
 80087c2:	2301      	movs	r3, #1
 80087c4:	1076      	asrs	r6, r6, #1
 80087c6:	3708      	adds	r7, #8
 80087c8:	e777      	b.n	80086ba <_dtoa_r+0x3ca>
 80087ca:	2502      	movs	r5, #2
 80087cc:	e779      	b.n	80086c2 <_dtoa_r+0x3d2>
 80087ce:	9f00      	ldr	r7, [sp, #0]
 80087d0:	9e03      	ldr	r6, [sp, #12]
 80087d2:	e794      	b.n	80086fe <_dtoa_r+0x40e>
 80087d4:	9901      	ldr	r1, [sp, #4]
 80087d6:	4b4c      	ldr	r3, [pc, #304]	; (8008908 <_dtoa_r+0x618>)
 80087d8:	4431      	add	r1, r6
 80087da:	910d      	str	r1, [sp, #52]	; 0x34
 80087dc:	9908      	ldr	r1, [sp, #32]
 80087de:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80087e2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80087e6:	2900      	cmp	r1, #0
 80087e8:	d043      	beq.n	8008872 <_dtoa_r+0x582>
 80087ea:	494d      	ldr	r1, [pc, #308]	; (8008920 <_dtoa_r+0x630>)
 80087ec:	2000      	movs	r0, #0
 80087ee:	f7f8 f855 	bl	800089c <__aeabi_ddiv>
 80087f2:	4652      	mov	r2, sl
 80087f4:	465b      	mov	r3, fp
 80087f6:	f7f7 fd6f 	bl	80002d8 <__aeabi_dsub>
 80087fa:	9d01      	ldr	r5, [sp, #4]
 80087fc:	4682      	mov	sl, r0
 80087fe:	468b      	mov	fp, r1
 8008800:	4649      	mov	r1, r9
 8008802:	4640      	mov	r0, r8
 8008804:	f7f8 f9d0 	bl	8000ba8 <__aeabi_d2iz>
 8008808:	4606      	mov	r6, r0
 800880a:	f7f7 feb3 	bl	8000574 <__aeabi_i2d>
 800880e:	4602      	mov	r2, r0
 8008810:	460b      	mov	r3, r1
 8008812:	4640      	mov	r0, r8
 8008814:	4649      	mov	r1, r9
 8008816:	f7f7 fd5f 	bl	80002d8 <__aeabi_dsub>
 800881a:	3630      	adds	r6, #48	; 0x30
 800881c:	f805 6b01 	strb.w	r6, [r5], #1
 8008820:	4652      	mov	r2, sl
 8008822:	465b      	mov	r3, fp
 8008824:	4680      	mov	r8, r0
 8008826:	4689      	mov	r9, r1
 8008828:	f7f8 f980 	bl	8000b2c <__aeabi_dcmplt>
 800882c:	2800      	cmp	r0, #0
 800882e:	d163      	bne.n	80088f8 <_dtoa_r+0x608>
 8008830:	4642      	mov	r2, r8
 8008832:	464b      	mov	r3, r9
 8008834:	4936      	ldr	r1, [pc, #216]	; (8008910 <_dtoa_r+0x620>)
 8008836:	2000      	movs	r0, #0
 8008838:	f7f7 fd4e 	bl	80002d8 <__aeabi_dsub>
 800883c:	4652      	mov	r2, sl
 800883e:	465b      	mov	r3, fp
 8008840:	f7f8 f974 	bl	8000b2c <__aeabi_dcmplt>
 8008844:	2800      	cmp	r0, #0
 8008846:	f040 80b5 	bne.w	80089b4 <_dtoa_r+0x6c4>
 800884a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800884c:	429d      	cmp	r5, r3
 800884e:	d081      	beq.n	8008754 <_dtoa_r+0x464>
 8008850:	4b30      	ldr	r3, [pc, #192]	; (8008914 <_dtoa_r+0x624>)
 8008852:	2200      	movs	r2, #0
 8008854:	4650      	mov	r0, sl
 8008856:	4659      	mov	r1, fp
 8008858:	f7f7 fef6 	bl	8000648 <__aeabi_dmul>
 800885c:	4b2d      	ldr	r3, [pc, #180]	; (8008914 <_dtoa_r+0x624>)
 800885e:	4682      	mov	sl, r0
 8008860:	468b      	mov	fp, r1
 8008862:	4640      	mov	r0, r8
 8008864:	4649      	mov	r1, r9
 8008866:	2200      	movs	r2, #0
 8008868:	f7f7 feee 	bl	8000648 <__aeabi_dmul>
 800886c:	4680      	mov	r8, r0
 800886e:	4689      	mov	r9, r1
 8008870:	e7c6      	b.n	8008800 <_dtoa_r+0x510>
 8008872:	4650      	mov	r0, sl
 8008874:	4659      	mov	r1, fp
 8008876:	f7f7 fee7 	bl	8000648 <__aeabi_dmul>
 800887a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800887c:	9d01      	ldr	r5, [sp, #4]
 800887e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008880:	4682      	mov	sl, r0
 8008882:	468b      	mov	fp, r1
 8008884:	4649      	mov	r1, r9
 8008886:	4640      	mov	r0, r8
 8008888:	f7f8 f98e 	bl	8000ba8 <__aeabi_d2iz>
 800888c:	4606      	mov	r6, r0
 800888e:	f7f7 fe71 	bl	8000574 <__aeabi_i2d>
 8008892:	3630      	adds	r6, #48	; 0x30
 8008894:	4602      	mov	r2, r0
 8008896:	460b      	mov	r3, r1
 8008898:	4640      	mov	r0, r8
 800889a:	4649      	mov	r1, r9
 800889c:	f7f7 fd1c 	bl	80002d8 <__aeabi_dsub>
 80088a0:	f805 6b01 	strb.w	r6, [r5], #1
 80088a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088a6:	429d      	cmp	r5, r3
 80088a8:	4680      	mov	r8, r0
 80088aa:	4689      	mov	r9, r1
 80088ac:	f04f 0200 	mov.w	r2, #0
 80088b0:	d124      	bne.n	80088fc <_dtoa_r+0x60c>
 80088b2:	4b1b      	ldr	r3, [pc, #108]	; (8008920 <_dtoa_r+0x630>)
 80088b4:	4650      	mov	r0, sl
 80088b6:	4659      	mov	r1, fp
 80088b8:	f7f7 fd10 	bl	80002dc <__adddf3>
 80088bc:	4602      	mov	r2, r0
 80088be:	460b      	mov	r3, r1
 80088c0:	4640      	mov	r0, r8
 80088c2:	4649      	mov	r1, r9
 80088c4:	f7f8 f950 	bl	8000b68 <__aeabi_dcmpgt>
 80088c8:	2800      	cmp	r0, #0
 80088ca:	d173      	bne.n	80089b4 <_dtoa_r+0x6c4>
 80088cc:	4652      	mov	r2, sl
 80088ce:	465b      	mov	r3, fp
 80088d0:	4913      	ldr	r1, [pc, #76]	; (8008920 <_dtoa_r+0x630>)
 80088d2:	2000      	movs	r0, #0
 80088d4:	f7f7 fd00 	bl	80002d8 <__aeabi_dsub>
 80088d8:	4602      	mov	r2, r0
 80088da:	460b      	mov	r3, r1
 80088dc:	4640      	mov	r0, r8
 80088de:	4649      	mov	r1, r9
 80088e0:	f7f8 f924 	bl	8000b2c <__aeabi_dcmplt>
 80088e4:	2800      	cmp	r0, #0
 80088e6:	f43f af35 	beq.w	8008754 <_dtoa_r+0x464>
 80088ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80088ec:	1e6b      	subs	r3, r5, #1
 80088ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80088f0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80088f4:	2b30      	cmp	r3, #48	; 0x30
 80088f6:	d0f8      	beq.n	80088ea <_dtoa_r+0x5fa>
 80088f8:	9700      	str	r7, [sp, #0]
 80088fa:	e049      	b.n	8008990 <_dtoa_r+0x6a0>
 80088fc:	4b05      	ldr	r3, [pc, #20]	; (8008914 <_dtoa_r+0x624>)
 80088fe:	f7f7 fea3 	bl	8000648 <__aeabi_dmul>
 8008902:	4680      	mov	r8, r0
 8008904:	4689      	mov	r9, r1
 8008906:	e7bd      	b.n	8008884 <_dtoa_r+0x594>
 8008908:	0800b608 	.word	0x0800b608
 800890c:	0800b5e0 	.word	0x0800b5e0
 8008910:	3ff00000 	.word	0x3ff00000
 8008914:	40240000 	.word	0x40240000
 8008918:	401c0000 	.word	0x401c0000
 800891c:	40140000 	.word	0x40140000
 8008920:	3fe00000 	.word	0x3fe00000
 8008924:	9d01      	ldr	r5, [sp, #4]
 8008926:	4656      	mov	r6, sl
 8008928:	465f      	mov	r7, fp
 800892a:	4642      	mov	r2, r8
 800892c:	464b      	mov	r3, r9
 800892e:	4630      	mov	r0, r6
 8008930:	4639      	mov	r1, r7
 8008932:	f7f7 ffb3 	bl	800089c <__aeabi_ddiv>
 8008936:	f7f8 f937 	bl	8000ba8 <__aeabi_d2iz>
 800893a:	4682      	mov	sl, r0
 800893c:	f7f7 fe1a 	bl	8000574 <__aeabi_i2d>
 8008940:	4642      	mov	r2, r8
 8008942:	464b      	mov	r3, r9
 8008944:	f7f7 fe80 	bl	8000648 <__aeabi_dmul>
 8008948:	4602      	mov	r2, r0
 800894a:	460b      	mov	r3, r1
 800894c:	4630      	mov	r0, r6
 800894e:	4639      	mov	r1, r7
 8008950:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008954:	f7f7 fcc0 	bl	80002d8 <__aeabi_dsub>
 8008958:	f805 6b01 	strb.w	r6, [r5], #1
 800895c:	9e01      	ldr	r6, [sp, #4]
 800895e:	9f03      	ldr	r7, [sp, #12]
 8008960:	1bae      	subs	r6, r5, r6
 8008962:	42b7      	cmp	r7, r6
 8008964:	4602      	mov	r2, r0
 8008966:	460b      	mov	r3, r1
 8008968:	d135      	bne.n	80089d6 <_dtoa_r+0x6e6>
 800896a:	f7f7 fcb7 	bl	80002dc <__adddf3>
 800896e:	4642      	mov	r2, r8
 8008970:	464b      	mov	r3, r9
 8008972:	4606      	mov	r6, r0
 8008974:	460f      	mov	r7, r1
 8008976:	f7f8 f8f7 	bl	8000b68 <__aeabi_dcmpgt>
 800897a:	b9d0      	cbnz	r0, 80089b2 <_dtoa_r+0x6c2>
 800897c:	4642      	mov	r2, r8
 800897e:	464b      	mov	r3, r9
 8008980:	4630      	mov	r0, r6
 8008982:	4639      	mov	r1, r7
 8008984:	f7f8 f8c8 	bl	8000b18 <__aeabi_dcmpeq>
 8008988:	b110      	cbz	r0, 8008990 <_dtoa_r+0x6a0>
 800898a:	f01a 0f01 	tst.w	sl, #1
 800898e:	d110      	bne.n	80089b2 <_dtoa_r+0x6c2>
 8008990:	4620      	mov	r0, r4
 8008992:	ee18 1a10 	vmov	r1, s16
 8008996:	f000 faf3 	bl	8008f80 <_Bfree>
 800899a:	2300      	movs	r3, #0
 800899c:	9800      	ldr	r0, [sp, #0]
 800899e:	702b      	strb	r3, [r5, #0]
 80089a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80089a2:	3001      	adds	r0, #1
 80089a4:	6018      	str	r0, [r3, #0]
 80089a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	f43f acf1 	beq.w	8008390 <_dtoa_r+0xa0>
 80089ae:	601d      	str	r5, [r3, #0]
 80089b0:	e4ee      	b.n	8008390 <_dtoa_r+0xa0>
 80089b2:	9f00      	ldr	r7, [sp, #0]
 80089b4:	462b      	mov	r3, r5
 80089b6:	461d      	mov	r5, r3
 80089b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80089bc:	2a39      	cmp	r2, #57	; 0x39
 80089be:	d106      	bne.n	80089ce <_dtoa_r+0x6de>
 80089c0:	9a01      	ldr	r2, [sp, #4]
 80089c2:	429a      	cmp	r2, r3
 80089c4:	d1f7      	bne.n	80089b6 <_dtoa_r+0x6c6>
 80089c6:	9901      	ldr	r1, [sp, #4]
 80089c8:	2230      	movs	r2, #48	; 0x30
 80089ca:	3701      	adds	r7, #1
 80089cc:	700a      	strb	r2, [r1, #0]
 80089ce:	781a      	ldrb	r2, [r3, #0]
 80089d0:	3201      	adds	r2, #1
 80089d2:	701a      	strb	r2, [r3, #0]
 80089d4:	e790      	b.n	80088f8 <_dtoa_r+0x608>
 80089d6:	4ba6      	ldr	r3, [pc, #664]	; (8008c70 <_dtoa_r+0x980>)
 80089d8:	2200      	movs	r2, #0
 80089da:	f7f7 fe35 	bl	8000648 <__aeabi_dmul>
 80089de:	2200      	movs	r2, #0
 80089e0:	2300      	movs	r3, #0
 80089e2:	4606      	mov	r6, r0
 80089e4:	460f      	mov	r7, r1
 80089e6:	f7f8 f897 	bl	8000b18 <__aeabi_dcmpeq>
 80089ea:	2800      	cmp	r0, #0
 80089ec:	d09d      	beq.n	800892a <_dtoa_r+0x63a>
 80089ee:	e7cf      	b.n	8008990 <_dtoa_r+0x6a0>
 80089f0:	9a08      	ldr	r2, [sp, #32]
 80089f2:	2a00      	cmp	r2, #0
 80089f4:	f000 80d7 	beq.w	8008ba6 <_dtoa_r+0x8b6>
 80089f8:	9a06      	ldr	r2, [sp, #24]
 80089fa:	2a01      	cmp	r2, #1
 80089fc:	f300 80ba 	bgt.w	8008b74 <_dtoa_r+0x884>
 8008a00:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a02:	2a00      	cmp	r2, #0
 8008a04:	f000 80b2 	beq.w	8008b6c <_dtoa_r+0x87c>
 8008a08:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008a0c:	9e07      	ldr	r6, [sp, #28]
 8008a0e:	9d04      	ldr	r5, [sp, #16]
 8008a10:	9a04      	ldr	r2, [sp, #16]
 8008a12:	441a      	add	r2, r3
 8008a14:	9204      	str	r2, [sp, #16]
 8008a16:	9a05      	ldr	r2, [sp, #20]
 8008a18:	2101      	movs	r1, #1
 8008a1a:	441a      	add	r2, r3
 8008a1c:	4620      	mov	r0, r4
 8008a1e:	9205      	str	r2, [sp, #20]
 8008a20:	f000 fb66 	bl	80090f0 <__i2b>
 8008a24:	4607      	mov	r7, r0
 8008a26:	2d00      	cmp	r5, #0
 8008a28:	dd0c      	ble.n	8008a44 <_dtoa_r+0x754>
 8008a2a:	9b05      	ldr	r3, [sp, #20]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	dd09      	ble.n	8008a44 <_dtoa_r+0x754>
 8008a30:	42ab      	cmp	r3, r5
 8008a32:	9a04      	ldr	r2, [sp, #16]
 8008a34:	bfa8      	it	ge
 8008a36:	462b      	movge	r3, r5
 8008a38:	1ad2      	subs	r2, r2, r3
 8008a3a:	9204      	str	r2, [sp, #16]
 8008a3c:	9a05      	ldr	r2, [sp, #20]
 8008a3e:	1aed      	subs	r5, r5, r3
 8008a40:	1ad3      	subs	r3, r2, r3
 8008a42:	9305      	str	r3, [sp, #20]
 8008a44:	9b07      	ldr	r3, [sp, #28]
 8008a46:	b31b      	cbz	r3, 8008a90 <_dtoa_r+0x7a0>
 8008a48:	9b08      	ldr	r3, [sp, #32]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	f000 80af 	beq.w	8008bae <_dtoa_r+0x8be>
 8008a50:	2e00      	cmp	r6, #0
 8008a52:	dd13      	ble.n	8008a7c <_dtoa_r+0x78c>
 8008a54:	4639      	mov	r1, r7
 8008a56:	4632      	mov	r2, r6
 8008a58:	4620      	mov	r0, r4
 8008a5a:	f000 fc09 	bl	8009270 <__pow5mult>
 8008a5e:	ee18 2a10 	vmov	r2, s16
 8008a62:	4601      	mov	r1, r0
 8008a64:	4607      	mov	r7, r0
 8008a66:	4620      	mov	r0, r4
 8008a68:	f000 fb58 	bl	800911c <__multiply>
 8008a6c:	ee18 1a10 	vmov	r1, s16
 8008a70:	4680      	mov	r8, r0
 8008a72:	4620      	mov	r0, r4
 8008a74:	f000 fa84 	bl	8008f80 <_Bfree>
 8008a78:	ee08 8a10 	vmov	s16, r8
 8008a7c:	9b07      	ldr	r3, [sp, #28]
 8008a7e:	1b9a      	subs	r2, r3, r6
 8008a80:	d006      	beq.n	8008a90 <_dtoa_r+0x7a0>
 8008a82:	ee18 1a10 	vmov	r1, s16
 8008a86:	4620      	mov	r0, r4
 8008a88:	f000 fbf2 	bl	8009270 <__pow5mult>
 8008a8c:	ee08 0a10 	vmov	s16, r0
 8008a90:	2101      	movs	r1, #1
 8008a92:	4620      	mov	r0, r4
 8008a94:	f000 fb2c 	bl	80090f0 <__i2b>
 8008a98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	4606      	mov	r6, r0
 8008a9e:	f340 8088 	ble.w	8008bb2 <_dtoa_r+0x8c2>
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	4601      	mov	r1, r0
 8008aa6:	4620      	mov	r0, r4
 8008aa8:	f000 fbe2 	bl	8009270 <__pow5mult>
 8008aac:	9b06      	ldr	r3, [sp, #24]
 8008aae:	2b01      	cmp	r3, #1
 8008ab0:	4606      	mov	r6, r0
 8008ab2:	f340 8081 	ble.w	8008bb8 <_dtoa_r+0x8c8>
 8008ab6:	f04f 0800 	mov.w	r8, #0
 8008aba:	6933      	ldr	r3, [r6, #16]
 8008abc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008ac0:	6918      	ldr	r0, [r3, #16]
 8008ac2:	f000 fac5 	bl	8009050 <__hi0bits>
 8008ac6:	f1c0 0020 	rsb	r0, r0, #32
 8008aca:	9b05      	ldr	r3, [sp, #20]
 8008acc:	4418      	add	r0, r3
 8008ace:	f010 001f 	ands.w	r0, r0, #31
 8008ad2:	f000 8092 	beq.w	8008bfa <_dtoa_r+0x90a>
 8008ad6:	f1c0 0320 	rsb	r3, r0, #32
 8008ada:	2b04      	cmp	r3, #4
 8008adc:	f340 808a 	ble.w	8008bf4 <_dtoa_r+0x904>
 8008ae0:	f1c0 001c 	rsb	r0, r0, #28
 8008ae4:	9b04      	ldr	r3, [sp, #16]
 8008ae6:	4403      	add	r3, r0
 8008ae8:	9304      	str	r3, [sp, #16]
 8008aea:	9b05      	ldr	r3, [sp, #20]
 8008aec:	4403      	add	r3, r0
 8008aee:	4405      	add	r5, r0
 8008af0:	9305      	str	r3, [sp, #20]
 8008af2:	9b04      	ldr	r3, [sp, #16]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	dd07      	ble.n	8008b08 <_dtoa_r+0x818>
 8008af8:	ee18 1a10 	vmov	r1, s16
 8008afc:	461a      	mov	r2, r3
 8008afe:	4620      	mov	r0, r4
 8008b00:	f000 fc10 	bl	8009324 <__lshift>
 8008b04:	ee08 0a10 	vmov	s16, r0
 8008b08:	9b05      	ldr	r3, [sp, #20]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	dd05      	ble.n	8008b1a <_dtoa_r+0x82a>
 8008b0e:	4631      	mov	r1, r6
 8008b10:	461a      	mov	r2, r3
 8008b12:	4620      	mov	r0, r4
 8008b14:	f000 fc06 	bl	8009324 <__lshift>
 8008b18:	4606      	mov	r6, r0
 8008b1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d06e      	beq.n	8008bfe <_dtoa_r+0x90e>
 8008b20:	ee18 0a10 	vmov	r0, s16
 8008b24:	4631      	mov	r1, r6
 8008b26:	f000 fc6d 	bl	8009404 <__mcmp>
 8008b2a:	2800      	cmp	r0, #0
 8008b2c:	da67      	bge.n	8008bfe <_dtoa_r+0x90e>
 8008b2e:	9b00      	ldr	r3, [sp, #0]
 8008b30:	3b01      	subs	r3, #1
 8008b32:	ee18 1a10 	vmov	r1, s16
 8008b36:	9300      	str	r3, [sp, #0]
 8008b38:	220a      	movs	r2, #10
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	4620      	mov	r0, r4
 8008b3e:	f000 fa41 	bl	8008fc4 <__multadd>
 8008b42:	9b08      	ldr	r3, [sp, #32]
 8008b44:	ee08 0a10 	vmov	s16, r0
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	f000 81b1 	beq.w	8008eb0 <_dtoa_r+0xbc0>
 8008b4e:	2300      	movs	r3, #0
 8008b50:	4639      	mov	r1, r7
 8008b52:	220a      	movs	r2, #10
 8008b54:	4620      	mov	r0, r4
 8008b56:	f000 fa35 	bl	8008fc4 <__multadd>
 8008b5a:	9b02      	ldr	r3, [sp, #8]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	4607      	mov	r7, r0
 8008b60:	f300 808e 	bgt.w	8008c80 <_dtoa_r+0x990>
 8008b64:	9b06      	ldr	r3, [sp, #24]
 8008b66:	2b02      	cmp	r3, #2
 8008b68:	dc51      	bgt.n	8008c0e <_dtoa_r+0x91e>
 8008b6a:	e089      	b.n	8008c80 <_dtoa_r+0x990>
 8008b6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008b6e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008b72:	e74b      	b.n	8008a0c <_dtoa_r+0x71c>
 8008b74:	9b03      	ldr	r3, [sp, #12]
 8008b76:	1e5e      	subs	r6, r3, #1
 8008b78:	9b07      	ldr	r3, [sp, #28]
 8008b7a:	42b3      	cmp	r3, r6
 8008b7c:	bfbf      	itttt	lt
 8008b7e:	9b07      	ldrlt	r3, [sp, #28]
 8008b80:	9607      	strlt	r6, [sp, #28]
 8008b82:	1af2      	sublt	r2, r6, r3
 8008b84:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008b86:	bfb6      	itet	lt
 8008b88:	189b      	addlt	r3, r3, r2
 8008b8a:	1b9e      	subge	r6, r3, r6
 8008b8c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008b8e:	9b03      	ldr	r3, [sp, #12]
 8008b90:	bfb8      	it	lt
 8008b92:	2600      	movlt	r6, #0
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	bfb7      	itett	lt
 8008b98:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008b9c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008ba0:	1a9d      	sublt	r5, r3, r2
 8008ba2:	2300      	movlt	r3, #0
 8008ba4:	e734      	b.n	8008a10 <_dtoa_r+0x720>
 8008ba6:	9e07      	ldr	r6, [sp, #28]
 8008ba8:	9d04      	ldr	r5, [sp, #16]
 8008baa:	9f08      	ldr	r7, [sp, #32]
 8008bac:	e73b      	b.n	8008a26 <_dtoa_r+0x736>
 8008bae:	9a07      	ldr	r2, [sp, #28]
 8008bb0:	e767      	b.n	8008a82 <_dtoa_r+0x792>
 8008bb2:	9b06      	ldr	r3, [sp, #24]
 8008bb4:	2b01      	cmp	r3, #1
 8008bb6:	dc18      	bgt.n	8008bea <_dtoa_r+0x8fa>
 8008bb8:	f1ba 0f00 	cmp.w	sl, #0
 8008bbc:	d115      	bne.n	8008bea <_dtoa_r+0x8fa>
 8008bbe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008bc2:	b993      	cbnz	r3, 8008bea <_dtoa_r+0x8fa>
 8008bc4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008bc8:	0d1b      	lsrs	r3, r3, #20
 8008bca:	051b      	lsls	r3, r3, #20
 8008bcc:	b183      	cbz	r3, 8008bf0 <_dtoa_r+0x900>
 8008bce:	9b04      	ldr	r3, [sp, #16]
 8008bd0:	3301      	adds	r3, #1
 8008bd2:	9304      	str	r3, [sp, #16]
 8008bd4:	9b05      	ldr	r3, [sp, #20]
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	9305      	str	r3, [sp, #20]
 8008bda:	f04f 0801 	mov.w	r8, #1
 8008bde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	f47f af6a 	bne.w	8008aba <_dtoa_r+0x7ca>
 8008be6:	2001      	movs	r0, #1
 8008be8:	e76f      	b.n	8008aca <_dtoa_r+0x7da>
 8008bea:	f04f 0800 	mov.w	r8, #0
 8008bee:	e7f6      	b.n	8008bde <_dtoa_r+0x8ee>
 8008bf0:	4698      	mov	r8, r3
 8008bf2:	e7f4      	b.n	8008bde <_dtoa_r+0x8ee>
 8008bf4:	f43f af7d 	beq.w	8008af2 <_dtoa_r+0x802>
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	301c      	adds	r0, #28
 8008bfc:	e772      	b.n	8008ae4 <_dtoa_r+0x7f4>
 8008bfe:	9b03      	ldr	r3, [sp, #12]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	dc37      	bgt.n	8008c74 <_dtoa_r+0x984>
 8008c04:	9b06      	ldr	r3, [sp, #24]
 8008c06:	2b02      	cmp	r3, #2
 8008c08:	dd34      	ble.n	8008c74 <_dtoa_r+0x984>
 8008c0a:	9b03      	ldr	r3, [sp, #12]
 8008c0c:	9302      	str	r3, [sp, #8]
 8008c0e:	9b02      	ldr	r3, [sp, #8]
 8008c10:	b96b      	cbnz	r3, 8008c2e <_dtoa_r+0x93e>
 8008c12:	4631      	mov	r1, r6
 8008c14:	2205      	movs	r2, #5
 8008c16:	4620      	mov	r0, r4
 8008c18:	f000 f9d4 	bl	8008fc4 <__multadd>
 8008c1c:	4601      	mov	r1, r0
 8008c1e:	4606      	mov	r6, r0
 8008c20:	ee18 0a10 	vmov	r0, s16
 8008c24:	f000 fbee 	bl	8009404 <__mcmp>
 8008c28:	2800      	cmp	r0, #0
 8008c2a:	f73f adbb 	bgt.w	80087a4 <_dtoa_r+0x4b4>
 8008c2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c30:	9d01      	ldr	r5, [sp, #4]
 8008c32:	43db      	mvns	r3, r3
 8008c34:	9300      	str	r3, [sp, #0]
 8008c36:	f04f 0800 	mov.w	r8, #0
 8008c3a:	4631      	mov	r1, r6
 8008c3c:	4620      	mov	r0, r4
 8008c3e:	f000 f99f 	bl	8008f80 <_Bfree>
 8008c42:	2f00      	cmp	r7, #0
 8008c44:	f43f aea4 	beq.w	8008990 <_dtoa_r+0x6a0>
 8008c48:	f1b8 0f00 	cmp.w	r8, #0
 8008c4c:	d005      	beq.n	8008c5a <_dtoa_r+0x96a>
 8008c4e:	45b8      	cmp	r8, r7
 8008c50:	d003      	beq.n	8008c5a <_dtoa_r+0x96a>
 8008c52:	4641      	mov	r1, r8
 8008c54:	4620      	mov	r0, r4
 8008c56:	f000 f993 	bl	8008f80 <_Bfree>
 8008c5a:	4639      	mov	r1, r7
 8008c5c:	4620      	mov	r0, r4
 8008c5e:	f000 f98f 	bl	8008f80 <_Bfree>
 8008c62:	e695      	b.n	8008990 <_dtoa_r+0x6a0>
 8008c64:	2600      	movs	r6, #0
 8008c66:	4637      	mov	r7, r6
 8008c68:	e7e1      	b.n	8008c2e <_dtoa_r+0x93e>
 8008c6a:	9700      	str	r7, [sp, #0]
 8008c6c:	4637      	mov	r7, r6
 8008c6e:	e599      	b.n	80087a4 <_dtoa_r+0x4b4>
 8008c70:	40240000 	.word	0x40240000
 8008c74:	9b08      	ldr	r3, [sp, #32]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	f000 80ca 	beq.w	8008e10 <_dtoa_r+0xb20>
 8008c7c:	9b03      	ldr	r3, [sp, #12]
 8008c7e:	9302      	str	r3, [sp, #8]
 8008c80:	2d00      	cmp	r5, #0
 8008c82:	dd05      	ble.n	8008c90 <_dtoa_r+0x9a0>
 8008c84:	4639      	mov	r1, r7
 8008c86:	462a      	mov	r2, r5
 8008c88:	4620      	mov	r0, r4
 8008c8a:	f000 fb4b 	bl	8009324 <__lshift>
 8008c8e:	4607      	mov	r7, r0
 8008c90:	f1b8 0f00 	cmp.w	r8, #0
 8008c94:	d05b      	beq.n	8008d4e <_dtoa_r+0xa5e>
 8008c96:	6879      	ldr	r1, [r7, #4]
 8008c98:	4620      	mov	r0, r4
 8008c9a:	f000 f931 	bl	8008f00 <_Balloc>
 8008c9e:	4605      	mov	r5, r0
 8008ca0:	b928      	cbnz	r0, 8008cae <_dtoa_r+0x9be>
 8008ca2:	4b87      	ldr	r3, [pc, #540]	; (8008ec0 <_dtoa_r+0xbd0>)
 8008ca4:	4602      	mov	r2, r0
 8008ca6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008caa:	f7ff bb3b 	b.w	8008324 <_dtoa_r+0x34>
 8008cae:	693a      	ldr	r2, [r7, #16]
 8008cb0:	3202      	adds	r2, #2
 8008cb2:	0092      	lsls	r2, r2, #2
 8008cb4:	f107 010c 	add.w	r1, r7, #12
 8008cb8:	300c      	adds	r0, #12
 8008cba:	f000 f913 	bl	8008ee4 <memcpy>
 8008cbe:	2201      	movs	r2, #1
 8008cc0:	4629      	mov	r1, r5
 8008cc2:	4620      	mov	r0, r4
 8008cc4:	f000 fb2e 	bl	8009324 <__lshift>
 8008cc8:	9b01      	ldr	r3, [sp, #4]
 8008cca:	f103 0901 	add.w	r9, r3, #1
 8008cce:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008cd2:	4413      	add	r3, r2
 8008cd4:	9305      	str	r3, [sp, #20]
 8008cd6:	f00a 0301 	and.w	r3, sl, #1
 8008cda:	46b8      	mov	r8, r7
 8008cdc:	9304      	str	r3, [sp, #16]
 8008cde:	4607      	mov	r7, r0
 8008ce0:	4631      	mov	r1, r6
 8008ce2:	ee18 0a10 	vmov	r0, s16
 8008ce6:	f7ff fa75 	bl	80081d4 <quorem>
 8008cea:	4641      	mov	r1, r8
 8008cec:	9002      	str	r0, [sp, #8]
 8008cee:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008cf2:	ee18 0a10 	vmov	r0, s16
 8008cf6:	f000 fb85 	bl	8009404 <__mcmp>
 8008cfa:	463a      	mov	r2, r7
 8008cfc:	9003      	str	r0, [sp, #12]
 8008cfe:	4631      	mov	r1, r6
 8008d00:	4620      	mov	r0, r4
 8008d02:	f000 fb9b 	bl	800943c <__mdiff>
 8008d06:	68c2      	ldr	r2, [r0, #12]
 8008d08:	f109 3bff 	add.w	fp, r9, #4294967295
 8008d0c:	4605      	mov	r5, r0
 8008d0e:	bb02      	cbnz	r2, 8008d52 <_dtoa_r+0xa62>
 8008d10:	4601      	mov	r1, r0
 8008d12:	ee18 0a10 	vmov	r0, s16
 8008d16:	f000 fb75 	bl	8009404 <__mcmp>
 8008d1a:	4602      	mov	r2, r0
 8008d1c:	4629      	mov	r1, r5
 8008d1e:	4620      	mov	r0, r4
 8008d20:	9207      	str	r2, [sp, #28]
 8008d22:	f000 f92d 	bl	8008f80 <_Bfree>
 8008d26:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008d2a:	ea43 0102 	orr.w	r1, r3, r2
 8008d2e:	9b04      	ldr	r3, [sp, #16]
 8008d30:	430b      	orrs	r3, r1
 8008d32:	464d      	mov	r5, r9
 8008d34:	d10f      	bne.n	8008d56 <_dtoa_r+0xa66>
 8008d36:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008d3a:	d02a      	beq.n	8008d92 <_dtoa_r+0xaa2>
 8008d3c:	9b03      	ldr	r3, [sp, #12]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	dd02      	ble.n	8008d48 <_dtoa_r+0xa58>
 8008d42:	9b02      	ldr	r3, [sp, #8]
 8008d44:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008d48:	f88b a000 	strb.w	sl, [fp]
 8008d4c:	e775      	b.n	8008c3a <_dtoa_r+0x94a>
 8008d4e:	4638      	mov	r0, r7
 8008d50:	e7ba      	b.n	8008cc8 <_dtoa_r+0x9d8>
 8008d52:	2201      	movs	r2, #1
 8008d54:	e7e2      	b.n	8008d1c <_dtoa_r+0xa2c>
 8008d56:	9b03      	ldr	r3, [sp, #12]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	db04      	blt.n	8008d66 <_dtoa_r+0xa76>
 8008d5c:	9906      	ldr	r1, [sp, #24]
 8008d5e:	430b      	orrs	r3, r1
 8008d60:	9904      	ldr	r1, [sp, #16]
 8008d62:	430b      	orrs	r3, r1
 8008d64:	d122      	bne.n	8008dac <_dtoa_r+0xabc>
 8008d66:	2a00      	cmp	r2, #0
 8008d68:	ddee      	ble.n	8008d48 <_dtoa_r+0xa58>
 8008d6a:	ee18 1a10 	vmov	r1, s16
 8008d6e:	2201      	movs	r2, #1
 8008d70:	4620      	mov	r0, r4
 8008d72:	f000 fad7 	bl	8009324 <__lshift>
 8008d76:	4631      	mov	r1, r6
 8008d78:	ee08 0a10 	vmov	s16, r0
 8008d7c:	f000 fb42 	bl	8009404 <__mcmp>
 8008d80:	2800      	cmp	r0, #0
 8008d82:	dc03      	bgt.n	8008d8c <_dtoa_r+0xa9c>
 8008d84:	d1e0      	bne.n	8008d48 <_dtoa_r+0xa58>
 8008d86:	f01a 0f01 	tst.w	sl, #1
 8008d8a:	d0dd      	beq.n	8008d48 <_dtoa_r+0xa58>
 8008d8c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008d90:	d1d7      	bne.n	8008d42 <_dtoa_r+0xa52>
 8008d92:	2339      	movs	r3, #57	; 0x39
 8008d94:	f88b 3000 	strb.w	r3, [fp]
 8008d98:	462b      	mov	r3, r5
 8008d9a:	461d      	mov	r5, r3
 8008d9c:	3b01      	subs	r3, #1
 8008d9e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008da2:	2a39      	cmp	r2, #57	; 0x39
 8008da4:	d071      	beq.n	8008e8a <_dtoa_r+0xb9a>
 8008da6:	3201      	adds	r2, #1
 8008da8:	701a      	strb	r2, [r3, #0]
 8008daa:	e746      	b.n	8008c3a <_dtoa_r+0x94a>
 8008dac:	2a00      	cmp	r2, #0
 8008dae:	dd07      	ble.n	8008dc0 <_dtoa_r+0xad0>
 8008db0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008db4:	d0ed      	beq.n	8008d92 <_dtoa_r+0xaa2>
 8008db6:	f10a 0301 	add.w	r3, sl, #1
 8008dba:	f88b 3000 	strb.w	r3, [fp]
 8008dbe:	e73c      	b.n	8008c3a <_dtoa_r+0x94a>
 8008dc0:	9b05      	ldr	r3, [sp, #20]
 8008dc2:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008dc6:	4599      	cmp	r9, r3
 8008dc8:	d047      	beq.n	8008e5a <_dtoa_r+0xb6a>
 8008dca:	ee18 1a10 	vmov	r1, s16
 8008dce:	2300      	movs	r3, #0
 8008dd0:	220a      	movs	r2, #10
 8008dd2:	4620      	mov	r0, r4
 8008dd4:	f000 f8f6 	bl	8008fc4 <__multadd>
 8008dd8:	45b8      	cmp	r8, r7
 8008dda:	ee08 0a10 	vmov	s16, r0
 8008dde:	f04f 0300 	mov.w	r3, #0
 8008de2:	f04f 020a 	mov.w	r2, #10
 8008de6:	4641      	mov	r1, r8
 8008de8:	4620      	mov	r0, r4
 8008dea:	d106      	bne.n	8008dfa <_dtoa_r+0xb0a>
 8008dec:	f000 f8ea 	bl	8008fc4 <__multadd>
 8008df0:	4680      	mov	r8, r0
 8008df2:	4607      	mov	r7, r0
 8008df4:	f109 0901 	add.w	r9, r9, #1
 8008df8:	e772      	b.n	8008ce0 <_dtoa_r+0x9f0>
 8008dfa:	f000 f8e3 	bl	8008fc4 <__multadd>
 8008dfe:	4639      	mov	r1, r7
 8008e00:	4680      	mov	r8, r0
 8008e02:	2300      	movs	r3, #0
 8008e04:	220a      	movs	r2, #10
 8008e06:	4620      	mov	r0, r4
 8008e08:	f000 f8dc 	bl	8008fc4 <__multadd>
 8008e0c:	4607      	mov	r7, r0
 8008e0e:	e7f1      	b.n	8008df4 <_dtoa_r+0xb04>
 8008e10:	9b03      	ldr	r3, [sp, #12]
 8008e12:	9302      	str	r3, [sp, #8]
 8008e14:	9d01      	ldr	r5, [sp, #4]
 8008e16:	ee18 0a10 	vmov	r0, s16
 8008e1a:	4631      	mov	r1, r6
 8008e1c:	f7ff f9da 	bl	80081d4 <quorem>
 8008e20:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008e24:	9b01      	ldr	r3, [sp, #4]
 8008e26:	f805 ab01 	strb.w	sl, [r5], #1
 8008e2a:	1aea      	subs	r2, r5, r3
 8008e2c:	9b02      	ldr	r3, [sp, #8]
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	dd09      	ble.n	8008e46 <_dtoa_r+0xb56>
 8008e32:	ee18 1a10 	vmov	r1, s16
 8008e36:	2300      	movs	r3, #0
 8008e38:	220a      	movs	r2, #10
 8008e3a:	4620      	mov	r0, r4
 8008e3c:	f000 f8c2 	bl	8008fc4 <__multadd>
 8008e40:	ee08 0a10 	vmov	s16, r0
 8008e44:	e7e7      	b.n	8008e16 <_dtoa_r+0xb26>
 8008e46:	9b02      	ldr	r3, [sp, #8]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	bfc8      	it	gt
 8008e4c:	461d      	movgt	r5, r3
 8008e4e:	9b01      	ldr	r3, [sp, #4]
 8008e50:	bfd8      	it	le
 8008e52:	2501      	movle	r5, #1
 8008e54:	441d      	add	r5, r3
 8008e56:	f04f 0800 	mov.w	r8, #0
 8008e5a:	ee18 1a10 	vmov	r1, s16
 8008e5e:	2201      	movs	r2, #1
 8008e60:	4620      	mov	r0, r4
 8008e62:	f000 fa5f 	bl	8009324 <__lshift>
 8008e66:	4631      	mov	r1, r6
 8008e68:	ee08 0a10 	vmov	s16, r0
 8008e6c:	f000 faca 	bl	8009404 <__mcmp>
 8008e70:	2800      	cmp	r0, #0
 8008e72:	dc91      	bgt.n	8008d98 <_dtoa_r+0xaa8>
 8008e74:	d102      	bne.n	8008e7c <_dtoa_r+0xb8c>
 8008e76:	f01a 0f01 	tst.w	sl, #1
 8008e7a:	d18d      	bne.n	8008d98 <_dtoa_r+0xaa8>
 8008e7c:	462b      	mov	r3, r5
 8008e7e:	461d      	mov	r5, r3
 8008e80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e84:	2a30      	cmp	r2, #48	; 0x30
 8008e86:	d0fa      	beq.n	8008e7e <_dtoa_r+0xb8e>
 8008e88:	e6d7      	b.n	8008c3a <_dtoa_r+0x94a>
 8008e8a:	9a01      	ldr	r2, [sp, #4]
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d184      	bne.n	8008d9a <_dtoa_r+0xaaa>
 8008e90:	9b00      	ldr	r3, [sp, #0]
 8008e92:	3301      	adds	r3, #1
 8008e94:	9300      	str	r3, [sp, #0]
 8008e96:	2331      	movs	r3, #49	; 0x31
 8008e98:	7013      	strb	r3, [r2, #0]
 8008e9a:	e6ce      	b.n	8008c3a <_dtoa_r+0x94a>
 8008e9c:	4b09      	ldr	r3, [pc, #36]	; (8008ec4 <_dtoa_r+0xbd4>)
 8008e9e:	f7ff ba95 	b.w	80083cc <_dtoa_r+0xdc>
 8008ea2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	f47f aa6e 	bne.w	8008386 <_dtoa_r+0x96>
 8008eaa:	4b07      	ldr	r3, [pc, #28]	; (8008ec8 <_dtoa_r+0xbd8>)
 8008eac:	f7ff ba8e 	b.w	80083cc <_dtoa_r+0xdc>
 8008eb0:	9b02      	ldr	r3, [sp, #8]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	dcae      	bgt.n	8008e14 <_dtoa_r+0xb24>
 8008eb6:	9b06      	ldr	r3, [sp, #24]
 8008eb8:	2b02      	cmp	r3, #2
 8008eba:	f73f aea8 	bgt.w	8008c0e <_dtoa_r+0x91e>
 8008ebe:	e7a9      	b.n	8008e14 <_dtoa_r+0xb24>
 8008ec0:	0800b573 	.word	0x0800b573
 8008ec4:	0800b4d0 	.word	0x0800b4d0
 8008ec8:	0800b4f4 	.word	0x0800b4f4

08008ecc <_localeconv_r>:
 8008ecc:	4800      	ldr	r0, [pc, #0]	; (8008ed0 <_localeconv_r+0x4>)
 8008ece:	4770      	bx	lr
 8008ed0:	20000180 	.word	0x20000180

08008ed4 <malloc>:
 8008ed4:	4b02      	ldr	r3, [pc, #8]	; (8008ee0 <malloc+0xc>)
 8008ed6:	4601      	mov	r1, r0
 8008ed8:	6818      	ldr	r0, [r3, #0]
 8008eda:	f000 bc17 	b.w	800970c <_malloc_r>
 8008ede:	bf00      	nop
 8008ee0:	2000002c 	.word	0x2000002c

08008ee4 <memcpy>:
 8008ee4:	440a      	add	r2, r1
 8008ee6:	4291      	cmp	r1, r2
 8008ee8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008eec:	d100      	bne.n	8008ef0 <memcpy+0xc>
 8008eee:	4770      	bx	lr
 8008ef0:	b510      	push	{r4, lr}
 8008ef2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ef6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008efa:	4291      	cmp	r1, r2
 8008efc:	d1f9      	bne.n	8008ef2 <memcpy+0xe>
 8008efe:	bd10      	pop	{r4, pc}

08008f00 <_Balloc>:
 8008f00:	b570      	push	{r4, r5, r6, lr}
 8008f02:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008f04:	4604      	mov	r4, r0
 8008f06:	460d      	mov	r5, r1
 8008f08:	b976      	cbnz	r6, 8008f28 <_Balloc+0x28>
 8008f0a:	2010      	movs	r0, #16
 8008f0c:	f7ff ffe2 	bl	8008ed4 <malloc>
 8008f10:	4602      	mov	r2, r0
 8008f12:	6260      	str	r0, [r4, #36]	; 0x24
 8008f14:	b920      	cbnz	r0, 8008f20 <_Balloc+0x20>
 8008f16:	4b18      	ldr	r3, [pc, #96]	; (8008f78 <_Balloc+0x78>)
 8008f18:	4818      	ldr	r0, [pc, #96]	; (8008f7c <_Balloc+0x7c>)
 8008f1a:	2166      	movs	r1, #102	; 0x66
 8008f1c:	f000 fdd6 	bl	8009acc <__assert_func>
 8008f20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f24:	6006      	str	r6, [r0, #0]
 8008f26:	60c6      	str	r6, [r0, #12]
 8008f28:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008f2a:	68f3      	ldr	r3, [r6, #12]
 8008f2c:	b183      	cbz	r3, 8008f50 <_Balloc+0x50>
 8008f2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f30:	68db      	ldr	r3, [r3, #12]
 8008f32:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f36:	b9b8      	cbnz	r0, 8008f68 <_Balloc+0x68>
 8008f38:	2101      	movs	r1, #1
 8008f3a:	fa01 f605 	lsl.w	r6, r1, r5
 8008f3e:	1d72      	adds	r2, r6, #5
 8008f40:	0092      	lsls	r2, r2, #2
 8008f42:	4620      	mov	r0, r4
 8008f44:	f000 fb60 	bl	8009608 <_calloc_r>
 8008f48:	b160      	cbz	r0, 8008f64 <_Balloc+0x64>
 8008f4a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f4e:	e00e      	b.n	8008f6e <_Balloc+0x6e>
 8008f50:	2221      	movs	r2, #33	; 0x21
 8008f52:	2104      	movs	r1, #4
 8008f54:	4620      	mov	r0, r4
 8008f56:	f000 fb57 	bl	8009608 <_calloc_r>
 8008f5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f5c:	60f0      	str	r0, [r6, #12]
 8008f5e:	68db      	ldr	r3, [r3, #12]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d1e4      	bne.n	8008f2e <_Balloc+0x2e>
 8008f64:	2000      	movs	r0, #0
 8008f66:	bd70      	pop	{r4, r5, r6, pc}
 8008f68:	6802      	ldr	r2, [r0, #0]
 8008f6a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f6e:	2300      	movs	r3, #0
 8008f70:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f74:	e7f7      	b.n	8008f66 <_Balloc+0x66>
 8008f76:	bf00      	nop
 8008f78:	0800b501 	.word	0x0800b501
 8008f7c:	0800b584 	.word	0x0800b584

08008f80 <_Bfree>:
 8008f80:	b570      	push	{r4, r5, r6, lr}
 8008f82:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008f84:	4605      	mov	r5, r0
 8008f86:	460c      	mov	r4, r1
 8008f88:	b976      	cbnz	r6, 8008fa8 <_Bfree+0x28>
 8008f8a:	2010      	movs	r0, #16
 8008f8c:	f7ff ffa2 	bl	8008ed4 <malloc>
 8008f90:	4602      	mov	r2, r0
 8008f92:	6268      	str	r0, [r5, #36]	; 0x24
 8008f94:	b920      	cbnz	r0, 8008fa0 <_Bfree+0x20>
 8008f96:	4b09      	ldr	r3, [pc, #36]	; (8008fbc <_Bfree+0x3c>)
 8008f98:	4809      	ldr	r0, [pc, #36]	; (8008fc0 <_Bfree+0x40>)
 8008f9a:	218a      	movs	r1, #138	; 0x8a
 8008f9c:	f000 fd96 	bl	8009acc <__assert_func>
 8008fa0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fa4:	6006      	str	r6, [r0, #0]
 8008fa6:	60c6      	str	r6, [r0, #12]
 8008fa8:	b13c      	cbz	r4, 8008fba <_Bfree+0x3a>
 8008faa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008fac:	6862      	ldr	r2, [r4, #4]
 8008fae:	68db      	ldr	r3, [r3, #12]
 8008fb0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fb4:	6021      	str	r1, [r4, #0]
 8008fb6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008fba:	bd70      	pop	{r4, r5, r6, pc}
 8008fbc:	0800b501 	.word	0x0800b501
 8008fc0:	0800b584 	.word	0x0800b584

08008fc4 <__multadd>:
 8008fc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fc8:	690d      	ldr	r5, [r1, #16]
 8008fca:	4607      	mov	r7, r0
 8008fcc:	460c      	mov	r4, r1
 8008fce:	461e      	mov	r6, r3
 8008fd0:	f101 0c14 	add.w	ip, r1, #20
 8008fd4:	2000      	movs	r0, #0
 8008fd6:	f8dc 3000 	ldr.w	r3, [ip]
 8008fda:	b299      	uxth	r1, r3
 8008fdc:	fb02 6101 	mla	r1, r2, r1, r6
 8008fe0:	0c1e      	lsrs	r6, r3, #16
 8008fe2:	0c0b      	lsrs	r3, r1, #16
 8008fe4:	fb02 3306 	mla	r3, r2, r6, r3
 8008fe8:	b289      	uxth	r1, r1
 8008fea:	3001      	adds	r0, #1
 8008fec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008ff0:	4285      	cmp	r5, r0
 8008ff2:	f84c 1b04 	str.w	r1, [ip], #4
 8008ff6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008ffa:	dcec      	bgt.n	8008fd6 <__multadd+0x12>
 8008ffc:	b30e      	cbz	r6, 8009042 <__multadd+0x7e>
 8008ffe:	68a3      	ldr	r3, [r4, #8]
 8009000:	42ab      	cmp	r3, r5
 8009002:	dc19      	bgt.n	8009038 <__multadd+0x74>
 8009004:	6861      	ldr	r1, [r4, #4]
 8009006:	4638      	mov	r0, r7
 8009008:	3101      	adds	r1, #1
 800900a:	f7ff ff79 	bl	8008f00 <_Balloc>
 800900e:	4680      	mov	r8, r0
 8009010:	b928      	cbnz	r0, 800901e <__multadd+0x5a>
 8009012:	4602      	mov	r2, r0
 8009014:	4b0c      	ldr	r3, [pc, #48]	; (8009048 <__multadd+0x84>)
 8009016:	480d      	ldr	r0, [pc, #52]	; (800904c <__multadd+0x88>)
 8009018:	21b5      	movs	r1, #181	; 0xb5
 800901a:	f000 fd57 	bl	8009acc <__assert_func>
 800901e:	6922      	ldr	r2, [r4, #16]
 8009020:	3202      	adds	r2, #2
 8009022:	f104 010c 	add.w	r1, r4, #12
 8009026:	0092      	lsls	r2, r2, #2
 8009028:	300c      	adds	r0, #12
 800902a:	f7ff ff5b 	bl	8008ee4 <memcpy>
 800902e:	4621      	mov	r1, r4
 8009030:	4638      	mov	r0, r7
 8009032:	f7ff ffa5 	bl	8008f80 <_Bfree>
 8009036:	4644      	mov	r4, r8
 8009038:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800903c:	3501      	adds	r5, #1
 800903e:	615e      	str	r6, [r3, #20]
 8009040:	6125      	str	r5, [r4, #16]
 8009042:	4620      	mov	r0, r4
 8009044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009048:	0800b573 	.word	0x0800b573
 800904c:	0800b584 	.word	0x0800b584

08009050 <__hi0bits>:
 8009050:	0c03      	lsrs	r3, r0, #16
 8009052:	041b      	lsls	r3, r3, #16
 8009054:	b9d3      	cbnz	r3, 800908c <__hi0bits+0x3c>
 8009056:	0400      	lsls	r0, r0, #16
 8009058:	2310      	movs	r3, #16
 800905a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800905e:	bf04      	itt	eq
 8009060:	0200      	lsleq	r0, r0, #8
 8009062:	3308      	addeq	r3, #8
 8009064:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009068:	bf04      	itt	eq
 800906a:	0100      	lsleq	r0, r0, #4
 800906c:	3304      	addeq	r3, #4
 800906e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009072:	bf04      	itt	eq
 8009074:	0080      	lsleq	r0, r0, #2
 8009076:	3302      	addeq	r3, #2
 8009078:	2800      	cmp	r0, #0
 800907a:	db05      	blt.n	8009088 <__hi0bits+0x38>
 800907c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009080:	f103 0301 	add.w	r3, r3, #1
 8009084:	bf08      	it	eq
 8009086:	2320      	moveq	r3, #32
 8009088:	4618      	mov	r0, r3
 800908a:	4770      	bx	lr
 800908c:	2300      	movs	r3, #0
 800908e:	e7e4      	b.n	800905a <__hi0bits+0xa>

08009090 <__lo0bits>:
 8009090:	6803      	ldr	r3, [r0, #0]
 8009092:	f013 0207 	ands.w	r2, r3, #7
 8009096:	4601      	mov	r1, r0
 8009098:	d00b      	beq.n	80090b2 <__lo0bits+0x22>
 800909a:	07da      	lsls	r2, r3, #31
 800909c:	d423      	bmi.n	80090e6 <__lo0bits+0x56>
 800909e:	0798      	lsls	r0, r3, #30
 80090a0:	bf49      	itett	mi
 80090a2:	085b      	lsrmi	r3, r3, #1
 80090a4:	089b      	lsrpl	r3, r3, #2
 80090a6:	2001      	movmi	r0, #1
 80090a8:	600b      	strmi	r3, [r1, #0]
 80090aa:	bf5c      	itt	pl
 80090ac:	600b      	strpl	r3, [r1, #0]
 80090ae:	2002      	movpl	r0, #2
 80090b0:	4770      	bx	lr
 80090b2:	b298      	uxth	r0, r3
 80090b4:	b9a8      	cbnz	r0, 80090e2 <__lo0bits+0x52>
 80090b6:	0c1b      	lsrs	r3, r3, #16
 80090b8:	2010      	movs	r0, #16
 80090ba:	b2da      	uxtb	r2, r3
 80090bc:	b90a      	cbnz	r2, 80090c2 <__lo0bits+0x32>
 80090be:	3008      	adds	r0, #8
 80090c0:	0a1b      	lsrs	r3, r3, #8
 80090c2:	071a      	lsls	r2, r3, #28
 80090c4:	bf04      	itt	eq
 80090c6:	091b      	lsreq	r3, r3, #4
 80090c8:	3004      	addeq	r0, #4
 80090ca:	079a      	lsls	r2, r3, #30
 80090cc:	bf04      	itt	eq
 80090ce:	089b      	lsreq	r3, r3, #2
 80090d0:	3002      	addeq	r0, #2
 80090d2:	07da      	lsls	r2, r3, #31
 80090d4:	d403      	bmi.n	80090de <__lo0bits+0x4e>
 80090d6:	085b      	lsrs	r3, r3, #1
 80090d8:	f100 0001 	add.w	r0, r0, #1
 80090dc:	d005      	beq.n	80090ea <__lo0bits+0x5a>
 80090de:	600b      	str	r3, [r1, #0]
 80090e0:	4770      	bx	lr
 80090e2:	4610      	mov	r0, r2
 80090e4:	e7e9      	b.n	80090ba <__lo0bits+0x2a>
 80090e6:	2000      	movs	r0, #0
 80090e8:	4770      	bx	lr
 80090ea:	2020      	movs	r0, #32
 80090ec:	4770      	bx	lr
	...

080090f0 <__i2b>:
 80090f0:	b510      	push	{r4, lr}
 80090f2:	460c      	mov	r4, r1
 80090f4:	2101      	movs	r1, #1
 80090f6:	f7ff ff03 	bl	8008f00 <_Balloc>
 80090fa:	4602      	mov	r2, r0
 80090fc:	b928      	cbnz	r0, 800910a <__i2b+0x1a>
 80090fe:	4b05      	ldr	r3, [pc, #20]	; (8009114 <__i2b+0x24>)
 8009100:	4805      	ldr	r0, [pc, #20]	; (8009118 <__i2b+0x28>)
 8009102:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009106:	f000 fce1 	bl	8009acc <__assert_func>
 800910a:	2301      	movs	r3, #1
 800910c:	6144      	str	r4, [r0, #20]
 800910e:	6103      	str	r3, [r0, #16]
 8009110:	bd10      	pop	{r4, pc}
 8009112:	bf00      	nop
 8009114:	0800b573 	.word	0x0800b573
 8009118:	0800b584 	.word	0x0800b584

0800911c <__multiply>:
 800911c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009120:	4691      	mov	r9, r2
 8009122:	690a      	ldr	r2, [r1, #16]
 8009124:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009128:	429a      	cmp	r2, r3
 800912a:	bfb8      	it	lt
 800912c:	460b      	movlt	r3, r1
 800912e:	460c      	mov	r4, r1
 8009130:	bfbc      	itt	lt
 8009132:	464c      	movlt	r4, r9
 8009134:	4699      	movlt	r9, r3
 8009136:	6927      	ldr	r7, [r4, #16]
 8009138:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800913c:	68a3      	ldr	r3, [r4, #8]
 800913e:	6861      	ldr	r1, [r4, #4]
 8009140:	eb07 060a 	add.w	r6, r7, sl
 8009144:	42b3      	cmp	r3, r6
 8009146:	b085      	sub	sp, #20
 8009148:	bfb8      	it	lt
 800914a:	3101      	addlt	r1, #1
 800914c:	f7ff fed8 	bl	8008f00 <_Balloc>
 8009150:	b930      	cbnz	r0, 8009160 <__multiply+0x44>
 8009152:	4602      	mov	r2, r0
 8009154:	4b44      	ldr	r3, [pc, #272]	; (8009268 <__multiply+0x14c>)
 8009156:	4845      	ldr	r0, [pc, #276]	; (800926c <__multiply+0x150>)
 8009158:	f240 115d 	movw	r1, #349	; 0x15d
 800915c:	f000 fcb6 	bl	8009acc <__assert_func>
 8009160:	f100 0514 	add.w	r5, r0, #20
 8009164:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009168:	462b      	mov	r3, r5
 800916a:	2200      	movs	r2, #0
 800916c:	4543      	cmp	r3, r8
 800916e:	d321      	bcc.n	80091b4 <__multiply+0x98>
 8009170:	f104 0314 	add.w	r3, r4, #20
 8009174:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009178:	f109 0314 	add.w	r3, r9, #20
 800917c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009180:	9202      	str	r2, [sp, #8]
 8009182:	1b3a      	subs	r2, r7, r4
 8009184:	3a15      	subs	r2, #21
 8009186:	f022 0203 	bic.w	r2, r2, #3
 800918a:	3204      	adds	r2, #4
 800918c:	f104 0115 	add.w	r1, r4, #21
 8009190:	428f      	cmp	r7, r1
 8009192:	bf38      	it	cc
 8009194:	2204      	movcc	r2, #4
 8009196:	9201      	str	r2, [sp, #4]
 8009198:	9a02      	ldr	r2, [sp, #8]
 800919a:	9303      	str	r3, [sp, #12]
 800919c:	429a      	cmp	r2, r3
 800919e:	d80c      	bhi.n	80091ba <__multiply+0x9e>
 80091a0:	2e00      	cmp	r6, #0
 80091a2:	dd03      	ble.n	80091ac <__multiply+0x90>
 80091a4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d05a      	beq.n	8009262 <__multiply+0x146>
 80091ac:	6106      	str	r6, [r0, #16]
 80091ae:	b005      	add	sp, #20
 80091b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091b4:	f843 2b04 	str.w	r2, [r3], #4
 80091b8:	e7d8      	b.n	800916c <__multiply+0x50>
 80091ba:	f8b3 a000 	ldrh.w	sl, [r3]
 80091be:	f1ba 0f00 	cmp.w	sl, #0
 80091c2:	d024      	beq.n	800920e <__multiply+0xf2>
 80091c4:	f104 0e14 	add.w	lr, r4, #20
 80091c8:	46a9      	mov	r9, r5
 80091ca:	f04f 0c00 	mov.w	ip, #0
 80091ce:	f85e 2b04 	ldr.w	r2, [lr], #4
 80091d2:	f8d9 1000 	ldr.w	r1, [r9]
 80091d6:	fa1f fb82 	uxth.w	fp, r2
 80091da:	b289      	uxth	r1, r1
 80091dc:	fb0a 110b 	mla	r1, sl, fp, r1
 80091e0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80091e4:	f8d9 2000 	ldr.w	r2, [r9]
 80091e8:	4461      	add	r1, ip
 80091ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80091ee:	fb0a c20b 	mla	r2, sl, fp, ip
 80091f2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80091f6:	b289      	uxth	r1, r1
 80091f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80091fc:	4577      	cmp	r7, lr
 80091fe:	f849 1b04 	str.w	r1, [r9], #4
 8009202:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009206:	d8e2      	bhi.n	80091ce <__multiply+0xb2>
 8009208:	9a01      	ldr	r2, [sp, #4]
 800920a:	f845 c002 	str.w	ip, [r5, r2]
 800920e:	9a03      	ldr	r2, [sp, #12]
 8009210:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009214:	3304      	adds	r3, #4
 8009216:	f1b9 0f00 	cmp.w	r9, #0
 800921a:	d020      	beq.n	800925e <__multiply+0x142>
 800921c:	6829      	ldr	r1, [r5, #0]
 800921e:	f104 0c14 	add.w	ip, r4, #20
 8009222:	46ae      	mov	lr, r5
 8009224:	f04f 0a00 	mov.w	sl, #0
 8009228:	f8bc b000 	ldrh.w	fp, [ip]
 800922c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009230:	fb09 220b 	mla	r2, r9, fp, r2
 8009234:	4492      	add	sl, r2
 8009236:	b289      	uxth	r1, r1
 8009238:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800923c:	f84e 1b04 	str.w	r1, [lr], #4
 8009240:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009244:	f8be 1000 	ldrh.w	r1, [lr]
 8009248:	0c12      	lsrs	r2, r2, #16
 800924a:	fb09 1102 	mla	r1, r9, r2, r1
 800924e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009252:	4567      	cmp	r7, ip
 8009254:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009258:	d8e6      	bhi.n	8009228 <__multiply+0x10c>
 800925a:	9a01      	ldr	r2, [sp, #4]
 800925c:	50a9      	str	r1, [r5, r2]
 800925e:	3504      	adds	r5, #4
 8009260:	e79a      	b.n	8009198 <__multiply+0x7c>
 8009262:	3e01      	subs	r6, #1
 8009264:	e79c      	b.n	80091a0 <__multiply+0x84>
 8009266:	bf00      	nop
 8009268:	0800b573 	.word	0x0800b573
 800926c:	0800b584 	.word	0x0800b584

08009270 <__pow5mult>:
 8009270:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009274:	4615      	mov	r5, r2
 8009276:	f012 0203 	ands.w	r2, r2, #3
 800927a:	4606      	mov	r6, r0
 800927c:	460f      	mov	r7, r1
 800927e:	d007      	beq.n	8009290 <__pow5mult+0x20>
 8009280:	4c25      	ldr	r4, [pc, #148]	; (8009318 <__pow5mult+0xa8>)
 8009282:	3a01      	subs	r2, #1
 8009284:	2300      	movs	r3, #0
 8009286:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800928a:	f7ff fe9b 	bl	8008fc4 <__multadd>
 800928e:	4607      	mov	r7, r0
 8009290:	10ad      	asrs	r5, r5, #2
 8009292:	d03d      	beq.n	8009310 <__pow5mult+0xa0>
 8009294:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009296:	b97c      	cbnz	r4, 80092b8 <__pow5mult+0x48>
 8009298:	2010      	movs	r0, #16
 800929a:	f7ff fe1b 	bl	8008ed4 <malloc>
 800929e:	4602      	mov	r2, r0
 80092a0:	6270      	str	r0, [r6, #36]	; 0x24
 80092a2:	b928      	cbnz	r0, 80092b0 <__pow5mult+0x40>
 80092a4:	4b1d      	ldr	r3, [pc, #116]	; (800931c <__pow5mult+0xac>)
 80092a6:	481e      	ldr	r0, [pc, #120]	; (8009320 <__pow5mult+0xb0>)
 80092a8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80092ac:	f000 fc0e 	bl	8009acc <__assert_func>
 80092b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80092b4:	6004      	str	r4, [r0, #0]
 80092b6:	60c4      	str	r4, [r0, #12]
 80092b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80092bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80092c0:	b94c      	cbnz	r4, 80092d6 <__pow5mult+0x66>
 80092c2:	f240 2171 	movw	r1, #625	; 0x271
 80092c6:	4630      	mov	r0, r6
 80092c8:	f7ff ff12 	bl	80090f0 <__i2b>
 80092cc:	2300      	movs	r3, #0
 80092ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80092d2:	4604      	mov	r4, r0
 80092d4:	6003      	str	r3, [r0, #0]
 80092d6:	f04f 0900 	mov.w	r9, #0
 80092da:	07eb      	lsls	r3, r5, #31
 80092dc:	d50a      	bpl.n	80092f4 <__pow5mult+0x84>
 80092de:	4639      	mov	r1, r7
 80092e0:	4622      	mov	r2, r4
 80092e2:	4630      	mov	r0, r6
 80092e4:	f7ff ff1a 	bl	800911c <__multiply>
 80092e8:	4639      	mov	r1, r7
 80092ea:	4680      	mov	r8, r0
 80092ec:	4630      	mov	r0, r6
 80092ee:	f7ff fe47 	bl	8008f80 <_Bfree>
 80092f2:	4647      	mov	r7, r8
 80092f4:	106d      	asrs	r5, r5, #1
 80092f6:	d00b      	beq.n	8009310 <__pow5mult+0xa0>
 80092f8:	6820      	ldr	r0, [r4, #0]
 80092fa:	b938      	cbnz	r0, 800930c <__pow5mult+0x9c>
 80092fc:	4622      	mov	r2, r4
 80092fe:	4621      	mov	r1, r4
 8009300:	4630      	mov	r0, r6
 8009302:	f7ff ff0b 	bl	800911c <__multiply>
 8009306:	6020      	str	r0, [r4, #0]
 8009308:	f8c0 9000 	str.w	r9, [r0]
 800930c:	4604      	mov	r4, r0
 800930e:	e7e4      	b.n	80092da <__pow5mult+0x6a>
 8009310:	4638      	mov	r0, r7
 8009312:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009316:	bf00      	nop
 8009318:	0800b6d0 	.word	0x0800b6d0
 800931c:	0800b501 	.word	0x0800b501
 8009320:	0800b584 	.word	0x0800b584

08009324 <__lshift>:
 8009324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009328:	460c      	mov	r4, r1
 800932a:	6849      	ldr	r1, [r1, #4]
 800932c:	6923      	ldr	r3, [r4, #16]
 800932e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009332:	68a3      	ldr	r3, [r4, #8]
 8009334:	4607      	mov	r7, r0
 8009336:	4691      	mov	r9, r2
 8009338:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800933c:	f108 0601 	add.w	r6, r8, #1
 8009340:	42b3      	cmp	r3, r6
 8009342:	db0b      	blt.n	800935c <__lshift+0x38>
 8009344:	4638      	mov	r0, r7
 8009346:	f7ff fddb 	bl	8008f00 <_Balloc>
 800934a:	4605      	mov	r5, r0
 800934c:	b948      	cbnz	r0, 8009362 <__lshift+0x3e>
 800934e:	4602      	mov	r2, r0
 8009350:	4b2a      	ldr	r3, [pc, #168]	; (80093fc <__lshift+0xd8>)
 8009352:	482b      	ldr	r0, [pc, #172]	; (8009400 <__lshift+0xdc>)
 8009354:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009358:	f000 fbb8 	bl	8009acc <__assert_func>
 800935c:	3101      	adds	r1, #1
 800935e:	005b      	lsls	r3, r3, #1
 8009360:	e7ee      	b.n	8009340 <__lshift+0x1c>
 8009362:	2300      	movs	r3, #0
 8009364:	f100 0114 	add.w	r1, r0, #20
 8009368:	f100 0210 	add.w	r2, r0, #16
 800936c:	4618      	mov	r0, r3
 800936e:	4553      	cmp	r3, sl
 8009370:	db37      	blt.n	80093e2 <__lshift+0xbe>
 8009372:	6920      	ldr	r0, [r4, #16]
 8009374:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009378:	f104 0314 	add.w	r3, r4, #20
 800937c:	f019 091f 	ands.w	r9, r9, #31
 8009380:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009384:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009388:	d02f      	beq.n	80093ea <__lshift+0xc6>
 800938a:	f1c9 0e20 	rsb	lr, r9, #32
 800938e:	468a      	mov	sl, r1
 8009390:	f04f 0c00 	mov.w	ip, #0
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	fa02 f209 	lsl.w	r2, r2, r9
 800939a:	ea42 020c 	orr.w	r2, r2, ip
 800939e:	f84a 2b04 	str.w	r2, [sl], #4
 80093a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80093a6:	4298      	cmp	r0, r3
 80093a8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80093ac:	d8f2      	bhi.n	8009394 <__lshift+0x70>
 80093ae:	1b03      	subs	r3, r0, r4
 80093b0:	3b15      	subs	r3, #21
 80093b2:	f023 0303 	bic.w	r3, r3, #3
 80093b6:	3304      	adds	r3, #4
 80093b8:	f104 0215 	add.w	r2, r4, #21
 80093bc:	4290      	cmp	r0, r2
 80093be:	bf38      	it	cc
 80093c0:	2304      	movcc	r3, #4
 80093c2:	f841 c003 	str.w	ip, [r1, r3]
 80093c6:	f1bc 0f00 	cmp.w	ip, #0
 80093ca:	d001      	beq.n	80093d0 <__lshift+0xac>
 80093cc:	f108 0602 	add.w	r6, r8, #2
 80093d0:	3e01      	subs	r6, #1
 80093d2:	4638      	mov	r0, r7
 80093d4:	612e      	str	r6, [r5, #16]
 80093d6:	4621      	mov	r1, r4
 80093d8:	f7ff fdd2 	bl	8008f80 <_Bfree>
 80093dc:	4628      	mov	r0, r5
 80093de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80093e6:	3301      	adds	r3, #1
 80093e8:	e7c1      	b.n	800936e <__lshift+0x4a>
 80093ea:	3904      	subs	r1, #4
 80093ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80093f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80093f4:	4298      	cmp	r0, r3
 80093f6:	d8f9      	bhi.n	80093ec <__lshift+0xc8>
 80093f8:	e7ea      	b.n	80093d0 <__lshift+0xac>
 80093fa:	bf00      	nop
 80093fc:	0800b573 	.word	0x0800b573
 8009400:	0800b584 	.word	0x0800b584

08009404 <__mcmp>:
 8009404:	b530      	push	{r4, r5, lr}
 8009406:	6902      	ldr	r2, [r0, #16]
 8009408:	690c      	ldr	r4, [r1, #16]
 800940a:	1b12      	subs	r2, r2, r4
 800940c:	d10e      	bne.n	800942c <__mcmp+0x28>
 800940e:	f100 0314 	add.w	r3, r0, #20
 8009412:	3114      	adds	r1, #20
 8009414:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009418:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800941c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009420:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009424:	42a5      	cmp	r5, r4
 8009426:	d003      	beq.n	8009430 <__mcmp+0x2c>
 8009428:	d305      	bcc.n	8009436 <__mcmp+0x32>
 800942a:	2201      	movs	r2, #1
 800942c:	4610      	mov	r0, r2
 800942e:	bd30      	pop	{r4, r5, pc}
 8009430:	4283      	cmp	r3, r0
 8009432:	d3f3      	bcc.n	800941c <__mcmp+0x18>
 8009434:	e7fa      	b.n	800942c <__mcmp+0x28>
 8009436:	f04f 32ff 	mov.w	r2, #4294967295
 800943a:	e7f7      	b.n	800942c <__mcmp+0x28>

0800943c <__mdiff>:
 800943c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009440:	460c      	mov	r4, r1
 8009442:	4606      	mov	r6, r0
 8009444:	4611      	mov	r1, r2
 8009446:	4620      	mov	r0, r4
 8009448:	4690      	mov	r8, r2
 800944a:	f7ff ffdb 	bl	8009404 <__mcmp>
 800944e:	1e05      	subs	r5, r0, #0
 8009450:	d110      	bne.n	8009474 <__mdiff+0x38>
 8009452:	4629      	mov	r1, r5
 8009454:	4630      	mov	r0, r6
 8009456:	f7ff fd53 	bl	8008f00 <_Balloc>
 800945a:	b930      	cbnz	r0, 800946a <__mdiff+0x2e>
 800945c:	4b3a      	ldr	r3, [pc, #232]	; (8009548 <__mdiff+0x10c>)
 800945e:	4602      	mov	r2, r0
 8009460:	f240 2132 	movw	r1, #562	; 0x232
 8009464:	4839      	ldr	r0, [pc, #228]	; (800954c <__mdiff+0x110>)
 8009466:	f000 fb31 	bl	8009acc <__assert_func>
 800946a:	2301      	movs	r3, #1
 800946c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009470:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009474:	bfa4      	itt	ge
 8009476:	4643      	movge	r3, r8
 8009478:	46a0      	movge	r8, r4
 800947a:	4630      	mov	r0, r6
 800947c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009480:	bfa6      	itte	ge
 8009482:	461c      	movge	r4, r3
 8009484:	2500      	movge	r5, #0
 8009486:	2501      	movlt	r5, #1
 8009488:	f7ff fd3a 	bl	8008f00 <_Balloc>
 800948c:	b920      	cbnz	r0, 8009498 <__mdiff+0x5c>
 800948e:	4b2e      	ldr	r3, [pc, #184]	; (8009548 <__mdiff+0x10c>)
 8009490:	4602      	mov	r2, r0
 8009492:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009496:	e7e5      	b.n	8009464 <__mdiff+0x28>
 8009498:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800949c:	6926      	ldr	r6, [r4, #16]
 800949e:	60c5      	str	r5, [r0, #12]
 80094a0:	f104 0914 	add.w	r9, r4, #20
 80094a4:	f108 0514 	add.w	r5, r8, #20
 80094a8:	f100 0e14 	add.w	lr, r0, #20
 80094ac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80094b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80094b4:	f108 0210 	add.w	r2, r8, #16
 80094b8:	46f2      	mov	sl, lr
 80094ba:	2100      	movs	r1, #0
 80094bc:	f859 3b04 	ldr.w	r3, [r9], #4
 80094c0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80094c4:	fa1f f883 	uxth.w	r8, r3
 80094c8:	fa11 f18b 	uxtah	r1, r1, fp
 80094cc:	0c1b      	lsrs	r3, r3, #16
 80094ce:	eba1 0808 	sub.w	r8, r1, r8
 80094d2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80094d6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80094da:	fa1f f888 	uxth.w	r8, r8
 80094de:	1419      	asrs	r1, r3, #16
 80094e0:	454e      	cmp	r6, r9
 80094e2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80094e6:	f84a 3b04 	str.w	r3, [sl], #4
 80094ea:	d8e7      	bhi.n	80094bc <__mdiff+0x80>
 80094ec:	1b33      	subs	r3, r6, r4
 80094ee:	3b15      	subs	r3, #21
 80094f0:	f023 0303 	bic.w	r3, r3, #3
 80094f4:	3304      	adds	r3, #4
 80094f6:	3415      	adds	r4, #21
 80094f8:	42a6      	cmp	r6, r4
 80094fa:	bf38      	it	cc
 80094fc:	2304      	movcc	r3, #4
 80094fe:	441d      	add	r5, r3
 8009500:	4473      	add	r3, lr
 8009502:	469e      	mov	lr, r3
 8009504:	462e      	mov	r6, r5
 8009506:	4566      	cmp	r6, ip
 8009508:	d30e      	bcc.n	8009528 <__mdiff+0xec>
 800950a:	f10c 0203 	add.w	r2, ip, #3
 800950e:	1b52      	subs	r2, r2, r5
 8009510:	f022 0203 	bic.w	r2, r2, #3
 8009514:	3d03      	subs	r5, #3
 8009516:	45ac      	cmp	ip, r5
 8009518:	bf38      	it	cc
 800951a:	2200      	movcc	r2, #0
 800951c:	441a      	add	r2, r3
 800951e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009522:	b17b      	cbz	r3, 8009544 <__mdiff+0x108>
 8009524:	6107      	str	r7, [r0, #16]
 8009526:	e7a3      	b.n	8009470 <__mdiff+0x34>
 8009528:	f856 8b04 	ldr.w	r8, [r6], #4
 800952c:	fa11 f288 	uxtah	r2, r1, r8
 8009530:	1414      	asrs	r4, r2, #16
 8009532:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009536:	b292      	uxth	r2, r2
 8009538:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800953c:	f84e 2b04 	str.w	r2, [lr], #4
 8009540:	1421      	asrs	r1, r4, #16
 8009542:	e7e0      	b.n	8009506 <__mdiff+0xca>
 8009544:	3f01      	subs	r7, #1
 8009546:	e7ea      	b.n	800951e <__mdiff+0xe2>
 8009548:	0800b573 	.word	0x0800b573
 800954c:	0800b584 	.word	0x0800b584

08009550 <__d2b>:
 8009550:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009554:	4689      	mov	r9, r1
 8009556:	2101      	movs	r1, #1
 8009558:	ec57 6b10 	vmov	r6, r7, d0
 800955c:	4690      	mov	r8, r2
 800955e:	f7ff fccf 	bl	8008f00 <_Balloc>
 8009562:	4604      	mov	r4, r0
 8009564:	b930      	cbnz	r0, 8009574 <__d2b+0x24>
 8009566:	4602      	mov	r2, r0
 8009568:	4b25      	ldr	r3, [pc, #148]	; (8009600 <__d2b+0xb0>)
 800956a:	4826      	ldr	r0, [pc, #152]	; (8009604 <__d2b+0xb4>)
 800956c:	f240 310a 	movw	r1, #778	; 0x30a
 8009570:	f000 faac 	bl	8009acc <__assert_func>
 8009574:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009578:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800957c:	bb35      	cbnz	r5, 80095cc <__d2b+0x7c>
 800957e:	2e00      	cmp	r6, #0
 8009580:	9301      	str	r3, [sp, #4]
 8009582:	d028      	beq.n	80095d6 <__d2b+0x86>
 8009584:	4668      	mov	r0, sp
 8009586:	9600      	str	r6, [sp, #0]
 8009588:	f7ff fd82 	bl	8009090 <__lo0bits>
 800958c:	9900      	ldr	r1, [sp, #0]
 800958e:	b300      	cbz	r0, 80095d2 <__d2b+0x82>
 8009590:	9a01      	ldr	r2, [sp, #4]
 8009592:	f1c0 0320 	rsb	r3, r0, #32
 8009596:	fa02 f303 	lsl.w	r3, r2, r3
 800959a:	430b      	orrs	r3, r1
 800959c:	40c2      	lsrs	r2, r0
 800959e:	6163      	str	r3, [r4, #20]
 80095a0:	9201      	str	r2, [sp, #4]
 80095a2:	9b01      	ldr	r3, [sp, #4]
 80095a4:	61a3      	str	r3, [r4, #24]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	bf14      	ite	ne
 80095aa:	2202      	movne	r2, #2
 80095ac:	2201      	moveq	r2, #1
 80095ae:	6122      	str	r2, [r4, #16]
 80095b0:	b1d5      	cbz	r5, 80095e8 <__d2b+0x98>
 80095b2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80095b6:	4405      	add	r5, r0
 80095b8:	f8c9 5000 	str.w	r5, [r9]
 80095bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80095c0:	f8c8 0000 	str.w	r0, [r8]
 80095c4:	4620      	mov	r0, r4
 80095c6:	b003      	add	sp, #12
 80095c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80095cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80095d0:	e7d5      	b.n	800957e <__d2b+0x2e>
 80095d2:	6161      	str	r1, [r4, #20]
 80095d4:	e7e5      	b.n	80095a2 <__d2b+0x52>
 80095d6:	a801      	add	r0, sp, #4
 80095d8:	f7ff fd5a 	bl	8009090 <__lo0bits>
 80095dc:	9b01      	ldr	r3, [sp, #4]
 80095de:	6163      	str	r3, [r4, #20]
 80095e0:	2201      	movs	r2, #1
 80095e2:	6122      	str	r2, [r4, #16]
 80095e4:	3020      	adds	r0, #32
 80095e6:	e7e3      	b.n	80095b0 <__d2b+0x60>
 80095e8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80095ec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80095f0:	f8c9 0000 	str.w	r0, [r9]
 80095f4:	6918      	ldr	r0, [r3, #16]
 80095f6:	f7ff fd2b 	bl	8009050 <__hi0bits>
 80095fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80095fe:	e7df      	b.n	80095c0 <__d2b+0x70>
 8009600:	0800b573 	.word	0x0800b573
 8009604:	0800b584 	.word	0x0800b584

08009608 <_calloc_r>:
 8009608:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800960a:	fba1 2402 	umull	r2, r4, r1, r2
 800960e:	b94c      	cbnz	r4, 8009624 <_calloc_r+0x1c>
 8009610:	4611      	mov	r1, r2
 8009612:	9201      	str	r2, [sp, #4]
 8009614:	f000 f87a 	bl	800970c <_malloc_r>
 8009618:	9a01      	ldr	r2, [sp, #4]
 800961a:	4605      	mov	r5, r0
 800961c:	b930      	cbnz	r0, 800962c <_calloc_r+0x24>
 800961e:	4628      	mov	r0, r5
 8009620:	b003      	add	sp, #12
 8009622:	bd30      	pop	{r4, r5, pc}
 8009624:	220c      	movs	r2, #12
 8009626:	6002      	str	r2, [r0, #0]
 8009628:	2500      	movs	r5, #0
 800962a:	e7f8      	b.n	800961e <_calloc_r+0x16>
 800962c:	4621      	mov	r1, r4
 800962e:	f7fe f93f 	bl	80078b0 <memset>
 8009632:	e7f4      	b.n	800961e <_calloc_r+0x16>

08009634 <_free_r>:
 8009634:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009636:	2900      	cmp	r1, #0
 8009638:	d044      	beq.n	80096c4 <_free_r+0x90>
 800963a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800963e:	9001      	str	r0, [sp, #4]
 8009640:	2b00      	cmp	r3, #0
 8009642:	f1a1 0404 	sub.w	r4, r1, #4
 8009646:	bfb8      	it	lt
 8009648:	18e4      	addlt	r4, r4, r3
 800964a:	f000 fa9b 	bl	8009b84 <__malloc_lock>
 800964e:	4a1e      	ldr	r2, [pc, #120]	; (80096c8 <_free_r+0x94>)
 8009650:	9801      	ldr	r0, [sp, #4]
 8009652:	6813      	ldr	r3, [r2, #0]
 8009654:	b933      	cbnz	r3, 8009664 <_free_r+0x30>
 8009656:	6063      	str	r3, [r4, #4]
 8009658:	6014      	str	r4, [r2, #0]
 800965a:	b003      	add	sp, #12
 800965c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009660:	f000 ba96 	b.w	8009b90 <__malloc_unlock>
 8009664:	42a3      	cmp	r3, r4
 8009666:	d908      	bls.n	800967a <_free_r+0x46>
 8009668:	6825      	ldr	r5, [r4, #0]
 800966a:	1961      	adds	r1, r4, r5
 800966c:	428b      	cmp	r3, r1
 800966e:	bf01      	itttt	eq
 8009670:	6819      	ldreq	r1, [r3, #0]
 8009672:	685b      	ldreq	r3, [r3, #4]
 8009674:	1949      	addeq	r1, r1, r5
 8009676:	6021      	streq	r1, [r4, #0]
 8009678:	e7ed      	b.n	8009656 <_free_r+0x22>
 800967a:	461a      	mov	r2, r3
 800967c:	685b      	ldr	r3, [r3, #4]
 800967e:	b10b      	cbz	r3, 8009684 <_free_r+0x50>
 8009680:	42a3      	cmp	r3, r4
 8009682:	d9fa      	bls.n	800967a <_free_r+0x46>
 8009684:	6811      	ldr	r1, [r2, #0]
 8009686:	1855      	adds	r5, r2, r1
 8009688:	42a5      	cmp	r5, r4
 800968a:	d10b      	bne.n	80096a4 <_free_r+0x70>
 800968c:	6824      	ldr	r4, [r4, #0]
 800968e:	4421      	add	r1, r4
 8009690:	1854      	adds	r4, r2, r1
 8009692:	42a3      	cmp	r3, r4
 8009694:	6011      	str	r1, [r2, #0]
 8009696:	d1e0      	bne.n	800965a <_free_r+0x26>
 8009698:	681c      	ldr	r4, [r3, #0]
 800969a:	685b      	ldr	r3, [r3, #4]
 800969c:	6053      	str	r3, [r2, #4]
 800969e:	4421      	add	r1, r4
 80096a0:	6011      	str	r1, [r2, #0]
 80096a2:	e7da      	b.n	800965a <_free_r+0x26>
 80096a4:	d902      	bls.n	80096ac <_free_r+0x78>
 80096a6:	230c      	movs	r3, #12
 80096a8:	6003      	str	r3, [r0, #0]
 80096aa:	e7d6      	b.n	800965a <_free_r+0x26>
 80096ac:	6825      	ldr	r5, [r4, #0]
 80096ae:	1961      	adds	r1, r4, r5
 80096b0:	428b      	cmp	r3, r1
 80096b2:	bf04      	itt	eq
 80096b4:	6819      	ldreq	r1, [r3, #0]
 80096b6:	685b      	ldreq	r3, [r3, #4]
 80096b8:	6063      	str	r3, [r4, #4]
 80096ba:	bf04      	itt	eq
 80096bc:	1949      	addeq	r1, r1, r5
 80096be:	6021      	streq	r1, [r4, #0]
 80096c0:	6054      	str	r4, [r2, #4]
 80096c2:	e7ca      	b.n	800965a <_free_r+0x26>
 80096c4:	b003      	add	sp, #12
 80096c6:	bd30      	pop	{r4, r5, pc}
 80096c8:	2000077c 	.word	0x2000077c

080096cc <sbrk_aligned>:
 80096cc:	b570      	push	{r4, r5, r6, lr}
 80096ce:	4e0e      	ldr	r6, [pc, #56]	; (8009708 <sbrk_aligned+0x3c>)
 80096d0:	460c      	mov	r4, r1
 80096d2:	6831      	ldr	r1, [r6, #0]
 80096d4:	4605      	mov	r5, r0
 80096d6:	b911      	cbnz	r1, 80096de <sbrk_aligned+0x12>
 80096d8:	f000 f9e8 	bl	8009aac <_sbrk_r>
 80096dc:	6030      	str	r0, [r6, #0]
 80096de:	4621      	mov	r1, r4
 80096e0:	4628      	mov	r0, r5
 80096e2:	f000 f9e3 	bl	8009aac <_sbrk_r>
 80096e6:	1c43      	adds	r3, r0, #1
 80096e8:	d00a      	beq.n	8009700 <sbrk_aligned+0x34>
 80096ea:	1cc4      	adds	r4, r0, #3
 80096ec:	f024 0403 	bic.w	r4, r4, #3
 80096f0:	42a0      	cmp	r0, r4
 80096f2:	d007      	beq.n	8009704 <sbrk_aligned+0x38>
 80096f4:	1a21      	subs	r1, r4, r0
 80096f6:	4628      	mov	r0, r5
 80096f8:	f000 f9d8 	bl	8009aac <_sbrk_r>
 80096fc:	3001      	adds	r0, #1
 80096fe:	d101      	bne.n	8009704 <sbrk_aligned+0x38>
 8009700:	f04f 34ff 	mov.w	r4, #4294967295
 8009704:	4620      	mov	r0, r4
 8009706:	bd70      	pop	{r4, r5, r6, pc}
 8009708:	20000780 	.word	0x20000780

0800970c <_malloc_r>:
 800970c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009710:	1ccd      	adds	r5, r1, #3
 8009712:	f025 0503 	bic.w	r5, r5, #3
 8009716:	3508      	adds	r5, #8
 8009718:	2d0c      	cmp	r5, #12
 800971a:	bf38      	it	cc
 800971c:	250c      	movcc	r5, #12
 800971e:	2d00      	cmp	r5, #0
 8009720:	4607      	mov	r7, r0
 8009722:	db01      	blt.n	8009728 <_malloc_r+0x1c>
 8009724:	42a9      	cmp	r1, r5
 8009726:	d905      	bls.n	8009734 <_malloc_r+0x28>
 8009728:	230c      	movs	r3, #12
 800972a:	603b      	str	r3, [r7, #0]
 800972c:	2600      	movs	r6, #0
 800972e:	4630      	mov	r0, r6
 8009730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009734:	4e2e      	ldr	r6, [pc, #184]	; (80097f0 <_malloc_r+0xe4>)
 8009736:	f000 fa25 	bl	8009b84 <__malloc_lock>
 800973a:	6833      	ldr	r3, [r6, #0]
 800973c:	461c      	mov	r4, r3
 800973e:	bb34      	cbnz	r4, 800978e <_malloc_r+0x82>
 8009740:	4629      	mov	r1, r5
 8009742:	4638      	mov	r0, r7
 8009744:	f7ff ffc2 	bl	80096cc <sbrk_aligned>
 8009748:	1c43      	adds	r3, r0, #1
 800974a:	4604      	mov	r4, r0
 800974c:	d14d      	bne.n	80097ea <_malloc_r+0xde>
 800974e:	6834      	ldr	r4, [r6, #0]
 8009750:	4626      	mov	r6, r4
 8009752:	2e00      	cmp	r6, #0
 8009754:	d140      	bne.n	80097d8 <_malloc_r+0xcc>
 8009756:	6823      	ldr	r3, [r4, #0]
 8009758:	4631      	mov	r1, r6
 800975a:	4638      	mov	r0, r7
 800975c:	eb04 0803 	add.w	r8, r4, r3
 8009760:	f000 f9a4 	bl	8009aac <_sbrk_r>
 8009764:	4580      	cmp	r8, r0
 8009766:	d13a      	bne.n	80097de <_malloc_r+0xd2>
 8009768:	6821      	ldr	r1, [r4, #0]
 800976a:	3503      	adds	r5, #3
 800976c:	1a6d      	subs	r5, r5, r1
 800976e:	f025 0503 	bic.w	r5, r5, #3
 8009772:	3508      	adds	r5, #8
 8009774:	2d0c      	cmp	r5, #12
 8009776:	bf38      	it	cc
 8009778:	250c      	movcc	r5, #12
 800977a:	4629      	mov	r1, r5
 800977c:	4638      	mov	r0, r7
 800977e:	f7ff ffa5 	bl	80096cc <sbrk_aligned>
 8009782:	3001      	adds	r0, #1
 8009784:	d02b      	beq.n	80097de <_malloc_r+0xd2>
 8009786:	6823      	ldr	r3, [r4, #0]
 8009788:	442b      	add	r3, r5
 800978a:	6023      	str	r3, [r4, #0]
 800978c:	e00e      	b.n	80097ac <_malloc_r+0xa0>
 800978e:	6822      	ldr	r2, [r4, #0]
 8009790:	1b52      	subs	r2, r2, r5
 8009792:	d41e      	bmi.n	80097d2 <_malloc_r+0xc6>
 8009794:	2a0b      	cmp	r2, #11
 8009796:	d916      	bls.n	80097c6 <_malloc_r+0xba>
 8009798:	1961      	adds	r1, r4, r5
 800979a:	42a3      	cmp	r3, r4
 800979c:	6025      	str	r5, [r4, #0]
 800979e:	bf18      	it	ne
 80097a0:	6059      	strne	r1, [r3, #4]
 80097a2:	6863      	ldr	r3, [r4, #4]
 80097a4:	bf08      	it	eq
 80097a6:	6031      	streq	r1, [r6, #0]
 80097a8:	5162      	str	r2, [r4, r5]
 80097aa:	604b      	str	r3, [r1, #4]
 80097ac:	4638      	mov	r0, r7
 80097ae:	f104 060b 	add.w	r6, r4, #11
 80097b2:	f000 f9ed 	bl	8009b90 <__malloc_unlock>
 80097b6:	f026 0607 	bic.w	r6, r6, #7
 80097ba:	1d23      	adds	r3, r4, #4
 80097bc:	1af2      	subs	r2, r6, r3
 80097be:	d0b6      	beq.n	800972e <_malloc_r+0x22>
 80097c0:	1b9b      	subs	r3, r3, r6
 80097c2:	50a3      	str	r3, [r4, r2]
 80097c4:	e7b3      	b.n	800972e <_malloc_r+0x22>
 80097c6:	6862      	ldr	r2, [r4, #4]
 80097c8:	42a3      	cmp	r3, r4
 80097ca:	bf0c      	ite	eq
 80097cc:	6032      	streq	r2, [r6, #0]
 80097ce:	605a      	strne	r2, [r3, #4]
 80097d0:	e7ec      	b.n	80097ac <_malloc_r+0xa0>
 80097d2:	4623      	mov	r3, r4
 80097d4:	6864      	ldr	r4, [r4, #4]
 80097d6:	e7b2      	b.n	800973e <_malloc_r+0x32>
 80097d8:	4634      	mov	r4, r6
 80097da:	6876      	ldr	r6, [r6, #4]
 80097dc:	e7b9      	b.n	8009752 <_malloc_r+0x46>
 80097de:	230c      	movs	r3, #12
 80097e0:	603b      	str	r3, [r7, #0]
 80097e2:	4638      	mov	r0, r7
 80097e4:	f000 f9d4 	bl	8009b90 <__malloc_unlock>
 80097e8:	e7a1      	b.n	800972e <_malloc_r+0x22>
 80097ea:	6025      	str	r5, [r4, #0]
 80097ec:	e7de      	b.n	80097ac <_malloc_r+0xa0>
 80097ee:	bf00      	nop
 80097f0:	2000077c 	.word	0x2000077c

080097f4 <__ssputs_r>:
 80097f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097f8:	688e      	ldr	r6, [r1, #8]
 80097fa:	429e      	cmp	r6, r3
 80097fc:	4682      	mov	sl, r0
 80097fe:	460c      	mov	r4, r1
 8009800:	4690      	mov	r8, r2
 8009802:	461f      	mov	r7, r3
 8009804:	d838      	bhi.n	8009878 <__ssputs_r+0x84>
 8009806:	898a      	ldrh	r2, [r1, #12]
 8009808:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800980c:	d032      	beq.n	8009874 <__ssputs_r+0x80>
 800980e:	6825      	ldr	r5, [r4, #0]
 8009810:	6909      	ldr	r1, [r1, #16]
 8009812:	eba5 0901 	sub.w	r9, r5, r1
 8009816:	6965      	ldr	r5, [r4, #20]
 8009818:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800981c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009820:	3301      	adds	r3, #1
 8009822:	444b      	add	r3, r9
 8009824:	106d      	asrs	r5, r5, #1
 8009826:	429d      	cmp	r5, r3
 8009828:	bf38      	it	cc
 800982a:	461d      	movcc	r5, r3
 800982c:	0553      	lsls	r3, r2, #21
 800982e:	d531      	bpl.n	8009894 <__ssputs_r+0xa0>
 8009830:	4629      	mov	r1, r5
 8009832:	f7ff ff6b 	bl	800970c <_malloc_r>
 8009836:	4606      	mov	r6, r0
 8009838:	b950      	cbnz	r0, 8009850 <__ssputs_r+0x5c>
 800983a:	230c      	movs	r3, #12
 800983c:	f8ca 3000 	str.w	r3, [sl]
 8009840:	89a3      	ldrh	r3, [r4, #12]
 8009842:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009846:	81a3      	strh	r3, [r4, #12]
 8009848:	f04f 30ff 	mov.w	r0, #4294967295
 800984c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009850:	6921      	ldr	r1, [r4, #16]
 8009852:	464a      	mov	r2, r9
 8009854:	f7ff fb46 	bl	8008ee4 <memcpy>
 8009858:	89a3      	ldrh	r3, [r4, #12]
 800985a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800985e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009862:	81a3      	strh	r3, [r4, #12]
 8009864:	6126      	str	r6, [r4, #16]
 8009866:	6165      	str	r5, [r4, #20]
 8009868:	444e      	add	r6, r9
 800986a:	eba5 0509 	sub.w	r5, r5, r9
 800986e:	6026      	str	r6, [r4, #0]
 8009870:	60a5      	str	r5, [r4, #8]
 8009872:	463e      	mov	r6, r7
 8009874:	42be      	cmp	r6, r7
 8009876:	d900      	bls.n	800987a <__ssputs_r+0x86>
 8009878:	463e      	mov	r6, r7
 800987a:	6820      	ldr	r0, [r4, #0]
 800987c:	4632      	mov	r2, r6
 800987e:	4641      	mov	r1, r8
 8009880:	f000 f966 	bl	8009b50 <memmove>
 8009884:	68a3      	ldr	r3, [r4, #8]
 8009886:	1b9b      	subs	r3, r3, r6
 8009888:	60a3      	str	r3, [r4, #8]
 800988a:	6823      	ldr	r3, [r4, #0]
 800988c:	4433      	add	r3, r6
 800988e:	6023      	str	r3, [r4, #0]
 8009890:	2000      	movs	r0, #0
 8009892:	e7db      	b.n	800984c <__ssputs_r+0x58>
 8009894:	462a      	mov	r2, r5
 8009896:	f000 f981 	bl	8009b9c <_realloc_r>
 800989a:	4606      	mov	r6, r0
 800989c:	2800      	cmp	r0, #0
 800989e:	d1e1      	bne.n	8009864 <__ssputs_r+0x70>
 80098a0:	6921      	ldr	r1, [r4, #16]
 80098a2:	4650      	mov	r0, sl
 80098a4:	f7ff fec6 	bl	8009634 <_free_r>
 80098a8:	e7c7      	b.n	800983a <__ssputs_r+0x46>
	...

080098ac <_svfiprintf_r>:
 80098ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098b0:	4698      	mov	r8, r3
 80098b2:	898b      	ldrh	r3, [r1, #12]
 80098b4:	061b      	lsls	r3, r3, #24
 80098b6:	b09d      	sub	sp, #116	; 0x74
 80098b8:	4607      	mov	r7, r0
 80098ba:	460d      	mov	r5, r1
 80098bc:	4614      	mov	r4, r2
 80098be:	d50e      	bpl.n	80098de <_svfiprintf_r+0x32>
 80098c0:	690b      	ldr	r3, [r1, #16]
 80098c2:	b963      	cbnz	r3, 80098de <_svfiprintf_r+0x32>
 80098c4:	2140      	movs	r1, #64	; 0x40
 80098c6:	f7ff ff21 	bl	800970c <_malloc_r>
 80098ca:	6028      	str	r0, [r5, #0]
 80098cc:	6128      	str	r0, [r5, #16]
 80098ce:	b920      	cbnz	r0, 80098da <_svfiprintf_r+0x2e>
 80098d0:	230c      	movs	r3, #12
 80098d2:	603b      	str	r3, [r7, #0]
 80098d4:	f04f 30ff 	mov.w	r0, #4294967295
 80098d8:	e0d1      	b.n	8009a7e <_svfiprintf_r+0x1d2>
 80098da:	2340      	movs	r3, #64	; 0x40
 80098dc:	616b      	str	r3, [r5, #20]
 80098de:	2300      	movs	r3, #0
 80098e0:	9309      	str	r3, [sp, #36]	; 0x24
 80098e2:	2320      	movs	r3, #32
 80098e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80098e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80098ec:	2330      	movs	r3, #48	; 0x30
 80098ee:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009a98 <_svfiprintf_r+0x1ec>
 80098f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80098f6:	f04f 0901 	mov.w	r9, #1
 80098fa:	4623      	mov	r3, r4
 80098fc:	469a      	mov	sl, r3
 80098fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009902:	b10a      	cbz	r2, 8009908 <_svfiprintf_r+0x5c>
 8009904:	2a25      	cmp	r2, #37	; 0x25
 8009906:	d1f9      	bne.n	80098fc <_svfiprintf_r+0x50>
 8009908:	ebba 0b04 	subs.w	fp, sl, r4
 800990c:	d00b      	beq.n	8009926 <_svfiprintf_r+0x7a>
 800990e:	465b      	mov	r3, fp
 8009910:	4622      	mov	r2, r4
 8009912:	4629      	mov	r1, r5
 8009914:	4638      	mov	r0, r7
 8009916:	f7ff ff6d 	bl	80097f4 <__ssputs_r>
 800991a:	3001      	adds	r0, #1
 800991c:	f000 80aa 	beq.w	8009a74 <_svfiprintf_r+0x1c8>
 8009920:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009922:	445a      	add	r2, fp
 8009924:	9209      	str	r2, [sp, #36]	; 0x24
 8009926:	f89a 3000 	ldrb.w	r3, [sl]
 800992a:	2b00      	cmp	r3, #0
 800992c:	f000 80a2 	beq.w	8009a74 <_svfiprintf_r+0x1c8>
 8009930:	2300      	movs	r3, #0
 8009932:	f04f 32ff 	mov.w	r2, #4294967295
 8009936:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800993a:	f10a 0a01 	add.w	sl, sl, #1
 800993e:	9304      	str	r3, [sp, #16]
 8009940:	9307      	str	r3, [sp, #28]
 8009942:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009946:	931a      	str	r3, [sp, #104]	; 0x68
 8009948:	4654      	mov	r4, sl
 800994a:	2205      	movs	r2, #5
 800994c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009950:	4851      	ldr	r0, [pc, #324]	; (8009a98 <_svfiprintf_r+0x1ec>)
 8009952:	f7f6 fc6d 	bl	8000230 <memchr>
 8009956:	9a04      	ldr	r2, [sp, #16]
 8009958:	b9d8      	cbnz	r0, 8009992 <_svfiprintf_r+0xe6>
 800995a:	06d0      	lsls	r0, r2, #27
 800995c:	bf44      	itt	mi
 800995e:	2320      	movmi	r3, #32
 8009960:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009964:	0711      	lsls	r1, r2, #28
 8009966:	bf44      	itt	mi
 8009968:	232b      	movmi	r3, #43	; 0x2b
 800996a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800996e:	f89a 3000 	ldrb.w	r3, [sl]
 8009972:	2b2a      	cmp	r3, #42	; 0x2a
 8009974:	d015      	beq.n	80099a2 <_svfiprintf_r+0xf6>
 8009976:	9a07      	ldr	r2, [sp, #28]
 8009978:	4654      	mov	r4, sl
 800997a:	2000      	movs	r0, #0
 800997c:	f04f 0c0a 	mov.w	ip, #10
 8009980:	4621      	mov	r1, r4
 8009982:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009986:	3b30      	subs	r3, #48	; 0x30
 8009988:	2b09      	cmp	r3, #9
 800998a:	d94e      	bls.n	8009a2a <_svfiprintf_r+0x17e>
 800998c:	b1b0      	cbz	r0, 80099bc <_svfiprintf_r+0x110>
 800998e:	9207      	str	r2, [sp, #28]
 8009990:	e014      	b.n	80099bc <_svfiprintf_r+0x110>
 8009992:	eba0 0308 	sub.w	r3, r0, r8
 8009996:	fa09 f303 	lsl.w	r3, r9, r3
 800999a:	4313      	orrs	r3, r2
 800999c:	9304      	str	r3, [sp, #16]
 800999e:	46a2      	mov	sl, r4
 80099a0:	e7d2      	b.n	8009948 <_svfiprintf_r+0x9c>
 80099a2:	9b03      	ldr	r3, [sp, #12]
 80099a4:	1d19      	adds	r1, r3, #4
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	9103      	str	r1, [sp, #12]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	bfbb      	ittet	lt
 80099ae:	425b      	neglt	r3, r3
 80099b0:	f042 0202 	orrlt.w	r2, r2, #2
 80099b4:	9307      	strge	r3, [sp, #28]
 80099b6:	9307      	strlt	r3, [sp, #28]
 80099b8:	bfb8      	it	lt
 80099ba:	9204      	strlt	r2, [sp, #16]
 80099bc:	7823      	ldrb	r3, [r4, #0]
 80099be:	2b2e      	cmp	r3, #46	; 0x2e
 80099c0:	d10c      	bne.n	80099dc <_svfiprintf_r+0x130>
 80099c2:	7863      	ldrb	r3, [r4, #1]
 80099c4:	2b2a      	cmp	r3, #42	; 0x2a
 80099c6:	d135      	bne.n	8009a34 <_svfiprintf_r+0x188>
 80099c8:	9b03      	ldr	r3, [sp, #12]
 80099ca:	1d1a      	adds	r2, r3, #4
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	9203      	str	r2, [sp, #12]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	bfb8      	it	lt
 80099d4:	f04f 33ff 	movlt.w	r3, #4294967295
 80099d8:	3402      	adds	r4, #2
 80099da:	9305      	str	r3, [sp, #20]
 80099dc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009aa8 <_svfiprintf_r+0x1fc>
 80099e0:	7821      	ldrb	r1, [r4, #0]
 80099e2:	2203      	movs	r2, #3
 80099e4:	4650      	mov	r0, sl
 80099e6:	f7f6 fc23 	bl	8000230 <memchr>
 80099ea:	b140      	cbz	r0, 80099fe <_svfiprintf_r+0x152>
 80099ec:	2340      	movs	r3, #64	; 0x40
 80099ee:	eba0 000a 	sub.w	r0, r0, sl
 80099f2:	fa03 f000 	lsl.w	r0, r3, r0
 80099f6:	9b04      	ldr	r3, [sp, #16]
 80099f8:	4303      	orrs	r3, r0
 80099fa:	3401      	adds	r4, #1
 80099fc:	9304      	str	r3, [sp, #16]
 80099fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a02:	4826      	ldr	r0, [pc, #152]	; (8009a9c <_svfiprintf_r+0x1f0>)
 8009a04:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a08:	2206      	movs	r2, #6
 8009a0a:	f7f6 fc11 	bl	8000230 <memchr>
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	d038      	beq.n	8009a84 <_svfiprintf_r+0x1d8>
 8009a12:	4b23      	ldr	r3, [pc, #140]	; (8009aa0 <_svfiprintf_r+0x1f4>)
 8009a14:	bb1b      	cbnz	r3, 8009a5e <_svfiprintf_r+0x1b2>
 8009a16:	9b03      	ldr	r3, [sp, #12]
 8009a18:	3307      	adds	r3, #7
 8009a1a:	f023 0307 	bic.w	r3, r3, #7
 8009a1e:	3308      	adds	r3, #8
 8009a20:	9303      	str	r3, [sp, #12]
 8009a22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a24:	4433      	add	r3, r6
 8009a26:	9309      	str	r3, [sp, #36]	; 0x24
 8009a28:	e767      	b.n	80098fa <_svfiprintf_r+0x4e>
 8009a2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a2e:	460c      	mov	r4, r1
 8009a30:	2001      	movs	r0, #1
 8009a32:	e7a5      	b.n	8009980 <_svfiprintf_r+0xd4>
 8009a34:	2300      	movs	r3, #0
 8009a36:	3401      	adds	r4, #1
 8009a38:	9305      	str	r3, [sp, #20]
 8009a3a:	4619      	mov	r1, r3
 8009a3c:	f04f 0c0a 	mov.w	ip, #10
 8009a40:	4620      	mov	r0, r4
 8009a42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a46:	3a30      	subs	r2, #48	; 0x30
 8009a48:	2a09      	cmp	r2, #9
 8009a4a:	d903      	bls.n	8009a54 <_svfiprintf_r+0x1a8>
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d0c5      	beq.n	80099dc <_svfiprintf_r+0x130>
 8009a50:	9105      	str	r1, [sp, #20]
 8009a52:	e7c3      	b.n	80099dc <_svfiprintf_r+0x130>
 8009a54:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a58:	4604      	mov	r4, r0
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	e7f0      	b.n	8009a40 <_svfiprintf_r+0x194>
 8009a5e:	ab03      	add	r3, sp, #12
 8009a60:	9300      	str	r3, [sp, #0]
 8009a62:	462a      	mov	r2, r5
 8009a64:	4b0f      	ldr	r3, [pc, #60]	; (8009aa4 <_svfiprintf_r+0x1f8>)
 8009a66:	a904      	add	r1, sp, #16
 8009a68:	4638      	mov	r0, r7
 8009a6a:	f7fd ffc9 	bl	8007a00 <_printf_float>
 8009a6e:	1c42      	adds	r2, r0, #1
 8009a70:	4606      	mov	r6, r0
 8009a72:	d1d6      	bne.n	8009a22 <_svfiprintf_r+0x176>
 8009a74:	89ab      	ldrh	r3, [r5, #12]
 8009a76:	065b      	lsls	r3, r3, #25
 8009a78:	f53f af2c 	bmi.w	80098d4 <_svfiprintf_r+0x28>
 8009a7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a7e:	b01d      	add	sp, #116	; 0x74
 8009a80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a84:	ab03      	add	r3, sp, #12
 8009a86:	9300      	str	r3, [sp, #0]
 8009a88:	462a      	mov	r2, r5
 8009a8a:	4b06      	ldr	r3, [pc, #24]	; (8009aa4 <_svfiprintf_r+0x1f8>)
 8009a8c:	a904      	add	r1, sp, #16
 8009a8e:	4638      	mov	r0, r7
 8009a90:	f7fe fa5a 	bl	8007f48 <_printf_i>
 8009a94:	e7eb      	b.n	8009a6e <_svfiprintf_r+0x1c2>
 8009a96:	bf00      	nop
 8009a98:	0800b6dc 	.word	0x0800b6dc
 8009a9c:	0800b6e6 	.word	0x0800b6e6
 8009aa0:	08007a01 	.word	0x08007a01
 8009aa4:	080097f5 	.word	0x080097f5
 8009aa8:	0800b6e2 	.word	0x0800b6e2

08009aac <_sbrk_r>:
 8009aac:	b538      	push	{r3, r4, r5, lr}
 8009aae:	4d06      	ldr	r5, [pc, #24]	; (8009ac8 <_sbrk_r+0x1c>)
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	4604      	mov	r4, r0
 8009ab4:	4608      	mov	r0, r1
 8009ab6:	602b      	str	r3, [r5, #0]
 8009ab8:	f7f9 ff48 	bl	800394c <_sbrk>
 8009abc:	1c43      	adds	r3, r0, #1
 8009abe:	d102      	bne.n	8009ac6 <_sbrk_r+0x1a>
 8009ac0:	682b      	ldr	r3, [r5, #0]
 8009ac2:	b103      	cbz	r3, 8009ac6 <_sbrk_r+0x1a>
 8009ac4:	6023      	str	r3, [r4, #0]
 8009ac6:	bd38      	pop	{r3, r4, r5, pc}
 8009ac8:	20000784 	.word	0x20000784

08009acc <__assert_func>:
 8009acc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009ace:	4614      	mov	r4, r2
 8009ad0:	461a      	mov	r2, r3
 8009ad2:	4b09      	ldr	r3, [pc, #36]	; (8009af8 <__assert_func+0x2c>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	4605      	mov	r5, r0
 8009ad8:	68d8      	ldr	r0, [r3, #12]
 8009ada:	b14c      	cbz	r4, 8009af0 <__assert_func+0x24>
 8009adc:	4b07      	ldr	r3, [pc, #28]	; (8009afc <__assert_func+0x30>)
 8009ade:	9100      	str	r1, [sp, #0]
 8009ae0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009ae4:	4906      	ldr	r1, [pc, #24]	; (8009b00 <__assert_func+0x34>)
 8009ae6:	462b      	mov	r3, r5
 8009ae8:	f000 f80e 	bl	8009b08 <fiprintf>
 8009aec:	f000 faac 	bl	800a048 <abort>
 8009af0:	4b04      	ldr	r3, [pc, #16]	; (8009b04 <__assert_func+0x38>)
 8009af2:	461c      	mov	r4, r3
 8009af4:	e7f3      	b.n	8009ade <__assert_func+0x12>
 8009af6:	bf00      	nop
 8009af8:	2000002c 	.word	0x2000002c
 8009afc:	0800b6ed 	.word	0x0800b6ed
 8009b00:	0800b6fa 	.word	0x0800b6fa
 8009b04:	0800b728 	.word	0x0800b728

08009b08 <fiprintf>:
 8009b08:	b40e      	push	{r1, r2, r3}
 8009b0a:	b503      	push	{r0, r1, lr}
 8009b0c:	4601      	mov	r1, r0
 8009b0e:	ab03      	add	r3, sp, #12
 8009b10:	4805      	ldr	r0, [pc, #20]	; (8009b28 <fiprintf+0x20>)
 8009b12:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b16:	6800      	ldr	r0, [r0, #0]
 8009b18:	9301      	str	r3, [sp, #4]
 8009b1a:	f000 f897 	bl	8009c4c <_vfiprintf_r>
 8009b1e:	b002      	add	sp, #8
 8009b20:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b24:	b003      	add	sp, #12
 8009b26:	4770      	bx	lr
 8009b28:	2000002c 	.word	0x2000002c

08009b2c <__ascii_mbtowc>:
 8009b2c:	b082      	sub	sp, #8
 8009b2e:	b901      	cbnz	r1, 8009b32 <__ascii_mbtowc+0x6>
 8009b30:	a901      	add	r1, sp, #4
 8009b32:	b142      	cbz	r2, 8009b46 <__ascii_mbtowc+0x1a>
 8009b34:	b14b      	cbz	r3, 8009b4a <__ascii_mbtowc+0x1e>
 8009b36:	7813      	ldrb	r3, [r2, #0]
 8009b38:	600b      	str	r3, [r1, #0]
 8009b3a:	7812      	ldrb	r2, [r2, #0]
 8009b3c:	1e10      	subs	r0, r2, #0
 8009b3e:	bf18      	it	ne
 8009b40:	2001      	movne	r0, #1
 8009b42:	b002      	add	sp, #8
 8009b44:	4770      	bx	lr
 8009b46:	4610      	mov	r0, r2
 8009b48:	e7fb      	b.n	8009b42 <__ascii_mbtowc+0x16>
 8009b4a:	f06f 0001 	mvn.w	r0, #1
 8009b4e:	e7f8      	b.n	8009b42 <__ascii_mbtowc+0x16>

08009b50 <memmove>:
 8009b50:	4288      	cmp	r0, r1
 8009b52:	b510      	push	{r4, lr}
 8009b54:	eb01 0402 	add.w	r4, r1, r2
 8009b58:	d902      	bls.n	8009b60 <memmove+0x10>
 8009b5a:	4284      	cmp	r4, r0
 8009b5c:	4623      	mov	r3, r4
 8009b5e:	d807      	bhi.n	8009b70 <memmove+0x20>
 8009b60:	1e43      	subs	r3, r0, #1
 8009b62:	42a1      	cmp	r1, r4
 8009b64:	d008      	beq.n	8009b78 <memmove+0x28>
 8009b66:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b6e:	e7f8      	b.n	8009b62 <memmove+0x12>
 8009b70:	4402      	add	r2, r0
 8009b72:	4601      	mov	r1, r0
 8009b74:	428a      	cmp	r2, r1
 8009b76:	d100      	bne.n	8009b7a <memmove+0x2a>
 8009b78:	bd10      	pop	{r4, pc}
 8009b7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b82:	e7f7      	b.n	8009b74 <memmove+0x24>

08009b84 <__malloc_lock>:
 8009b84:	4801      	ldr	r0, [pc, #4]	; (8009b8c <__malloc_lock+0x8>)
 8009b86:	f000 bc1f 	b.w	800a3c8 <__retarget_lock_acquire_recursive>
 8009b8a:	bf00      	nop
 8009b8c:	20000788 	.word	0x20000788

08009b90 <__malloc_unlock>:
 8009b90:	4801      	ldr	r0, [pc, #4]	; (8009b98 <__malloc_unlock+0x8>)
 8009b92:	f000 bc1a 	b.w	800a3ca <__retarget_lock_release_recursive>
 8009b96:	bf00      	nop
 8009b98:	20000788 	.word	0x20000788

08009b9c <_realloc_r>:
 8009b9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ba0:	4680      	mov	r8, r0
 8009ba2:	4614      	mov	r4, r2
 8009ba4:	460e      	mov	r6, r1
 8009ba6:	b921      	cbnz	r1, 8009bb2 <_realloc_r+0x16>
 8009ba8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bac:	4611      	mov	r1, r2
 8009bae:	f7ff bdad 	b.w	800970c <_malloc_r>
 8009bb2:	b92a      	cbnz	r2, 8009bc0 <_realloc_r+0x24>
 8009bb4:	f7ff fd3e 	bl	8009634 <_free_r>
 8009bb8:	4625      	mov	r5, r4
 8009bba:	4628      	mov	r0, r5
 8009bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bc0:	f000 fc6a 	bl	800a498 <_malloc_usable_size_r>
 8009bc4:	4284      	cmp	r4, r0
 8009bc6:	4607      	mov	r7, r0
 8009bc8:	d802      	bhi.n	8009bd0 <_realloc_r+0x34>
 8009bca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009bce:	d812      	bhi.n	8009bf6 <_realloc_r+0x5a>
 8009bd0:	4621      	mov	r1, r4
 8009bd2:	4640      	mov	r0, r8
 8009bd4:	f7ff fd9a 	bl	800970c <_malloc_r>
 8009bd8:	4605      	mov	r5, r0
 8009bda:	2800      	cmp	r0, #0
 8009bdc:	d0ed      	beq.n	8009bba <_realloc_r+0x1e>
 8009bde:	42bc      	cmp	r4, r7
 8009be0:	4622      	mov	r2, r4
 8009be2:	4631      	mov	r1, r6
 8009be4:	bf28      	it	cs
 8009be6:	463a      	movcs	r2, r7
 8009be8:	f7ff f97c 	bl	8008ee4 <memcpy>
 8009bec:	4631      	mov	r1, r6
 8009bee:	4640      	mov	r0, r8
 8009bf0:	f7ff fd20 	bl	8009634 <_free_r>
 8009bf4:	e7e1      	b.n	8009bba <_realloc_r+0x1e>
 8009bf6:	4635      	mov	r5, r6
 8009bf8:	e7df      	b.n	8009bba <_realloc_r+0x1e>

08009bfa <__sfputc_r>:
 8009bfa:	6893      	ldr	r3, [r2, #8]
 8009bfc:	3b01      	subs	r3, #1
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	b410      	push	{r4}
 8009c02:	6093      	str	r3, [r2, #8]
 8009c04:	da08      	bge.n	8009c18 <__sfputc_r+0x1e>
 8009c06:	6994      	ldr	r4, [r2, #24]
 8009c08:	42a3      	cmp	r3, r4
 8009c0a:	db01      	blt.n	8009c10 <__sfputc_r+0x16>
 8009c0c:	290a      	cmp	r1, #10
 8009c0e:	d103      	bne.n	8009c18 <__sfputc_r+0x1e>
 8009c10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c14:	f000 b94a 	b.w	8009eac <__swbuf_r>
 8009c18:	6813      	ldr	r3, [r2, #0]
 8009c1a:	1c58      	adds	r0, r3, #1
 8009c1c:	6010      	str	r0, [r2, #0]
 8009c1e:	7019      	strb	r1, [r3, #0]
 8009c20:	4608      	mov	r0, r1
 8009c22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c26:	4770      	bx	lr

08009c28 <__sfputs_r>:
 8009c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c2a:	4606      	mov	r6, r0
 8009c2c:	460f      	mov	r7, r1
 8009c2e:	4614      	mov	r4, r2
 8009c30:	18d5      	adds	r5, r2, r3
 8009c32:	42ac      	cmp	r4, r5
 8009c34:	d101      	bne.n	8009c3a <__sfputs_r+0x12>
 8009c36:	2000      	movs	r0, #0
 8009c38:	e007      	b.n	8009c4a <__sfputs_r+0x22>
 8009c3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c3e:	463a      	mov	r2, r7
 8009c40:	4630      	mov	r0, r6
 8009c42:	f7ff ffda 	bl	8009bfa <__sfputc_r>
 8009c46:	1c43      	adds	r3, r0, #1
 8009c48:	d1f3      	bne.n	8009c32 <__sfputs_r+0xa>
 8009c4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009c4c <_vfiprintf_r>:
 8009c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c50:	460d      	mov	r5, r1
 8009c52:	b09d      	sub	sp, #116	; 0x74
 8009c54:	4614      	mov	r4, r2
 8009c56:	4698      	mov	r8, r3
 8009c58:	4606      	mov	r6, r0
 8009c5a:	b118      	cbz	r0, 8009c64 <_vfiprintf_r+0x18>
 8009c5c:	6983      	ldr	r3, [r0, #24]
 8009c5e:	b90b      	cbnz	r3, 8009c64 <_vfiprintf_r+0x18>
 8009c60:	f000 fb14 	bl	800a28c <__sinit>
 8009c64:	4b89      	ldr	r3, [pc, #548]	; (8009e8c <_vfiprintf_r+0x240>)
 8009c66:	429d      	cmp	r5, r3
 8009c68:	d11b      	bne.n	8009ca2 <_vfiprintf_r+0x56>
 8009c6a:	6875      	ldr	r5, [r6, #4]
 8009c6c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c6e:	07d9      	lsls	r1, r3, #31
 8009c70:	d405      	bmi.n	8009c7e <_vfiprintf_r+0x32>
 8009c72:	89ab      	ldrh	r3, [r5, #12]
 8009c74:	059a      	lsls	r2, r3, #22
 8009c76:	d402      	bmi.n	8009c7e <_vfiprintf_r+0x32>
 8009c78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c7a:	f000 fba5 	bl	800a3c8 <__retarget_lock_acquire_recursive>
 8009c7e:	89ab      	ldrh	r3, [r5, #12]
 8009c80:	071b      	lsls	r3, r3, #28
 8009c82:	d501      	bpl.n	8009c88 <_vfiprintf_r+0x3c>
 8009c84:	692b      	ldr	r3, [r5, #16]
 8009c86:	b9eb      	cbnz	r3, 8009cc4 <_vfiprintf_r+0x78>
 8009c88:	4629      	mov	r1, r5
 8009c8a:	4630      	mov	r0, r6
 8009c8c:	f000 f96e 	bl	8009f6c <__swsetup_r>
 8009c90:	b1c0      	cbz	r0, 8009cc4 <_vfiprintf_r+0x78>
 8009c92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c94:	07dc      	lsls	r4, r3, #31
 8009c96:	d50e      	bpl.n	8009cb6 <_vfiprintf_r+0x6a>
 8009c98:	f04f 30ff 	mov.w	r0, #4294967295
 8009c9c:	b01d      	add	sp, #116	; 0x74
 8009c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ca2:	4b7b      	ldr	r3, [pc, #492]	; (8009e90 <_vfiprintf_r+0x244>)
 8009ca4:	429d      	cmp	r5, r3
 8009ca6:	d101      	bne.n	8009cac <_vfiprintf_r+0x60>
 8009ca8:	68b5      	ldr	r5, [r6, #8]
 8009caa:	e7df      	b.n	8009c6c <_vfiprintf_r+0x20>
 8009cac:	4b79      	ldr	r3, [pc, #484]	; (8009e94 <_vfiprintf_r+0x248>)
 8009cae:	429d      	cmp	r5, r3
 8009cb0:	bf08      	it	eq
 8009cb2:	68f5      	ldreq	r5, [r6, #12]
 8009cb4:	e7da      	b.n	8009c6c <_vfiprintf_r+0x20>
 8009cb6:	89ab      	ldrh	r3, [r5, #12]
 8009cb8:	0598      	lsls	r0, r3, #22
 8009cba:	d4ed      	bmi.n	8009c98 <_vfiprintf_r+0x4c>
 8009cbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009cbe:	f000 fb84 	bl	800a3ca <__retarget_lock_release_recursive>
 8009cc2:	e7e9      	b.n	8009c98 <_vfiprintf_r+0x4c>
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	9309      	str	r3, [sp, #36]	; 0x24
 8009cc8:	2320      	movs	r3, #32
 8009cca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009cce:	f8cd 800c 	str.w	r8, [sp, #12]
 8009cd2:	2330      	movs	r3, #48	; 0x30
 8009cd4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009e98 <_vfiprintf_r+0x24c>
 8009cd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009cdc:	f04f 0901 	mov.w	r9, #1
 8009ce0:	4623      	mov	r3, r4
 8009ce2:	469a      	mov	sl, r3
 8009ce4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ce8:	b10a      	cbz	r2, 8009cee <_vfiprintf_r+0xa2>
 8009cea:	2a25      	cmp	r2, #37	; 0x25
 8009cec:	d1f9      	bne.n	8009ce2 <_vfiprintf_r+0x96>
 8009cee:	ebba 0b04 	subs.w	fp, sl, r4
 8009cf2:	d00b      	beq.n	8009d0c <_vfiprintf_r+0xc0>
 8009cf4:	465b      	mov	r3, fp
 8009cf6:	4622      	mov	r2, r4
 8009cf8:	4629      	mov	r1, r5
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	f7ff ff94 	bl	8009c28 <__sfputs_r>
 8009d00:	3001      	adds	r0, #1
 8009d02:	f000 80aa 	beq.w	8009e5a <_vfiprintf_r+0x20e>
 8009d06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d08:	445a      	add	r2, fp
 8009d0a:	9209      	str	r2, [sp, #36]	; 0x24
 8009d0c:	f89a 3000 	ldrb.w	r3, [sl]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	f000 80a2 	beq.w	8009e5a <_vfiprintf_r+0x20e>
 8009d16:	2300      	movs	r3, #0
 8009d18:	f04f 32ff 	mov.w	r2, #4294967295
 8009d1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d20:	f10a 0a01 	add.w	sl, sl, #1
 8009d24:	9304      	str	r3, [sp, #16]
 8009d26:	9307      	str	r3, [sp, #28]
 8009d28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d2c:	931a      	str	r3, [sp, #104]	; 0x68
 8009d2e:	4654      	mov	r4, sl
 8009d30:	2205      	movs	r2, #5
 8009d32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d36:	4858      	ldr	r0, [pc, #352]	; (8009e98 <_vfiprintf_r+0x24c>)
 8009d38:	f7f6 fa7a 	bl	8000230 <memchr>
 8009d3c:	9a04      	ldr	r2, [sp, #16]
 8009d3e:	b9d8      	cbnz	r0, 8009d78 <_vfiprintf_r+0x12c>
 8009d40:	06d1      	lsls	r1, r2, #27
 8009d42:	bf44      	itt	mi
 8009d44:	2320      	movmi	r3, #32
 8009d46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d4a:	0713      	lsls	r3, r2, #28
 8009d4c:	bf44      	itt	mi
 8009d4e:	232b      	movmi	r3, #43	; 0x2b
 8009d50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d54:	f89a 3000 	ldrb.w	r3, [sl]
 8009d58:	2b2a      	cmp	r3, #42	; 0x2a
 8009d5a:	d015      	beq.n	8009d88 <_vfiprintf_r+0x13c>
 8009d5c:	9a07      	ldr	r2, [sp, #28]
 8009d5e:	4654      	mov	r4, sl
 8009d60:	2000      	movs	r0, #0
 8009d62:	f04f 0c0a 	mov.w	ip, #10
 8009d66:	4621      	mov	r1, r4
 8009d68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d6c:	3b30      	subs	r3, #48	; 0x30
 8009d6e:	2b09      	cmp	r3, #9
 8009d70:	d94e      	bls.n	8009e10 <_vfiprintf_r+0x1c4>
 8009d72:	b1b0      	cbz	r0, 8009da2 <_vfiprintf_r+0x156>
 8009d74:	9207      	str	r2, [sp, #28]
 8009d76:	e014      	b.n	8009da2 <_vfiprintf_r+0x156>
 8009d78:	eba0 0308 	sub.w	r3, r0, r8
 8009d7c:	fa09 f303 	lsl.w	r3, r9, r3
 8009d80:	4313      	orrs	r3, r2
 8009d82:	9304      	str	r3, [sp, #16]
 8009d84:	46a2      	mov	sl, r4
 8009d86:	e7d2      	b.n	8009d2e <_vfiprintf_r+0xe2>
 8009d88:	9b03      	ldr	r3, [sp, #12]
 8009d8a:	1d19      	adds	r1, r3, #4
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	9103      	str	r1, [sp, #12]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	bfbb      	ittet	lt
 8009d94:	425b      	neglt	r3, r3
 8009d96:	f042 0202 	orrlt.w	r2, r2, #2
 8009d9a:	9307      	strge	r3, [sp, #28]
 8009d9c:	9307      	strlt	r3, [sp, #28]
 8009d9e:	bfb8      	it	lt
 8009da0:	9204      	strlt	r2, [sp, #16]
 8009da2:	7823      	ldrb	r3, [r4, #0]
 8009da4:	2b2e      	cmp	r3, #46	; 0x2e
 8009da6:	d10c      	bne.n	8009dc2 <_vfiprintf_r+0x176>
 8009da8:	7863      	ldrb	r3, [r4, #1]
 8009daa:	2b2a      	cmp	r3, #42	; 0x2a
 8009dac:	d135      	bne.n	8009e1a <_vfiprintf_r+0x1ce>
 8009dae:	9b03      	ldr	r3, [sp, #12]
 8009db0:	1d1a      	adds	r2, r3, #4
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	9203      	str	r2, [sp, #12]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	bfb8      	it	lt
 8009dba:	f04f 33ff 	movlt.w	r3, #4294967295
 8009dbe:	3402      	adds	r4, #2
 8009dc0:	9305      	str	r3, [sp, #20]
 8009dc2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009ea8 <_vfiprintf_r+0x25c>
 8009dc6:	7821      	ldrb	r1, [r4, #0]
 8009dc8:	2203      	movs	r2, #3
 8009dca:	4650      	mov	r0, sl
 8009dcc:	f7f6 fa30 	bl	8000230 <memchr>
 8009dd0:	b140      	cbz	r0, 8009de4 <_vfiprintf_r+0x198>
 8009dd2:	2340      	movs	r3, #64	; 0x40
 8009dd4:	eba0 000a 	sub.w	r0, r0, sl
 8009dd8:	fa03 f000 	lsl.w	r0, r3, r0
 8009ddc:	9b04      	ldr	r3, [sp, #16]
 8009dde:	4303      	orrs	r3, r0
 8009de0:	3401      	adds	r4, #1
 8009de2:	9304      	str	r3, [sp, #16]
 8009de4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009de8:	482c      	ldr	r0, [pc, #176]	; (8009e9c <_vfiprintf_r+0x250>)
 8009dea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009dee:	2206      	movs	r2, #6
 8009df0:	f7f6 fa1e 	bl	8000230 <memchr>
 8009df4:	2800      	cmp	r0, #0
 8009df6:	d03f      	beq.n	8009e78 <_vfiprintf_r+0x22c>
 8009df8:	4b29      	ldr	r3, [pc, #164]	; (8009ea0 <_vfiprintf_r+0x254>)
 8009dfa:	bb1b      	cbnz	r3, 8009e44 <_vfiprintf_r+0x1f8>
 8009dfc:	9b03      	ldr	r3, [sp, #12]
 8009dfe:	3307      	adds	r3, #7
 8009e00:	f023 0307 	bic.w	r3, r3, #7
 8009e04:	3308      	adds	r3, #8
 8009e06:	9303      	str	r3, [sp, #12]
 8009e08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e0a:	443b      	add	r3, r7
 8009e0c:	9309      	str	r3, [sp, #36]	; 0x24
 8009e0e:	e767      	b.n	8009ce0 <_vfiprintf_r+0x94>
 8009e10:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e14:	460c      	mov	r4, r1
 8009e16:	2001      	movs	r0, #1
 8009e18:	e7a5      	b.n	8009d66 <_vfiprintf_r+0x11a>
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	3401      	adds	r4, #1
 8009e1e:	9305      	str	r3, [sp, #20]
 8009e20:	4619      	mov	r1, r3
 8009e22:	f04f 0c0a 	mov.w	ip, #10
 8009e26:	4620      	mov	r0, r4
 8009e28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e2c:	3a30      	subs	r2, #48	; 0x30
 8009e2e:	2a09      	cmp	r2, #9
 8009e30:	d903      	bls.n	8009e3a <_vfiprintf_r+0x1ee>
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d0c5      	beq.n	8009dc2 <_vfiprintf_r+0x176>
 8009e36:	9105      	str	r1, [sp, #20]
 8009e38:	e7c3      	b.n	8009dc2 <_vfiprintf_r+0x176>
 8009e3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e3e:	4604      	mov	r4, r0
 8009e40:	2301      	movs	r3, #1
 8009e42:	e7f0      	b.n	8009e26 <_vfiprintf_r+0x1da>
 8009e44:	ab03      	add	r3, sp, #12
 8009e46:	9300      	str	r3, [sp, #0]
 8009e48:	462a      	mov	r2, r5
 8009e4a:	4b16      	ldr	r3, [pc, #88]	; (8009ea4 <_vfiprintf_r+0x258>)
 8009e4c:	a904      	add	r1, sp, #16
 8009e4e:	4630      	mov	r0, r6
 8009e50:	f7fd fdd6 	bl	8007a00 <_printf_float>
 8009e54:	4607      	mov	r7, r0
 8009e56:	1c78      	adds	r0, r7, #1
 8009e58:	d1d6      	bne.n	8009e08 <_vfiprintf_r+0x1bc>
 8009e5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e5c:	07d9      	lsls	r1, r3, #31
 8009e5e:	d405      	bmi.n	8009e6c <_vfiprintf_r+0x220>
 8009e60:	89ab      	ldrh	r3, [r5, #12]
 8009e62:	059a      	lsls	r2, r3, #22
 8009e64:	d402      	bmi.n	8009e6c <_vfiprintf_r+0x220>
 8009e66:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e68:	f000 faaf 	bl	800a3ca <__retarget_lock_release_recursive>
 8009e6c:	89ab      	ldrh	r3, [r5, #12]
 8009e6e:	065b      	lsls	r3, r3, #25
 8009e70:	f53f af12 	bmi.w	8009c98 <_vfiprintf_r+0x4c>
 8009e74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009e76:	e711      	b.n	8009c9c <_vfiprintf_r+0x50>
 8009e78:	ab03      	add	r3, sp, #12
 8009e7a:	9300      	str	r3, [sp, #0]
 8009e7c:	462a      	mov	r2, r5
 8009e7e:	4b09      	ldr	r3, [pc, #36]	; (8009ea4 <_vfiprintf_r+0x258>)
 8009e80:	a904      	add	r1, sp, #16
 8009e82:	4630      	mov	r0, r6
 8009e84:	f7fe f860 	bl	8007f48 <_printf_i>
 8009e88:	e7e4      	b.n	8009e54 <_vfiprintf_r+0x208>
 8009e8a:	bf00      	nop
 8009e8c:	0800b854 	.word	0x0800b854
 8009e90:	0800b874 	.word	0x0800b874
 8009e94:	0800b834 	.word	0x0800b834
 8009e98:	0800b6dc 	.word	0x0800b6dc
 8009e9c:	0800b6e6 	.word	0x0800b6e6
 8009ea0:	08007a01 	.word	0x08007a01
 8009ea4:	08009c29 	.word	0x08009c29
 8009ea8:	0800b6e2 	.word	0x0800b6e2

08009eac <__swbuf_r>:
 8009eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eae:	460e      	mov	r6, r1
 8009eb0:	4614      	mov	r4, r2
 8009eb2:	4605      	mov	r5, r0
 8009eb4:	b118      	cbz	r0, 8009ebe <__swbuf_r+0x12>
 8009eb6:	6983      	ldr	r3, [r0, #24]
 8009eb8:	b90b      	cbnz	r3, 8009ebe <__swbuf_r+0x12>
 8009eba:	f000 f9e7 	bl	800a28c <__sinit>
 8009ebe:	4b21      	ldr	r3, [pc, #132]	; (8009f44 <__swbuf_r+0x98>)
 8009ec0:	429c      	cmp	r4, r3
 8009ec2:	d12b      	bne.n	8009f1c <__swbuf_r+0x70>
 8009ec4:	686c      	ldr	r4, [r5, #4]
 8009ec6:	69a3      	ldr	r3, [r4, #24]
 8009ec8:	60a3      	str	r3, [r4, #8]
 8009eca:	89a3      	ldrh	r3, [r4, #12]
 8009ecc:	071a      	lsls	r2, r3, #28
 8009ece:	d52f      	bpl.n	8009f30 <__swbuf_r+0x84>
 8009ed0:	6923      	ldr	r3, [r4, #16]
 8009ed2:	b36b      	cbz	r3, 8009f30 <__swbuf_r+0x84>
 8009ed4:	6923      	ldr	r3, [r4, #16]
 8009ed6:	6820      	ldr	r0, [r4, #0]
 8009ed8:	1ac0      	subs	r0, r0, r3
 8009eda:	6963      	ldr	r3, [r4, #20]
 8009edc:	b2f6      	uxtb	r6, r6
 8009ede:	4283      	cmp	r3, r0
 8009ee0:	4637      	mov	r7, r6
 8009ee2:	dc04      	bgt.n	8009eee <__swbuf_r+0x42>
 8009ee4:	4621      	mov	r1, r4
 8009ee6:	4628      	mov	r0, r5
 8009ee8:	f000 f93c 	bl	800a164 <_fflush_r>
 8009eec:	bb30      	cbnz	r0, 8009f3c <__swbuf_r+0x90>
 8009eee:	68a3      	ldr	r3, [r4, #8]
 8009ef0:	3b01      	subs	r3, #1
 8009ef2:	60a3      	str	r3, [r4, #8]
 8009ef4:	6823      	ldr	r3, [r4, #0]
 8009ef6:	1c5a      	adds	r2, r3, #1
 8009ef8:	6022      	str	r2, [r4, #0]
 8009efa:	701e      	strb	r6, [r3, #0]
 8009efc:	6963      	ldr	r3, [r4, #20]
 8009efe:	3001      	adds	r0, #1
 8009f00:	4283      	cmp	r3, r0
 8009f02:	d004      	beq.n	8009f0e <__swbuf_r+0x62>
 8009f04:	89a3      	ldrh	r3, [r4, #12]
 8009f06:	07db      	lsls	r3, r3, #31
 8009f08:	d506      	bpl.n	8009f18 <__swbuf_r+0x6c>
 8009f0a:	2e0a      	cmp	r6, #10
 8009f0c:	d104      	bne.n	8009f18 <__swbuf_r+0x6c>
 8009f0e:	4621      	mov	r1, r4
 8009f10:	4628      	mov	r0, r5
 8009f12:	f000 f927 	bl	800a164 <_fflush_r>
 8009f16:	b988      	cbnz	r0, 8009f3c <__swbuf_r+0x90>
 8009f18:	4638      	mov	r0, r7
 8009f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f1c:	4b0a      	ldr	r3, [pc, #40]	; (8009f48 <__swbuf_r+0x9c>)
 8009f1e:	429c      	cmp	r4, r3
 8009f20:	d101      	bne.n	8009f26 <__swbuf_r+0x7a>
 8009f22:	68ac      	ldr	r4, [r5, #8]
 8009f24:	e7cf      	b.n	8009ec6 <__swbuf_r+0x1a>
 8009f26:	4b09      	ldr	r3, [pc, #36]	; (8009f4c <__swbuf_r+0xa0>)
 8009f28:	429c      	cmp	r4, r3
 8009f2a:	bf08      	it	eq
 8009f2c:	68ec      	ldreq	r4, [r5, #12]
 8009f2e:	e7ca      	b.n	8009ec6 <__swbuf_r+0x1a>
 8009f30:	4621      	mov	r1, r4
 8009f32:	4628      	mov	r0, r5
 8009f34:	f000 f81a 	bl	8009f6c <__swsetup_r>
 8009f38:	2800      	cmp	r0, #0
 8009f3a:	d0cb      	beq.n	8009ed4 <__swbuf_r+0x28>
 8009f3c:	f04f 37ff 	mov.w	r7, #4294967295
 8009f40:	e7ea      	b.n	8009f18 <__swbuf_r+0x6c>
 8009f42:	bf00      	nop
 8009f44:	0800b854 	.word	0x0800b854
 8009f48:	0800b874 	.word	0x0800b874
 8009f4c:	0800b834 	.word	0x0800b834

08009f50 <__ascii_wctomb>:
 8009f50:	b149      	cbz	r1, 8009f66 <__ascii_wctomb+0x16>
 8009f52:	2aff      	cmp	r2, #255	; 0xff
 8009f54:	bf85      	ittet	hi
 8009f56:	238a      	movhi	r3, #138	; 0x8a
 8009f58:	6003      	strhi	r3, [r0, #0]
 8009f5a:	700a      	strbls	r2, [r1, #0]
 8009f5c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009f60:	bf98      	it	ls
 8009f62:	2001      	movls	r0, #1
 8009f64:	4770      	bx	lr
 8009f66:	4608      	mov	r0, r1
 8009f68:	4770      	bx	lr
	...

08009f6c <__swsetup_r>:
 8009f6c:	4b32      	ldr	r3, [pc, #200]	; (800a038 <__swsetup_r+0xcc>)
 8009f6e:	b570      	push	{r4, r5, r6, lr}
 8009f70:	681d      	ldr	r5, [r3, #0]
 8009f72:	4606      	mov	r6, r0
 8009f74:	460c      	mov	r4, r1
 8009f76:	b125      	cbz	r5, 8009f82 <__swsetup_r+0x16>
 8009f78:	69ab      	ldr	r3, [r5, #24]
 8009f7a:	b913      	cbnz	r3, 8009f82 <__swsetup_r+0x16>
 8009f7c:	4628      	mov	r0, r5
 8009f7e:	f000 f985 	bl	800a28c <__sinit>
 8009f82:	4b2e      	ldr	r3, [pc, #184]	; (800a03c <__swsetup_r+0xd0>)
 8009f84:	429c      	cmp	r4, r3
 8009f86:	d10f      	bne.n	8009fa8 <__swsetup_r+0x3c>
 8009f88:	686c      	ldr	r4, [r5, #4]
 8009f8a:	89a3      	ldrh	r3, [r4, #12]
 8009f8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f90:	0719      	lsls	r1, r3, #28
 8009f92:	d42c      	bmi.n	8009fee <__swsetup_r+0x82>
 8009f94:	06dd      	lsls	r5, r3, #27
 8009f96:	d411      	bmi.n	8009fbc <__swsetup_r+0x50>
 8009f98:	2309      	movs	r3, #9
 8009f9a:	6033      	str	r3, [r6, #0]
 8009f9c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009fa0:	81a3      	strh	r3, [r4, #12]
 8009fa2:	f04f 30ff 	mov.w	r0, #4294967295
 8009fa6:	e03e      	b.n	800a026 <__swsetup_r+0xba>
 8009fa8:	4b25      	ldr	r3, [pc, #148]	; (800a040 <__swsetup_r+0xd4>)
 8009faa:	429c      	cmp	r4, r3
 8009fac:	d101      	bne.n	8009fb2 <__swsetup_r+0x46>
 8009fae:	68ac      	ldr	r4, [r5, #8]
 8009fb0:	e7eb      	b.n	8009f8a <__swsetup_r+0x1e>
 8009fb2:	4b24      	ldr	r3, [pc, #144]	; (800a044 <__swsetup_r+0xd8>)
 8009fb4:	429c      	cmp	r4, r3
 8009fb6:	bf08      	it	eq
 8009fb8:	68ec      	ldreq	r4, [r5, #12]
 8009fba:	e7e6      	b.n	8009f8a <__swsetup_r+0x1e>
 8009fbc:	0758      	lsls	r0, r3, #29
 8009fbe:	d512      	bpl.n	8009fe6 <__swsetup_r+0x7a>
 8009fc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009fc2:	b141      	cbz	r1, 8009fd6 <__swsetup_r+0x6a>
 8009fc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009fc8:	4299      	cmp	r1, r3
 8009fca:	d002      	beq.n	8009fd2 <__swsetup_r+0x66>
 8009fcc:	4630      	mov	r0, r6
 8009fce:	f7ff fb31 	bl	8009634 <_free_r>
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	6363      	str	r3, [r4, #52]	; 0x34
 8009fd6:	89a3      	ldrh	r3, [r4, #12]
 8009fd8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009fdc:	81a3      	strh	r3, [r4, #12]
 8009fde:	2300      	movs	r3, #0
 8009fe0:	6063      	str	r3, [r4, #4]
 8009fe2:	6923      	ldr	r3, [r4, #16]
 8009fe4:	6023      	str	r3, [r4, #0]
 8009fe6:	89a3      	ldrh	r3, [r4, #12]
 8009fe8:	f043 0308 	orr.w	r3, r3, #8
 8009fec:	81a3      	strh	r3, [r4, #12]
 8009fee:	6923      	ldr	r3, [r4, #16]
 8009ff0:	b94b      	cbnz	r3, 800a006 <__swsetup_r+0x9a>
 8009ff2:	89a3      	ldrh	r3, [r4, #12]
 8009ff4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009ff8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ffc:	d003      	beq.n	800a006 <__swsetup_r+0x9a>
 8009ffe:	4621      	mov	r1, r4
 800a000:	4630      	mov	r0, r6
 800a002:	f000 fa09 	bl	800a418 <__smakebuf_r>
 800a006:	89a0      	ldrh	r0, [r4, #12]
 800a008:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a00c:	f010 0301 	ands.w	r3, r0, #1
 800a010:	d00a      	beq.n	800a028 <__swsetup_r+0xbc>
 800a012:	2300      	movs	r3, #0
 800a014:	60a3      	str	r3, [r4, #8]
 800a016:	6963      	ldr	r3, [r4, #20]
 800a018:	425b      	negs	r3, r3
 800a01a:	61a3      	str	r3, [r4, #24]
 800a01c:	6923      	ldr	r3, [r4, #16]
 800a01e:	b943      	cbnz	r3, 800a032 <__swsetup_r+0xc6>
 800a020:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a024:	d1ba      	bne.n	8009f9c <__swsetup_r+0x30>
 800a026:	bd70      	pop	{r4, r5, r6, pc}
 800a028:	0781      	lsls	r1, r0, #30
 800a02a:	bf58      	it	pl
 800a02c:	6963      	ldrpl	r3, [r4, #20]
 800a02e:	60a3      	str	r3, [r4, #8]
 800a030:	e7f4      	b.n	800a01c <__swsetup_r+0xb0>
 800a032:	2000      	movs	r0, #0
 800a034:	e7f7      	b.n	800a026 <__swsetup_r+0xba>
 800a036:	bf00      	nop
 800a038:	2000002c 	.word	0x2000002c
 800a03c:	0800b854 	.word	0x0800b854
 800a040:	0800b874 	.word	0x0800b874
 800a044:	0800b834 	.word	0x0800b834

0800a048 <abort>:
 800a048:	b508      	push	{r3, lr}
 800a04a:	2006      	movs	r0, #6
 800a04c:	f000 fa54 	bl	800a4f8 <raise>
 800a050:	2001      	movs	r0, #1
 800a052:	f7f9 fc4b 	bl	80038ec <_exit>
	...

0800a058 <__sflush_r>:
 800a058:	898a      	ldrh	r2, [r1, #12]
 800a05a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a05e:	4605      	mov	r5, r0
 800a060:	0710      	lsls	r0, r2, #28
 800a062:	460c      	mov	r4, r1
 800a064:	d458      	bmi.n	800a118 <__sflush_r+0xc0>
 800a066:	684b      	ldr	r3, [r1, #4]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	dc05      	bgt.n	800a078 <__sflush_r+0x20>
 800a06c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a06e:	2b00      	cmp	r3, #0
 800a070:	dc02      	bgt.n	800a078 <__sflush_r+0x20>
 800a072:	2000      	movs	r0, #0
 800a074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a078:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a07a:	2e00      	cmp	r6, #0
 800a07c:	d0f9      	beq.n	800a072 <__sflush_r+0x1a>
 800a07e:	2300      	movs	r3, #0
 800a080:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a084:	682f      	ldr	r7, [r5, #0]
 800a086:	602b      	str	r3, [r5, #0]
 800a088:	d032      	beq.n	800a0f0 <__sflush_r+0x98>
 800a08a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a08c:	89a3      	ldrh	r3, [r4, #12]
 800a08e:	075a      	lsls	r2, r3, #29
 800a090:	d505      	bpl.n	800a09e <__sflush_r+0x46>
 800a092:	6863      	ldr	r3, [r4, #4]
 800a094:	1ac0      	subs	r0, r0, r3
 800a096:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a098:	b10b      	cbz	r3, 800a09e <__sflush_r+0x46>
 800a09a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a09c:	1ac0      	subs	r0, r0, r3
 800a09e:	2300      	movs	r3, #0
 800a0a0:	4602      	mov	r2, r0
 800a0a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a0a4:	6a21      	ldr	r1, [r4, #32]
 800a0a6:	4628      	mov	r0, r5
 800a0a8:	47b0      	blx	r6
 800a0aa:	1c43      	adds	r3, r0, #1
 800a0ac:	89a3      	ldrh	r3, [r4, #12]
 800a0ae:	d106      	bne.n	800a0be <__sflush_r+0x66>
 800a0b0:	6829      	ldr	r1, [r5, #0]
 800a0b2:	291d      	cmp	r1, #29
 800a0b4:	d82c      	bhi.n	800a110 <__sflush_r+0xb8>
 800a0b6:	4a2a      	ldr	r2, [pc, #168]	; (800a160 <__sflush_r+0x108>)
 800a0b8:	40ca      	lsrs	r2, r1
 800a0ba:	07d6      	lsls	r6, r2, #31
 800a0bc:	d528      	bpl.n	800a110 <__sflush_r+0xb8>
 800a0be:	2200      	movs	r2, #0
 800a0c0:	6062      	str	r2, [r4, #4]
 800a0c2:	04d9      	lsls	r1, r3, #19
 800a0c4:	6922      	ldr	r2, [r4, #16]
 800a0c6:	6022      	str	r2, [r4, #0]
 800a0c8:	d504      	bpl.n	800a0d4 <__sflush_r+0x7c>
 800a0ca:	1c42      	adds	r2, r0, #1
 800a0cc:	d101      	bne.n	800a0d2 <__sflush_r+0x7a>
 800a0ce:	682b      	ldr	r3, [r5, #0]
 800a0d0:	b903      	cbnz	r3, 800a0d4 <__sflush_r+0x7c>
 800a0d2:	6560      	str	r0, [r4, #84]	; 0x54
 800a0d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a0d6:	602f      	str	r7, [r5, #0]
 800a0d8:	2900      	cmp	r1, #0
 800a0da:	d0ca      	beq.n	800a072 <__sflush_r+0x1a>
 800a0dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a0e0:	4299      	cmp	r1, r3
 800a0e2:	d002      	beq.n	800a0ea <__sflush_r+0x92>
 800a0e4:	4628      	mov	r0, r5
 800a0e6:	f7ff faa5 	bl	8009634 <_free_r>
 800a0ea:	2000      	movs	r0, #0
 800a0ec:	6360      	str	r0, [r4, #52]	; 0x34
 800a0ee:	e7c1      	b.n	800a074 <__sflush_r+0x1c>
 800a0f0:	6a21      	ldr	r1, [r4, #32]
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	4628      	mov	r0, r5
 800a0f6:	47b0      	blx	r6
 800a0f8:	1c41      	adds	r1, r0, #1
 800a0fa:	d1c7      	bne.n	800a08c <__sflush_r+0x34>
 800a0fc:	682b      	ldr	r3, [r5, #0]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d0c4      	beq.n	800a08c <__sflush_r+0x34>
 800a102:	2b1d      	cmp	r3, #29
 800a104:	d001      	beq.n	800a10a <__sflush_r+0xb2>
 800a106:	2b16      	cmp	r3, #22
 800a108:	d101      	bne.n	800a10e <__sflush_r+0xb6>
 800a10a:	602f      	str	r7, [r5, #0]
 800a10c:	e7b1      	b.n	800a072 <__sflush_r+0x1a>
 800a10e:	89a3      	ldrh	r3, [r4, #12]
 800a110:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a114:	81a3      	strh	r3, [r4, #12]
 800a116:	e7ad      	b.n	800a074 <__sflush_r+0x1c>
 800a118:	690f      	ldr	r7, [r1, #16]
 800a11a:	2f00      	cmp	r7, #0
 800a11c:	d0a9      	beq.n	800a072 <__sflush_r+0x1a>
 800a11e:	0793      	lsls	r3, r2, #30
 800a120:	680e      	ldr	r6, [r1, #0]
 800a122:	bf08      	it	eq
 800a124:	694b      	ldreq	r3, [r1, #20]
 800a126:	600f      	str	r7, [r1, #0]
 800a128:	bf18      	it	ne
 800a12a:	2300      	movne	r3, #0
 800a12c:	eba6 0807 	sub.w	r8, r6, r7
 800a130:	608b      	str	r3, [r1, #8]
 800a132:	f1b8 0f00 	cmp.w	r8, #0
 800a136:	dd9c      	ble.n	800a072 <__sflush_r+0x1a>
 800a138:	6a21      	ldr	r1, [r4, #32]
 800a13a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a13c:	4643      	mov	r3, r8
 800a13e:	463a      	mov	r2, r7
 800a140:	4628      	mov	r0, r5
 800a142:	47b0      	blx	r6
 800a144:	2800      	cmp	r0, #0
 800a146:	dc06      	bgt.n	800a156 <__sflush_r+0xfe>
 800a148:	89a3      	ldrh	r3, [r4, #12]
 800a14a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a14e:	81a3      	strh	r3, [r4, #12]
 800a150:	f04f 30ff 	mov.w	r0, #4294967295
 800a154:	e78e      	b.n	800a074 <__sflush_r+0x1c>
 800a156:	4407      	add	r7, r0
 800a158:	eba8 0800 	sub.w	r8, r8, r0
 800a15c:	e7e9      	b.n	800a132 <__sflush_r+0xda>
 800a15e:	bf00      	nop
 800a160:	20400001 	.word	0x20400001

0800a164 <_fflush_r>:
 800a164:	b538      	push	{r3, r4, r5, lr}
 800a166:	690b      	ldr	r3, [r1, #16]
 800a168:	4605      	mov	r5, r0
 800a16a:	460c      	mov	r4, r1
 800a16c:	b913      	cbnz	r3, 800a174 <_fflush_r+0x10>
 800a16e:	2500      	movs	r5, #0
 800a170:	4628      	mov	r0, r5
 800a172:	bd38      	pop	{r3, r4, r5, pc}
 800a174:	b118      	cbz	r0, 800a17e <_fflush_r+0x1a>
 800a176:	6983      	ldr	r3, [r0, #24]
 800a178:	b90b      	cbnz	r3, 800a17e <_fflush_r+0x1a>
 800a17a:	f000 f887 	bl	800a28c <__sinit>
 800a17e:	4b14      	ldr	r3, [pc, #80]	; (800a1d0 <_fflush_r+0x6c>)
 800a180:	429c      	cmp	r4, r3
 800a182:	d11b      	bne.n	800a1bc <_fflush_r+0x58>
 800a184:	686c      	ldr	r4, [r5, #4]
 800a186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d0ef      	beq.n	800a16e <_fflush_r+0xa>
 800a18e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a190:	07d0      	lsls	r0, r2, #31
 800a192:	d404      	bmi.n	800a19e <_fflush_r+0x3a>
 800a194:	0599      	lsls	r1, r3, #22
 800a196:	d402      	bmi.n	800a19e <_fflush_r+0x3a>
 800a198:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a19a:	f000 f915 	bl	800a3c8 <__retarget_lock_acquire_recursive>
 800a19e:	4628      	mov	r0, r5
 800a1a0:	4621      	mov	r1, r4
 800a1a2:	f7ff ff59 	bl	800a058 <__sflush_r>
 800a1a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a1a8:	07da      	lsls	r2, r3, #31
 800a1aa:	4605      	mov	r5, r0
 800a1ac:	d4e0      	bmi.n	800a170 <_fflush_r+0xc>
 800a1ae:	89a3      	ldrh	r3, [r4, #12]
 800a1b0:	059b      	lsls	r3, r3, #22
 800a1b2:	d4dd      	bmi.n	800a170 <_fflush_r+0xc>
 800a1b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1b6:	f000 f908 	bl	800a3ca <__retarget_lock_release_recursive>
 800a1ba:	e7d9      	b.n	800a170 <_fflush_r+0xc>
 800a1bc:	4b05      	ldr	r3, [pc, #20]	; (800a1d4 <_fflush_r+0x70>)
 800a1be:	429c      	cmp	r4, r3
 800a1c0:	d101      	bne.n	800a1c6 <_fflush_r+0x62>
 800a1c2:	68ac      	ldr	r4, [r5, #8]
 800a1c4:	e7df      	b.n	800a186 <_fflush_r+0x22>
 800a1c6:	4b04      	ldr	r3, [pc, #16]	; (800a1d8 <_fflush_r+0x74>)
 800a1c8:	429c      	cmp	r4, r3
 800a1ca:	bf08      	it	eq
 800a1cc:	68ec      	ldreq	r4, [r5, #12]
 800a1ce:	e7da      	b.n	800a186 <_fflush_r+0x22>
 800a1d0:	0800b854 	.word	0x0800b854
 800a1d4:	0800b874 	.word	0x0800b874
 800a1d8:	0800b834 	.word	0x0800b834

0800a1dc <std>:
 800a1dc:	2300      	movs	r3, #0
 800a1de:	b510      	push	{r4, lr}
 800a1e0:	4604      	mov	r4, r0
 800a1e2:	e9c0 3300 	strd	r3, r3, [r0]
 800a1e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a1ea:	6083      	str	r3, [r0, #8]
 800a1ec:	8181      	strh	r1, [r0, #12]
 800a1ee:	6643      	str	r3, [r0, #100]	; 0x64
 800a1f0:	81c2      	strh	r2, [r0, #14]
 800a1f2:	6183      	str	r3, [r0, #24]
 800a1f4:	4619      	mov	r1, r3
 800a1f6:	2208      	movs	r2, #8
 800a1f8:	305c      	adds	r0, #92	; 0x5c
 800a1fa:	f7fd fb59 	bl	80078b0 <memset>
 800a1fe:	4b05      	ldr	r3, [pc, #20]	; (800a214 <std+0x38>)
 800a200:	6263      	str	r3, [r4, #36]	; 0x24
 800a202:	4b05      	ldr	r3, [pc, #20]	; (800a218 <std+0x3c>)
 800a204:	62a3      	str	r3, [r4, #40]	; 0x28
 800a206:	4b05      	ldr	r3, [pc, #20]	; (800a21c <std+0x40>)
 800a208:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a20a:	4b05      	ldr	r3, [pc, #20]	; (800a220 <std+0x44>)
 800a20c:	6224      	str	r4, [r4, #32]
 800a20e:	6323      	str	r3, [r4, #48]	; 0x30
 800a210:	bd10      	pop	{r4, pc}
 800a212:	bf00      	nop
 800a214:	0800a531 	.word	0x0800a531
 800a218:	0800a553 	.word	0x0800a553
 800a21c:	0800a58b 	.word	0x0800a58b
 800a220:	0800a5af 	.word	0x0800a5af

0800a224 <_cleanup_r>:
 800a224:	4901      	ldr	r1, [pc, #4]	; (800a22c <_cleanup_r+0x8>)
 800a226:	f000 b8af 	b.w	800a388 <_fwalk_reent>
 800a22a:	bf00      	nop
 800a22c:	0800a165 	.word	0x0800a165

0800a230 <__sfmoreglue>:
 800a230:	b570      	push	{r4, r5, r6, lr}
 800a232:	2268      	movs	r2, #104	; 0x68
 800a234:	1e4d      	subs	r5, r1, #1
 800a236:	4355      	muls	r5, r2
 800a238:	460e      	mov	r6, r1
 800a23a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a23e:	f7ff fa65 	bl	800970c <_malloc_r>
 800a242:	4604      	mov	r4, r0
 800a244:	b140      	cbz	r0, 800a258 <__sfmoreglue+0x28>
 800a246:	2100      	movs	r1, #0
 800a248:	e9c0 1600 	strd	r1, r6, [r0]
 800a24c:	300c      	adds	r0, #12
 800a24e:	60a0      	str	r0, [r4, #8]
 800a250:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a254:	f7fd fb2c 	bl	80078b0 <memset>
 800a258:	4620      	mov	r0, r4
 800a25a:	bd70      	pop	{r4, r5, r6, pc}

0800a25c <__sfp_lock_acquire>:
 800a25c:	4801      	ldr	r0, [pc, #4]	; (800a264 <__sfp_lock_acquire+0x8>)
 800a25e:	f000 b8b3 	b.w	800a3c8 <__retarget_lock_acquire_recursive>
 800a262:	bf00      	nop
 800a264:	20000789 	.word	0x20000789

0800a268 <__sfp_lock_release>:
 800a268:	4801      	ldr	r0, [pc, #4]	; (800a270 <__sfp_lock_release+0x8>)
 800a26a:	f000 b8ae 	b.w	800a3ca <__retarget_lock_release_recursive>
 800a26e:	bf00      	nop
 800a270:	20000789 	.word	0x20000789

0800a274 <__sinit_lock_acquire>:
 800a274:	4801      	ldr	r0, [pc, #4]	; (800a27c <__sinit_lock_acquire+0x8>)
 800a276:	f000 b8a7 	b.w	800a3c8 <__retarget_lock_acquire_recursive>
 800a27a:	bf00      	nop
 800a27c:	2000078a 	.word	0x2000078a

0800a280 <__sinit_lock_release>:
 800a280:	4801      	ldr	r0, [pc, #4]	; (800a288 <__sinit_lock_release+0x8>)
 800a282:	f000 b8a2 	b.w	800a3ca <__retarget_lock_release_recursive>
 800a286:	bf00      	nop
 800a288:	2000078a 	.word	0x2000078a

0800a28c <__sinit>:
 800a28c:	b510      	push	{r4, lr}
 800a28e:	4604      	mov	r4, r0
 800a290:	f7ff fff0 	bl	800a274 <__sinit_lock_acquire>
 800a294:	69a3      	ldr	r3, [r4, #24]
 800a296:	b11b      	cbz	r3, 800a2a0 <__sinit+0x14>
 800a298:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a29c:	f7ff bff0 	b.w	800a280 <__sinit_lock_release>
 800a2a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a2a4:	6523      	str	r3, [r4, #80]	; 0x50
 800a2a6:	4b13      	ldr	r3, [pc, #76]	; (800a2f4 <__sinit+0x68>)
 800a2a8:	4a13      	ldr	r2, [pc, #76]	; (800a2f8 <__sinit+0x6c>)
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	62a2      	str	r2, [r4, #40]	; 0x28
 800a2ae:	42a3      	cmp	r3, r4
 800a2b0:	bf04      	itt	eq
 800a2b2:	2301      	moveq	r3, #1
 800a2b4:	61a3      	streq	r3, [r4, #24]
 800a2b6:	4620      	mov	r0, r4
 800a2b8:	f000 f820 	bl	800a2fc <__sfp>
 800a2bc:	6060      	str	r0, [r4, #4]
 800a2be:	4620      	mov	r0, r4
 800a2c0:	f000 f81c 	bl	800a2fc <__sfp>
 800a2c4:	60a0      	str	r0, [r4, #8]
 800a2c6:	4620      	mov	r0, r4
 800a2c8:	f000 f818 	bl	800a2fc <__sfp>
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	60e0      	str	r0, [r4, #12]
 800a2d0:	2104      	movs	r1, #4
 800a2d2:	6860      	ldr	r0, [r4, #4]
 800a2d4:	f7ff ff82 	bl	800a1dc <std>
 800a2d8:	68a0      	ldr	r0, [r4, #8]
 800a2da:	2201      	movs	r2, #1
 800a2dc:	2109      	movs	r1, #9
 800a2de:	f7ff ff7d 	bl	800a1dc <std>
 800a2e2:	68e0      	ldr	r0, [r4, #12]
 800a2e4:	2202      	movs	r2, #2
 800a2e6:	2112      	movs	r1, #18
 800a2e8:	f7ff ff78 	bl	800a1dc <std>
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	61a3      	str	r3, [r4, #24]
 800a2f0:	e7d2      	b.n	800a298 <__sinit+0xc>
 800a2f2:	bf00      	nop
 800a2f4:	0800b4bc 	.word	0x0800b4bc
 800a2f8:	0800a225 	.word	0x0800a225

0800a2fc <__sfp>:
 800a2fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2fe:	4607      	mov	r7, r0
 800a300:	f7ff ffac 	bl	800a25c <__sfp_lock_acquire>
 800a304:	4b1e      	ldr	r3, [pc, #120]	; (800a380 <__sfp+0x84>)
 800a306:	681e      	ldr	r6, [r3, #0]
 800a308:	69b3      	ldr	r3, [r6, #24]
 800a30a:	b913      	cbnz	r3, 800a312 <__sfp+0x16>
 800a30c:	4630      	mov	r0, r6
 800a30e:	f7ff ffbd 	bl	800a28c <__sinit>
 800a312:	3648      	adds	r6, #72	; 0x48
 800a314:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a318:	3b01      	subs	r3, #1
 800a31a:	d503      	bpl.n	800a324 <__sfp+0x28>
 800a31c:	6833      	ldr	r3, [r6, #0]
 800a31e:	b30b      	cbz	r3, 800a364 <__sfp+0x68>
 800a320:	6836      	ldr	r6, [r6, #0]
 800a322:	e7f7      	b.n	800a314 <__sfp+0x18>
 800a324:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a328:	b9d5      	cbnz	r5, 800a360 <__sfp+0x64>
 800a32a:	4b16      	ldr	r3, [pc, #88]	; (800a384 <__sfp+0x88>)
 800a32c:	60e3      	str	r3, [r4, #12]
 800a32e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a332:	6665      	str	r5, [r4, #100]	; 0x64
 800a334:	f000 f847 	bl	800a3c6 <__retarget_lock_init_recursive>
 800a338:	f7ff ff96 	bl	800a268 <__sfp_lock_release>
 800a33c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a340:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a344:	6025      	str	r5, [r4, #0]
 800a346:	61a5      	str	r5, [r4, #24]
 800a348:	2208      	movs	r2, #8
 800a34a:	4629      	mov	r1, r5
 800a34c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a350:	f7fd faae 	bl	80078b0 <memset>
 800a354:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a358:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a35c:	4620      	mov	r0, r4
 800a35e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a360:	3468      	adds	r4, #104	; 0x68
 800a362:	e7d9      	b.n	800a318 <__sfp+0x1c>
 800a364:	2104      	movs	r1, #4
 800a366:	4638      	mov	r0, r7
 800a368:	f7ff ff62 	bl	800a230 <__sfmoreglue>
 800a36c:	4604      	mov	r4, r0
 800a36e:	6030      	str	r0, [r6, #0]
 800a370:	2800      	cmp	r0, #0
 800a372:	d1d5      	bne.n	800a320 <__sfp+0x24>
 800a374:	f7ff ff78 	bl	800a268 <__sfp_lock_release>
 800a378:	230c      	movs	r3, #12
 800a37a:	603b      	str	r3, [r7, #0]
 800a37c:	e7ee      	b.n	800a35c <__sfp+0x60>
 800a37e:	bf00      	nop
 800a380:	0800b4bc 	.word	0x0800b4bc
 800a384:	ffff0001 	.word	0xffff0001

0800a388 <_fwalk_reent>:
 800a388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a38c:	4606      	mov	r6, r0
 800a38e:	4688      	mov	r8, r1
 800a390:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a394:	2700      	movs	r7, #0
 800a396:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a39a:	f1b9 0901 	subs.w	r9, r9, #1
 800a39e:	d505      	bpl.n	800a3ac <_fwalk_reent+0x24>
 800a3a0:	6824      	ldr	r4, [r4, #0]
 800a3a2:	2c00      	cmp	r4, #0
 800a3a4:	d1f7      	bne.n	800a396 <_fwalk_reent+0xe>
 800a3a6:	4638      	mov	r0, r7
 800a3a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3ac:	89ab      	ldrh	r3, [r5, #12]
 800a3ae:	2b01      	cmp	r3, #1
 800a3b0:	d907      	bls.n	800a3c2 <_fwalk_reent+0x3a>
 800a3b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a3b6:	3301      	adds	r3, #1
 800a3b8:	d003      	beq.n	800a3c2 <_fwalk_reent+0x3a>
 800a3ba:	4629      	mov	r1, r5
 800a3bc:	4630      	mov	r0, r6
 800a3be:	47c0      	blx	r8
 800a3c0:	4307      	orrs	r7, r0
 800a3c2:	3568      	adds	r5, #104	; 0x68
 800a3c4:	e7e9      	b.n	800a39a <_fwalk_reent+0x12>

0800a3c6 <__retarget_lock_init_recursive>:
 800a3c6:	4770      	bx	lr

0800a3c8 <__retarget_lock_acquire_recursive>:
 800a3c8:	4770      	bx	lr

0800a3ca <__retarget_lock_release_recursive>:
 800a3ca:	4770      	bx	lr

0800a3cc <__swhatbuf_r>:
 800a3cc:	b570      	push	{r4, r5, r6, lr}
 800a3ce:	460e      	mov	r6, r1
 800a3d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3d4:	2900      	cmp	r1, #0
 800a3d6:	b096      	sub	sp, #88	; 0x58
 800a3d8:	4614      	mov	r4, r2
 800a3da:	461d      	mov	r5, r3
 800a3dc:	da08      	bge.n	800a3f0 <__swhatbuf_r+0x24>
 800a3de:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	602a      	str	r2, [r5, #0]
 800a3e6:	061a      	lsls	r2, r3, #24
 800a3e8:	d410      	bmi.n	800a40c <__swhatbuf_r+0x40>
 800a3ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a3ee:	e00e      	b.n	800a40e <__swhatbuf_r+0x42>
 800a3f0:	466a      	mov	r2, sp
 800a3f2:	f000 f903 	bl	800a5fc <_fstat_r>
 800a3f6:	2800      	cmp	r0, #0
 800a3f8:	dbf1      	blt.n	800a3de <__swhatbuf_r+0x12>
 800a3fa:	9a01      	ldr	r2, [sp, #4]
 800a3fc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a400:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a404:	425a      	negs	r2, r3
 800a406:	415a      	adcs	r2, r3
 800a408:	602a      	str	r2, [r5, #0]
 800a40a:	e7ee      	b.n	800a3ea <__swhatbuf_r+0x1e>
 800a40c:	2340      	movs	r3, #64	; 0x40
 800a40e:	2000      	movs	r0, #0
 800a410:	6023      	str	r3, [r4, #0]
 800a412:	b016      	add	sp, #88	; 0x58
 800a414:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a418 <__smakebuf_r>:
 800a418:	898b      	ldrh	r3, [r1, #12]
 800a41a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a41c:	079d      	lsls	r5, r3, #30
 800a41e:	4606      	mov	r6, r0
 800a420:	460c      	mov	r4, r1
 800a422:	d507      	bpl.n	800a434 <__smakebuf_r+0x1c>
 800a424:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a428:	6023      	str	r3, [r4, #0]
 800a42a:	6123      	str	r3, [r4, #16]
 800a42c:	2301      	movs	r3, #1
 800a42e:	6163      	str	r3, [r4, #20]
 800a430:	b002      	add	sp, #8
 800a432:	bd70      	pop	{r4, r5, r6, pc}
 800a434:	ab01      	add	r3, sp, #4
 800a436:	466a      	mov	r2, sp
 800a438:	f7ff ffc8 	bl	800a3cc <__swhatbuf_r>
 800a43c:	9900      	ldr	r1, [sp, #0]
 800a43e:	4605      	mov	r5, r0
 800a440:	4630      	mov	r0, r6
 800a442:	f7ff f963 	bl	800970c <_malloc_r>
 800a446:	b948      	cbnz	r0, 800a45c <__smakebuf_r+0x44>
 800a448:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a44c:	059a      	lsls	r2, r3, #22
 800a44e:	d4ef      	bmi.n	800a430 <__smakebuf_r+0x18>
 800a450:	f023 0303 	bic.w	r3, r3, #3
 800a454:	f043 0302 	orr.w	r3, r3, #2
 800a458:	81a3      	strh	r3, [r4, #12]
 800a45a:	e7e3      	b.n	800a424 <__smakebuf_r+0xc>
 800a45c:	4b0d      	ldr	r3, [pc, #52]	; (800a494 <__smakebuf_r+0x7c>)
 800a45e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a460:	89a3      	ldrh	r3, [r4, #12]
 800a462:	6020      	str	r0, [r4, #0]
 800a464:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a468:	81a3      	strh	r3, [r4, #12]
 800a46a:	9b00      	ldr	r3, [sp, #0]
 800a46c:	6163      	str	r3, [r4, #20]
 800a46e:	9b01      	ldr	r3, [sp, #4]
 800a470:	6120      	str	r0, [r4, #16]
 800a472:	b15b      	cbz	r3, 800a48c <__smakebuf_r+0x74>
 800a474:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a478:	4630      	mov	r0, r6
 800a47a:	f000 f8d1 	bl	800a620 <_isatty_r>
 800a47e:	b128      	cbz	r0, 800a48c <__smakebuf_r+0x74>
 800a480:	89a3      	ldrh	r3, [r4, #12]
 800a482:	f023 0303 	bic.w	r3, r3, #3
 800a486:	f043 0301 	orr.w	r3, r3, #1
 800a48a:	81a3      	strh	r3, [r4, #12]
 800a48c:	89a0      	ldrh	r0, [r4, #12]
 800a48e:	4305      	orrs	r5, r0
 800a490:	81a5      	strh	r5, [r4, #12]
 800a492:	e7cd      	b.n	800a430 <__smakebuf_r+0x18>
 800a494:	0800a225 	.word	0x0800a225

0800a498 <_malloc_usable_size_r>:
 800a498:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a49c:	1f18      	subs	r0, r3, #4
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	bfbc      	itt	lt
 800a4a2:	580b      	ldrlt	r3, [r1, r0]
 800a4a4:	18c0      	addlt	r0, r0, r3
 800a4a6:	4770      	bx	lr

0800a4a8 <_raise_r>:
 800a4a8:	291f      	cmp	r1, #31
 800a4aa:	b538      	push	{r3, r4, r5, lr}
 800a4ac:	4604      	mov	r4, r0
 800a4ae:	460d      	mov	r5, r1
 800a4b0:	d904      	bls.n	800a4bc <_raise_r+0x14>
 800a4b2:	2316      	movs	r3, #22
 800a4b4:	6003      	str	r3, [r0, #0]
 800a4b6:	f04f 30ff 	mov.w	r0, #4294967295
 800a4ba:	bd38      	pop	{r3, r4, r5, pc}
 800a4bc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a4be:	b112      	cbz	r2, 800a4c6 <_raise_r+0x1e>
 800a4c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a4c4:	b94b      	cbnz	r3, 800a4da <_raise_r+0x32>
 800a4c6:	4620      	mov	r0, r4
 800a4c8:	f000 f830 	bl	800a52c <_getpid_r>
 800a4cc:	462a      	mov	r2, r5
 800a4ce:	4601      	mov	r1, r0
 800a4d0:	4620      	mov	r0, r4
 800a4d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4d6:	f000 b817 	b.w	800a508 <_kill_r>
 800a4da:	2b01      	cmp	r3, #1
 800a4dc:	d00a      	beq.n	800a4f4 <_raise_r+0x4c>
 800a4de:	1c59      	adds	r1, r3, #1
 800a4e0:	d103      	bne.n	800a4ea <_raise_r+0x42>
 800a4e2:	2316      	movs	r3, #22
 800a4e4:	6003      	str	r3, [r0, #0]
 800a4e6:	2001      	movs	r0, #1
 800a4e8:	e7e7      	b.n	800a4ba <_raise_r+0x12>
 800a4ea:	2400      	movs	r4, #0
 800a4ec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a4f0:	4628      	mov	r0, r5
 800a4f2:	4798      	blx	r3
 800a4f4:	2000      	movs	r0, #0
 800a4f6:	e7e0      	b.n	800a4ba <_raise_r+0x12>

0800a4f8 <raise>:
 800a4f8:	4b02      	ldr	r3, [pc, #8]	; (800a504 <raise+0xc>)
 800a4fa:	4601      	mov	r1, r0
 800a4fc:	6818      	ldr	r0, [r3, #0]
 800a4fe:	f7ff bfd3 	b.w	800a4a8 <_raise_r>
 800a502:	bf00      	nop
 800a504:	2000002c 	.word	0x2000002c

0800a508 <_kill_r>:
 800a508:	b538      	push	{r3, r4, r5, lr}
 800a50a:	4d07      	ldr	r5, [pc, #28]	; (800a528 <_kill_r+0x20>)
 800a50c:	2300      	movs	r3, #0
 800a50e:	4604      	mov	r4, r0
 800a510:	4608      	mov	r0, r1
 800a512:	4611      	mov	r1, r2
 800a514:	602b      	str	r3, [r5, #0]
 800a516:	f7f9 f9e1 	bl	80038dc <_kill>
 800a51a:	1c43      	adds	r3, r0, #1
 800a51c:	d102      	bne.n	800a524 <_kill_r+0x1c>
 800a51e:	682b      	ldr	r3, [r5, #0]
 800a520:	b103      	cbz	r3, 800a524 <_kill_r+0x1c>
 800a522:	6023      	str	r3, [r4, #0]
 800a524:	bd38      	pop	{r3, r4, r5, pc}
 800a526:	bf00      	nop
 800a528:	20000784 	.word	0x20000784

0800a52c <_getpid_r>:
 800a52c:	f7f9 b9d4 	b.w	80038d8 <_getpid>

0800a530 <__sread>:
 800a530:	b510      	push	{r4, lr}
 800a532:	460c      	mov	r4, r1
 800a534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a538:	f000 f894 	bl	800a664 <_read_r>
 800a53c:	2800      	cmp	r0, #0
 800a53e:	bfab      	itete	ge
 800a540:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a542:	89a3      	ldrhlt	r3, [r4, #12]
 800a544:	181b      	addge	r3, r3, r0
 800a546:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a54a:	bfac      	ite	ge
 800a54c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a54e:	81a3      	strhlt	r3, [r4, #12]
 800a550:	bd10      	pop	{r4, pc}

0800a552 <__swrite>:
 800a552:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a556:	461f      	mov	r7, r3
 800a558:	898b      	ldrh	r3, [r1, #12]
 800a55a:	05db      	lsls	r3, r3, #23
 800a55c:	4605      	mov	r5, r0
 800a55e:	460c      	mov	r4, r1
 800a560:	4616      	mov	r6, r2
 800a562:	d505      	bpl.n	800a570 <__swrite+0x1e>
 800a564:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a568:	2302      	movs	r3, #2
 800a56a:	2200      	movs	r2, #0
 800a56c:	f000 f868 	bl	800a640 <_lseek_r>
 800a570:	89a3      	ldrh	r3, [r4, #12]
 800a572:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a576:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a57a:	81a3      	strh	r3, [r4, #12]
 800a57c:	4632      	mov	r2, r6
 800a57e:	463b      	mov	r3, r7
 800a580:	4628      	mov	r0, r5
 800a582:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a586:	f000 b817 	b.w	800a5b8 <_write_r>

0800a58a <__sseek>:
 800a58a:	b510      	push	{r4, lr}
 800a58c:	460c      	mov	r4, r1
 800a58e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a592:	f000 f855 	bl	800a640 <_lseek_r>
 800a596:	1c43      	adds	r3, r0, #1
 800a598:	89a3      	ldrh	r3, [r4, #12]
 800a59a:	bf15      	itete	ne
 800a59c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a59e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a5a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a5a6:	81a3      	strheq	r3, [r4, #12]
 800a5a8:	bf18      	it	ne
 800a5aa:	81a3      	strhne	r3, [r4, #12]
 800a5ac:	bd10      	pop	{r4, pc}

0800a5ae <__sclose>:
 800a5ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5b2:	f000 b813 	b.w	800a5dc <_close_r>
	...

0800a5b8 <_write_r>:
 800a5b8:	b538      	push	{r3, r4, r5, lr}
 800a5ba:	4d07      	ldr	r5, [pc, #28]	; (800a5d8 <_write_r+0x20>)
 800a5bc:	4604      	mov	r4, r0
 800a5be:	4608      	mov	r0, r1
 800a5c0:	4611      	mov	r1, r2
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	602a      	str	r2, [r5, #0]
 800a5c6:	461a      	mov	r2, r3
 800a5c8:	f7f9 f9a4 	bl	8003914 <_write>
 800a5cc:	1c43      	adds	r3, r0, #1
 800a5ce:	d102      	bne.n	800a5d6 <_write_r+0x1e>
 800a5d0:	682b      	ldr	r3, [r5, #0]
 800a5d2:	b103      	cbz	r3, 800a5d6 <_write_r+0x1e>
 800a5d4:	6023      	str	r3, [r4, #0]
 800a5d6:	bd38      	pop	{r3, r4, r5, pc}
 800a5d8:	20000784 	.word	0x20000784

0800a5dc <_close_r>:
 800a5dc:	b538      	push	{r3, r4, r5, lr}
 800a5de:	4d06      	ldr	r5, [pc, #24]	; (800a5f8 <_close_r+0x1c>)
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	4604      	mov	r4, r0
 800a5e4:	4608      	mov	r0, r1
 800a5e6:	602b      	str	r3, [r5, #0]
 800a5e8:	f7f9 f9a2 	bl	8003930 <_close>
 800a5ec:	1c43      	adds	r3, r0, #1
 800a5ee:	d102      	bne.n	800a5f6 <_close_r+0x1a>
 800a5f0:	682b      	ldr	r3, [r5, #0]
 800a5f2:	b103      	cbz	r3, 800a5f6 <_close_r+0x1a>
 800a5f4:	6023      	str	r3, [r4, #0]
 800a5f6:	bd38      	pop	{r3, r4, r5, pc}
 800a5f8:	20000784 	.word	0x20000784

0800a5fc <_fstat_r>:
 800a5fc:	b538      	push	{r3, r4, r5, lr}
 800a5fe:	4d07      	ldr	r5, [pc, #28]	; (800a61c <_fstat_r+0x20>)
 800a600:	2300      	movs	r3, #0
 800a602:	4604      	mov	r4, r0
 800a604:	4608      	mov	r0, r1
 800a606:	4611      	mov	r1, r2
 800a608:	602b      	str	r3, [r5, #0]
 800a60a:	f7f9 f995 	bl	8003938 <_fstat>
 800a60e:	1c43      	adds	r3, r0, #1
 800a610:	d102      	bne.n	800a618 <_fstat_r+0x1c>
 800a612:	682b      	ldr	r3, [r5, #0]
 800a614:	b103      	cbz	r3, 800a618 <_fstat_r+0x1c>
 800a616:	6023      	str	r3, [r4, #0]
 800a618:	bd38      	pop	{r3, r4, r5, pc}
 800a61a:	bf00      	nop
 800a61c:	20000784 	.word	0x20000784

0800a620 <_isatty_r>:
 800a620:	b538      	push	{r3, r4, r5, lr}
 800a622:	4d06      	ldr	r5, [pc, #24]	; (800a63c <_isatty_r+0x1c>)
 800a624:	2300      	movs	r3, #0
 800a626:	4604      	mov	r4, r0
 800a628:	4608      	mov	r0, r1
 800a62a:	602b      	str	r3, [r5, #0]
 800a62c:	f7f9 f98a 	bl	8003944 <_isatty>
 800a630:	1c43      	adds	r3, r0, #1
 800a632:	d102      	bne.n	800a63a <_isatty_r+0x1a>
 800a634:	682b      	ldr	r3, [r5, #0]
 800a636:	b103      	cbz	r3, 800a63a <_isatty_r+0x1a>
 800a638:	6023      	str	r3, [r4, #0]
 800a63a:	bd38      	pop	{r3, r4, r5, pc}
 800a63c:	20000784 	.word	0x20000784

0800a640 <_lseek_r>:
 800a640:	b538      	push	{r3, r4, r5, lr}
 800a642:	4d07      	ldr	r5, [pc, #28]	; (800a660 <_lseek_r+0x20>)
 800a644:	4604      	mov	r4, r0
 800a646:	4608      	mov	r0, r1
 800a648:	4611      	mov	r1, r2
 800a64a:	2200      	movs	r2, #0
 800a64c:	602a      	str	r2, [r5, #0]
 800a64e:	461a      	mov	r2, r3
 800a650:	f7f9 f97a 	bl	8003948 <_lseek>
 800a654:	1c43      	adds	r3, r0, #1
 800a656:	d102      	bne.n	800a65e <_lseek_r+0x1e>
 800a658:	682b      	ldr	r3, [r5, #0]
 800a65a:	b103      	cbz	r3, 800a65e <_lseek_r+0x1e>
 800a65c:	6023      	str	r3, [r4, #0]
 800a65e:	bd38      	pop	{r3, r4, r5, pc}
 800a660:	20000784 	.word	0x20000784

0800a664 <_read_r>:
 800a664:	b538      	push	{r3, r4, r5, lr}
 800a666:	4d07      	ldr	r5, [pc, #28]	; (800a684 <_read_r+0x20>)
 800a668:	4604      	mov	r4, r0
 800a66a:	4608      	mov	r0, r1
 800a66c:	4611      	mov	r1, r2
 800a66e:	2200      	movs	r2, #0
 800a670:	602a      	str	r2, [r5, #0]
 800a672:	461a      	mov	r2, r3
 800a674:	f7f9 f940 	bl	80038f8 <_read>
 800a678:	1c43      	adds	r3, r0, #1
 800a67a:	d102      	bne.n	800a682 <_read_r+0x1e>
 800a67c:	682b      	ldr	r3, [r5, #0]
 800a67e:	b103      	cbz	r3, 800a682 <_read_r+0x1e>
 800a680:	6023      	str	r3, [r4, #0]
 800a682:	bd38      	pop	{r3, r4, r5, pc}
 800a684:	20000784 	.word	0x20000784

0800a688 <cosf>:
 800a688:	ee10 3a10 	vmov	r3, s0
 800a68c:	b507      	push	{r0, r1, r2, lr}
 800a68e:	4a1e      	ldr	r2, [pc, #120]	; (800a708 <cosf+0x80>)
 800a690:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a694:	4293      	cmp	r3, r2
 800a696:	dc06      	bgt.n	800a6a6 <cosf+0x1e>
 800a698:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800a70c <cosf+0x84>
 800a69c:	b003      	add	sp, #12
 800a69e:	f85d eb04 	ldr.w	lr, [sp], #4
 800a6a2:	f000 ba7b 	b.w	800ab9c <__kernel_cosf>
 800a6a6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a6aa:	db04      	blt.n	800a6b6 <cosf+0x2e>
 800a6ac:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a6b0:	b003      	add	sp, #12
 800a6b2:	f85d fb04 	ldr.w	pc, [sp], #4
 800a6b6:	4668      	mov	r0, sp
 800a6b8:	f000 f930 	bl	800a91c <__ieee754_rem_pio2f>
 800a6bc:	f000 0003 	and.w	r0, r0, #3
 800a6c0:	2801      	cmp	r0, #1
 800a6c2:	d009      	beq.n	800a6d8 <cosf+0x50>
 800a6c4:	2802      	cmp	r0, #2
 800a6c6:	d010      	beq.n	800a6ea <cosf+0x62>
 800a6c8:	b9b0      	cbnz	r0, 800a6f8 <cosf+0x70>
 800a6ca:	eddd 0a01 	vldr	s1, [sp, #4]
 800a6ce:	ed9d 0a00 	vldr	s0, [sp]
 800a6d2:	f000 fa63 	bl	800ab9c <__kernel_cosf>
 800a6d6:	e7eb      	b.n	800a6b0 <cosf+0x28>
 800a6d8:	eddd 0a01 	vldr	s1, [sp, #4]
 800a6dc:	ed9d 0a00 	vldr	s0, [sp]
 800a6e0:	f000 fd32 	bl	800b148 <__kernel_sinf>
 800a6e4:	eeb1 0a40 	vneg.f32	s0, s0
 800a6e8:	e7e2      	b.n	800a6b0 <cosf+0x28>
 800a6ea:	eddd 0a01 	vldr	s1, [sp, #4]
 800a6ee:	ed9d 0a00 	vldr	s0, [sp]
 800a6f2:	f000 fa53 	bl	800ab9c <__kernel_cosf>
 800a6f6:	e7f5      	b.n	800a6e4 <cosf+0x5c>
 800a6f8:	eddd 0a01 	vldr	s1, [sp, #4]
 800a6fc:	ed9d 0a00 	vldr	s0, [sp]
 800a700:	2001      	movs	r0, #1
 800a702:	f000 fd21 	bl	800b148 <__kernel_sinf>
 800a706:	e7d3      	b.n	800a6b0 <cosf+0x28>
 800a708:	3f490fd8 	.word	0x3f490fd8
 800a70c:	00000000 	.word	0x00000000

0800a710 <sinf>:
 800a710:	ee10 3a10 	vmov	r3, s0
 800a714:	b507      	push	{r0, r1, r2, lr}
 800a716:	4a1f      	ldr	r2, [pc, #124]	; (800a794 <sinf+0x84>)
 800a718:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a71c:	4293      	cmp	r3, r2
 800a71e:	dc07      	bgt.n	800a730 <sinf+0x20>
 800a720:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800a798 <sinf+0x88>
 800a724:	2000      	movs	r0, #0
 800a726:	b003      	add	sp, #12
 800a728:	f85d eb04 	ldr.w	lr, [sp], #4
 800a72c:	f000 bd0c 	b.w	800b148 <__kernel_sinf>
 800a730:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a734:	db04      	blt.n	800a740 <sinf+0x30>
 800a736:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a73a:	b003      	add	sp, #12
 800a73c:	f85d fb04 	ldr.w	pc, [sp], #4
 800a740:	4668      	mov	r0, sp
 800a742:	f000 f8eb 	bl	800a91c <__ieee754_rem_pio2f>
 800a746:	f000 0003 	and.w	r0, r0, #3
 800a74a:	2801      	cmp	r0, #1
 800a74c:	d00a      	beq.n	800a764 <sinf+0x54>
 800a74e:	2802      	cmp	r0, #2
 800a750:	d00f      	beq.n	800a772 <sinf+0x62>
 800a752:	b9c0      	cbnz	r0, 800a786 <sinf+0x76>
 800a754:	eddd 0a01 	vldr	s1, [sp, #4]
 800a758:	ed9d 0a00 	vldr	s0, [sp]
 800a75c:	2001      	movs	r0, #1
 800a75e:	f000 fcf3 	bl	800b148 <__kernel_sinf>
 800a762:	e7ea      	b.n	800a73a <sinf+0x2a>
 800a764:	eddd 0a01 	vldr	s1, [sp, #4]
 800a768:	ed9d 0a00 	vldr	s0, [sp]
 800a76c:	f000 fa16 	bl	800ab9c <__kernel_cosf>
 800a770:	e7e3      	b.n	800a73a <sinf+0x2a>
 800a772:	eddd 0a01 	vldr	s1, [sp, #4]
 800a776:	ed9d 0a00 	vldr	s0, [sp]
 800a77a:	2001      	movs	r0, #1
 800a77c:	f000 fce4 	bl	800b148 <__kernel_sinf>
 800a780:	eeb1 0a40 	vneg.f32	s0, s0
 800a784:	e7d9      	b.n	800a73a <sinf+0x2a>
 800a786:	eddd 0a01 	vldr	s1, [sp, #4]
 800a78a:	ed9d 0a00 	vldr	s0, [sp]
 800a78e:	f000 fa05 	bl	800ab9c <__kernel_cosf>
 800a792:	e7f5      	b.n	800a780 <sinf+0x70>
 800a794:	3f490fd8 	.word	0x3f490fd8
 800a798:	00000000 	.word	0x00000000

0800a79c <fmodf>:
 800a79c:	b508      	push	{r3, lr}
 800a79e:	ed2d 8b02 	vpush	{d8}
 800a7a2:	eef0 8a40 	vmov.f32	s17, s0
 800a7a6:	eeb0 8a60 	vmov.f32	s16, s1
 800a7aa:	f000 f835 	bl	800a818 <__ieee754_fmodf>
 800a7ae:	eef4 8a48 	vcmp.f32	s17, s16
 800a7b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7b6:	d60c      	bvs.n	800a7d2 <fmodf+0x36>
 800a7b8:	eddf 8a07 	vldr	s17, [pc, #28]	; 800a7d8 <fmodf+0x3c>
 800a7bc:	eeb4 8a68 	vcmp.f32	s16, s17
 800a7c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7c4:	d105      	bne.n	800a7d2 <fmodf+0x36>
 800a7c6:	f7fd f849 	bl	800785c <__errno>
 800a7ca:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a7ce:	2321      	movs	r3, #33	; 0x21
 800a7d0:	6003      	str	r3, [r0, #0]
 800a7d2:	ecbd 8b02 	vpop	{d8}
 800a7d6:	bd08      	pop	{r3, pc}
 800a7d8:	00000000 	.word	0x00000000

0800a7dc <sqrtf>:
 800a7dc:	b508      	push	{r3, lr}
 800a7de:	ed2d 8b02 	vpush	{d8}
 800a7e2:	eeb0 8a40 	vmov.f32	s16, s0
 800a7e6:	f000 f9d5 	bl	800ab94 <__ieee754_sqrtf>
 800a7ea:	eeb4 8a48 	vcmp.f32	s16, s16
 800a7ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7f2:	d60c      	bvs.n	800a80e <sqrtf+0x32>
 800a7f4:	eddf 8a07 	vldr	s17, [pc, #28]	; 800a814 <sqrtf+0x38>
 800a7f8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a7fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a800:	d505      	bpl.n	800a80e <sqrtf+0x32>
 800a802:	f7fd f82b 	bl	800785c <__errno>
 800a806:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a80a:	2321      	movs	r3, #33	; 0x21
 800a80c:	6003      	str	r3, [r0, #0]
 800a80e:	ecbd 8b02 	vpop	{d8}
 800a812:	bd08      	pop	{r3, pc}
 800a814:	00000000 	.word	0x00000000

0800a818 <__ieee754_fmodf>:
 800a818:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a81a:	ee10 5a90 	vmov	r5, s1
 800a81e:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 800a822:	d009      	beq.n	800a838 <__ieee754_fmodf+0x20>
 800a824:	ee10 2a10 	vmov	r2, s0
 800a828:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800a82c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a830:	da02      	bge.n	800a838 <__ieee754_fmodf+0x20>
 800a832:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800a836:	dd04      	ble.n	800a842 <__ieee754_fmodf+0x2a>
 800a838:	ee60 0a20 	vmul.f32	s1, s0, s1
 800a83c:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800a840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a842:	42a3      	cmp	r3, r4
 800a844:	dbfc      	blt.n	800a840 <__ieee754_fmodf+0x28>
 800a846:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 800a84a:	d105      	bne.n	800a858 <__ieee754_fmodf+0x40>
 800a84c:	4b32      	ldr	r3, [pc, #200]	; (800a918 <__ieee754_fmodf+0x100>)
 800a84e:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 800a852:	ed93 0a00 	vldr	s0, [r3]
 800a856:	e7f3      	b.n	800a840 <__ieee754_fmodf+0x28>
 800a858:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 800a85c:	d13f      	bne.n	800a8de <__ieee754_fmodf+0xc6>
 800a85e:	0219      	lsls	r1, r3, #8
 800a860:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 800a864:	2900      	cmp	r1, #0
 800a866:	dc37      	bgt.n	800a8d8 <__ieee754_fmodf+0xc0>
 800a868:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 800a86c:	d13d      	bne.n	800a8ea <__ieee754_fmodf+0xd2>
 800a86e:	0227      	lsls	r7, r4, #8
 800a870:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 800a874:	2f00      	cmp	r7, #0
 800a876:	da35      	bge.n	800a8e4 <__ieee754_fmodf+0xcc>
 800a878:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 800a87c:	bfbb      	ittet	lt
 800a87e:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800a882:	1a12      	sublt	r2, r2, r0
 800a884:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 800a888:	4093      	lsllt	r3, r2
 800a88a:	bfa8      	it	ge
 800a88c:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 800a890:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800a894:	bfb5      	itete	lt
 800a896:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800a89a:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 800a89e:	1a52      	sublt	r2, r2, r1
 800a8a0:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 800a8a4:	bfb8      	it	lt
 800a8a6:	4094      	lsllt	r4, r2
 800a8a8:	1a40      	subs	r0, r0, r1
 800a8aa:	1b1a      	subs	r2, r3, r4
 800a8ac:	bb00      	cbnz	r0, 800a8f0 <__ieee754_fmodf+0xd8>
 800a8ae:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 800a8b2:	bf38      	it	cc
 800a8b4:	4613      	movcc	r3, r2
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d0c8      	beq.n	800a84c <__ieee754_fmodf+0x34>
 800a8ba:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a8be:	db1f      	blt.n	800a900 <__ieee754_fmodf+0xe8>
 800a8c0:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800a8c4:	db1f      	blt.n	800a906 <__ieee754_fmodf+0xee>
 800a8c6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800a8ca:	317f      	adds	r1, #127	; 0x7f
 800a8cc:	4333      	orrs	r3, r6
 800a8ce:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 800a8d2:	ee00 3a10 	vmov	s0, r3
 800a8d6:	e7b3      	b.n	800a840 <__ieee754_fmodf+0x28>
 800a8d8:	3801      	subs	r0, #1
 800a8da:	0049      	lsls	r1, r1, #1
 800a8dc:	e7c2      	b.n	800a864 <__ieee754_fmodf+0x4c>
 800a8de:	15d8      	asrs	r0, r3, #23
 800a8e0:	387f      	subs	r0, #127	; 0x7f
 800a8e2:	e7c1      	b.n	800a868 <__ieee754_fmodf+0x50>
 800a8e4:	3901      	subs	r1, #1
 800a8e6:	007f      	lsls	r7, r7, #1
 800a8e8:	e7c4      	b.n	800a874 <__ieee754_fmodf+0x5c>
 800a8ea:	15e1      	asrs	r1, r4, #23
 800a8ec:	397f      	subs	r1, #127	; 0x7f
 800a8ee:	e7c3      	b.n	800a878 <__ieee754_fmodf+0x60>
 800a8f0:	2a00      	cmp	r2, #0
 800a8f2:	da02      	bge.n	800a8fa <__ieee754_fmodf+0xe2>
 800a8f4:	005b      	lsls	r3, r3, #1
 800a8f6:	3801      	subs	r0, #1
 800a8f8:	e7d7      	b.n	800a8aa <__ieee754_fmodf+0x92>
 800a8fa:	d0a7      	beq.n	800a84c <__ieee754_fmodf+0x34>
 800a8fc:	0053      	lsls	r3, r2, #1
 800a8fe:	e7fa      	b.n	800a8f6 <__ieee754_fmodf+0xde>
 800a900:	005b      	lsls	r3, r3, #1
 800a902:	3901      	subs	r1, #1
 800a904:	e7d9      	b.n	800a8ba <__ieee754_fmodf+0xa2>
 800a906:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 800a90a:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 800a90e:	3182      	adds	r1, #130	; 0x82
 800a910:	410b      	asrs	r3, r1
 800a912:	4333      	orrs	r3, r6
 800a914:	e7dd      	b.n	800a8d2 <__ieee754_fmodf+0xba>
 800a916:	bf00      	nop
 800a918:	0800b894 	.word	0x0800b894

0800a91c <__ieee754_rem_pio2f>:
 800a91c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a91e:	ee10 6a10 	vmov	r6, s0
 800a922:	4b8e      	ldr	r3, [pc, #568]	; (800ab5c <__ieee754_rem_pio2f+0x240>)
 800a924:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800a928:	429d      	cmp	r5, r3
 800a92a:	b087      	sub	sp, #28
 800a92c:	eef0 7a40 	vmov.f32	s15, s0
 800a930:	4604      	mov	r4, r0
 800a932:	dc05      	bgt.n	800a940 <__ieee754_rem_pio2f+0x24>
 800a934:	2300      	movs	r3, #0
 800a936:	ed80 0a00 	vstr	s0, [r0]
 800a93a:	6043      	str	r3, [r0, #4]
 800a93c:	2000      	movs	r0, #0
 800a93e:	e01a      	b.n	800a976 <__ieee754_rem_pio2f+0x5a>
 800a940:	4b87      	ldr	r3, [pc, #540]	; (800ab60 <__ieee754_rem_pio2f+0x244>)
 800a942:	429d      	cmp	r5, r3
 800a944:	dc46      	bgt.n	800a9d4 <__ieee754_rem_pio2f+0xb8>
 800a946:	2e00      	cmp	r6, #0
 800a948:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800ab64 <__ieee754_rem_pio2f+0x248>
 800a94c:	4b86      	ldr	r3, [pc, #536]	; (800ab68 <__ieee754_rem_pio2f+0x24c>)
 800a94e:	f025 050f 	bic.w	r5, r5, #15
 800a952:	dd1f      	ble.n	800a994 <__ieee754_rem_pio2f+0x78>
 800a954:	429d      	cmp	r5, r3
 800a956:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a95a:	d00e      	beq.n	800a97a <__ieee754_rem_pio2f+0x5e>
 800a95c:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800ab6c <__ieee754_rem_pio2f+0x250>
 800a960:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800a964:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a968:	ed80 0a00 	vstr	s0, [r0]
 800a96c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a970:	2001      	movs	r0, #1
 800a972:	edc4 7a01 	vstr	s15, [r4, #4]
 800a976:	b007      	add	sp, #28
 800a978:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a97a:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800ab70 <__ieee754_rem_pio2f+0x254>
 800a97e:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800ab74 <__ieee754_rem_pio2f+0x258>
 800a982:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a986:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800a98a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a98e:	edc0 6a00 	vstr	s13, [r0]
 800a992:	e7eb      	b.n	800a96c <__ieee754_rem_pio2f+0x50>
 800a994:	429d      	cmp	r5, r3
 800a996:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a99a:	d00e      	beq.n	800a9ba <__ieee754_rem_pio2f+0x9e>
 800a99c:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800ab6c <__ieee754_rem_pio2f+0x250>
 800a9a0:	ee37 0a87 	vadd.f32	s0, s15, s14
 800a9a4:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a9a8:	ed80 0a00 	vstr	s0, [r0]
 800a9ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a9b0:	f04f 30ff 	mov.w	r0, #4294967295
 800a9b4:	edc4 7a01 	vstr	s15, [r4, #4]
 800a9b8:	e7dd      	b.n	800a976 <__ieee754_rem_pio2f+0x5a>
 800a9ba:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800ab70 <__ieee754_rem_pio2f+0x254>
 800a9be:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800ab74 <__ieee754_rem_pio2f+0x258>
 800a9c2:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a9c6:	ee77 6a87 	vadd.f32	s13, s15, s14
 800a9ca:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a9ce:	edc0 6a00 	vstr	s13, [r0]
 800a9d2:	e7eb      	b.n	800a9ac <__ieee754_rem_pio2f+0x90>
 800a9d4:	4b68      	ldr	r3, [pc, #416]	; (800ab78 <__ieee754_rem_pio2f+0x25c>)
 800a9d6:	429d      	cmp	r5, r3
 800a9d8:	dc72      	bgt.n	800aac0 <__ieee754_rem_pio2f+0x1a4>
 800a9da:	f000 fbfd 	bl	800b1d8 <fabsf>
 800a9de:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800ab7c <__ieee754_rem_pio2f+0x260>
 800a9e2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a9e6:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a9ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a9ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a9f2:	ee17 0a90 	vmov	r0, s15
 800a9f6:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800ab64 <__ieee754_rem_pio2f+0x248>
 800a9fa:	eea7 0a67 	vfms.f32	s0, s14, s15
 800a9fe:	281f      	cmp	r0, #31
 800aa00:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800ab6c <__ieee754_rem_pio2f+0x250>
 800aa04:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa08:	eeb1 6a47 	vneg.f32	s12, s14
 800aa0c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800aa10:	ee16 2a90 	vmov	r2, s13
 800aa14:	dc1c      	bgt.n	800aa50 <__ieee754_rem_pio2f+0x134>
 800aa16:	495a      	ldr	r1, [pc, #360]	; (800ab80 <__ieee754_rem_pio2f+0x264>)
 800aa18:	1e47      	subs	r7, r0, #1
 800aa1a:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800aa1e:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800aa22:	428b      	cmp	r3, r1
 800aa24:	d014      	beq.n	800aa50 <__ieee754_rem_pio2f+0x134>
 800aa26:	6022      	str	r2, [r4, #0]
 800aa28:	ed94 7a00 	vldr	s14, [r4]
 800aa2c:	ee30 0a47 	vsub.f32	s0, s0, s14
 800aa30:	2e00      	cmp	r6, #0
 800aa32:	ee30 0a67 	vsub.f32	s0, s0, s15
 800aa36:	ed84 0a01 	vstr	s0, [r4, #4]
 800aa3a:	da9c      	bge.n	800a976 <__ieee754_rem_pio2f+0x5a>
 800aa3c:	eeb1 7a47 	vneg.f32	s14, s14
 800aa40:	eeb1 0a40 	vneg.f32	s0, s0
 800aa44:	ed84 7a00 	vstr	s14, [r4]
 800aa48:	ed84 0a01 	vstr	s0, [r4, #4]
 800aa4c:	4240      	negs	r0, r0
 800aa4e:	e792      	b.n	800a976 <__ieee754_rem_pio2f+0x5a>
 800aa50:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800aa54:	15eb      	asrs	r3, r5, #23
 800aa56:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800aa5a:	2d08      	cmp	r5, #8
 800aa5c:	dde3      	ble.n	800aa26 <__ieee754_rem_pio2f+0x10a>
 800aa5e:	eddf 7a44 	vldr	s15, [pc, #272]	; 800ab70 <__ieee754_rem_pio2f+0x254>
 800aa62:	eddf 5a44 	vldr	s11, [pc, #272]	; 800ab74 <__ieee754_rem_pio2f+0x258>
 800aa66:	eef0 6a40 	vmov.f32	s13, s0
 800aa6a:	eee6 6a27 	vfma.f32	s13, s12, s15
 800aa6e:	ee30 0a66 	vsub.f32	s0, s0, s13
 800aa72:	eea6 0a27 	vfma.f32	s0, s12, s15
 800aa76:	eef0 7a40 	vmov.f32	s15, s0
 800aa7a:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800aa7e:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800aa82:	ee15 2a90 	vmov	r2, s11
 800aa86:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800aa8a:	1a5b      	subs	r3, r3, r1
 800aa8c:	2b19      	cmp	r3, #25
 800aa8e:	dc04      	bgt.n	800aa9a <__ieee754_rem_pio2f+0x17e>
 800aa90:	edc4 5a00 	vstr	s11, [r4]
 800aa94:	eeb0 0a66 	vmov.f32	s0, s13
 800aa98:	e7c6      	b.n	800aa28 <__ieee754_rem_pio2f+0x10c>
 800aa9a:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800ab84 <__ieee754_rem_pio2f+0x268>
 800aa9e:	eeb0 0a66 	vmov.f32	s0, s13
 800aaa2:	eea6 0a25 	vfma.f32	s0, s12, s11
 800aaa6:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800aaaa:	eddf 6a37 	vldr	s13, [pc, #220]	; 800ab88 <__ieee754_rem_pio2f+0x26c>
 800aaae:	eee6 7a25 	vfma.f32	s15, s12, s11
 800aab2:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800aab6:	ee30 7a67 	vsub.f32	s14, s0, s15
 800aaba:	ed84 7a00 	vstr	s14, [r4]
 800aabe:	e7b3      	b.n	800aa28 <__ieee754_rem_pio2f+0x10c>
 800aac0:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800aac4:	db06      	blt.n	800aad4 <__ieee754_rem_pio2f+0x1b8>
 800aac6:	ee70 7a40 	vsub.f32	s15, s0, s0
 800aaca:	edc0 7a01 	vstr	s15, [r0, #4]
 800aace:	edc0 7a00 	vstr	s15, [r0]
 800aad2:	e733      	b.n	800a93c <__ieee754_rem_pio2f+0x20>
 800aad4:	15ea      	asrs	r2, r5, #23
 800aad6:	3a86      	subs	r2, #134	; 0x86
 800aad8:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800aadc:	ee07 3a90 	vmov	s15, r3
 800aae0:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800aae4:	eddf 6a29 	vldr	s13, [pc, #164]	; 800ab8c <__ieee754_rem_pio2f+0x270>
 800aae8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800aaec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aaf0:	ed8d 7a03 	vstr	s14, [sp, #12]
 800aaf4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800aaf8:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800aafc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ab00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ab04:	ed8d 7a04 	vstr	s14, [sp, #16]
 800ab08:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ab0c:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ab10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab14:	edcd 7a05 	vstr	s15, [sp, #20]
 800ab18:	d11e      	bne.n	800ab58 <__ieee754_rem_pio2f+0x23c>
 800ab1a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ab1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab22:	bf14      	ite	ne
 800ab24:	2302      	movne	r3, #2
 800ab26:	2301      	moveq	r3, #1
 800ab28:	4919      	ldr	r1, [pc, #100]	; (800ab90 <__ieee754_rem_pio2f+0x274>)
 800ab2a:	9101      	str	r1, [sp, #4]
 800ab2c:	2102      	movs	r1, #2
 800ab2e:	9100      	str	r1, [sp, #0]
 800ab30:	a803      	add	r0, sp, #12
 800ab32:	4621      	mov	r1, r4
 800ab34:	f000 f892 	bl	800ac5c <__kernel_rem_pio2f>
 800ab38:	2e00      	cmp	r6, #0
 800ab3a:	f6bf af1c 	bge.w	800a976 <__ieee754_rem_pio2f+0x5a>
 800ab3e:	edd4 7a00 	vldr	s15, [r4]
 800ab42:	eef1 7a67 	vneg.f32	s15, s15
 800ab46:	edc4 7a00 	vstr	s15, [r4]
 800ab4a:	edd4 7a01 	vldr	s15, [r4, #4]
 800ab4e:	eef1 7a67 	vneg.f32	s15, s15
 800ab52:	edc4 7a01 	vstr	s15, [r4, #4]
 800ab56:	e779      	b.n	800aa4c <__ieee754_rem_pio2f+0x130>
 800ab58:	2303      	movs	r3, #3
 800ab5a:	e7e5      	b.n	800ab28 <__ieee754_rem_pio2f+0x20c>
 800ab5c:	3f490fd8 	.word	0x3f490fd8
 800ab60:	4016cbe3 	.word	0x4016cbe3
 800ab64:	3fc90f80 	.word	0x3fc90f80
 800ab68:	3fc90fd0 	.word	0x3fc90fd0
 800ab6c:	37354443 	.word	0x37354443
 800ab70:	37354400 	.word	0x37354400
 800ab74:	2e85a308 	.word	0x2e85a308
 800ab78:	43490f80 	.word	0x43490f80
 800ab7c:	3f22f984 	.word	0x3f22f984
 800ab80:	0800b89c 	.word	0x0800b89c
 800ab84:	2e85a300 	.word	0x2e85a300
 800ab88:	248d3132 	.word	0x248d3132
 800ab8c:	43800000 	.word	0x43800000
 800ab90:	0800b91c 	.word	0x0800b91c

0800ab94 <__ieee754_sqrtf>:
 800ab94:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ab98:	4770      	bx	lr
	...

0800ab9c <__kernel_cosf>:
 800ab9c:	ee10 3a10 	vmov	r3, s0
 800aba0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aba4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800aba8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800abac:	da05      	bge.n	800abba <__kernel_cosf+0x1e>
 800abae:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800abb2:	ee17 2a90 	vmov	r2, s15
 800abb6:	2a00      	cmp	r2, #0
 800abb8:	d03d      	beq.n	800ac36 <__kernel_cosf+0x9a>
 800abba:	ee60 5a00 	vmul.f32	s11, s0, s0
 800abbe:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800ac3c <__kernel_cosf+0xa0>
 800abc2:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800ac40 <__kernel_cosf+0xa4>
 800abc6:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800ac44 <__kernel_cosf+0xa8>
 800abca:	4a1f      	ldr	r2, [pc, #124]	; (800ac48 <__kernel_cosf+0xac>)
 800abcc:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800abd0:	4293      	cmp	r3, r2
 800abd2:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800ac4c <__kernel_cosf+0xb0>
 800abd6:	eee7 7a25 	vfma.f32	s15, s14, s11
 800abda:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800ac50 <__kernel_cosf+0xb4>
 800abde:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800abe2:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800ac54 <__kernel_cosf+0xb8>
 800abe6:	eee7 7a25 	vfma.f32	s15, s14, s11
 800abea:	eeb0 7a66 	vmov.f32	s14, s13
 800abee:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800abf2:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800abf6:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800abfa:	ee67 6a25 	vmul.f32	s13, s14, s11
 800abfe:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800ac02:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ac06:	dc04      	bgt.n	800ac12 <__kernel_cosf+0x76>
 800ac08:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800ac0c:	ee36 0a47 	vsub.f32	s0, s12, s14
 800ac10:	4770      	bx	lr
 800ac12:	4a11      	ldr	r2, [pc, #68]	; (800ac58 <__kernel_cosf+0xbc>)
 800ac14:	4293      	cmp	r3, r2
 800ac16:	bfda      	itte	le
 800ac18:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800ac1c:	ee06 3a90 	vmovle	s13, r3
 800ac20:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800ac24:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ac28:	ee36 0a66 	vsub.f32	s0, s12, s13
 800ac2c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ac30:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ac34:	4770      	bx	lr
 800ac36:	eeb0 0a46 	vmov.f32	s0, s12
 800ac3a:	4770      	bx	lr
 800ac3c:	ad47d74e 	.word	0xad47d74e
 800ac40:	310f74f6 	.word	0x310f74f6
 800ac44:	3d2aaaab 	.word	0x3d2aaaab
 800ac48:	3e999999 	.word	0x3e999999
 800ac4c:	b493f27c 	.word	0xb493f27c
 800ac50:	37d00d01 	.word	0x37d00d01
 800ac54:	bab60b61 	.word	0xbab60b61
 800ac58:	3f480000 	.word	0x3f480000

0800ac5c <__kernel_rem_pio2f>:
 800ac5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac60:	ed2d 8b04 	vpush	{d8-d9}
 800ac64:	b0d9      	sub	sp, #356	; 0x164
 800ac66:	4688      	mov	r8, r1
 800ac68:	9002      	str	r0, [sp, #8]
 800ac6a:	49bb      	ldr	r1, [pc, #748]	; (800af58 <__kernel_rem_pio2f+0x2fc>)
 800ac6c:	9866      	ldr	r0, [sp, #408]	; 0x198
 800ac6e:	9301      	str	r3, [sp, #4]
 800ac70:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800ac74:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800ac78:	1e59      	subs	r1, r3, #1
 800ac7a:	1d13      	adds	r3, r2, #4
 800ac7c:	db27      	blt.n	800acce <__kernel_rem_pio2f+0x72>
 800ac7e:	f1b2 0b03 	subs.w	fp, r2, #3
 800ac82:	bf48      	it	mi
 800ac84:	f102 0b04 	addmi.w	fp, r2, #4
 800ac88:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800ac8c:	1c45      	adds	r5, r0, #1
 800ac8e:	00ec      	lsls	r4, r5, #3
 800ac90:	1a47      	subs	r7, r0, r1
 800ac92:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800af68 <__kernel_rem_pio2f+0x30c>
 800ac96:	9403      	str	r4, [sp, #12]
 800ac98:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800ac9c:	eb0a 0c01 	add.w	ip, sl, r1
 800aca0:	ae1c      	add	r6, sp, #112	; 0x70
 800aca2:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800aca6:	2400      	movs	r4, #0
 800aca8:	4564      	cmp	r4, ip
 800acaa:	dd12      	ble.n	800acd2 <__kernel_rem_pio2f+0x76>
 800acac:	9b01      	ldr	r3, [sp, #4]
 800acae:	ac1c      	add	r4, sp, #112	; 0x70
 800acb0:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800acb4:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800acb8:	f04f 0c00 	mov.w	ip, #0
 800acbc:	45d4      	cmp	ip, sl
 800acbe:	dc27      	bgt.n	800ad10 <__kernel_rem_pio2f+0xb4>
 800acc0:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800acc4:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800af68 <__kernel_rem_pio2f+0x30c>
 800acc8:	4627      	mov	r7, r4
 800acca:	2600      	movs	r6, #0
 800accc:	e016      	b.n	800acfc <__kernel_rem_pio2f+0xa0>
 800acce:	2000      	movs	r0, #0
 800acd0:	e7dc      	b.n	800ac8c <__kernel_rem_pio2f+0x30>
 800acd2:	42e7      	cmn	r7, r4
 800acd4:	bf5d      	ittte	pl
 800acd6:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800acda:	ee07 3a90 	vmovpl	s15, r3
 800acde:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800ace2:	eef0 7a47 	vmovmi.f32	s15, s14
 800ace6:	ece6 7a01 	vstmia	r6!, {s15}
 800acea:	3401      	adds	r4, #1
 800acec:	e7dc      	b.n	800aca8 <__kernel_rem_pio2f+0x4c>
 800acee:	ecf9 6a01 	vldmia	r9!, {s13}
 800acf2:	ed97 7a00 	vldr	s14, [r7]
 800acf6:	eee6 7a87 	vfma.f32	s15, s13, s14
 800acfa:	3601      	adds	r6, #1
 800acfc:	428e      	cmp	r6, r1
 800acfe:	f1a7 0704 	sub.w	r7, r7, #4
 800ad02:	ddf4      	ble.n	800acee <__kernel_rem_pio2f+0x92>
 800ad04:	eceb 7a01 	vstmia	fp!, {s15}
 800ad08:	f10c 0c01 	add.w	ip, ip, #1
 800ad0c:	3404      	adds	r4, #4
 800ad0e:	e7d5      	b.n	800acbc <__kernel_rem_pio2f+0x60>
 800ad10:	ab08      	add	r3, sp, #32
 800ad12:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800ad16:	eddf 8a93 	vldr	s17, [pc, #588]	; 800af64 <__kernel_rem_pio2f+0x308>
 800ad1a:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800af60 <__kernel_rem_pio2f+0x304>
 800ad1e:	9304      	str	r3, [sp, #16]
 800ad20:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800ad24:	4656      	mov	r6, sl
 800ad26:	00b3      	lsls	r3, r6, #2
 800ad28:	9305      	str	r3, [sp, #20]
 800ad2a:	ab58      	add	r3, sp, #352	; 0x160
 800ad2c:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800ad30:	ac08      	add	r4, sp, #32
 800ad32:	ab44      	add	r3, sp, #272	; 0x110
 800ad34:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800ad38:	46a4      	mov	ip, r4
 800ad3a:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800ad3e:	4637      	mov	r7, r6
 800ad40:	2f00      	cmp	r7, #0
 800ad42:	f1a0 0004 	sub.w	r0, r0, #4
 800ad46:	dc4f      	bgt.n	800ade8 <__kernel_rem_pio2f+0x18c>
 800ad48:	4628      	mov	r0, r5
 800ad4a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800ad4e:	f000 fa8d 	bl	800b26c <scalbnf>
 800ad52:	eeb0 8a40 	vmov.f32	s16, s0
 800ad56:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800ad5a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800ad5e:	f000 fa43 	bl	800b1e8 <floorf>
 800ad62:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800ad66:	eea0 8a67 	vfms.f32	s16, s0, s15
 800ad6a:	2d00      	cmp	r5, #0
 800ad6c:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800ad70:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800ad74:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800ad78:	ee17 9a90 	vmov	r9, s15
 800ad7c:	ee38 8a40 	vsub.f32	s16, s16, s0
 800ad80:	dd44      	ble.n	800ae0c <__kernel_rem_pio2f+0x1b0>
 800ad82:	f106 3cff 	add.w	ip, r6, #4294967295
 800ad86:	ab08      	add	r3, sp, #32
 800ad88:	f1c5 0e08 	rsb	lr, r5, #8
 800ad8c:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800ad90:	fa47 f00e 	asr.w	r0, r7, lr
 800ad94:	4481      	add	r9, r0
 800ad96:	fa00 f00e 	lsl.w	r0, r0, lr
 800ad9a:	1a3f      	subs	r7, r7, r0
 800ad9c:	f1c5 0007 	rsb	r0, r5, #7
 800ada0:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800ada4:	4107      	asrs	r7, r0
 800ada6:	2f00      	cmp	r7, #0
 800ada8:	dd3f      	ble.n	800ae2a <__kernel_rem_pio2f+0x1ce>
 800adaa:	f04f 0e00 	mov.w	lr, #0
 800adae:	f109 0901 	add.w	r9, r9, #1
 800adb2:	4673      	mov	r3, lr
 800adb4:	4576      	cmp	r6, lr
 800adb6:	dc6b      	bgt.n	800ae90 <__kernel_rem_pio2f+0x234>
 800adb8:	2d00      	cmp	r5, #0
 800adba:	dd04      	ble.n	800adc6 <__kernel_rem_pio2f+0x16a>
 800adbc:	2d01      	cmp	r5, #1
 800adbe:	d078      	beq.n	800aeb2 <__kernel_rem_pio2f+0x256>
 800adc0:	2d02      	cmp	r5, #2
 800adc2:	f000 8081 	beq.w	800aec8 <__kernel_rem_pio2f+0x26c>
 800adc6:	2f02      	cmp	r7, #2
 800adc8:	d12f      	bne.n	800ae2a <__kernel_rem_pio2f+0x1ce>
 800adca:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800adce:	ee30 8a48 	vsub.f32	s16, s0, s16
 800add2:	b353      	cbz	r3, 800ae2a <__kernel_rem_pio2f+0x1ce>
 800add4:	4628      	mov	r0, r5
 800add6:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800adda:	f000 fa47 	bl	800b26c <scalbnf>
 800adde:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800ade2:	ee38 8a40 	vsub.f32	s16, s16, s0
 800ade6:	e020      	b.n	800ae2a <__kernel_rem_pio2f+0x1ce>
 800ade8:	ee60 7a28 	vmul.f32	s15, s0, s17
 800adec:	3f01      	subs	r7, #1
 800adee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800adf2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800adf6:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800adfa:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800adfe:	ecac 0a01 	vstmia	ip!, {s0}
 800ae02:	ed90 0a00 	vldr	s0, [r0]
 800ae06:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ae0a:	e799      	b.n	800ad40 <__kernel_rem_pio2f+0xe4>
 800ae0c:	d105      	bne.n	800ae1a <__kernel_rem_pio2f+0x1be>
 800ae0e:	1e70      	subs	r0, r6, #1
 800ae10:	ab08      	add	r3, sp, #32
 800ae12:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800ae16:	11ff      	asrs	r7, r7, #7
 800ae18:	e7c5      	b.n	800ada6 <__kernel_rem_pio2f+0x14a>
 800ae1a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800ae1e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ae22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae26:	da31      	bge.n	800ae8c <__kernel_rem_pio2f+0x230>
 800ae28:	2700      	movs	r7, #0
 800ae2a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ae2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae32:	f040 809b 	bne.w	800af6c <__kernel_rem_pio2f+0x310>
 800ae36:	1e74      	subs	r4, r6, #1
 800ae38:	46a4      	mov	ip, r4
 800ae3a:	2000      	movs	r0, #0
 800ae3c:	45d4      	cmp	ip, sl
 800ae3e:	da4a      	bge.n	800aed6 <__kernel_rem_pio2f+0x27a>
 800ae40:	2800      	cmp	r0, #0
 800ae42:	d07a      	beq.n	800af3a <__kernel_rem_pio2f+0x2de>
 800ae44:	ab08      	add	r3, sp, #32
 800ae46:	3d08      	subs	r5, #8
 800ae48:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	f000 8081 	beq.w	800af54 <__kernel_rem_pio2f+0x2f8>
 800ae52:	4628      	mov	r0, r5
 800ae54:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800ae58:	00a5      	lsls	r5, r4, #2
 800ae5a:	f000 fa07 	bl	800b26c <scalbnf>
 800ae5e:	aa44      	add	r2, sp, #272	; 0x110
 800ae60:	1d2b      	adds	r3, r5, #4
 800ae62:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800af64 <__kernel_rem_pio2f+0x308>
 800ae66:	18d1      	adds	r1, r2, r3
 800ae68:	4622      	mov	r2, r4
 800ae6a:	2a00      	cmp	r2, #0
 800ae6c:	f280 80ae 	bge.w	800afcc <__kernel_rem_pio2f+0x370>
 800ae70:	4622      	mov	r2, r4
 800ae72:	2a00      	cmp	r2, #0
 800ae74:	f2c0 80cc 	blt.w	800b010 <__kernel_rem_pio2f+0x3b4>
 800ae78:	a944      	add	r1, sp, #272	; 0x110
 800ae7a:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800ae7e:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800af5c <__kernel_rem_pio2f+0x300>
 800ae82:	eddf 7a39 	vldr	s15, [pc, #228]	; 800af68 <__kernel_rem_pio2f+0x30c>
 800ae86:	2000      	movs	r0, #0
 800ae88:	1aa1      	subs	r1, r4, r2
 800ae8a:	e0b6      	b.n	800affa <__kernel_rem_pio2f+0x39e>
 800ae8c:	2702      	movs	r7, #2
 800ae8e:	e78c      	b.n	800adaa <__kernel_rem_pio2f+0x14e>
 800ae90:	6820      	ldr	r0, [r4, #0]
 800ae92:	b94b      	cbnz	r3, 800aea8 <__kernel_rem_pio2f+0x24c>
 800ae94:	b118      	cbz	r0, 800ae9e <__kernel_rem_pio2f+0x242>
 800ae96:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800ae9a:	6020      	str	r0, [r4, #0]
 800ae9c:	2001      	movs	r0, #1
 800ae9e:	f10e 0e01 	add.w	lr, lr, #1
 800aea2:	3404      	adds	r4, #4
 800aea4:	4603      	mov	r3, r0
 800aea6:	e785      	b.n	800adb4 <__kernel_rem_pio2f+0x158>
 800aea8:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800aeac:	6020      	str	r0, [r4, #0]
 800aeae:	4618      	mov	r0, r3
 800aeb0:	e7f5      	b.n	800ae9e <__kernel_rem_pio2f+0x242>
 800aeb2:	1e74      	subs	r4, r6, #1
 800aeb4:	a808      	add	r0, sp, #32
 800aeb6:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800aeba:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800aebe:	f10d 0c20 	add.w	ip, sp, #32
 800aec2:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800aec6:	e77e      	b.n	800adc6 <__kernel_rem_pio2f+0x16a>
 800aec8:	1e74      	subs	r4, r6, #1
 800aeca:	a808      	add	r0, sp, #32
 800aecc:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800aed0:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800aed4:	e7f3      	b.n	800aebe <__kernel_rem_pio2f+0x262>
 800aed6:	ab08      	add	r3, sp, #32
 800aed8:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800aedc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800aee0:	4318      	orrs	r0, r3
 800aee2:	e7ab      	b.n	800ae3c <__kernel_rem_pio2f+0x1e0>
 800aee4:	f10c 0c01 	add.w	ip, ip, #1
 800aee8:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800aeec:	2c00      	cmp	r4, #0
 800aeee:	d0f9      	beq.n	800aee4 <__kernel_rem_pio2f+0x288>
 800aef0:	9b05      	ldr	r3, [sp, #20]
 800aef2:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800aef6:	eb0d 0003 	add.w	r0, sp, r3
 800aefa:	9b01      	ldr	r3, [sp, #4]
 800aefc:	18f4      	adds	r4, r6, r3
 800aefe:	ab1c      	add	r3, sp, #112	; 0x70
 800af00:	1c77      	adds	r7, r6, #1
 800af02:	384c      	subs	r0, #76	; 0x4c
 800af04:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800af08:	4466      	add	r6, ip
 800af0a:	42be      	cmp	r6, r7
 800af0c:	f6ff af0b 	blt.w	800ad26 <__kernel_rem_pio2f+0xca>
 800af10:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800af14:	f8dd e008 	ldr.w	lr, [sp, #8]
 800af18:	ee07 3a90 	vmov	s15, r3
 800af1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800af20:	f04f 0c00 	mov.w	ip, #0
 800af24:	ece4 7a01 	vstmia	r4!, {s15}
 800af28:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800af68 <__kernel_rem_pio2f+0x30c>
 800af2c:	46a1      	mov	r9, r4
 800af2e:	458c      	cmp	ip, r1
 800af30:	dd07      	ble.n	800af42 <__kernel_rem_pio2f+0x2e6>
 800af32:	ece0 7a01 	vstmia	r0!, {s15}
 800af36:	3701      	adds	r7, #1
 800af38:	e7e7      	b.n	800af0a <__kernel_rem_pio2f+0x2ae>
 800af3a:	9804      	ldr	r0, [sp, #16]
 800af3c:	f04f 0c01 	mov.w	ip, #1
 800af40:	e7d2      	b.n	800aee8 <__kernel_rem_pio2f+0x28c>
 800af42:	ecfe 6a01 	vldmia	lr!, {s13}
 800af46:	ed39 7a01 	vldmdb	r9!, {s14}
 800af4a:	f10c 0c01 	add.w	ip, ip, #1
 800af4e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800af52:	e7ec      	b.n	800af2e <__kernel_rem_pio2f+0x2d2>
 800af54:	3c01      	subs	r4, #1
 800af56:	e775      	b.n	800ae44 <__kernel_rem_pio2f+0x1e8>
 800af58:	0800bc60 	.word	0x0800bc60
 800af5c:	0800bc34 	.word	0x0800bc34
 800af60:	43800000 	.word	0x43800000
 800af64:	3b800000 	.word	0x3b800000
 800af68:	00000000 	.word	0x00000000
 800af6c:	9b03      	ldr	r3, [sp, #12]
 800af6e:	eeb0 0a48 	vmov.f32	s0, s16
 800af72:	1a98      	subs	r0, r3, r2
 800af74:	f000 f97a 	bl	800b26c <scalbnf>
 800af78:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800af60 <__kernel_rem_pio2f+0x304>
 800af7c:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800af80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af84:	db19      	blt.n	800afba <__kernel_rem_pio2f+0x35e>
 800af86:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800af64 <__kernel_rem_pio2f+0x308>
 800af8a:	ee60 7a27 	vmul.f32	s15, s0, s15
 800af8e:	aa08      	add	r2, sp, #32
 800af90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800af94:	1c74      	adds	r4, r6, #1
 800af96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800af9a:	3508      	adds	r5, #8
 800af9c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800afa0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800afa4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800afa8:	ee10 3a10 	vmov	r3, s0
 800afac:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800afb0:	ee17 3a90 	vmov	r3, s15
 800afb4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800afb8:	e74b      	b.n	800ae52 <__kernel_rem_pio2f+0x1f6>
 800afba:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800afbe:	aa08      	add	r2, sp, #32
 800afc0:	ee10 3a10 	vmov	r3, s0
 800afc4:	4634      	mov	r4, r6
 800afc6:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800afca:	e742      	b.n	800ae52 <__kernel_rem_pio2f+0x1f6>
 800afcc:	a808      	add	r0, sp, #32
 800afce:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800afd2:	9001      	str	r0, [sp, #4]
 800afd4:	ee07 0a90 	vmov	s15, r0
 800afd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800afdc:	3a01      	subs	r2, #1
 800afde:	ee67 7a80 	vmul.f32	s15, s15, s0
 800afe2:	ee20 0a07 	vmul.f32	s0, s0, s14
 800afe6:	ed61 7a01 	vstmdb	r1!, {s15}
 800afea:	e73e      	b.n	800ae6a <__kernel_rem_pio2f+0x20e>
 800afec:	ecfc 6a01 	vldmia	ip!, {s13}
 800aff0:	ecb6 7a01 	vldmia	r6!, {s14}
 800aff4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800aff8:	3001      	adds	r0, #1
 800affa:	4550      	cmp	r0, sl
 800affc:	dc01      	bgt.n	800b002 <__kernel_rem_pio2f+0x3a6>
 800affe:	4288      	cmp	r0, r1
 800b000:	ddf4      	ble.n	800afec <__kernel_rem_pio2f+0x390>
 800b002:	a858      	add	r0, sp, #352	; 0x160
 800b004:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b008:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800b00c:	3a01      	subs	r2, #1
 800b00e:	e730      	b.n	800ae72 <__kernel_rem_pio2f+0x216>
 800b010:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800b012:	2a02      	cmp	r2, #2
 800b014:	dc09      	bgt.n	800b02a <__kernel_rem_pio2f+0x3ce>
 800b016:	2a00      	cmp	r2, #0
 800b018:	dc2a      	bgt.n	800b070 <__kernel_rem_pio2f+0x414>
 800b01a:	d043      	beq.n	800b0a4 <__kernel_rem_pio2f+0x448>
 800b01c:	f009 0007 	and.w	r0, r9, #7
 800b020:	b059      	add	sp, #356	; 0x164
 800b022:	ecbd 8b04 	vpop	{d8-d9}
 800b026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b02a:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800b02c:	2b03      	cmp	r3, #3
 800b02e:	d1f5      	bne.n	800b01c <__kernel_rem_pio2f+0x3c0>
 800b030:	ab30      	add	r3, sp, #192	; 0xc0
 800b032:	442b      	add	r3, r5
 800b034:	461a      	mov	r2, r3
 800b036:	4619      	mov	r1, r3
 800b038:	4620      	mov	r0, r4
 800b03a:	2800      	cmp	r0, #0
 800b03c:	f1a1 0104 	sub.w	r1, r1, #4
 800b040:	dc51      	bgt.n	800b0e6 <__kernel_rem_pio2f+0x48a>
 800b042:	4621      	mov	r1, r4
 800b044:	2901      	cmp	r1, #1
 800b046:	f1a2 0204 	sub.w	r2, r2, #4
 800b04a:	dc5c      	bgt.n	800b106 <__kernel_rem_pio2f+0x4aa>
 800b04c:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800af68 <__kernel_rem_pio2f+0x30c>
 800b050:	3304      	adds	r3, #4
 800b052:	2c01      	cmp	r4, #1
 800b054:	dc67      	bgt.n	800b126 <__kernel_rem_pio2f+0x4ca>
 800b056:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800b05a:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800b05e:	2f00      	cmp	r7, #0
 800b060:	d167      	bne.n	800b132 <__kernel_rem_pio2f+0x4d6>
 800b062:	edc8 6a00 	vstr	s13, [r8]
 800b066:	ed88 7a01 	vstr	s14, [r8, #4]
 800b06a:	edc8 7a02 	vstr	s15, [r8, #8]
 800b06e:	e7d5      	b.n	800b01c <__kernel_rem_pio2f+0x3c0>
 800b070:	aa30      	add	r2, sp, #192	; 0xc0
 800b072:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800af68 <__kernel_rem_pio2f+0x30c>
 800b076:	4413      	add	r3, r2
 800b078:	4622      	mov	r2, r4
 800b07a:	2a00      	cmp	r2, #0
 800b07c:	da24      	bge.n	800b0c8 <__kernel_rem_pio2f+0x46c>
 800b07e:	b34f      	cbz	r7, 800b0d4 <__kernel_rem_pio2f+0x478>
 800b080:	eef1 7a47 	vneg.f32	s15, s14
 800b084:	edc8 7a00 	vstr	s15, [r8]
 800b088:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800b08c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b090:	aa31      	add	r2, sp, #196	; 0xc4
 800b092:	2301      	movs	r3, #1
 800b094:	429c      	cmp	r4, r3
 800b096:	da20      	bge.n	800b0da <__kernel_rem_pio2f+0x47e>
 800b098:	b10f      	cbz	r7, 800b09e <__kernel_rem_pio2f+0x442>
 800b09a:	eef1 7a67 	vneg.f32	s15, s15
 800b09e:	edc8 7a01 	vstr	s15, [r8, #4]
 800b0a2:	e7bb      	b.n	800b01c <__kernel_rem_pio2f+0x3c0>
 800b0a4:	aa30      	add	r2, sp, #192	; 0xc0
 800b0a6:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800af68 <__kernel_rem_pio2f+0x30c>
 800b0aa:	4413      	add	r3, r2
 800b0ac:	2c00      	cmp	r4, #0
 800b0ae:	da05      	bge.n	800b0bc <__kernel_rem_pio2f+0x460>
 800b0b0:	b10f      	cbz	r7, 800b0b6 <__kernel_rem_pio2f+0x45a>
 800b0b2:	eef1 7a67 	vneg.f32	s15, s15
 800b0b6:	edc8 7a00 	vstr	s15, [r8]
 800b0ba:	e7af      	b.n	800b01c <__kernel_rem_pio2f+0x3c0>
 800b0bc:	ed33 7a01 	vldmdb	r3!, {s14}
 800b0c0:	3c01      	subs	r4, #1
 800b0c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b0c6:	e7f1      	b.n	800b0ac <__kernel_rem_pio2f+0x450>
 800b0c8:	ed73 7a01 	vldmdb	r3!, {s15}
 800b0cc:	3a01      	subs	r2, #1
 800b0ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b0d2:	e7d2      	b.n	800b07a <__kernel_rem_pio2f+0x41e>
 800b0d4:	eef0 7a47 	vmov.f32	s15, s14
 800b0d8:	e7d4      	b.n	800b084 <__kernel_rem_pio2f+0x428>
 800b0da:	ecb2 7a01 	vldmia	r2!, {s14}
 800b0de:	3301      	adds	r3, #1
 800b0e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b0e4:	e7d6      	b.n	800b094 <__kernel_rem_pio2f+0x438>
 800b0e6:	edd1 7a00 	vldr	s15, [r1]
 800b0ea:	edd1 6a01 	vldr	s13, [r1, #4]
 800b0ee:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b0f2:	3801      	subs	r0, #1
 800b0f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b0f8:	ed81 7a00 	vstr	s14, [r1]
 800b0fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b100:	edc1 7a01 	vstr	s15, [r1, #4]
 800b104:	e799      	b.n	800b03a <__kernel_rem_pio2f+0x3de>
 800b106:	edd2 7a00 	vldr	s15, [r2]
 800b10a:	edd2 6a01 	vldr	s13, [r2, #4]
 800b10e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b112:	3901      	subs	r1, #1
 800b114:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b118:	ed82 7a00 	vstr	s14, [r2]
 800b11c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b120:	edc2 7a01 	vstr	s15, [r2, #4]
 800b124:	e78e      	b.n	800b044 <__kernel_rem_pio2f+0x3e8>
 800b126:	ed33 7a01 	vldmdb	r3!, {s14}
 800b12a:	3c01      	subs	r4, #1
 800b12c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b130:	e78f      	b.n	800b052 <__kernel_rem_pio2f+0x3f6>
 800b132:	eef1 6a66 	vneg.f32	s13, s13
 800b136:	eeb1 7a47 	vneg.f32	s14, s14
 800b13a:	edc8 6a00 	vstr	s13, [r8]
 800b13e:	ed88 7a01 	vstr	s14, [r8, #4]
 800b142:	eef1 7a67 	vneg.f32	s15, s15
 800b146:	e790      	b.n	800b06a <__kernel_rem_pio2f+0x40e>

0800b148 <__kernel_sinf>:
 800b148:	ee10 3a10 	vmov	r3, s0
 800b14c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b150:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800b154:	da04      	bge.n	800b160 <__kernel_sinf+0x18>
 800b156:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b15a:	ee17 3a90 	vmov	r3, s15
 800b15e:	b35b      	cbz	r3, 800b1b8 <__kernel_sinf+0x70>
 800b160:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b164:	eddf 7a15 	vldr	s15, [pc, #84]	; 800b1bc <__kernel_sinf+0x74>
 800b168:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800b1c0 <__kernel_sinf+0x78>
 800b16c:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b170:	eddf 7a14 	vldr	s15, [pc, #80]	; 800b1c4 <__kernel_sinf+0x7c>
 800b174:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b178:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800b1c8 <__kernel_sinf+0x80>
 800b17c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800b180:	eddf 7a12 	vldr	s15, [pc, #72]	; 800b1cc <__kernel_sinf+0x84>
 800b184:	ee60 6a07 	vmul.f32	s13, s0, s14
 800b188:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b18c:	b930      	cbnz	r0, 800b19c <__kernel_sinf+0x54>
 800b18e:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800b1d0 <__kernel_sinf+0x88>
 800b192:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b196:	eea6 0a26 	vfma.f32	s0, s12, s13
 800b19a:	4770      	bx	lr
 800b19c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800b1a0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800b1a4:	eee0 7a86 	vfma.f32	s15, s1, s12
 800b1a8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800b1ac:	eddf 7a09 	vldr	s15, [pc, #36]	; 800b1d4 <__kernel_sinf+0x8c>
 800b1b0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800b1b4:	ee30 0a60 	vsub.f32	s0, s0, s1
 800b1b8:	4770      	bx	lr
 800b1ba:	bf00      	nop
 800b1bc:	2f2ec9d3 	.word	0x2f2ec9d3
 800b1c0:	b2d72f34 	.word	0xb2d72f34
 800b1c4:	3638ef1b 	.word	0x3638ef1b
 800b1c8:	b9500d01 	.word	0xb9500d01
 800b1cc:	3c088889 	.word	0x3c088889
 800b1d0:	be2aaaab 	.word	0xbe2aaaab
 800b1d4:	3e2aaaab 	.word	0x3e2aaaab

0800b1d8 <fabsf>:
 800b1d8:	ee10 3a10 	vmov	r3, s0
 800b1dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b1e0:	ee00 3a10 	vmov	s0, r3
 800b1e4:	4770      	bx	lr
	...

0800b1e8 <floorf>:
 800b1e8:	ee10 3a10 	vmov	r3, s0
 800b1ec:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b1f0:	3a7f      	subs	r2, #127	; 0x7f
 800b1f2:	2a16      	cmp	r2, #22
 800b1f4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b1f8:	dc2a      	bgt.n	800b250 <floorf+0x68>
 800b1fa:	2a00      	cmp	r2, #0
 800b1fc:	da11      	bge.n	800b222 <floorf+0x3a>
 800b1fe:	eddf 7a18 	vldr	s15, [pc, #96]	; 800b260 <floorf+0x78>
 800b202:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b206:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b20a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b20e:	dd05      	ble.n	800b21c <floorf+0x34>
 800b210:	2b00      	cmp	r3, #0
 800b212:	da23      	bge.n	800b25c <floorf+0x74>
 800b214:	4a13      	ldr	r2, [pc, #76]	; (800b264 <floorf+0x7c>)
 800b216:	2900      	cmp	r1, #0
 800b218:	bf18      	it	ne
 800b21a:	4613      	movne	r3, r2
 800b21c:	ee00 3a10 	vmov	s0, r3
 800b220:	4770      	bx	lr
 800b222:	4911      	ldr	r1, [pc, #68]	; (800b268 <floorf+0x80>)
 800b224:	4111      	asrs	r1, r2
 800b226:	420b      	tst	r3, r1
 800b228:	d0fa      	beq.n	800b220 <floorf+0x38>
 800b22a:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800b260 <floorf+0x78>
 800b22e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b232:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b23a:	ddef      	ble.n	800b21c <floorf+0x34>
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	bfbe      	ittt	lt
 800b240:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800b244:	fa40 f202 	asrlt.w	r2, r0, r2
 800b248:	189b      	addlt	r3, r3, r2
 800b24a:	ea23 0301 	bic.w	r3, r3, r1
 800b24e:	e7e5      	b.n	800b21c <floorf+0x34>
 800b250:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800b254:	d3e4      	bcc.n	800b220 <floorf+0x38>
 800b256:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b25a:	4770      	bx	lr
 800b25c:	2300      	movs	r3, #0
 800b25e:	e7dd      	b.n	800b21c <floorf+0x34>
 800b260:	7149f2ca 	.word	0x7149f2ca
 800b264:	bf800000 	.word	0xbf800000
 800b268:	007fffff 	.word	0x007fffff

0800b26c <scalbnf>:
 800b26c:	ee10 3a10 	vmov	r3, s0
 800b270:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800b274:	d025      	beq.n	800b2c2 <scalbnf+0x56>
 800b276:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800b27a:	d302      	bcc.n	800b282 <scalbnf+0x16>
 800b27c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b280:	4770      	bx	lr
 800b282:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800b286:	d122      	bne.n	800b2ce <scalbnf+0x62>
 800b288:	4b2a      	ldr	r3, [pc, #168]	; (800b334 <scalbnf+0xc8>)
 800b28a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800b338 <scalbnf+0xcc>
 800b28e:	4298      	cmp	r0, r3
 800b290:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b294:	db16      	blt.n	800b2c4 <scalbnf+0x58>
 800b296:	ee10 3a10 	vmov	r3, s0
 800b29a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b29e:	3a19      	subs	r2, #25
 800b2a0:	4402      	add	r2, r0
 800b2a2:	2afe      	cmp	r2, #254	; 0xfe
 800b2a4:	dd15      	ble.n	800b2d2 <scalbnf+0x66>
 800b2a6:	ee10 3a10 	vmov	r3, s0
 800b2aa:	eddf 7a24 	vldr	s15, [pc, #144]	; 800b33c <scalbnf+0xd0>
 800b2ae:	eddf 6a24 	vldr	s13, [pc, #144]	; 800b340 <scalbnf+0xd4>
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	eeb0 7a67 	vmov.f32	s14, s15
 800b2b8:	bfb8      	it	lt
 800b2ba:	eef0 7a66 	vmovlt.f32	s15, s13
 800b2be:	ee27 0a27 	vmul.f32	s0, s14, s15
 800b2c2:	4770      	bx	lr
 800b2c4:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800b344 <scalbnf+0xd8>
 800b2c8:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b2cc:	4770      	bx	lr
 800b2ce:	0dd2      	lsrs	r2, r2, #23
 800b2d0:	e7e6      	b.n	800b2a0 <scalbnf+0x34>
 800b2d2:	2a00      	cmp	r2, #0
 800b2d4:	dd06      	ble.n	800b2e4 <scalbnf+0x78>
 800b2d6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b2da:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800b2de:	ee00 3a10 	vmov	s0, r3
 800b2e2:	4770      	bx	lr
 800b2e4:	f112 0f16 	cmn.w	r2, #22
 800b2e8:	da1a      	bge.n	800b320 <scalbnf+0xb4>
 800b2ea:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b2ee:	4298      	cmp	r0, r3
 800b2f0:	ee10 3a10 	vmov	r3, s0
 800b2f4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b2f8:	dd0a      	ble.n	800b310 <scalbnf+0xa4>
 800b2fa:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800b33c <scalbnf+0xd0>
 800b2fe:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800b340 <scalbnf+0xd4>
 800b302:	eef0 7a40 	vmov.f32	s15, s0
 800b306:	2b00      	cmp	r3, #0
 800b308:	bf18      	it	ne
 800b30a:	eeb0 0a47 	vmovne.f32	s0, s14
 800b30e:	e7db      	b.n	800b2c8 <scalbnf+0x5c>
 800b310:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800b344 <scalbnf+0xd8>
 800b314:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800b348 <scalbnf+0xdc>
 800b318:	eef0 7a40 	vmov.f32	s15, s0
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	e7f3      	b.n	800b308 <scalbnf+0x9c>
 800b320:	3219      	adds	r2, #25
 800b322:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b326:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800b32a:	eddf 7a08 	vldr	s15, [pc, #32]	; 800b34c <scalbnf+0xe0>
 800b32e:	ee07 3a10 	vmov	s14, r3
 800b332:	e7c4      	b.n	800b2be <scalbnf+0x52>
 800b334:	ffff3cb0 	.word	0xffff3cb0
 800b338:	4c000000 	.word	0x4c000000
 800b33c:	7149f2ca 	.word	0x7149f2ca
 800b340:	f149f2ca 	.word	0xf149f2ca
 800b344:	0da24260 	.word	0x0da24260
 800b348:	8da24260 	.word	0x8da24260
 800b34c:	33000000 	.word	0x33000000

0800b350 <_init>:
 800b350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b352:	bf00      	nop
 800b354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b356:	bc08      	pop	{r3}
 800b358:	469e      	mov	lr, r3
 800b35a:	4770      	bx	lr

0800b35c <_fini>:
 800b35c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b35e:	bf00      	nop
 800b360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b362:	bc08      	pop	{r3}
 800b364:	469e      	mov	lr, r3
 800b366:	4770      	bx	lr
