// Seed: 2724388737
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri id_2,
    input uwire id_3,
    input supply0 id_4,
    output wor id_5,
    output wand id_6,
    input supply1 id_7,
    output supply0 id_8,
    input supply1 id_9,
    input uwire id_10
);
  wire id_12;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    output logic id_5
);
  always @(id_2) begin
    id_5 <= {1, 1};
    deassign id_5;
  end
  module_0(
      id_2, id_4, id_2, id_3, id_2, id_1, id_1, id_4, id_1, id_3, id_4
  );
endmodule
