 Timing Path to mult/out_reg[8]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_8/S          MUX2_X1 Rise  0.2290 0.0010 0.0160          1.91994                                                  | 
|    mult/i_2_8/Z          MUX2_X1 Rise  0.2620 0.0330 0.0080 0.414955 1.06234 1.4773            1       100                    | 
|    mult/out_reg[8]/D     DFF_X1  Rise  0.2620 0.0000 0.0080          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[8]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[8]/CK          DFF_X1    Rise  0.1900 0.0180 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0190 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2620        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[7]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_7/S          MUX2_X1 Rise  0.2290 0.0010 0.0160          1.91994                                                  | 
|    mult/i_2_7/Z          MUX2_X1 Rise  0.2630 0.0340 0.0090 0.563718 1.06234 1.62606           1       100                    | 
|    mult/out_reg[7]/D     DFF_X1  Rise  0.2630 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[7]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[7]/CK          DFF_X1    Rise  0.1900 0.0180 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0190 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2630        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0540        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[5]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_5/S          MUX2_X1 Rise  0.2310 0.0030 0.0160          1.91994                                                  | 
|    mult/i_2_5/Z          MUX2_X1 Rise  0.2640 0.0330 0.0080 0.306628 1.06234 1.36897           1       100                    | 
|    mult/out_reg[5]/D     DFF_X1  Rise  0.2640 0.0000 0.0080          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[5]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[5]/CK          DFF_X1    Rise  0.1900 0.0180 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0190 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2640        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[3]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_3/S          MUX2_X1 Rise  0.2320 0.0040 0.0160          1.91994                                                  | 
|    mult/i_2_3/Z          MUX2_X1 Rise  0.2650 0.0330 0.0090 0.428521 1.06234 1.49086           1       100                    | 
|    mult/out_reg[3]/D     DFF_X1  Rise  0.2650 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[3]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[3]/CK          DFF_X1    Rise  0.1910 0.0190 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1910 0.1910 | 
| library hold check                        |  0.0190 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.2650        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[4]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_4/S          MUX2_X1 Rise  0.2320 0.0040 0.0160          1.91994                                                  | 
|    mult/i_2_4/Z          MUX2_X1 Rise  0.2650 0.0330 0.0080 0.283715 1.06234 1.34606           1       100                    | 
|    mult/out_reg[4]/D     DFF_X1  Rise  0.2650 0.0000 0.0080          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[4]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[4]/CK          DFF_X1    Rise  0.1900 0.0180 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0190 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2650        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0560        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[9]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_9/S          MUX2_X1 Rise  0.2330 0.0050 0.0160          1.91994                                                  | 
|    mult/i_2_9/Z          MUX2_X1 Rise  0.2660 0.0330 0.0080 0.208335 1.06234 1.27068           1       100                    | 
|    mult/out_reg[9]/D     DFF_X1  Rise  0.2660 0.0000 0.0080          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[9]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[9]/CK          DFF_X1    Rise  0.1900 0.0180 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0190 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2660        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0570        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[6]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_6/S          MUX2_X1 Rise  0.2310 0.0030 0.0160          1.91994                                                  | 
|    mult/i_2_6/Z          MUX2_X1 Rise  0.2660 0.0350 0.0090 0.792834 1.06234 1.85518           1       100                    | 
|    mult/out_reg[6]/D     DFF_X1  Rise  0.2660 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[6]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[6]/CK          DFF_X1    Rise  0.1900 0.0180 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0190 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.2660        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0570        | 
--------------------------------------------------------------


 Timing Path to mult/q0_reg/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/q0_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_98/A2        NOR2_X1 Rise  0.2380 0.0100 0.0160          1.65135                                                  | 
|    mult/i_2_98/ZN        NOR2_X1 Fall  0.2500 0.0120 0.0060 0.652621 1.06234 1.71496           1       100                    | 
|    mult/q0_reg/D         DFF_X1  Fall  0.2500 0.0000 0.0060          1.06234                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/q0_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/q0_reg/CK              DFF_X1    Rise  0.1800 0.0080 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1800 0.1800 | 
| library hold check                        |  0.0110 0.1910 | 
| data required time                        |  0.1910        | 
|                                           |                | 
| data arrival time                         |  0.2500        | 
| data required time                        | -0.1910        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0590        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[11]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_11/S         MUX2_X1 Rise  0.2360 0.0080 0.0160          1.91994                                                  | 
|    mult/i_2_11/Z         MUX2_X1 Rise  0.2690 0.0330 0.0090 0.436572 1.06234 1.49891           1       100                    | 
|    mult/out_reg[11]/D    DFF_X1  Rise  0.2690 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[11]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[11]/CK         DFF_X1    Rise  0.1910 0.0190 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1910 0.1910 | 
| library hold check                        |  0.0190 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.2690        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0590        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[10]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_10/S         MUX2_X1 Rise  0.2350 0.0070 0.0160          1.91994                                                  | 
|    mult/i_2_10/Z         MUX2_X1 Rise  0.2690 0.0340 0.0090 0.538954 1.06234 1.6013            1       100                    | 
|    mult/out_reg[10]/D    DFF_X1  Rise  0.2690 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[10]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[10]/CK         DFF_X1    Rise  0.1910 0.0190 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1910 0.1910 | 
| library hold check                        |  0.0190 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.2690        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0590        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[12]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_12/S         MUX2_X1 Rise  0.2390 0.0110 0.0160          1.91994                                                  | 
|    mult/i_2_12/Z         MUX2_X1 Rise  0.2720 0.0330 0.0080 0.420263 1.06234 1.4826            1       100                    | 
|    mult/out_reg[12]/D    DFF_X1  Rise  0.2720 0.0000 0.0080          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[12]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[12]/CK         DFF_X1    Rise  0.1920 0.0200 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1920 0.1920 | 
| library hold check                        |  0.0190 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2720        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0610        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[17]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000  0.0000 0.0000             6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000  0.0000                                                                                      | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000  0.0000 0.0000                      12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280  0.0280 0.0160             22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_17/S         MUX2_X1 Rise  0.2410  0.0130 0.0160                      1.91994                                                  | 
|    mult/i_2_17/Z         MUX2_X1 Rise  0.2740  0.0330 0.0090             0.440316 1.06234 1.50266           1       100                    | 
|    mult/out_reg[17]/D    DFF_X1  Rise  0.2730 -0.0010 0.0090    -0.0010           1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[17]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[17]/CK         DFF_X1    Rise  0.1930 0.0210 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0190 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0610        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[13]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_13/S         MUX2_X1 Rise  0.2390 0.0110 0.0160          1.91994                                                  | 
|    mult/i_2_13/Z         MUX2_X1 Rise  0.2730 0.0340 0.0090 0.51372  1.06234 1.57606           1       100                    | 
|    mult/out_reg[13]/D    DFF_X1  Rise  0.2730 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[13]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[13]/CK         DFF_X1    Rise  0.1920 0.0200 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1920 0.1920 | 
| library hold check                        |  0.0190 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0620        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[14]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_14/S         MUX2_X1 Rise  0.2400 0.0120 0.0160          1.91994                                                  | 
|    mult/i_2_14/Z         MUX2_X1 Rise  0.2740 0.0340 0.0090 0.492602 1.06234 1.55494           1       100                    | 
|    mult/out_reg[14]/D    DFF_X1  Rise  0.2740 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[14]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[14]/CK         DFF_X1    Rise  0.1920 0.0200 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1920 0.1920 | 
| library hold check                        |  0.0190 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.2740        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0630        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[18]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_18/S         MUX2_X1 Rise  0.2420 0.0140 0.0160          1.91994                                                  | 
|    mult/i_2_18/Z         MUX2_X1 Rise  0.2750 0.0330 0.0090 0.459773 1.06234 1.52212           1       100                    | 
|    mult/out_reg[18]/D    DFF_X1  Rise  0.2750 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[18]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[18]/CK         DFF_X1    Rise  0.1930 0.0210 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0190 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0630        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[20]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_20/S         MUX2_X1 Rise  0.2430 0.0150 0.0160          1.91994                                                  | 
|    mult/i_2_20/Z         MUX2_X1 Rise  0.2760 0.0330 0.0080 0.252421 1.06234 1.31476           1       100                    | 
|    mult/out_reg[20]/D    DFF_X1  Rise  0.2760 0.0000 0.0080          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[20]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[20]/CK         DFF_X1    Rise  0.1930 0.0210 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0190 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2760        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0640        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[19]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_19/S         MUX2_X1 Rise  0.2430 0.0150 0.0160          1.91994                                                  | 
|    mult/i_2_19/Z         MUX2_X1 Rise  0.2760 0.0330 0.0090 0.439952 1.06234 1.50229           1       100                    | 
|    mult/out_reg[19]/D    DFF_X1  Rise  0.2760 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[19]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[19]/CK         DFF_X1    Rise  0.1930 0.0210 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0190 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2760        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0640        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[24]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_24/S         MUX2_X1 Rise  0.2440 0.0160 0.0160          1.91994                                                  | 
|    mult/i_2_24/Z         MUX2_X1 Rise  0.2770 0.0330 0.0080 0.209939 1.06234 1.27228           1       100                    | 
|    mult/out_reg[24]/D    DFF_X1  Rise  0.2770 0.0000 0.0080          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[24]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[24]/CK         DFF_X1    Rise  0.1940 0.0220 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0190 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0640        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[22]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_22/S         MUX2_X1 Rise  0.2440 0.0160 0.0160          1.91994                                                  | 
|    mult/i_2_22/Z         MUX2_X1 Rise  0.2770 0.0330 0.0080 0.262611 1.06234 1.32495           1       100                    | 
|    mult/out_reg[22]/D    DFF_X1  Rise  0.2770 0.0000 0.0080          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[22]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[22]/CK         DFF_X1    Rise  0.1940 0.0220 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0190 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0640        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[2]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_2/S          MUX2_X1 Rise  0.2330 0.0050 0.0160          1.91994                                                  | 
|    mult/i_2_2/Z          MUX2_X1 Rise  0.2670 0.0340 0.0090 0.482995 1.06234 1.54534           1       100                    | 
|    mult/out_reg[2]/D     DFF_X1  Rise  0.2670 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[2]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[2]/CK          DFF_X1    Rise  0.1830 0.0110 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1830 0.1830 | 
| library hold check                        |  0.0190 0.2020 | 
| data required time                        |  0.2020        | 
|                                           |                | 
| data arrival time                         |  0.2670        | 
| data required time                        | -0.2020        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[21]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_21/S         MUX2_X1 Rise  0.2440 0.0160 0.0160          1.91994                                                  | 
|    mult/i_2_21/Z         MUX2_X1 Rise  0.2770 0.0330 0.0080 0.272817 1.06234 1.33516           1       100                    | 
|    mult/out_reg[21]/D    DFF_X1  Rise  0.2770 0.0000 0.0080          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[21]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[21]/CK         DFF_X1    Rise  0.1930 0.0210 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0190 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[23]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_23/S         MUX2_X1 Rise  0.2440 0.0160 0.0160          1.91994                                                  | 
|    mult/i_2_23/Z         MUX2_X1 Rise  0.2780 0.0340 0.0090 0.490946 1.06234 1.55329           1       100                    | 
|    mult/out_reg[23]/D    DFF_X1  Rise  0.2780 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[23]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[23]/CK         DFF_X1    Rise  0.1940 0.0220 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0190 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2780        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[1]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_1/S          MUX2_X1 Rise  0.2360 0.0080 0.0160          1.91994                                                  | 
|    mult/i_2_1/Z          MUX2_X1 Rise  0.2690 0.0330 0.0080 0.417186 1.06234 1.47953           1       100                    | 
|    mult/out_reg[1]/D     DFF_X1  Rise  0.2690 0.0000 0.0080          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[1]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[1]/CK          DFF_X1    Rise  0.1830 0.0110 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1830 0.1830 | 
| library hold check                        |  0.0190 0.2020 | 
| data required time                        |  0.2020        | 
|                                           |                | 
| data arrival time                         |  0.2690        | 
| data required time                        | -0.2020        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[0]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_0/S          MUX2_X1 Rise  0.2380 0.0100 0.0160          1.91994                                                  | 
|    mult/i_2_0/Z          MUX2_X1 Rise  0.2710 0.0330 0.0090 0.445954 1.06234 1.5083            1       100                    | 
|    mult/out_reg[0]/D     DFF_X1  Rise  0.2710 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[0]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[0]/CK          DFF_X1    Rise  0.1830 0.0110 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1830 0.1830 | 
| library hold check                        |  0.0190 0.2020 | 
| data required time                        |  0.2020        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.2020        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[15]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_15/S         MUX2_X1 Rise  0.2400 0.0120 0.0160          1.91994                                                  | 
|    mult/i_2_15/Z         MUX2_X1 Rise  0.2740 0.0340 0.0090 0.646366 1.06234 1.70871           1       100                    | 
|    mult/out_reg[15]/D    DFF_X1  Rise  0.2740 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[15]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[15]/CK         DFF_X1    Rise  0.1840 0.0120 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0190 0.2030 | 
| data required time                        |  0.2030        | 
|                                           |                | 
| data arrival time                         |  0.2740        | 
| data required time                        | -0.2030        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0710        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[16]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000  0.0000 0.0000             6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000  0.0000                                                                                      | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000  0.0000 0.0000                      12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280  0.0280 0.0160             22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_16/S         MUX2_X1 Rise  0.2410  0.0130 0.0160                      1.91994                                                  | 
|    mult/i_2_16/Z         MUX2_X1 Rise  0.2770  0.0360 0.0100             1.14356  1.06234 2.2059            1       100                    | 
|    mult/out_reg[16]/D    DFF_X1  Rise  0.2750 -0.0020 0.0100    -0.0020           1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[16]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[16]/CK         DFF_X1    Rise  0.1840 0.0120 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0190 0.2030 | 
| data required time                        |  0.2030        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.2030        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0720        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[30]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_30/S         MUX2_X1 Rise  0.2430 0.0150 0.0160          1.91994                                                  | 
|    mult/i_2_30/Z         MUX2_X1 Rise  0.2760 0.0330 0.0090 0.437352 1.06234 1.49969           1       100                    | 
|    mult/out_reg[30]/D    DFF_X1  Rise  0.2760 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[30]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[30]/CK         DFF_X1    Rise  0.1840 0.0120 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0190 0.2030 | 
| data required time                        |  0.2030        | 
|                                           |                | 
| data arrival time                         |  0.2760        | 
| data required time                        | -0.2030        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[28]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_28/S         MUX2_X1 Rise  0.2440 0.0160 0.0160          1.91994                                                  | 
|    mult/i_2_28/Z         MUX2_X1 Rise  0.2770 0.0330 0.0080 0.393745 1.06234 1.45609           1       100                    | 
|    mult/out_reg[28]/D    DFF_X1  Rise  0.2770 0.0000 0.0080          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[28]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[28]/CK         DFF_X1    Rise  0.1850 0.0130 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0190 0.2040 | 
| data required time                        |  0.2040        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.2040        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[26]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_26/S         MUX2_X1 Rise  0.2440 0.0160 0.0160          1.91994                                                  | 
|    mult/i_2_26/Z         MUX2_X1 Rise  0.2770 0.0330 0.0090 0.440366 1.06234 1.50271           1       100                    | 
|    mult/out_reg[26]/D    DFF_X1  Rise  0.2770 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[26]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[26]/CK         DFF_X1    Rise  0.1850 0.0130 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0190 0.2040 | 
| data required time                        |  0.2040        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.2040        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[29]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_29/S         MUX2_X1 Rise  0.2430 0.0150 0.0160          1.91994                                                  | 
|    mult/i_2_29/Z         MUX2_X1 Rise  0.2770 0.0340 0.0090 0.636234 1.06234 1.69858           1       100                    | 
|    mult/out_reg[29]/D    DFF_X1  Rise  0.2770 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[29]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[29]/CK         DFF_X1    Rise  0.1840 0.0120 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0190 0.2030 | 
| data required time                        |  0.2030        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.2030        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[27]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_27/S         MUX2_X1 Rise  0.2440 0.0160 0.0160          1.91994                                                  | 
|    mult/i_2_27/Z         MUX2_X1 Rise  0.2780 0.0340 0.0090 0.583475 1.06234 1.64582           1       100                    | 
|    mult/out_reg[27]/D    DFF_X1  Rise  0.2780 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[27]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[27]/CK         DFF_X1    Rise  0.1850 0.0130 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0190 0.2040 | 
| data required time                        |  0.2040        | 
|                                           |                | 
| data arrival time                         |  0.2780        | 
| data required time                        | -0.2040        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[25]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                      Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16 Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16 Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_25/S         MUX2_X1 Rise  0.2440 0.0160 0.0160          1.91994                                                  | 
|    mult/i_2_25/Z         MUX2_X1 Rise  0.2780 0.0340 0.0090 0.520822 1.06234 1.58316           1       100                    | 
|    mult/out_reg[25]/D    DFF_X1  Rise  0.2780 0.0000 0.0090          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[25]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[25]/CK         DFF_X1    Rise  0.1850 0.0130 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0190 0.2040 | 
| data required time                        |  0.2040        | 
|                                           |                | 
| data arrival time                         |  0.2780        | 
| data required time                        | -0.2040        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[31]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_32/A2        AOI222_X1 Rise  0.2400 0.0120 0.0160          1.69526                                                  | 
|    mult/i_2_32/ZN        AOI222_X1 Fall  0.2580 0.0180 0.0080 0.300443 1.5292  1.82964           1       100                    | 
|    mult/i_2_31/A1        NAND2_X1  Fall  0.2580 0.0000 0.0080          1.5292                                                   | 
|    mult/i_2_31/ZN        NAND2_X1  Rise  0.2710 0.0130 0.0080 0.349456 1.06234 1.4118            1       100                    | 
|    mult/out_reg[31]/D    DFF_X1    Rise  0.2710 0.0000 0.0080          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[31]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[31]/CK         DFF_X1    Rise  0.1730 0.0010 0.0640                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1730 0.1730 | 
| library hold check                        |  0.0200 0.1930 | 
| data required time                        |  0.1930        | 
|                                           |                | 
| data arrival time                         |  0.2710        | 
| data required time                        | -0.1930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[59]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000  0.0000 0.0000             6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000  0.0000                                                                                      | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000  0.0000 0.0000                      12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280  0.0280 0.0160             22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380  0.0100 0.0160                      6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690  0.0310 0.0200             21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_89/A2        AOI222_X1 Fall  0.2710  0.0020 0.0200                      1.39906                                                  | 
|    mult/i_2_89/ZN        AOI222_X1 Rise  0.3090  0.0380 0.0220             0.487046 1.54936 2.03641           1       100                    | 
|    mult/i_2_88/A         INV_X1    Rise  0.3070 -0.0020 0.0220    -0.0020           1.70023                                                  | 
|    mult/i_2_88/ZN        INV_X1    Fall  0.3150  0.0080 0.0060             0.325404 1.06234 1.38775           1       100                    | 
|    mult/out_reg[59]/D    DFF_X1    Fall  0.3150  0.0000 0.0060                      1.06234                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[59]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[59]/CK         DFF_X1    Rise  0.1890 0.0170 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0110 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.2000        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[58]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_87/A2        AOI222_X1 Fall  0.2720 0.0030 0.0200          1.39906                                                  | 
|    mult/i_2_87/ZN        AOI222_X1 Rise  0.3100 0.0380 0.0220 0.462891 1.54936 2.01225           1       100                    | 
|    mult/i_2_86/A         INV_X1    Rise  0.3100 0.0000 0.0220          1.70023                                                  | 
|    mult/i_2_86/ZN        INV_X1    Fall  0.3180 0.0080 0.0060 0.163236 1.06234 1.22558           1       100                    | 
|    mult/out_reg[58]/D    DFF_X1    Fall  0.3180 0.0000 0.0060          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[58]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[58]/CK         DFF_X1    Rise  0.1900 0.0180 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0110 0.2010 | 
| data required time                        |  0.2010        | 
|                                           |                | 
| data arrival time                         |  0.3180        | 
| data required time                        | -0.2010        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1170        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[61]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    reset                          Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                       Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16  Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16  Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4  Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4  Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_99/A2        NAND2_X1 Fall  0.2690 0.0000 0.0200          1.50228                                                  | 
|    mult/i_2_99/ZN        NAND2_X1 Rise  0.2960 0.0270 0.0140 0.723613 3.05839 3.78201           2       100                    | 
|    mult/i_2_92/A1        NAND2_X1 Rise  0.2960 0.0000 0.0140          1.59903                                                  | 
|    mult/i_2_92/ZN        NAND2_X1 Fall  0.3090 0.0130 0.0060 0.270314 1.06234 1.33266           1       100                    | 
|    mult/out_reg[61]/D    DFF_X1   Fall  0.3090 0.0000 0.0060          1.06234                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[61]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[61]/CK         DFF_X1    Rise  0.1790 0.0070 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1790 0.1790 | 
| library hold check                        |  0.0110 0.1900 | 
| data required time                        |  0.1900        | 
|                                           |                | 
| data arrival time                         |  0.3090        | 
| data required time                        | -0.1900        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1190        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[57]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_85/A2        AOI222_X1 Fall  0.2710 0.0020 0.0200          1.39906                                                  | 
|    mult/i_2_85/ZN        AOI222_X1 Rise  0.3080 0.0370 0.0210 0.403074 1.54936 1.95243           1       100                    | 
|    mult/i_2_84/A         INV_X1    Rise  0.3080 0.0000 0.0210          1.70023                                                  | 
|    mult/i_2_84/ZN        INV_X1    Fall  0.3160 0.0080 0.0060 0.142098 1.06234 1.20444           1       100                    | 
|    mult/out_reg[57]/D    DFF_X1    Fall  0.3160 0.0000 0.0060          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[57]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[57]/CK         DFF_X1    Rise  0.1850 0.0130 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0110 0.1960 | 
| data required time                        |  0.1960        | 
|                                           |                | 
| data arrival time                         |  0.3160        | 
| data required time                        | -0.1960        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[53]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_77/A2        AOI222_X1 Fall  0.2730 0.0040 0.0200          1.39906                                                  | 
|    mult/i_2_77/ZN        AOI222_X1 Rise  0.3100 0.0370 0.0210 0.294409 1.54936 1.84377           1       100                    | 
|    mult/i_2_76/A         INV_X1    Rise  0.3100 0.0000 0.0210          1.70023                                                  | 
|    mult/i_2_76/ZN        INV_X1    Fall  0.3180 0.0080 0.0060 0.196187 1.06234 1.25853           1       100                    | 
|    mult/out_reg[53]/D    DFF_X1    Fall  0.3180 0.0000 0.0060          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[53]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[53]/CK         DFF_X1    Rise  0.1870 0.0150 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1870 0.1870 | 
| library hold check                        |  0.0110 0.1980 | 
| data required time                        |  0.1980        | 
|                                           |                | 
| data arrival time                         |  0.3180        | 
| data required time                        | -0.1980        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[55]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_81/A2        AOI222_X1 Fall  0.2730 0.0040 0.0200          1.39906                                                  | 
|    mult/i_2_81/ZN        AOI222_X1 Rise  0.3110 0.0380 0.0220 0.491429 1.54936 2.04079           1       100                    | 
|    mult/i_2_80/A         INV_X1    Rise  0.3110 0.0000 0.0220          1.70023                                                  | 
|    mult/i_2_80/ZN        INV_X1    Fall  0.3190 0.0080 0.0060 0.298674 1.06234 1.36102           1       100                    | 
|    mult/out_reg[55]/D    DFF_X1    Fall  0.3190 0.0000 0.0060          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[55]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[55]/CK         DFF_X1    Rise  0.1870 0.0150 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1870 0.1870 | 
| library hold check                        |  0.0110 0.1980 | 
| data required time                        |  0.1980        | 
|                                           |                | 
| data arrival time                         |  0.3190        | 
| data required time                        | -0.1980        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1210        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[63]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    reset                          Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                       Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16  Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16  Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4  Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4  Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_99/A2        NAND2_X1 Fall  0.2690 0.0000 0.0200          1.50228                                                  | 
|    mult/i_2_99/ZN        NAND2_X1 Rise  0.2960 0.0270 0.0140 0.723613 3.05839 3.78201           2       100                    | 
|    mult/i_2_94/A1        NAND2_X1 Rise  0.2960 0.0000 0.0140          1.59903                                                  | 
|    mult/i_2_94/ZN        NAND2_X1 Fall  0.3090 0.0130 0.0060 0.273248 1.06234 1.33559           1       100                    | 
|    mult/out_reg[63]/D    DFF_X1   Fall  0.3090 0.0000 0.0060          1.06234                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[63]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[63]/CK         DFF_X1    Rise  0.1760 0.0040 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1760 0.1760 | 
| library hold check                        |  0.0110 0.1870 | 
| data required time                        |  0.1870        | 
|                                           |                | 
| data arrival time                         |  0.3090        | 
| data required time                        | -0.1870        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1220        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[52]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_75/A2        AOI222_X1 Fall  0.2740 0.0050 0.0210          1.39906                                                  | 
|    mult/i_2_75/ZN        AOI222_X1 Rise  0.3110 0.0370 0.0210 0.222975 1.54936 1.77234           1       100                    | 
|    mult/i_2_74/A         INV_X1    Rise  0.3110 0.0000 0.0210          1.70023                                                  | 
|    mult/i_2_74/ZN        INV_X1    Fall  0.3190 0.0080 0.0060 0.344798 1.06234 1.40714           1       100                    | 
|    mult/out_reg[52]/D    DFF_X1    Fall  0.3190 0.0000 0.0060          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[52]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[52]/CK         DFF_X1    Rise  0.1860 0.0140 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0110 0.1970 | 
| data required time                        |  0.1970        | 
|                                           |                | 
| data arrival time                         |  0.3190        | 
| data required time                        | -0.1970        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1220        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[56]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_83/A2        AOI222_X1 Fall  0.2730 0.0040 0.0200          1.39906                                                  | 
|    mult/i_2_83/ZN        AOI222_X1 Rise  0.3110 0.0380 0.0220 0.562697 1.54936 2.11206           1       100                    | 
|    mult/i_2_82/A         INV_X1    Rise  0.3110 0.0000 0.0220          1.70023                                                  | 
|    mult/i_2_82/ZN        INV_X1    Fall  0.3200 0.0090 0.0070 0.65869  1.06234 1.72103           1       100                    | 
|    mult/out_reg[56]/D    DFF_X1    Fall  0.3200 0.0000 0.0070          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[56]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[56]/CK         DFF_X1    Rise  0.1870 0.0150 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1870 0.1870 | 
| library hold check                        |  0.0110 0.1980 | 
| data required time                        |  0.1980        | 
|                                           |                | 
| data arrival time                         |  0.3200        | 
| data required time                        | -0.1980        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1220        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[47]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_65/A2        AOI222_X1 Fall  0.2760 0.0070 0.0220          1.39906                                                  | 
|    mult/i_2_65/ZN        AOI222_X1 Rise  0.3130 0.0370 0.0210 0.223091 1.54936 1.77245           1       100                    | 
|    mult/i_2_64/A         INV_X1    Rise  0.3130 0.0000 0.0210          1.70023                                                  | 
|    mult/i_2_64/ZN        INV_X1    Fall  0.3210 0.0080 0.0060 0.271738 1.06234 1.33408           1       100                    | 
|    mult/out_reg[47]/D    DFF_X1    Fall  0.3210 0.0000 0.0060          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[47]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[47]/CK         DFF_X1    Rise  0.1880 0.0160 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0110 0.1990 | 
| data required time                        |  0.1990        | 
|                                           |                | 
| data arrival time                         |  0.3210        | 
| data required time                        | -0.1990        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1220        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[60]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_91/A2        AOI222_X1 Fall  0.2700 0.0010 0.0200          1.39906                                                  | 
|    mult/i_2_91/ZN        AOI222_X1 Rise  0.3070 0.0370 0.0210 0.380571 1.54936 1.92993           1       100                    | 
|    mult/i_2_90/A         INV_X1    Rise  0.3070 0.0000 0.0210          1.70023                                                  | 
|    mult/i_2_90/ZN        INV_X1    Fall  0.3160 0.0090 0.0060 0.464584 1.06234 1.52693           1       100                    | 
|    mult/out_reg[60]/D    DFF_X1    Fall  0.3160 0.0000 0.0060          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[60]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[60]/CK         DFF_X1    Rise  0.1820 0.0100 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1820 0.1820 | 
| library hold check                        |  0.0110 0.1930 | 
| data required time                        |  0.1930        | 
|                                           |                | 
| data arrival time                         |  0.3160        | 
| data required time                        | -0.1930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1230        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[54]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_79/A2        AOI222_X1 Fall  0.2730 0.0040 0.0200          1.39906                                                  | 
|    mult/i_2_79/ZN        AOI222_X1 Rise  0.3120 0.0390 0.0230 0.785926 1.54936 2.33529           1       100                    | 
|    mult/i_2_78/A         INV_X1    Rise  0.3120 0.0000 0.0230          1.70023                                                  | 
|    mult/i_2_78/ZN        INV_X1    Fall  0.3210 0.0090 0.0070 0.356467 1.06234 1.41881           1       100                    | 
|    mult/out_reg[54]/D    DFF_X1    Fall  0.3210 0.0000 0.0070          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[54]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[54]/CK         DFF_X1    Rise  0.1870 0.0150 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1870 0.1870 | 
| library hold check                        |  0.0110 0.1980 | 
| data required time                        |  0.1980        | 
|                                           |                | 
| data arrival time                         |  0.3210        | 
| data required time                        | -0.1980        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1230        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[51]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_73/A2        AOI222_X1 Fall  0.2740 0.0050 0.0210          1.39906                                                  | 
|    mult/i_2_73/ZN        AOI222_X1 Rise  0.3130 0.0390 0.0220 0.55625  1.54936 2.10561           1       100                    | 
|    mult/i_2_72/A         INV_X1    Rise  0.3130 0.0000 0.0220          1.70023                                                  | 
|    mult/i_2_72/ZN        INV_X1    Fall  0.3210 0.0080 0.0060 0.31416  1.06234 1.3765            1       100                    | 
|    mult/out_reg[51]/D    DFF_X1    Fall  0.3210 0.0000 0.0060          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[51]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[51]/CK         DFF_X1    Rise  0.1870 0.0150 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1870 0.1870 | 
| library hold check                        |  0.0110 0.1980 | 
| data required time                        |  0.1980        | 
|                                           |                | 
| data arrival time                         |  0.3210        | 
| data required time                        | -0.1980        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1230        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[49]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_69/A2        AOI222_X1 Fall  0.2760 0.0070 0.0210          1.39906                                                  | 
|    mult/i_2_69/ZN        AOI222_X1 Rise  0.3130 0.0370 0.0210 0.321606 1.54936 1.87097           1       100                    | 
|    mult/i_2_68/A         INV_X1    Rise  0.3130 0.0000 0.0210          1.70023                                                  | 
|    mult/i_2_68/ZN        INV_X1    Fall  0.3220 0.0090 0.0060 0.425565 1.06234 1.48791           1       100                    | 
|    mult/out_reg[49]/D    DFF_X1    Fall  0.3220 0.0000 0.0060          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[49]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[49]/CK         DFF_X1    Rise  0.1880 0.0160 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0110 0.1990 | 
| data required time                        |  0.1990        | 
|                                           |                | 
| data arrival time                         |  0.3220        | 
| data required time                        | -0.1990        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1230        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[48]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_67/A2        AOI222_X1 Fall  0.2760 0.0070 0.0210          1.39906                                                  | 
|    mult/i_2_67/ZN        AOI222_X1 Rise  0.3140 0.0380 0.0210 0.346583 1.54936 1.89594           1       100                    | 
|    mult/i_2_66/A         INV_X1    Rise  0.3140 0.0000 0.0210          1.70023                                                  | 
|    mult/i_2_66/ZN        INV_X1    Fall  0.3220 0.0080 0.0060 0.227597 1.06234 1.28994           1       100                    | 
|    mult/out_reg[48]/D    DFF_X1    Fall  0.3220 0.0000 0.0060          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[48]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[48]/CK         DFF_X1    Rise  0.1880 0.0160 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0110 0.1990 | 
| data required time                        |  0.1990        | 
|                                           |                | 
| data arrival time                         |  0.3220        | 
| data required time                        | -0.1990        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1230        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[40]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_51/A2        AOI222_X1 Fall  0.2770 0.0080 0.0220          1.39906                                                  | 
|    mult/i_2_51/ZN        AOI222_X1 Rise  0.3150 0.0380 0.0210 0.337535 1.54936 1.8869            1       100                    | 
|    mult/i_2_50/A         INV_X1    Rise  0.3150 0.0000 0.0210          1.70023                                                  | 
|    mult/i_2_50/ZN        INV_X1    Fall  0.3230 0.0080 0.0060 0.274872 1.06234 1.33721           1       100                    | 
|    mult/out_reg[40]/D    DFF_X1    Fall  0.3230 0.0000 0.0060          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[40]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[40]/CK         DFF_X1    Rise  0.1890 0.0170 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0110 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data arrival time                         |  0.3230        | 
| data required time                        | -0.2000        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1230        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[50]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_71/A2        AOI222_X1 Fall  0.2750 0.0060 0.0210          1.39906                                                  | 
|    mult/i_2_71/ZN        AOI222_X1 Rise  0.3140 0.0390 0.0230 0.65521  1.54936 2.20457           1       100                    | 
|    mult/i_2_70/A         INV_X1    Rise  0.3140 0.0000 0.0230          1.70023                                                  | 
|    mult/i_2_70/ZN        INV_X1    Fall  0.3220 0.0080 0.0070 0.299973 1.06234 1.36232           1       100                    | 
|    mult/out_reg[50]/D    DFF_X1    Fall  0.3220 0.0000 0.0070          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[50]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[50]/CK         DFF_X1    Rise  0.1870 0.0150 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1870 0.1870 | 
| library hold check                        |  0.0110 0.1980 | 
| data required time                        |  0.1980        | 
|                                           |                | 
| data arrival time                         |  0.3220        | 
| data required time                        | -0.1980        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1240        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[44]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_59/A2        AOI222_X1 Fall  0.2770 0.0080 0.0220          1.39906                                                  | 
|    mult/i_2_59/ZN        AOI222_X1 Rise  0.3160 0.0390 0.0220 0.577502 1.54936 2.12686           1       100                    | 
|    mult/i_2_58/A         INV_X1    Rise  0.3160 0.0000 0.0220          1.70023                                                  | 
|    mult/i_2_58/ZN        INV_X1    Fall  0.3240 0.0080 0.0060 0.255252 1.06234 1.31759           1       100                    | 
|    mult/out_reg[44]/D    DFF_X1    Fall  0.3240 0.0000 0.0060          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[44]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[44]/CK         DFF_X1    Rise  0.1890 0.0170 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0110 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data arrival time                         |  0.3240        | 
| data required time                        | -0.2000        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1240        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[46]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_63/A2        AOI222_X1 Fall  0.2760 0.0070 0.0220          1.39906                                                  | 
|    mult/i_2_63/ZN        AOI222_X1 Rise  0.3160 0.0400 0.0230 0.680748 1.54936 2.23011           1       100                    | 
|    mult/i_2_62/A         INV_X1    Rise  0.3160 0.0000 0.0230          1.70023                                                  | 
|    mult/i_2_62/ZN        INV_X1    Fall  0.3240 0.0080 0.0070 0.250656 1.06234 1.313             1       100                    | 
|    mult/out_reg[46]/D    DFF_X1    Fall  0.3240 0.0000 0.0070          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[46]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[46]/CK         DFF_X1    Rise  0.1880 0.0160 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1880 0.1880 | 
| library hold check                        |  0.0110 0.1990 | 
| data required time                        |  0.1990        | 
|                                           |                | 
| data arrival time                         |  0.3240        | 
| data required time                        | -0.1990        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1250        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[45]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_61/A2        AOI222_X1 Fall  0.2770 0.0080 0.0220          1.39906                                                  | 
|    mult/i_2_61/ZN        AOI222_X1 Rise  0.3170 0.0400 0.0230 0.713811 1.54936 2.26317           1       100                    | 
|    mult/i_2_60/A         INV_X1    Rise  0.3170 0.0000 0.0230          1.70023                                                  | 
|    mult/i_2_60/ZN        INV_X1    Fall  0.3250 0.0080 0.0070 0.218718 1.06234 1.28106           1       100                    | 
|    mult/out_reg[45]/D    DFF_X1    Fall  0.3250 0.0000 0.0070          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[45]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[45]/CK         DFF_X1    Rise  0.1890 0.0170 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0110 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data arrival time                         |  0.3250        | 
| data required time                        | -0.2000        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1250        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[42]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_55/A2        AOI222_X1 Fall  0.2770 0.0080 0.0220          1.39906                                                  | 
|    mult/i_2_55/ZN        AOI222_X1 Rise  0.3180 0.0410 0.0230 0.826069 1.54936 2.37543           1       100                    | 
|    mult/i_2_54/A         INV_X1    Rise  0.3180 0.0000 0.0230          1.70023                                                  | 
|    mult/i_2_54/ZN        INV_X1    Fall  0.3260 0.0080 0.0070 0.279986 1.06234 1.34233           1       100                    | 
|    mult/out_reg[42]/D    DFF_X1    Fall  0.3260 0.0000 0.0070          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[42]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[42]/CK         DFF_X1    Rise  0.1890 0.0170 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0110 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data arrival time                         |  0.3260        | 
| data required time                        | -0.2000        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1260        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[43]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_57/A2        AOI222_X1 Fall  0.2770 0.0080 0.0220          1.39906                                                  | 
|    mult/i_2_57/ZN        AOI222_X1 Rise  0.3180 0.0410 0.0240 0.977812 1.54936 2.52717           1       100                    | 
|    mult/i_2_56/A         INV_X1    Rise  0.3180 0.0000 0.0240          1.70023                                                  | 
|    mult/i_2_56/ZN        INV_X1    Fall  0.3270 0.0090 0.0070 0.342831 1.06234 1.40517           1       100                    | 
|    mult/out_reg[43]/D    DFF_X1    Fall  0.3270 0.0000 0.0070          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[43]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[43]/CK         DFF_X1    Rise  0.1890 0.0170 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0110 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data arrival time                         |  0.3270        | 
| data required time                        | -0.2000        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1270        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[41]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_53/A2        AOI222_X1 Fall  0.2770 0.0080 0.0220          1.39906                                                  | 
|    mult/i_2_53/ZN        AOI222_X1 Rise  0.3160 0.0390 0.0220 0.457149 1.54936 2.00651           1       100                    | 
|    mult/i_2_52/A         INV_X1    Rise  0.3160 0.0000 0.0220          1.70023                                                  | 
|    mult/i_2_52/ZN        INV_X1    Fall  0.3270 0.0110 0.0080 1.45348  1.06234 2.51582           1       100                    | 
|    mult/out_reg[41]/D    DFF_X1    Fall  0.3270 0.0000 0.0080          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[41]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[41]/CK         DFF_X1    Rise  0.1890 0.0170 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0110 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data arrival time                         |  0.3270        | 
| data required time                        | -0.2000        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1270        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[33]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_37/A2        AOI222_X1 Fall  0.2700 0.0010 0.0200          1.39906                                                  | 
|    mult/i_2_37/ZN        AOI222_X1 Rise  0.3060 0.0360 0.0200 0.156862 1.54936 1.70622           1       100                    | 
|    mult/i_2_36/A         INV_X1    Rise  0.3060 0.0000 0.0200          1.70023                                                  | 
|    mult/i_2_36/ZN        INV_X1    Fall  0.3150 0.0090 0.0060 0.634092 1.06234 1.69643           1       100                    | 
|    mult/out_reg[33]/D    DFF_X1    Fall  0.3150 0.0000 0.0060          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[33]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[33]/CK         DFF_X1    Rise  0.1760 0.0040 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1760 0.1760 | 
| library hold check                        |  0.0110 0.1870 | 
| data required time                        |  0.1870        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.1870        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1280        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[35]/D 
  
 Path Start Point : mult/out_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    mult/out_reg[36]/CK         DFF_X1    Rise  0.1630 0.0010 0.0610          0.949653                                    F             | 
|    mult/out_reg[36]/Q          DFF_X1    Rise  0.2850 0.1220 0.0290 1.68438  9.59635  11.2807           5       100      F             | 
|    mult/i_2_41/A1              AOI222_X1 Rise  0.2850 0.0000 0.0290          1.63668                                                   | 
|    mult/i_2_41/ZN              AOI222_X1 Fall  0.3050 0.0200 0.0110 0.377541 1.54936  1.9269            1       100                    | 
|    mult/i_2_40/A               INV_X1    Fall  0.3050 0.0000 0.0110          1.54936                                                   | 
|    mult/i_2_40/ZN              INV_X1    Rise  0.3170 0.0120 0.0070 0.234848 1.06234  1.29719           1       100                    | 
|    mult/out_reg[35]/D          DFF_X1    Rise  0.3170 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[35]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[35]/CK         DFF_X1    Rise  0.1730 0.0010 0.0640                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1730 0.1730 | 
| library hold check                        |  0.0200 0.1930 | 
| data required time                        |  0.1930        | 
|                                           |                | 
| data arrival time                         |  0.3170        | 
| data required time                        | -0.1930        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1290        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[34]/D 
  
 Path Start Point : mult/out_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    mult/out_reg[35]/CK         DFF_X1    Rise  0.1630 0.0010 0.0610          0.949653                                    F             | 
|    mult/out_reg[35]/Q          DFF_X1    Rise  0.2840 0.1210 0.0270 1.15843  9.53987  10.6983           5       100      F             | 
|    mult/i_2_39/A1              AOI222_X1 Rise  0.2840 0.0000 0.0270          1.63668                                                   | 
|    mult/i_2_39/ZN              AOI222_X1 Fall  0.3040 0.0200 0.0110 0.310499 1.54936  1.85986           1       100                    | 
|    mult/i_2_38/A               INV_X1    Fall  0.3040 0.0000 0.0110          1.54936                                                   | 
|    mult/i_2_38/ZN              INV_X1    Rise  0.3170 0.0130 0.0070 0.431329 1.06234  1.49367           1       100                    | 
|    mult/out_reg[34]/D          DFF_X1    Rise  0.3170 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[34]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[34]/CK         DFF_X1    Rise  0.1730 0.0010 0.0640                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1730 0.1730 | 
| library hold check                        |  0.0200 0.1930 | 
| data required time                        |  0.1930        | 
|                                           |                | 
| data arrival time                         |  0.3170        | 
| data required time                        | -0.1930        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1290        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[38]/D 
  
 Path Start Point : mult/out_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    mult/out_reg[39]/CK         DFF_X1    Rise  0.1630 0.0010 0.0610          0.949653                                    F             | 
|    mult/out_reg[39]/Q          DFF_X1    Rise  0.2860 0.1230 0.0300 2.39379  9.53987  11.9337           5       100      F             | 
|    mult/i_2_47/A1              AOI222_X1 Rise  0.2860 0.0000 0.0300          1.63668                                                   | 
|    mult/i_2_47/ZN              AOI222_X1 Fall  0.3060 0.0200 0.0110 0.253494 1.54936  1.80285           1       100                    | 
|    mult/i_2_46/A               INV_X1    Fall  0.3060 0.0000 0.0110          1.54936                                                   | 
|    mult/i_2_46/ZN              INV_X1    Rise  0.3180 0.0120 0.0070 0.182815 1.06234  1.24516           1       100                    | 
|    mult/out_reg[38]/D          DFF_X1    Rise  0.3180 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[38]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[38]/CK         DFF_X1    Rise  0.1730 0.0010 0.0640                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1730 0.1730 | 
| library hold check                        |  0.0200 0.1930 | 
| data required time                        |  0.1930        | 
|                                           |                | 
| data arrival time                         |  0.3180        | 
| data required time                        | -0.1930        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1300        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[37]/D 
  
 Path Start Point : mult/out_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    mult/out_reg[38]/CK         DFF_X1    Rise  0.1630 0.0010 0.0610          0.949653                                    F             | 
|    mult/out_reg[38]/Q          DFF_X1    Rise  0.2850 0.1220 0.0280 1.52853  9.59635  11.1249           5       100      F             | 
|    mult/i_2_45/A1              AOI222_X1 Rise  0.2850 0.0000 0.0280          1.63668                                                   | 
|    mult/i_2_45/ZN              AOI222_X1 Fall  0.3060 0.0210 0.0120 0.612511 1.54936  2.16187           1       100                    | 
|    mult/i_2_44/A               INV_X1    Fall  0.3060 0.0000 0.0120          1.54936                                                   | 
|    mult/i_2_44/ZN              INV_X1    Rise  0.3190 0.0130 0.0070 0.269749 1.06234  1.33209           1       100                    | 
|    mult/out_reg[37]/D          DFF_X1    Rise  0.3190 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[37]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[37]/CK         DFF_X1    Rise  0.1730 0.0010 0.0640                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1730 0.1730 | 
| library hold check                        |  0.0200 0.1930 | 
| data required time                        |  0.1930        | 
|                                           |                | 
| data arrival time                         |  0.3190        | 
| data required time                        | -0.1930        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1310        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[32]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_35/A2        AOI222_X1 Fall  0.2700 0.0010 0.0200          1.39906                                                  | 
|    mult/i_2_35/ZN        AOI222_X1 Rise  0.3080 0.0380 0.0220 0.57489  1.54936 2.12425           1       100                    | 
|    mult/i_2_34/A         INV_X1    Rise  0.3080 0.0000 0.0220          1.70023                                                  | 
|    mult/i_2_34/ZN        INV_X1    Fall  0.3170 0.0090 0.0070 0.388626 1.06234 1.45097           1       100                    | 
|    mult/out_reg[32]/D    DFF_X1    Fall  0.3170 0.0000 0.0070          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[32]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[32]/CK         DFF_X1    Rise  0.1740 0.0020 0.0650                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1740 0.1740 | 
| library hold check                        |  0.0110 0.1850 | 
| data required time                        |  0.1850        | 
|                                           |                | 
| data arrival time                         |  0.3170        | 
| data required time                        | -0.1850        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1320        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[36]/D 
  
 Path Start Point : mult/out_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 1.25089  5.81013  7.06102           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0150 0.0150 0.0060 0.958598 5.70005  6.65865           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0150 0.0000                                                                           | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0150 0.0000 0.0060          6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0230 0.0080 0.0040 4.42577  5.70005  10.1258           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0370 0.0120 0.0090 6.72615  2.91637  9.64253           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0380 0.0010 0.0090          1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0740 0.0360 0.0130 5.41368  5.70005  11.1137           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0760 0.0020 0.0130          6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1010 0.0250 0.0160 4.06628  50.6202  54.6865           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1020 0.0010 0.0160          5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1620 0.0600 0.0610 36.8856  54.8122  91.6978           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    mult/out_reg[37]/CK         DFF_X1    Rise  0.1630 0.0010 0.0610          0.949653                                    F             | 
|    mult/out_reg[37]/Q          DFF_X1    Rise  0.2860 0.1230 0.0290 2.08345  9.53987  11.6233           5       100      F             | 
|    mult/i_2_43/A1              AOI222_X1 Rise  0.2860 0.0000 0.0290          1.63668                                                   | 
|    mult/i_2_43/ZN              AOI222_X1 Fall  0.3070 0.0210 0.0120 0.649531 1.54936  2.19889           1       100                    | 
|    mult/i_2_42/A               INV_X1    Fall  0.3070 0.0000 0.0120          1.54936                                                   | 
|    mult/i_2_42/ZN              INV_X1    Rise  0.3210 0.0140 0.0080 0.538362 1.06234  1.6007            1       100                    | 
|    mult/out_reg[36]/D          DFF_X1    Rise  0.3210 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[36]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[36]/CK         DFF_X1    Rise  0.1730 0.0010 0.0640                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1730 0.1730 | 
| library hold check                        |  0.0200 0.1930 | 
| data required time                        |  0.1930        | 
|                                           |                | 
| data arrival time                         |  0.3210        | 
| data required time                        | -0.1930        | 
| pessimism                                 |  0.0050        | 
|                                           |                | 
| slack                                     |  0.1330        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[39]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    reset                           Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                        Rise  0.2000 0.0000                                                                          | 
|    mult/CLOCK_slh__c50/A BUF_X16   Rise  0.2000 0.0000 0.0000          12.4108                                                  | 
|    mult/CLOCK_slh__c50/Z BUF_X16   Rise  0.2280 0.0280 0.0160 22.0285  65.2721 87.3006           34      100                    | 
|    mult/i_2_100/A2       NOR2_X4   Rise  0.2380 0.0100 0.0160          6.68337                                                  | 
|    mult/i_2_100/ZN       NOR2_X4   Fall  0.2690 0.0310 0.0200 21.6108  43.5774 65.1882           31      100                    | 
|    mult/i_2_49/A2        AOI222_X1 Fall  0.2770 0.0080 0.0220          1.39906                                                  | 
|    mult/i_2_49/ZN        AOI222_X1 Rise  0.3150 0.0380 0.0210 0.31645  1.54936 1.86581           1       100                    | 
|    mult/i_2_48/A         INV_X1    Rise  0.3150 0.0000 0.0210          1.70023                                                  | 
|    mult/i_2_48/ZN        INV_X1    Fall  0.3230 0.0080 0.0060 0.318392 1.06234 1.38073           1       100                    | 
|    mult/out_reg[39]/D    DFF_X1    Fall  0.3230 0.0000 0.0060          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[39]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Rise  0.0160 0.0160 0.0060             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Rise  0.0160 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Fall  0.0250 0.0080 0.0050             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Fall  0.0270 0.0020 0.0050                      5.70005                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Rise  0.0390 0.0120 0.0090             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Rise  0.0410 0.0020 0.0090    0.0010            1.42116                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Rise  0.0770 0.0360 0.0140             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Rise  0.0800 0.0030 0.0140    0.0010            6.25843                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Fall  0.1060 0.0260 0.0180             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/CTS_L6_c_tid1_13/A     INV_X4    Fall  0.1080 0.0020 0.0180                      5.70005                                     F             | 
|    mult/CTS_L6_c_tid1_13/ZN    INV_X4    Rise  0.1720 0.0640 0.0640             36.8856  60.7778  97.6634           64      100      F    K        | 
|    mult/out_reg[39]/CK         DFF_X1    Rise  0.1730 0.0010 0.0640                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1730 0.1730 | 
| library hold check                        |  0.0110 0.1840 | 
| data required time                        |  0.1840        | 
|                                           |                | 
| data arrival time                         |  0.3230        | 
| data required time                        | -0.1840        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1390        | 
--------------------------------------------------------------


 Timing Path to mult/clk_gate_m_reg/E 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/clk_gate_m_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    reset                               Rise  0.2000 0.0000 0.0000 6.92337  14.8681 21.7915           4       100      c             | 
|    mult/rst                            Rise  0.2000 0.0000                                                                          | 
|    mult/clk_gate_m_reg/E CLKGATETST_X1 Rise  0.2000 0.0000 0.0000          0.87798                                    FA            | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/clk_gate_m_reg/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             1.25089  6.58518 7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                    F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8        Rise  0.0160 0.0160 0.0060             0.958598 6.25843 7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                      Rise  0.0160 0.0000                                                                                      | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4        Rise  0.0170 0.0010 0.0060    0.0010            6.25843                                    F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4        Fall  0.0250 0.0080 0.0050             4.42577  6.25843 10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4        Fall  0.0270 0.0020 0.0050                      5.70005                                    F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4        Rise  0.0390 0.0120 0.0090             6.72615  3.23336 9.95951           2       100      F    K        | 
|    mult/clk_gate_m_reg/CK      CLKGATETST_X1 Rise  0.0420 0.0030 0.0090    0.0010            1.8122                                     FA            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0420 0.0420 | 
| library hold check                        | -0.0070 0.0350 | 
| data required time                        |  0.0350        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.0350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1650        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[1]/D 
  
 Path Start Point : inputB[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    inputB[1]                Rise  0.2000 0.0000 0.0000 2.1262   1.06234 3.18854           1       100      c             | 
|    regB/inp[1]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[1]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[1]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/out_reg[1]/CK          DFF_X1    Rise  1.7120 0.0040 0.0330    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2120  1.7120 | 
| library hold check                        |  0.0120  1.7240 | 
| source clock cycle shift                  | -3.0000 -1.2760 | 
| data required time                        | -1.2760         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2760         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4760         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[14]/D 
  
 Path Start Point : inputB[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[14]                Rise  0.2000 0.0000 0.0000 1.3225   1.06234 2.38484           1       100      c             | 
|    regB/inp[14]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[14]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[14]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/out_reg[14]/CK         DFF_X1    Rise  1.7120 0.0040 0.0330    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2120  1.7120 | 
| library hold check                        |  0.0120  1.7240 | 
| source clock cycle shift                  | -3.0000 -1.2760 | 
| data required time                        | -1.2760         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2760         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4760         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[0]/D 
  
 Path Start Point : inputB[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    inputB[0]                Rise  0.2000 0.0000 0.0000 1.32666  1.06234 2.389             1       100      c             | 
|    regB/inp[0]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[0]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[0]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/out_reg[0]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2110  1.7110 | 
| library hold check                        |  0.0120  1.7230 | 
| source clock cycle shift                  | -3.0000 -1.2770 | 
| data required time                        | -1.2770         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2770         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4770         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[4]/D 
  
 Path Start Point : inputB[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    inputB[4]                Rise  0.2000 0.0000 0.0000 0.795806 1.06234 1.85815           1       100      c             | 
|    regB/inp[4]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[4]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[4]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/out_reg[4]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2110  1.7110 | 
| library hold check                        |  0.0120  1.7230 | 
| source clock cycle shift                  | -3.0000 -1.2770 | 
| data required time                        | -1.2770         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2770         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4770         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[5]/D 
  
 Path Start Point : inputB[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    inputB[5]                Rise  0.2000 0.0000 0.0000 0.548773 1.06234 1.61111           1       100      c             | 
|    regB/inp[5]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[5]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[5]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/out_reg[5]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2110  1.7110 | 
| library hold check                        |  0.0120  1.7230 | 
| source clock cycle shift                  | -3.0000 -1.2770 | 
| data required time                        | -1.2770         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2770         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4770         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[6]/D 
  
 Path Start Point : inputB[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    inputB[6]                Rise  0.2000 0.0000 0.0000 0.331699 1.06234 1.39404           1       100      c             | 
|    regB/inp[6]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[6]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[6]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/out_reg[6]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2110  1.7110 | 
| library hold check                        |  0.0120  1.7230 | 
| source clock cycle shift                  | -3.0000 -1.2770 | 
| data required time                        | -1.2770         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2770         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4770         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[7]/D 
  
 Path Start Point : inputB[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    inputB[7]                Rise  0.2000 0.0000 0.0000 0.237905 1.06234 1.30025           1       100      c             | 
|    regB/inp[7]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[7]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[7]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/out_reg[7]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2110  1.7110 | 
| library hold check                        |  0.0120  1.7230 | 
| source clock cycle shift                  | -3.0000 -1.2770 | 
| data required time                        | -1.2770         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2770         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4770         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[8]/D 
  
 Path Start Point : inputB[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    inputB[8]                Rise  0.2000 0.0000 0.0000 0.60026  1.06234 1.6626            1       100      c             | 
|    regB/inp[8]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[8]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[8]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/out_reg[8]/CK          DFF_X1    Rise  1.7110 0.0030 0.0330    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2110  1.7110 | 
| library hold check                        |  0.0120  1.7230 | 
| source clock cycle shift                  | -3.0000 -1.2770 | 
| data required time                        | -1.2770         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2770         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4770         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[10]/D 
  
 Path Start Point : inputB[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[10]                Rise  0.2000 0.0000 0.0000 0.583459 1.06234 1.6458            1       100      c             | 
|    regB/inp[10]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[10]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[10]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/out_reg[10]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2110  1.7110 | 
| library hold check                        |  0.0120  1.7230 | 
| source clock cycle shift                  | -3.0000 -1.2770 | 
| data required time                        | -1.2770         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2770         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4770         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[11]/D 
  
 Path Start Point : inputB[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[11]                Rise  0.2000 0.0000 0.0000 1.31016  1.06234 2.3725            1       100      c             | 
|    regB/inp[11]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[11]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[11]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/out_reg[11]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2110  1.7110 | 
| library hold check                        |  0.0120  1.7230 | 
| source clock cycle shift                  | -3.0000 -1.2770 | 
| data required time                        | -1.2770         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2770         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4770         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[12]/D 
  
 Path Start Point : inputB[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[12]                Rise  0.2000 0.0000 0.0000 0.653205 1.06234 1.71555           1       100      c             | 
|    regB/inp[12]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[12]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[12]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/out_reg[12]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2110  1.7110 | 
| library hold check                        |  0.0120  1.7230 | 
| source clock cycle shift                  | -3.0000 -1.2770 | 
| data required time                        | -1.2770         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2770         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4770         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[13]/D 
  
 Path Start Point : inputB[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[13]                Rise  0.2000 0.0000 0.0000 0.586399 1.06234 1.64874           1       100      c             | 
|    regB/inp[13]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[13]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[13]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/out_reg[13]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2110  1.7110 | 
| library hold check                        |  0.0120  1.7230 | 
| source clock cycle shift                  | -3.0000 -1.2770 | 
| data required time                        | -1.2770         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2770         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4770         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[16]/D 
  
 Path Start Point : inputB[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[16]                Rise  0.2000 0.0000 0.0000 0.323774 1.06234 1.38612           1       100      c             | 
|    regB/inp[16]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[16]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[16]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/out_reg[16]/CK         DFF_X1    Rise  1.7110 0.0030 0.0330    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2110  1.7110 | 
| library hold check                        |  0.0120  1.7230 | 
| source clock cycle shift                  | -3.0000 -1.2770 | 
| data required time                        | -1.2770         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2770         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4770         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[2]/D 
  
 Path Start Point : inputB[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    inputB[2]                Rise  0.2000 0.0000 0.0000 1.78395  1.06234 2.84629           1       100      c             | 
|    regB/inp[2]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[2]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[2]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/out_reg[2]/CK          DFF_X1    Rise  1.7100 0.0020 0.0330    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2100  1.7100 | 
| library hold check                        |  0.0120  1.7220 | 
| source clock cycle shift                  | -3.0000 -1.2780 | 
| data required time                        | -1.2780         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2780         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4780         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[3]/D 
  
 Path Start Point : inputB[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    inputB[3]                Rise  0.2000 0.0000 0.0000 1.5369   1.06234 2.59924           1       100      c             | 
|    regB/inp[3]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[3]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[3]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/out_reg[3]/CK          DFF_X1    Rise  1.7100 0.0020 0.0330    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2100  1.7100 | 
| library hold check                        |  0.0120  1.7220 | 
| source clock cycle shift                  | -3.0000 -1.2780 | 
| data required time                        | -1.2780         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2780         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4780         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[9]/D 
  
 Path Start Point : inputB[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    inputB[9]                Rise  0.2000 0.0000 0.0000 1.20612  1.06234 2.26846           1       100      c             | 
|    regB/inp[9]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[9]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[9]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_31                 Fall  1.6590 0.0000                                                                                       | 
|    regB/CTS_L9_c_tid1_4/A      INV_X4    Fall  1.6670 0.0080 0.0140    0.0010            5.70005                                     F             | 
|    regB/CTS_L9_c_tid1_4/ZN     INV_X4    Rise  1.7080 0.0410 0.0330             14.9976  36.0868  51.0844           38      100      F    K        | 
|    regB/out_reg[9]/CK          DFF_X1    Rise  1.7100 0.0020 0.0330    0.0010            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2100  1.7100 | 
| library hold check                        |  0.0120  1.7220 | 
| source clock cycle shift                  | -3.0000 -1.2780 | 
| data required time                        | -1.2780         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2780         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4780         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[15]/D 
  
 Path Start Point : inputB[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[15]                Rise  0.2000 0.0000 0.0000 0.727371 1.06234 1.78971           1       100      c             | 
|    regB/inp[15]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[15]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[15]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
|    regB/out_reg[15]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2090  1.7090 | 
| library hold check                        |  0.0120  1.7210 | 
| source clock cycle shift                  | -3.0000 -1.2790 | 
| data required time                        | -1.2790         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2790         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4790         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[17]/D 
  
 Path Start Point : inputB[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[17]                Rise  0.2000 0.0000 0.0000 0.318247 1.06234 1.38059           1       100      c             | 
|    regB/inp[17]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[17]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[17]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
|    regB/out_reg[17]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2090  1.7090 | 
| library hold check                        |  0.0120  1.7210 | 
| source clock cycle shift                  | -3.0000 -1.2790 | 
| data required time                        | -1.2790         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2790         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4790         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[18]/D 
  
 Path Start Point : inputB[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[18]                Rise  0.2000 0.0000 0.0000 0.857746 1.06234 1.92009           1       100      c             | 
|    regB/inp[18]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[18]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[18]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
|    regB/out_reg[18]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2090  1.7090 | 
| library hold check                        |  0.0120  1.7210 | 
| source clock cycle shift                  | -3.0000 -1.2790 | 
| data required time                        | -1.2790         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2790         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4790         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[19]/D 
  
 Path Start Point : inputB[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[19]                Rise  0.2000 0.0000 0.0000 0.557171 1.06234 1.61951           1       100      c             | 
|    regB/inp[19]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[19]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[19]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
|    regB/out_reg[19]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2090  1.7090 | 
| library hold check                        |  0.0120  1.7210 | 
| source clock cycle shift                  | -3.0000 -1.2790 | 
| data required time                        | -1.2790         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2790         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4790         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[21]/D 
  
 Path Start Point : inputB[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[21]                Rise  0.2000 0.0000 0.0000 0.286504 1.06234 1.34885           1       100      c             | 
|    regB/inp[21]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[21]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[21]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
|    regB/out_reg[21]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2090  1.7090 | 
| library hold check                        |  0.0120  1.7210 | 
| source clock cycle shift                  | -3.0000 -1.2790 | 
| data required time                        | -1.2790         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2790         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4790         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[30]/D 
  
 Path Start Point : inputB[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[30]                Rise  0.2000 0.0000 0.0000 1.04976  1.06234 2.1121            1       100      c             | 
|    regB/inp[30]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[30]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[30]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
|    regB/out_reg[30]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2090  1.7090 | 
| library hold check                        |  0.0120  1.7210 | 
| source clock cycle shift                  | -3.0000 -1.2790 | 
| data required time                        | -1.2790         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2790         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4790         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[31]/D 
  
 Path Start Point : inputB[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[31]                Rise  0.2000 0.0000 0.0000 1.81339  1.06234 2.87573           1       100      c             | 
|    regB/inp[31]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[31]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[31]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
|    regB/out_reg[31]/CK         DFF_X1    Rise  1.7090 0.0020 0.0310                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2090  1.7090 | 
| library hold check                        |  0.0120  1.7210 | 
| source clock cycle shift                  | -3.0000 -1.2790 | 
| data required time                        | -1.2790         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2790         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4790         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[20]/D 
  
 Path Start Point : inputB[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[20]                Rise  0.2000 0.0000 0.0000 0.997581 1.06234 2.05992           1       100      c             | 
|    regB/inp[20]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[20]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[20]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
|    regB/out_reg[20]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2080  1.7080 | 
| library hold check                        |  0.0120  1.7200 | 
| source clock cycle shift                  | -3.0000 -1.2800 | 
| data required time                        | -1.2800         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2800         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4800         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[22]/D 
  
 Path Start Point : inputB[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[22]                Rise  0.2000 0.0000 0.0000 0.941366 1.06234 2.00371           1       100      c             | 
|    regB/inp[22]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[22]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[22]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
|    regB/out_reg[22]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2080  1.7080 | 
| library hold check                        |  0.0120  1.7200 | 
| source clock cycle shift                  | -3.0000 -1.2800 | 
| data required time                        | -1.2800         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2800         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4800         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[23]/D 
  
 Path Start Point : inputB[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[23]                Rise  0.2000 0.0000 0.0000 0.56492  1.06234 1.62726           1       100      c             | 
|    regB/inp[23]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[23]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[23]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
|    regB/out_reg[23]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2080  1.7080 | 
| library hold check                        |  0.0120  1.7200 | 
| source clock cycle shift                  | -3.0000 -1.2800 | 
| data required time                        | -1.2800         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2800         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4800         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[24]/D 
  
 Path Start Point : inputB[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[24]                Rise  0.2000 0.0000 0.0000 0.382037 1.06234 1.44438           1       100      c             | 
|    regB/inp[24]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[24]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[24]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
|    regB/out_reg[24]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2080  1.7080 | 
| library hold check                        |  0.0120  1.7200 | 
| source clock cycle shift                  | -3.0000 -1.2800 | 
| data required time                        | -1.2800         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2800         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4800         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[25]/D 
  
 Path Start Point : inputB[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[25]                Rise  0.2000 0.0000 0.0000 0.384371 1.06234 1.44671           1       100      c             | 
|    regB/inp[25]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[25]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[25]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
|    regB/out_reg[25]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2080  1.7080 | 
| library hold check                        |  0.0120  1.7200 | 
| source clock cycle shift                  | -3.0000 -1.2800 | 
| data required time                        | -1.2800         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2800         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4800         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[26]/D 
  
 Path Start Point : inputB[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[26]                Rise  0.2000 0.0000 0.0000 0.308307 1.06234 1.37065           1       100      c             | 
|    regB/inp[26]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[26]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[26]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
|    regB/out_reg[26]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2080  1.7080 | 
| library hold check                        |  0.0120  1.7200 | 
| source clock cycle shift                  | -3.0000 -1.2800 | 
| data required time                        | -1.2800         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2800         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4800         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[27]/D 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                Rise  0.2000 0.0000 0.0000 1.2259   1.06234 2.28824           1       100      c             | 
|    regB/inp[27]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[27]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[27]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
|    regB/out_reg[27]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2080  1.7080 | 
| library hold check                        |  0.0120  1.7200 | 
| source clock cycle shift                  | -3.0000 -1.2800 | 
| data required time                        | -1.2800         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2800         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4800         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[28]/D 
  
 Path Start Point : inputB[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[28]                Rise  0.2000 0.0000 0.0000 2.27421  1.06234 3.33655           1       100      c             | 
|    regB/inp[28]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[28]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[28]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
|    regB/out_reg[28]/CK         DFF_X1    Rise  1.7080 0.0010 0.0310                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2080  1.7080 | 
| library hold check                        |  0.0120  1.7200 | 
| source clock cycle shift                  | -3.0000 -1.2800 | 
| data required time                        | -1.2800         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2800         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4800         | 
---------------------------------------------------------------


 Timing Path to regB/out_reg[29]/D 
  
 Path Start Point : inputB[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputB[29]                Rise  0.2000 0.0000 0.0000 1.31399  1.06234 2.37633           1       100      c             | 
|    regB/inp[29]              Rise  0.2000 0.0000                                                                          | 
|    regB/out_reg[29]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[29]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/clk__CTS_1_PP_36                 Fall  1.6590 0.0000                                                                                       | 
|    outB/clk__CTS_1_PP_41                 Fall  1.6590 0.0000                                                                                       | 
|    outB/CTS_L9_c_tid1_10/A     INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    outB/CTS_L9_c_tid1_10/ZN    INV_X4    Rise  1.7070 0.0390 0.0310             13.4066  34.1875  47.5941           36      100      F    K        | 
|    outB/clk__CTS_1_PP_36                 Rise  1.7070 0.0000                                                                                       | 
|    regB/clk__CTS_1_PP_27                 Rise  1.7070 0.0000                                                                                       | 
|    regB/out_reg[29]/CK         DFF_X1    Rise  1.7070 0.0000 0.0310                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2070  1.7070 | 
| library hold check                        |  0.0120  1.7190 | 
| source clock cycle shift                  | -3.0000 -1.2810 | 
| data required time                        | -1.2810         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2810         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4810         | 
---------------------------------------------------------------


 Timing Path to regA/out_reg[0]/D 
  
 Path Start Point : inputA[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    inputA[0]                Rise  0.2000 0.0000 0.0000 2.13283  1.06234 3.19518           1       100      c             | 
|    regA/inp[0]              Rise  0.2000 0.0000                                                                          | 
|    regA/out_reg[0]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[0]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7000 0.0320 0.0270             12.4788  25.6406  38.1195           27      100      F    K        | 
|    regA/out_reg[0]/CK          DFF_X1    Rise  1.7070 0.0070 0.0270                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2070  1.7070 | 
| library hold check                        |  0.0110  1.7180 | 
| source clock cycle shift                  | -3.0000 -1.2820 | 
| data required time                        | -1.2820         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2820         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4820         | 
---------------------------------------------------------------


 Timing Path to regA/out_reg[17]/D 
  
 Path Start Point : inputA[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputA[17]                Rise  0.2000 0.0000 0.0000 0.289553 1.06234 1.3519            1       100      c             | 
|    regA/inp[17]              Rise  0.2000 0.0000                                                                          | 
|    regA/out_reg[17]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[17]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7000 0.0320 0.0270             12.4788  25.6406  38.1195           27      100      F    K        | 
|    regA/out_reg[17]/CK         DFF_X1    Rise  1.7070 0.0070 0.0270                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2070  1.7070 | 
| library hold check                        |  0.0110  1.7180 | 
| source clock cycle shift                  | -3.0000 -1.2820 | 
| data required time                        | -1.2820         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2820         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4820         | 
---------------------------------------------------------------


 Timing Path to regA/out_reg[31]/D 
  
 Path Start Point : inputA[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    inputA[31]                Rise  0.2000 0.0000 0.0000 1.542    1.06234 2.60434           1       100      c             | 
|    regA/inp[31]              Rise  0.2000 0.0000                                                                          | 
|    regA/out_reg[31]/D DFF_X1 Rise  0.2000 0.0000 0.0000          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[31]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.5000 1.5000 0.0000             1.25089  6.58518  7.83607           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c57/A BUF_X8    Fall  1.5000 0.0000 0.0000                      5.81013                                     F             | 
|    CTS_L1_tid1__c1_tid1__c57/Z BUF_X8    Fall  1.5190 0.0190 0.0050             0.958598 6.25843  7.21702           1       100      F    K        | 
|    mult/clk__CTS_1_PP_1                  Fall  1.5190 0.0000                                                                                       | 
|    mult/CTS_L2_c_tid1_36/A     INV_X4    Fall  1.5190 0.0000 0.0050                      5.70005                                     F             | 
|    mult/CTS_L2_c_tid1_36/ZN    INV_X4    Rise  1.5320 0.0130 0.0090             4.42577  6.25843  10.6842           1       100      F    K        | 
|    mult/CTS_L3_c_tid1_35/A     INV_X4    Rise  1.5350 0.0030 0.0090    0.0010            6.25843                                     F             | 
|    mult/CTS_L3_c_tid1_35/ZN    INV_X4    Fall  1.5430 0.0080 0.0050             6.72615  3.23336  9.95951           2       100      F    K        | 
|    mult/CTS_L4_c_tid1_26/A     CLKBUF_X3 Fall  1.5440 0.0010 0.0050                      1.24879                                     F             | 
|    mult/CTS_L4_c_tid1_26/Z     CLKBUF_X3 Fall  1.5800 0.0360 0.0130             5.41368  6.25843  11.6721           1       100      F    K        | 
|    mult/CTS_L5_c_tid1_24/A     INV_X4    Fall  1.5820 0.0020 0.0130                      5.70005                                     F             | 
|    mult/CTS_L5_c_tid1_24/ZN    INV_X4    Rise  1.6280 0.0460 0.0370             4.06628  55.4499  59.5162           2       100      F    K        | 
|    mult/clk__CTS_1_PP_0                  Rise  1.6280 0.0000                                                                                       | 
|    regA/clk__CTS_1_PP_37                 Rise  1.6280 0.0000                                                                                       | 
|    regA/CTS_L6_c_tid1_28/A     INV_X32   Rise  1.6290 0.0010 0.0370                      49.1915                                     F             | 
|    regA/CTS_L6_c_tid1_28/ZN    INV_X32   Fall  1.6360 0.0070 0.0080             0.122694 25.2281  25.3508           1       100      F    K        | 
|    regA/CTS_L7_c_tid1_23/A     INV_X16   Fall  1.6360 0.0000 0.0080                      23.0141                                     F             | 
|    regA/CTS_L7_c_tid1_23/ZN    INV_X16   Rise  1.6450 0.0090 0.0050             5.1981   6.25843  11.4565           1       100      F    K        | 
|    regA/CTS_L8_c_tid1_22/A     INV_X4    Rise  1.6470 0.0020 0.0050                      6.25843                                     F             | 
|    regA/CTS_L8_c_tid1_22/ZN    INV_X4    Fall  1.6590 0.0120 0.0110             12.8179  25.0337  37.8516           4       100      F    K        | 
|    regA/CTS_L9_c_tid1_6/A      INV_X4    Fall  1.6680 0.0090 0.0140    0.0010            5.70005                                     F             | 
|    regA/CTS_L9_c_tid1_6/ZN     INV_X4    Rise  1.7000 0.0320 0.0270             12.4788  25.6406  38.1195           27      100      F    K        | 
|    regA/out_reg[31]/CK         DFF_X1    Rise  1.7070 0.0070 0.0270                      0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (fall edge) |  1.5000  1.5000 | 
| target clock cycle shift                  |  0.0000  1.5000 | 
| target clock propagated network latency   |  0.2070  1.7070 | 
| library hold check                        |  0.0110  1.7180 | 
| source clock cycle shift                  | -3.0000 -1.2820 | 
| data required time                        | -1.2820         | 
|                                           |                 | 
| data arrival time                         |  0.2000         | 
| data required time                        |  1.2820         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.4820         | 
---------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 421M, CVMEM - 1781M, PVMEM - 2263M)
