INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cogol/Documents/project_reti_logiche/project_reti_logiche.sim/doppio_uguale/synth/func/xsim/project_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cogol/Desktop/test_bench/tb_doppio_uguale.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
