
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.477567                       # Number of seconds simulated
sim_ticks                                477566852500                       # Number of ticks simulated
final_tick                               16921968765500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  40680                       # Simulator instruction rate (inst/s)
host_op_rate                                    53486                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              194273395                       # Simulator tick rate (ticks/s)
host_mem_usage                                2861016                       # Number of bytes of host memory used
host_seconds                                  2458.22                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     131480904                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst               640                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         173749504                       # Number of bytes read from this memory
system.physmem.bytes_read::total            173750144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          640                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total             640                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     84357568                       # Number of bytes written to this memory
system.physmem.bytes_written::total          84357568                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 10                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            2714836                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2714846                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         1318087                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              1318087                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                 1340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            363822370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               363823710                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            1340                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               1340                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         176640333                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              176640333                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         176640333                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                1340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           363822370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              540464043                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        2736738                       # number of replacements
system.l2.tagsinuse                       1023.242008                       # Cycle average of tags in use
system.l2.total_refs                          2275958                       # Total number of references to valid blocks.
system.l2.sampled_refs                        2737762                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.831321                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   16444996132000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            15.090072                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.005404                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            1008.146532                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014736                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000005                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.984518                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999260                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data               541029                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  541029                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1758145                       # number of Writeback hits
system.l2.Writeback_hits::total               1758145                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               8551                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8551                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                549580                       # number of demand (read+write) hits
system.l2.demand_hits::total                   549580                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               549580                       # number of overall hits
system.l2.overall_hits::total                  549580                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            2714536                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2714546                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              300                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 300                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2714836                       # number of demand (read+write) misses
system.l2.demand_misses::total                2714846                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 10                       # number of overall misses
system.l2.overall_misses::cpu.data            2714836                       # number of overall misses
system.l2.overall_misses::total               2714846                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst       522000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data 141447985500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    141448507500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     15671000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15671000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst        522000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  141463656500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     141464178500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst       522000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 141463656500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    141464178500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          3255565                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3255575                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1758145                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1758145                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8851                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8851                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                10                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3264416                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3264426                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               10                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3264416                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3264426                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.833814                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.833815                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.033894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033894                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.831645                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.831646                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.831645                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.831646                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst        52200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52107.610840                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52107.611181                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52236.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52236.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst        52200                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52107.625101                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52107.625442                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst        52200                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52107.625101                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52107.625442                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1318087                       # number of writebacks
system.l2.writebacks::total                   1318087                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       2714536                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          2714546                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          300                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            300                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2714836                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2714846                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2714836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2714846                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst       400000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data 108604445000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 108604845000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     12000000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12000000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst       400000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 108616445000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 108616845000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst       400000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 108616445000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 108616845000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.833814                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.833815                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.033894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.033894                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.831645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.831646                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.831645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.831646                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst        40000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40008.474745                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40008.474714                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        40000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        40000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst        40000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40008.473808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40008.473777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst        40000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40008.473808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40008.473777                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 8581311                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8581311                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            200044                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2963021                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2961930                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.963179                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        955133705                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10057441                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100254955                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     8581311                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2961930                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     136526943                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  400088                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              535069657                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  10005680                       # Number of cache lines fetched
system.cpu.fetch.rateDist::samples          681854085                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.193216                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.394821                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                550109031     80.68%     80.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                131745054     19.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            681854085                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.008984                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.104964                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 95629509                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             454309816                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  97287357                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              34427356                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 200044                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              131714716                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 200044                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                145118482                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               404912048                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  39186952                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              92436558                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              131623511                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               27721662                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           158375559                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             402128216                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        402128216                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             158232972                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   142587                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  92466896                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24097786                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24355297                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  131480905                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 131480905                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples     681854085                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.192829                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.394520                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           550373180     80.72%     80.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           131480905     19.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       681854085                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              83027821     63.15%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24097786     18.33%     81.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            24355297     18.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              131480905                       # Type of FU issued
system.cpu.iq.rate                           0.137657                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          944815894                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         131480905                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    131480904                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              131480904                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 200044                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               130110189                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              11410980                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           131480905                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24097786                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24355297                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          50086                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       149958                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               200044                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             131480904                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              24097786                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     48453082                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8581311                       # Number of branches executed
system.cpu.iew.exec_stores                   24355296                       # Number of stores executed
system.cpu.iew.exec_rate                     0.137657                       # Inst execution rate
system.cpu.iew.wb_sent                      131480904                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     131480904                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.137657                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.branchMispredicts            200044                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    681654041                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.192885                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.394564                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    550173137     80.71%     80.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    131480904     19.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    681654041                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              131480904                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       48453082                       # Number of memory references committed
system.cpu.commit.loads                      24097786                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    8581311                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 131480903                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             131480904                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    681654041                       # The number of ROB reads
system.cpu.rob.rob_writes                   263161853                       # The number of ROB writes
system.cpu.timesIdled                         3255584                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       273279620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     131480904                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               9.551337                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         9.551337                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.104697                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.104697                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                336185164                       # number of integer regfile reads
system.cpu.int_regfile_writes               158232972                       # number of integer regfile writes
system.cpu.misc_regfile_reads                65515292                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                  9.832115                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10005670                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     10                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                    1000567                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst       9.832115                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.038407                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.038407                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10005670                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10005670                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10005670                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10005670                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10005670                       # number of overall hits
system.cpu.icache.overall_hits::total        10005670                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           10                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            10                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           10                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             10                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           10                       # number of overall misses
system.cpu.icache.overall_misses::total            10                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst       552000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       552000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst       552000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       552000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst       552000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       552000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10005680                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10005680                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10005680                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10005680                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10005680                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10005680                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst        55200                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        55200                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst        55200                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        55200                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst        55200                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        55200                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           10                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           10                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           10                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst       532000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       532000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst       532000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       532000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst       532000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       532000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst        53200                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        53200                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst        53200                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        53200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst        53200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        53200                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                3264160                       # number of replacements
system.cpu.dcache.tagsinuse                255.974110                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 45188642                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                3264416                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  13.842795                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           16444609719000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.974110                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20842198                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20842198                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     24346444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24346444                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      45188642                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45188642                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     45188642                       # number of overall hits
system.cpu.dcache.overall_hits::total        45188642                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3255588                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3255588                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8851                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3264439                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3264439                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3264439                       # number of overall misses
system.cpu.dcache.overall_misses::total       3264439                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 156625718000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 156625718000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    127734000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    127734000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 156753452000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 156753452000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 156753452000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 156753452000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     24097786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24097786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     24355295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24355295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     48453081                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48453081                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     48453081                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48453081                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.135099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.135099                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000363                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.067373                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067373                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.067373                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067373                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 48109.809349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48109.809349                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14431.589651                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14431.589651                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 48018.496287                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48018.496287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 48018.496287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48018.496287                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1758145                       # number of writebacks
system.cpu.dcache.writebacks::total           1758145                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           23                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3255565                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3255565                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8851                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8851                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3264416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3264416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3264416                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3264416                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 150113840500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 150113840500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    110032000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    110032000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 150223872500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 150223872500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 150223872500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 150223872500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.135098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.135098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.067373                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.067373                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.067373                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.067373                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 46109.919630                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46109.919630                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 12431.589651                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12431.589651                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 46018.605625                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46018.605625                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 46018.605625                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46018.605625                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
