// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module CSR(	// src/main/scala/mini/CSR.scala:121:7
  input         clock,	// src/main/scala/mini/CSR.scala:121:7
                reset,	// src/main/scala/mini/CSR.scala:121:7
                io_stall,	// src/main/scala/mini/CSR.scala:122:14
  input  [2:0]  io_cmd,	// src/main/scala/mini/CSR.scala:122:14
  input  [31:0] io_in,	// src/main/scala/mini/CSR.scala:122:14
  output [31:0] io_out,	// src/main/scala/mini/CSR.scala:122:14
  input  [31:0] io_pc,	// src/main/scala/mini/CSR.scala:122:14
                io_addr,	// src/main/scala/mini/CSR.scala:122:14
                io_inst,	// src/main/scala/mini/CSR.scala:122:14
  input         io_illegal,	// src/main/scala/mini/CSR.scala:122:14
  input  [1:0]  io_st_type,	// src/main/scala/mini/CSR.scala:122:14
  input  [2:0]  io_ld_type,	// src/main/scala/mini/CSR.scala:122:14
  input         io_pc_check,	// src/main/scala/mini/CSR.scala:122:14
  output        io_expt,	// src/main/scala/mini/CSR.scala:122:14
  output [31:0] io_evec,	// src/main/scala/mini/CSR.scala:122:14
                io_epc,	// src/main/scala/mini/CSR.scala:122:14
  input         io_host_fromhost_valid,	// src/main/scala/mini/CSR.scala:122:14
  input  [31:0] io_host_fromhost_bits,	// src/main/scala/mini/CSR.scala:122:14
  output [31:0] io_host_tohost	// src/main/scala/mini/CSR.scala:122:14
);

  reg  [31:0] time_0;	// src/main/scala/mini/CSR.scala:128:21
  reg  [31:0] timeh;	// src/main/scala/mini/CSR.scala:129:22
  reg  [31:0] cycle;	// src/main/scala/mini/CSR.scala:130:22
  reg  [31:0] cycleh;	// src/main/scala/mini/CSR.scala:131:23
  reg  [31:0] instret;	// src/main/scala/mini/CSR.scala:132:24
  reg  [31:0] instreth;	// src/main/scala/mini/CSR.scala:133:25
  reg  [1:0]  PRV;	// src/main/scala/mini/CSR.scala:145:20
  reg  [1:0]  PRV1;	// src/main/scala/mini/CSR.scala:146:21
  reg         IE;	// src/main/scala/mini/CSR.scala:149:19
  reg         IE1;	// src/main/scala/mini/CSR.scala:150:20
  reg         MTIP;	// src/main/scala/mini/CSR.scala:166:21
  reg         MTIE;	// src/main/scala/mini/CSR.scala:169:21
  reg         MSIP;	// src/main/scala/mini/CSR.scala:172:21
  reg         MSIE;	// src/main/scala/mini/CSR.scala:175:21
  reg  [31:0] mtimecmp;	// src/main/scala/mini/CSR.scala:181:21
  reg  [31:0] mscratch;	// src/main/scala/mini/CSR.scala:183:21
  reg  [31:0] mepc;	// src/main/scala/mini/CSR.scala:185:17
  reg  [31:0] mcause;	// src/main/scala/mini/CSR.scala:186:19
  reg  [31:0] mbadaddr;	// src/main/scala/mini/CSR.scala:187:21
  reg  [31:0] mtohost;	// src/main/scala/mini/CSR.scala:189:24
  reg  [31:0] mfromhost;	// src/main/scala/mini/CSR.scala:190:22
  wire [31:0] io_out_0 =
    io_inst[31:20] == 12'hC00
      ? cycle
      : io_inst[31:20] == 12'hC01
          ? time_0
          : io_inst[31:20] == 12'hC02
              ? instret
              : io_inst[31:20] == 12'hC80
                  ? cycleh
                  : io_inst[31:20] == 12'hC81
                      ? timeh
                      : io_inst[31:20] == 12'hC82
                          ? instreth
                          : io_inst[31:20] == 12'h900
                              ? cycle
                              : io_inst[31:20] == 12'h901
                                  ? time_0
                                  : io_inst[31:20] == 12'h902
                                      ? instret
                                      : io_inst[31:20] == 12'h980
                                          ? cycleh
                                          : io_inst[31:20] == 12'h981
                                              ? timeh
                                              : io_inst[31:20] == 12'h982
                                                  ? instreth
                                                  : io_inst[31:20] == 12'hF00
                                                      ? 32'h100100
                                                      : io_inst[31:20] == 12'hF01
                                                        | io_inst[31:20] == 12'hF10
                                                          ? 32'h0
                                                          : io_inst[31:20] == 12'h301
                                                              ? 32'h100
                                                              : io_inst[31:20] == 12'h302
                                                                  ? 32'h0
                                                                  : io_inst[31:20] == 12'h304
                                                                      ? {24'h0,
                                                                         MTIE,
                                                                         3'h0,
                                                                         MSIE,
                                                                         3'h0}
                                                                      : io_inst[31:20] == 12'h321
                                                                          ? mtimecmp
                                                                          : io_inst[31:20] == 12'h701
                                                                              ? time_0
                                                                              : io_inst[31:20] == 12'h741
                                                                                  ? timeh
                                                                                  : io_inst[31:20] == 12'h340
                                                                                      ? mscratch
                                                                                      : io_inst[31:20] == 12'h341
                                                                                          ? mepc
                                                                                          : io_inst[31:20] == 12'h342
                                                                                              ? mcause
                                                                                              : io_inst[31:20] == 12'h343
                                                                                                  ? mbadaddr
                                                                                                  : io_inst[31:20] == 12'h344
                                                                                                      ? {24'h0,
                                                                                                         MTIP,
                                                                                                         3'h0,
                                                                                                         MSIP,
                                                                                                         3'h0}
                                                                                                      : io_inst[31:20] == 12'h780
                                                                                                          ? mtohost
                                                                                                          : io_inst[31:20] == 12'h781
                                                                                                              ? mfromhost
                                                                                                              : io_inst[31:20] == 12'h300
                                                                                                                  ? {26'h0,
                                                                                                                     PRV1,
                                                                                                                     IE1,
                                                                                                                     PRV,
                                                                                                                     IE}
                                                                                                                  : 32'h0;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/mini/CSR.scala:124:25, :128:21, :129:22, :130:22, :131:23, :132:24, :133:25, :135:19, :145:20, :146:21, :149:19, :150:20, :161:20, :166:21, :169:21, :172:21, :175:21, :178:16, :179:16, :181:21, :183:21, :185:17, :186:19, :187:21, :189:24, :190:22, :236:{49,75}, :278:38, :293:21, :299:28, :303:28, :307:28, :308:28, :309:28, :310:28, :311:28, :312:28, :313:28, :314:28, :315:28
  wire        privInst = io_cmd == 3'h4;	// src/main/scala/mini/CSR.scala:231:25
  wire        isEcall = privInst & ~(io_inst[20]) & ~(io_inst[28]);	// src/main/scala/mini/CSR.scala:124:25, :231:25, :232:{29,38,42,45,54}
  wire        isEbreak = privInst & io_inst[20] & ~(io_inst[28]);	// src/main/scala/mini/CSR.scala:124:25, :231:25, :232:{38,54}, :233:{42,45}
  wire        wen = io_cmd == 3'h1 | io_cmd[1] & (|(io_inst[19:15]));	// src/main/scala/mini/CSR.scala:125:25, :237:{20,30,39,43,55}
  wire        iaddrInvalid = io_pc_check & io_addr[1];	// src/main/scala/mini/CSR.scala:245:{34,44}
  wire        laddrInvalid =
    io_ld_type == 3'h4 | io_ld_type == 3'h2
      ? io_addr[0]
      : io_ld_type == 3'h1 & (|(io_addr[1:0]));	// src/main/scala/mini/CSR.scala:231:25, :237:20, :238:37, :246:52, :247:{33,40,69}
  wire        saddrInvalid =
    io_st_type == 2'h2 ? io_addr[0] : io_st_type == 2'h1 & (|(io_addr[1:0]));	// src/main/scala/mini/CSR.scala:247:{33,69}, :250:{35,71}
  wire        _io_expt_T_12 = io_inst[29:28] > PRV;	// src/main/scala/mini/CSR.scala:124:25, :145:20, :230:{27,34}
  wire        io_expt_0 =
    io_illegal | iaddrInvalid | laddrInvalid | saddrInvalid | (|(io_cmd[1:0]))
    & (~(io_inst[31:20] == 12'hC00 | io_inst[31:20] == 12'hC01 | io_inst[31:20] == 12'hC02
         | io_inst[31:20] == 12'hC80 | io_inst[31:20] == 12'hC81
         | io_inst[31:20] == 12'hC82 | io_inst[31:20] == 12'h900
         | io_inst[31:20] == 12'h901 | io_inst[31:20] == 12'h902
         | io_inst[31:20] == 12'h980 | io_inst[31:20] == 12'h981
         | io_inst[31:20] == 12'h982 | io_inst[31:20] == 12'hF00
         | io_inst[31:20] == 12'hF01 | io_inst[31:20] == 12'hF10
         | io_inst[31:20] == 12'h301 | io_inst[31:20] == 12'h302
         | io_inst[31:20] == 12'h304 | io_inst[31:20] == 12'h321
         | io_inst[31:20] == 12'h701 | io_inst[31:20] == 12'h741
         | io_inst[31:20] == 12'h340 | io_inst[31:20] == 12'h341
         | io_inst[31:20] == 12'h342 | io_inst[31:20] == 12'h343
         | io_inst[31:20] == 12'h344 | io_inst[31:20] == 12'h780
         | io_inst[31:20] == 12'h781 | io_inst[31:20] == 12'h300) | _io_expt_T_12) | wen
    & ((&(io_inst[31:30])) | io_inst[31:20] == 12'h301 | io_inst[31:20] == 12'h302)
    | privInst & _io_expt_T_12 | isEcall | isEbreak;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/mini/CSR.scala:124:25, :230:34, :231:25, :232:42, :233:42, :235:{35,58}, :236:{23,32,49,63,75}, :237:30, :245:34, :246:52, :250:35, :252:{11,18,22,26,36,58}, :253:{15,41}, :293:21, :299:28, :303:28, :307:28, :308:28, :309:28, :310:28, :311:28, :312:28, :313:28, :314:28, :315:28
  always @(posedge clock) begin	// src/main/scala/mini/CSR.scala:121:7
    automatic logic        isEret;	// src/main/scala/mini/CSR.scala:234:41
    automatic logic [31:0] _wdata_T;	// src/main/scala/mini/CSR.scala:241:24
    automatic logic [31:0] _wdata_T_2;	// src/main/scala/mini/CSR.scala:242:24
    automatic logic [31:0] _wdata_T_4;	// src/main/scala/mini/CSR.scala:238:37
    automatic logic        _wdata_T_5;	// src/main/scala/mini/CSR.scala:238:37
    automatic logic        _wdata_T_7;	// src/main/scala/mini/CSR.scala:238:37
    automatic logic [31:0] wdata;	// src/main/scala/mini/CSR.scala:238:37
    automatic logic        _GEN;	// src/main/scala/mini/CSR.scala:293:21
    automatic logic        _GEN_0;	// src/main/scala/mini/CSR.scala:299:28
    automatic logic        _GEN_1;	// src/main/scala/mini/CSR.scala:166:21, :267:19, :287:24, :292:21
    automatic logic        _GEN_2;	// src/main/scala/mini/CSR.scala:303:28
    automatic logic        _GEN_3;	// src/main/scala/mini/CSR.scala:307:28
    automatic logic        _GEN_4;	// src/main/scala/mini/CSR.scala:308:28
    automatic logic        _GEN_5;	// src/main/scala/mini/CSR.scala:309:28
    automatic logic        _GEN_6;	// src/main/scala/mini/CSR.scala:310:28
    automatic logic        _GEN_7;	// src/main/scala/mini/CSR.scala:311:28
    automatic logic        _GEN_8;	// src/main/scala/mini/CSR.scala:312:28
    automatic logic        _GEN_9;	// src/main/scala/mini/CSR.scala:313:28
    automatic logic        _GEN_10;	// src/main/scala/mini/CSR.scala:314:28
    automatic logic        _GEN_11;	// src/main/scala/mini/CSR.scala:315:28
    isEret = privInst & ~(io_inst[20]) & io_inst[28];	// src/main/scala/mini/CSR.scala:124:25, :231:25, :232:{38,54}, :234:{28,41}
    _wdata_T = io_out_0 | io_in;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/mini/CSR.scala:241:24
    _wdata_T_2 = io_out_0 & ~io_in;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/mini/CSR.scala:242:{24,26}
    _wdata_T_4 = io_cmd == 3'h1 ? io_in : 32'h0;	// src/main/scala/mini/CSR.scala:128:21, :237:20, :238:37
    _wdata_T_5 = io_cmd == 3'h2;	// src/main/scala/mini/CSR.scala:238:37
    _wdata_T_7 = io_cmd == 3'h3;	// src/main/scala/mini/CSR.scala:238:37
    wdata = _wdata_T_7 ? _wdata_T_2 : _wdata_T_5 ? _wdata_T : _wdata_T_4;	// src/main/scala/mini/CSR.scala:238:37, :241:24, :242:24
    _GEN = io_inst[31:20] == 12'h300;	// src/main/scala/mini/CSR.scala:124:25, :293:21
    _GEN_0 = io_inst[31:20] == 12'h344;	// src/main/scala/mini/CSR.scala:124:25, :299:28
    _GEN_1 = io_expt_0 | isEret;	// src/main/scala/mini/CSR.scala:166:21, :234:41, :253:41, :267:19, :287:24, :292:21
    _GEN_2 = io_inst[31:20] == 12'h304;	// src/main/scala/mini/CSR.scala:124:25, :303:28
    _GEN_3 = io_inst[31:20] == 12'h701;	// src/main/scala/mini/CSR.scala:124:25, :307:28
    _GEN_4 = io_inst[31:20] == 12'h741;	// src/main/scala/mini/CSR.scala:124:25, :308:28
    _GEN_5 = io_inst[31:20] == 12'h321;	// src/main/scala/mini/CSR.scala:124:25, :309:28
    _GEN_6 = io_inst[31:20] == 12'h340;	// src/main/scala/mini/CSR.scala:124:25, :310:28
    _GEN_7 = io_inst[31:20] == 12'h341;	// src/main/scala/mini/CSR.scala:124:25, :311:28
    _GEN_8 = io_inst[31:20] == 12'h342;	// src/main/scala/mini/CSR.scala:124:25, :312:28
    _GEN_9 = io_inst[31:20] == 12'h343;	// src/main/scala/mini/CSR.scala:124:25, :313:28
    _GEN_10 = io_inst[31:20] == 12'h780;	// src/main/scala/mini/CSR.scala:124:25, :314:28
    _GEN_11 = io_inst[31:20] == 12'h781;	// src/main/scala/mini/CSR.scala:124:25, :315:28
    if (reset) begin	// src/main/scala/mini/CSR.scala:121:7
      time_0 <= 32'h0;	// src/main/scala/mini/CSR.scala:128:21
      timeh <= 32'h0;	// src/main/scala/mini/CSR.scala:128:21, :129:22
      cycle <= 32'h0;	// src/main/scala/mini/CSR.scala:128:21, :130:22
      cycleh <= 32'h0;	// src/main/scala/mini/CSR.scala:128:21, :131:23
      instret <= 32'h0;	// src/main/scala/mini/CSR.scala:128:21, :132:24
      instreth <= 32'h0;	// src/main/scala/mini/CSR.scala:128:21, :133:25
      PRV <= 2'h3;	// src/main/scala/mini/CSR.scala:145:20
      PRV1 <= 2'h3;	// src/main/scala/mini/CSR.scala:145:20, :146:21
      IE <= 1'h0;	// src/main/scala/mini/CSR.scala:149:19
      IE1 <= 1'h0;	// src/main/scala/mini/CSR.scala:149:19, :150:20
      MTIP <= 1'h0;	// src/main/scala/mini/CSR.scala:149:19, :166:21
      MTIE <= 1'h0;	// src/main/scala/mini/CSR.scala:149:19, :169:21
      MSIP <= 1'h0;	// src/main/scala/mini/CSR.scala:149:19, :172:21
      MSIE <= 1'h0;	// src/main/scala/mini/CSR.scala:149:19, :175:21
      mtohost <= 32'h0;	// src/main/scala/mini/CSR.scala:128:21, :189:24
    end
    else begin	// src/main/scala/mini/CSR.scala:121:7
      automatic logic isInstRet;	// src/main/scala/mini/CSR.scala:262:85
      automatic logic _GEN_12;	// src/main/scala/mini/CSR.scala:166:21, :266:19, :267:19
      automatic logic _GEN_13;	// src/main/scala/mini/CSR.scala:169:21, :266:19, :267:19
      automatic logic _GEN_14 = io_inst[31:20] == 12'h900;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/mini/CSR.scala:124:25, :316:28
      automatic logic _GEN_15 = io_inst[31:20] == 12'h901;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/mini/CSR.scala:124:25, :317:28
      automatic logic _GEN_16 = io_inst[31:20] == 12'h902;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/mini/CSR.scala:124:25, :318:28
      automatic logic _GEN_17 = io_inst[31:20] == 12'h980;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/mini/CSR.scala:124:25, :319:28
      automatic logic _GEN_18 = io_inst[31:20] == 12'h981;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/mini/CSR.scala:124:25, :320:28
      isInstRet = io_inst != 32'h13 & (~io_expt_0 | isEcall | isEbreak) & ~io_stall;	// src/main/scala/mini/CSR.scala:232:42, :233:42, :253:41, :262:{27,52,72,85,88}
      _GEN_12 = io_stall | _GEN_1 | ~wen | _GEN | ~_GEN_0;	// src/main/scala/mini/CSR.scala:166:21, :237:30, :266:19, :267:19, :287:24, :292:21, :293:{21,38}, :299:{28,41}
      _GEN_13 = io_stall | _GEN_1 | ~wen | _GEN | _GEN_0 | ~_GEN_2;	// src/main/scala/mini/CSR.scala:166:21, :169:21, :237:30, :266:19, :267:19, :287:24, :292:21, :293:{21,38}, :299:{28,41}, :303:{28,41}
      if (io_stall | _GEN_1 | ~wen | _GEN | _GEN_0 | _GEN_2
          | ~(_GEN_3
              | ~(_GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_10 | _GEN_11
                  | _GEN_14 | ~_GEN_15)))	// src/main/scala/mini/CSR.scala:166:21, :237:30, :258:8, :266:19, :267:19, :287:24, :292:21, :293:{21,38}, :299:{28,41}, :303:{28,41}, :307:{28,43,50}, :308:{28,44}, :309:{28,46}, :310:{28,46}, :311:{28,42}, :312:{28,44}, :313:{28,46}, :314:{28,45}, :315:{28,47}, :316:{28,44}, :317:{28,43}
        time_0 <= time_0 + 32'h1;	// src/main/scala/mini/CSR.scala:128:21, :258:16
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:238:37
        time_0 <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:128:21, :242:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:238:37
        time_0 <= _wdata_T;	// src/main/scala/mini/CSR.scala:128:21, :241:24
      else	// src/main/scala/mini/CSR.scala:238:37
        time_0 <= _wdata_T_4;	// src/main/scala/mini/CSR.scala:128:21, :238:37
      if (io_stall | _GEN_1 | ~wen | _GEN | _GEN_0 | _GEN_2 | _GEN_3
          | ~(_GEN_4
              | ~(_GEN_5 | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_10 | _GEN_11 | _GEN_14
                  | _GEN_15 | _GEN_16 | _GEN_17 | ~_GEN_18))) begin	// src/main/scala/mini/CSR.scala:166:21, :237:30, :259:19, :266:19, :267:19, :287:24, :292:21, :293:{21,38}, :299:{28,41}, :303:{28,41}, :307:{28,43}, :308:{28,44,52}, :309:{28,46}, :310:{28,46}, :311:{28,42}, :312:{28,44}, :313:{28,46}, :314:{28,45}, :315:{28,47}, :316:{28,44}, :317:{28,43}, :318:{28,46}, :319:{28,45}, :320:{28,44}
        if (&time_0)	// src/main/scala/mini/CSR.scala:128:21, :259:13
          timeh <= timeh + 32'h1;	// src/main/scala/mini/CSR.scala:129:22, :258:16, :259:36
      end
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:238:37
        timeh <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:129:22, :242:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:238:37
        timeh <= _wdata_T;	// src/main/scala/mini/CSR.scala:129:22, :241:24
      else	// src/main/scala/mini/CSR.scala:238:37
        timeh <= _wdata_T_4;	// src/main/scala/mini/CSR.scala:129:22, :238:37
      if (io_stall | _GEN_1 | ~wen | _GEN | _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5
          | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_10 | _GEN_11 | ~_GEN_14)	// src/main/scala/mini/CSR.scala:166:21, :237:30, :260:9, :266:19, :267:19, :287:24, :292:21, :293:{21,38}, :299:{28,41}, :303:{28,41}, :307:{28,43}, :308:{28,44}, :309:{28,46}, :310:{28,46}, :311:{28,42}, :312:{28,44}, :313:{28,46}, :314:{28,45}, :315:{28,47}, :316:{28,44}
        cycle <= cycle + 32'h1;	// src/main/scala/mini/CSR.scala:130:22, :258:16, :260:18
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:238:37
        cycle <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:130:22, :242:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:238:37
        cycle <= _wdata_T;	// src/main/scala/mini/CSR.scala:130:22, :241:24
      else	// src/main/scala/mini/CSR.scala:238:37
        cycle <= _wdata_T_4;	// src/main/scala/mini/CSR.scala:130:22, :238:37
      if (io_stall | _GEN_1 | ~wen | _GEN | _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5
          | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_10 | _GEN_11 | _GEN_14 | _GEN_15
          | _GEN_16 | ~_GEN_17) begin	// src/main/scala/mini/CSR.scala:166:21, :237:30, :261:20, :266:19, :267:19, :287:24, :292:21, :293:{21,38}, :299:{28,41}, :303:{28,41}, :307:{28,43}, :308:{28,44}, :309:{28,46}, :310:{28,46}, :311:{28,42}, :312:{28,44}, :313:{28,46}, :314:{28,45}, :315:{28,47}, :316:{28,44}, :317:{28,43}, :318:{28,46}, :319:{28,45}
        if (&cycle)	// src/main/scala/mini/CSR.scala:130:22, :261:14
          cycleh <= cycleh + 32'h1;	// src/main/scala/mini/CSR.scala:131:23, :258:16, :261:39
      end
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:238:37
        cycleh <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:131:23, :242:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:238:37
        cycleh <= _wdata_T;	// src/main/scala/mini/CSR.scala:131:23, :241:24
      else	// src/main/scala/mini/CSR.scala:238:37
        cycleh <= _wdata_T_4;	// src/main/scala/mini/CSR.scala:131:23, :238:37
      if (io_stall | _GEN_1 | ~wen | _GEN | _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5
          | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_10 | _GEN_11 | _GEN_14 | _GEN_15
          | ~_GEN_16) begin	// src/main/scala/mini/CSR.scala:166:21, :237:30, :263:19, :266:19, :267:19, :287:24, :292:21, :293:{21,38}, :299:{28,41}, :303:{28,41}, :307:{28,43}, :308:{28,44}, :309:{28,46}, :310:{28,46}, :311:{28,42}, :312:{28,44}, :313:{28,46}, :314:{28,45}, :315:{28,47}, :316:{28,44}, :317:{28,43}, :318:{28,46}
        if (isInstRet)	// src/main/scala/mini/CSR.scala:262:85
          instret <= instret + 32'h1;	// src/main/scala/mini/CSR.scala:132:24, :258:16, :263:40
      end
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:238:37
        instret <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:132:24, :242:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:238:37
        instret <= _wdata_T;	// src/main/scala/mini/CSR.scala:132:24, :241:24
      else	// src/main/scala/mini/CSR.scala:238:37
        instret <= _wdata_T_4;	// src/main/scala/mini/CSR.scala:132:24, :238:37
      if (io_stall | _GEN_1 | ~wen | _GEN | _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5
          | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_10 | _GEN_11 | _GEN_14 | _GEN_15
          | _GEN_16 | _GEN_17 | _GEN_18 | io_inst[31:20] != 12'h982) begin	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/mini/CSR.scala:124:25, :166:21, :237:30, :264:35, :266:19, :267:19, :287:24, :292:21, :293:{21,38}, :299:28, :303:28, :307:28, :308:28, :309:28, :310:28, :311:28, :312:28, :313:28, :314:28, :315:28, :316:28, :317:28, :318:28, :319:28, :320:28, :321:28
        if (isInstRet & (&instret))	// src/main/scala/mini/CSR.scala:132:24, :262:85, :264:{18,29}
          instreth <= instreth + 32'h1;	// src/main/scala/mini/CSR.scala:133:25, :258:16, :264:58
      end
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:238:37
        instreth <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:133:25, :242:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:238:37
        instreth <= _wdata_T;	// src/main/scala/mini/CSR.scala:133:25, :241:24
      else	// src/main/scala/mini/CSR.scala:238:37
        instreth <= _wdata_T_4;	// src/main/scala/mini/CSR.scala:133:25, :238:37
      if (io_stall) begin	// src/main/scala/mini/CSR.scala:122:14
      end
      else begin	// src/main/scala/mini/CSR.scala:122:14
        automatic logic _GEN_19;	// src/main/scala/mini/CSR.scala:146:21, :292:21, :293:38, :294:14
        _GEN_19 = wen & _GEN;	// src/main/scala/mini/CSR.scala:146:21, :237:30, :292:21, :293:{21,38}, :294:14
        if (io_expt_0) begin	// src/main/scala/mini/CSR.scala:253:41
          PRV <= 2'h3;	// src/main/scala/mini/CSR.scala:145:20
          PRV1 <= PRV;	// src/main/scala/mini/CSR.scala:145:20, :146:21
          IE1 <= IE;	// src/main/scala/mini/CSR.scala:149:19, :150:20
        end
        else begin	// src/main/scala/mini/CSR.scala:253:41
          if (isEret) begin	// src/main/scala/mini/CSR.scala:234:41
            PRV <= PRV1;	// src/main/scala/mini/CSR.scala:145:20, :146:21
            PRV1 <= 2'h0;	// src/main/scala/mini/CSR.scala:135:19, :146:21
          end
          else if (_GEN_19) begin	// src/main/scala/mini/CSR.scala:146:21, :292:21, :293:38, :294:14
            PRV <= wdata[2:1];	// src/main/scala/mini/CSR.scala:145:20, :238:37, :296:21
            PRV1 <= wdata[5:4];	// src/main/scala/mini/CSR.scala:146:21, :238:37, :294:22
          end
          IE1 <= isEret | (_GEN_19 ? wdata[3] : IE1);	// src/main/scala/mini/CSR.scala:146:21, :150:20, :234:41, :238:37, :287:24, :291:11, :292:21, :293:38, :294:14, :295:{13,21}
        end
        IE <= ~io_expt_0 & (isEret ? IE1 : _GEN_19 ? wdata[0] : IE);	// src/main/scala/mini/CSR.scala:146:21, :149:19, :150:20, :234:41, :238:37, :253:41, :267:19, :283:10, :287:24, :289:10, :292:21, :293:38, :294:14, :297:{12,20}
      end
      if (_GEN_12) begin	// src/main/scala/mini/CSR.scala:166:21, :266:19, :267:19
      end
      else	// src/main/scala/mini/CSR.scala:166:21, :266:19, :267:19
        MTIP <= wdata[7];	// src/main/scala/mini/CSR.scala:166:21, :238:37, :300:24
      if (_GEN_13) begin	// src/main/scala/mini/CSR.scala:169:21, :266:19, :267:19
      end
      else	// src/main/scala/mini/CSR.scala:169:21, :266:19, :267:19
        MTIE <= wdata[7];	// src/main/scala/mini/CSR.scala:169:21, :238:37, :304:24
      if (_GEN_12) begin	// src/main/scala/mini/CSR.scala:166:21, :172:21, :266:19, :267:19
      end
      else	// src/main/scala/mini/CSR.scala:172:21, :266:19, :267:19
        MSIP <= wdata[3];	// src/main/scala/mini/CSR.scala:172:21, :238:37, :301:24
      if (_GEN_13) begin	// src/main/scala/mini/CSR.scala:169:21, :175:21, :266:19, :267:19
      end
      else	// src/main/scala/mini/CSR.scala:175:21, :266:19, :267:19
        MSIE <= wdata[3];	// src/main/scala/mini/CSR.scala:175:21, :238:37, :305:24
      if (io_stall | _GEN_1 | ~wen | _GEN | _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5
          | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | ~_GEN_10) begin	// src/main/scala/mini/CSR.scala:166:21, :189:24, :237:30, :266:19, :267:19, :287:24, :292:21, :293:{21,38}, :299:{28,41}, :303:{28,41}, :307:{28,43}, :308:{28,44}, :309:{28,46}, :310:{28,46}, :311:{28,42}, :312:{28,44}, :313:{28,46}, :314:{28,45}
      end
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:238:37
        mtohost <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:189:24, :242:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:238:37
        mtohost <= _wdata_T;	// src/main/scala/mini/CSR.scala:189:24, :241:24
      else	// src/main/scala/mini/CSR.scala:238:37
        mtohost <= _wdata_T_4;	// src/main/scala/mini/CSR.scala:189:24, :238:37
    end
    if (io_stall | _GEN_1 | ~wen | _GEN | _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4
        | ~_GEN_5) begin	// src/main/scala/mini/CSR.scala:166:21, :181:21, :237:30, :266:19, :267:19, :287:24, :292:21, :293:{21,38}, :299:{28,41}, :303:{28,41}, :307:{28,43}, :308:{28,44}, :309:{28,46}
    end
    else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:238:37
      mtimecmp <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:181:21, :242:24
    else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:238:37
      mtimecmp <= _wdata_T;	// src/main/scala/mini/CSR.scala:181:21, :241:24
    else	// src/main/scala/mini/CSR.scala:238:37
      mtimecmp <= _wdata_T_4;	// src/main/scala/mini/CSR.scala:181:21, :238:37
    if (io_stall | _GEN_1 | ~wen | _GEN | _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5
        | ~_GEN_6) begin	// src/main/scala/mini/CSR.scala:166:21, :183:21, :237:30, :266:19, :267:19, :287:24, :292:21, :293:{21,38}, :299:{28,41}, :303:{28,41}, :307:{28,43}, :308:{28,44}, :309:{28,46}, :310:{28,46}
    end
    else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:238:37
      mscratch <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:183:21, :242:24
    else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:238:37
      mscratch <= _wdata_T;	// src/main/scala/mini/CSR.scala:183:21, :241:24
    else	// src/main/scala/mini/CSR.scala:238:37
      mscratch <= _wdata_T_4;	// src/main/scala/mini/CSR.scala:183:21, :238:37
    if (io_stall) begin	// src/main/scala/mini/CSR.scala:122:14
    end
    else if (io_expt_0) begin	// src/main/scala/mini/CSR.scala:253:41
      mepc <= {io_pc[31:2], 2'h0};	// src/main/scala/mini/CSR.scala:135:19, :185:17, :268:{21,26}
      mcause <=
        {28'h0,
         iaddrInvalid
           ? 4'h0
           : laddrInvalid
               ? 4'h4
               : saddrInvalid ? 4'h6 : isEcall ? {2'h0, PRV} - 4'h8 : {3'h1, isEbreak}};	// src/main/scala/mini/CSR.scala:121:7, :135:19, :145:20, :186:19, :232:42, :233:42, :237:20, :245:34, :246:52, :250:35, :269:{14,20}, :272:12, :275:14, :278:{16,38}
      if (iaddrInvalid | laddrInvalid | saddrInvalid)	// src/main/scala/mini/CSR.scala:245:34, :246:52, :250:35, :286:41
        mbadaddr <= io_addr;	// src/main/scala/mini/CSR.scala:187:21
    end
    else begin	// src/main/scala/mini/CSR.scala:253:41
      if (isEret | ~wen | _GEN | _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6
          | ~_GEN_7) begin	// src/main/scala/mini/CSR.scala:166:21, :185:17, :234:41, :237:30, :287:24, :292:21, :293:{21,38}, :299:{28,41}, :303:{28,41}, :307:{28,43}, :308:{28,44}, :309:{28,46}, :310:{28,46}, :311:{28,42}
      end
      else	// src/main/scala/mini/CSR.scala:185:17, :287:24, :292:21
        mepc <= {wdata[31:2], 2'h0};	// src/main/scala/mini/CSR.scala:135:19, :185:17, :238:37, :250:35, :311:{49,58}
      if (isEret | ~wen | _GEN | _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6
          | _GEN_7 | ~_GEN_8) begin	// src/main/scala/mini/CSR.scala:166:21, :186:19, :234:41, :237:30, :287:24, :292:21, :293:{21,38}, :299:{28,41}, :303:{28,41}, :307:{28,43}, :308:{28,44}, :309:{28,46}, :310:{28,46}, :311:{28,42}, :312:{28,44}
      end
      else	// src/main/scala/mini/CSR.scala:186:19, :287:24, :292:21
        mcause <= wdata & 32'h8000000F;	// src/main/scala/mini/CSR.scala:186:19, :238:37, :312:62
      if (isEret | ~wen | _GEN | _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6
          | _GEN_7 | _GEN_8 | ~_GEN_9) begin	// src/main/scala/mini/CSR.scala:166:21, :187:21, :234:41, :237:30, :287:24, :292:21, :293:{21,38}, :299:{28,41}, :303:{28,41}, :307:{28,43}, :308:{28,44}, :309:{28,46}, :310:{28,46}, :311:{28,42}, :312:{28,44}, :313:{28,46}
      end
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:238:37
        mbadaddr <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:187:21, :242:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:238:37
        mbadaddr <= _wdata_T;	// src/main/scala/mini/CSR.scala:187:21, :241:24
      else	// src/main/scala/mini/CSR.scala:238:37
        mbadaddr <= _wdata_T_4;	// src/main/scala/mini/CSR.scala:187:21, :238:37
    end
    if (io_stall | _GEN_1 | ~wen | _GEN | _GEN_0 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5
        | _GEN_6 | _GEN_7 | _GEN_8 | _GEN_9 | _GEN_10 | ~_GEN_11) begin	// src/main/scala/mini/CSR.scala:166:21, :192:32, :237:30, :266:19, :267:19, :287:24, :292:21, :293:{21,38}, :299:{28,41}, :303:{28,41}, :307:{28,43}, :308:{28,44}, :309:{28,46}, :310:{28,46}, :311:{28,42}, :312:{28,44}, :313:{28,46}, :314:{28,45}, :315:{28,47}
      if (io_host_fromhost_valid)	// src/main/scala/mini/CSR.scala:122:14
        mfromhost <= io_host_fromhost_bits;	// src/main/scala/mini/CSR.scala:190:22
    end
    else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:238:37
      mfromhost <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:190:22, :242:24
    else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:238:37
      mfromhost <= _wdata_T;	// src/main/scala/mini/CSR.scala:190:22, :241:24
    else	// src/main/scala/mini/CSR.scala:238:37
      mfromhost <= _wdata_T_4;	// src/main/scala/mini/CSR.scala:190:22, :238:37
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/mini/CSR.scala:121:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/mini/CSR.scala:121:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/mini/CSR.scala:121:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/mini/CSR.scala:121:7
      automatic logic [31:0] _RANDOM[0:13];	// src/main/scala/mini/CSR.scala:121:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/mini/CSR.scala:121:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/mini/CSR.scala:121:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/mini/CSR.scala:121:7
        for (logic [3:0] i = 4'h0; i < 4'hE; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/mini/CSR.scala:121:7
        end	// src/main/scala/mini/CSR.scala:121:7
        time_0 = _RANDOM[4'h0];	// src/main/scala/mini/CSR.scala:121:7, :128:21
        timeh = _RANDOM[4'h1];	// src/main/scala/mini/CSR.scala:121:7, :129:22
        cycle = _RANDOM[4'h2];	// src/main/scala/mini/CSR.scala:121:7, :130:22
        cycleh = _RANDOM[4'h3];	// src/main/scala/mini/CSR.scala:121:7, :131:23
        instret = _RANDOM[4'h4];	// src/main/scala/mini/CSR.scala:121:7, :132:24
        instreth = _RANDOM[4'h5];	// src/main/scala/mini/CSR.scala:121:7, :133:25
        PRV = _RANDOM[4'h6][1:0];	// src/main/scala/mini/CSR.scala:121:7, :145:20
        PRV1 = _RANDOM[4'h6][3:2];	// src/main/scala/mini/CSR.scala:121:7, :145:20, :146:21
        IE = _RANDOM[4'h6][4];	// src/main/scala/mini/CSR.scala:121:7, :145:20, :149:19
        IE1 = _RANDOM[4'h6][5];	// src/main/scala/mini/CSR.scala:121:7, :145:20, :150:20
        MTIP = _RANDOM[4'h6][6];	// src/main/scala/mini/CSR.scala:121:7, :145:20, :166:21
        MTIE = _RANDOM[4'h6][7];	// src/main/scala/mini/CSR.scala:121:7, :145:20, :169:21
        MSIP = _RANDOM[4'h6][8];	// src/main/scala/mini/CSR.scala:121:7, :145:20, :172:21
        MSIE = _RANDOM[4'h6][9];	// src/main/scala/mini/CSR.scala:121:7, :145:20, :175:21
        mtimecmp = {_RANDOM[4'h6][31:10], _RANDOM[4'h7][9:0]};	// src/main/scala/mini/CSR.scala:121:7, :145:20, :181:21
        mscratch = {_RANDOM[4'h7][31:10], _RANDOM[4'h8][9:0]};	// src/main/scala/mini/CSR.scala:121:7, :181:21, :183:21
        mepc = {_RANDOM[4'h8][31:10], _RANDOM[4'h9][9:0]};	// src/main/scala/mini/CSR.scala:121:7, :183:21, :185:17
        mcause = {_RANDOM[4'h9][31:10], _RANDOM[4'hA][9:0]};	// src/main/scala/mini/CSR.scala:121:7, :185:17, :186:19
        mbadaddr = {_RANDOM[4'hA][31:10], _RANDOM[4'hB][9:0]};	// src/main/scala/mini/CSR.scala:121:7, :186:19, :187:21
        mtohost = {_RANDOM[4'hB][31:10], _RANDOM[4'hC][9:0]};	// src/main/scala/mini/CSR.scala:121:7, :187:21, :189:24
        mfromhost = {_RANDOM[4'hC][31:10], _RANDOM[4'hD][9:0]};	// src/main/scala/mini/CSR.scala:121:7, :189:24, :190:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/mini/CSR.scala:121:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/mini/CSR.scala:121:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out = io_out_0;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/mini/CSR.scala:121:7
  assign io_expt = io_expt_0;	// src/main/scala/mini/CSR.scala:121:7, :253:41
  assign io_evec = {24'h0, PRV, 6'h0} + 32'h100;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/mini/CSR.scala:121:7, :145:20, :178:16, :254:{20,27}
  assign io_epc = mepc;	// src/main/scala/mini/CSR.scala:121:7, :185:17
  assign io_host_tohost = mtohost;	// src/main/scala/mini/CSR.scala:121:7, :189:24
endmodule

// VCS coverage exclude_file
module regs_32x32(	// src/main/scala/mini/RegFile.scala:19:17
  input  [4:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [4:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [31:0] R1_data,
  input  [4:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:31];	// src/main/scala/mini/RegFile.scala:19:17
  always @(posedge W0_clk) begin	// src/main/scala/mini/RegFile.scala:19:17
    if (W0_en & 1'h1)	// src/main/scala/mini/RegFile.scala:19:17
      Memory[W0_addr] <= W0_data;	// src/main/scala/mini/RegFile.scala:19:17
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/mini/RegFile.scala:19:17
    reg [31:0] _RANDOM_MEM;	// src/main/scala/mini/RegFile.scala:19:17
    initial begin	// src/main/scala/mini/RegFile.scala:19:17
      `INIT_RANDOM_PROLOG_	// src/main/scala/mini/RegFile.scala:19:17
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/mini/RegFile.scala:19:17
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/mini/RegFile.scala:19:17
          Memory[i[4:0]] = _RANDOM_MEM;	// src/main/scala/mini/RegFile.scala:19:17
        end	// src/main/scala/mini/RegFile.scala:19:17
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// src/main/scala/mini/RegFile.scala:19:17
  assign R1_data = R1_en ? Memory[R1_addr] : 32'bx;	// src/main/scala/mini/RegFile.scala:19:17
endmodule

module RegFile(	// src/main/scala/mini/RegFile.scala:17:7
  input         clock,	// src/main/scala/mini/RegFile.scala:17:7
  input  [4:0]  io_raddr1,	// src/main/scala/mini/RegFile.scala:18:14
                io_raddr2,	// src/main/scala/mini/RegFile.scala:18:14
  output [31:0] io_rdata1,	// src/main/scala/mini/RegFile.scala:18:14
                io_rdata2,	// src/main/scala/mini/RegFile.scala:18:14
  input         io_wen,	// src/main/scala/mini/RegFile.scala:18:14
  input  [4:0]  io_waddr,	// src/main/scala/mini/RegFile.scala:18:14
  input  [31:0] io_wdata	// src/main/scala/mini/RegFile.scala:18:14
);

  wire [31:0] _regs_ext_R0_data;	// src/main/scala/mini/RegFile.scala:19:17
  wire [31:0] _regs_ext_R1_data;	// src/main/scala/mini/RegFile.scala:19:17
  regs_32x32 regs_ext (	// src/main/scala/mini/RegFile.scala:19:17
    .R0_addr (io_raddr2),
    .R0_en   (1'h1),	// src/main/scala/mini/RegFile.scala:17:7
    .R0_clk  (clock),
    .R0_data (_regs_ext_R0_data),
    .R1_addr (io_raddr1),
    .R1_en   (1'h1),	// src/main/scala/mini/RegFile.scala:17:7
    .R1_clk  (clock),
    .R1_data (_regs_ext_R1_data),
    .W0_addr (io_waddr),
    .W0_en   (io_wen & (|io_waddr)),	// src/main/scala/mini/RegFile.scala:22:{15,26}
    .W0_clk  (clock),
    .W0_data (io_wdata)
  );
  assign io_rdata1 = (|io_raddr1) ? _regs_ext_R1_data : 32'h0;	// src/main/scala/mini/RegFile.scala:17:7, :19:17, :20:{19,30}, :21:19
  assign io_rdata2 = (|io_raddr2) ? _regs_ext_R0_data : 32'h0;	// src/main/scala/mini/RegFile.scala:17:7, :19:17, :21:{19,30}
endmodule

module AluArea(	// src/main/scala/mini/Alu.scala:63:7
  input  [31:0] io_A,	// src/main/scala/mini/Alu.scala:64:14
                io_B,	// src/main/scala/mini/Alu.scala:64:14
  input  [3:0]  io_alu_op,	// src/main/scala/mini/Alu.scala:64:14
  output [31:0] io_out,	// src/main/scala/mini/Alu.scala:64:14
                io_sum	// src/main/scala/mini/Alu.scala:64:14
);

  wire [31:0] _sum_T_4 = io_A + (io_alu_op[0] ? 32'h0 - io_B : io_B);	// src/main/scala/mini/Alu.scala:65:{18,23,33,38}
  wire [7:0]  _GEN =
    {{io_A[11:8], io_A[15:14]} & 6'h33, 2'h0} | {io_A[15:12], io_A[19:16]} & 8'h33;	// src/main/scala/mini/Alu.scala:69:45
  wire [18:0] _GEN_0 =
    {io_A[5:4], io_A[7:6], io_A[9:8], _GEN, io_A[19:18], io_A[21:20], io_A[23]}
    & 19'h55555;	// src/main/scala/mini/Alu.scala:69:45
  wire [31:0] shin =
    io_alu_op[3]
      ? io_A
      : {io_A[0],
         io_A[1],
         io_A[2],
         io_A[3],
         io_A[4],
         _GEN_0[18:15] | {io_A[7:6], io_A[9:8]} & 4'h5,
         _GEN_0[14:7] | _GEN & 8'h55,
         _GEN[1],
         _GEN_0[5] | io_A[18],
         io_A[19],
         io_A[20],
         {_GEN_0[2:0], 1'h0} | {io_A[23:22], io_A[25:24]} & 4'h5,
         io_A[25],
         io_A[26],
         io_A[27],
         io_A[28],
         io_A[29],
         io_A[30],
         io_A[31]};	// src/main/scala/mini/Alu.scala:69:{17,27,45}, :78:19
  wire [32:0] _shiftr_T_5 =
    $signed($signed({io_alu_op[0] & shin[31], shin}) >>> io_B[4:0]);	// src/main/scala/mini/Alu.scala:65:33, :68:19, :69:17, :70:{20,34,41,67}
  wire [7:0]  _GEN_1 =
    {{_shiftr_T_5[11:8], _shiftr_T_5[15:14]} & 6'h33, 2'h0}
    | {_shiftr_T_5[15:12], _shiftr_T_5[19:16]} & 8'h33;	// src/main/scala/mini/Alu.scala:69:45, :70:{67,76}, :71:23
  wire [18:0] _GEN_2 =
    {_shiftr_T_5[5:4],
     _shiftr_T_5[7:6],
     _shiftr_T_5[9:8],
     _GEN_1,
     _shiftr_T_5[19:18],
     _shiftr_T_5[21:20],
     _shiftr_T_5[23]} & 19'h55555;	// src/main/scala/mini/Alu.scala:69:45, :70:67, :71:23
  assign io_out =
    io_alu_op == 4'h0 | io_alu_op == 4'h1
      ? _sum_T_4
      : io_alu_op == 4'h5 | io_alu_op == 4'h7
          ? {31'h0,
             io_A[31] == io_B[31] ? _sum_T_4[31] : io_alu_op[1] ? io_B[31] : io_A[31]}
          : io_alu_op == 4'h9 | io_alu_op == 4'h8
              ? _shiftr_T_5[31:0]
              : io_alu_op == 4'h6
                  ? {_shiftr_T_5[0],
                     _shiftr_T_5[1],
                     _shiftr_T_5[2],
                     _shiftr_T_5[3],
                     _shiftr_T_5[4],
                     _GEN_2[18:15] | {_shiftr_T_5[7:6], _shiftr_T_5[9:8]} & 4'h5,
                     _GEN_2[14:7] | _GEN_1 & 8'h55,
                     _GEN_1[1],
                     _GEN_2[5] | _shiftr_T_5[18],
                     _shiftr_T_5[19],
                     _shiftr_T_5[20],
                     {_GEN_2[2:0], 1'h0} | {_shiftr_T_5[23:22], _shiftr_T_5[25:24]}
                       & 4'h5,
                     _shiftr_T_5[25],
                     _shiftr_T_5[26],
                     _shiftr_T_5[27],
                     _shiftr_T_5[28],
                     _shiftr_T_5[29],
                     _shiftr_T_5[30],
                     _shiftr_T_5[31]}
                  : io_alu_op == 4'h2
                      ? io_A & io_B
                      : io_alu_op == 4'h3
                          ? io_A | io_B
                          : io_alu_op == 4'h4
                              ? io_A ^ io_B
                              : io_alu_op == 4'hA ? io_A : io_B;	// src/main/scala/mini/Alu.scala:63:7, :65:18, :67:{8,13,25,33,49,65,75}, :69:45, :70:{67,76}, :71:23, :74:8, :75:{17,29,42}, :77:10, :78:{19,31,44}, :80:12, :81:{21,33,46}, :83:14, :84:23, :86:16, :87:25, :88:20, :89:18, :90:27, :91:22, :92:{20,31,49,60,71}
  assign io_sum = _sum_T_4;	// src/main/scala/mini/Alu.scala:63:7, :65:18
endmodule

module ImmGenWire(	// src/main/scala/mini/ImmGen.scala:20:7
  input  [31:0] io_inst,	// src/main/scala/mini/ImmGen.scala:21:14
  input  [2:0]  io_sel,	// src/main/scala/mini/ImmGen.scala:21:14
  output [31:0] io_out	// src/main/scala/mini/ImmGen.scala:21:14
);

  wire [11:0] _io_out_T_5 =
    io_sel == 3'h2
      ? {io_inst[31:25], io_inst[11:7]}
      : io_sel == 3'h1 ? io_inst[31:20] : {io_inst[31:21], 1'h0};	// src/main/scala/mini/ImmGen.scala:22:{21,30}, :23:{17,25,42}, :24:17, :29:{36,45}
  wire [12:0] _io_out_T_7 =
    io_sel == 3'h5
      ? {io_inst[31], io_inst[7], io_inst[30:25], io_inst[11:8], 1'h0}
      : {_io_out_T_5[11], _io_out_T_5};	// src/main/scala/mini/ImmGen.scala:24:{17,25,38,50,67}, :29:45
  assign io_out =
    io_sel == 3'h6
      ? {27'h0, io_inst[19:15]}
      : io_sel == 3'h4
          ? {{12{io_inst[31]}}, io_inst[19:12], io_inst[20], io_inst[30:21], 1'h0}
          : io_sel == 3'h3
              ? {io_inst[31:12], 12'h0}
              : {{19{_io_out_T_7[12]}}, _io_out_T_7};	// src/main/scala/mini/ImmGen.scala:20:7, :24:{17,25}, :25:{17,25}, :26:{17,38,55}, :27:21, :29:45
endmodule

module BrCondArea(	// src/main/scala/mini/BrCond.scala:37:7
  input  [31:0] io_rs1,	// src/main/scala/mini/BrCond.scala:38:14
                io_rs2,	// src/main/scala/mini/BrCond.scala:38:14
  input  [2:0]  io_br_type,	// src/main/scala/mini/BrCond.scala:38:14
  output        io_taken	// src/main/scala/mini/BrCond.scala:38:14
);

  wire [31:0] _diff_T = io_rs1 - io_rs2;	// src/main/scala/mini/BrCond.scala:39:21
  wire        isSameSign = io_rs1[31] == io_rs2[31];	// src/main/scala/mini/BrCond.scala:42:{26,37,47}
  wire        lt = isSameSign ? _diff_T[31] : io_rs1[31];	// src/main/scala/mini/BrCond.scala:39:21, :42:{26,37}, :43:{15,32}
  wire        ltu = isSameSign ? _diff_T[31] : io_rs2[31];	// src/main/scala/mini/BrCond.scala:39:21, :42:{37,47}, :43:32, :44:16
  assign io_taken =
    io_br_type == 3'h3 & ~(|_diff_T) | io_br_type == 3'h6 & (|_diff_T)
    | io_br_type == 3'h2 & lt | io_br_type == 3'h5 & ~lt | io_br_type == 3'h1 & ltu
    | io_br_type == 3'h4 & ~ltu;	// src/main/scala/mini/BrCond.scala:37:7, :39:21, :40:18, :41:12, :43:15, :44:16, :45:12, :46:13, :48:{18,29}, :49:{20,31}, :50:{20,31}, :51:{20,31}, :52:{20,32,40}, :53:{20,32}
endmodule

module Datapath(	// src/main/scala/mini/Datapath.scala:33:7
  input         clock,	// src/main/scala/mini/Datapath.scala:33:7
                reset,	// src/main/scala/mini/Datapath.scala:33:7
                io_host_fromhost_valid,	// src/main/scala/mini/Datapath.scala:34:14
  input  [31:0] io_host_fromhost_bits,	// src/main/scala/mini/Datapath.scala:34:14
  output [31:0] io_host_tohost,	// src/main/scala/mini/Datapath.scala:34:14
  output        io_icache_req_valid,	// src/main/scala/mini/Datapath.scala:34:14
  output [31:0] io_icache_req_bits_addr,	// src/main/scala/mini/Datapath.scala:34:14
  input         io_icache_resp_valid,	// src/main/scala/mini/Datapath.scala:34:14
  input  [31:0] io_icache_resp_bits_data,	// src/main/scala/mini/Datapath.scala:34:14
  output        io_dcache_abort,	// src/main/scala/mini/Datapath.scala:34:14
                io_dcache_req_valid,	// src/main/scala/mini/Datapath.scala:34:14
  output [31:0] io_dcache_req_bits_addr,	// src/main/scala/mini/Datapath.scala:34:14
                io_dcache_req_bits_data,	// src/main/scala/mini/Datapath.scala:34:14
  output [3:0]  io_dcache_req_bits_mask,	// src/main/scala/mini/Datapath.scala:34:14
  input         io_dcache_resp_valid,	// src/main/scala/mini/Datapath.scala:34:14
  input  [31:0] io_dcache_resp_bits_data,	// src/main/scala/mini/Datapath.scala:34:14
  output [31:0] io_ctrl_inst,	// src/main/scala/mini/Datapath.scala:34:14
  input  [1:0]  io_ctrl_pc_sel,	// src/main/scala/mini/Datapath.scala:34:14
  input         io_ctrl_inst_kill,	// src/main/scala/mini/Datapath.scala:34:14
                io_ctrl_A_sel,	// src/main/scala/mini/Datapath.scala:34:14
                io_ctrl_B_sel,	// src/main/scala/mini/Datapath.scala:34:14
  input  [2:0]  io_ctrl_imm_sel,	// src/main/scala/mini/Datapath.scala:34:14
  input  [3:0]  io_ctrl_alu_op,	// src/main/scala/mini/Datapath.scala:34:14
  input  [2:0]  io_ctrl_br_type,	// src/main/scala/mini/Datapath.scala:34:14
  input  [1:0]  io_ctrl_st_type,	// src/main/scala/mini/Datapath.scala:34:14
  input  [2:0]  io_ctrl_ld_type,	// src/main/scala/mini/Datapath.scala:34:14
  input  [1:0]  io_ctrl_wb_sel,	// src/main/scala/mini/Datapath.scala:34:14
  input         io_ctrl_wb_en,	// src/main/scala/mini/Datapath.scala:34:14
  input  [2:0]  io_ctrl_csr_cmd,	// src/main/scala/mini/Datapath.scala:34:14
  input         io_ctrl_illegal	// src/main/scala/mini/Datapath.scala:34:14
);

  wire             _brCond_io_taken;	// src/main/scala/mini/Datapath.scala:39:22
  wire [31:0]      _immGen_io_out;	// src/main/scala/mini/Datapath.scala:38:22
  wire [31:0]      _alu_io_out;	// src/main/scala/mini/Datapath.scala:37:19
  wire [31:0]      _alu_io_sum;	// src/main/scala/mini/Datapath.scala:37:19
  wire [31:0]      _regFile_io_rdata1;	// src/main/scala/mini/Datapath.scala:36:23
  wire [31:0]      _regFile_io_rdata2;	// src/main/scala/mini/Datapath.scala:36:23
  wire [31:0]      _csr_io_out;	// src/main/scala/mini/Datapath.scala:35:19
  wire             _csr_io_expt;	// src/main/scala/mini/Datapath.scala:35:19
  wire [31:0]      _csr_io_evec;	// src/main/scala/mini/Datapath.scala:35:19
  wire [31:0]      _csr_io_epc;	// src/main/scala/mini/Datapath.scala:35:19
  reg  [31:0]      fe_reg_inst;	// src/main/scala/mini/Datapath.scala:47:23
  reg  [31:0]      fe_reg_pc;	// src/main/scala/mini/Datapath.scala:47:23
  reg  [31:0]      ew_reg_inst;	// src/main/scala/mini/Datapath.scala:56:23
  reg  [31:0]      ew_reg_pc;	// src/main/scala/mini/Datapath.scala:56:23
  reg  [31:0]      ew_reg_alu;	// src/main/scala/mini/Datapath.scala:56:23
  reg  [31:0]      ew_reg_csr_in;	// src/main/scala/mini/Datapath.scala:56:23
  reg  [1:0]       st_type;	// src/main/scala/mini/Datapath.scala:67:20
  reg  [2:0]       ld_type;	// src/main/scala/mini/Datapath.scala:68:20
  reg  [1:0]       wb_sel;	// src/main/scala/mini/Datapath.scala:69:19
  reg              wb_en;	// src/main/scala/mini/Datapath.scala:70:18
  reg  [2:0]       csr_cmd;	// src/main/scala/mini/Datapath.scala:71:20
  reg              illegal;	// src/main/scala/mini/Datapath.scala:72:20
  reg              pc_check;	// src/main/scala/mini/Datapath.scala:73:21
  reg              started;	// src/main/scala/mini/Datapath.scala:77:24
  wire             stall = ~io_icache_resp_valid | ~io_dcache_resp_valid;	// src/main/scala/mini/Datapath.scala:78:{15,37,40}
  reg  [32:0]      pc;	// src/main/scala/mini/Datapath.scala:79:19
  wire [32:0]      _next_pc_T = pc + 33'h4;	// src/main/scala/mini/Datapath.scala:79:19, :82:8, :198:48
  wire             _pc_check_T = io_ctrl_pc_sel == 2'h1;	// src/main/scala/mini/Datapath.scala:87:24
  wire             _next_pc_T_4 = _pc_check_T | _brCond_io_taken;	// src/main/scala/mini/Datapath.scala:39:22, :87:{24,36}
  wire             _next_pc_T_7 = io_ctrl_pc_sel == 2'h2;	// src/main/scala/mini/Datapath.scala:88:23
  wire             _rs2_T = wb_sel == 2'h0;	// src/main/scala/mini/Datapath.scala:69:19, :125:24, :150:13
  wire [31:0]      rs1 =
    _rs2_T & wb_en & (|(fe_reg_inst[19:15])) & fe_reg_inst[19:15] == ew_reg_inst[11:7]
      ? ew_reg_alu
      : _regFile_io_rdata1;	// src/main/scala/mini/Datapath.scala:36:23, :47:23, :56:23, :70:18, :112:29, :122:31, :123:{37,54}, :125:{16,24,35}
  wire [31:0]      rs2 =
    _rs2_T & wb_en & (|(fe_reg_inst[24:20])) & fe_reg_inst[24:20] == ew_reg_inst[11:7]
      ? ew_reg_alu
      : _regFile_io_rdata2;	// src/main/scala/mini/Datapath.scala:36:23, :47:23, :56:23, :70:18, :113:29, :122:31, :124:{37,54}, :125:24, :126:{16,35}
  wire [286:0]     _io_dcache_req_bits_data_T =
    {255'h0, rs2} << {282'h0, _alu_io_sum[1:0], 3'h0};	// src/main/scala/mini/Datapath.scala:33:7, :37:19, :126:16, :140:47, :143:34
  wire [1:0]       _io_dcache_req_bits_mask_T = stall ? st_type : io_ctrl_st_type;	// src/main/scala/mini/Datapath.scala:67:20, :78:37, :144:43
  wire [4:0]       _io_dcache_req_bits_mask_T_2 = 5'h3 << _alu_io_sum[1:0];	// src/main/scala/mini/Datapath.scala:37:19, :145:{47,60}
  wire [31:0]      lshift = io_dcache_resp_bits_data >> {27'h0, ew_reg_alu[1:0], 3'h0};	// src/main/scala/mini/Datapath.scala:33:7, :56:23, :171:47, :172:41
  wire [3:0][32:0] _GEN =
    {{{1'h0, _csr_io_out}},
     {{1'h0, ew_reg_pc + 32'h4}},
     {ld_type == 3'h5
        ? {25'h0, lshift[7:0]}
        : ld_type == 3'h4
            ? {17'h0, lshift[15:0]}
            : ld_type == 3'h3
                ? {{25{lshift[7]}}, lshift[7:0]}
                : ld_type == 3'h2
                    ? {{17{lshift[15]}}, lshift[15:0]}
                    : {1'h0, io_dcache_resp_bits_data}},
     {{1'h0, ew_reg_alu}}};	// <stdin>:892:30, src/main/scala/mini/Datapath.scala:33:7, :35:19, :56:23, :68:20, :172:41, :173:{58,63}, :175:22, :176:22, :197:{34,39}, :198:{48,55,82}
  always @(posedge clock) begin	// src/main/scala/mini/Datapath.scala:33:7
    automatic logic _GEN_0 = reset | ~stall & _csr_io_expt;	// src/main/scala/mini/Datapath.scala:35:19, :78:37, :97:26, :149:{21,31}
    automatic logic _GEN_1;	// src/main/scala/mini/Datapath.scala:156:21
    automatic logic _GEN_2;	// src/main/scala/mini/Datapath.scala:56:23, :149:47, :156:38
    _GEN_1 = ~stall & ~_csr_io_expt;	// src/main/scala/mini/Datapath.scala:35:19, :78:37, :97:26, :156:{21,24}
    _GEN_2 = _GEN_0 | ~_GEN_1;	// src/main/scala/mini/Datapath.scala:56:23, :149:{21,47}, :156:{21,38}
    if (reset) begin	// src/main/scala/mini/Datapath.scala:33:7
      fe_reg_inst <= 32'h13;	// <stdin>:893:32, src/main/scala/mini/Datapath.scala:47:23
      fe_reg_pc <= 32'h0;	// <stdin>:892:5, src/main/scala/mini/Datapath.scala:47:23
      ew_reg_inst <= 32'h13;	// <stdin>:893:32, src/main/scala/mini/Datapath.scala:56:23
      ew_reg_pc <= 32'h0;	// <stdin>:892:5, src/main/scala/mini/Datapath.scala:56:23
      ew_reg_alu <= 32'h0;	// <stdin>:892:5, src/main/scala/mini/Datapath.scala:56:23
      ew_reg_csr_in <= 32'h0;	// <stdin>:892:5, src/main/scala/mini/Datapath.scala:56:23
      pc <= 33'h1FC;	// src/main/scala/mini/Datapath.scala:79:19
    end
    else begin	// src/main/scala/mini/Datapath.scala:33:7
      if (~stall) begin	// src/main/scala/mini/Datapath.scala:78:37
        fe_reg_inst <=
          started | io_ctrl_inst_kill | _brCond_io_taken | _csr_io_expt
            ? 32'h13
            : io_icache_resp_bits_data;	// <stdin>:893:32, src/main/scala/mini/Datapath.scala:35:19, :39:22, :47:23, :77:24, :92:{8,57}
        fe_reg_pc <= pc[31:0];	// src/main/scala/mini/Datapath.scala:47:23, :79:19
        if (_csr_io_expt)	// src/main/scala/mini/Datapath.scala:35:19
          pc <= {1'h0, _csr_io_evec};	// <stdin>:892:30, src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/mini/Datapath.scala:35:19, :79:19
        else if (&io_ctrl_pc_sel)	// src/main/scala/mini/Datapath.scala:86:23
          pc <= {1'h0, _csr_io_epc};	// <stdin>:892:30, src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/mini/Datapath.scala:35:19, :79:19
        else if (_next_pc_T_4)	// src/main/scala/mini/Datapath.scala:87:36
          pc <= {1'h0, _alu_io_sum[31:1], 1'h0};	// <stdin>:892:30, src/main/scala/mini/Datapath.scala:37:19, :79:19, :87:{73,80}
        else if (~_next_pc_T_7)	// src/main/scala/mini/Datapath.scala:88:23
          pc <= _next_pc_T;	// src/main/scala/mini/Datapath.scala:79:19, :82:8
      end
      if (_GEN_2) begin	// src/main/scala/mini/Datapath.scala:56:23, :149:47, :156:38
      end
      else begin	// src/main/scala/mini/Datapath.scala:56:23, :149:47, :156:38
        ew_reg_inst <= fe_reg_inst;	// src/main/scala/mini/Datapath.scala:47:23, :56:23
        ew_reg_pc <= fe_reg_pc;	// src/main/scala/mini/Datapath.scala:47:23, :56:23
        ew_reg_alu <= _alu_io_out;	// src/main/scala/mini/Datapath.scala:37:19, :56:23
        ew_reg_csr_in <= io_ctrl_imm_sel == 3'h6 ? _immGen_io_out : rs1;	// src/main/scala/mini/Datapath.scala:33:7, :38:22, :56:23, :125:16, :160:{25,42}
      end
    end
    if (_GEN_0) begin	// src/main/scala/mini/Datapath.scala:149:21
      st_type <= 2'h0;	// src/main/scala/mini/Datapath.scala:67:20, :150:13
      ld_type <= 3'h0;	// src/main/scala/mini/Datapath.scala:33:7, :68:20
      csr_cmd <= 3'h0;	// src/main/scala/mini/Datapath.scala:33:7, :71:20
    end
    else if (_GEN_1) begin	// src/main/scala/mini/Datapath.scala:156:21
      st_type <= io_ctrl_st_type;	// src/main/scala/mini/Datapath.scala:67:20
      ld_type <= io_ctrl_ld_type;	// src/main/scala/mini/Datapath.scala:68:20
      csr_cmd <= io_ctrl_csr_cmd;	// src/main/scala/mini/Datapath.scala:71:20
    end
    if (_GEN_2) begin	// src/main/scala/mini/Datapath.scala:56:23, :69:19, :149:47, :156:38
    end
    else	// src/main/scala/mini/Datapath.scala:69:19, :149:47, :156:38
      wb_sel <= io_ctrl_wb_sel;	// src/main/scala/mini/Datapath.scala:69:19
    wb_en <= ~_GEN_0 & (_GEN_1 ? io_ctrl_wb_en : wb_en);	// src/main/scala/mini/Datapath.scala:70:18, :149:{21,47}, :152:11, :156:{21,38}, :164:11
    illegal <= ~_GEN_0 & (_GEN_1 ? io_ctrl_illegal : illegal);	// src/main/scala/mini/Datapath.scala:72:20, :149:{21,47}, :152:11, :154:13, :156:{21,38}, :166:13
    pc_check <= ~_GEN_0 & (_GEN_1 ? _pc_check_T : pc_check);	// src/main/scala/mini/Datapath.scala:73:21, :87:24, :149:{21,47}, :152:11, :155:14, :156:{21,38}, :167:14
    started <= reset;	// src/main/scala/mini/Datapath.scala:77:24
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/mini/Datapath.scala:33:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/mini/Datapath.scala:33:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/mini/Datapath.scala:33:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/mini/Datapath.scala:33:7
      automatic logic [31:0] _RANDOM[0:7];	// src/main/scala/mini/Datapath.scala:33:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/mini/Datapath.scala:33:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/mini/Datapath.scala:33:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/mini/Datapath.scala:33:7
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM[i[2:0]] = `RANDOM;	// src/main/scala/mini/Datapath.scala:33:7
        end	// src/main/scala/mini/Datapath.scala:33:7
        fe_reg_inst = _RANDOM[3'h0];	// src/main/scala/mini/Datapath.scala:33:7, :47:23
        fe_reg_pc = _RANDOM[3'h1];	// src/main/scala/mini/Datapath.scala:33:7, :47:23
        ew_reg_inst = _RANDOM[3'h2];	// src/main/scala/mini/Datapath.scala:33:7, :56:23
        ew_reg_pc = _RANDOM[3'h3];	// src/main/scala/mini/Datapath.scala:33:7, :56:23
        ew_reg_alu = _RANDOM[3'h4];	// src/main/scala/mini/Datapath.scala:33:7, :56:23
        ew_reg_csr_in = _RANDOM[3'h5];	// src/main/scala/mini/Datapath.scala:33:7, :56:23
        st_type = _RANDOM[3'h6][1:0];	// src/main/scala/mini/Datapath.scala:33:7, :67:20
        ld_type = _RANDOM[3'h6][4:2];	// src/main/scala/mini/Datapath.scala:33:7, :67:20, :68:20
        wb_sel = _RANDOM[3'h6][6:5];	// src/main/scala/mini/Datapath.scala:33:7, :67:20, :69:19
        wb_en = _RANDOM[3'h6][7];	// src/main/scala/mini/Datapath.scala:33:7, :67:20, :70:18
        csr_cmd = _RANDOM[3'h6][10:8];	// src/main/scala/mini/Datapath.scala:33:7, :67:20, :71:20
        illegal = _RANDOM[3'h6][11];	// src/main/scala/mini/Datapath.scala:33:7, :67:20, :72:20
        pc_check = _RANDOM[3'h6][12];	// src/main/scala/mini/Datapath.scala:33:7, :67:20, :73:21
        started = _RANDOM[3'h6][13];	// src/main/scala/mini/Datapath.scala:33:7, :67:20, :77:24
        pc = {_RANDOM[3'h6][31:14], _RANDOM[3'h7][14:0]};	// src/main/scala/mini/Datapath.scala:33:7, :67:20, :79:19
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/mini/Datapath.scala:33:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/mini/Datapath.scala:33:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CSR csr (	// src/main/scala/mini/Datapath.scala:35:19
    .clock                  (clock),
    .reset                  (reset),
    .io_stall               (stall),	// src/main/scala/mini/Datapath.scala:78:37
    .io_cmd                 (csr_cmd),	// src/main/scala/mini/Datapath.scala:71:20
    .io_in                  (ew_reg_csr_in),	// src/main/scala/mini/Datapath.scala:56:23
    .io_out                 (_csr_io_out),
    .io_pc                  (ew_reg_pc),	// src/main/scala/mini/Datapath.scala:56:23
    .io_addr                (ew_reg_alu),	// src/main/scala/mini/Datapath.scala:56:23
    .io_inst                (ew_reg_inst),	// src/main/scala/mini/Datapath.scala:56:23
    .io_illegal             (illegal),	// src/main/scala/mini/Datapath.scala:72:20
    .io_st_type             (st_type),	// src/main/scala/mini/Datapath.scala:67:20
    .io_ld_type             (ld_type),	// src/main/scala/mini/Datapath.scala:68:20
    .io_pc_check            (pc_check),	// src/main/scala/mini/Datapath.scala:73:21
    .io_expt                (_csr_io_expt),
    .io_evec                (_csr_io_evec),
    .io_epc                 (_csr_io_epc),
    .io_host_fromhost_valid (io_host_fromhost_valid),
    .io_host_fromhost_bits  (io_host_fromhost_bits),
    .io_host_tohost         (io_host_tohost)
  );
  RegFile regFile (	// src/main/scala/mini/Datapath.scala:36:23
    .clock     (clock),
    .io_raddr1 (fe_reg_inst[19:15]),	// src/main/scala/mini/Datapath.scala:47:23, :112:29
    .io_raddr2 (fe_reg_inst[24:20]),	// src/main/scala/mini/Datapath.scala:47:23, :113:29
    .io_rdata1 (_regFile_io_rdata1),
    .io_rdata2 (_regFile_io_rdata2),
    .io_wen    (wb_en & ~stall & ~_csr_io_expt),	// src/main/scala/mini/Datapath.scala:35:19, :70:18, :78:37, :97:26, :201:{37,40}
    .io_waddr  (ew_reg_inst[11:7]),	// src/main/scala/mini/Datapath.scala:56:23, :122:31
    .io_wdata  (_GEN[wb_sel][31:0])	// src/main/scala/mini/Datapath.scala:69:19, :197:39, :199:7, :203:20
  );
  AluArea alu (	// src/main/scala/mini/Datapath.scala:37:19
    .io_A      (io_ctrl_A_sel ? rs1 : fe_reg_pc),	// src/main/scala/mini/Datapath.scala:47:23, :125:16, :129:18
    .io_B      (io_ctrl_B_sel ? rs2 : _immGen_io_out),	// src/main/scala/mini/Datapath.scala:38:22, :126:16, :130:18
    .io_alu_op (io_ctrl_alu_op),
    .io_out    (_alu_io_out),
    .io_sum    (_alu_io_sum)
  );
  ImmGenWire immGen (	// src/main/scala/mini/Datapath.scala:38:22
    .io_inst (fe_reg_inst),	// src/main/scala/mini/Datapath.scala:47:23
    .io_sel  (io_ctrl_imm_sel),
    .io_out  (_immGen_io_out)
  );
  BrCondArea brCond (	// src/main/scala/mini/Datapath.scala:39:22
    .io_rs1     (rs1),	// src/main/scala/mini/Datapath.scala:125:16
    .io_rs2     (rs2),	// src/main/scala/mini/Datapath.scala:126:16
    .io_br_type (io_ctrl_br_type),
    .io_taken   (_brCond_io_taken)
  );
  assign io_icache_req_valid = ~stall;	// src/main/scala/mini/Datapath.scala:33:7, :78:37, :97:26
  assign io_icache_req_bits_addr =
    stall
      ? pc[31:0]
      : _csr_io_expt
          ? _csr_io_evec
          : (&io_ctrl_pc_sel)
              ? _csr_io_epc
              : _next_pc_T_4
                  ? {_alu_io_sum[31:1], 1'h0}
                  : _next_pc_T_7 ? pc[31:0] : _next_pc_T[31:0];	// <stdin>:892:30, src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/mini/Datapath.scala:33:7, :35:19, :37:19, :78:37, :79:19, :82:8, :86:23, :87:{36,73,80}, :88:23
  assign io_dcache_abort = _csr_io_expt;	// src/main/scala/mini/Datapath.scala:33:7, :35:19
  assign io_dcache_req_valid = ~stall & ((|io_ctrl_st_type) | (|io_ctrl_ld_type));	// src/main/scala/mini/Datapath.scala:33:7, :78:37, :97:26, :141:{33,53,57,76}
  assign io_dcache_req_bits_addr = {stall ? ew_reg_alu[31:2] : _alu_io_sum[31:2], 2'h0};	// src/main/scala/mini/Datapath.scala:33:7, :37:19, :56:23, :78:37, :139:18, :142:27, :150:13
  assign io_dcache_req_bits_data = _io_dcache_req_bits_data_T[31:0];	// src/main/scala/mini/Datapath.scala:33:7, :143:{27,34}
  assign io_dcache_req_bits_mask =
    (&_io_dcache_req_bits_mask_T)
      ? 4'h1 << _alu_io_sum[1:0]
      : _io_dcache_req_bits_mask_T == 2'h2
          ? _io_dcache_req_bits_mask_T_2[3:0]
          : {4{_io_dcache_req_bits_mask_T == 2'h1}};	// src/main/scala/mini/Datapath.scala:33:7, :37:19, :87:24, :88:23, :144:{43,88}, :145:{47,60,86}
  assign io_ctrl_inst = fe_reg_inst;	// src/main/scala/mini/Datapath.scala:33:7, :47:23
endmodule

module Control(	// src/main/scala/mini/Control.scala:145:7
  input  [31:0] io_inst,	// src/main/scala/mini/Control.scala:146:14
  output [1:0]  io_pc_sel,	// src/main/scala/mini/Control.scala:146:14
  output        io_inst_kill,	// src/main/scala/mini/Control.scala:146:14
                io_A_sel,	// src/main/scala/mini/Control.scala:146:14
                io_B_sel,	// src/main/scala/mini/Control.scala:146:14
  output [2:0]  io_imm_sel,	// src/main/scala/mini/Control.scala:146:14
  output [3:0]  io_alu_op,	// src/main/scala/mini/Control.scala:146:14
  output [2:0]  io_br_type,	// src/main/scala/mini/Control.scala:146:14
  output [1:0]  io_st_type,	// src/main/scala/mini/Control.scala:146:14
  output [2:0]  io_ld_type,	// src/main/scala/mini/Control.scala:146:14
  output [1:0]  io_wb_sel,	// src/main/scala/mini/Control.scala:146:14
  output        io_wb_en,	// src/main/scala/mini/Control.scala:146:14
  output [2:0]  io_csr_cmd,	// src/main/scala/mini/Control.scala:146:14
  output        io_illegal	// src/main/scala/mini/Control.scala:146:14
);

  wire        _ctrlSignals_T_1 = io_inst[6:0] == 7'h37;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_3 = io_inst[6:0] == 7'h17;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_5 = io_inst[6:0] == 7'h6F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [9:0]  _GEN = {io_inst[14:12], io_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_7 = _GEN == 10'h67;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_9 = _GEN == 10'h63;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_11 = _GEN == 10'hE3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_13 = _GEN == 10'h263;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_15 = _GEN == 10'h2E3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_17 = _GEN == 10'h363;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_19 = _GEN == 10'h3E3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_21 = _GEN == 10'h3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_23 = _GEN == 10'h83;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_25 = _GEN == 10'h103;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_27 = _GEN == 10'h203;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_29 = _GEN == 10'h283;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_31 = _GEN == 10'h23;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_33 = _GEN == 10'hA3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_35 = _GEN == 10'h123;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_37 = _GEN == 10'h13;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_39 = _GEN == 10'h113;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_41 = _GEN == 10'h193;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_43 = _GEN == 10'h213;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_45 = _GEN == 10'h313;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_47 = _GEN == 10'h393;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [16:0] _GEN_0 = {io_inst[31:25], io_inst[14:12], io_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_49 = _GEN_0 == 17'h93;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_51 = _GEN_0 == 17'h293;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_53 = _GEN_0 == 17'h8293;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_55 = _GEN_0 == 17'h33;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_57 = _GEN_0 == 17'h8033;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_59 = _GEN_0 == 17'hB3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_61 = _GEN_0 == 17'h133;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_63 = _GEN_0 == 17'h1B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_65 = _GEN_0 == 17'h233;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_67 = _GEN_0 == 17'h2B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_69 = _GEN_0 == 17'h82B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_71 = _GEN_0 == 17'h333;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_206 = _GEN_0 == 17'h3B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_75 = {io_inst[31:28], io_inst[19:0]} == 24'hF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_77 = io_inst == 32'h100F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_79 = _GEN == 10'hF3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_81 = _GEN == 10'h173;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_153 = _GEN == 10'h1F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_85 = _GEN == 10'h2F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_87 = _GEN == 10'h373;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_582 = _GEN == 10'h3F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_91 = io_inst == 32'h73;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_93 = io_inst == 32'h100073;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_387 = io_inst == 32'h10000073;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_1 = _ctrlSignals_T_91 | _ctrlSignals_T_93;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_2 = _ctrlSignals_T_85 | _ctrlSignals_T_87 | _ctrlSignals_T_582;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_3 =
    _ctrlSignals_T_77 | _ctrlSignals_T_79 | _ctrlSignals_T_81 | _ctrlSignals_T_153
    | _GEN_2;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_4 =
    _ctrlSignals_T_31 | _ctrlSignals_T_33 | _ctrlSignals_T_35 | _ctrlSignals_T_37
    | _ctrlSignals_T_39 | _ctrlSignals_T_41 | _ctrlSignals_T_43 | _ctrlSignals_T_45
    | _ctrlSignals_T_47 | _ctrlSignals_T_49 | _ctrlSignals_T_51 | _ctrlSignals_T_53
    | _ctrlSignals_T_55 | _ctrlSignals_T_57 | _ctrlSignals_T_59 | _ctrlSignals_T_61
    | _ctrlSignals_T_63 | _ctrlSignals_T_65 | _ctrlSignals_T_67 | _ctrlSignals_T_69
    | _ctrlSignals_T_71 | _ctrlSignals_T_206 | _ctrlSignals_T_75;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_5 =
    _ctrlSignals_T_21 | _ctrlSignals_T_23 | _ctrlSignals_T_25 | _ctrlSignals_T_27
    | _ctrlSignals_T_29;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_6 =
    _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
    | _ctrlSignals_T_17 | _ctrlSignals_T_19;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_7 = _ctrlSignals_T_5 | _ctrlSignals_T_7;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_8 = _ctrlSignals_T_1 | _ctrlSignals_T_3;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_9 = _ctrlSignals_T_75 | _ctrlSignals_T_77;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_10 =
    _ctrlSignals_T_37 | _ctrlSignals_T_39 | _ctrlSignals_T_41 | _ctrlSignals_T_43
    | _ctrlSignals_T_45 | _ctrlSignals_T_47 | _ctrlSignals_T_49 | _ctrlSignals_T_51
    | _ctrlSignals_T_53 | _ctrlSignals_T_55 | _ctrlSignals_T_57 | _ctrlSignals_T_59
    | _ctrlSignals_T_61 | _ctrlSignals_T_63 | _ctrlSignals_T_65 | _ctrlSignals_T_67
    | _ctrlSignals_T_69 | _ctrlSignals_T_71 | _ctrlSignals_T_206;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_11 =
    _ctrlSignals_T_37 | _ctrlSignals_T_39 | _ctrlSignals_T_41 | _ctrlSignals_T_43
    | _ctrlSignals_T_45 | _ctrlSignals_T_47 | _ctrlSignals_T_49 | _ctrlSignals_T_51
    | _ctrlSignals_T_53;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_12 = _ctrlSignals_T_79 | _ctrlSignals_T_81 | _ctrlSignals_T_153;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_13 = _ctrlSignals_T_31 | _ctrlSignals_T_33 | _ctrlSignals_T_35;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_14 = _ctrlSignals_T_1 | _ctrlSignals_T_3 | _GEN_7;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_15 = _ctrlSignals_T_91 | _ctrlSignals_T_93 | _ctrlSignals_T_387;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_16 =
    _ctrlSignals_T_79 | _ctrlSignals_T_81 | _ctrlSignals_T_153 | _ctrlSignals_T_85
    | _ctrlSignals_T_87 | _ctrlSignals_T_582 | _GEN_15;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_17 =
    _ctrlSignals_T_31 | _ctrlSignals_T_33 | _ctrlSignals_T_35 | _ctrlSignals_T_37
    | _ctrlSignals_T_39 | _ctrlSignals_T_41 | _ctrlSignals_T_43 | _ctrlSignals_T_45
    | _ctrlSignals_T_47 | _ctrlSignals_T_49 | _ctrlSignals_T_51 | _ctrlSignals_T_53
    | _ctrlSignals_T_55 | _ctrlSignals_T_57 | _ctrlSignals_T_59 | _ctrlSignals_T_61
    | _ctrlSignals_T_63 | _ctrlSignals_T_65 | _ctrlSignals_T_67 | _ctrlSignals_T_69
    | _ctrlSignals_T_71 | _ctrlSignals_T_206 | _GEN_9;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_pc_sel =
    _GEN_8
      ? 2'h0
      : _GEN_7
          ? 2'h1
          : _GEN_6
              ? 2'h0
              : _GEN_5
                  ? 2'h2
                  : _GEN_4
                      ? 2'h0
                      : _GEN_3 ? 2'h2 : _GEN_1 ? 2'h0 : {2{_ctrlSignals_T_387}};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/mini/Control.scala:145:7
  assign io_inst_kill =
    ~_GEN_8
    & (_GEN_7 | ~_GEN_6 & (_GEN_5 | ~_GEN_4 & (_GEN_3 | ~_GEN_1 & _ctrlSignals_T_387)));	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/mini/Control.scala:145:7
  assign io_A_sel =
    ~(_ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5)
    & (_ctrlSignals_T_7 | ~_GEN_6
       & (_ctrlSignals_T_21 | _ctrlSignals_T_23 | _ctrlSignals_T_25 | _ctrlSignals_T_27
          | _ctrlSignals_T_29 | _ctrlSignals_T_31 | _ctrlSignals_T_33 | _ctrlSignals_T_35
          | _GEN_10 | ~_GEN_9
          & (_ctrlSignals_T_79 | _ctrlSignals_T_81 | _ctrlSignals_T_153)));	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/mini/Control.scala:145:7
  assign io_B_sel =
    ~(_ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7
      | _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
      | _ctrlSignals_T_17 | _ctrlSignals_T_19 | _ctrlSignals_T_21 | _ctrlSignals_T_23
      | _ctrlSignals_T_25 | _ctrlSignals_T_27 | _ctrlSignals_T_29 | _ctrlSignals_T_31
      | _ctrlSignals_T_33 | _ctrlSignals_T_35 | _GEN_11)
    & (_ctrlSignals_T_55 | _ctrlSignals_T_57 | _ctrlSignals_T_59 | _ctrlSignals_T_61
       | _ctrlSignals_T_63 | _ctrlSignals_T_65 | _ctrlSignals_T_67 | _ctrlSignals_T_69
       | _ctrlSignals_T_71 | _ctrlSignals_T_206);	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/mini/Control.scala:145:7
  assign io_imm_sel =
    _GEN_8
      ? 3'h3
      : _ctrlSignals_T_5
          ? 3'h4
          : _ctrlSignals_T_7
              ? 3'h1
              : _GEN_6
                  ? 3'h5
                  : _GEN_5
                      ? 3'h1
                      : _GEN_13
                          ? 3'h2
                          : _GEN_11
                              ? 3'h1
                              : _ctrlSignals_T_55 | _ctrlSignals_T_57 | _ctrlSignals_T_59
                                | _ctrlSignals_T_61 | _ctrlSignals_T_63
                                | _ctrlSignals_T_65 | _ctrlSignals_T_67
                                | _ctrlSignals_T_69 | _ctrlSignals_T_71
                                | _ctrlSignals_T_206 | _ctrlSignals_T_75
                                | _ctrlSignals_T_77 | _GEN_12 | ~_GEN_2
                                  ? 3'h0
                                  : 3'h6;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/mini/Control.scala:145:7
  assign io_alu_op =
    _ctrlSignals_T_1
      ? 4'hB
      : _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7 | _ctrlSignals_T_9
        | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15 | _ctrlSignals_T_17
        | _ctrlSignals_T_19 | _ctrlSignals_T_21 | _ctrlSignals_T_23 | _ctrlSignals_T_25
        | _ctrlSignals_T_27 | _ctrlSignals_T_29 | _ctrlSignals_T_31 | _ctrlSignals_T_33
        | _ctrlSignals_T_35 | _ctrlSignals_T_37
          ? 4'h0
          : _ctrlSignals_T_39
              ? 4'h5
              : _ctrlSignals_T_41
                  ? 4'h7
                  : _ctrlSignals_T_43
                      ? 4'h4
                      : _ctrlSignals_T_45
                          ? 4'h3
                          : _ctrlSignals_T_47
                              ? 4'h2
                              : _ctrlSignals_T_49
                                  ? 4'h6
                                  : _ctrlSignals_T_51
                                      ? 4'h8
                                      : _ctrlSignals_T_53
                                          ? 4'h9
                                          : _ctrlSignals_T_55
                                              ? 4'h0
                                              : _ctrlSignals_T_57
                                                  ? 4'h1
                                                  : _ctrlSignals_T_59
                                                      ? 4'h6
                                                      : _ctrlSignals_T_61
                                                          ? 4'h5
                                                          : _ctrlSignals_T_63
                                                              ? 4'h7
                                                              : _ctrlSignals_T_65
                                                                  ? 4'h4
                                                                  : _ctrlSignals_T_67
                                                                      ? 4'h8
                                                                      : _ctrlSignals_T_69
                                                                          ? 4'h9
                                                                          : _ctrlSignals_T_71
                                                                              ? 4'h3
                                                                              : _ctrlSignals_T_206
                                                                                  ? 4'h2
                                                                                  : _GEN_9
                                                                                    | ~_GEN_12
                                                                                      ? 4'hF
                                                                                      : 4'hA;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/mini/Control.scala:145:7
  assign io_br_type =
    _GEN_14
      ? 3'h0
      : _ctrlSignals_T_9
          ? 3'h3
          : _ctrlSignals_T_11
              ? 3'h6
              : _ctrlSignals_T_13
                  ? 3'h2
                  : _ctrlSignals_T_15
                      ? 3'h5
                      : _ctrlSignals_T_17 ? 3'h1 : {_ctrlSignals_T_19, 2'h0};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/mini/Control.scala:145:7
  assign io_st_type =
    _ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7
    | _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
    | _ctrlSignals_T_17 | _ctrlSignals_T_19 | _GEN_5
      ? 2'h0
      : _ctrlSignals_T_31 ? 2'h3 : _ctrlSignals_T_33 ? 2'h2 : {1'h0, _ctrlSignals_T_35};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/mini/Control.scala:145:7
  assign io_ld_type =
    _ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7 | _GEN_6
      ? 3'h0
      : _ctrlSignals_T_21
          ? 3'h3
          : _ctrlSignals_T_23
              ? 3'h2
              : _ctrlSignals_T_25
                  ? 3'h1
                  : _ctrlSignals_T_27 ? 3'h5 : {_ctrlSignals_T_29, 2'h0};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/mini/Control.scala:145:7
  assign io_wb_sel =
    _GEN_8
      ? 2'h0
      : _GEN_7 ? 2'h2 : _GEN_6 ? 2'h0 : _GEN_5 ? 2'h1 : _GEN_17 ? 2'h0 : {2{_GEN_16}};	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/mini/Control.scala:145:7
  assign io_wb_en =
    _GEN_14 | ~_GEN_6
    & (_GEN_5 | ~_GEN_13
       & (_GEN_10 | ~_GEN_9
          & (_ctrlSignals_T_79 | _ctrlSignals_T_81 | _ctrlSignals_T_153
             | _ctrlSignals_T_85 | _ctrlSignals_T_87 | _ctrlSignals_T_582)));	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/mini/Control.scala:145:7
  assign io_csr_cmd =
    _ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7
    | _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
    | _ctrlSignals_T_17 | _ctrlSignals_T_19 | _ctrlSignals_T_21 | _ctrlSignals_T_23
    | _ctrlSignals_T_25 | _ctrlSignals_T_27 | _ctrlSignals_T_29 | _GEN_17
      ? 3'h0
      : _ctrlSignals_T_79
          ? 3'h1
          : _ctrlSignals_T_81
              ? 3'h2
              : _ctrlSignals_T_153
                  ? 3'h3
                  : _ctrlSignals_T_85
                      ? 3'h1
                      : _ctrlSignals_T_87
                          ? 3'h2
                          : _ctrlSignals_T_582 ? 3'h3 : {_GEN_15, 2'h0};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/mini/Control.scala:145:7
  assign io_illegal =
    ~(_ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7
      | _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
      | _ctrlSignals_T_17 | _ctrlSignals_T_19 | _ctrlSignals_T_21 | _ctrlSignals_T_23
      | _ctrlSignals_T_25 | _ctrlSignals_T_27 | _ctrlSignals_T_29 | _ctrlSignals_T_31
      | _ctrlSignals_T_33 | _ctrlSignals_T_35 | _ctrlSignals_T_37 | _ctrlSignals_T_39
      | _ctrlSignals_T_41 | _ctrlSignals_T_43 | _ctrlSignals_T_45 | _ctrlSignals_T_47
      | _ctrlSignals_T_49 | _ctrlSignals_T_51 | _ctrlSignals_T_53 | _ctrlSignals_T_55
      | _ctrlSignals_T_57 | _ctrlSignals_T_59 | _ctrlSignals_T_61 | _ctrlSignals_T_63
      | _ctrlSignals_T_65 | _ctrlSignals_T_67 | _ctrlSignals_T_69 | _ctrlSignals_T_71
      | _ctrlSignals_T_206 | _ctrlSignals_T_75 | _ctrlSignals_T_77 | _GEN_16)
    & io_inst != 32'h10200073;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/mini/Control.scala:145:7
endmodule

module Core(	// src/main/scala/mini/Core.scala:25:7
  input         clock,	// src/main/scala/mini/Core.scala:25:7
                reset,	// src/main/scala/mini/Core.scala:25:7
                io_host_fromhost_valid,	// src/main/scala/mini/Core.scala:26:14
  input  [31:0] io_host_fromhost_bits,	// src/main/scala/mini/Core.scala:26:14
  output [31:0] io_host_tohost,	// src/main/scala/mini/Core.scala:26:14
  output        io_icache_req_valid,	// src/main/scala/mini/Core.scala:26:14
  output [31:0] io_icache_req_bits_addr,	// src/main/scala/mini/Core.scala:26:14
  input         io_icache_resp_valid,	// src/main/scala/mini/Core.scala:26:14
  input  [31:0] io_icache_resp_bits_data,	// src/main/scala/mini/Core.scala:26:14
  output        io_dcache_abort,	// src/main/scala/mini/Core.scala:26:14
                io_dcache_req_valid,	// src/main/scala/mini/Core.scala:26:14
  output [31:0] io_dcache_req_bits_addr,	// src/main/scala/mini/Core.scala:26:14
                io_dcache_req_bits_data,	// src/main/scala/mini/Core.scala:26:14
  output [3:0]  io_dcache_req_bits_mask,	// src/main/scala/mini/Core.scala:26:14
  input         io_dcache_resp_valid,	// src/main/scala/mini/Core.scala:26:14
  input  [31:0] io_dcache_resp_bits_data	// src/main/scala/mini/Core.scala:26:14
);

  wire [1:0]  _ctrl_io_pc_sel;	// src/main/scala/mini/Core.scala:28:20
  wire        _ctrl_io_inst_kill;	// src/main/scala/mini/Core.scala:28:20
  wire        _ctrl_io_A_sel;	// src/main/scala/mini/Core.scala:28:20
  wire        _ctrl_io_B_sel;	// src/main/scala/mini/Core.scala:28:20
  wire [2:0]  _ctrl_io_imm_sel;	// src/main/scala/mini/Core.scala:28:20
  wire [3:0]  _ctrl_io_alu_op;	// src/main/scala/mini/Core.scala:28:20
  wire [2:0]  _ctrl_io_br_type;	// src/main/scala/mini/Core.scala:28:20
  wire [1:0]  _ctrl_io_st_type;	// src/main/scala/mini/Core.scala:28:20
  wire [2:0]  _ctrl_io_ld_type;	// src/main/scala/mini/Core.scala:28:20
  wire [1:0]  _ctrl_io_wb_sel;	// src/main/scala/mini/Core.scala:28:20
  wire        _ctrl_io_wb_en;	// src/main/scala/mini/Core.scala:28:20
  wire [2:0]  _ctrl_io_csr_cmd;	// src/main/scala/mini/Core.scala:28:20
  wire        _ctrl_io_illegal;	// src/main/scala/mini/Core.scala:28:20
  wire [31:0] _dpath_io_ctrl_inst;	// src/main/scala/mini/Core.scala:27:21
  Datapath dpath (	// src/main/scala/mini/Core.scala:27:21
    .clock                    (clock),
    .reset                    (reset),
    .io_host_fromhost_valid   (io_host_fromhost_valid),
    .io_host_fromhost_bits    (io_host_fromhost_bits),
    .io_host_tohost           (io_host_tohost),
    .io_icache_req_valid      (io_icache_req_valid),
    .io_icache_req_bits_addr  (io_icache_req_bits_addr),
    .io_icache_resp_valid     (io_icache_resp_valid),
    .io_icache_resp_bits_data (io_icache_resp_bits_data),
    .io_dcache_abort          (io_dcache_abort),
    .io_dcache_req_valid      (io_dcache_req_valid),
    .io_dcache_req_bits_addr  (io_dcache_req_bits_addr),
    .io_dcache_req_bits_data  (io_dcache_req_bits_data),
    .io_dcache_req_bits_mask  (io_dcache_req_bits_mask),
    .io_dcache_resp_valid     (io_dcache_resp_valid),
    .io_dcache_resp_bits_data (io_dcache_resp_bits_data),
    .io_ctrl_inst             (_dpath_io_ctrl_inst),
    .io_ctrl_pc_sel           (_ctrl_io_pc_sel),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_inst_kill        (_ctrl_io_inst_kill),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_A_sel            (_ctrl_io_A_sel),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_B_sel            (_ctrl_io_B_sel),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_imm_sel          (_ctrl_io_imm_sel),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_alu_op           (_ctrl_io_alu_op),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_br_type          (_ctrl_io_br_type),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_st_type          (_ctrl_io_st_type),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_ld_type          (_ctrl_io_ld_type),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_wb_sel           (_ctrl_io_wb_sel),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_wb_en            (_ctrl_io_wb_en),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_csr_cmd          (_ctrl_io_csr_cmd),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_illegal          (_ctrl_io_illegal)	// src/main/scala/mini/Core.scala:28:20
  );
  Control ctrl (	// src/main/scala/mini/Core.scala:28:20
    .io_inst      (_dpath_io_ctrl_inst),	// src/main/scala/mini/Core.scala:27:21
    .io_pc_sel    (_ctrl_io_pc_sel),
    .io_inst_kill (_ctrl_io_inst_kill),
    .io_A_sel     (_ctrl_io_A_sel),
    .io_B_sel     (_ctrl_io_B_sel),
    .io_imm_sel   (_ctrl_io_imm_sel),
    .io_alu_op    (_ctrl_io_alu_op),
    .io_br_type   (_ctrl_io_br_type),
    .io_st_type   (_ctrl_io_st_type),
    .io_ld_type   (_ctrl_io_ld_type),
    .io_wb_sel    (_ctrl_io_wb_sel),
    .io_wb_en     (_ctrl_io_wb_en),
    .io_csr_cmd   (_ctrl_io_csr_cmd),
    .io_illegal   (_ctrl_io_illegal)
  );
endmodule

// VCS coverage exclude_file
module metaMem_tag_256x20(	// src/main/scala/mini/Cache.scala:61:28
  input  [7:0]  RW0_addr,
  input         RW0_en,
                RW0_clk,
                RW0_wmode,
  input  [19:0] RW0_wdata,
  output [19:0] RW0_rdata
);

  reg [19:0] Memory[0:255];	// src/main/scala/mini/Cache.scala:61:28
  reg [7:0]  _RW0_raddr_d0;	// src/main/scala/mini/Cache.scala:61:28
  reg        _RW0_ren_d0;	// src/main/scala/mini/Cache.scala:61:28
  reg        _RW0_rmode_d0;	// src/main/scala/mini/Cache.scala:61:28
  always @(posedge RW0_clk) begin	// src/main/scala/mini/Cache.scala:61:28
    _RW0_raddr_d0 <= RW0_addr;	// src/main/scala/mini/Cache.scala:61:28
    _RW0_ren_d0 <= RW0_en;	// src/main/scala/mini/Cache.scala:61:28
    _RW0_rmode_d0 <= RW0_wmode;	// src/main/scala/mini/Cache.scala:61:28
    if (RW0_en & RW0_wmode & 1'h1)	// src/main/scala/mini/Cache.scala:61:28
      Memory[RW0_addr] <= RW0_wdata;	// src/main/scala/mini/Cache.scala:61:28
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/mini/Cache.scala:61:28
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/mini/Cache.scala:61:28
      reg [31:0] _RANDOM;	// src/main/scala/mini/Cache.scala:61:28
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// src/main/scala/mini/Cache.scala:61:28
    initial begin	// src/main/scala/mini/Cache.scala:61:28
      `INIT_RANDOM_PROLOG_	// src/main/scala/mini/Cache.scala:61:28
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/mini/Cache.scala:61:28
        for (logic [8:0] i = 9'h0; i < 9'h100; i += 9'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/mini/Cache.scala:61:28
          Memory[i[7:0]] = _RANDOM_MEM[19:0];	// src/main/scala/mini/Cache.scala:61:28
        end	// src/main/scala/mini/Cache.scala:61:28
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/mini/Cache.scala:61:28
        _RANDOM = {`RANDOM};	// src/main/scala/mini/Cache.scala:61:28
        _RW0_raddr_d0 = _RANDOM[7:0];	// src/main/scala/mini/Cache.scala:61:28
        _RW0_ren_d0 = _RANDOM[8];	// src/main/scala/mini/Cache.scala:61:28
        _RW0_rmode_d0 = _RANDOM[9];	// src/main/scala/mini/Cache.scala:61:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign RW0_rdata = _RW0_ren_d0 & ~_RW0_rmode_d0 ? Memory[_RW0_raddr_d0] : 20'bx;	// src/main/scala/mini/Cache.scala:61:28
endmodule

// VCS coverage exclude_file
module dataMem_256x32(	// src/main/scala/mini/Cache.scala:62:45
  input  [7:0]  RW0_addr,
  input         RW0_en,
                RW0_clk,
                RW0_wmode,
  input  [31:0] RW0_wdata,
  output [31:0] RW0_rdata,
  input  [3:0]  RW0_wmask
);

  reg [31:0] Memory[0:255];	// src/main/scala/mini/Cache.scala:62:45
  reg [7:0]  _RW0_raddr_d0;	// src/main/scala/mini/Cache.scala:62:45
  reg        _RW0_ren_d0;	// src/main/scala/mini/Cache.scala:62:45
  reg        _RW0_rmode_d0;	// src/main/scala/mini/Cache.scala:62:45
  always @(posedge RW0_clk) begin	// src/main/scala/mini/Cache.scala:62:45
    _RW0_raddr_d0 <= RW0_addr;	// src/main/scala/mini/Cache.scala:62:45
    _RW0_ren_d0 <= RW0_en;	// src/main/scala/mini/Cache.scala:62:45
    _RW0_rmode_d0 <= RW0_wmode;	// src/main/scala/mini/Cache.scala:62:45
    if (RW0_en & RW0_wmask[0] & RW0_wmode)	// src/main/scala/mini/Cache.scala:62:45
      Memory[RW0_addr][32'h0 +: 8] <= RW0_wdata[7:0];	// src/main/scala/mini/Cache.scala:62:45
    if (RW0_en & RW0_wmask[1] & RW0_wmode)	// src/main/scala/mini/Cache.scala:62:45
      Memory[RW0_addr][32'h8 +: 8] <= RW0_wdata[15:8];	// src/main/scala/mini/Cache.scala:62:45
    if (RW0_en & RW0_wmask[2] & RW0_wmode)	// src/main/scala/mini/Cache.scala:62:45
      Memory[RW0_addr][32'h10 +: 8] <= RW0_wdata[23:16];	// src/main/scala/mini/Cache.scala:62:45
    if (RW0_en & RW0_wmask[3] & RW0_wmode)	// src/main/scala/mini/Cache.scala:62:45
      Memory[RW0_addr][32'h18 +: 8] <= RW0_wdata[31:24];	// src/main/scala/mini/Cache.scala:62:45
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/mini/Cache.scala:62:45
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/mini/Cache.scala:62:45
      reg [31:0] _RANDOM;	// src/main/scala/mini/Cache.scala:62:45
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// src/main/scala/mini/Cache.scala:62:45
    initial begin	// src/main/scala/mini/Cache.scala:62:45
      `INIT_RANDOM_PROLOG_	// src/main/scala/mini/Cache.scala:62:45
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/mini/Cache.scala:62:45
        for (logic [8:0] i = 9'h0; i < 9'h100; i += 9'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/mini/Cache.scala:62:45
          Memory[i[7:0]] = _RANDOM_MEM;	// src/main/scala/mini/Cache.scala:62:45
        end	// src/main/scala/mini/Cache.scala:62:45
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/mini/Cache.scala:62:45
        _RANDOM = {`RANDOM};	// src/main/scala/mini/Cache.scala:62:45
        _RW0_raddr_d0 = _RANDOM[7:0];	// src/main/scala/mini/Cache.scala:62:45
        _RW0_ren_d0 = _RANDOM[8];	// src/main/scala/mini/Cache.scala:62:45
        _RW0_rmode_d0 = _RANDOM[9];	// src/main/scala/mini/Cache.scala:62:45
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign RW0_rdata = _RW0_ren_d0 & ~_RW0_rmode_d0 ? Memory[_RW0_raddr_d0] : 32'bx;	// src/main/scala/mini/Cache.scala:62:45
endmodule

module Cache(	// src/main/scala/mini/Cache.scala:40:7
  input         clock,	// src/main/scala/mini/Cache.scala:40:7
                reset,	// src/main/scala/mini/Cache.scala:40:7
                io_cpu_abort,	// src/main/scala/mini/Cache.scala:53:14
                io_cpu_req_valid,	// src/main/scala/mini/Cache.scala:53:14
  input  [31:0] io_cpu_req_bits_addr,	// src/main/scala/mini/Cache.scala:53:14
                io_cpu_req_bits_data,	// src/main/scala/mini/Cache.scala:53:14
  input  [3:0]  io_cpu_req_bits_mask,	// src/main/scala/mini/Cache.scala:53:14
  output        io_cpu_resp_valid,	// src/main/scala/mini/Cache.scala:53:14
  output [31:0] io_cpu_resp_bits_data,	// src/main/scala/mini/Cache.scala:53:14
  input         io_nasti_aw_ready,	// src/main/scala/mini/Cache.scala:53:14
  output        io_nasti_aw_valid,	// src/main/scala/mini/Cache.scala:53:14
  output [31:0] io_nasti_aw_bits_addr,	// src/main/scala/mini/Cache.scala:53:14
  input         io_nasti_w_ready,	// src/main/scala/mini/Cache.scala:53:14
  output        io_nasti_w_valid,	// src/main/scala/mini/Cache.scala:53:14
  output [63:0] io_nasti_w_bits_data,	// src/main/scala/mini/Cache.scala:53:14
  output        io_nasti_w_bits_last,	// src/main/scala/mini/Cache.scala:53:14
                io_nasti_b_ready,	// src/main/scala/mini/Cache.scala:53:14
  input         io_nasti_b_valid,	// src/main/scala/mini/Cache.scala:53:14
                io_nasti_ar_ready,	// src/main/scala/mini/Cache.scala:53:14
  output        io_nasti_ar_valid,	// src/main/scala/mini/Cache.scala:53:14
  output [31:0] io_nasti_ar_bits_addr,	// src/main/scala/mini/Cache.scala:53:14
  output        io_nasti_r_ready,	// src/main/scala/mini/Cache.scala:53:14
  input         io_nasti_r_valid,	// src/main/scala/mini/Cache.scala:53:14
  input  [63:0] io_nasti_r_bits_data	// src/main/scala/mini/Cache.scala:53:14
);

  wire             io_nasti_w_valid_0;	// src/main/scala/mini/Cache.scala:159:20, :165:17
  wire             writeEnable;	// src/main/scala/mini/Cache.scala:61:28, :118:13, :121:20
  wire [127:0]     wdata;	// src/main/scala/mini/Cache.scala:112:18
  wire [15:0]      wmask;	// src/main/scala/mini/Cache.scala:111:18
  wire             hit;	// src/main/scala/mini/Cache.scala:96:21
  wire [7:0]       writeAddr;	// src/main/scala/mini/Cache.scala:87:25
  wire [7:0]       idx;	// src/main/scala/mini/Cache.scala:85:17
  wire             ren;	// src/main/scala/mini/Cache.scala:81:42
  wire             wen;	// src/main/scala/mini/Cache.scala:80:64
  wire             io_nasti_r_ready_0;	// src/main/scala/mini/Cache.scala:76:24
  wire [31:0]      _dataMem_3_ext_RW0_rdata;	// src/main/scala/mini/Cache.scala:62:45
  wire [31:0]      _dataMem_2_ext_RW0_rdata;	// src/main/scala/mini/Cache.scala:62:45
  wire [31:0]      _dataMem_1_ext_RW0_rdata;	// src/main/scala/mini/Cache.scala:62:45
  wire [31:0]      _dataMem_0_ext_RW0_rdata;	// src/main/scala/mini/Cache.scala:62:45
  wire [19:0]      _metaMem_tag_ext_RW0_rdata;	// src/main/scala/mini/Cache.scala:61:28
  reg  [2:0]       state;	// src/main/scala/mini/Cache.scala:57:22
  reg  [255:0]     v;	// src/main/scala/mini/Cache.scala:59:18
  reg  [255:0]     d;	// src/main/scala/mini/Cache.scala:60:18
  wire [7:0]       _GEN = wen ? writeAddr : idx;	// src/main/scala/mini/Cache.scala:62:45, :80:64, :85:17, :87:25
  wire             _GEN_0 = ren | wen;	// src/main/scala/mini/Cache.scala:62:45, :80:64, :81:42
  reg  [31:0]      addr_reg;	// src/main/scala/mini/Cache.scala:64:21
  reg  [31:0]      cpu_data;	// src/main/scala/mini/Cache.scala:65:21
  reg  [3:0]       cpu_mask;	// src/main/scala/mini/Cache.scala:66:21
  wire             _GEN_1 = io_nasti_r_ready_0 & io_nasti_r_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/mini/Cache.scala:76:24
  reg              wrap_wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire             read_wrap_out = _GEN_1 & wrap_wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40, :117:24, :118:{16,23}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire             _GEN_2 = io_nasti_w_ready & io_nasti_w_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/mini/Cache.scala:159:20, :165:17
  reg              write_count;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire             write_wrap_out = _GEN_2 & write_count;	// src/main/scala/chisel3/util/Counter.scala:61:40, :117:24, :118:{16,23}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire             is_read = state == 3'h1;	// src/main/scala/mini/Cache.scala:57:22, :74:23
  assign io_nasti_r_ready_0 = state == 3'h6;	// src/main/scala/mini/Cache.scala:57:22, :76:24
  wire             is_alloc = io_nasti_r_ready_0 & read_wrap_out;	// src/main/scala/chisel3/util/Counter.scala:117:24, :118:{16,23}, src/main/scala/mini/Cache.scala:76:{24,36}
  reg              is_alloc_reg;	// src/main/scala/mini/Cache.scala:77:29
  wire             _wen_T = hit | is_alloc_reg;	// src/main/scala/mini/Cache.scala:77:29, :80:30, :96:21
  assign wen = state == 3'h2 & _wen_T & ~io_cpu_abort | is_alloc;	// src/main/scala/mini/Cache.scala:57:22, :75:24, :76:36, :80:{30,47,50,64}
  assign ren = ~wen & (~(|state) | is_read) & io_cpu_req_valid;	// src/main/scala/mini/Cache.scala:57:22, :73:23, :74:23, :80:64, :81:{13,30,42}
  reg              ren_reg;	// src/main/scala/mini/Cache.scala:82:24
  assign idx = io_cpu_req_bits_addr[11:4];	// src/main/scala/mini/Cache.scala:85:17
  assign writeAddr = addr_reg[11:4];	// src/main/scala/mini/Cache.scala:64:21, :87:25
  wire [127:0]     rdata =
    {_dataMem_3_ext_RW0_rdata,
     _dataMem_2_ext_RW0_rdata,
     _dataMem_1_ext_RW0_rdata,
     _dataMem_0_ext_RW0_rdata};	// src/main/scala/mini/Cache.scala:62:45, :91:18
  reg  [127:0]     rdata_buf;	// src/main/scala/mini/Cache.scala:92:28
  reg  [63:0]      refill_buf_0;	// src/main/scala/mini/Cache.scala:93:23
  reg  [63:0]      refill_buf_1;	// src/main/scala/mini/Cache.scala:93:23
  wire [127:0]     read =
    is_alloc_reg ? {refill_buf_1, refill_buf_0} : ren_reg ? rdata : rdata_buf;	// src/main/scala/mini/Cache.scala:77:29, :82:24, :91:18, :92:28, :93:23, :94:{17,43,54}
  wire [255:0]     _GEN_3 = {248'h0, writeAddr};	// src/main/scala/mini/Cache.scala:87:25, :96:11
  wire [255:0]     _is_dirty_T = v >> _GEN_3;	// src/main/scala/mini/Cache.scala:59:18, :96:11
  assign hit = _is_dirty_T[0] & _metaMem_tag_ext_RW0_rdata == addr_reg[31:12];	// src/main/scala/mini/Cache.scala:61:28, :64:21, :86:25, :96:{11,21,34}
  wire [3:0][31:0] _GEN_4 = {{read[127:96]}, {read[95:64]}, {read[63:32]}, {read[31:0]}};	// src/main/scala/mini/Cache.scala:94:17, :99:{25,62}
  wire             io_cpu_resp_valid_0 =
    ~(|state) | is_read & hit | is_alloc_reg & ~(|cpu_mask);	// src/main/scala/mini/Cache.scala:57:22, :66:21, :73:23, :74:23, :77:29, :96:21, :100:{43,50,66,69,79}
  wire [18:0]      _wmask_T_2 = {15'h0, cpu_mask} << {15'h0, addr_reg[3:2], 2'h0};	// src/main/scala/mini/Cache.scala:64:21, :66:21, :88:25, :111:{40,46}
  assign wmask = is_alloc ? 16'hFFFF : _wmask_T_2[15:0];	// src/main/scala/mini/Cache.scala:76:36, :111:{18,40,80}
  assign wdata = is_alloc ? {io_nasti_r_bits_data, refill_buf_0} : {2{{2{cpu_data}}}};	// src/main/scala/mini/Cache.scala:65:21, :76:36, :93:23, :112:18, :114:9, :116:13
  assign writeEnable = wen & is_alloc;	// src/main/scala/mini/Cache.scala:61:28, :76:36, :80:64, :118:13, :121:20
  wire [255:0]     _is_dirty_T_2 = d >> _GEN_3;	// src/main/scala/mini/Cache.scala:60:18, :96:11, :164:33
  wire             is_dirty = _is_dirty_T[0] & _is_dirty_T_2[0];	// src/main/scala/mini/Cache.scala:96:11, :164:{19,29,33}
  wire             _GEN_5 = state == 3'h1;	// src/main/scala/mini/Cache.scala:57:22, :74:23, :165:17
  wire             _GEN_6 = state == 3'h2;	// src/main/scala/mini/Cache.scala:57:22, :75:24, :165:17
  wire             _GEN_7 = _wen_T | io_cpu_abort;	// src/main/scala/mini/Cache.scala:80:30, :189:32
  wire             io_nasti_aw_valid_0 =
    (|state) & (_GEN_5 ? ~hit & is_dirty : _GEN_6 & ~_GEN_7 & is_dirty);	// src/main/scala/mini/Cache.scala:57:22, :73:23, :96:21, :152:21, :164:29, :165:17, :172:17, :179:27, :189:{32,49}, :192:27
  wire             _GEN_8 = state == 3'h3;	// src/main/scala/junctions/nasti.scala:67:13, src/main/scala/mini/Cache.scala:57:22, :165:17
  wire             _GEN_9 = ~(|state) | _GEN_5 | _GEN_6;	// src/main/scala/mini/Cache.scala:57:22, :73:23, :159:20, :165:17
  assign io_nasti_w_valid_0 = ~_GEN_9 & _GEN_8;	// src/main/scala/mini/Cache.scala:159:20, :165:17
  wire             _GEN_10 = state == 3'h4;	// src/main/scala/mini/Cache.scala:57:22, :134:28, :165:17
  wire             io_nasti_b_ready_0 = ~(_GEN_9 | _GEN_8) & _GEN_10;	// src/main/scala/mini/Cache.scala:159:20, :161:20, :165:17
  wire             io_nasti_ar_valid_0 =
    (|state)
    & (_GEN_5
         ? ~hit & ~is_dirty
         : _GEN_6 ? ~_GEN_7 & ~is_dirty : ~(_GEN_8 | _GEN_10) & state == 3'h5);	// src/main/scala/mini/Cache.scala:57:22, :73:23, :96:21, :138:21, :152:21, :164:29, :165:17, :172:17, :179:27, :180:{27,30}, :189:{32,49}, :192:27, :193:{27,30}, :210:15
  always @(posedge clock) begin	// src/main/scala/mini/Cache.scala:40:7
    if (reset) begin	// src/main/scala/mini/Cache.scala:40:7
      state <= 3'h0;	// src/main/scala/junctions/nasti.scala:71:13, src/main/scala/mini/Cache.scala:57:22
      v <= 256'h0;	// src/main/scala/mini/Cache.scala:59:18
      d <= 256'h0;	// src/main/scala/mini/Cache.scala:59:18, :60:18
      wrap_wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/mini/Cache.scala:40:7
      write_count <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/mini/Cache.scala:40:7
    end
    else begin	// src/main/scala/mini/Cache.scala:40:7
      automatic logic [255:0] _d_T_1;	// src/main/scala/mini/Cache.scala:119:18
      _d_T_1 = 256'h1 << _GEN_3;	// src/main/scala/mini/Cache.scala:96:11, :119:18
      if (|state) begin	// src/main/scala/mini/Cache.scala:57:22, :73:23
        automatic logic [2:0]      _GEN_11;	// src/main/scala/mini/Cache.scala:57:22, :183:38, :184:17
        automatic logic [2:0]      _GEN_12;	// src/main/scala/mini/Cache.scala:181:32, :182:17, :183:38
        automatic logic [2:0]      _GEN_13;	// src/main/scala/mini/Cache.scala:57:22, :165:17, :220:27, :221:15
        automatic logic [7:0][2:0] _GEN_14;	// src/main/scala/mini/Cache.scala:165:17, :172:17, :189:49, :203:28, :209:29, :215:30
        _GEN_11 = io_nasti_ar_ready & io_nasti_ar_valid_0 ? 3'h6 : state;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/mini/Cache.scala:57:22, :76:24, :138:21, :165:17, :183:38, :184:17
        _GEN_12 = io_nasti_aw_ready & io_nasti_aw_valid_0 ? 3'h3 : _GEN_11;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/junctions/nasti.scala:67:13, src/main/scala/mini/Cache.scala:57:22, :152:21, :165:17, :181:32, :182:17, :183:38, :184:17
        _GEN_13 = state == 3'h6 & read_wrap_out ? {1'h0, |cpu_mask, 1'h0} : state;	// src/main/scala/chisel3/util/Counter.scala:117:24, :118:{16,23}, src/main/scala/mini/Cache.scala:40:7, :57:22, :66:21, :76:24, :100:79, :165:17, :220:27, :221:15
        _GEN_14 =
          {{_GEN_13},
           {_GEN_13},
           {_GEN_11},
           {io_nasti_b_ready_0 & io_nasti_b_valid ? 3'h5 : state},
           {write_wrap_out ? 3'h4 : state},
           {_GEN_7 ? 3'h0 : _GEN_12},
           {hit
              ? (io_cpu_req_valid ? {1'h0, (|io_cpu_req_bits_mask) ? 2'h2 : 2'h1} : 3'h0)
              : _GEN_12},
           {_GEN_13}};	// src/main/scala/chisel3/util/Counter.scala:117:24, :118:{16,23}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/junctions/nasti.scala:68:14, :71:13, src/main/scala/mini/Cache.scala:40:7, :57:22, :75:24, :96:21, :134:28, :161:20, :165:17, :172:17, :173:32, :174:{17,23,45}, :176:17, :181:32, :182:17, :183:38, :184:17, :189:{32,49}, :190:15, :194:32, :203:28, :204:15, :209:29, :210:15, :215:30, :220:27, :221:15
        state <= _GEN_14[state];	// src/main/scala/mini/Cache.scala:57:22, :165:17, :172:17, :189:49, :203:28, :209:29, :215:30
      end
      else if (io_cpu_req_valid)	// src/main/scala/mini/Cache.scala:53:14
        state <= {1'h0, (|io_cpu_req_bits_mask) ? 2'h2 : 2'h1};	// src/main/scala/junctions/nasti.scala:68:14, src/main/scala/mini/Cache.scala:40:7, :57:22, :75:24, :168:{15,21,43}
      v <= {256{wen}} & _d_T_1 | v;	// src/main/scala/mini/Cache.scala:59:18, :80:64, :118:13, :119:{7,18}
      if (wen) begin	// src/main/scala/mini/Cache.scala:80:64
        if (is_alloc)	// src/main/scala/mini/Cache.scala:76:36
          d <= ~(~d | _d_T_1);	// src/main/scala/mini/Cache.scala:60:18, :119:18, :120:18
        else	// src/main/scala/mini/Cache.scala:76:36
          d <= d | _d_T_1;	// src/main/scala/mini/Cache.scala:60:18, :119:18, :120:18
      end
      if (_GEN_1)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_wrap <= wrap_wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (_GEN_2)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        write_count <= write_count - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
    end
    if (io_cpu_resp_valid_0) begin	// src/main/scala/mini/Cache.scala:100:50
      addr_reg <= io_cpu_req_bits_addr;	// src/main/scala/mini/Cache.scala:64:21
      cpu_data <= io_cpu_req_bits_data;	// src/main/scala/mini/Cache.scala:65:21
      cpu_mask <= io_cpu_req_bits_mask;	// src/main/scala/mini/Cache.scala:66:21
    end
    is_alloc_reg <= is_alloc;	// src/main/scala/mini/Cache.scala:76:36, :77:29
    ren_reg <= ren;	// src/main/scala/mini/Cache.scala:81:42, :82:24
    if (ren_reg)	// src/main/scala/mini/Cache.scala:82:24
      rdata_buf <= rdata;	// src/main/scala/mini/Cache.scala:91:18, :92:28
    if (_GEN_1 & ~wrap_wrap)	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/mini/Cache.scala:93:23, :141:25, :142:28
      refill_buf_0 <= io_nasti_r_bits_data;	// src/main/scala/mini/Cache.scala:93:23
    if (_GEN_1 & wrap_wrap)	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/mini/Cache.scala:93:23, :141:25, :142:28
      refill_buf_1 <= io_nasti_r_bits_data;	// src/main/scala/mini/Cache.scala:93:23
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/mini/Cache.scala:40:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/mini/Cache.scala:40:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/mini/Cache.scala:40:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/mini/Cache.scala:40:7
      automatic logic [31:0] _RANDOM[0:26];	// src/main/scala/mini/Cache.scala:40:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/mini/Cache.scala:40:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/mini/Cache.scala:40:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/mini/Cache.scala:40:7
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/mini/Cache.scala:40:7
        end	// src/main/scala/mini/Cache.scala:40:7
        state = _RANDOM[5'h0][2:0];	// src/main/scala/mini/Cache.scala:40:7, :57:22
        v =
          {_RANDOM[5'h0][31:3],
           _RANDOM[5'h1],
           _RANDOM[5'h2],
           _RANDOM[5'h3],
           _RANDOM[5'h4],
           _RANDOM[5'h5],
           _RANDOM[5'h6],
           _RANDOM[5'h7],
           _RANDOM[5'h8][2:0]};	// src/main/scala/mini/Cache.scala:40:7, :57:22, :59:18
        d =
          {_RANDOM[5'h8][31:3],
           _RANDOM[5'h9],
           _RANDOM[5'hA],
           _RANDOM[5'hB],
           _RANDOM[5'hC],
           _RANDOM[5'hD],
           _RANDOM[5'hE],
           _RANDOM[5'hF],
           _RANDOM[5'h10][2:0]};	// src/main/scala/mini/Cache.scala:40:7, :59:18, :60:18
        addr_reg = {_RANDOM[5'h10][31:3], _RANDOM[5'h11][2:0]};	// src/main/scala/mini/Cache.scala:40:7, :60:18, :64:21
        cpu_data = {_RANDOM[5'h11][31:3], _RANDOM[5'h12][2:0]};	// src/main/scala/mini/Cache.scala:40:7, :64:21, :65:21
        cpu_mask = _RANDOM[5'h12][6:3];	// src/main/scala/mini/Cache.scala:40:7, :65:21, :66:21
        wrap_wrap = _RANDOM[5'h12][7];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/mini/Cache.scala:40:7, :65:21
        write_count = _RANDOM[5'h12][8];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/mini/Cache.scala:40:7, :65:21
        is_alloc_reg = _RANDOM[5'h12][9];	// src/main/scala/mini/Cache.scala:40:7, :65:21, :77:29
        ren_reg = _RANDOM[5'h12][10];	// src/main/scala/mini/Cache.scala:40:7, :65:21, :82:24
        rdata_buf =
          {_RANDOM[5'h12][31:11],
           _RANDOM[5'h13],
           _RANDOM[5'h14],
           _RANDOM[5'h15],
           _RANDOM[5'h16][10:0]};	// src/main/scala/mini/Cache.scala:40:7, :65:21, :92:28
        refill_buf_0 = {_RANDOM[5'h16][31:11], _RANDOM[5'h17], _RANDOM[5'h18][10:0]};	// src/main/scala/mini/Cache.scala:40:7, :92:28, :93:23
        refill_buf_1 = {_RANDOM[5'h18][31:11], _RANDOM[5'h19], _RANDOM[5'h1A][10:0]};	// src/main/scala/mini/Cache.scala:40:7, :93:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/mini/Cache.scala:40:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/mini/Cache.scala:40:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  metaMem_tag_256x20 metaMem_tag_ext (	// src/main/scala/mini/Cache.scala:61:28
    .RW0_addr  (writeEnable ? writeAddr : idx),	// src/main/scala/mini/Cache.scala:61:28, :85:17, :87:25, :118:13, :121:20
    .RW0_en    (ren | writeEnable),	// src/main/scala/mini/Cache.scala:61:28, :81:42, :118:13, :121:20
    .RW0_clk   (clock),
    .RW0_wmode (wen),	// src/main/scala/mini/Cache.scala:80:64
    .RW0_wdata (addr_reg[31:12]),	// src/main/scala/mini/Cache.scala:64:21, :86:25
    .RW0_rdata (_metaMem_tag_ext_RW0_rdata)
  );
  dataMem_256x32 dataMem_0_ext (	// src/main/scala/mini/Cache.scala:62:45
    .RW0_addr  (_GEN),	// src/main/scala/mini/Cache.scala:62:45
    .RW0_en    (_GEN_0),	// src/main/scala/mini/Cache.scala:62:45
    .RW0_clk   (clock),
    .RW0_wmode (wen),	// src/main/scala/mini/Cache.scala:80:64
    .RW0_wdata (wdata[31:0]),	// src/main/scala/mini/Cache.scala:62:45, :112:18
    .RW0_rdata (_dataMem_0_ext_RW0_rdata),
    .RW0_wmask (wmask[3:0])	// src/main/scala/mini/Cache.scala:62:45, :111:18
  );
  dataMem_256x32 dataMem_1_ext (	// src/main/scala/mini/Cache.scala:62:45
    .RW0_addr  (_GEN),	// src/main/scala/mini/Cache.scala:62:45
    .RW0_en    (_GEN_0),	// src/main/scala/mini/Cache.scala:62:45
    .RW0_clk   (clock),
    .RW0_wmode (wen),	// src/main/scala/mini/Cache.scala:80:64
    .RW0_wdata (wdata[63:32]),	// src/main/scala/mini/Cache.scala:62:45, :112:18
    .RW0_rdata (_dataMem_1_ext_RW0_rdata),
    .RW0_wmask (wmask[7:4])	// src/main/scala/mini/Cache.scala:62:45, :111:18
  );
  dataMem_256x32 dataMem_2_ext (	// src/main/scala/mini/Cache.scala:62:45
    .RW0_addr  (_GEN),	// src/main/scala/mini/Cache.scala:62:45
    .RW0_en    (_GEN_0),	// src/main/scala/mini/Cache.scala:62:45
    .RW0_clk   (clock),
    .RW0_wmode (wen),	// src/main/scala/mini/Cache.scala:80:64
    .RW0_wdata (wdata[95:64]),	// src/main/scala/mini/Cache.scala:62:45, :112:18
    .RW0_rdata (_dataMem_2_ext_RW0_rdata),
    .RW0_wmask (wmask[11:8])	// src/main/scala/mini/Cache.scala:62:45, :111:18
  );
  dataMem_256x32 dataMem_3_ext (	// src/main/scala/mini/Cache.scala:62:45
    .RW0_addr  (_GEN),	// src/main/scala/mini/Cache.scala:62:45
    .RW0_en    (_GEN_0),	// src/main/scala/mini/Cache.scala:62:45
    .RW0_clk   (clock),
    .RW0_wmode (wen),	// src/main/scala/mini/Cache.scala:80:64
    .RW0_wdata (wdata[127:96]),	// src/main/scala/mini/Cache.scala:62:45, :112:18
    .RW0_rdata (_dataMem_3_ext_RW0_rdata),
    .RW0_wmask (wmask[15:12])	// src/main/scala/mini/Cache.scala:62:45, :111:18
  );
  assign io_cpu_resp_valid = io_cpu_resp_valid_0;	// src/main/scala/mini/Cache.scala:40:7, :100:50
  assign io_cpu_resp_bits_data = _GEN_4[addr_reg[3:2]];	// src/main/scala/mini/Cache.scala:40:7, :64:21, :88:25, :99:25
  assign io_nasti_aw_valid = io_nasti_aw_valid_0;	// src/main/scala/mini/Cache.scala:40:7, :152:21, :165:17
  assign io_nasti_aw_bits_addr = {_metaMem_tag_ext_RW0_rdata, writeAddr, 4'h0};	// src/main/scala/mini/Cache.scala:40:7, :61:28, :87:25, :100:79, :134:28, :148:30
  assign io_nasti_w_valid = io_nasti_w_valid_0;	// src/main/scala/mini/Cache.scala:40:7, :159:20, :165:17
  assign io_nasti_w_bits_data = write_count ? read[127:64] : read[63:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/junctions/nasti.scala:94:12, src/main/scala/mini/Cache.scala:40:7, :94:17, :155:42
  assign io_nasti_w_bits_last = write_wrap_out;	// src/main/scala/chisel3/util/Counter.scala:117:24, :118:{16,23}, src/main/scala/mini/Cache.scala:40:7
  assign io_nasti_b_ready = io_nasti_b_ready_0;	// src/main/scala/mini/Cache.scala:40:7, :161:20, :165:17
  assign io_nasti_ar_valid = io_nasti_ar_valid_0;	// src/main/scala/mini/Cache.scala:40:7, :138:21, :165:17
  assign io_nasti_ar_bits_addr = {addr_reg[31:4], 4'h0};	// src/main/scala/mini/Cache.scala:40:7, :64:21, :100:79, :134:{9,28}
  assign io_nasti_r_ready = io_nasti_r_ready_0;	// src/main/scala/mini/Cache.scala:40:7, :76:24
endmodule

module MemArbiter(	// src/main/scala/mini/Tile.scala:19:7
  input         clock,	// src/main/scala/mini/Tile.scala:19:7
                reset,	// src/main/scala/mini/Tile.scala:19:7
  output        io_icache_ar_ready,	// src/main/scala/mini/Tile.scala:20:14
  input         io_icache_ar_valid,	// src/main/scala/mini/Tile.scala:20:14
  input  [31:0] io_icache_ar_bits_addr,	// src/main/scala/mini/Tile.scala:20:14
  input         io_icache_r_ready,	// src/main/scala/mini/Tile.scala:20:14
  output        io_icache_r_valid,	// src/main/scala/mini/Tile.scala:20:14
  output [63:0] io_icache_r_bits_data,	// src/main/scala/mini/Tile.scala:20:14
  output        io_dcache_aw_ready,	// src/main/scala/mini/Tile.scala:20:14
  input         io_dcache_aw_valid,	// src/main/scala/mini/Tile.scala:20:14
  input  [31:0] io_dcache_aw_bits_addr,	// src/main/scala/mini/Tile.scala:20:14
  output        io_dcache_w_ready,	// src/main/scala/mini/Tile.scala:20:14
  input         io_dcache_w_valid,	// src/main/scala/mini/Tile.scala:20:14
  input  [63:0] io_dcache_w_bits_data,	// src/main/scala/mini/Tile.scala:20:14
  input         io_dcache_w_bits_last,	// src/main/scala/mini/Tile.scala:20:14
                io_dcache_b_ready,	// src/main/scala/mini/Tile.scala:20:14
  output        io_dcache_b_valid,	// src/main/scala/mini/Tile.scala:20:14
                io_dcache_ar_ready,	// src/main/scala/mini/Tile.scala:20:14
  input         io_dcache_ar_valid,	// src/main/scala/mini/Tile.scala:20:14
  input  [31:0] io_dcache_ar_bits_addr,	// src/main/scala/mini/Tile.scala:20:14
  input         io_dcache_r_ready,	// src/main/scala/mini/Tile.scala:20:14
  output        io_dcache_r_valid,	// src/main/scala/mini/Tile.scala:20:14
  output [63:0] io_dcache_r_bits_data,	// src/main/scala/mini/Tile.scala:20:14
  input         io_nasti_aw_ready,	// src/main/scala/mini/Tile.scala:20:14
  output        io_nasti_aw_valid,	// src/main/scala/mini/Tile.scala:20:14
  output [31:0] io_nasti_aw_bits_addr,	// src/main/scala/mini/Tile.scala:20:14
  input         io_nasti_w_ready,	// src/main/scala/mini/Tile.scala:20:14
  output        io_nasti_w_valid,	// src/main/scala/mini/Tile.scala:20:14
  output [63:0] io_nasti_w_bits_data,	// src/main/scala/mini/Tile.scala:20:14
  output        io_nasti_w_bits_last,	// src/main/scala/mini/Tile.scala:20:14
                io_nasti_b_ready,	// src/main/scala/mini/Tile.scala:20:14
  input         io_nasti_b_valid,	// src/main/scala/mini/Tile.scala:20:14
                io_nasti_ar_ready,	// src/main/scala/mini/Tile.scala:20:14
  output        io_nasti_ar_valid,	// src/main/scala/mini/Tile.scala:20:14
  output [31:0] io_nasti_ar_bits_addr,	// src/main/scala/mini/Tile.scala:20:14
  output        io_nasti_r_ready,	// src/main/scala/mini/Tile.scala:20:14
  input         io_nasti_r_valid,	// src/main/scala/mini/Tile.scala:20:14
  input  [63:0] io_nasti_r_bits_data,	// src/main/scala/mini/Tile.scala:20:14
  input         io_nasti_r_bits_last	// src/main/scala/mini/Tile.scala:20:14
);

  reg  [2:0] state;	// src/main/scala/mini/Tile.scala:23:22
  wire       io_nasti_aw_valid_0 = io_dcache_aw_valid & ~(|state);	// src/main/scala/mini/Tile.scala:23:22, :27:{43,52}
  wire       io_dcache_aw_ready_0 = io_nasti_aw_ready & ~(|state);	// src/main/scala/mini/Tile.scala:23:22, :27:52, :28:43
  wire       _io_dcache_w_ready_T = state == 3'h3;	// src/main/scala/mini/Tile.scala:23:22, :33:50, :66:15
  wire       io_dcache_w_ready_0 = io_nasti_w_ready & _io_dcache_w_ready_T;	// src/main/scala/mini/Tile.scala:33:50, :34:41
  wire       _io_nasti_b_ready_T = state == 3'h4;	// src/main/scala/mini/Tile.scala:23:22, :39:50
  wire       io_nasti_b_ready_0 = io_dcache_b_ready & _io_nasti_b_ready_T;	// src/main/scala/mini/Tile.scala:39:50, :40:41
  wire       io_dcache_ar_ready_0 = io_nasti_ar_ready & ~io_nasti_aw_valid_0 & ~(|state);	// src/main/scala/mini/Tile.scala:23:22, :27:{43,52}, :51:5, :52:65
  wire       io_icache_ar_ready_0 = io_dcache_ar_ready_0 & ~io_dcache_ar_valid;	// src/main/scala/mini/Tile.scala:52:65, :53:{44,47}
  wire       _io_nasti_r_ready_T = state == 3'h1;	// src/main/scala/mini/Tile.scala:23:22, :58:50, :70:15
  wire       _io_nasti_r_ready_T_2 = state == 3'h2;	// src/main/scala/mini/Tile.scala:23:22, :59:50, :68:15
  wire       io_nasti_r_ready_0 =
    io_icache_r_ready & _io_nasti_r_ready_T | io_dcache_r_ready & _io_nasti_r_ready_T_2;	// src/main/scala/mini/Tile.scala:58:50, :59:50, :60:{41,66}, :61:23
  always @(posedge clock) begin	// src/main/scala/mini/Tile.scala:19:7
    if (reset)	// src/main/scala/mini/Tile.scala:19:7
      state <= 3'h0;	// src/main/scala/junctions/nasti.scala:71:13, src/main/scala/mini/Tile.scala:23:22
    else if (|state) begin	// src/main/scala/mini/Tile.scala:23:22, :27:52
      if (state == 3'h1 | state == 3'h2) begin	// src/main/scala/mini/Tile.scala:23:22, :63:17, :68:15, :70:15, :74:53
        if (io_nasti_r_ready_0 & io_nasti_r_valid & io_nasti_r_bits_last)	// src/main/scala/mini/Tile.scala:60:66, :74:28
          state <= 3'h0;	// src/main/scala/junctions/nasti.scala:71:13, src/main/scala/mini/Tile.scala:23:22
      end
      else if (state == 3'h3) begin	// src/main/scala/mini/Tile.scala:23:22, :63:17, :66:15
        if (io_dcache_w_ready_0 & io_dcache_w_valid & io_dcache_w_bits_last)	// src/main/scala/mini/Tile.scala:34:41, :84:29
          state <= 3'h4;	// src/main/scala/mini/Tile.scala:23:22, :39:50
      end
      else if (state == 3'h4 & io_nasti_b_ready_0 & io_nasti_b_valid)	// src/main/scala/mini/Tile.scala:23:22, :39:50, :40:41, :63:17, :89:29, :90:15
        state <= 3'h0;	// src/main/scala/junctions/nasti.scala:71:13, src/main/scala/mini/Tile.scala:23:22
    end
    else if (io_dcache_aw_ready_0 & io_dcache_aw_valid)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/mini/Tile.scala:28:43
      state <= 3'h3;	// src/main/scala/mini/Tile.scala:23:22, :66:15
    else if (io_dcache_ar_ready_0 & io_dcache_ar_valid)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/mini/Tile.scala:52:65
      state <= 3'h2;	// src/main/scala/mini/Tile.scala:23:22, :68:15
    else if (io_icache_ar_ready_0 & io_icache_ar_valid)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/mini/Tile.scala:53:44
      state <= 3'h1;	// src/main/scala/mini/Tile.scala:23:22, :70:15
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/mini/Tile.scala:19:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/mini/Tile.scala:19:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/mini/Tile.scala:19:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/mini/Tile.scala:19:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/mini/Tile.scala:19:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/mini/Tile.scala:19:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/mini/Tile.scala:19:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/mini/Tile.scala:19:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/mini/Tile.scala:19:7
        state = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/mini/Tile.scala:19:7, :23:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/mini/Tile.scala:19:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/mini/Tile.scala:19:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_icache_ar_ready = io_icache_ar_ready_0;	// src/main/scala/mini/Tile.scala:19:7, :53:44
  assign io_icache_r_valid = io_nasti_r_valid & _io_nasti_r_ready_T;	// src/main/scala/mini/Tile.scala:19:7, :58:{41,50}
  assign io_icache_r_bits_data = io_nasti_r_bits_data;	// src/main/scala/mini/Tile.scala:19:7
  assign io_dcache_aw_ready = io_dcache_aw_ready_0;	// src/main/scala/mini/Tile.scala:19:7, :28:43
  assign io_dcache_w_ready = io_dcache_w_ready_0;	// src/main/scala/mini/Tile.scala:19:7, :34:41
  assign io_dcache_b_valid = io_nasti_b_valid & _io_nasti_b_ready_T;	// src/main/scala/mini/Tile.scala:19:7, :39:{41,50}
  assign io_dcache_ar_ready = io_dcache_ar_ready_0;	// src/main/scala/mini/Tile.scala:19:7, :52:65
  assign io_dcache_r_valid = io_nasti_r_valid & _io_nasti_r_ready_T_2;	// src/main/scala/mini/Tile.scala:19:7, :59:{41,50}
  assign io_dcache_r_bits_data = io_nasti_r_bits_data;	// src/main/scala/mini/Tile.scala:19:7
  assign io_nasti_aw_valid = io_nasti_aw_valid_0;	// src/main/scala/mini/Tile.scala:19:7, :27:43
  assign io_nasti_aw_bits_addr = io_dcache_aw_bits_addr;	// src/main/scala/mini/Tile.scala:19:7
  assign io_nasti_w_valid = io_dcache_w_valid & _io_dcache_w_ready_T;	// src/main/scala/mini/Tile.scala:19:7, :33:{41,50}
  assign io_nasti_w_bits_data = io_dcache_w_bits_data;	// src/main/scala/mini/Tile.scala:19:7
  assign io_nasti_w_bits_last = io_dcache_w_bits_last;	// src/main/scala/mini/Tile.scala:19:7
  assign io_nasti_b_ready = io_nasti_b_ready_0;	// src/main/scala/mini/Tile.scala:19:7, :40:41
  assign io_nasti_ar_valid =
    (io_icache_ar_valid | io_dcache_ar_valid) & ~io_nasti_aw_valid_0 & ~(|state);	// src/main/scala/mini/Tile.scala:19:7, :23:22, :27:{43,52}, :50:44, :51:{5,24}
  assign io_nasti_ar_bits_addr =
    io_dcache_ar_valid ? io_dcache_ar_bits_addr : io_icache_ar_bits_addr;	// src/main/scala/mini/Tile.scala:19:7, :46:8
  assign io_nasti_r_ready = io_nasti_r_ready_0;	// src/main/scala/mini/Tile.scala:19:7, :60:66
endmodule

module Tile(	// src/main/scala/mini/Tile.scala:105:7
  input         clock,	// src/main/scala/mini/Tile.scala:105:7
                reset,	// src/main/scala/mini/Tile.scala:105:7
                io_host_fromhost_valid,	// src/main/scala/mini/Tile.scala:107:14
  input  [31:0] io_host_fromhost_bits,	// src/main/scala/mini/Tile.scala:107:14
  output [31:0] io_host_tohost,	// src/main/scala/mini/Tile.scala:107:14
  input         io_nasti_aw_ready,	// src/main/scala/mini/Tile.scala:107:14
  output        io_nasti_aw_valid,	// src/main/scala/mini/Tile.scala:107:14
  output [4:0]  io_nasti_aw_bits_id,	// src/main/scala/mini/Tile.scala:107:14
  output [31:0] io_nasti_aw_bits_addr,	// src/main/scala/mini/Tile.scala:107:14
  output [7:0]  io_nasti_aw_bits_len,	// src/main/scala/mini/Tile.scala:107:14
  output [2:0]  io_nasti_aw_bits_size,	// src/main/scala/mini/Tile.scala:107:14
  output [1:0]  io_nasti_aw_bits_burst,	// src/main/scala/mini/Tile.scala:107:14
  output        io_nasti_aw_bits_lock,	// src/main/scala/mini/Tile.scala:107:14
  output [3:0]  io_nasti_aw_bits_cache,	// src/main/scala/mini/Tile.scala:107:14
  output [2:0]  io_nasti_aw_bits_prot,	// src/main/scala/mini/Tile.scala:107:14
  output [3:0]  io_nasti_aw_bits_qos,	// src/main/scala/mini/Tile.scala:107:14
  input         io_nasti_w_ready,	// src/main/scala/mini/Tile.scala:107:14
  output        io_nasti_w_valid,	// src/main/scala/mini/Tile.scala:107:14
  output [63:0] io_nasti_w_bits_data,	// src/main/scala/mini/Tile.scala:107:14
  output [7:0]  io_nasti_w_bits_strb,	// src/main/scala/mini/Tile.scala:107:14
  output        io_nasti_w_bits_last,	// src/main/scala/mini/Tile.scala:107:14
                io_nasti_b_ready,	// src/main/scala/mini/Tile.scala:107:14
  input         io_nasti_b_valid,	// src/main/scala/mini/Tile.scala:107:14
  input  [4:0]  io_nasti_b_bits_id,	// src/main/scala/mini/Tile.scala:107:14
  input  [1:0]  io_nasti_b_bits_resp,	// src/main/scala/mini/Tile.scala:107:14
  input         io_nasti_ar_ready,	// src/main/scala/mini/Tile.scala:107:14
  output        io_nasti_ar_valid,	// src/main/scala/mini/Tile.scala:107:14
  output [4:0]  io_nasti_ar_bits_id,	// src/main/scala/mini/Tile.scala:107:14
  output [31:0] io_nasti_ar_bits_addr,	// src/main/scala/mini/Tile.scala:107:14
  output [7:0]  io_nasti_ar_bits_len,	// src/main/scala/mini/Tile.scala:107:14
  output [2:0]  io_nasti_ar_bits_size,	// src/main/scala/mini/Tile.scala:107:14
  output [1:0]  io_nasti_ar_bits_burst,	// src/main/scala/mini/Tile.scala:107:14
  output        io_nasti_ar_bits_lock,	// src/main/scala/mini/Tile.scala:107:14
  output [3:0]  io_nasti_ar_bits_cache,	// src/main/scala/mini/Tile.scala:107:14
  output [2:0]  io_nasti_ar_bits_prot,	// src/main/scala/mini/Tile.scala:107:14
  output [3:0]  io_nasti_ar_bits_qos,	// src/main/scala/mini/Tile.scala:107:14
  output        io_nasti_r_ready,	// src/main/scala/mini/Tile.scala:107:14
  input         io_nasti_r_valid,	// src/main/scala/mini/Tile.scala:107:14
  input  [4:0]  io_nasti_r_bits_id,	// src/main/scala/mini/Tile.scala:107:14
  input  [63:0] io_nasti_r_bits_data,	// src/main/scala/mini/Tile.scala:107:14
  input  [1:0]  io_nasti_r_bits_resp,	// src/main/scala/mini/Tile.scala:107:14
  input         io_nasti_r_bits_last	// src/main/scala/mini/Tile.scala:107:14
);

  wire        _arb_io_icache_ar_ready;	// src/main/scala/mini/Tile.scala:111:19
  wire        _arb_io_icache_r_valid;	// src/main/scala/mini/Tile.scala:111:19
  wire [63:0] _arb_io_icache_r_bits_data;	// src/main/scala/mini/Tile.scala:111:19
  wire        _arb_io_dcache_aw_ready;	// src/main/scala/mini/Tile.scala:111:19
  wire        _arb_io_dcache_w_ready;	// src/main/scala/mini/Tile.scala:111:19
  wire        _arb_io_dcache_b_valid;	// src/main/scala/mini/Tile.scala:111:19
  wire        _arb_io_dcache_ar_ready;	// src/main/scala/mini/Tile.scala:111:19
  wire        _arb_io_dcache_r_valid;	// src/main/scala/mini/Tile.scala:111:19
  wire [63:0] _arb_io_dcache_r_bits_data;	// src/main/scala/mini/Tile.scala:111:19
  wire        _dcache_io_cpu_resp_valid;	// src/main/scala/mini/Tile.scala:110:22
  wire [31:0] _dcache_io_cpu_resp_bits_data;	// src/main/scala/mini/Tile.scala:110:22
  wire        _dcache_io_nasti_aw_valid;	// src/main/scala/mini/Tile.scala:110:22
  wire [31:0] _dcache_io_nasti_aw_bits_addr;	// src/main/scala/mini/Tile.scala:110:22
  wire        _dcache_io_nasti_w_valid;	// src/main/scala/mini/Tile.scala:110:22
  wire [63:0] _dcache_io_nasti_w_bits_data;	// src/main/scala/mini/Tile.scala:110:22
  wire        _dcache_io_nasti_w_bits_last;	// src/main/scala/mini/Tile.scala:110:22
  wire        _dcache_io_nasti_b_ready;	// src/main/scala/mini/Tile.scala:110:22
  wire        _dcache_io_nasti_ar_valid;	// src/main/scala/mini/Tile.scala:110:22
  wire [31:0] _dcache_io_nasti_ar_bits_addr;	// src/main/scala/mini/Tile.scala:110:22
  wire        _dcache_io_nasti_r_ready;	// src/main/scala/mini/Tile.scala:110:22
  wire        _icache_io_cpu_resp_valid;	// src/main/scala/mini/Tile.scala:109:22
  wire [31:0] _icache_io_cpu_resp_bits_data;	// src/main/scala/mini/Tile.scala:109:22
  wire        _icache_io_nasti_ar_valid;	// src/main/scala/mini/Tile.scala:109:22
  wire [31:0] _icache_io_nasti_ar_bits_addr;	// src/main/scala/mini/Tile.scala:109:22
  wire        _icache_io_nasti_r_ready;	// src/main/scala/mini/Tile.scala:109:22
  wire        _core_io_icache_req_valid;	// src/main/scala/mini/Tile.scala:108:20
  wire [31:0] _core_io_icache_req_bits_addr;	// src/main/scala/mini/Tile.scala:108:20
  wire        _core_io_dcache_abort;	// src/main/scala/mini/Tile.scala:108:20
  wire        _core_io_dcache_req_valid;	// src/main/scala/mini/Tile.scala:108:20
  wire [31:0] _core_io_dcache_req_bits_addr;	// src/main/scala/mini/Tile.scala:108:20
  wire [31:0] _core_io_dcache_req_bits_data;	// src/main/scala/mini/Tile.scala:108:20
  wire [3:0]  _core_io_dcache_req_bits_mask;	// src/main/scala/mini/Tile.scala:108:20
  Core core (	// src/main/scala/mini/Tile.scala:108:20
    .clock                    (clock),
    .reset                    (reset),
    .io_host_fromhost_valid   (io_host_fromhost_valid),
    .io_host_fromhost_bits    (io_host_fromhost_bits),
    .io_host_tohost           (io_host_tohost),
    .io_icache_req_valid      (_core_io_icache_req_valid),
    .io_icache_req_bits_addr  (_core_io_icache_req_bits_addr),
    .io_icache_resp_valid     (_icache_io_cpu_resp_valid),	// src/main/scala/mini/Tile.scala:109:22
    .io_icache_resp_bits_data (_icache_io_cpu_resp_bits_data),	// src/main/scala/mini/Tile.scala:109:22
    .io_dcache_abort          (_core_io_dcache_abort),
    .io_dcache_req_valid      (_core_io_dcache_req_valid),
    .io_dcache_req_bits_addr  (_core_io_dcache_req_bits_addr),
    .io_dcache_req_bits_data  (_core_io_dcache_req_bits_data),
    .io_dcache_req_bits_mask  (_core_io_dcache_req_bits_mask),
    .io_dcache_resp_valid     (_dcache_io_cpu_resp_valid),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_resp_bits_data (_dcache_io_cpu_resp_bits_data)	// src/main/scala/mini/Tile.scala:110:22
  );
  Cache icache (	// src/main/scala/mini/Tile.scala:109:22
    .clock                 (clock),
    .reset                 (reset),
    .io_cpu_abort          (1'h0),	// src/main/scala/mini/Tile.scala:105:7, :108:20, :109:22, :110:22, :111:19
    .io_cpu_req_valid      (_core_io_icache_req_valid),	// src/main/scala/mini/Tile.scala:108:20
    .io_cpu_req_bits_addr  (_core_io_icache_req_bits_addr),	// src/main/scala/mini/Tile.scala:108:20
    .io_cpu_req_bits_data  (32'h0),	// src/main/scala/mini/Tile.scala:108:20, :109:22
    .io_cpu_req_bits_mask  (4'h0),	// src/main/scala/mini/Tile.scala:105:7, :108:20, :109:22, :110:22, :111:19
    .io_cpu_resp_valid     (_icache_io_cpu_resp_valid),
    .io_cpu_resp_bits_data (_icache_io_cpu_resp_bits_data),
    .io_nasti_aw_ready     (1'h0),	// src/main/scala/mini/Tile.scala:105:7, :108:20, :109:22, :110:22, :111:19
    .io_nasti_aw_valid     (/* unused */),
    .io_nasti_aw_bits_addr (/* unused */),
    .io_nasti_w_ready      (1'h0),	// src/main/scala/mini/Tile.scala:105:7, :108:20, :109:22, :110:22, :111:19
    .io_nasti_w_valid      (/* unused */),
    .io_nasti_w_bits_data  (/* unused */),
    .io_nasti_w_bits_last  (/* unused */),
    .io_nasti_b_ready      (/* unused */),
    .io_nasti_b_valid      (1'h0),	// src/main/scala/mini/Tile.scala:105:7, :108:20, :109:22, :110:22, :111:19
    .io_nasti_ar_ready     (_arb_io_icache_ar_ready),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_ar_valid     (_icache_io_nasti_ar_valid),
    .io_nasti_ar_bits_addr (_icache_io_nasti_ar_bits_addr),
    .io_nasti_r_ready      (_icache_io_nasti_r_ready),
    .io_nasti_r_valid      (_arb_io_icache_r_valid),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_r_bits_data  (_arb_io_icache_r_bits_data)	// src/main/scala/mini/Tile.scala:111:19
  );
  Cache dcache (	// src/main/scala/mini/Tile.scala:110:22
    .clock                 (clock),
    .reset                 (reset),
    .io_cpu_abort          (_core_io_dcache_abort),	// src/main/scala/mini/Tile.scala:108:20
    .io_cpu_req_valid      (_core_io_dcache_req_valid),	// src/main/scala/mini/Tile.scala:108:20
    .io_cpu_req_bits_addr  (_core_io_dcache_req_bits_addr),	// src/main/scala/mini/Tile.scala:108:20
    .io_cpu_req_bits_data  (_core_io_dcache_req_bits_data),	// src/main/scala/mini/Tile.scala:108:20
    .io_cpu_req_bits_mask  (_core_io_dcache_req_bits_mask),	// src/main/scala/mini/Tile.scala:108:20
    .io_cpu_resp_valid     (_dcache_io_cpu_resp_valid),
    .io_cpu_resp_bits_data (_dcache_io_cpu_resp_bits_data),
    .io_nasti_aw_ready     (_arb_io_dcache_aw_ready),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_aw_valid     (_dcache_io_nasti_aw_valid),
    .io_nasti_aw_bits_addr (_dcache_io_nasti_aw_bits_addr),
    .io_nasti_w_ready      (_arb_io_dcache_w_ready),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_w_valid      (_dcache_io_nasti_w_valid),
    .io_nasti_w_bits_data  (_dcache_io_nasti_w_bits_data),
    .io_nasti_w_bits_last  (_dcache_io_nasti_w_bits_last),
    .io_nasti_b_ready      (_dcache_io_nasti_b_ready),
    .io_nasti_b_valid      (_arb_io_dcache_b_valid),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_ar_ready     (_arb_io_dcache_ar_ready),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_ar_valid     (_dcache_io_nasti_ar_valid),
    .io_nasti_ar_bits_addr (_dcache_io_nasti_ar_bits_addr),
    .io_nasti_r_ready      (_dcache_io_nasti_r_ready),
    .io_nasti_r_valid      (_arb_io_dcache_r_valid),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_r_bits_data  (_arb_io_dcache_r_bits_data)	// src/main/scala/mini/Tile.scala:111:19
  );
  MemArbiter arb (	// src/main/scala/mini/Tile.scala:111:19
    .clock                  (clock),
    .reset                  (reset),
    .io_icache_ar_ready     (_arb_io_icache_ar_ready),
    .io_icache_ar_valid     (_icache_io_nasti_ar_valid),	// src/main/scala/mini/Tile.scala:109:22
    .io_icache_ar_bits_addr (_icache_io_nasti_ar_bits_addr),	// src/main/scala/mini/Tile.scala:109:22
    .io_icache_r_ready      (_icache_io_nasti_r_ready),	// src/main/scala/mini/Tile.scala:109:22
    .io_icache_r_valid      (_arb_io_icache_r_valid),
    .io_icache_r_bits_data  (_arb_io_icache_r_bits_data),
    .io_dcache_aw_ready     (_arb_io_dcache_aw_ready),
    .io_dcache_aw_valid     (_dcache_io_nasti_aw_valid),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_aw_bits_addr (_dcache_io_nasti_aw_bits_addr),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_w_ready      (_arb_io_dcache_w_ready),
    .io_dcache_w_valid      (_dcache_io_nasti_w_valid),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_w_bits_data  (_dcache_io_nasti_w_bits_data),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_w_bits_last  (_dcache_io_nasti_w_bits_last),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_b_ready      (_dcache_io_nasti_b_ready),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_b_valid      (_arb_io_dcache_b_valid),
    .io_dcache_ar_ready     (_arb_io_dcache_ar_ready),
    .io_dcache_ar_valid     (_dcache_io_nasti_ar_valid),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_ar_bits_addr (_dcache_io_nasti_ar_bits_addr),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_r_ready      (_dcache_io_nasti_r_ready),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_r_valid      (_arb_io_dcache_r_valid),
    .io_dcache_r_bits_data  (_arb_io_dcache_r_bits_data),
    .io_nasti_aw_ready      (io_nasti_aw_ready),
    .io_nasti_aw_valid      (io_nasti_aw_valid),
    .io_nasti_aw_bits_addr  (io_nasti_aw_bits_addr),
    .io_nasti_w_ready       (io_nasti_w_ready),
    .io_nasti_w_valid       (io_nasti_w_valid),
    .io_nasti_w_bits_data   (io_nasti_w_bits_data),
    .io_nasti_w_bits_last   (io_nasti_w_bits_last),
    .io_nasti_b_ready       (io_nasti_b_ready),
    .io_nasti_b_valid       (io_nasti_b_valid),
    .io_nasti_ar_ready      (io_nasti_ar_ready),
    .io_nasti_ar_valid      (io_nasti_ar_valid),
    .io_nasti_ar_bits_addr  (io_nasti_ar_bits_addr),
    .io_nasti_r_ready       (io_nasti_r_ready),
    .io_nasti_r_valid       (io_nasti_r_valid),
    .io_nasti_r_bits_data   (io_nasti_r_bits_data),
    .io_nasti_r_bits_last   (io_nasti_r_bits_last)
  );
  assign io_nasti_aw_bits_id = 5'h0;	// src/main/scala/mini/Tile.scala:105:7, :109:22, :110:22, :111:19
  assign io_nasti_aw_bits_len = 8'h1;	// src/main/scala/mini/Tile.scala:105:7, :109:22, :110:22, :111:19
  assign io_nasti_aw_bits_size = 3'h3;	// src/main/scala/mini/Tile.scala:105:7, :109:22, :110:22, :111:19
  assign io_nasti_aw_bits_burst = 2'h1;	// src/main/scala/mini/Tile.scala:105:7, :109:22, :110:22, :111:19
  assign io_nasti_aw_bits_lock = 1'h0;	// src/main/scala/mini/Tile.scala:105:7, :108:20, :109:22, :110:22, :111:19
  assign io_nasti_aw_bits_cache = 4'h0;	// src/main/scala/mini/Tile.scala:105:7, :108:20, :109:22, :110:22, :111:19
  assign io_nasti_aw_bits_prot = 3'h0;	// src/main/scala/mini/Tile.scala:105:7, :109:22, :110:22, :111:19
  assign io_nasti_aw_bits_qos = 4'h0;	// src/main/scala/mini/Tile.scala:105:7, :108:20, :109:22, :110:22, :111:19
  assign io_nasti_w_bits_strb = 8'hFF;	// src/main/scala/mini/Tile.scala:105:7, :109:22, :110:22, :111:19
  assign io_nasti_ar_bits_id = 5'h0;	// src/main/scala/mini/Tile.scala:105:7, :109:22, :110:22, :111:19
  assign io_nasti_ar_bits_len = 8'h1;	// src/main/scala/mini/Tile.scala:105:7, :109:22, :110:22, :111:19
  assign io_nasti_ar_bits_size = 3'h3;	// src/main/scala/mini/Tile.scala:105:7, :109:22, :110:22, :111:19
  assign io_nasti_ar_bits_burst = 2'h1;	// src/main/scala/mini/Tile.scala:105:7, :109:22, :110:22, :111:19
  assign io_nasti_ar_bits_lock = 1'h0;	// src/main/scala/mini/Tile.scala:105:7, :108:20, :109:22, :110:22, :111:19
  assign io_nasti_ar_bits_cache = 4'h0;	// src/main/scala/mini/Tile.scala:105:7, :108:20, :109:22, :110:22, :111:19
  assign io_nasti_ar_bits_prot = 3'h0;	// src/main/scala/mini/Tile.scala:105:7, :109:22, :110:22, :111:19
  assign io_nasti_ar_bits_qos = 4'h0;	// src/main/scala/mini/Tile.scala:105:7, :108:20, :109:22, :110:22, :111:19
endmodule

