// Seed: 3398328520
module module_0 (
    input tri0 id_0
);
  wire id_2, id_3;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    output tri0 id_2,
    output uwire id_3,
    id_11,
    output tri id_4,
    output wor id_5,
    input supply1 id_6,
    input wand id_7,
    input wire id_8,
    input wor id_9
);
  tri0 id_12 = -1, id_13;
  module_0 modCall_1 (id_0);
  supply1 id_14;
  wire id_15;
  assign id_5 = id_14 == -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2[-1] = id_3;
  assign module_3.id_7 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  module_2 modCall_1 (
      id_4,
      id_5,
      id_4,
      id_2,
      id_6,
      id_4
  );
  id_7 :
  assert property (@(*) {id_7{id_5[1'b0] && id_2 === -1'd0}}) $display(-1);
  assign id_4 = id_4;
  wire id_8;
  parameter id_9 = -1;
endmodule
