Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "E:/chip/chip/filter_stm_tf_isim_beh.exe" -prj "E:/chip/chip/filter_stm_tf_beh.prj" "work.filter_stm_tf" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/chip/chip/filter_storage.v" into library work
Analyzing Verilog file "E:/chip/chip/filter_stm.v" into library work
WARNING:HDLCompiler:568 - "E:/chip/chip/filter_stm.v" Line 189: Constant value is truncated to fit in <1> bits.
Analyzing Verilog file "E:/chip/chip/filter_stm_tf.v" into library work
Analyzing Verilog file "F:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module filter_storage
Compiling module filter_stm
Compiling module filter_stm_tf
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable E:/chip/chip/filter_stm_tf_isim_beh.exe
Fuse Memory Usage: 28444 KB
Fuse CPU Usage: 420 ms
