vhdl work "halfadder_design_sanjeev.vhd"
vhdl work "fulladder_design_sanjeev.vhd"
