

================================================================
== Synthesis Summary Report of 'fw'
================================================================
+ General Information: 
    * Date:           Sun Jan 28 21:02:32 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        proj_fw_no_taffo
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7v585t-ffg1761-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |                             Modules                            | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |         |         |            |            |     |
    |                             & Loops                            | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |+ fw                                                            |     -|   0.08|    20754|  4.151e+05|         -|    20755|     -|        no|  2 (~0%)|  2 (~0%)|  1215 (~0%)|  1379 (~0%)|    -|
    | + fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2                  |     -|   1.92|      269|  5.380e+03|         -|      269|     -|        no|        -|        -|   803 (~0%)|   681 (~0%)|    -|
    |  o VITIS_LOOP_30_1_VITIS_LOOP_31_2                             |     -|  14.60|      267|  5.340e+03|        13|        1|   256|       yes|        -|        -|           -|           -|    -|
    | + fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5  |     -|   0.08|    20482|  4.096e+05|         -|    20482|     -|        no|        -|  2 (~0%)|   406 (~0%)|   616 (~0%)|    -|
    |  o VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5             |    II|  14.60|    20480|  4.096e+05|         5|        5|  4096|       yes|        -|        -|           -|           -|    -|
    +----------------------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Empty

================================================================
== Bind Op Report
================================================================
+----------------------------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                                           | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+----------------------------------------------------------------+-----+--------+------------+------+---------+---------+
| + fw                                                           | 2   |        |            |      |         |         |
|  + fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2                 | 0   |        |            |      |         |         |
|    add_ln30_fu_106_p2                                          | -   |        | add_ln30   | add  | fabric  | 0       |
|    add_ln30_1_fu_132_p2                                        | -   |        | add_ln30_1 | add  | fabric  | 0       |
|    mul_5ns_5ns_8_1_1_U2                                        | -   |        | mul_ln32   | mul  | auto    | 0       |
|    add_ln32_fu_275_p2                                          | -   |        | add_ln32   | add  | fabric  | 0       |
|    add_ln32_1_fu_182_p2                                        | -   |        | add_ln32_1 | add  | fabric  | 0       |
|    empty_11_fu_196_p2                                          | -   |        | empty_11   | add  | fabric  | 0       |
|    add_ln31_fu_220_p2                                          | -   |        | add_ln31   | add  | fabric  | 0       |
|  + fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5 | 2   |        |            |      |         |         |
|    empty_7_fu_176_p2                                           | -   |        | empty_7    | add  | fabric  | 0       |
|    add_ln38_fu_188_p2                                          | -   |        | add_ln38   | add  | fabric  | 0       |
|    add_ln38_1_fu_211_p2                                        | -   |        | add_ln38_1 | add  | fabric  | 0       |
|    add_ln39_fu_279_p2                                          | -   |        | add_ln39   | add  | fabric  | 0       |
|    p_mid111_fu_319_p2                                          | -   |        | p_mid111   | add  | fabric  | 0       |
|    add_ln42_fu_350_p2                                          | -   |        | add_ln42   | add  | fabric  | 0       |
|    add_ln43_fu_361_p2                                          | -   |        | add_ln43   | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_2_full_dsp_1_U13                          | 2   |        | add        | fadd | fulldsp | 1       |
|    add_ln40_fu_453_p2                                          | -   |        | add_ln40   | add  | fabric  | 0       |
|    add_ln39_1_fu_458_p2                                        | -   |        | add_ln39_1 | add  | fabric  | 0       |
+----------------------------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+----------+------+------+--------+----------+---------+------+---------+
| Name     | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+----------+------+------+--------+----------+---------+------+---------+
| + fw     | 2    | 0    |        |          |         |      |         |
|   path_U | 2    | -    |        | path     | rom_np  | auto | 1       |
+----------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

