
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 18 y = 18
Auto-sizing FPGA, try x = 36 y = 36
Auto-sizing FPGA, try x = 72 y = 72
Auto-sizing FPGA, try x = 36 y = 36
Auto-sizing FPGA, try x = 54 y = 54
Auto-sizing FPGA, try x = 45 y = 45
Auto-sizing FPGA, try x = 40 y = 40
Auto-sizing FPGA, try x = 38 y = 38
Auto-sizing FPGA, try x = 37 y = 37
Auto-sizing FPGA, try x = 36 y = 36
FPGA auto-sized to, x = 37 y = 37

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      147	blocks of type .io
Architecture 148	blocks of type .io
Netlist      193	blocks of type .clb
Architecture 1369	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 37 x 37 array of clbs.

Netlist num_nets:  320
Netlist num_blocks:  340
Netlist inputs pins:  127
Netlist output pins:  20

38 18 0
17 22 0
17 19 0
18 5 0
19 5 0
17 13 0
17 28 0
18 3 0
18 36 0
23 7 0
5 7 0
2 14 0
2 13 0
37 29 0
20 7 0
21 8 0
20 8 0
4 36 0
14 37 0
14 36 0
19 37 0
24 35 0
32 7 0
1 9 0
35 7 0
36 6 0
20 1 0
3 2 0
4 1 0
4 2 0
36 26 0
4 7 0
3 3 0
14 7 0
1 10 0
23 30 0
37 30 0
2 12 0
33 36 0
25 32 0
24 30 0
27 37 0
20 2 0
17 0 0
37 8 0
31 38 0
11 38 0
22 4 0
17 10 0
25 2 0
0 30 0
1 22 0
23 0 0
34 36 0
25 0 0
12 35 0
0 1 0
2 3 0
21 0 0
37 11 0
0 13 0
24 36 0
2 15 0
21 35 0
23 3 0
32 0 0
26 38 0
38 13 0
13 37 0
2 29 0
38 1 0
24 1 0
35 38 0
38 5 0
3 9 0
0 2 0
0 12 0
0 16 0
22 36 0
1 17 0
14 0 0
26 1 0
38 12 0
38 24 0
38 3 0
17 36 0
0 25 0
28 36 0
0 33 0
0 32 0
0 27 0
2 31 0
1 33 0
38 15 0
38 30 0
38 28 0
38 25 0
37 10 0
17 25 0
38 29 0
0 31 0
15 37 0
38 31 0
23 36 0
38 35 0
0 35 0
26 35 0
29 0 0
1 6 0
15 0 0
21 38 0
2 37 0
23 1 0
30 0 0
24 37 0
18 38 0
20 0 0
1 13 0
38 26 0
31 0 0
29 4 0
33 38 0
37 26 0
38 23 0
3 1 0
1 29 0
25 38 0
5 38 0
7 38 0
0 37 0
29 35 0
37 34 0
0 34 0
30 35 0
38 37 0
38 36 0
1 35 0
25 37 0
21 37 0
25 1 0
37 1 0
23 2 0
4 0 0
1 28 0
23 37 0
0 29 0
32 38 0
2 38 0
38 16 0
1 31 0
9 37 0
0 18 0
2 36 0
9 38 0
38 10 0
1 2 0
29 7 0
11 37 0
38 2 0
22 38 0
27 0 0
20 36 0
36 38 0
26 0 0
13 38 0
2 5 0
0 21 0
2 8 0
38 19 0
1 25 0
16 38 0
2 27 0
1 15 0
26 36 0
16 0 0
26 37 0
0 28 0
29 38 0
19 38 0
29 36 0
3 0 0
1 38 0
0 17 0
0 5 0
31 36 0
36 29 0
5 35 0
2 23 0
2 1 0
35 37 0
33 35 0
3 7 0
23 38 0
24 0 0
26 34 0
38 34 0
37 7 0
17 37 0
1 14 0
38 33 0
4 3 0
37 22 0
38 32 0
5 0 0
3 28 0
0 9 0
1 26 0
15 35 0
36 4 0
1 32 0
38 7 0
12 38 0
0 10 0
0 8 0
36 0 0
38 9 0
38 20 0
1 3 0
21 2 0
1 5 0
0 3 0
37 3 0
2 6 0
3 14 0
38 6 0
1 18 0
0 7 0
1 4 0
38 11 0
20 37 0
0 11 0
25 35 0
28 38 0
38 4 0
35 0 0
38 8 0
22 0 0
18 0 0
1 0 0
2 0 0
0 4 0
0 15 0
37 5 0
24 2 0
22 2 0
1 12 0
0 24 0
17 16 0
38 14 0
8 38 0
0 26 0
1 11 0
3 38 0
0 6 0
34 38 0
25 36 0
30 38 0
27 38 0
1 36 0
0 20 0
15 38 0
1 27 0
26 7 0
10 38 0
2 21 0
19 36 0
22 30 0
24 38 0
9 35 0
20 38 0
27 35 0
19 2 0
13 35 0
17 35 0
23 35 0
22 37 0
20 35 0
0 19 0
31 35 0
0 23 0
37 6 0
27 36 0
36 36 0
37 0 0
30 36 0
8 37 0
37 36 0
1 37 0
32 36 0
1 30 0
22 1 0
17 7 0
2 28 0
1 23 0
1 24 0
2 35 0
1 16 0
1 20 0
0 36 0
1 8 0
37 12 0
2 2 0
1 1 0
21 1 0
19 1 0
36 7 0
2 9 0
3 8 0
0 14 0
19 4 0
14 38 0
2 11 0
28 0 0
37 20 0
1 7 0
2 7 0
37 4 0
3 12 0
10 37 0
37 9 0
28 35 0
0 22 0
13 0 0
8 0 0
19 0 0
12 0 0
33 0 0
34 0 0
38 21 0
11 0 0
38 27 0
6 38 0
7 0 0
6 0 0
38 17 0
38 22 0
17 38 0
37 38 0
9 0 0
4 38 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 4.67123e-08.
T_crit: 4.63674e-08.
T_crit: 4.66631e-08.
T_crit: 4.64707e-08.
T_crit: 4.6474e-08.
T_crit: 4.63699e-08.
T_crit: 4.64821e-08.
T_crit: 4.64929e-08.
T_crit: 4.64941e-08.
T_crit: 4.6559e-08.
T_crit: 4.64783e-08.
T_crit: 4.64928e-08.
T_crit: 4.65118e-08.
T_crit: 4.65011e-08.
T_crit: 4.65049e-08.
T_crit: 4.65143e-08.
T_crit: 4.65061e-08.
T_crit: 4.66915e-08.
T_crit: 4.66915e-08.
T_crit: 4.66915e-08.
T_crit: 4.66915e-08.
T_crit: 4.66915e-08.
T_crit: 4.66915e-08.
T_crit: 4.66915e-08.
T_crit: 4.66832e-08.
T_crit: 4.69959e-08.
T_crit: 4.69959e-08.
T_crit: 4.75096e-08.
T_crit: 4.77354e-08.
T_crit: 4.76225e-08.
T_crit: 4.77354e-08.
T_crit: 4.77094e-08.
T_crit: 4.76225e-08.
T_crit: 4.76295e-08.
T_crit: 4.76295e-08.
T_crit: 4.75166e-08.
T_crit: 4.75166e-08.
T_crit: 4.74215e-08.
T_crit: 4.72134e-08.
T_crit: 4.75274e-08.
T_crit: 4.75274e-08.
T_crit: 4.75274e-08.
T_crit: 4.72134e-08.
T_crit: 4.74215e-08.
T_crit: 4.74215e-08.
T_crit: 4.7431e-08.
T_crit: 4.7431e-08.
T_crit: 4.7431e-08.
T_crit: 4.7431e-08.
T_crit: 4.7431e-08.
Routing failed.
low, high, current 8 -1 16
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 4.67929e-08.
T_crit: 4.63674e-08.
T_crit: 4.66788e-08.
T_crit: 4.66693e-08.
T_crit: 4.66693e-08.
T_crit: 4.65766e-08.
T_crit: 4.6583e-08.
T_crit: 4.64796e-08.
T_crit: 4.64796e-08.
T_crit: 4.64796e-08.
T_crit: 4.64796e-08.
T_crit: 4.64796e-08.
T_crit: 4.64796e-08.
T_crit: 4.64796e-08.
T_crit: 4.64822e-08.
T_crit: 4.6505e-08.
T_crit: 4.6505e-08.
T_crit: 4.65157e-08.
Successfully routed after 19 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 16 12
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 4.6387e-08.
T_crit: 4.63246e-08.
T_crit: 4.61984e-08.
T_crit: 4.61933e-08.
T_crit: 4.61958e-08.
T_crit: 4.62286e-08.
T_crit: 4.62275e-08.
T_crit: 4.6225e-08.
T_crit: 4.6225e-08.
T_crit: 4.6225e-08.
T_crit: 4.6225e-08.
T_crit: 4.6225e-08.
T_crit: 4.63428e-08.
T_crit: 4.63428e-08.
Successfully routed after 15 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 12 10
Warning (check_all_tracks_reach_pins):  track 8 does not 
	connect to any FB IPINs.
Warning (check_all_tracks_reach_pins):  track 9 does not 
	connect to any FB IPINs.
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 4.69056e-08.
T_crit: 4.67001e-08.
T_crit: 4.67901e-08.
T_crit: 4.66087e-08.
T_crit: 4.67038e-08.
T_crit: 4.66004e-08.
T_crit: 4.66028e-08.
T_crit: 4.67006e-08.
T_crit: 4.6714e-08.
T_crit: 4.67057e-08.
T_crit: 4.67203e-08.
T_crit: 4.67171e-08.
T_crit: 4.67279e-08.
T_crit: 4.68167e-08.
T_crit: 4.68167e-08.
T_crit: 4.68167e-08.
T_crit: 4.68167e-08.
T_crit: 4.68167e-08.
T_crit: 4.68167e-08.
T_crit: 4.68167e-08.
T_crit: 4.68167e-08.
T_crit: 4.68167e-08.
Successfully routed after 23 routing iterations.
Completed net delay value cross check successfully.
Warning (check_all_tracks_reach_pins):  track 8 does not 
	connect to any FB IPINs.
Warning (check_all_tracks_reach_pins):  track 9 does not 
	connect to any FB IPINs.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 256255239
Best routing used a channel width factor of 10.


Average number of bends per net: 5.39687  Maximum # of bends: 21


The number of routed nets (nonglobal): 320
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 8903   Average net length: 27.8219
	Maximum net length: 83

Wirelength results in terms of physical segments:
	Total wiring segments used: 4577   Av. wire segments per net: 14.3031
	Maximum segments used by a net: 42


X - Directed channels:

j	max occ	av_occ		capacity
0	10	5.40541  	10
1	10	5.89189  	10
2	10	7.16216  	10
3	10	6.78378  	10
4	9	6.91892  	10
5	8	4.97297  	10
6	9	5.40541  	10
7	9	5.70270  	10
8	9	6.21622  	10
9	9	5.40541  	10
10	9	4.51351  	10
11	9	3.91892  	10
12	6	1.70270  	10
13	7	1.10811  	10
14	7	1.67568  	10
15	6	1.29730  	10
16	5	0.243243 	10
17	5	0.459459 	10
18	2	0.216216 	10
19	6	2.21622  	10
20	3	2.27027  	10
21	5	2.21622  	10
22	5	1.70270  	10
23	5	0.729730 	10
24	7	1.59459  	10
25	4	0.837838 	10
26	5	3.54054  	10
27	8	3.02703  	10
28	6	4.10811  	10
29	6	3.29730  	10
30	9	6.00000  	10
31	9	6.64865  	10
32	10	6.29730  	10
33	10	6.37838  	10
34	9	6.64865  	10
35	10	7.86486  	10
36	10	6.62162  	10
37	9	7.08108  	10

Y - Directed channels:

i	max occ	av_occ		capacity
0	9	6.35135  	10
1	9	7.29730  	10
2	9	5.67568  	10
3	8	4.16216  	10
4	7	3.83784  	10
5	5	2.13514  	10
6	5	1.67568  	10
7	4	1.00000  	10
8	4	0.945946 	10
9	3	1.00000  	10
10	5	1.40541  	10
11	5	0.918919 	10
12	6	1.86486  	10
13	8	2.56757  	10
14	7	1.83784  	10
15	5	1.43243  	10
16	7	2.48649  	10
17	6	2.54054  	10
18	6	1.67568  	10
19	6	1.48649  	10
20	9	1.78378  	10
21	7	2.32432  	10
22	9	1.86486  	10
23	10	2.40541  	10
24	9	2.67568  	10
25	9	1.91892  	10
26	10	1.72973  	10
27	8	1.27027  	10
28	9	1.54054  	10
29	6	0.783784 	10
30	9	1.29730  	10
31	8	0.918919 	10
32	6	0.918919 	10
33	5	0.918919 	10
34	5	1.27027  	10
35	6	3.32432  	10
36	8	3.02703  	10
37	7	4.27027  	10

Total Tracks in X-direction: 380  in Y-direction: 380

Logic Area (in minimum width transistor areas):
Total Logic Area: 4.107e+07  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 1.64285e+06  Per logic tile: 1200.04

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.317

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.317

Critical Path: 4.68167e-08 (s)

Time elapsed (PLACE&ROUTE): 12765.392000 ms


Time elapsed (Fernando): 12765.495000 ms

