// Seed: 4235068553
module module_0;
endmodule
module module_1 #(
    parameter id_10 = 32'd26,
    parameter id_2  = 32'd72,
    parameter id_7  = 32'd36
) (
    input uwire id_0,
    input uwire id_1,
    input wor _id_2,
    output supply0 id_3,
    output uwire id_4,
    input tri id_5,
    output wor id_6,
    input uwire _id_7,
    input uwire id_8
);
  parameter id_10 = -1;
  and primCall (id_3, id_5, id_8);
  assign id_6 = (id_5);
  module_0 modCall_1 ();
  wire [!  id_7  -  id_10  !=  id_2 : 1 'd0] id_11;
endmodule
