From 977970ed057b2d9eb18615ffdfc46fc658dfd7d6 Mon Sep 17 00:00:00 2001
From: Chandrakala Chavva <cchavva@caviumnetworks.com>
Date: Sun, 27 Jul 2014 18:05:50 -0700
Subject: [PATCH 855/974] MIPS:OCTEON: Initialize cvmx_primary_pcie_bus_number
 variable properly.

Signed-off-by: Chandrakala Chavva <cchavva@caviumnetworks.com>
[Original patch taken from Cavium SDK 3.1.2-568]
Signed-off-by: Quanyang Wang <quanyang.wang@windriver.com>
---
 arch/mips/cavium-octeon/executive/cvmx-pcie.c | 4 ++--
 arch/mips/pci/pcie-octeon.c                   | 2 +-
 2 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/arch/mips/cavium-octeon/executive/cvmx-pcie.c b/arch/mips/cavium-octeon/executive/cvmx-pcie.c
index 76488c0..13abfff 100644
--- a/arch/mips/cavium-octeon/executive/cvmx-pcie.c
+++ b/arch/mips/cavium-octeon/executive/cvmx-pcie.c
@@ -42,7 +42,7 @@
  *
  * Interface to PCIe as a host(RC) or target(EP)
  *
- * <hr>$Revision: 113951 $<hr>
+ * <hr>$Revision: 114008 $<hr>
  */
 #ifdef CVMX_BUILD_FOR_LINUX_KERNEL
 #include <asm/octeon/cvmx.h>
@@ -115,7 +115,7 @@
 #define CVMX_PCIE_CFGX_WRITE(p,addr,val)	cvmx_pcie_cfgx_write_node(node,p,addr,val)
 
 #ifdef CVMX_BUILD_FOR_LINUX_KERNEL
-extern int cvmx_primary_pcie_bus_number = 0;
+extern int cvmx_primary_pcie_bus_number;
 #else
 # ifdef OCTEON_FIRST_PCIE_BUSNO /* Defined in u-boot config files */
 int cvmx_primary_pcie_bus_number = OCTEON_FIRST_PCIE_BUSNO;
diff --git a/arch/mips/pci/pcie-octeon.c b/arch/mips/pci/pcie-octeon.c
index bfb1b80..ab0067a 100644
--- a/arch/mips/pci/pcie-octeon.c
+++ b/arch/mips/pci/pcie-octeon.c
@@ -30,7 +30,7 @@
 static int pcie_disable;
 module_param(pcie_disable, int, S_IRUGO);
 
-int cvmx_primary_pcie_bus_number;
+int cvmx_primary_pcie_bus_number = 0;
 module_param(cvmx_primary_pcie_bus_number, int, S_IRUGO);
 
 static int enable_pcie_14459_war;
-- 
2.6.2

