@00000000
// Test Case: Arithmetic WITH Memory Access
// Demonstrates difference between ALU ops (no transactions) 
// and Memory ops (AXI transactions)

// â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
// PART 1: Pure Arithmetic (NO AXI transactions)
// â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
13 00 00 00  // nop
93 00 10 00  // li x1, 1      â† NO transaction (immediate)
13 01 20 00  // li x2, 2      â† NO transaction
93 01 30 00  // li x3, 3      â† NO transaction
13 02 40 00  // li x4, 4      â† NO transaction

// Arithmetic operations (ALL in CPU registers)
33 03 23 00  // add x6, x6, x2   â† NO transaction (register op)
b3 03 33 00  // add x7, x6, x3   â† NO transaction
33 84 44 00  // add x8, x9, x4   â† NO transaction
b3 84 54 00  // add x9, x11, x5  â† NO transaction

// â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
// PART 2: Store Results to Memory (WRITE transactions! ğŸ“)
// â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
13 0A 00 01  // li x20, 0x100 (base address)

23 20 6A 00  // sw x6, 0(x20)    â† AXI WRITE transaction! ğŸ“
23 22 7A 00  // sw x7, 4(x20)    â† AXI WRITE transaction! ğŸ“
23 24 8A 00  // sw x8, 8(x20)    â† AXI WRITE transaction! ğŸ“
23 26 9A 00  // sw x9, 12(x20)   â† AXI WRITE transaction! ğŸ“

// â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
// PART 3: Load Back from Memory (READ transactions! ğŸ“–)
// â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
03 2B 0A 00  // lw x22, 0(x20)   â† AXI READ transaction! ğŸ“–
83 2B 4A 00  // lw x23, 4(x20)   â† AXI READ transaction! ğŸ“–
03 2C 8A 00  // lw x24, 8(x20)   â† AXI READ transaction! ğŸ“–
83 2C CA 00  // lw x25, 12(x20)  â† AXI READ transaction! ğŸ“–

// â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
// PART 4: More Arithmetic (NO transactions)
// â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
33 0D 7B 01  // add x26, x22, x23  â† NO transaction
b3 0D 8C 01  // add x27, x24, x25  â† NO transaction

// â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
// PART 5: Store Final Results (WRITE transactions! ğŸ“)
// â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
23 28 AA 01  // sw x26, 16(x20)  â† AXI WRITE transaction! ğŸ“
23 2A BA 01  // sw x27, 20(x20)  â† AXI WRITE transaction! ğŸ“

6f 00 00 00  // j 0 (loop)

// SUMMARY:
// â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
// Total Instructions: ~30
// Arithmetic ops: ~15 â†’ NO AXI transactions
// Memory ops (SW/LW): ~10 â†’ 10 AXI transactions expected!
//   - 5 SW (WRITE) ğŸ“
//   - 5 LW (READ) ğŸ“–
// â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

