/*
!/test_sim/
!/ucf_file/
!/verilog/
!/.gitignore
!/GreedySnake.gise