// Seed: 586455609
module module_0 ();
  wire id_1;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input supply0 id_2,
    input logic id_3
);
  assign id_1 = -1;
  wand id_5;
  module_0 modCall_1 ();
  genvar id_6;
  reg id_7 = -1;
  assign id_5 = id_2;
  logic [7:0] id_8, id_9;
  id_10 :
  assert property (@(posedge id_8[1'h0] or posedge 1) 1 == id_3)
    if (-1)
      @(negedge id_6 ^ id_2)
        @(posedge -1)
          if (1 & id_7 - id_6) begin : LABEL_0
            id_7 <= (-1'h0);
            $display(-1, id_5);
            id_6 <= id_3;
            id_1 = id_5;
          end else $display(id_9);
endmodule
