// Seed: 1554476987
module module_0;
  supply0 id_2, id_3, id_4, \id_5 ;
  assign id_4 = 1'b0;
  int id_6 (
      1,
      1
  );
endmodule
module module_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_1 = id_1;
endmodule
module module_2 (
    input tri0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    output tri0 id_3
);
  assign id_2 = id_1;
  assign id_2 = id_1;
  wire id_5, id_6, id_7, id_8;
  xor primCall (id_2, id_5, id_6, id_7, id_8);
  module_0 modCall_1 ();
  assign modCall_1.type_8 = 0;
  assign id_3 = 1;
endmodule
program module_3;
  wire id_1, id_2, id_3;
  wire id_4 = id_3;
  wire id_5 = id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
