// Seed: 1425160981
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input id_10,
    output logic id_11
);
  logic id_12;
  initial begin
    id_12 = id_7;
  end
endmodule
