{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_128 " "New assignment LOCATION with value PIN_128 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_129 " "New assignment LOCATION with value PIN_129 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_132 " "New assignment LOCATION with value PIN_132 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_133 " "New assignment LOCATION with value PIN_133 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_135 " "New assignment LOCATION with value PIN_135 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_136 " "New assignment LOCATION with value PIN_136 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_137 " "New assignment LOCATION with value PIN_137 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_138 " "New assignment LOCATION with value PIN_138 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_127 " "New assignment LOCATION with value PIN_127 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_126 " "New assignment LOCATION with value PIN_126 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_125 " "New assignment LOCATION with value PIN_125 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_124 " "New assignment LOCATION with value PIN_124 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_121 " "New assignment LOCATION with value PIN_121 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_120 " "New assignment LOCATION with value PIN_120 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_119 " "New assignment LOCATION with value PIN_119 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_115 " "New assignment LOCATION with value PIN_115 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_128 " "Assignment LOCATION with value PIN_128 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_129 " "Assignment LOCATION with value PIN_129 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_132 " "Assignment LOCATION with value PIN_132 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_133 " "Assignment LOCATION with value PIN_133 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_135 " "Assignment LOCATION with value PIN_135 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_136 " "Assignment LOCATION with value PIN_136 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_137 " "Assignment LOCATION with value PIN_137 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_138 " "Assignment LOCATION with value PIN_138 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_127 " "Assignment LOCATION with value PIN_127 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_126 " "Assignment LOCATION with value PIN_126 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_125 " "Assignment LOCATION with value PIN_125 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_124 " "Assignment LOCATION with value PIN_124 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_121 " "Assignment LOCATION with value PIN_121 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_120 " "Assignment LOCATION with value PIN_120 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_119 " "Assignment LOCATION with value PIN_119 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845084990 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_115 " "Assignment LOCATION with value PIN_115 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845084990 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1592845084990 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_128 " "New assignment LOCATION with value PIN_128 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_129 " "New assignment LOCATION with value PIN_129 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_132 " "New assignment LOCATION with value PIN_132 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_133 " "New assignment LOCATION with value PIN_133 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_135 " "New assignment LOCATION with value PIN_135 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_136 " "New assignment LOCATION with value PIN_136 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_137 " "New assignment LOCATION with value PIN_137 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_138 " "New assignment LOCATION with value PIN_138 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_127 " "New assignment LOCATION with value PIN_127 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_126 " "New assignment LOCATION with value PIN_126 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_125 " "New assignment LOCATION with value PIN_125 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_124 " "New assignment LOCATION with value PIN_124 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_121 " "New assignment LOCATION with value PIN_121 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_120 " "New assignment LOCATION with value PIN_120 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_119 " "New assignment LOCATION with value PIN_119 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_115 " "New assignment LOCATION with value PIN_115 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_128 " "Assignment LOCATION with value PIN_128 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_129 " "Assignment LOCATION with value PIN_129 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_132 " "Assignment LOCATION with value PIN_132 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_133 " "Assignment LOCATION with value PIN_133 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_135 " "Assignment LOCATION with value PIN_135 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_136 " "Assignment LOCATION with value PIN_136 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_137 " "Assignment LOCATION with value PIN_137 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_138 " "Assignment LOCATION with value PIN_138 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_127 " "Assignment LOCATION with value PIN_127 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_126 " "Assignment LOCATION with value PIN_126 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_125 " "Assignment LOCATION with value PIN_125 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_124 " "Assignment LOCATION with value PIN_124 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_121 " "Assignment LOCATION with value PIN_121 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_120 " "Assignment LOCATION with value PIN_120 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_119 " "Assignment LOCATION with value PIN_119 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085152 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_115 " "Assignment LOCATION with value PIN_115 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085152 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1592845085152 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_128 " "New assignment LOCATION with value PIN_128 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_129 " "New assignment LOCATION with value PIN_129 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_132 " "New assignment LOCATION with value PIN_132 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_133 " "New assignment LOCATION with value PIN_133 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_135 " "New assignment LOCATION with value PIN_135 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_136 " "New assignment LOCATION with value PIN_136 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_137 " "New assignment LOCATION with value PIN_137 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_138 " "New assignment LOCATION with value PIN_138 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_127 " "New assignment LOCATION with value PIN_127 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_126 " "New assignment LOCATION with value PIN_126 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_125 " "New assignment LOCATION with value PIN_125 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_124 " "New assignment LOCATION with value PIN_124 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_121 " "New assignment LOCATION with value PIN_121 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_120 " "New assignment LOCATION with value PIN_120 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_119 " "New assignment LOCATION with value PIN_119 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_115 " "New assignment LOCATION with value PIN_115 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_128 " "Assignment LOCATION with value PIN_128 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_129 " "Assignment LOCATION with value PIN_129 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_132 " "Assignment LOCATION with value PIN_132 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_133 " "Assignment LOCATION with value PIN_133 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_135 " "Assignment LOCATION with value PIN_135 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_136 " "Assignment LOCATION with value PIN_136 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_137 " "Assignment LOCATION with value PIN_137 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_138 " "Assignment LOCATION with value PIN_138 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_127 " "Assignment LOCATION with value PIN_127 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_126 " "Assignment LOCATION with value PIN_126 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_125 " "Assignment LOCATION with value PIN_125 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_124 " "Assignment LOCATION with value PIN_124 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_121 " "Assignment LOCATION with value PIN_121 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_120 " "Assignment LOCATION with value PIN_120 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_119 " "Assignment LOCATION with value PIN_119 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085347 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "LOCATION PIN_115 " "Assignment LOCATION with value PIN_115 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1592845085347 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1592845085347 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1592845085399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592845086490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592845086503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 12:58:05 2020 " "Processing started: Mon Jun 22 12:58:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592845086503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1592845086503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off Z80_VGA -c Z80_VGA " "Command: quartus_fit --read_settings_files=on --write_settings_files=off Z80_VGA -c Z80_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1592845086504 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1592845086805 ""}
{ "Info" "0" "" "Project  = Z80_VGA" {  } {  } 0 0 "Project  = Z80_VGA" 0 0 "Fitter" 0 0 1592845086806 ""}
{ "Info" "0" "" "Revision = Z80_VGA" {  } {  } 0 0 "Revision = Z80_VGA" 0 0 "Fitter" 0 0 1592845086806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1592845087758 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Z80_VGA EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"Z80_VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592845087808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592845087889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592845087890 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592845088058 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1592845088071 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592845088181 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592845088181 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592845088181 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1592845088181 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_ASDO_DATA1~" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592845088193 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_FLASH_nCE_nCSO~" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592845088193 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DCLK~" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592845088193 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DATA0~" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592845088193 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1592845088193 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1592845088200 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1592845088255 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Z80_VGA.sdc " "Synopsys Design Constraints File file not found: 'Z80_VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1592845089279 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1592845089280 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1592845089348 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1592845089348 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1592845089350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_clk_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592845089838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Toggle_On_FN_Key:FNKey1Toggle\|loopback " "Destination node Toggle_On_FN_Key:FNKey1Toggle\|loopback" {  } { { "../../MultiComp (VHDL Template)/Components/UART/Toggle_On_FN_Key.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/Toggle_On_FN_Key.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592845089838 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592845089838 ""}  } { { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 7637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592845089838 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "w_cpuClock  " "Automatically promoted node w_cpuClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592845089838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|WR_n " "Destination node T80s:cpu1\|WR_n" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 1597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592845089838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[1\] " "Destination node T80s:cpu1\|T80:u0\|A\[1\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 1345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592845089838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[2\] " "Destination node T80s:cpu1\|T80:u0\|A\[2\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 1344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592845089838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[3\] " "Destination node T80s:cpu1\|T80:u0\|A\[3\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 1343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592845089838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[4\] " "Destination node T80s:cpu1\|T80:u0\|A\[4\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 1342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592845089838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[5\] " "Destination node T80s:cpu1\|T80:u0\|A\[5\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 1341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592845089838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[6\] " "Destination node T80s:cpu1\|T80:u0\|A\[6\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 1340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592845089838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|T80:u0\|A\[7\] " "Destination node T80s:cpu1\|T80:u0\|A\[7\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 1339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592845089838 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:cpu1\|RD_n " "Destination node T80s:cpu1\|RD_n" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 1596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592845089838 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592845089838 ""}  } { { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 117 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 1640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592845089838 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592845089839 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 1672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592845089839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~1  " "Automatically promoted node comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592845089839 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:UART\|process_1~0 " "Destination node bufferedUART:UART\|process_1~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 2228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592845089839 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592845089839 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 1673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592845089839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~3  " "Automatically promoted node comb~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592845089840 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SBCTextDisplayRGB:io1\|process_2~0 " "Destination node SBCTextDisplayRGB:io1\|process_2~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 5720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592845089840 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592845089840 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 1675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592845089840 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~2  " "Automatically promoted node comb~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592845089840 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 1674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592845089840 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592845090461 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592845090464 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592845090465 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592845090470 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592845090476 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1592845090483 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1592845090483 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592845090486 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592845090750 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1592845090754 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592845090754 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592845090881 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1592845090900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592845091731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592845092737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592845092786 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592845100179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592845100179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592845101106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+02 ns 2.1% " "6e+02 ns of routing delay (approximately 2.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1592845104265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1592845105416 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592845105416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1592845114969 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1592845114969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592845114974 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.50 " "Total time spent on timing analysis during the Fitter is 4.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1592845115246 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592845115277 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592845115899 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592845115901 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592845116748 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592845117865 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_ps2Clk 3.3-V LVTTL 11 " "Pin i_ps2Clk uses I/O standard 3.3-V LVTTL at 11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_ps2Clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_ps2Clk" } } } } { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592845118303 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_ps2Data 3.3-V LVTTL 10 " "Pin i_ps2Data uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_ps2Data } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_ps2Data" } } } } { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592845118303 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_rxd 3.3-V LVTTL 114 " "Pin i_rxd uses I/O standard 3.3-V LVTTL at 114" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_rxd } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rxd" } } } } { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592845118303 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_cts 3.3-V LVTTL 70 " "Pin i_cts uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_cts } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_cts" } } } } { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592845118303 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_clk_50 3.3-V LVTTL 23 " "Pin i_clk_50 uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_clk_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk_50" } } } } { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592845118303 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_n_reset 3.3-V LVTTL 86 " "Pin i_n_reset uses I/O standard 3.3-V LVTTL at 86" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_n_reset } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_n_reset" } } } } { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592845118303 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DipSw\[6\] 3.3-V LVTTL 67 " "Pin i_DipSw\[6\] uses I/O standard 3.3-V LVTTL at 67" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_DipSw[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DipSw\[6\]" } } } } { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592845118303 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DipSw\[1\] 3.3-V LVTTL 59 " "Pin i_DipSw\[1\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_DipSw[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DipSw\[1\]" } } } } { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592845118303 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_switch\[1\] 3.3-V LVTTL 90 " "Pin i_switch\[1\] uses I/O standard 3.3-V LVTTL at 90" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_switch[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_switch\[1\]" } } } } { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592845118303 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DipSw\[0\] 3.3-V LVTTL 58 " "Pin i_DipSw\[0\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_DipSw[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DipSw\[0\]" } } } } { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592845118303 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_switch\[0\] 3.3-V LVTTL 87 " "Pin i_switch\[0\] uses I/O standard 3.3-V LVTTL at 87" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_switch[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_switch\[0\]" } } } } { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592845118303 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DipSw\[2\] 3.3-V LVTTL 60 " "Pin i_DipSw\[2\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_DipSw[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DipSw\[2\]" } } } } { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592845118303 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_switch\[2\] 3.3-V LVTTL 91 " "Pin i_switch\[2\] uses I/O standard 3.3-V LVTTL at 91" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_switch[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_switch\[2\]" } } } } { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592845118303 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DipSw\[7\] 3.3-V LVTTL 68 " "Pin i_DipSw\[7\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_DipSw[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DipSw\[7\]" } } } } { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592845118303 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DipSw\[5\] 3.3-V LVTTL 66 " "Pin i_DipSw\[5\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_DipSw[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DipSw\[5\]" } } } } { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592845118303 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DipSw\[3\] 3.3-V LVTTL 64 " "Pin i_DipSw\[3\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_DipSw[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DipSw\[3\]" } } } } { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592845118303 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_DipSw\[4\] 3.3-V LVTTL 65 " "Pin i_DipSw\[4\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { i_DipSw[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_DipSw\[4\]" } } } } { "Z80_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/Z80_VGA.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592845118303 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1592845118303 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/output_files/Z80_VGA.fit.smsg " "Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP4CE10/Z80_VGA_PS2_UART_32K/output_files/Z80_VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1592845118612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5550 " "Peak virtual memory: 5550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592845120253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 12:58:40 2020 " "Processing ended: Mon Jun 22 12:58:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592845120253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592845120253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592845120253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592845120253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1592845121519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592845121527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 12:58:41 2020 " "Processing started: Mon Jun 22 12:58:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592845121527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1592845121527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Z80_VGA -c Z80_VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Z80_VGA -c Z80_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1592845121527 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1592845122617 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1592845122656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592845123018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 12:58:43 2020 " "Processing ended: Mon Jun 22 12:58:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592845123018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592845123018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592845123018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1592845123018 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1592845123707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1592845124755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592845124763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 12:58:44 2020 " "Processing started: Mon Jun 22 12:58:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592845124763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1592845124763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Z80_VGA -c Z80_VGA " "Command: quartus_sta Z80_VGA -c Z80_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1592845124763 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1592845125037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1592845126036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845126106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845126106 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Z80_VGA.sdc " "Synopsys Design Constraints File file not found: 'Z80_VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1592845126627 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845126627 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk_50 i_clk_50 " "create_clock -period 1.000 -name i_clk_50 i_clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1592845126640 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name T80s:cpu1\|IORQ_n T80s:cpu1\|IORQ_n " "create_clock -period 1.000 -name T80s:cpu1\|IORQ_n T80s:cpu1\|IORQ_n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1592845126640 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name w_cpuClock w_cpuClock " "create_clock -period 1.000 -name w_cpuClock w_cpuClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1592845126640 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592845126640 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1592845126671 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592845126673 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1592845126675 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1592845126697 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592845126931 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592845126931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.806 " "Worst-case setup slack is -13.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845126945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845126945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.806           -3183.140 i_clk_50  " "  -13.806           -3183.140 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845126945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.614           -3615.472 w_cpuClock  " "  -13.614           -3615.472 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845126945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.406            -207.483 T80s:cpu1\|IORQ_n  " "   -6.406            -207.483 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845126945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845126945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.946 " "Worst-case hold slack is -0.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845126987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845126987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.946             -10.380 T80s:cpu1\|IORQ_n  " "   -0.946             -10.380 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845126987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 i_clk_50  " "    0.185               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845126987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 w_cpuClock  " "    0.192               0.000 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845126987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845126987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.877 " "Worst-case recovery slack is -2.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845127001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845127001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.877             -39.136 i_clk_50  " "   -2.877             -39.136 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845127001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.854             -14.826 T80s:cpu1\|IORQ_n  " "   -1.854             -14.826 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845127001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845127001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.418 " "Worst-case removal slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845127014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845127014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 T80s:cpu1\|IORQ_n  " "    0.418               0.000 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845127014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 i_clk_50  " "    0.906               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845127014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845127014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845127027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845127027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1267.582 i_clk_50  " "   -3.201           -1267.582 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845127027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -320.546 T80s:cpu1\|IORQ_n  " "   -3.201            -320.546 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845127027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -514.502 w_cpuClock  " "   -1.487            -514.502 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845127027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845127027 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592845127280 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592845127280 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592845127295 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1592845127337 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1592845128280 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592845128940 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592845129016 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592845129016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.686 " "Worst-case setup slack is -12.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.686           -3383.325 w_cpuClock  " "  -12.686           -3383.325 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.561           -2931.441 i_clk_50  " "  -12.561           -2931.441 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.053            -193.430 T80s:cpu1\|IORQ_n  " "   -6.053            -193.430 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845129029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.857 " "Worst-case hold slack is -0.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.857             -10.496 T80s:cpu1\|IORQ_n  " "   -0.857             -10.496 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 i_clk_50  " "    0.103               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 w_cpuClock  " "    0.251               0.000 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845129063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.649 " "Worst-case recovery slack is -2.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -33.573 i_clk_50  " "   -2.649             -33.573 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.652             -12.993 T80s:cpu1\|IORQ_n  " "   -1.652             -12.993 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845129079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.250 " "Worst-case removal slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 T80s:cpu1\|IORQ_n  " "    0.250               0.000 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 i_clk_50  " "    0.834               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845129092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1267.582 i_clk_50  " "   -3.201           -1267.582 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -293.634 T80s:cpu1\|IORQ_n  " "   -3.201            -293.634 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -514.502 w_cpuClock  " "   -1.487            -514.502 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845129104 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592845129361 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592845129361 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592845129377 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592845129646 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592845129676 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592845129676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.502 " "Worst-case setup slack is -5.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.502           -1057.023 i_clk_50  " "   -5.502           -1057.023 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.365           -1390.435 w_cpuClock  " "   -5.365           -1390.435 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.212             -65.226 T80s:cpu1\|IORQ_n  " "   -2.212             -65.226 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845129700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.227 " "Worst-case hold slack is -0.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.227              -2.450 T80s:cpu1\|IORQ_n  " "   -0.227              -2.450 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057              -0.057 w_cpuClock  " "   -0.057              -0.057 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 i_clk_50  " "    0.173               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845129748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.843 " "Worst-case recovery slack is -0.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.843              -5.310 i_clk_50  " "   -0.843              -5.310 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465              -2.682 T80s:cpu1\|IORQ_n  " "   -0.465              -2.682 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845129763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.208 " "Worst-case removal slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 T80s:cpu1\|IORQ_n  " "    0.208               0.000 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 i_clk_50  " "    0.387               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845129781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -871.768 i_clk_50  " "   -3.000            -871.768 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -346.000 w_cpuClock  " "   -1.000            -346.000 w_cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -106.763 T80s:cpu1\|IORQ_n  " "   -1.000            -106.763 T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592845129795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592845129795 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592845130081 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592845130081 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592845130747 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592845130749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592845131001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 12:58:51 2020 " "Processing ended: Mon Jun 22 12:58:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592845131001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592845131001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592845131001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1592845131001 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Timing Analyzer" 0 -1 1592845131841 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Quartus Prime Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1592845131844 ""}
