

================================================================
== Vitis HLS Report for 'p_sum'
================================================================
* Date:           Fri Feb 11 17:22:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.771 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.77>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%diff_p_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %diff_p"   --->   Operation 7 'read' 'diff_p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read25"   --->   Operation 8 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_5 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14"   --->   Operation 9 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%c_p = trunc i128 %p_read_5" [../src/ban_s3.cpp:51]   --->   Operation 10 'trunc' 'c_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_5, i32 32, i32 63" [../src/ban_s3.cpp:51]   --->   Operation 11 'partselect' 'trunc_ln51_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %trunc_ln51_2" [../src/ban_s3.cpp:51]   --->   Operation 12 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln51_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_5, i32 64, i32 95" [../src/ban_s3.cpp:51]   --->   Operation 13 'partselect' 'trunc_ln51_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bitcast_ln51_2 = bitcast i32 %trunc_ln51_3" [../src/ban_s3.cpp:51]   --->   Operation 14 'bitcast' 'bitcast_ln51_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln51_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_5, i32 96, i32 127" [../src/ban_s3.cpp:51]   --->   Operation 15 'partselect' 'trunc_ln51_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bitcast_ln51_3 = bitcast i32 %trunc_ln51_4" [../src/ban_s3.cpp:51]   --->   Operation 16 'bitcast' 'bitcast_ln51_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban_s3.cpp:55]   --->   Operation 17 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %trunc_ln" [../src/ban_s3.cpp:55]   --->   Operation 18 'bitcast' 'bitcast_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [4/4] (6.77ns)   --->   "%add1 = fadd i32 %bitcast_ln51, i32 %bitcast_ln55" [../src/ban_s3.cpp:64]   --->   Operation 19 'fadd' 'add1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln18 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:65]   --->   Operation 20 'partselect' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %trunc_ln18" [../src/ban_s3.cpp:65]   --->   Operation 21 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [4/4] (6.77ns)   --->   "%add2 = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln65" [../src/ban_s3.cpp:65]   --->   Operation 22 'fadd' 'add2' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln19 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:66]   --->   Operation 23 'partselect' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i32 %trunc_ln19" [../src/ban_s3.cpp:66]   --->   Operation 24 'bitcast' 'bitcast_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [4/4] (6.77ns)   --->   "%add3 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln66" [../src/ban_s3.cpp:66]   --->   Operation 25 'fadd' 'add3' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%icmp_ln53 = icmp_ne  i2 %diff_p_read, i2 1" [../src/ban_s3.cpp:53]   --->   Operation 26 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%icmp_ln53_1 = icmp_ne  i2 %diff_p_read, i2 2" [../src/ban_s3.cpp:53]   --->   Operation 27 'icmp' 'icmp_ln53_1' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%and_ln53 = and i1 %icmp_ln53, i1 %icmp_ln53_1" [../src/ban_s3.cpp:53]   --->   Operation 28 'and' 'and_ln53' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%icmp_ln53_2 = icmp_eq  i2 %diff_p_read, i2 2" [../src/ban_s3.cpp:53]   --->   Operation 29 'icmp' 'icmp_ln53_2' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%icmp_ln53_3 = icmp_eq  i2 %diff_p_read, i2 1" [../src/ban_s3.cpp:53]   --->   Operation 30 'icmp' 'icmp_ln53_3' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 31 [3/4] (6.77ns)   --->   "%add1 = fadd i32 %bitcast_ln51, i32 %bitcast_ln55" [../src/ban_s3.cpp:64]   --->   Operation 31 'fadd' 'add1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [3/4] (6.77ns)   --->   "%add2 = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln65" [../src/ban_s3.cpp:65]   --->   Operation 32 'fadd' 'add2' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [3/4] (6.77ns)   --->   "%add3 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln66" [../src/ban_s3.cpp:66]   --->   Operation 33 'fadd' 'add3' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [4/4] (6.77ns)   --->   "%add = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln55" [../src/ban_s3.cpp:55]   --->   Operation 34 'fadd' 'add' <Predicate = (icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [4/4] (6.77ns)   --->   "%add7 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln65" [../src/ban_s3.cpp:56]   --->   Operation 35 'fadd' 'add7' <Predicate = (icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [4/4] (6.77ns)   --->   "%add4 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln55" [../src/ban_s3.cpp:60]   --->   Operation 36 'fadd' 'add4' <Predicate = (icmp_ln53_2 & !icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 37 [2/4] (6.77ns)   --->   "%add1 = fadd i32 %bitcast_ln51, i32 %bitcast_ln55" [../src/ban_s3.cpp:64]   --->   Operation 37 'fadd' 'add1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [2/4] (6.77ns)   --->   "%add2 = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln65" [../src/ban_s3.cpp:65]   --->   Operation 38 'fadd' 'add2' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [2/4] (6.77ns)   --->   "%add3 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln66" [../src/ban_s3.cpp:66]   --->   Operation 39 'fadd' 'add3' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [3/4] (6.77ns)   --->   "%add = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln55" [../src/ban_s3.cpp:55]   --->   Operation 40 'fadd' 'add' <Predicate = (icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [3/4] (6.77ns)   --->   "%add7 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln65" [../src/ban_s3.cpp:56]   --->   Operation 41 'fadd' 'add7' <Predicate = (icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [3/4] (6.77ns)   --->   "%add4 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln55" [../src/ban_s3.cpp:60]   --->   Operation 42 'fadd' 'add4' <Predicate = (icmp_ln53_2 & !icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.77>
ST_4 : Operation 43 [1/4] (6.77ns)   --->   "%add1 = fadd i32 %bitcast_ln51, i32 %bitcast_ln55" [../src/ban_s3.cpp:64]   --->   Operation 43 'fadd' 'add1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/4] (6.77ns)   --->   "%add2 = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln65" [../src/ban_s3.cpp:65]   --->   Operation 44 'fadd' 'add2' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/4] (6.77ns)   --->   "%add3 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln66" [../src/ban_s3.cpp:66]   --->   Operation 45 'fadd' 'add3' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [2/4] (6.77ns)   --->   "%add = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln55" [../src/ban_s3.cpp:55]   --->   Operation 46 'fadd' 'add' <Predicate = (icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [2/4] (6.77ns)   --->   "%add7 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln65" [../src/ban_s3.cpp:56]   --->   Operation 47 'fadd' 'add7' <Predicate = (icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [2/4] (6.77ns)   --->   "%add4 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln55" [../src/ban_s3.cpp:60]   --->   Operation 48 'fadd' 'add4' <Predicate = (icmp_ln53_2 & !icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 49 [2/2] (2.82ns)   --->   "%tmp_178 = fcmp_oeq  i32 %add1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 49 'fcmp' 'tmp_178' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/4] (6.77ns)   --->   "%add = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln55" [../src/ban_s3.cpp:55]   --->   Operation 50 'fadd' 'add' <Predicate = (icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/4] (6.77ns)   --->   "%add7 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln65" [../src/ban_s3.cpp:56]   --->   Operation 51 'fadd' 'add7' <Predicate = (icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/4] (6.77ns)   --->   "%add4 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln55" [../src/ban_s3.cpp:60]   --->   Operation 52 'fadd' 'add4' <Predicate = (icmp_ln53_2 & !icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [2/2] (2.82ns)   --->   "%tmp_180 = fcmp_oeq  i32 %add2, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 53 'fcmp' 'tmp_180' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [2/2] (2.82ns)   --->   "%tmp_182 = fcmp_oeq  i32 %add3, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 54 'fcmp' 'tmp_182' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.66>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %add1" [../src/ban_s3.cpp:27]   --->   Operation 55 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 56 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27" [../src/ban_s3.cpp:27]   --->   Operation 57 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.86ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 58 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (1.21ns)   --->   "%icmp_ln27_8 = icmp_eq  i23 %trunc_ln27, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 59 'icmp' 'icmp_ln27_8' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27_8, i1 %icmp_ln27" [../src/ban_s3.cpp:27]   --->   Operation 60 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/2] (2.82ns)   --->   "%tmp_178 = fcmp_oeq  i32 %add1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 61 'fcmp' 'tmp_178' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_178" [../src/ban_s3.cpp:27]   --->   Operation 62 'and' 'and_ln27' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_7)   --->   "%xor_ln27 = xor i1 %and_ln27, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 63 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %add2" [../src/ban_s3.cpp:30]   --->   Operation 64 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [../src/ban_s3.cpp:30]   --->   Operation 65 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30" [../src/ban_s3.cpp:30]   --->   Operation 66 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.86ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_179, i8 255" [../src/ban_s3.cpp:30]   --->   Operation 67 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.21ns)   --->   "%icmp_ln30_8 = icmp_eq  i23 %trunc_ln30, i23 0" [../src/ban_s3.cpp:30]   --->   Operation 68 'icmp' 'icmp_ln30_8' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%or_ln30 = or i1 %icmp_ln30_8, i1 %icmp_ln30" [../src/ban_s3.cpp:30]   --->   Operation 69 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/2] (2.82ns)   --->   "%tmp_180 = fcmp_oeq  i32 %add2, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 70 'fcmp' 'tmp_180' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %or_ln30, i1 %tmp_180" [../src/ban_s3.cpp:30]   --->   Operation 71 'and' 'and_ln30' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_4)   --->   "%xor_ln30 = xor i1 %and_ln30, i1 1" [../src/ban_s3.cpp:30]   --->   Operation 72 'xor' 'xor_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %add3" [../src/ban_s3.cpp:38]   --->   Operation 73 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38, i32 23, i32 30" [../src/ban_s3.cpp:38]   --->   Operation 74 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38" [../src/ban_s3.cpp:38]   --->   Operation 75 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.86ns)   --->   "%icmp_ln38 = icmp_ne  i8 %tmp_181, i8 255" [../src/ban_s3.cpp:38]   --->   Operation 76 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (1.21ns)   --->   "%icmp_ln38_8 = icmp_eq  i23 %trunc_ln38, i23 0" [../src/ban_s3.cpp:38]   --->   Operation 77 'icmp' 'icmp_ln38_8' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_5)   --->   "%or_ln38 = or i1 %icmp_ln38_8, i1 %icmp_ln38" [../src/ban_s3.cpp:38]   --->   Operation 78 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/2] (2.82ns)   --->   "%tmp_182 = fcmp_oeq  i32 %add3, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 79 'fcmp' 'tmp_182' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_5)   --->   "%and_ln38 = and i1 %or_ln38, i1 %tmp_182" [../src/ban_s3.cpp:38]   --->   Operation 80 'and' 'and_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_5)   --->   "%xor_ln38 = xor i1 %and_ln38, i1 1" [../src/ban_s3.cpp:38]   --->   Operation 81 'xor' 'xor_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.48ns)   --->   "%and_ln27_4 = and i1 %and_ln53, i1 %and_ln27" [../src/ban_s3.cpp:27]   --->   Operation 82 'and' 'and_ln27_4' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln30_4 = and i1 %and_ln27_4, i1 %xor_ln30" [../src/ban_s3.cpp:30]   --->   Operation 83 'and' 'and_ln30_4' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%select_ln30 = select i1 %and_ln30_4, i32 %add2, i32 %add1" [../src/ban_s3.cpp:30]   --->   Operation 84 'select' 'select_ln30' <Predicate = (!icmp_ln53_2 & !icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_5)   --->   "%and_ln38_4 = and i1 %and_ln30, i1 %xor_ln38" [../src/ban_s3.cpp:38]   --->   Operation 85 'and' 'and_ln38_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln38_5 = and i1 %and_ln38_4, i1 %and_ln27_4" [../src/ban_s3.cpp:38]   --->   Operation 86 'and' 'and_ln38_5' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln38 = select i1 %and_ln38_5, i32 %add3, i32 %select_ln30" [../src/ban_s3.cpp:38]   --->   Operation 87 'select' 'select_ln38' <Predicate = (!icmp_ln53_2 & !icmp_ln53_3)> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_1)   --->   "%select_ln53 = select i1 %icmp_ln53_2, i32 %bitcast_ln51, i32 %select_ln38" [../src/ban_s3.cpp:53]   --->   Operation 88 'select' 'select_ln53' <Predicate = (!icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln53_1 = select i1 %icmp_ln53_3, i32 %bitcast_ln51, i32 %select_ln53" [../src/ban_s3.cpp:53]   --->   Operation 89 'select' 'select_ln53_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_12)   --->   "%select_ln30_3 = select i1 %and_ln30_4, i32 %add3, i32 %add2" [../src/ban_s3.cpp:30]   --->   Operation 90 'select' 'select_ln30_3' <Predicate = (!icmp_ln53_2 & !icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln38_12 = select i1 %and_ln38_5, i32 %add2, i32 %select_ln30_3" [../src/ban_s3.cpp:38]   --->   Operation 91 'select' 'select_ln38_12' <Predicate = (!icmp_ln53_2 & !icmp_ln53_3)> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_3)   --->   "%select_ln53_2 = select i1 %icmp_ln53_2, i32 %bitcast_ln51_2, i32 %select_ln38_12" [../src/ban_s3.cpp:53]   --->   Operation 92 'select' 'select_ln53_2' <Predicate = (!icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln53_3 = select i1 %icmp_ln53_3, i32 %add, i32 %select_ln53_2" [../src/ban_s3.cpp:53]   --->   Operation 93 'select' 'select_ln53_3' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.48ns)   --->   "%or_ln38_4 = or i1 %and_ln38_5, i1 %and_ln30_4" [../src/ban_s3.cpp:38]   --->   Operation 94 'or' 'or_ln38_4' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_5)   --->   "%select_ln38_13 = select i1 %or_ln38_4, i32 0, i32 %add3" [../src/ban_s3.cpp:38]   --->   Operation 95 'select' 'select_ln38_13' <Predicate = (!icmp_ln53_2 & !icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_5)   --->   "%select_ln53_4 = select i1 %icmp_ln53_2, i32 %add4, i32 %select_ln38_13" [../src/ban_s3.cpp:53]   --->   Operation 96 'select' 'select_ln53_4' <Predicate = (!icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln53_5 = select i1 %icmp_ln53_3, i32 %add7, i32 %select_ln53_4" [../src/ban_s3.cpp:53]   --->   Operation 97 'select' 'select_ln53_5' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_7)   --->   "%and_ln27_5 = and i1 %and_ln53, i1 %xor_ln27" [../src/ban_s3.cpp:27]   --->   Operation 98 'and' 'and_ln27_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.48ns)   --->   "%or_ln53 = or i1 %icmp_ln53_3, i1 %icmp_ln53_2" [../src/ban_s3.cpp:53]   --->   Operation 99 'or' 'or_ln53' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%select_ln53_6 = select i1 %and_ln38_5, i32 4294967294, i32 4294967295" [../src/ban_s3.cpp:53]   --->   Operation 100 'select' 'select_ln53_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.51ns) (out node of the LUT)   --->   "%add_ln53 = add i32 %c_p, i32 %select_ln53_6" [../src/ban_s3.cpp:53]   --->   Operation 101 'add' 'add_ln53' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln53_7 = select i1 %and_ln27_5, i32 %c_p, i32 0" [../src/ban_s3.cpp:53]   --->   Operation 102 'select' 'select_ln53_7' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node c_p_8)   --->   "%select_ln53_8 = select i1 %or_ln53, i32 %c_p, i32 %add_ln53" [../src/ban_s3.cpp:53]   --->   Operation 103 'select' 'select_ln53_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node c_p_8)   --->   "%or_ln53_1 = or i1 %or_ln53, i1 %or_ln38_4" [../src/ban_s3.cpp:53]   --->   Operation 104 'or' 'or_ln53_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.87ns) (out node of the LUT)   --->   "%c_p_8 = select i1 %or_ln53_1, i32 %select_ln53_8, i32 %select_ln53_7" [../src/ban_s3.cpp:53]   --->   Operation 105 'select' 'c_p_8' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %c_p_8" [../src/ban_s3.cpp:71]   --->   Operation 106 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %select_ln53_1" [../src/ban_s3.cpp:71]   --->   Operation 107 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %select_ln53_3" [../src/ban_s3.cpp:71]   --->   Operation 108 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %select_ln53_5" [../src/ban_s3.cpp:71]   --->   Operation 109 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln71 = ret i128 %mrv_3" [../src/ban_s3.cpp:71]   --->   Operation 110 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.77ns
The critical path consists of the following:
	wire read operation ('p_read') on port 'p_read25' [5]  (0 ns)
	'fadd' operation ('add1', ../src/ban_s3.cpp:64) [16]  (6.77 ns)

 <State 2>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/ban_s3.cpp:64) [16]  (6.77 ns)

 <State 3>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/ban_s3.cpp:64) [16]  (6.77 ns)

 <State 4>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/ban_s3.cpp:64) [16]  (6.77 ns)

 <State 5>: 6.77ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/ban_s3.cpp:55) [32]  (6.77 ns)

 <State 6>: 6.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_178', ../src/ban_s3.cpp:27) [29]  (2.82 ns)
	'and' operation ('and_ln27', ../src/ban_s3.cpp:27) [30]  (0.485 ns)
	'and' operation ('and_ln27_4', ../src/ban_s3.cpp:27) [56]  (0.485 ns)
	'and' operation ('and_ln38_5', ../src/ban_s3.cpp:38) [60]  (0.485 ns)
	'select' operation ('select_ln53_6', ../src/ban_s3.cpp:53) [76]  (0 ns)
	'add' operation ('add_ln53', ../src/ban_s3.cpp:53) [77]  (1.51 ns)
	'select' operation ('select_ln53_8', ../src/ban_s3.cpp:53) [79]  (0 ns)
	'select' operation ('c.p', ../src/ban_s3.cpp:53) [81]  (0.87 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
