

================================================================
== Vivado HLS Report for 'ma_unitdatax_request'
================================================================
* Date:           Sun Nov  8 21:11:03 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.485 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     1563| 20.000 ns | 15.630 us |    2|  1563|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_enqueue_dequeue_fram_fu_243   |enqueue_dequeue_fram   |        1|      202| 10.000 ns |  2.020 us |     1|   202|   none  |
        |grp_compose_mac_frame_fu_271      |compose_mac_frame      |     1215|     1215| 12.150 us | 12.150 us |  1215|  1215|   none  |
        |grp_random_int_gen_fu_281         |random_int_gen         |        1|        1| 10.000 ns | 10.000 ns |     1|     1|   none  |
        |grp_ma_unitdatax_status_s_fu_287  |ma_unitdatax_status_s  |        0|        0|    0 ns   |    0 ns   |     0|     0|   none  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      140|      140|         2|          -|          -|    70|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    284|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        1|      2|    457|   1795|    0|
|Memory           |        1|      -|     16|      9|    0|
|Multiplexer      |        -|      -|      -|    250|    -|
|Register         |        -|      -|     81|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        2|      2|    554|   2338|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        2|      2|      1|     11|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+-----+-----+-----+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------+-----------------------+---------+-------+-----+-----+-----+
    |grp_compose_mac_frame_fu_271      |compose_mac_frame      |        0|      0|  118|  751|    0|
    |grp_enqueue_dequeue_fram_fu_243   |enqueue_dequeue_fram   |        1|      0|  176|  686|    0|
    |grp_ma_unitdatax_status_s_fu_287  |ma_unitdatax_status_s  |        0|      0|   49|  135|    0|
    |grp_random_int_gen_fu_281         |random_int_gen         |        0|      2|  114|  223|    0|
    +----------------------------------+-----------------------+---------+-------+-----+-----+-----+
    |Total                             |                       |        1|      2|  457| 1795|    0|
    +----------------------------------+-----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |llc_data_U  |ma_unitdatax_requdEe  |        0|  16|   9|    0|    70|    8|     1|          560|
    |mac_data_U  |ma_unitdatax_requeOg  |        1|   0|   0|    0|   100|    8|     1|          800|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                      |        1|  16|   9|    0|   170|   16|     2|         1360|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln41_fu_495_p2               |     +    |      0|  0|  13|           4|           2|
    |add_ln80_fu_541_p2               |     +    |      0|  0|  13|           4|           4|
    |grp_fu_316_p2                    |     +    |      0|  0|  19|          12|           1|
    |i_fu_479_p2                      |     +    |      0|  0|  15|           7|           1|
    |and_ln23_fu_347_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op112_call_state9   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op120_call_state9   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op128_call_state9   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op136_call_state9   |    and   |      0|  0|   2|           1|           1|
    |empty_11_fu_371_p2               |   icmp   |      0|  0|  11|           7|           3|
    |empty_13_fu_383_p2               |   icmp   |      0|  0|   9|           4|           2|
    |empty_14_fu_389_p2               |   icmp   |      0|  0|   9|           4|           3|
    |empty_16_fu_401_p2               |   icmp   |      0|  0|   9|           4|           3|
    |empty_18_fu_413_p2               |   icmp   |      0|  0|   9|           4|           4|
    |empty_20_fu_425_p2               |   icmp   |      0|  0|   9|           4|           4|
    |empty_22_fu_437_p2               |   icmp   |      0|  0|   9|           4|           4|
    |empty_24_fu_449_p2               |   icmp   |      0|  0|   9|           4|           4|
    |empty_26_fu_461_p2               |   icmp   |      0|  0|   9|           4|           1|
    |empty_29_fu_516_p2               |   icmp   |      0|  0|   9|           4|           2|
    |empty_30_fu_521_p2               |   icmp   |      0|  0|   9|           4|           1|
    |empty_9_fu_359_p2                |   icmp   |      0|  0|  11|           7|           4|
    |empty_fu_353_p2                  |   icmp   |      0|  0|  11|           7|           5|
    |grp_fu_310_p2                    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln23_1_fu_341_p2            |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln23_fu_335_p2              |   icmp   |      0|  0|  11|           8|           5|
    |icmp_ln35_fu_473_p2              |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln41_fu_510_p2              |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln67_fu_535_p2              |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln80_fu_556_p2              |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_state9_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |empty_10_fu_365_p2               |    or    |      0|  0|   2|           1|           1|
    |empty_12_fu_377_p2               |    or    |      0|  0|   2|           1|           1|
    |empty_15_fu_395_p2               |    or    |      0|  0|   2|           1|           1|
    |empty_17_fu_407_p2               |    or    |      0|  0|   2|           1|           1|
    |empty_19_fu_419_p2               |    or    |      0|  0|   2|           1|           1|
    |empty_21_fu_431_p2               |    or    |      0|  0|   2|           1|           1|
    |empty_23_fu_443_p2               |    or    |      0|  0|   2|           1|           1|
    |empty_25_fu_455_p2               |    or    |      0|  0|   2|           1|           1|
    |empty_27_fu_467_p2               |    or    |      0|  0|   2|           1|           1|
    |empty_31_fu_526_p2               |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 284|         139|          92|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  89|         18|    1|         18|
    |grp_enqueue_dequeue_fram_fu_243_ac          |  27|          5|    2|         10|
    |grp_ma_unitdatax_status_s_fu_287_trans_sts  |  38|          7|    3|         21|
    |i_0_reg_232                                 |   9|          2|    7|         14|
    |llc_data_address0                           |  15|          3|    7|         21|
    |llc_data_ce0                                |  15|          3|    1|          3|
    |mac_data_address0                           |  15|          3|    7|         21|
    |mac_data_ce0                                |  15|          3|    1|          3|
    |mac_data_ce1                                |   9|          2|    1|          2|
    |mac_data_we0                                |   9|          2|    1|          2|
    |mac_data_we1                                |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 250|         50|   32|        117|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |and_ln23_reg_580                              |   1|   0|    1|          0|
    |ap_CS_fsm                                     |  17|   0|   17|          0|
    |empty_12_reg_584                              |   1|   0|    1|          0|
    |empty_27_reg_588                              |   1|   0|    1|          0|
    |empty_31_reg_620                              |   1|   0|    1|          0|
    |grp_compose_mac_frame_fu_271_ap_start_reg     |   1|   0|    1|          0|
    |grp_enqueue_dequeue_fram_fu_243_ap_start_reg  |   1|   0|    1|          0|
    |grp_random_int_gen_fu_281_ap_start_reg        |   1|   0|    1|          0|
    |i_0_reg_232                                   |   7|   0|    7|          0|
    |i_reg_595                                     |   7|   0|    7|          0|
    |icmp_ln41_reg_616                             |   1|   0|    1|          0|
    |icmp_ln43_reg_656                             |   1|   0|    1|          0|
    |icmp_ln56_reg_648                             |   1|   0|    1|          0|
    |icmp_ln67_reg_624                             |   1|   0|    1|          0|
    |icmp_ln69_reg_640                             |   1|   0|    1|          0|
    |icmp_ln80_reg_628                             |   1|   0|    1|          0|
    |icmp_ln82_reg_632                             |   1|   0|    1|          0|
    |medium_state_read_1_reg_652                   |   1|   0|    1|          0|
    |medium_state_read_2_reg_644                   |   1|   0|    1|          0|
    |medium_state_read_3_reg_636                   |   1|   0|    1|          0|
    |medium_state_read_reg_660                     |   1|   0|    1|          0|
    |seq_number                                    |  12|   0|   12|          0|
    |seq_number_load_reg_610                       |  12|   0|   12|          0|
    |tmp_reg_576                                   |   1|   0|    1|          0|
    |zext_ln36_reg_600                             |   7|   0|   64|         57|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |  81|   0|  138|         57|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |     ma_unitdatax_request     | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |     ma_unitdatax_request     | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |     ma_unitdatax_request     | return value |
|ap_done                       | out |    1| ap_ctrl_hs |     ma_unitdatax_request     | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |     ma_unitdatax_request     | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |     ma_unitdatax_request     | return value |
|source_addr_mac_address0      | out |    3|  ap_memory |        source_addr_mac       |     array    |
|source_addr_mac_ce0           | out |    1|  ap_memory |        source_addr_mac       |     array    |
|source_addr_mac_q0            |  in |    8|  ap_memory |        source_addr_mac       |     array    |
|source_addr_mac_address1      | out |    3|  ap_memory |        source_addr_mac       |     array    |
|source_addr_mac_ce1           | out |    1|  ap_memory |        source_addr_mac       |     array    |
|source_addr_mac_q1            |  in |    8|  ap_memory |        source_addr_mac       |     array    |
|dest_addr_mac_address0        | out |    3|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_ce0             | out |    1|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_we0             | out |    1|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_d0              | out |    8|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_q0              |  in |    8|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_address1        | out |    3|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_ce1             | out |    1|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_we1             | out |    1|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_d1              | out |    8|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_q1              |  in |    8|  ap_memory |         dest_addr_mac        |     array    |
|data_address0                 | out |    7|  ap_memory |             data             |     array    |
|data_ce0                      | out |    1|  ap_memory |             data             |     array    |
|data_q0                       |  in |    8|  ap_memory |             data             |     array    |
|up                            |  in |    4|   ap_none  |              up              |    scalar    |
|s_class                       |  in |    1|   ap_none  |            s_class           |    scalar    |
|c_identifier_operating_class  |  in |    8|   ap_none  | c_identifier_operating_class |    scalar    |
|c_identifier_channel_number   |  in |    8|   ap_none  |  c_identifier_channel_number |    scalar    |
|t_slot                        |  in |    2|   ap_none  |            t_slot            |    scalar    |
|d_rate                        |  in |    7|   ap_none  |            d_rate            |    scalar    |
|tx_power_lvl                  |  in |    4|   ap_none  |         tx_power_lvl         |    scalar    |
|expiry_time                   |  in |   64|   ap_none  |          expiry_time         |    scalar    |
|medium_state                  |  in |    1|   ap_none  |         medium_state         |    pointer   |
+------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 17 2 3 16 4 
2 --> 9 
3 --> 9 
4 --> 5 6 
5 --> 4 
6 --> 14 12 10 7 9 
7 --> 8 
8 --> 9 
9 --> 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 9 
14 --> 15 
15 --> 9 
16 --> 9 
17 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %source_addr_mac), !map !83"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %dest_addr_mac), !map !89"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([70 x i8]* %data), !map !93"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %up), !map !99"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %s_class), !map !105"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %c_identifier_operating_class), !map !109"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %c_identifier_channel_number), !map !113"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %t_slot), !map !117"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7 %d_rate), !map !121"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %tx_power_lvl), !map !125"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %expiry_time), !map !129"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %medium_state), !map !133"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @ma_unitdatax_request_1) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tx_power_lvl_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tx_power_lvl)"   --->   Operation 31 'read' 'tx_power_lvl_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%d_rate_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %d_rate)"   --->   Operation 32 'read' 'd_rate_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%c_identifier_channel = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c_identifier_channel_number)"   --->   Operation 33 'read' 'c_identifier_channel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%c_identifier_operati = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c_identifier_operating_class)"   --->   Operation 34 'read' 'c_identifier_operati' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%s_class_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %s_class)"   --->   Operation 35 'read' 's_class_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%up_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %up)"   --->   Operation 36 'read' 'up_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.16ns)   --->   "%llc_data = alloca [70 x i8], align 16" [fyp/MA_UNITDATAX_request.c:32]   --->   Operation 37 'alloca' 'llc_data' <Predicate = true> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_1 : Operation 38 [1/1] (2.22ns)   --->   "%mac_data = alloca [100 x i8], align 16" [fyp/MA_UNITDATAX_request.c:33]   --->   Operation 38 'alloca' 'mac_data' <Predicate = true> <Delay = 2.22>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %up_read, i32 3)" [fyp/MA_UNITDATAX_request.c:15]   --->   Operation 39 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %2" [fyp/MA_UNITDATAX_request.c:15]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %s_class_read, label %4, label %3" [fyp/MA_UNITDATAX_request.c:19]   --->   Operation 41 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.47ns)   --->   "%icmp_ln23 = icmp eq i8 %c_identifier_operati, 17" [fyp/MA_UNITDATAX_request.c:23]   --->   Operation 42 'icmp' 'icmp_ln23' <Predicate = (!tmp & s_class_read)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.47ns)   --->   "%icmp_ln23_1 = icmp eq i8 %c_identifier_channel, -78" [fyp/MA_UNITDATAX_request.c:23]   --->   Operation 43 'icmp' 'icmp_ln23_1' <Predicate = (!tmp & s_class_read)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns)   --->   "%and_ln23 = and i1 %icmp_ln23, %icmp_ln23_1" [fyp/MA_UNITDATAX_request.c:23]   --->   Operation 44 'and' 'and_ln23' <Predicate = (!tmp & s_class_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %and_ln23, label %5, label %._crit_edge" [fyp/MA_UNITDATAX_request.c:23]   --->   Operation 45 'br' <Predicate = (!tmp & s_class_read)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.46ns)   --->   "%empty = icmp eq i7 %d_rate_read, 24"   --->   Operation 46 'icmp' 'empty' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.46ns)   --->   "%empty_9 = icmp eq i7 %d_rate_read, 12"   --->   Operation 47 'icmp' 'empty_9' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node empty_12)   --->   "%empty_10 = or i1 %empty_9, %empty"   --->   Operation 48 'or' 'empty_10' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.46ns)   --->   "%empty_11 = icmp eq i7 %d_rate_read, 6"   --->   Operation 49 'icmp' 'empty_11' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_12 = or i1 %empty_11, %empty_10"   --->   Operation 50 'or' 'empty_12' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %empty_12, label %._crit_edge18, label %._crit_edge15"   --->   Operation 51 'br' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.44ns)   --->   "%empty_13 = icmp eq i4 %tx_power_lvl_read, -1"   --->   Operation 52 'icmp' 'empty_13' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.44ns)   --->   "%empty_14 = icmp eq i4 %tx_power_lvl_read, -2"   --->   Operation 53 'icmp' 'empty_14' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_15 = or i1 %empty_14, %empty_13"   --->   Operation 54 'or' 'empty_15' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.44ns)   --->   "%empty_16 = icmp eq i4 %tx_power_lvl_read, -3"   --->   Operation 55 'icmp' 'empty_16' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_17 = or i1 %empty_16, %empty_15"   --->   Operation 56 'or' 'empty_17' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.44ns)   --->   "%empty_18 = icmp eq i4 %tx_power_lvl_read, -4"   --->   Operation 57 'icmp' 'empty_18' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_19 = or i1 %empty_18, %empty_17"   --->   Operation 58 'or' 'empty_19' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.44ns)   --->   "%empty_20 = icmp eq i4 %tx_power_lvl_read, -5"   --->   Operation 59 'icmp' 'empty_20' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_21 = or i1 %empty_20, %empty_19"   --->   Operation 60 'or' 'empty_21' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.44ns)   --->   "%empty_22 = icmp eq i4 %tx_power_lvl_read, -6"   --->   Operation 61 'icmp' 'empty_22' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_23 = or i1 %empty_22, %empty_21"   --->   Operation 62 'or' 'empty_23' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.44ns)   --->   "%empty_24 = icmp eq i4 %tx_power_lvl_read, -7"   --->   Operation 63 'icmp' 'empty_24' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node empty_27)   --->   "%empty_25 = or i1 %empty_24, %empty_23"   --->   Operation 64 'or' 'empty_25' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.44ns)   --->   "%empty_26 = icmp eq i4 %tx_power_lvl_read, 0"   --->   Operation 65 'icmp' 'empty_26' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_27 = or i1 %empty_26, %empty_25"   --->   Operation 66 'or' 'empty_27' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %empty_27, label %._crit_edge15, label %.preheader.preheader"   --->   Operation 67 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.66ns)   --->   "br label %.preheader" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 68 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27)> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 69 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 2)" [fyp/MA_UNITDATAX_request.c:20]   --->   Operation 69 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:21]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 1> <Delay = 3.18>
ST_3 : Operation 71 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 3)" [fyp/MA_UNITDATAX_request.c:24]   --->   Operation 71 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:25]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 2.22>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 73 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.46ns)   --->   "%icmp_ln35 = icmp eq i7 %i_0, -58" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 74 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)"   --->   Operation 75 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.03ns)   --->   "%i = add i7 %i_0, 1" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 76 'add' 'i' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %7, label %6" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %i_0 to i64" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 78 'zext' 'zext_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [70 x i8]* %data, i64 0, i64 %zext_ln36" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 79 'getelementptr' 'data_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (2.16ns)   --->   "%data_load = load i8* %data_addr, align 1" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 80 'load' 'data_load' <Predicate = (!icmp_ln35)> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%seq_number_load = load i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:39]   --->   Operation 81 'load' 'seq_number_load' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (2.22ns)   --->   "call fastcc void @compose_mac_frame([6 x i8]* byval %source_addr_mac, i12 zeroext %seq_number_load, i4 zeroext %up_read, [70 x i8]* %llc_data, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:39]   --->   Operation 82 'call' <Predicate = (icmp_ln35)> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 2> <Delay = 4.32>
ST_5 : Operation 83 [1/2] (2.16ns)   --->   "%data_load = load i8* %data_addr, align 1" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 83 'load' 'data_load' <Predicate = true> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%llc_data_addr = getelementptr inbounds [70 x i8]* %llc_data, i64 0, i64 %zext_ln36" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 84 'getelementptr' 'llc_data_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (2.16ns)   --->   "store i8 %data_load, i8* %llc_data_addr, align 1" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 85 'store' <Predicate = true> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.96>
ST_6 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @compose_mac_frame([6 x i8]* byval %source_addr_mac, i12 zeroext %seq_number_load, i4 zeroext %up_read, [70 x i8]* %llc_data, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:39]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 88 [1/1] (1.77ns)   --->   "%add_ln41 = add i4 %up_read, -1" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 88 'add' 'add_ln41' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %add_ln41, i32 1, i32 3)" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 89 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.18ns)   --->   "%icmp_ln41 = icmp eq i3 %tmp_2, 0" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 90 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %8, label %12" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.44ns)   --->   "%empty_29 = icmp eq i4 %up_read, 3"   --->   Operation 92 'icmp' 'empty_29' <Predicate = (!icmp_ln41)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (1.44ns)   --->   "%empty_30 = icmp eq i4 %up_read, 0"   --->   Operation 93 'icmp' 'empty_30' <Predicate = (!icmp_ln41)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.97ns)   --->   "%empty_31 = or i1 %empty_30, %empty_29"   --->   Operation 94 'or' 'empty_31' <Predicate = (!icmp_ln41)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %empty_31, label %._crit_edge29, label %16"   --->   Operation 95 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i4 %up_read to i3" [fyp/MA_UNITDATAX_request.c:67]   --->   Operation 96 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln41 & !empty_31)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.18ns)   --->   "%icmp_ln67 = icmp slt i3 %trunc_ln67, -2" [fyp/MA_UNITDATAX_request.c:67]   --->   Operation 97 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln41 & !empty_31)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %17, label %21" [fyp/MA_UNITDATAX_request.c:67]   --->   Operation 98 'br' <Predicate = (!icmp_ln41 & !empty_31)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.77ns)   --->   "%add_ln80 = add i4 %up_read, -6" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 99 'add' 'add_ln80' <Predicate = (!icmp_ln41 & !empty_31 & !icmp_ln67)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %add_ln80, i32 1, i32 3)" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 100 'partselect' 'tmp_3' <Predicate = (!icmp_ln41 & !empty_31 & !icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (1.18ns)   --->   "%icmp_ln80 = icmp eq i3 %tmp_3, 0" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 101 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln41 & !empty_31 & !icmp_ln67)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %22, label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 102 'br' <Predicate = (!icmp_ln41 & !empty_31 & !icmp_ln67)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.48>
ST_7 : Operation 103 [2/2] (4.48ns)   --->   "%enqueue_res_vo = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext -1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:81]   --->   Operation 103 'call' 'enqueue_res_vo' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 1.75>
ST_8 : Operation 104 [1/2] (0.00ns)   --->   "%enqueue_res_vo = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext -1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:81]   --->   Operation 104 'call' 'enqueue_res_vo' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 105 [1/1] (1.18ns)   --->   "%icmp_ln82 = icmp eq i3 %enqueue_res_vo, -2" [fyp/MA_UNITDATAX_request.c:82]   --->   Operation 105 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln82, label %23, label %25" [fyp/MA_UNITDATAX_request.c:82]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%medium_state_read_3 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %medium_state)" [fyp/MA_UNITDATAX_request.c:83]   --->   Operation 107 'read' 'medium_state_read_3' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %medium_state_read_3, label %._crit_edge33, label %24" [fyp/MA_UNITDATAX_request.c:83]   --->   Operation 108 'br' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 109 [2/2] (1.75ns)   --->   "call fastcc void @random_int_gen() nounwind" [fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 109 'call' <Predicate = (icmp_ln82 & !medium_state_read_3)> <Delay = 1.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 3.88>
ST_9 : Operation 110 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -3)" [fyp/MA_UNITDATAX_request.c:90]   --->   Operation 110 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & !icmp_ln67 & icmp_ln80 & !icmp_ln82)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:91]   --->   Operation 111 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & !icmp_ln67 & icmp_ln80 & !icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 112 [1/2] (0.00ns)   --->   "call fastcc void @random_int_gen() nounwind" [fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 112 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_read_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "br label %._crit_edge33" [fyp/MA_UNITDATAX_request.c:85]   --->   Operation 113 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_read_3)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 0)" [fyp/MA_UNITDATAX_request.c:86]   --->   Operation 114 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & !icmp_ln67 & icmp_ln80 & icmp_ln82)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 115 [1/1] (2.13ns)   --->   "%add_ln87 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:87]   --->   Operation 115 'add' 'add_ln87' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & !icmp_ln67 & icmp_ln80 & icmp_ln82)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (1.75ns)   --->   "store i12 %add_ln87, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:87]   --->   Operation 116 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & !icmp_ln67 & icmp_ln80 & icmp_ln82)> <Delay = 1.75>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:88]   --->   Operation 117 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & !icmp_ln67 & icmp_ln80 & icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -3)" [fyp/MA_UNITDATAX_request.c:77]   --->   Operation 118 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & icmp_ln67 & !icmp_ln69)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:78]   --->   Operation 119 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & icmp_ln67 & !icmp_ln69)> <Delay = 0.00>
ST_9 : Operation 120 [1/2] (0.00ns)   --->   "call fastcc void @random_int_gen() nounwind" [fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 120 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & icmp_ln67 & icmp_ln69 & !medium_state_read_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "br label %._crit_edge31" [fyp/MA_UNITDATAX_request.c:72]   --->   Operation 121 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & icmp_ln67 & icmp_ln69 & !medium_state_read_2)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 0)" [fyp/MA_UNITDATAX_request.c:73]   --->   Operation 122 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & icmp_ln67 & icmp_ln69)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 123 [1/1] (2.13ns)   --->   "%add_ln74 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:74]   --->   Operation 123 'add' 'add_ln74' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & icmp_ln67 & icmp_ln69)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (1.75ns)   --->   "store i12 %add_ln74, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:74]   --->   Operation 124 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & icmp_ln67 & icmp_ln69)> <Delay = 1.75>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:75]   --->   Operation 125 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_31 & icmp_ln67 & icmp_ln69)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -3)" [fyp/MA_UNITDATAX_request.c:64]   --->   Operation 126 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_31 & !icmp_ln56)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:65]   --->   Operation 127 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_31 & !icmp_ln56)> <Delay = 0.00>
ST_9 : Operation 128 [1/2] (0.00ns)   --->   "call fastcc void @random_int_gen() nounwind" [fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 128 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_31 & icmp_ln56 & !medium_state_read_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "br label %._crit_edge30" [fyp/MA_UNITDATAX_request.c:59]   --->   Operation 129 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_31 & icmp_ln56 & !medium_state_read_1)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 0)" [fyp/MA_UNITDATAX_request.c:60]   --->   Operation 130 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_31 & icmp_ln56)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 131 [1/1] (2.13ns)   --->   "%add_ln61 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:61]   --->   Operation 131 'add' 'add_ln61' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_31 & icmp_ln56)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (1.75ns)   --->   "store i12 %add_ln61, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:61]   --->   Operation 132 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_31 & icmp_ln56)> <Delay = 1.75>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:62]   --->   Operation 133 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_31 & icmp_ln56)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -3)" [fyp/MA_UNITDATAX_request.c:51]   --->   Operation 134 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & !icmp_ln43)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:52]   --->   Operation 135 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & !icmp_ln43)> <Delay = 0.00>
ST_9 : Operation 136 [1/2] (0.00ns)   --->   "call fastcc void @random_int_gen() nounwind" [fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 136 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "br label %._crit_edge27" [fyp/MA_UNITDATAX_request.c:46]   --->   Operation 137 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_read)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 0)" [fyp/MA_UNITDATAX_request.c:47]   --->   Operation 138 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 139 [1/1] (2.13ns)   --->   "%add_ln48 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:48]   --->   Operation 139 'add' 'add_ln48' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (1.75ns)   --->   "store i12 %add_ln48, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:48]   --->   Operation 140 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43)> <Delay = 1.75>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:49]   --->   Operation 141 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "ret void" [fyp/MA_UNITDATAX_request.c:94]   --->   Operation 142 'ret' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 4.48>
ST_10 : Operation 143 [2/2] (4.48ns)   --->   "%enqueue_res_vi = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext -2, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:68]   --->   Operation 143 'call' 'enqueue_res_vi' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 4> <Delay = 1.75>
ST_11 : Operation 144 [1/2] (0.00ns)   --->   "%enqueue_res_vi = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext -2, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:68]   --->   Operation 144 'call' 'enqueue_res_vi' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 145 [1/1] (1.18ns)   --->   "%icmp_ln69 = icmp eq i3 %enqueue_res_vi, -2" [fyp/MA_UNITDATAX_request.c:69]   --->   Operation 145 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %18, label %20" [fyp/MA_UNITDATAX_request.c:69]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%medium_state_read_2 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %medium_state)" [fyp/MA_UNITDATAX_request.c:70]   --->   Operation 147 'read' 'medium_state_read_2' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %medium_state_read_2, label %._crit_edge31, label %19" [fyp/MA_UNITDATAX_request.c:70]   --->   Operation 148 'br' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_11 : Operation 149 [2/2] (1.75ns)   --->   "call fastcc void @random_int_gen() nounwind" [fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 149 'call' <Predicate = (icmp_ln69 & !medium_state_read_2)> <Delay = 1.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 3> <Delay = 4.48>
ST_12 : Operation 150 [2/2] (4.48ns)   --->   "%enqueue_res_be = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext 1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:55]   --->   Operation 150 'call' 'enqueue_res_be' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 4> <Delay = 1.75>
ST_13 : Operation 151 [1/2] (0.00ns)   --->   "%enqueue_res_be = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext 1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:55]   --->   Operation 151 'call' 'enqueue_res_be' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 152 [1/1] (1.18ns)   --->   "%icmp_ln56 = icmp eq i3 %enqueue_res_be, -2" [fyp/MA_UNITDATAX_request.c:56]   --->   Operation 152 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %13, label %15" [fyp/MA_UNITDATAX_request.c:56]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%medium_state_read_1 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %medium_state)" [fyp/MA_UNITDATAX_request.c:57]   --->   Operation 154 'read' 'medium_state_read_1' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %medium_state_read_1, label %._crit_edge30, label %14" [fyp/MA_UNITDATAX_request.c:57]   --->   Operation 155 'br' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_13 : Operation 156 [2/2] (1.75ns)   --->   "call fastcc void @random_int_gen() nounwind" [fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 156 'call' <Predicate = (icmp_ln56 & !medium_state_read_1)> <Delay = 1.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 3> <Delay = 4.48>
ST_14 : Operation 157 [2/2] (4.48ns)   --->   "%enqueue_res_bk = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext 0, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:42]   --->   Operation 157 'call' 'enqueue_res_bk' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 4> <Delay = 1.75>
ST_15 : Operation 158 [1/2] (0.00ns)   --->   "%enqueue_res_bk = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext 0, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:42]   --->   Operation 158 'call' 'enqueue_res_bk' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 159 [1/1] (1.18ns)   --->   "%icmp_ln43 = icmp eq i3 %enqueue_res_bk, -2" [fyp/MA_UNITDATAX_request.c:43]   --->   Operation 159 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %9, label %11" [fyp/MA_UNITDATAX_request.c:43]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%medium_state_read = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %medium_state)" [fyp/MA_UNITDATAX_request.c:44]   --->   Operation 161 'read' 'medium_state_read' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %medium_state_read, label %._crit_edge27, label %10" [fyp/MA_UNITDATAX_request.c:44]   --->   Operation 162 'br' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_15 : Operation 163 [2/2] (1.75ns)   --->   "call fastcc void @random_int_gen() nounwind" [fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 163 'call' <Predicate = (icmp_ln43 & !medium_state_read)> <Delay = 1.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 1> <Delay = 3.18>
ST_16 : Operation 164 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -4)" [fyp/MA_UNITDATAX_request.c:28]   --->   Operation 164 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:29]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 1> <Delay = 3.18>
ST_17 : Operation 166 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 1)" [fyp/MA_UNITDATAX_request.c:16]   --->   Operation 166 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:17]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ source_addr_mac]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ dest_addr_mac]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ up]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_class]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_identifier_operating_class]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_identifier_channel_number]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_slot]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_rate]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_power_lvl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expiry_time]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ medium_state]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ successful]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ unsupported_priority]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ unsupported_service_s]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ unsupported_channel_s]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ unsupported_tx_param]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ queue_full]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ seq_number]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_bk]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_bk]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ edca_queues]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ available_spaces_be]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_be]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vi]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_vi]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vo]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_vo]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rand_state]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 000000000000000000]
tx_power_lvl_read    (read             ) [ 000000000000000000]
d_rate_read          (read             ) [ 000000000000000000]
c_identifier_channel (read             ) [ 000000000000000000]
c_identifier_operati (read             ) [ 000000000000000000]
s_class_read         (read             ) [ 011111111111111111]
up_read              (read             ) [ 000011100000000000]
llc_data             (alloca           ) [ 000011100000000000]
mac_data             (alloca           ) [ 000011111011111100]
tmp                  (bitselect        ) [ 011111111111111111]
br_ln15              (br               ) [ 000000000000000000]
br_ln19              (br               ) [ 000000000000000000]
icmp_ln23            (icmp             ) [ 000000000000000000]
icmp_ln23_1          (icmp             ) [ 000000000000000000]
and_ln23             (and              ) [ 011111111111111111]
br_ln23              (br               ) [ 000000000000000000]
empty                (icmp             ) [ 000000000000000000]
empty_9              (icmp             ) [ 000000000000000000]
empty_10             (or               ) [ 000000000000000000]
empty_11             (icmp             ) [ 000000000000000000]
empty_12             (or               ) [ 011111111111111111]
br_ln0               (br               ) [ 000000000000000000]
empty_13             (icmp             ) [ 000000000000000000]
empty_14             (icmp             ) [ 000000000000000000]
empty_15             (or               ) [ 000000000000000000]
empty_16             (icmp             ) [ 000000000000000000]
empty_17             (or               ) [ 000000000000000000]
empty_18             (icmp             ) [ 000000000000000000]
empty_19             (or               ) [ 000000000000000000]
empty_20             (icmp             ) [ 000000000000000000]
empty_21             (or               ) [ 000000000000000000]
empty_22             (icmp             ) [ 000000000000000000]
empty_23             (or               ) [ 000000000000000000]
empty_24             (icmp             ) [ 000000000000000000]
empty_25             (or               ) [ 000000000000000000]
empty_26             (icmp             ) [ 000000000000000000]
empty_27             (or               ) [ 011111111111111111]
br_ln0               (br               ) [ 000000000000000000]
br_ln35              (br               ) [ 010011000000000000]
call_ln20            (call             ) [ 000000000000000000]
br_ln21              (br               ) [ 000000000000000000]
call_ln24            (call             ) [ 000000000000000000]
br_ln25              (br               ) [ 000000000000000000]
i_0                  (phi              ) [ 000010000000000000]
icmp_ln35            (icmp             ) [ 000011000000000000]
empty_28             (speclooptripcount) [ 000000000000000000]
i                    (add              ) [ 010011000000000000]
br_ln35              (br               ) [ 000000000000000000]
zext_ln36            (zext             ) [ 000001000000000000]
data_addr            (getelementptr    ) [ 000001000000000000]
seq_number_load      (load             ) [ 000000111111111100]
data_load            (load             ) [ 000000000000000000]
llc_data_addr        (getelementptr    ) [ 000000000000000000]
store_ln36           (store            ) [ 000000000000000000]
br_ln35              (br               ) [ 010011000000000000]
call_ln39            (call             ) [ 000000000000000000]
add_ln41             (add              ) [ 000000000000000000]
tmp_2                (partselect       ) [ 000000000000000000]
icmp_ln41            (icmp             ) [ 000000111111111100]
br_ln41              (br               ) [ 000000000000000000]
empty_29             (icmp             ) [ 000000000000000000]
empty_30             (icmp             ) [ 000000000000000000]
empty_31             (or               ) [ 000000111111111100]
br_ln0               (br               ) [ 000000000000000000]
trunc_ln67           (trunc            ) [ 000000000000000000]
icmp_ln67            (icmp             ) [ 000000111111111100]
br_ln67              (br               ) [ 000000000000000000]
add_ln80             (add              ) [ 000000000000000000]
tmp_3                (partselect       ) [ 000000000000000000]
icmp_ln80            (icmp             ) [ 000000111111111100]
br_ln80              (br               ) [ 000000000000000000]
enqueue_res_vo       (call             ) [ 000000000000000000]
icmp_ln82            (icmp             ) [ 000000001100000000]
br_ln82              (br               ) [ 000000000000000000]
medium_state_read_3  (read             ) [ 000000001100000000]
br_ln83              (br               ) [ 000000000000000000]
call_ln90            (call             ) [ 000000000000000000]
br_ln91              (br               ) [ 000000000000000000]
call_ln312           (call             ) [ 000000000000000000]
br_ln85              (br               ) [ 000000000000000000]
call_ln86            (call             ) [ 000000000000000000]
add_ln87             (add              ) [ 000000000000000000]
store_ln87           (store            ) [ 000000000000000000]
br_ln88              (br               ) [ 000000000000000000]
call_ln77            (call             ) [ 000000000000000000]
br_ln78              (br               ) [ 000000000000000000]
call_ln323           (call             ) [ 000000000000000000]
br_ln72              (br               ) [ 000000000000000000]
call_ln73            (call             ) [ 000000000000000000]
add_ln74             (add              ) [ 000000000000000000]
store_ln74           (store            ) [ 000000000000000000]
br_ln75              (br               ) [ 000000000000000000]
call_ln64            (call             ) [ 000000000000000000]
br_ln65              (br               ) [ 000000000000000000]
call_ln334           (call             ) [ 000000000000000000]
br_ln59              (br               ) [ 000000000000000000]
call_ln60            (call             ) [ 000000000000000000]
add_ln61             (add              ) [ 000000000000000000]
store_ln61           (store            ) [ 000000000000000000]
br_ln62              (br               ) [ 000000000000000000]
call_ln51            (call             ) [ 000000000000000000]
br_ln52              (br               ) [ 000000000000000000]
call_ln345           (call             ) [ 000000000000000000]
br_ln46              (br               ) [ 000000000000000000]
call_ln47            (call             ) [ 000000000000000000]
add_ln48             (add              ) [ 000000000000000000]
store_ln48           (store            ) [ 000000000000000000]
br_ln49              (br               ) [ 000000000000000000]
ret_ln94             (ret              ) [ 000000000000000000]
enqueue_res_vi       (call             ) [ 000000000000000000]
icmp_ln69            (icmp             ) [ 000000000101000000]
br_ln69              (br               ) [ 000000000000000000]
medium_state_read_2  (read             ) [ 000000000101000000]
br_ln70              (br               ) [ 000000000000000000]
enqueue_res_be       (call             ) [ 000000000000000000]
icmp_ln56            (icmp             ) [ 000000000100010000]
br_ln56              (br               ) [ 000000000000000000]
medium_state_read_1  (read             ) [ 000000000100010000]
br_ln57              (br               ) [ 000000000000000000]
enqueue_res_bk       (call             ) [ 000000000000000000]
icmp_ln43            (icmp             ) [ 000000000100000100]
br_ln43              (br               ) [ 000000000000000000]
medium_state_read    (read             ) [ 000000000100000100]
br_ln44              (br               ) [ 000000000000000000]
call_ln28            (call             ) [ 000000000000000000]
br_ln29              (br               ) [ 000000000000000000]
call_ln16            (call             ) [ 000000000000000000]
br_ln17              (br               ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="source_addr_mac">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="source_addr_mac"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dest_addr_mac">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dest_addr_mac"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="up">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_class">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_class"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c_identifier_operating_class">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_identifier_operating_class"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c_identifier_channel_number">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_identifier_channel_number"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="t_slot">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_slot"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_rate">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_rate"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tx_power_lvl">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_power_lvl"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="expiry_time">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="expiry_time"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="medium_state">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="medium_state"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="successful">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="successful"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="unsupported_priority">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unsupported_priority"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="unsupported_service_s">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unsupported_service_s"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="unsupported_channel_s">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unsupported_channel_s"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="unsupported_tx_param">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unsupported_tx_param"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="queue_full">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="queue_full"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="seq_number">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seq_number"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="available_spaces_bk">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_bk"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="write_pointer_bk">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_bk"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="edca_queues">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edca_queues"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="available_spaces_be">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_be"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="write_pointer_be">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_be"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="available_spaces_vi">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vi"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="write_pointer_vi">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vi"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="available_spaces_vo">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vo"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="write_pointer_vo">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vo"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="rand_state">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rand_state"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ma_unitdatax_request_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ma_unitdatax_status_"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compose_mac_frame"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enqueue_dequeue_fram"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_int_gen"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="llc_data_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="llc_data/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mac_data_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mac_data/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tx_power_lvl_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="0"/>
<pin id="167" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_power_lvl_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="d_rate_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="0"/>
<pin id="173" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_rate_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="c_identifier_channel_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_identifier_channel/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="c_identifier_operati_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_identifier_operati/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="s_class_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_class_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="up_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="up_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="medium_state_read_3/8 medium_state_read_2/11 medium_state_read_1/13 medium_state_read/15 "/>
</bind>
</comp>

<comp id="206" class="1004" name="data_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="7" slack="0"/>
<pin id="210" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="llc_data_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="7" slack="1"/>
<pin id="223" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llc_data_addr/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln36_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="1"/>
<pin id="234" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_enqueue_dequeue_fram_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="2" slack="0"/>
<pin id="246" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="247" dir="0" index="3" bw="3" slack="0"/>
<pin id="248" dir="0" index="4" bw="2" slack="0"/>
<pin id="249" dir="0" index="5" bw="8" slack="0"/>
<pin id="250" dir="0" index="6" bw="3" slack="0"/>
<pin id="251" dir="0" index="7" bw="2" slack="0"/>
<pin id="252" dir="0" index="8" bw="3" slack="0"/>
<pin id="253" dir="0" index="9" bw="2" slack="0"/>
<pin id="254" dir="0" index="10" bw="3" slack="0"/>
<pin id="255" dir="0" index="11" bw="2" slack="0"/>
<pin id="256" dir="1" index="12" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="enqueue_res_vo/7 enqueue_res_vi/10 enqueue_res_be/12 enqueue_res_bk/14 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_compose_mac_frame_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="0" index="2" bw="12" slack="0"/>
<pin id="275" dir="0" index="3" bw="4" slack="1"/>
<pin id="276" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="277" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="278" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_random_int_gen_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln312/8 call_ln323/11 call_ln334/13 call_ln345/15 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_ma_unitdatax_status_s_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="3" slack="0"/>
<pin id="290" dir="0" index="2" bw="8" slack="0"/>
<pin id="291" dir="0" index="3" bw="8" slack="0"/>
<pin id="292" dir="0" index="4" bw="8" slack="0"/>
<pin id="293" dir="0" index="5" bw="8" slack="0"/>
<pin id="294" dir="0" index="6" bw="8" slack="0"/>
<pin id="295" dir="0" index="7" bw="8" slack="0"/>
<pin id="296" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/2 call_ln24/3 call_ln90/9 call_ln86/9 call_ln77/9 call_ln73/9 call_ln64/9 call_ln60/9 call_ln51/9 call_ln47/9 call_ln28/16 call_ln16/17 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="3" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/8 icmp_ln69/11 icmp_ln56/13 icmp_ln43/15 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="4"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/9 add_ln74/9 add_ln61/9 add_ln48/9 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="12" slack="0"/>
<pin id="323" dir="0" index="1" bw="12" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/9 store_ln74/9 store_ln61/9 store_ln48/9 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="0" index="2" bw="3" slack="0"/>
<pin id="331" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln23_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln23_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="and_ln23_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="empty_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="0" index="1" bw="7" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="empty_9_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="0" index="1" bw="7" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_9/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="empty_10_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_10/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="empty_11_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="0" index="1" bw="7" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_11/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="empty_12_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_12/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="empty_13_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_13/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="empty_14_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="4" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_14/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="empty_15_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_15/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="empty_16_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="4" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_16/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="empty_17_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_17/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="empty_18_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_18/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="empty_19_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_19/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="empty_20_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="0" index="1" bw="4" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_20/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="empty_21_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_21/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="empty_22_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="0"/>
<pin id="439" dir="0" index="1" bw="4" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_22/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="empty_23_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="empty_24_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="0" index="1" bw="4" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_24/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="empty_25_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="empty_26_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="0" index="1" bw="4" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_26/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="empty_27_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_27/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln35_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="0"/>
<pin id="475" dir="0" index="1" bw="7" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="i_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln36_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="seq_number_load_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="12" slack="0"/>
<pin id="492" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seq_number_load/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln41_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="2"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="0" index="1" bw="4" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="0" index="3" bw="3" slack="0"/>
<pin id="505" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln41_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="0" index="1" bw="3" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="empty_29_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="2"/>
<pin id="518" dir="0" index="1" bw="4" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_29/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="empty_30_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="2"/>
<pin id="523" dir="0" index="1" bw="4" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_30/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="empty_31_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_31/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln67_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="2"/>
<pin id="534" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln67_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="0"/>
<pin id="537" dir="0" index="1" bw="3" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln80_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="2"/>
<pin id="543" dir="0" index="1" bw="4" slack="0"/>
<pin id="544" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="0"/>
<pin id="548" dir="0" index="1" bw="4" slack="0"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="0" index="3" bw="3" slack="0"/>
<pin id="551" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln80_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="0"/>
<pin id="558" dir="0" index="1" bw="3" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/6 "/>
</bind>
</comp>

<comp id="562" class="1005" name="s_class_read_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="5"/>
<pin id="564" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="s_class_read "/>
</bind>
</comp>

<comp id="566" class="1005" name="up_read_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="1"/>
<pin id="568" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="up_read "/>
</bind>
</comp>

<comp id="576" class="1005" name="tmp_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="5"/>
<pin id="578" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="580" class="1005" name="and_ln23_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="5"/>
<pin id="582" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln23 "/>
</bind>
</comp>

<comp id="584" class="1005" name="empty_12_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="5"/>
<pin id="586" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_12 "/>
</bind>
</comp>

<comp id="588" class="1005" name="empty_27_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="5"/>
<pin id="590" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_27 "/>
</bind>
</comp>

<comp id="595" class="1005" name="i_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="7" slack="0"/>
<pin id="597" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="600" class="1005" name="zext_ln36_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="1"/>
<pin id="602" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="605" class="1005" name="data_addr_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="7" slack="1"/>
<pin id="607" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="610" class="1005" name="seq_number_load_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="12" slack="1"/>
<pin id="612" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="seq_number_load "/>
</bind>
</comp>

<comp id="616" class="1005" name="icmp_ln41_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="3"/>
<pin id="618" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="620" class="1005" name="empty_31_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="3"/>
<pin id="622" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_31 "/>
</bind>
</comp>

<comp id="624" class="1005" name="icmp_ln67_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="3"/>
<pin id="626" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="628" class="1005" name="icmp_ln80_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="3"/>
<pin id="630" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="632" class="1005" name="icmp_ln82_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="636" class="1005" name="medium_state_read_3_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="medium_state_read_3 "/>
</bind>
</comp>

<comp id="640" class="1005" name="icmp_ln69_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="644" class="1005" name="medium_state_read_2_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="medium_state_read_2 "/>
</bind>
</comp>

<comp id="648" class="1005" name="icmp_ln56_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="1"/>
<pin id="650" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="652" class="1005" name="medium_state_read_1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="medium_state_read_1 "/>
</bind>
</comp>

<comp id="656" class="1005" name="icmp_ln43_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="660" class="1005" name="medium_state_read_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="medium_state_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="72" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="72" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="64" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="66" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="68" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="68" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="70" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="64" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="138" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="120" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="120" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="213" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="110" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="257"><net_src comp="134" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="258"><net_src comp="136" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="243" pin=4"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="243" pin=5"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="243" pin=6"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="243" pin=7"/></net>

<net id="264"><net_src comp="48" pin="0"/><net_sink comp="243" pin=8"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="243" pin=9"/></net>

<net id="266"><net_src comp="52" pin="0"/><net_sink comp="243" pin=10"/></net>

<net id="267"><net_src comp="54" pin="0"/><net_sink comp="243" pin=11"/></net>

<net id="268"><net_src comp="146" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="269"><net_src comp="148" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="270"><net_src comp="150" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="279"><net_src comp="122" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="0" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="285"><net_src comp="140" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="56" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="297"><net_src comp="104" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="106" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="24" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="26" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="301"><net_src comp="28" pin="0"/><net_sink comp="287" pin=4"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="287" pin=5"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="287" pin=6"/></net>

<net id="304"><net_src comp="34" pin="0"/><net_sink comp="287" pin=7"/></net>

<net id="305"><net_src comp="108" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="306"><net_src comp="142" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="307"><net_src comp="128" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="308"><net_src comp="152" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="309"><net_src comp="154" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="314"><net_src comp="243" pin="12"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="132" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="144" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="74" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="194" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="76" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="182" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="78" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="176" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="80" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="335" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="170" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="82" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="170" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="84" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="353" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="170" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="86" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="365" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="164" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="88" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="164" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="90" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="383" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="164" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="92" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="395" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="164" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="94" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="407" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="164" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="96" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="419" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="164" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="98" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="431" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="164" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="100" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="443" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="164" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="102" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="455" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="236" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="112" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="236" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="118" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="236" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="493"><net_src comp="36" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="499"><net_src comp="88" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="124" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="495" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="126" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="76" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="514"><net_src comp="500" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="128" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="130" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="102" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="516" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="539"><net_src comp="532" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="132" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="98" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="552"><net_src comp="124" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="541" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="126" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="555"><net_src comp="76" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="560"><net_src comp="546" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="128" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="188" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="194" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="271" pin=3"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="572"><net_src comp="566" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="573"><net_src comp="566" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="574"><net_src comp="566" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="579"><net_src comp="327" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="347" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="377" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="467" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="479" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="603"><net_src comp="485" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="608"><net_src comp="206" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="613"><net_src comp="490" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="619"><net_src comp="510" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="526" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="535" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="556" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="310" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="200" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="310" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="200" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="310" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="200" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="310" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="200" pin="2"/><net_sink comp="660" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: successful | {2 3 9 16 17 }
	Port: unsupported_priority | {2 3 9 16 17 }
	Port: unsupported_service_s | {2 3 9 16 17 }
	Port: unsupported_channel_s | {2 3 9 16 17 }
	Port: unsupported_tx_param | {2 3 9 16 17 }
	Port: queue_full | {2 3 9 16 17 }
	Port: seq_number | {9 }
	Port: available_spaces_bk | {7 8 10 11 12 13 14 15 }
	Port: write_pointer_bk | {7 8 10 11 12 13 14 15 }
	Port: edca_queues | {7 8 10 11 12 13 14 15 }
	Port: available_spaces_be | {7 8 10 11 12 13 14 15 }
	Port: write_pointer_be | {7 8 10 11 12 13 14 15 }
	Port: available_spaces_vi | {7 8 10 11 12 13 14 15 }
	Port: write_pointer_vi | {7 8 10 11 12 13 14 15 }
	Port: available_spaces_vo | {7 8 10 11 12 13 14 15 }
	Port: write_pointer_vo | {7 8 10 11 12 13 14 15 }
	Port: rand_state | {8 9 11 13 15 }
 - Input state : 
	Port: ma_unitdatax_request : source_addr_mac | {4 6 }
	Port: ma_unitdatax_request : data | {4 5 }
	Port: ma_unitdatax_request : up | {1 }
	Port: ma_unitdatax_request : s_class | {1 }
	Port: ma_unitdatax_request : c_identifier_operating_class | {1 }
	Port: ma_unitdatax_request : c_identifier_channel_number | {1 }
	Port: ma_unitdatax_request : d_rate | {1 }
	Port: ma_unitdatax_request : tx_power_lvl | {1 }
	Port: ma_unitdatax_request : medium_state | {8 11 13 15 }
	Port: ma_unitdatax_request : successful | {2 3 9 16 17 }
	Port: ma_unitdatax_request : unsupported_priority | {2 3 9 16 17 }
	Port: ma_unitdatax_request : unsupported_service_s | {2 3 9 16 17 }
	Port: ma_unitdatax_request : unsupported_channel_s | {2 3 9 16 17 }
	Port: ma_unitdatax_request : unsupported_tx_param | {2 3 9 16 17 }
	Port: ma_unitdatax_request : queue_full | {2 3 9 16 17 }
	Port: ma_unitdatax_request : seq_number | {4 }
	Port: ma_unitdatax_request : available_spaces_bk | {7 8 10 11 12 13 14 15 }
	Port: ma_unitdatax_request : write_pointer_bk | {7 8 10 11 12 13 14 15 }
	Port: ma_unitdatax_request : available_spaces_be | {7 8 10 11 12 13 14 15 }
	Port: ma_unitdatax_request : write_pointer_be | {7 8 10 11 12 13 14 15 }
	Port: ma_unitdatax_request : available_spaces_vi | {7 8 10 11 12 13 14 15 }
	Port: ma_unitdatax_request : write_pointer_vi | {7 8 10 11 12 13 14 15 }
	Port: ma_unitdatax_request : available_spaces_vo | {7 8 10 11 12 13 14 15 }
	Port: ma_unitdatax_request : write_pointer_vo | {7 8 10 11 12 13 14 15 }
	Port: ma_unitdatax_request : rand_state | {8 9 11 13 15 }
  - Chain level:
	State 1
		br_ln15 : 1
		and_ln23 : 1
		br_ln23 : 1
		empty_10 : 1
		empty_12 : 1
		br_ln0 : 1
		empty_15 : 1
		empty_17 : 1
		empty_19 : 1
		empty_21 : 1
		empty_23 : 1
		empty_25 : 1
		empty_27 : 1
		br_ln0 : 1
	State 2
	State 3
	State 4
		icmp_ln35 : 1
		i : 1
		br_ln35 : 2
		zext_ln36 : 1
		data_addr : 2
		data_load : 3
		call_ln39 : 1
	State 5
		store_ln36 : 1
	State 6
		tmp_2 : 1
		icmp_ln41 : 2
		br_ln41 : 3
		empty_31 : 1
		br_ln0 : 1
		icmp_ln67 : 1
		br_ln67 : 2
		tmp_3 : 1
		icmp_ln80 : 2
		br_ln80 : 3
	State 7
	State 8
		icmp_ln82 : 1
		br_ln82 : 2
	State 9
		store_ln87 : 1
		store_ln74 : 1
		store_ln61 : 1
		store_ln48 : 1
	State 10
	State 11
		icmp_ln69 : 1
		br_ln69 : 2
	State 12
	State 13
		icmp_ln56 : 1
		br_ln56 : 2
	State 14
	State 15
		icmp_ln43 : 1
		br_ln43 : 2
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |  grp_enqueue_dequeue_fram_fu_243 |    0    | 5.44575 |   179   |   616   |
|   call   |   grp_compose_mac_frame_fu_271   |    0    | 14.8065 |   138   |   610   |
|          |     grp_random_int_gen_fu_281    |    2    |    0    |    80   |   142   |
|          | grp_ma_unitdatax_status_s_fu_287 |    0    |    0    |    0    |   135   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            grp_fu_310            |    0    |    0    |    0    |    9    |
|          |         icmp_ln23_fu_335         |    0    |    0    |    0    |    11   |
|          |        icmp_ln23_1_fu_341        |    0    |    0    |    0    |    11   |
|          |           empty_fu_353           |    0    |    0    |    0    |    11   |
|          |          empty_9_fu_359          |    0    |    0    |    0    |    11   |
|          |          empty_11_fu_371         |    0    |    0    |    0    |    11   |
|          |          empty_13_fu_383         |    0    |    0    |    0    |    9    |
|          |          empty_14_fu_389         |    0    |    0    |    0    |    9    |
|          |          empty_16_fu_401         |    0    |    0    |    0    |    9    |
|   icmp   |          empty_18_fu_413         |    0    |    0    |    0    |    9    |
|          |          empty_20_fu_425         |    0    |    0    |    0    |    9    |
|          |          empty_22_fu_437         |    0    |    0    |    0    |    9    |
|          |          empty_24_fu_449         |    0    |    0    |    0    |    9    |
|          |          empty_26_fu_461         |    0    |    0    |    0    |    9    |
|          |         icmp_ln35_fu_473         |    0    |    0    |    0    |    11   |
|          |         icmp_ln41_fu_510         |    0    |    0    |    0    |    9    |
|          |          empty_29_fu_516         |    0    |    0    |    0    |    9    |
|          |          empty_30_fu_521         |    0    |    0    |    0    |    9    |
|          |         icmp_ln67_fu_535         |    0    |    0    |    0    |    9    |
|          |         icmp_ln80_fu_556         |    0    |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            grp_fu_316            |    0    |    0    |    0    |    19   |
|    add   |             i_fu_479             |    0    |    0    |    0    |    15   |
|          |          add_ln41_fu_495         |    0    |    0    |    0    |    13   |
|          |          add_ln80_fu_541         |    0    |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          empty_10_fu_365         |    0    |    0    |    0    |    2    |
|          |          empty_12_fu_377         |    0    |    0    |    0    |    2    |
|          |          empty_15_fu_395         |    0    |    0    |    0    |    2    |
|          |          empty_17_fu_407         |    0    |    0    |    0    |    2    |
|    or    |          empty_19_fu_419         |    0    |    0    |    0    |    2    |
|          |          empty_21_fu_431         |    0    |    0    |    0    |    2    |
|          |          empty_23_fu_443         |    0    |    0    |    0    |    2    |
|          |          empty_25_fu_455         |    0    |    0    |    0    |    2    |
|          |          empty_27_fu_467         |    0    |    0    |    0    |    2    |
|          |          empty_31_fu_526         |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|    and   |          and_ln23_fu_347         |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |   tx_power_lvl_read_read_fu_164  |    0    |    0    |    0    |    0    |
|          |      d_rate_read_read_fu_170     |    0    |    0    |    0    |    0    |
|          | c_identifier_channel_read_fu_176 |    0    |    0    |    0    |    0    |
|   read   | c_identifier_operati_read_fu_182 |    0    |    0    |    0    |    0    |
|          |     s_class_read_read_fu_188     |    0    |    0    |    0    |    0    |
|          |        up_read_read_fu_194       |    0    |    0    |    0    |    0    |
|          |          grp_read_fu_200         |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
| bitselect|            tmp_fu_327            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   zext   |         zext_ln36_fu_485         |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|partselect|           tmp_2_fu_500           |    0    |    0    |    0    |    0    |
|          |           tmp_3_fu_546           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   trunc  |         trunc_ln67_fu_532        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    2    | 20.2523 |   397   |   1777  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|edca_queues|    1   |    0   |    0   |    0   |
|  llc_data |    0   |   16   |    9   |    0   |
|  mac_data |    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   16   |    9   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      and_ln23_reg_580     |    1   |
|     data_addr_reg_605     |    7   |
|      empty_12_reg_584     |    1   |
|      empty_27_reg_588     |    1   |
|      empty_31_reg_620     |    1   |
|        i_0_reg_232        |    7   |
|         i_reg_595         |    7   |
|     icmp_ln41_reg_616     |    1   |
|     icmp_ln43_reg_656     |    1   |
|     icmp_ln56_reg_648     |    1   |
|     icmp_ln67_reg_624     |    1   |
|     icmp_ln69_reg_640     |    1   |
|     icmp_ln80_reg_628     |    1   |
|     icmp_ln82_reg_632     |    1   |
|medium_state_read_1_reg_652|    1   |
|medium_state_read_2_reg_644|    1   |
|medium_state_read_3_reg_636|    1   |
| medium_state_read_reg_660 |    1   |
|    s_class_read_reg_562   |    1   |
|  seq_number_load_reg_610  |   12   |
|        tmp_reg_576        |    1   |
|      up_read_reg_566      |    4   |
|     zext_ln36_reg_600     |   64   |
+---------------------------+--------+
|           Total           |   118  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_213        |  p0  |   2  |   7  |   14   ||    9    |
|  grp_enqueue_dequeue_fram_fu_243 |  p1  |   4  |   2  |    8   ||    9    |
|   grp_compose_mac_frame_fu_271   |  p2  |   2  |  12  |   24   ||    9    |
| grp_ma_unitdatax_status_s_fu_287 |  p1  |   6  |   3  |   18   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   64   ||  6.9245 ||    36   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |   20   |   397  |  1777  |    -   |
|   Memory  |    2   |    -   |    -   |   16   |    9   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   118  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   27   |   531  |  1822  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
