<profile>

<section name = "Vitis HLS Report for 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2'" level="0">
<item name = "Date">Tue Sep 30 23:58:51 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">mhsa_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.884 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">775, 775, 3.100 us, 3.100 us, 769, 769, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_27_2">773, 773, 7, 1, 1, 768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 18, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 96, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 99, -</column>
<column name="Register">-, -, 307, 68, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fmul_32ns_32ns_32_1_primitive_dsp_1_U25">fmul_32ns_32ns_32_1_primitive_dsp_1, 0, 1, 0, 0, 0</column>
<column name="sparsemux_17_3_32_1_1_U26">sparsemux_17_3_32_1_1, 0, 0, 0, 96, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln27_fu_354_p2">+, 0, 0, 10, 10, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln27_fu_360_p2">icmp, 0, 0, 4, 10, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">1, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">1, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_5">16, 2, 10, 20</column>
<column name="gmem1_blk_n_R">1, 2, 1, 2</column>
<column name="grp_fu_331_p0">32, 2, 32, 64</column>
<column name="grp_fu_331_p1">32, 2, 32, 64</column>
<column name="i_fu_110">16, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="grp_fu_331_p0_keep">32, 0, 32, 0</column>
<column name="grp_fu_331_p1_keep">32, 0, 32, 0</column>
<column name="grp_fu_335_p0">32, 0, 32, 0</column>
<column name="grp_fu_335_p1">32, 0, 32, 0</column>
<column name="i_fu_110">10, 0, 10, 0</column>
<column name="mul10_i_reg_664">32, 0, 32, 0</column>
<column name="mul13_i_reg_675">32, 0, 32, 0</column>
<column name="out_rms_vec_1_addr_reg_616">7, 0, 7, 0</column>
<column name="out_rms_vec_2_addr_reg_622">7, 0, 7, 0</column>
<column name="out_rms_vec_3_addr_reg_628">7, 0, 7, 0</column>
<column name="out_rms_vec_4_addr_reg_634">7, 0, 7, 0</column>
<column name="out_rms_vec_5_addr_reg_640">7, 0, 7, 0</column>
<column name="out_rms_vec_6_addr_reg_646">7, 0, 7, 0</column>
<column name="out_rms_vec_7_addr_reg_652">7, 0, 7, 0</column>
<column name="out_rms_vec_addr_reg_610">7, 0, 7, 0</column>
<column name="tmp_2_reg_658">32, 0, 32, 0</column>
<column name="trunc_ln27_reg_565">3, 0, 3, 0</column>
<column name="out_rms_vec_1_addr_reg_616">0, 8, 7, 0</column>
<column name="out_rms_vec_2_addr_reg_622">0, 8, 7, 0</column>
<column name="out_rms_vec_3_addr_reg_628">0, 8, 7, 0</column>
<column name="out_rms_vec_4_addr_reg_634">0, 8, 7, 0</column>
<column name="out_rms_vec_5_addr_reg_640">0, 8, 7, 0</column>
<column name="out_rms_vec_6_addr_reg_646">0, 8, 7, 0</column>
<column name="out_rms_vec_7_addr_reg_652">0, 8, 7, 0</column>
<column name="out_rms_vec_addr_reg_610">0, 8, 7, 0</column>
<column name="trunc_ln27_reg_565">0, 4, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_mhsa_Pipeline_VITIS_LOOP_27_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kernel_mhsa_Pipeline_VITIS_LOOP_27_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel_mhsa_Pipeline_VITIS_LOOP_27_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel_mhsa_Pipeline_VITIS_LOOP_27_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel_mhsa_Pipeline_VITIS_LOOP_27_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel_mhsa_Pipeline_VITIS_LOOP_27_2, return value</column>
<column name="grp_fu_3617_p_din0">out, 32, ap_ctrl_hs, kernel_mhsa_Pipeline_VITIS_LOOP_27_2, return value</column>
<column name="grp_fu_3617_p_din1">out, 32, ap_ctrl_hs, kernel_mhsa_Pipeline_VITIS_LOOP_27_2, return value</column>
<column name="grp_fu_3617_p_dout0">in, 32, ap_ctrl_hs, kernel_mhsa_Pipeline_VITIS_LOOP_27_2, return value</column>
<column name="m_axi_gmem1_0_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RFIFONUM">in, 13, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="sext_ln27">in, 62, ap_none, sext_ln27, scalar</column>
<column name="out_rms_vec_7_address0">out, 7, ap_memory, out_rms_vec_7, array</column>
<column name="out_rms_vec_7_ce0">out, 1, ap_memory, out_rms_vec_7, array</column>
<column name="out_rms_vec_7_we0">out, 1, ap_memory, out_rms_vec_7, array</column>
<column name="out_rms_vec_7_d0">out, 32, ap_memory, out_rms_vec_7, array</column>
<column name="out_rms_vec_6_address0">out, 7, ap_memory, out_rms_vec_6, array</column>
<column name="out_rms_vec_6_ce0">out, 1, ap_memory, out_rms_vec_6, array</column>
<column name="out_rms_vec_6_we0">out, 1, ap_memory, out_rms_vec_6, array</column>
<column name="out_rms_vec_6_d0">out, 32, ap_memory, out_rms_vec_6, array</column>
<column name="out_rms_vec_5_address0">out, 7, ap_memory, out_rms_vec_5, array</column>
<column name="out_rms_vec_5_ce0">out, 1, ap_memory, out_rms_vec_5, array</column>
<column name="out_rms_vec_5_we0">out, 1, ap_memory, out_rms_vec_5, array</column>
<column name="out_rms_vec_5_d0">out, 32, ap_memory, out_rms_vec_5, array</column>
<column name="out_rms_vec_4_address0">out, 7, ap_memory, out_rms_vec_4, array</column>
<column name="out_rms_vec_4_ce0">out, 1, ap_memory, out_rms_vec_4, array</column>
<column name="out_rms_vec_4_we0">out, 1, ap_memory, out_rms_vec_4, array</column>
<column name="out_rms_vec_4_d0">out, 32, ap_memory, out_rms_vec_4, array</column>
<column name="out_rms_vec_3_address0">out, 7, ap_memory, out_rms_vec_3, array</column>
<column name="out_rms_vec_3_ce0">out, 1, ap_memory, out_rms_vec_3, array</column>
<column name="out_rms_vec_3_we0">out, 1, ap_memory, out_rms_vec_3, array</column>
<column name="out_rms_vec_3_d0">out, 32, ap_memory, out_rms_vec_3, array</column>
<column name="out_rms_vec_2_address0">out, 7, ap_memory, out_rms_vec_2, array</column>
<column name="out_rms_vec_2_ce0">out, 1, ap_memory, out_rms_vec_2, array</column>
<column name="out_rms_vec_2_we0">out, 1, ap_memory, out_rms_vec_2, array</column>
<column name="out_rms_vec_2_d0">out, 32, ap_memory, out_rms_vec_2, array</column>
<column name="out_rms_vec_1_address0">out, 7, ap_memory, out_rms_vec_1, array</column>
<column name="out_rms_vec_1_ce0">out, 1, ap_memory, out_rms_vec_1, array</column>
<column name="out_rms_vec_1_we0">out, 1, ap_memory, out_rms_vec_1, array</column>
<column name="out_rms_vec_1_d0">out, 32, ap_memory, out_rms_vec_1, array</column>
<column name="out_rms_vec_address0">out, 7, ap_memory, out_rms_vec, array</column>
<column name="out_rms_vec_ce0">out, 1, ap_memory, out_rms_vec, array</column>
<column name="out_rms_vec_we0">out, 1, ap_memory, out_rms_vec, array</column>
<column name="out_rms_vec_d0">out, 32, ap_memory, out_rms_vec, array</column>
<column name="current_input_address0">out, 7, ap_memory, current_input, array</column>
<column name="current_input_ce0">out, 1, ap_memory, current_input, array</column>
<column name="current_input_q0">in, 32, ap_memory, current_input, array</column>
<column name="current_input_8_address0">out, 7, ap_memory, current_input_8, array</column>
<column name="current_input_8_ce0">out, 1, ap_memory, current_input_8, array</column>
<column name="current_input_8_q0">in, 32, ap_memory, current_input_8, array</column>
<column name="current_input_9_address0">out, 7, ap_memory, current_input_9, array</column>
<column name="current_input_9_ce0">out, 1, ap_memory, current_input_9, array</column>
<column name="current_input_9_q0">in, 32, ap_memory, current_input_9, array</column>
<column name="current_input_10_address0">out, 7, ap_memory, current_input_10, array</column>
<column name="current_input_10_ce0">out, 1, ap_memory, current_input_10, array</column>
<column name="current_input_10_q0">in, 32, ap_memory, current_input_10, array</column>
<column name="current_input_11_address0">out, 7, ap_memory, current_input_11, array</column>
<column name="current_input_11_ce0">out, 1, ap_memory, current_input_11, array</column>
<column name="current_input_11_q0">in, 32, ap_memory, current_input_11, array</column>
<column name="current_input_12_address0">out, 7, ap_memory, current_input_12, array</column>
<column name="current_input_12_ce0">out, 1, ap_memory, current_input_12, array</column>
<column name="current_input_12_q0">in, 32, ap_memory, current_input_12, array</column>
<column name="current_input_13_address0">out, 7, ap_memory, current_input_13, array</column>
<column name="current_input_13_ce0">out, 1, ap_memory, current_input_13, array</column>
<column name="current_input_13_q0">in, 32, ap_memory, current_input_13, array</column>
<column name="current_input_14_address0">out, 7, ap_memory, current_input_14, array</column>
<column name="current_input_14_ce0">out, 1, ap_memory, current_input_14, array</column>
<column name="current_input_14_q0">in, 32, ap_memory, current_input_14, array</column>
<column name="norm">in, 32, ap_none, norm, scalar</column>
</table>
</item>
</section>
</profile>
