<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="223" />
   <irq preferredWidth="63" />
   <name preferredWidth="433" />
   <export preferredWidth="444" />
   <inputclock preferredWidth="219" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="3872" height="2092" x="-16" y="-16" />
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" simulation="NONE" />
</preferences>
