set ::env(PROJECT_NAME) sine
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/EPFL/sine/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/EPFL/sine/rtl/sin.vhd
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) EPFL