#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x61a407977f10 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -12;
v0x61a4079b5f30_0 .var "A", 63 0;
v0x61a4079b6010_0 .var "B", 63 0;
v0x61a4079b60b0_0 .net "cout", 0 0, L_0x61a407a23d20;  1 drivers
v0x61a4079b6150_0 .var "opcode", 3 0;
v0x61a4079b61f0_0 .net "result", 63 0, L_0x61a407a36840;  1 drivers
S_0x61a40795b180 .scope module, "uut" "alu" 2 10, 3 1 0, S_0x61a407977f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 64 "A";
    .port_info 2 /INPUT 64 "B";
    .port_info 3 /OUTPUT 64 "result";
    .port_info 4 /OUTPUT 1 "cout";
L_0x61a407a25cb0 .functor OR 1, L_0x61a407a25ad0, L_0x61a407a25bc0, C4<0>, C4<0>;
L_0x61a407a36730 .functor OR 1, L_0x61a407a25cb0, L_0x61a407a25dc0, C4<0>, C4<0>;
v0x61a4079b3ce0_0 .net "A", 63 0, v0x61a4079b5f30_0;  1 drivers
v0x61a4079b3de0_0 .net "B", 63 0, v0x61a4079b6010_0;  1 drivers
L_0x7f24b3273980 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x61a4079b3ec0_0 .net/2u *"_ivl_452", 3 0, L_0x7f24b3273980;  1 drivers
v0x61a4079b3f80_0 .net *"_ivl_454", 0 0, L_0x61a407a22200;  1 drivers
v0x61a4079b4040_0 .net *"_ivl_457", 5 0, L_0x61a407a222d0;  1 drivers
v0x61a4079b4120_0 .net *"_ivl_458", 63 0, L_0x61a407a22370;  1 drivers
L_0x7f24b32739c8 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x61a4079b4200_0 .net/2u *"_ivl_460", 3 0, L_0x7f24b32739c8;  1 drivers
v0x61a4079b42e0_0 .net *"_ivl_462", 0 0, L_0x61a407a24a40;  1 drivers
v0x61a4079b43a0_0 .net *"_ivl_465", 5 0, L_0x61a407a24b60;  1 drivers
v0x61a4079b4480_0 .net *"_ivl_466", 63 0, L_0x61a407a24c00;  1 drivers
L_0x7f24b3273a10 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x61a4079b4560_0 .net/2u *"_ivl_468", 3 0, L_0x7f24b3273a10;  1 drivers
v0x61a4079b4640_0 .net *"_ivl_470", 0 0, L_0x61a407a24d20;  1 drivers
v0x61a4079b4700_0 .net *"_ivl_473", 5 0, L_0x61a407a24e40;  1 drivers
v0x61a4079b47e0_0 .net *"_ivl_474", 63 0, L_0x61a407a24ee0;  1 drivers
L_0x7f24b3273a58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61a4079b48c0_0 .net/2u *"_ivl_476", 63 0, L_0x7f24b3273a58;  1 drivers
v0x61a4079b49a0_0 .net *"_ivl_478", 63 0, L_0x61a407a35ec0;  1 drivers
v0x61a4079b4a80_0 .net *"_ivl_480", 63 0, L_0x61a407a36000;  1 drivers
L_0x7f24b3273aa0 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x61a4079b4b60_0 .net/2u *"_ivl_484", 3 0, L_0x7f24b3273aa0;  1 drivers
v0x61a4079b4c40_0 .net *"_ivl_486", 0 0, L_0x61a407a25ad0;  1 drivers
L_0x7f24b3273ae8 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x61a4079b4d00_0 .net/2u *"_ivl_488", 3 0, L_0x7f24b3273ae8;  1 drivers
v0x61a4079b4de0_0 .net *"_ivl_490", 0 0, L_0x61a407a25bc0;  1 drivers
v0x61a4079b4ea0_0 .net *"_ivl_493", 0 0, L_0x61a407a25cb0;  1 drivers
L_0x7f24b3273b30 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x61a4079b4f60_0 .net/2u *"_ivl_494", 3 0, L_0x7f24b3273b30;  1 drivers
v0x61a4079b5040_0 .net *"_ivl_496", 0 0, L_0x61a407a25dc0;  1 drivers
v0x61a4079b5100_0 .net *"_ivl_499", 0 0, L_0x61a407a36730;  1 drivers
v0x61a4079b51c0_0 .net "carry_chain", 62 0, L_0x61a407a1d4e0;  1 drivers
v0x61a4079b52a0_0 .net "cout", 0 0, L_0x61a407a23d20;  alias, 1 drivers
v0x61a4079b5340_0 .net "opcode", 3 0, v0x61a4079b6150_0;  1 drivers
v0x61a4079b5bf0_0 .net "result", 63 0, L_0x61a407a36840;  alias, 1 drivers
v0x61a4079b5cd0_0 .net "shift_result", 63 0, L_0x61a407a25940;  1 drivers
v0x61a4079b5db0_0 .net "slice_result", 63 0, L_0x61a407a21fb0;  1 drivers
L_0x61a4079b7590 .part v0x61a4079b5f30_0, 1, 1;
L_0x61a4079b7870 .part v0x61a4079b6010_0, 1, 1;
L_0x61a4079b7960 .part L_0x61a407a1d4e0, 0, 1;
L_0x61a4079b8e90 .part v0x61a4079b5f30_0, 2, 1;
L_0x61a4079b9150 .part v0x61a4079b6010_0, 2, 1;
L_0x61a4079b91f0 .part L_0x61a407a1d4e0, 1, 1;
L_0x61a4079ba720 .part v0x61a4079b5f30_0, 3, 1;
L_0x61a4079ba9b0 .part v0x61a4079b6010_0, 3, 1;
L_0x61a4079baaa0 .part L_0x61a407a1d4e0, 2, 1;
L_0x61a4079bc010 .part v0x61a4079b5f30_0, 4, 1;
L_0x61a4079bc2a0 .part v0x61a4079b6010_0, 4, 1;
L_0x61a4079bc340 .part L_0x61a407a1d4e0, 3, 1;
L_0x61a4079bd910 .part v0x61a4079b5f30_0, 5, 1;
L_0x61a4079bdba0 .part v0x61a4079b6010_0, 5, 1;
L_0x61a4079bdc40 .part L_0x61a407a1d4e0, 4, 1;
L_0x61a4079bf140 .part v0x61a4079b5f30_0, 6, 1;
L_0x61a4079bf460 .part v0x61a4079b6010_0, 6, 1;
L_0x61a4079bf500 .part L_0x61a407a1d4e0, 5, 1;
L_0x61a4079c0a50 .part v0x61a4079b5f30_0, 7, 1;
L_0x61a4079c0df0 .part v0x61a4079b6010_0, 7, 1;
L_0x61a4079bf5a0 .part L_0x61a407a1d4e0, 6, 1;
L_0x61a4079c2460 .part v0x61a4079b5f30_0, 8, 1;
L_0x61a4079c27b0 .part v0x61a4079b6010_0, 8, 1;
L_0x61a4079c2850 .part L_0x61a407a1d4e0, 7, 1;
L_0x61a4079c3fe0 .part v0x61a4079b5f30_0, 9, 1;
L_0x61a4079c4270 .part v0x61a4079b6010_0, 9, 1;
L_0x61a4079c43f0 .part L_0x61a407a1d4e0, 8, 1;
L_0x61a4079c58a0 .part v0x61a4079b5f30_0, 10, 1;
L_0x61a4079c5c20 .part v0x61a4079b6010_0, 10, 1;
L_0x61a4079c5cc0 .part L_0x61a407a1d4e0, 9, 1;
L_0x61a4079c7270 .part v0x61a4079b5f30_0, 11, 1;
L_0x61a4079c7500 .part v0x61a4079b6010_0, 11, 1;
L_0x61a4079c76b0 .part L_0x61a407a1d4e0, 10, 1;
L_0x61a4079c8b30 .part v0x61a4079b5f30_0, 12, 1;
L_0x61a4079c8ee0 .part v0x61a4079b6010_0, 12, 1;
L_0x61a4079c8f80 .part L_0x61a407a1d4e0, 11, 1;
L_0x61a4079ca350 .part v0x61a4079b5f30_0, 13, 1;
L_0x61a4079ca5e0 .part v0x61a4079b6010_0, 13, 1;
L_0x61a4079ca7c0 .part L_0x61a407a1d4e0, 12, 1;
L_0x61a4079cbc40 .part v0x61a4079b5f30_0, 14, 1;
L_0x61a4079cc020 .part v0x61a4079b6010_0, 14, 1;
L_0x61a4079cc0c0 .part L_0x61a407a1d4e0, 13, 1;
L_0x61a4079cd5b0 .part v0x61a4079b5f30_0, 15, 1;
L_0x61a4079cda80 .part v0x61a4079b6010_0, 15, 1;
L_0x61a4079cdea0 .part L_0x61a407a1d4e0, 14, 1;
L_0x61a4079cf100 .part v0x61a4079b5f30_0, 16, 1;
L_0x61a4079cf510 .part v0x61a4079b6010_0, 16, 1;
L_0x61a4079cf5b0 .part L_0x61a407a1d4e0, 15, 1;
L_0x61a4079d0cc0 .part v0x61a4079b5f30_0, 17, 1;
L_0x61a4079d0f50 .part v0x61a4079b6010_0, 17, 1;
L_0x61a4079d1190 .part L_0x61a407a1d4e0, 16, 1;
L_0x61a4079d2670 .part v0x61a4079b5f30_0, 18, 1;
L_0x61a4079d2ab0 .part v0x61a4079b6010_0, 18, 1;
L_0x61a4079d2b50 .part L_0x61a407a1d4e0, 17, 1;
L_0x61a4079d41c0 .part v0x61a4079b5f30_0, 19, 1;
L_0x61a4079d4450 .part v0x61a4079b6010_0, 19, 1;
L_0x61a4079d46c0 .part L_0x61a407a1d4e0, 18, 1;
L_0x61a4079d5b40 .part v0x61a4079b5f30_0, 20, 1;
L_0x61a4079d5f50 .part v0x61a4079b6010_0, 20, 1;
L_0x61a4079d5ff0 .part L_0x61a407a1d4e0, 19, 1;
L_0x61a4079d7dd0 .part v0x61a4079b5f30_0, 21, 1;
L_0x61a4079d8000 .part v0x61a4079b6010_0, 21, 1;
L_0x61a4079d82a0 .part L_0x61a407a1d4e0, 20, 1;
L_0x61a4079d96c0 .part v0x61a4079b5f30_0, 22, 1;
L_0x61a4079d9b00 .part v0x61a4079b6010_0, 22, 1;
L_0x61a4079d9ba0 .part L_0x61a407a1d4e0, 21, 1;
L_0x61a4079db1e0 .part v0x61a4079b5f30_0, 23, 1;
L_0x61a4079db410 .part v0x61a4079b6010_0, 23, 1;
L_0x61a4079db6e0 .part L_0x61a407a1d4e0, 22, 1;
L_0x61a4079dcb30 .part v0x61a4079b5f30_0, 24, 1;
L_0x61a4079dcfd0 .part v0x61a4079b6010_0, 24, 1;
L_0x61a4079dd070 .part L_0x61a407a1d4e0, 23, 1;
L_0x61a4079de740 .part v0x61a4079b5f30_0, 25, 1;
L_0x61a4079de9d0 .part v0x61a4079b6010_0, 25, 1;
L_0x61a4079decd0 .part L_0x61a407a1d4e0, 24, 1;
L_0x61a4079e01b0 .part v0x61a4079b5f30_0, 26, 1;
L_0x61a4079e06b0 .part v0x61a4079b6010_0, 26, 1;
L_0x61a4079e0750 .part L_0x61a407a1d4e0, 25, 1;
L_0x61a4079e1eb0 .part v0x61a4079b5f30_0, 27, 1;
L_0x61a4079e2140 .part v0x61a4079b6010_0, 27, 1;
L_0x61a4079e2470 .part L_0x61a407a1d4e0, 26, 1;
L_0x61a4079e3950 .part v0x61a4079b5f30_0, 28, 1;
L_0x61a4079e3e80 .part v0x61a4079b6010_0, 28, 1;
L_0x61a4079e3f20 .part L_0x61a407a1d4e0, 27, 1;
L_0x61a4079e5680 .part v0x61a4079b5f30_0, 29, 1;
L_0x61a4079e5910 .part v0x61a4079b6010_0, 29, 1;
L_0x61a4079e5c70 .part L_0x61a407a1d4e0, 28, 1;
L_0x61a4079e7120 .part v0x61a4079b5f30_0, 30, 1;
L_0x61a4079e7680 .part v0x61a4079b6010_0, 30, 1;
L_0x61a4079e7720 .part L_0x61a407a1d4e0, 29, 1;
L_0x61a4079e8ee0 .part v0x61a4079b5f30_0, 31, 1;
L_0x61a4079e9580 .part v0x61a4079b6010_0, 31, 1;
L_0x61a4079e9d20 .part L_0x61a407a1d4e0, 30, 1;
L_0x61a4079eb210 .part v0x61a4079b5f30_0, 32, 1;
L_0x61a4079eb7a0 .part v0x61a4079b6010_0, 32, 1;
L_0x61a4079eb840 .part L_0x61a407a1d4e0, 31, 1;
L_0x61a4079edc60 .part v0x61a4079b5f30_0, 33, 1;
L_0x61a4079edef0 .part v0x61a4079b6010_0, 33, 1;
L_0x61a4079ee2b0 .part L_0x61a407a1d4e0, 32, 1;
L_0x61a4079ef7a0 .part v0x61a4079b5f30_0, 34, 1;
L_0x61a4079efd60 .part v0x61a4079b6010_0, 34, 1;
L_0x61a4079efe00 .part L_0x61a407a1d4e0, 33, 1;
L_0x61a4079f1620 .part v0x61a4079b5f30_0, 35, 1;
L_0x61a4079f18b0 .part v0x61a4079b6010_0, 35, 1;
L_0x61a4079f1ca0 .part L_0x61a407a1d4e0, 34, 1;
L_0x61a4079f3120 .part v0x61a4079b5f30_0, 36, 1;
L_0x61a4079f3710 .part v0x61a4079b6010_0, 36, 1;
L_0x61a4079f37b0 .part L_0x61a407a1d4e0, 35, 1;
L_0x61a4079f4fd0 .part v0x61a4079b5f30_0, 37, 1;
L_0x61a4079f5260 .part v0x61a4079b6010_0, 37, 1;
L_0x61a4079f5680 .part L_0x61a407a1d4e0, 36, 1;
L_0x61a4079f6b30 .part v0x61a4079b5f30_0, 38, 1;
L_0x61a4079f7150 .part v0x61a4079b6010_0, 38, 1;
L_0x61a4079f71f0 .part L_0x61a407a1d4e0, 37, 1;
L_0x61a4079f8a40 .part v0x61a4079b5f30_0, 39, 1;
L_0x61a4079f8cd0 .part v0x61a4079b6010_0, 39, 1;
L_0x61a4079f9120 .part L_0x61a407a1d4e0, 38, 1;
L_0x61a4079fa600 .part v0x61a4079b5f30_0, 40, 1;
L_0x61a4079fac50 .part v0x61a4079b6010_0, 40, 1;
L_0x61a4079facf0 .part L_0x61a407a1d4e0, 39, 1;
L_0x61a4079fc540 .part v0x61a4079b5f30_0, 41, 1;
L_0x61a4079fc7d0 .part v0x61a4079b6010_0, 41, 1;
L_0x61a4079fcc50 .part L_0x61a407a1d4e0, 40, 1;
L_0x61a4079fe100 .part v0x61a4079b5f30_0, 42, 1;
L_0x61a4079fe780 .part v0x61a4079b6010_0, 42, 1;
L_0x61a4079fe820 .part L_0x61a407a1d4e0, 41, 1;
L_0x61a407a000b0 .part v0x61a4079b5f30_0, 43, 1;
L_0x61a407a00340 .part v0x61a4079b6010_0, 43, 1;
L_0x61a407a007f0 .part L_0x61a407a1d4e0, 42, 1;
L_0x61a407a01ce0 .part v0x61a4079b5f30_0, 44, 1;
L_0x61a407a02390 .part v0x61a4079b6010_0, 44, 1;
L_0x61a407a02430 .part L_0x61a407a1d4e0, 43, 1;
L_0x61a407a038e0 .part v0x61a4079b5f30_0, 45, 1;
L_0x61a407a03b70 .part v0x61a4079b6010_0, 45, 1;
L_0x61a407a024d0 .part L_0x61a407a1d4e0, 44, 1;
L_0x61a407a04fe0 .part v0x61a4079b5f30_0, 46, 1;
L_0x61a407a03c10 .part v0x61a4079b6010_0, 46, 1;
L_0x61a407a03cb0 .part L_0x61a407a1d4e0, 45, 1;
L_0x61a407a06630 .part v0x61a4079b5f30_0, 47, 1;
L_0x61a407a068f0 .part v0x61a4079b6010_0, 47, 1;
L_0x61a407a05210 .part L_0x61a407a1d4e0, 46, 1;
L_0x61a407a07eb0 .part v0x61a4079b5f30_0, 48, 1;
L_0x61a407a06990 .part v0x61a4079b6010_0, 48, 1;
L_0x61a407a06a30 .part L_0x61a407a1d4e0, 47, 1;
L_0x61a407a096f0 .part v0x61a4079b5f30_0, 49, 1;
L_0x61a407a09980 .part v0x61a4079b6010_0, 49, 1;
L_0x61a407a08140 .part L_0x61a407a1d4e0, 48, 1;
L_0x61a407a0af20 .part v0x61a4079b5f30_0, 50, 1;
L_0x61a407a09a20 .part v0x61a4079b6010_0, 50, 1;
L_0x61a407a09ac0 .part L_0x61a407a1d4e0, 49, 1;
L_0x61a407a0c760 .part v0x61a4079b5f30_0, 51, 1;
L_0x61a407a0c9f0 .part v0x61a4079b6010_0, 51, 1;
L_0x61a407a0b1b0 .part L_0x61a407a1d4e0, 50, 1;
L_0x61a407a0df70 .part v0x61a4079b5f30_0, 52, 1;
L_0x61a407a0ca90 .part v0x61a4079b6010_0, 52, 1;
L_0x61a407a0cb30 .part L_0x61a407a1d4e0, 51, 1;
L_0x61a407a0f770 .part v0x61a4079b5f30_0, 53, 1;
L_0x61a407a0fa00 .part v0x61a4079b6010_0, 53, 1;
L_0x61a407a0e200 .part L_0x61a407a1d4e0, 52, 1;
L_0x61a407a10ff0 .part v0x61a4079b5f30_0, 54, 1;
L_0x61a407a0faa0 .part v0x61a4079b6010_0, 54, 1;
L_0x61a407a0fb40 .part L_0x61a407a1d4e0, 53, 1;
L_0x61a407a12850 .part v0x61a4079b5f30_0, 55, 1;
L_0x61a407a12ae0 .part v0x61a4079b6010_0, 55, 1;
L_0x61a407a11280 .part L_0x61a407a1d4e0, 54, 1;
L_0x61a407a140b0 .part v0x61a4079b5f30_0, 56, 1;
L_0x61a407a12b80 .part v0x61a4079b6010_0, 56, 1;
L_0x61a407a12c20 .part L_0x61a407a1d4e0, 55, 1;
L_0x61a407a158f0 .part v0x61a4079b5f30_0, 57, 1;
L_0x61a407a15b80 .part v0x61a4079b6010_0, 57, 1;
L_0x61a407a14340 .part L_0x61a407a1d4e0, 56, 1;
L_0x61a407a17140 .part v0x61a4079b5f30_0, 58, 1;
L_0x61a407a15c20 .part v0x61a4079b6010_0, 58, 1;
L_0x61a407a15cc0 .part L_0x61a407a1d4e0, 57, 1;
L_0x61a407a189a0 .part v0x61a4079b5f30_0, 59, 1;
L_0x61a407a18c30 .part v0x61a4079b6010_0, 59, 1;
L_0x61a407a173d0 .part L_0x61a407a1d4e0, 58, 1;
L_0x61a407a1a1d0 .part v0x61a4079b5f30_0, 60, 1;
L_0x61a407a18cd0 .part v0x61a4079b6010_0, 60, 1;
L_0x61a407a18d70 .part L_0x61a407a1d4e0, 59, 1;
L_0x61a407a1ba20 .part v0x61a4079b5f30_0, 61, 1;
L_0x61a407a1bcb0 .part v0x61a4079b6010_0, 61, 1;
L_0x61a407a1a460 .part L_0x61a407a1d4e0, 60, 1;
L_0x61a407a1d250 .part v0x61a4079b5f30_0, 62, 1;
L_0x61a407a1bd50 .part v0x61a4079b6010_0, 62, 1;
L_0x61a407a1bdf0 .part L_0x61a407a1d4e0, 61, 1;
L_0x61a407a1fff0 .part v0x61a4079b5f30_0, 0, 1;
L_0x61a407a215c0 .part v0x61a4079b6010_0, 0, 1;
LS_0x61a407a1d4e0_0_0 .concat8 [ 1 1 1 1], L_0x61a4079d70f0, L_0x61a4079b6e60, L_0x61a4079b85d0, L_0x61a4079b9e50;
LS_0x61a407a1d4e0_0_4 .concat8 [ 1 1 1 1], L_0x61a4079bb680, L_0x61a4079bd0a0, L_0x61a4079be850, L_0x61a4079c01e0;
LS_0x61a407a1d4e0_0_8 .concat8 [ 1 1 1 1], L_0x61a4079c1bf0, L_0x61a4079c3880, L_0x61a4079c5030, L_0x61a4079c6a00;
LS_0x61a407a1d4e0_0_12 .concat8 [ 1 1 1 1], L_0x61a4079c82f0, L_0x61a4079c9bf0, L_0x61a4079cb400, L_0x61a4079cce60;
LS_0x61a407a1d4e0_0_16 .concat8 [ 1 1 1 1], L_0x61a4079ceae0, L_0x61a4079d0590, L_0x61a4079d1e00, L_0x61a4079d3950;
LS_0x61a407a1d4e0_0_20 .concat8 [ 1 1 1 1], L_0x61a4079d5300, L_0x61a4079b5aa0, L_0x61a4079d8eb0, L_0x61a4079da9d0;
LS_0x61a407a1d4e0_0_24 .concat8 [ 1 1 1 1], L_0x61a4079dc2f0, L_0x61a4079dded0, L_0x61a4079df940, L_0x61a4079e1640;
LS_0x61a407a1d4e0_0_28 .concat8 [ 1 1 1 1], L_0x61a4079e30e0, L_0x61a4079e4e10, L_0x61a4079e68b0, L_0x61a4079e8670;
LS_0x61a407a1d4e0_0_32 .concat8 [ 1 1 1 1], L_0x61a4079ea8c0, L_0x61a4079ed310, L_0x61a4079eee50, L_0x61a4079f0db0;
LS_0x61a407a1d4e0_0_36 .concat8 [ 1 1 1 1], L_0x61a4079f28b0, L_0x61a4079f4790, L_0x61a4079f62c0, L_0x61a4079f81d0;
LS_0x61a407a1d4e0_0_40 .concat8 [ 1 1 1 1], L_0x61a4079f9d90, L_0x61a4079fbcd0, L_0x61a4079fd8c0, L_0x61a4079ff760;
LS_0x61a407a1d4e0_0_44 .concat8 [ 1 1 1 1], L_0x61a407a01390, L_0x61a407a02f60, L_0x61a407a04750, L_0x61a407a05d70;
LS_0x61a407a1d4e0_0_48 .concat8 [ 1 1 1 1], L_0x61a407a07530, L_0x61a407a08d70, L_0x61a407a0a5a0, L_0x61a407a0bde0;
LS_0x61a407a1d4e0_0_52 .concat8 [ 1 1 1 1], L_0x61a407a0d620, L_0x61a407a0ee50, L_0x61a407a106a0, L_0x61a407a11f00;
LS_0x61a407a1d4e0_0_56 .concat8 [ 1 1 1 1], L_0x61a407a13760, L_0x61a407a14fa0, L_0x61a407a167f0, L_0x61a407a18050;
LS_0x61a407a1d4e0_0_60 .concat8 [ 1 1 1 0], L_0x61a407a19880, L_0x61a407a1b0d0, L_0x61a407a1c900;
LS_0x61a407a1d4e0_1_0 .concat8 [ 4 4 4 4], LS_0x61a407a1d4e0_0_0, LS_0x61a407a1d4e0_0_4, LS_0x61a407a1d4e0_0_8, LS_0x61a407a1d4e0_0_12;
LS_0x61a407a1d4e0_1_4 .concat8 [ 4 4 4 4], LS_0x61a407a1d4e0_0_16, LS_0x61a407a1d4e0_0_20, LS_0x61a407a1d4e0_0_24, LS_0x61a407a1d4e0_0_28;
LS_0x61a407a1d4e0_1_8 .concat8 [ 4 4 4 4], LS_0x61a407a1d4e0_0_32, LS_0x61a407a1d4e0_0_36, LS_0x61a407a1d4e0_0_40, LS_0x61a407a1d4e0_0_44;
LS_0x61a407a1d4e0_1_12 .concat8 [ 4 4 4 3], LS_0x61a407a1d4e0_0_48, LS_0x61a407a1d4e0_0_52, LS_0x61a407a1d4e0_0_56, LS_0x61a407a1d4e0_0_60;
L_0x61a407a1d4e0 .concat8 [ 16 16 16 15], LS_0x61a407a1d4e0_1_0, LS_0x61a407a1d4e0_1_4, LS_0x61a407a1d4e0_1_8, LS_0x61a407a1d4e0_1_12;
L_0x61a407a244a0 .part v0x61a4079b5f30_0, 63, 1;
L_0x61a407a21e70 .part v0x61a4079b6010_0, 63, 1;
L_0x61a407a21f10 .part L_0x61a407a1d4e0, 62, 1;
LS_0x61a407a21fb0_0_0 .concat8 [ 1 1 1 1], v0x61a4079b1580_0, v0x61a407978200_0, v0x61a407958db0_0, v0x61a407938900_0;
LS_0x61a407a21fb0_0_4 .concat8 [ 1 1 1 1], v0x61a40791a640_0, v0x61a4078fc1b0_0, v0x61a4078dff00_0, v0x61a4078c2bf0_0;
LS_0x61a407a21fb0_0_8 .concat8 [ 1 1 1 1], v0x61a4078a3c00_0, v0x61a407885940_0, v0x61a4078674d0_0, v0x61a40784b210_0;
LS_0x61a407a21fb0_0_12 .concat8 [ 1 1 1 1], v0x61a40782aea0_0, v0x61a40780edd0_0, v0x61a4077ef430_0, v0x61a4077d2a30_0;
LS_0x61a407a21fb0_0_16 .concat8 [ 1 1 1 1], v0x61a4077b5370_0, v0x61a4077914f0_0, v0x61a40776ed70_0, v0x61a40774bcd0_0;
LS_0x61a407a21fb0_0_20 .concat8 [ 1 1 1 1], v0x61a40788e860_0, v0x61a40783ad80_0, v0x61a4077e73e0_0, v0x61a407793a40_0;
LS_0x61a407a21fb0_0_24 .concat8 [ 1 1 1 1], v0x61a407795eb0_0, v0x61a407912fd0_0, v0x61a40787e2f0_0, v0x61a4077e9870_0;
LS_0x61a407a21fb0_0_28 .concat8 [ 1 1 1 1], v0x61a40795acf0_0, v0x61a4079359b0_0, v0x61a407915e60_0, v0x61a4078f0b40_0;
LS_0x61a407a21fb0_0_32 .concat8 [ 1 1 1 1], v0x61a4078cb7e0_0, v0x61a4078a7d60_0, v0x61a407881160_0, v0x61a40785be20_0;
LS_0x61a407a21fb0_0_36 .concat8 [ 1 1 1 1], v0x61a407831390_0, v0x61a40780b950_0, v0x61a4077e66f0_0, v0x61a4077c0850_0;
LS_0x61a407a21fb0_0_40 .concat8 [ 1 1 1 1], v0x61a40779b5d0_0, v0x61a4077752f0_0, v0x61a40774e7b0_0, v0x61a40796c7a0_0;
LS_0x61a407a21fb0_0_44 .concat8 [ 1 1 1 1], v0x61a407987160_0, v0x61a4079894b0_0, v0x61a40798b6a0_0, v0x61a40798d930_0;
LS_0x61a407a21fb0_0_48 .concat8 [ 1 1 1 1], v0x61a40798fc80_0, v0x61a407991fd0_0, v0x61a407994320_0, v0x61a407996670_0;
LS_0x61a407a21fb0_0_52 .concat8 [ 1 1 1 1], v0x61a4079989c0_0, v0x61a40799ad10_0, v0x61a40799d060_0, v0x61a40799f3b0_0;
LS_0x61a407a21fb0_0_56 .concat8 [ 1 1 1 1], v0x61a4079a1700_0, v0x61a4079a3a50_0, v0x61a4079a5da0_0, v0x61a4079a80f0_0;
LS_0x61a407a21fb0_0_60 .concat8 [ 1 1 1 1], v0x61a4079aa440_0, v0x61a4079ac790_0, v0x61a4079aeae0_0, v0x61a4079b3490_0;
LS_0x61a407a21fb0_1_0 .concat8 [ 4 4 4 4], LS_0x61a407a21fb0_0_0, LS_0x61a407a21fb0_0_4, LS_0x61a407a21fb0_0_8, LS_0x61a407a21fb0_0_12;
LS_0x61a407a21fb0_1_4 .concat8 [ 4 4 4 4], LS_0x61a407a21fb0_0_16, LS_0x61a407a21fb0_0_20, LS_0x61a407a21fb0_0_24, LS_0x61a407a21fb0_0_28;
LS_0x61a407a21fb0_1_8 .concat8 [ 4 4 4 4], LS_0x61a407a21fb0_0_32, LS_0x61a407a21fb0_0_36, LS_0x61a407a21fb0_0_40, LS_0x61a407a21fb0_0_44;
LS_0x61a407a21fb0_1_12 .concat8 [ 4 4 4 4], LS_0x61a407a21fb0_0_48, LS_0x61a407a21fb0_0_52, LS_0x61a407a21fb0_0_56, LS_0x61a407a21fb0_0_60;
L_0x61a407a21fb0 .concat8 [ 16 16 16 16], LS_0x61a407a21fb0_1_0, LS_0x61a407a21fb0_1_4, LS_0x61a407a21fb0_1_8, LS_0x61a407a21fb0_1_12;
L_0x61a407a22200 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273980;
L_0x61a407a222d0 .part v0x61a4079b6010_0, 0, 6;
L_0x61a407a22370 .shift/l 64, v0x61a4079b5f30_0, L_0x61a407a222d0;
L_0x61a407a24a40 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32739c8;
L_0x61a407a24b60 .part v0x61a4079b6010_0, 0, 6;
L_0x61a407a24c00 .shift/r 64, v0x61a4079b5f30_0, L_0x61a407a24b60;
L_0x61a407a24d20 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273a10;
L_0x61a407a24e40 .part v0x61a4079b6010_0, 0, 6;
L_0x61a407a24ee0 .shift/r 64, v0x61a4079b5f30_0, L_0x61a407a24e40;
L_0x61a407a35ec0 .functor MUXZ 64, L_0x7f24b3273a58, L_0x61a407a24ee0, L_0x61a407a24d20, C4<>;
L_0x61a407a36000 .functor MUXZ 64, L_0x61a407a35ec0, L_0x61a407a24c00, L_0x61a407a24a40, C4<>;
L_0x61a407a25940 .functor MUXZ 64, L_0x61a407a36000, L_0x61a407a22370, L_0x61a407a22200, C4<>;
L_0x61a407a25ad0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273aa0;
L_0x61a407a25bc0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273ae8;
L_0x61a407a25dc0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273b30;
L_0x61a407a36840 .functor MUXZ 64, L_0x61a407a21fb0, L_0x61a407a25940, L_0x61a407a36730, C4<>;
S_0x61a40795b500 .scope generate, "mid_slice[1]" "mid_slice[1]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a40795cdf0 .param/l "i" 0 3 24, +C4<01>;
S_0x61a407964650 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a40795b500;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079b64c0 .functor OR 1, L_0x61a4079b62e0, L_0x61a4079b63d0, C4<0>, C4<0>;
L_0x61a4079b66f0 .functor OR 1, L_0x61a4079b64c0, L_0x61a4079b65d0, C4<0>, C4<0>;
L_0x61a4079b6800 .functor NOT 1, L_0x61a4079b7870, C4<0>, C4<0>, C4<0>;
L_0x61a4079b6a30 .functor XOR 1, L_0x61a4079b7590, L_0x61a4079b6870, C4<0>, C4<0>;
L_0x61a4079b6b20 .functor XOR 1, L_0x61a4079b6a30, L_0x61a4079b7960, C4<0>, C4<0>;
L_0x61a4079b6be0 .functor AND 1, L_0x61a4079b7590, L_0x61a4079b6870, C4<1>, C4<1>;
L_0x61a4079b6ce0 .functor XOR 1, L_0x61a4079b7590, L_0x61a4079b6870, C4<0>, C4<0>;
L_0x61a4079b6d50 .functor AND 1, L_0x61a4079b7960, L_0x61a4079b6ce0, C4<1>, C4<1>;
L_0x61a4079b6e60 .functor OR 1, L_0x61a4079b6be0, L_0x61a4079b6d50, C4<0>, C4<0>;
L_0x61a4079b6f70 .functor AND 1, L_0x61a4079b7590, L_0x61a4079b7870, C4<1>, C4<1>;
L_0x61a4079b7040 .functor OR 1, L_0x61a4079b7590, L_0x61a4079b7870, C4<0>, C4<0>;
L_0x61a4079b70b0 .functor OR 1, L_0x61a4079b7590, L_0x61a4079b7870, C4<0>, C4<0>;
L_0x61a4079b7190 .functor NOT 1, L_0x61a4079b70b0, C4<0>, C4<0>, C4<0>;
L_0x61a4079b7230 .functor XOR 1, L_0x61a4079b7590, L_0x61a4079b7870, C4<0>, C4<0>;
L_0x61a4079b7120 .functor XOR 1, L_0x61a4079b7590, L_0x61a4079b7870, C4<0>, C4<0>;
L_0x61a4079b7350 .functor NOT 1, L_0x61a4079b7120, C4<0>, C4<0>, C4<0>;
L_0x61a4079b7480 .functor AND 1, L_0x61a4079b7590, L_0x61a4079b7870, C4<1>, C4<1>;
L_0x61a4079b74f0 .functor NOT 1, L_0x61a4079b7480, C4<0>, C4<0>, C4<0>;
L_0x61a4079b7630 .functor BUFZ 1, L_0x61a4079b7590, C4<0>, C4<0>, C4<0>;
L_0x61a4079b76a0 .functor BUFZ 1, L_0x61a4079b7870, C4<0>, C4<0>, C4<0>;
v0x61a4076905f0_0 .net "A", 0 0, L_0x61a4079b7590;  1 drivers
v0x61a4078a3d20_0 .net "B", 0 0, L_0x61a4079b7870;  1 drivers
v0x61a4078a3de0_0 .net "B_inverted", 0 0, L_0x61a4079b6870;  1 drivers
L_0x7f24b326f018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a40789ab30_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b326f018;  1 drivers
L_0x7f24b326f0a8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40789a850_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b326f0a8;  1 drivers
v0x61a407891660_0 .net *"_ivl_12", 0 0, L_0x61a4079b65d0;  1 drivers
v0x61a407891720_0 .net *"_ivl_15", 0 0, L_0x61a4079b66f0;  1 drivers
v0x61a407891380_0 .net *"_ivl_16", 0 0, L_0x61a4079b6800;  1 drivers
v0x61a407888190_0 .net *"_ivl_2", 0 0, L_0x61a4079b62e0;  1 drivers
v0x61a407888250_0 .net *"_ivl_20", 0 0, L_0x61a4079b6a30;  1 drivers
v0x61a407887eb0_0 .net *"_ivl_24", 0 0, L_0x61a4079b6be0;  1 drivers
v0x61a407887f70_0 .net *"_ivl_26", 0 0, L_0x61a4079b6ce0;  1 drivers
v0x61a40787ecc0_0 .net *"_ivl_28", 0 0, L_0x61a4079b6d50;  1 drivers
v0x61a40787e9e0_0 .net *"_ivl_36", 0 0, L_0x61a4079b70b0;  1 drivers
L_0x7f24b326f060 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4078757f0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b326f060;  1 drivers
v0x61a407875510_0 .net *"_ivl_42", 0 0, L_0x61a4079b7120;  1 drivers
v0x61a40786c320_0 .net *"_ivl_46", 0 0, L_0x61a4079b7480;  1 drivers
v0x61a40786c040_0 .net *"_ivl_6", 0 0, L_0x61a4079b63d0;  1 drivers
v0x61a40786c100_0 .net *"_ivl_9", 0 0, L_0x61a4079b64c0;  1 drivers
v0x61a407862e50_0 .net "and_out", 0 0, L_0x61a4079b6f70;  1 drivers
v0x61a407862ef0_0 .net "cin", 0 0, L_0x61a4079b7960;  1 drivers
v0x61a407862b70_0 .net "cout", 0 0, L_0x61a4079b6e60;  1 drivers
v0x61a407862c30_0 .net "nand_out", 0 0, L_0x61a4079b74f0;  1 drivers
v0x61a407859980_0 .net "nor_out", 0 0, L_0x61a4079b7190;  1 drivers
v0x61a407859a40_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4078596a0_0 .net "or_out", 0 0, L_0x61a4079b7040;  1 drivers
v0x61a407859740_0 .net "pass_a", 0 0, L_0x61a4079b7630;  1 drivers
v0x61a407978140_0 .net "pass_b", 0 0, L_0x61a4079b76a0;  1 drivers
v0x61a407978200_0 .var "result", 0 0;
v0x61a407976a60_0 .net "sum", 0 0, L_0x61a4079b6b20;  1 drivers
v0x61a407976b20_0 .net "xnor_out", 0 0, L_0x61a4079b7350;  1 drivers
v0x61a407975ff0_0 .net "xor_out", 0 0, L_0x61a4079b7230;  1 drivers
L_0x7f24b326f0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4079760b0_0 .net "zero_out", 0 0, L_0x7f24b326f0f0;  1 drivers
E_0x61a40767b0b0/0 .event edge, v0x61a407859a40_0, v0x61a407976a60_0, v0x61a407862e50_0, v0x61a4078596a0_0;
E_0x61a40767b0b0/1 .event edge, v0x61a407859980_0, v0x61a407975ff0_0, v0x61a407976b20_0, v0x61a407862c30_0;
E_0x61a40767b0b0/2 .event edge, v0x61a407859740_0, v0x61a407978140_0, v0x61a4079760b0_0;
E_0x61a40767b0b0 .event/or E_0x61a40767b0b0/0, E_0x61a40767b0b0/1, E_0x61a40767b0b0/2;
L_0x61a4079b62e0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f018;
L_0x61a4079b63d0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f060;
L_0x61a4079b65d0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f0a8;
L_0x61a4079b6870 .functor MUXZ 1, L_0x61a4079b7870, L_0x61a4079b6800, L_0x61a4079b66f0, C4<>;
S_0x61a4079649d0 .scope generate, "mid_slice[2]" "mid_slice[2]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4078755f0 .param/l "i" 0 3 24, +C4<010>;
S_0x61a407970790 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4079649d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079b7c60 .functor OR 1, L_0x61a4079b7a50, L_0x61a4079b7b40, C4<0>, C4<0>;
L_0x61a4079b7e60 .functor OR 1, L_0x61a4079b7c60, L_0x61a4079b7d70, C4<0>, C4<0>;
L_0x61a4079b7f70 .functor NOT 1, L_0x61a4079b9150, C4<0>, C4<0>, C4<0>;
L_0x61a4079b81a0 .functor XOR 1, L_0x61a4079b8e90, L_0x61a4079b7fe0, C4<0>, C4<0>;
L_0x61a4079b8290 .functor XOR 1, L_0x61a4079b81a0, L_0x61a4079b91f0, C4<0>, C4<0>;
L_0x61a4079b8350 .functor AND 1, L_0x61a4079b8e90, L_0x61a4079b7fe0, C4<1>, C4<1>;
L_0x61a4079b8450 .functor XOR 1, L_0x61a4079b8e90, L_0x61a4079b7fe0, C4<0>, C4<0>;
L_0x61a4079b84c0 .functor AND 1, L_0x61a4079b91f0, L_0x61a4079b8450, C4<1>, C4<1>;
L_0x61a4079b85d0 .functor OR 1, L_0x61a4079b8350, L_0x61a4079b84c0, C4<0>, C4<0>;
L_0x61a4079b86e0 .functor AND 1, L_0x61a4079b8e90, L_0x61a4079b9150, C4<1>, C4<1>;
L_0x61a4079b8750 .functor OR 1, L_0x61a4079b8e90, L_0x61a4079b9150, C4<0>, C4<0>;
L_0x61a4079b87c0 .functor OR 1, L_0x61a4079b8e90, L_0x61a4079b9150, C4<0>, C4<0>;
L_0x61a4079b88a0 .functor NOT 1, L_0x61a4079b87c0, C4<0>, C4<0>, C4<0>;
L_0x61a4079b8910 .functor XOR 1, L_0x61a4079b8e90, L_0x61a4079b9150, C4<0>, C4<0>;
L_0x61a4079b8830 .functor XOR 1, L_0x61a4079b8e90, L_0x61a4079b9150, C4<0>, C4<0>;
L_0x61a4079b8b40 .functor NOT 1, L_0x61a4079b8830, C4<0>, C4<0>, C4<0>;
L_0x61a4079b8c70 .functor AND 1, L_0x61a4079b8e90, L_0x61a4079b9150, C4<1>, C4<1>;
L_0x61a4079b8df0 .functor NOT 1, L_0x61a4079b8c70, C4<0>, C4<0>, C4<0>;
L_0x61a4079b8f30 .functor BUFZ 1, L_0x61a4079b8e90, C4<0>, C4<0>, C4<0>;
L_0x61a4079b8fa0 .functor BUFZ 1, L_0x61a4079b9150, C4<0>, C4<0>, C4<0>;
v0x61a407975980_0 .net "A", 0 0, L_0x61a4079b8e90;  1 drivers
v0x61a407975620_0 .net "B", 0 0, L_0x61a4079b9150;  1 drivers
v0x61a4079756e0_0 .net "B_inverted", 0 0, L_0x61a4079b7fe0;  1 drivers
L_0x7f24b326f138 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407970d40_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b326f138;  1 drivers
L_0x7f24b326f1c8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40796f340_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b326f1c8;  1 drivers
v0x61a40796e740_0 .net *"_ivl_12", 0 0, L_0x61a4079b7d70;  1 drivers
v0x61a40796e800_0 .net *"_ivl_15", 0 0, L_0x61a4079b7e60;  1 drivers
v0x61a40796e300_0 .net *"_ivl_16", 0 0, L_0x61a4079b7f70;  1 drivers
v0x61a40796ce70_0 .net *"_ivl_2", 0 0, L_0x61a4079b7a50;  1 drivers
v0x61a40796cf30_0 .net *"_ivl_20", 0 0, L_0x61a4079b81a0;  1 drivers
v0x61a407967070_0 .net *"_ivl_24", 0 0, L_0x61a4079b8350;  1 drivers
v0x61a407966d60_0 .net *"_ivl_26", 0 0, L_0x61a4079b8450;  1 drivers
v0x61a407964c00_0 .net *"_ivl_28", 0 0, L_0x61a4079b84c0;  1 drivers
v0x61a407963200_0 .net *"_ivl_36", 0 0, L_0x61a4079b87c0;  1 drivers
L_0x7f24b326f180 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407962600_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b326f180;  1 drivers
v0x61a4079621c0_0 .net *"_ivl_42", 0 0, L_0x61a4079b8830;  1 drivers
v0x61a407960d00_0 .net *"_ivl_46", 0 0, L_0x61a4079b8c70;  1 drivers
v0x61a40795dba0_0 .net *"_ivl_6", 0 0, L_0x61a4079b7b40;  1 drivers
v0x61a40795dc60_0 .net *"_ivl_9", 0 0, L_0x61a4079b7c60;  1 drivers
v0x61a40795d890_0 .net "and_out", 0 0, L_0x61a4079b86e0;  1 drivers
v0x61a40795d950_0 .net "cin", 0 0, L_0x61a4079b91f0;  1 drivers
v0x61a40795b730_0 .net "cout", 0 0, L_0x61a4079b85d0;  1 drivers
v0x61a40795b7f0_0 .net "nand_out", 0 0, L_0x61a4079b8df0;  1 drivers
v0x61a407959d30_0 .net "nor_out", 0 0, L_0x61a4079b88a0;  1 drivers
v0x61a407959dd0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a407959130_0 .net "or_out", 0 0, L_0x61a4079b8750;  1 drivers
v0x61a4079591d0_0 .net "pass_a", 0 0, L_0x61a4079b8f30;  1 drivers
v0x61a407958cf0_0 .net "pass_b", 0 0, L_0x61a4079b8fa0;  1 drivers
v0x61a407958db0_0 .var "result", 0 0;
v0x61a407957830_0 .net "sum", 0 0, L_0x61a4079b8290;  1 drivers
v0x61a4079578f0_0 .net "xnor_out", 0 0, L_0x61a4079b8b40;  1 drivers
v0x61a4079546d0_0 .net "xor_out", 0 0, L_0x61a4079b8910;  1 drivers
L_0x7f24b326f210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407954790_0 .net "zero_out", 0 0, L_0x7f24b326f210;  1 drivers
E_0x61a40765fbd0/0 .event edge, v0x61a407859a40_0, v0x61a407957830_0, v0x61a40795d890_0, v0x61a407959130_0;
E_0x61a40765fbd0/1 .event edge, v0x61a407959d30_0, v0x61a4079546d0_0, v0x61a4079578f0_0, v0x61a40795b7f0_0;
E_0x61a40765fbd0/2 .event edge, v0x61a4079591d0_0, v0x61a407958cf0_0, v0x61a407954790_0;
E_0x61a40765fbd0 .event/or E_0x61a40765fbd0/0, E_0x61a40765fbd0/1, E_0x61a40765fbd0/2;
L_0x61a4079b7a50 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f138;
L_0x61a4079b7b40 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f180;
L_0x61a4079b7d70 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f1c8;
L_0x61a4079b7fe0 .functor MUXZ 1, L_0x61a4079b9150, L_0x61a4079b7f70, L_0x61a4079b7e60, C4<>;
S_0x61a407970b10 .scope generate, "mid_slice[3]" "mid_slice[3]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407967150 .param/l "i" 0 3 24, +C4<011>;
S_0x61a407977c30 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a407970b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079b94e0 .functor OR 1, L_0x61a4079b9320, L_0x61a4079b93c0, C4<0>, C4<0>;
L_0x61a4079b96e0 .functor OR 1, L_0x61a4079b94e0, L_0x61a4079b95f0, C4<0>, C4<0>;
L_0x61a4079b97f0 .functor NOT 1, L_0x61a4079ba9b0, C4<0>, C4<0>, C4<0>;
L_0x61a4079b9a20 .functor XOR 1, L_0x61a4079ba720, L_0x61a4079b9860, C4<0>, C4<0>;
L_0x61a4079b9b10 .functor XOR 1, L_0x61a4079b9a20, L_0x61a4079baaa0, C4<0>, C4<0>;
L_0x61a4079b9bd0 .functor AND 1, L_0x61a4079ba720, L_0x61a4079b9860, C4<1>, C4<1>;
L_0x61a4079b9cd0 .functor XOR 1, L_0x61a4079ba720, L_0x61a4079b9860, C4<0>, C4<0>;
L_0x61a4079b9d40 .functor AND 1, L_0x61a4079baaa0, L_0x61a4079b9cd0, C4<1>, C4<1>;
L_0x61a4079b9e50 .functor OR 1, L_0x61a4079b9bd0, L_0x61a4079b9d40, C4<0>, C4<0>;
L_0x61a4079b9f60 .functor AND 1, L_0x61a4079ba720, L_0x61a4079ba9b0, C4<1>, C4<1>;
L_0x61a4079b9fd0 .functor OR 1, L_0x61a4079ba720, L_0x61a4079ba9b0, C4<0>, C4<0>;
L_0x61a4079ba0d0 .functor OR 1, L_0x61a4079ba720, L_0x61a4079ba9b0, C4<0>, C4<0>;
L_0x61a4079ba1b0 .functor NOT 1, L_0x61a4079ba0d0, C4<0>, C4<0>, C4<0>;
L_0x61a4079ba220 .functor XOR 1, L_0x61a4079ba720, L_0x61a4079ba9b0, C4<0>, C4<0>;
L_0x61a4079ba140 .functor XOR 1, L_0x61a4079ba720, L_0x61a4079ba9b0, C4<0>, C4<0>;
L_0x61a4079ba3d0 .functor NOT 1, L_0x61a4079ba140, C4<0>, C4<0>, C4<0>;
L_0x61a4079ba500 .functor AND 1, L_0x61a4079ba720, L_0x61a4079ba9b0, C4<1>, C4<1>;
L_0x61a4079ba680 .functor NOT 1, L_0x61a4079ba500, C4<0>, C4<0>, C4<0>;
L_0x61a4079ba7c0 .functor BUFZ 1, L_0x61a4079ba720, C4<0>, C4<0>, C4<0>;
L_0x61a4079ba830 .functor BUFZ 1, L_0x61a4079ba9b0, C4<0>, C4<0>, C4<0>;
v0x61a407952260_0 .net "A", 0 0, L_0x61a4079ba720;  1 drivers
v0x61a407950860_0 .net "B", 0 0, L_0x61a4079ba9b0;  1 drivers
v0x61a407950920_0 .net "B_inverted", 0 0, L_0x61a4079b9860;  1 drivers
L_0x7f24b326f258 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a40794fc60_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b326f258;  1 drivers
L_0x7f24b326f2e8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40794f820_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b326f2e8;  1 drivers
v0x61a40794e360_0 .net *"_ivl_12", 0 0, L_0x61a4079b95f0;  1 drivers
v0x61a40794e420_0 .net *"_ivl_15", 0 0, L_0x61a4079b96e0;  1 drivers
v0x61a40794b200_0 .net *"_ivl_16", 0 0, L_0x61a4079b97f0;  1 drivers
v0x61a40794aef0_0 .net *"_ivl_2", 0 0, L_0x61a4079b9320;  1 drivers
v0x61a40794afb0_0 .net *"_ivl_20", 0 0, L_0x61a4079b9a20;  1 drivers
v0x61a407948d90_0 .net *"_ivl_24", 0 0, L_0x61a4079b9bd0;  1 drivers
v0x61a407947390_0 .net *"_ivl_26", 0 0, L_0x61a4079b9cd0;  1 drivers
v0x61a407946790_0 .net *"_ivl_28", 0 0, L_0x61a4079b9d40;  1 drivers
v0x61a407946350_0 .net *"_ivl_36", 0 0, L_0x61a4079ba0d0;  1 drivers
L_0x7f24b326f2a0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407944e90_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b326f2a0;  1 drivers
v0x61a407941d30_0 .net *"_ivl_42", 0 0, L_0x61a4079ba140;  1 drivers
v0x61a407941a20_0 .net *"_ivl_46", 0 0, L_0x61a4079ba500;  1 drivers
v0x61a40793f8c0_0 .net *"_ivl_6", 0 0, L_0x61a4079b93c0;  1 drivers
v0x61a40793f980_0 .net *"_ivl_9", 0 0, L_0x61a4079b94e0;  1 drivers
v0x61a40793dec0_0 .net "and_out", 0 0, L_0x61a4079b9f60;  1 drivers
v0x61a40793df60_0 .net "cin", 0 0, L_0x61a4079baaa0;  1 drivers
v0x61a40793d2c0_0 .net "cout", 0 0, L_0x61a4079b9e50;  1 drivers
v0x61a40793d380_0 .net "nand_out", 0 0, L_0x61a4079ba680;  1 drivers
v0x61a40793ce80_0 .net "nor_out", 0 0, L_0x61a4079ba1b0;  1 drivers
v0x61a40793cf40_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40793b9c0_0 .net "or_out", 0 0, L_0x61a4079b9fd0;  1 drivers
v0x61a40793ba80_0 .net "pass_a", 0 0, L_0x61a4079ba7c0;  1 drivers
v0x61a407938860_0 .net "pass_b", 0 0, L_0x61a4079ba830;  1 drivers
v0x61a407938900_0 .var "result", 0 0;
v0x61a407938550_0 .net "sum", 0 0, L_0x61a4079b9b10;  1 drivers
v0x61a407938610_0 .net "xnor_out", 0 0, L_0x61a4079ba3d0;  1 drivers
v0x61a4079363f0_0 .net "xor_out", 0 0, L_0x61a4079ba220;  1 drivers
L_0x7f24b326f330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4079364b0_0 .net "zero_out", 0 0, L_0x7f24b326f330;  1 drivers
E_0x61a40797fe40/0 .event edge, v0x61a407859a40_0, v0x61a407938550_0, v0x61a40793dec0_0, v0x61a40793b9c0_0;
E_0x61a40797fe40/1 .event edge, v0x61a40793ce80_0, v0x61a4079363f0_0, v0x61a407938610_0, v0x61a40793d380_0;
E_0x61a40797fe40/2 .event edge, v0x61a40793ba80_0, v0x61a407938860_0, v0x61a4079364b0_0;
E_0x61a40797fe40 .event/or E_0x61a40797fe40/0, E_0x61a40797fe40/1, E_0x61a40797fe40/2;
L_0x61a4079b9320 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f258;
L_0x61a4079b93c0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f2a0;
L_0x61a4079b95f0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f2e8;
L_0x61a4079b9860 .functor MUXZ 1, L_0x61a4079ba9b0, L_0x61a4079b97f0, L_0x61a4079b96e0, C4<>;
S_0x61a407952030 .scope generate, "mid_slice[4]" "mid_slice[4]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a40767f680 .param/l "i" 0 3 24, +C4<0100>;
S_0x61a407935e40 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a407952030;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079bad10 .functor OR 1, L_0x61a4079bab70, L_0x61a4079bac40, C4<0>, C4<0>;
L_0x61a4079baf10 .functor OR 1, L_0x61a4079bad10, L_0x61a4079bae20, C4<0>, C4<0>;
L_0x61a4079bb020 .functor NOT 1, L_0x61a4079bc2a0, C4<0>, C4<0>, C4<0>;
L_0x61a4079bb250 .functor XOR 1, L_0x61a4079bc010, L_0x61a4079bb090, C4<0>, C4<0>;
L_0x61a4079bb340 .functor XOR 1, L_0x61a4079bb250, L_0x61a4079bc340, C4<0>, C4<0>;
L_0x61a4079bb400 .functor AND 1, L_0x61a4079bc010, L_0x61a4079bb090, C4<1>, C4<1>;
L_0x61a4079bb500 .functor XOR 1, L_0x61a4079bc010, L_0x61a4079bb090, C4<0>, C4<0>;
L_0x61a4079bb570 .functor AND 1, L_0x61a4079bc340, L_0x61a4079bb500, C4<1>, C4<1>;
L_0x61a4079bb680 .functor OR 1, L_0x61a4079bb400, L_0x61a4079bb570, C4<0>, C4<0>;
L_0x61a4079bb790 .functor AND 1, L_0x61a4079bc010, L_0x61a4079bc2a0, C4<1>, C4<1>;
L_0x61a4079bb890 .functor OR 1, L_0x61a4079bc010, L_0x61a4079bc2a0, C4<0>, C4<0>;
L_0x61a4079bb990 .functor OR 1, L_0x61a4079bc010, L_0x61a4079bc2a0, C4<0>, C4<0>;
L_0x61a4079bba70 .functor NOT 1, L_0x61a4079bb990, C4<0>, C4<0>, C4<0>;
L_0x61a4079bbb10 .functor XOR 1, L_0x61a4079bc010, L_0x61a4079bc2a0, C4<0>, C4<0>;
L_0x61a4079bba00 .functor XOR 1, L_0x61a4079bc010, L_0x61a4079bc2a0, C4<0>, C4<0>;
L_0x61a4079bbcc0 .functor NOT 1, L_0x61a4079bba00, C4<0>, C4<0>, C4<0>;
L_0x61a4079bbdf0 .functor AND 1, L_0x61a4079bc010, L_0x61a4079bc2a0, C4<1>, C4<1>;
L_0x61a4079bbf70 .functor NOT 1, L_0x61a4079bbdf0, C4<0>, C4<0>, C4<0>;
L_0x61a4079bc0b0 .functor BUFZ 1, L_0x61a4079bc010, C4<0>, C4<0>, C4<0>;
L_0x61a4079bc120 .functor BUFZ 1, L_0x61a4079bc2a0, C4<0>, C4<0>, C4<0>;
v0x61a407933df0_0 .net "A", 0 0, L_0x61a4079bc010;  1 drivers
v0x61a4079339b0_0 .net "B", 0 0, L_0x61a4079bc2a0;  1 drivers
v0x61a407933a70_0 .net "B_inverted", 0 0, L_0x61a4079bb090;  1 drivers
L_0x7f24b326f378 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4079324f0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b326f378;  1 drivers
L_0x7f24b326f408 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40792f390_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b326f408;  1 drivers
v0x61a40792f080_0 .net *"_ivl_12", 0 0, L_0x61a4079bae20;  1 drivers
v0x61a40792f140_0 .net *"_ivl_15", 0 0, L_0x61a4079baf10;  1 drivers
v0x61a40792cf20_0 .net *"_ivl_16", 0 0, L_0x61a4079bb020;  1 drivers
v0x61a40792b520_0 .net *"_ivl_2", 0 0, L_0x61a4079bab70;  1 drivers
v0x61a40792b5e0_0 .net *"_ivl_20", 0 0, L_0x61a4079bb250;  1 drivers
v0x61a40792a920_0 .net *"_ivl_24", 0 0, L_0x61a4079bb400;  1 drivers
v0x61a40792a4e0_0 .net *"_ivl_26", 0 0, L_0x61a4079bb500;  1 drivers
v0x61a407929020_0 .net *"_ivl_28", 0 0, L_0x61a4079bb570;  1 drivers
v0x61a407925ec0_0 .net *"_ivl_36", 0 0, L_0x61a4079bb990;  1 drivers
L_0x7f24b326f3c0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407925bb0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b326f3c0;  1 drivers
v0x61a407923a50_0 .net *"_ivl_42", 0 0, L_0x61a4079bba00;  1 drivers
v0x61a407922050_0 .net *"_ivl_46", 0 0, L_0x61a4079bbdf0;  1 drivers
v0x61a407921450_0 .net *"_ivl_6", 0 0, L_0x61a4079bac40;  1 drivers
v0x61a407921510_0 .net *"_ivl_9", 0 0, L_0x61a4079bad10;  1 drivers
v0x61a407921010_0 .net "and_out", 0 0, L_0x61a4079bb790;  1 drivers
v0x61a4079210d0_0 .net "cin", 0 0, L_0x61a4079bc340;  1 drivers
v0x61a40791fb50_0 .net "cout", 0 0, L_0x61a4079bb680;  1 drivers
v0x61a40791fc10_0 .net "nand_out", 0 0, L_0x61a4079bbf70;  1 drivers
v0x61a40791c9f0_0 .net "nor_out", 0 0, L_0x61a4079bba70;  1 drivers
v0x61a40791ca90_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40791c6e0_0 .net "or_out", 0 0, L_0x61a4079bb890;  1 drivers
v0x61a40791c7a0_0 .net "pass_a", 0 0, L_0x61a4079bc0b0;  1 drivers
v0x61a40791a580_0 .net "pass_b", 0 0, L_0x61a4079bc120;  1 drivers
v0x61a40791a640_0 .var "result", 0 0;
v0x61a407918b80_0 .net "sum", 0 0, L_0x61a4079bb340;  1 drivers
v0x61a407918c40_0 .net "xnor_out", 0 0, L_0x61a4079bbcc0;  1 drivers
v0x61a407917f80_0 .net "xor_out", 0 0, L_0x61a4079bbb10;  1 drivers
L_0x7f24b326f450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407918020_0 .net "zero_out", 0 0, L_0x7f24b326f450;  1 drivers
E_0x61a40767f760/0 .event edge, v0x61a407859a40_0, v0x61a407918b80_0, v0x61a407921010_0, v0x61a40791c6e0_0;
E_0x61a40767f760/1 .event edge, v0x61a40791c9f0_0, v0x61a407917f80_0, v0x61a407918c40_0, v0x61a40791fc10_0;
E_0x61a40767f760/2 .event edge, v0x61a40791c7a0_0, v0x61a40791a580_0, v0x61a407918020_0;
E_0x61a40767f760 .event/or E_0x61a40767f760/0, E_0x61a40767f760/1, E_0x61a40767f760/2;
L_0x61a4079bab70 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f378;
L_0x61a4079bac40 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f3c0;
L_0x61a4079bae20 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f408;
L_0x61a4079bb090 .functor MUXZ 1, L_0x61a4079bc2a0, L_0x61a4079bb020, L_0x61a4079baf10, C4<>;
S_0x61a4079361c0 .scope generate, "mid_slice[5]" "mid_slice[5]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4076874b0 .param/l "i" 0 3 24, +C4<0101>;
S_0x61a40793f310 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4079361c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079bc730 .functor OR 1, L_0x61a4079bc590, L_0x61a4079bc660, C4<0>, C4<0>;
L_0x61a4079bc930 .functor OR 1, L_0x61a4079bc730, L_0x61a4079bc840, C4<0>, C4<0>;
L_0x61a4079bca40 .functor NOT 1, L_0x61a4079bdba0, C4<0>, C4<0>, C4<0>;
L_0x61a4079bcc70 .functor XOR 1, L_0x61a4079bd910, L_0x61a4079bcab0, C4<0>, C4<0>;
L_0x61a4079bcd60 .functor XOR 1, L_0x61a4079bcc70, L_0x61a4079bdc40, C4<0>, C4<0>;
L_0x61a4079bce20 .functor AND 1, L_0x61a4079bd910, L_0x61a4079bcab0, C4<1>, C4<1>;
L_0x61a4079bcf20 .functor XOR 1, L_0x61a4079bd910, L_0x61a4079bcab0, C4<0>, C4<0>;
L_0x61a4079bcf90 .functor AND 1, L_0x61a4079bdc40, L_0x61a4079bcf20, C4<1>, C4<1>;
L_0x61a4079bd0a0 .functor OR 1, L_0x61a4079bce20, L_0x61a4079bcf90, C4<0>, C4<0>;
L_0x61a4079bd1b0 .functor AND 1, L_0x61a4079bd910, L_0x61a4079bdba0, C4<1>, C4<1>;
L_0x61a4079bd220 .functor OR 1, L_0x61a4079bd910, L_0x61a4079bdba0, C4<0>, C4<0>;
L_0x61a4079bd290 .functor OR 1, L_0x61a4079bd910, L_0x61a4079bdba0, C4<0>, C4<0>;
L_0x61a4079bd370 .functor NOT 1, L_0x61a4079bd290, C4<0>, C4<0>, C4<0>;
L_0x61a4079bd410 .functor XOR 1, L_0x61a4079bd910, L_0x61a4079bdba0, C4<0>, C4<0>;
L_0x61a4079bd300 .functor XOR 1, L_0x61a4079bd910, L_0x61a4079bdba0, C4<0>, C4<0>;
L_0x61a4079bd5c0 .functor NOT 1, L_0x61a4079bd300, C4<0>, C4<0>, C4<0>;
L_0x61a4079bd6f0 .functor AND 1, L_0x61a4079bd910, L_0x61a4079bdba0, C4<1>, C4<1>;
L_0x61a4079bd870 .functor NOT 1, L_0x61a4079bd6f0, C4<0>, C4<0>, C4<0>;
L_0x61a4079bd9b0 .functor BUFZ 1, L_0x61a4079bd910, C4<0>, C4<0>, C4<0>;
L_0x61a4079bda20 .functor BUFZ 1, L_0x61a4079bdba0, C4<0>, C4<0>, C4<0>;
v0x61a407916680_0 .net "A", 0 0, L_0x61a4079bd910;  1 drivers
v0x61a407913520_0 .net "B", 0 0, L_0x61a4079bdba0;  1 drivers
v0x61a4079135e0_0 .net "B_inverted", 0 0, L_0x61a4079bcab0;  1 drivers
L_0x7f24b326f498 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407913210_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b326f498;  1 drivers
L_0x7f24b326f528 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4079110b0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b326f528;  1 drivers
v0x61a40790f6b0_0 .net *"_ivl_12", 0 0, L_0x61a4079bc840;  1 drivers
v0x61a40790f770_0 .net *"_ivl_15", 0 0, L_0x61a4079bc930;  1 drivers
v0x61a40790eab0_0 .net *"_ivl_16", 0 0, L_0x61a4079bca40;  1 drivers
v0x61a40790e670_0 .net *"_ivl_2", 0 0, L_0x61a4079bc590;  1 drivers
v0x61a40790e730_0 .net *"_ivl_20", 0 0, L_0x61a4079bcc70;  1 drivers
v0x61a40790d1b0_0 .net *"_ivl_24", 0 0, L_0x61a4079bce20;  1 drivers
v0x61a40790a050_0 .net *"_ivl_26", 0 0, L_0x61a4079bcf20;  1 drivers
v0x61a407909d40_0 .net *"_ivl_28", 0 0, L_0x61a4079bcf90;  1 drivers
v0x61a407907be0_0 .net *"_ivl_36", 0 0, L_0x61a4079bd290;  1 drivers
L_0x7f24b326f4e0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4079061e0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b326f4e0;  1 drivers
v0x61a4079055e0_0 .net *"_ivl_42", 0 0, L_0x61a4079bd300;  1 drivers
v0x61a4079051a0_0 .net *"_ivl_46", 0 0, L_0x61a4079bd6f0;  1 drivers
v0x61a407903ce0_0 .net *"_ivl_6", 0 0, L_0x61a4079bc660;  1 drivers
v0x61a407903da0_0 .net *"_ivl_9", 0 0, L_0x61a4079bc730;  1 drivers
v0x61a407900b80_0 .net "and_out", 0 0, L_0x61a4079bd1b0;  1 drivers
v0x61a407900c20_0 .net "cin", 0 0, L_0x61a4079bdc40;  1 drivers
v0x61a407900870_0 .net "cout", 0 0, L_0x61a4079bd0a0;  1 drivers
v0x61a407900930_0 .net "nand_out", 0 0, L_0x61a4079bd870;  1 drivers
v0x61a4078fe710_0 .net "nor_out", 0 0, L_0x61a4079bd370;  1 drivers
v0x61a4078fe7d0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4078fcd10_0 .net "or_out", 0 0, L_0x61a4079bd220;  1 drivers
v0x61a4078fcdd0_0 .net "pass_a", 0 0, L_0x61a4079bd9b0;  1 drivers
v0x61a4078fc110_0 .net "pass_b", 0 0, L_0x61a4079bda20;  1 drivers
v0x61a4078fc1b0_0 .var "result", 0 0;
v0x61a4078fbcd0_0 .net "sum", 0 0, L_0x61a4079bcd60;  1 drivers
v0x61a4078fbd90_0 .net "xnor_out", 0 0, L_0x61a4079bd5c0;  1 drivers
v0x61a4078fa810_0 .net "xor_out", 0 0, L_0x61a4079bd410;  1 drivers
L_0x7f24b326f570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4078fa8d0_0 .net "zero_out", 0 0, L_0x7f24b326f570;  1 drivers
E_0x61a407917be0/0 .event edge, v0x61a407859a40_0, v0x61a4078fbcd0_0, v0x61a407900b80_0, v0x61a4078fcd10_0;
E_0x61a407917be0/1 .event edge, v0x61a4078fe710_0, v0x61a4078fa810_0, v0x61a4078fbd90_0, v0x61a407900930_0;
E_0x61a407917be0/2 .event edge, v0x61a4078fcdd0_0, v0x61a4078fc110_0, v0x61a4078fa8d0_0;
E_0x61a407917be0 .event/or E_0x61a407917be0/0, E_0x61a407917be0/1, E_0x61a407917be0/2;
L_0x61a4079bc590 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f498;
L_0x61a4079bc660 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f4e0;
L_0x61a4079bc840 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f528;
L_0x61a4079bcab0 .functor MUXZ 1, L_0x61a4079bdba0, L_0x61a4079bca40, L_0x61a4079bc930, C4<>;
S_0x61a40793f690 .scope generate, "mid_slice[6]" "mid_slice[6]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407911150 .param/l "i" 0 3 24, +C4<0110>;
S_0x61a4079487e0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a40793f690;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079bc3e0 .functor OR 1, L_0x61a4079bdd10, L_0x61a4079bde30, C4<0>, C4<0>;
L_0x61a4079be0e0 .functor OR 1, L_0x61a4079bc3e0, L_0x61a4079bdff0, C4<0>, C4<0>;
L_0x61a4079be1f0 .functor NOT 1, L_0x61a4079bf460, C4<0>, C4<0>, C4<0>;
L_0x61a4079be420 .functor XOR 1, L_0x61a4079bf140, L_0x61a4079be260, C4<0>, C4<0>;
L_0x61a4079be510 .functor XOR 1, L_0x61a4079be420, L_0x61a4079bf500, C4<0>, C4<0>;
L_0x61a4079be5d0 .functor AND 1, L_0x61a4079bf140, L_0x61a4079be260, C4<1>, C4<1>;
L_0x61a4079be6d0 .functor XOR 1, L_0x61a4079bf140, L_0x61a4079be260, C4<0>, C4<0>;
L_0x61a4079be740 .functor AND 1, L_0x61a4079bf500, L_0x61a4079be6d0, C4<1>, C4<1>;
L_0x61a4079be850 .functor OR 1, L_0x61a4079be5d0, L_0x61a4079be740, C4<0>, C4<0>;
L_0x61a4079be960 .functor AND 1, L_0x61a4079bf140, L_0x61a4079bf460, C4<1>, C4<1>;
L_0x61a4079be9d0 .functor OR 1, L_0x61a4079bf140, L_0x61a4079bf460, C4<0>, C4<0>;
L_0x61a4079bea40 .functor OR 1, L_0x61a4079bf140, L_0x61a4079bf460, C4<0>, C4<0>;
L_0x61a4079beb20 .functor NOT 1, L_0x61a4079bea40, C4<0>, C4<0>, C4<0>;
L_0x61a4079bebc0 .functor XOR 1, L_0x61a4079bf140, L_0x61a4079bf460, C4<0>, C4<0>;
L_0x61a4079beab0 .functor XOR 1, L_0x61a4079bf140, L_0x61a4079bf460, C4<0>, C4<0>;
L_0x61a4079bedf0 .functor NOT 1, L_0x61a4079beab0, C4<0>, C4<0>, C4<0>;
L_0x61a4079bef20 .functor AND 1, L_0x61a4079bf140, L_0x61a4079bf460, C4<1>, C4<1>;
L_0x61a4079bf0a0 .functor NOT 1, L_0x61a4079bef20, C4<0>, C4<0>, C4<0>;
L_0x61a4079bf1e0 .functor BUFZ 1, L_0x61a4079bf140, C4<0>, C4<0>, C4<0>;
L_0x61a4079bf250 .functor BUFZ 1, L_0x61a4079bf460, C4<0>, C4<0>, C4<0>;
v0x61a4078f73a0_0 .net "A", 0 0, L_0x61a4079bf140;  1 drivers
v0x61a4078f5240_0 .net "B", 0 0, L_0x61a4079bf460;  1 drivers
v0x61a4078f5300_0 .net "B_inverted", 0 0, L_0x61a4079be260;  1 drivers
L_0x7f24b326f5b8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4078f3840_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b326f5b8;  1 drivers
L_0x7f24b326f648 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4078f2c40_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b326f648;  1 drivers
v0x61a4078f2800_0 .net *"_ivl_12", 0 0, L_0x61a4079bdff0;  1 drivers
v0x61a4078f28c0_0 .net *"_ivl_15", 0 0, L_0x61a4079be0e0;  1 drivers
v0x61a4078f1340_0 .net *"_ivl_16", 0 0, L_0x61a4079be1f0;  1 drivers
v0x61a4078ee1e0_0 .net *"_ivl_2", 0 0, L_0x61a4079bdd10;  1 drivers
v0x61a4078ee2a0_0 .net *"_ivl_20", 0 0, L_0x61a4079be420;  1 drivers
v0x61a4078eded0_0 .net *"_ivl_24", 0 0, L_0x61a4079be5d0;  1 drivers
v0x61a4078edf90_0 .net *"_ivl_26", 0 0, L_0x61a4079be6d0;  1 drivers
v0x61a4078ebd70_0 .net *"_ivl_28", 0 0, L_0x61a4079be740;  1 drivers
v0x61a4078ea370_0 .net *"_ivl_36", 0 0, L_0x61a4079bea40;  1 drivers
L_0x7f24b326f600 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4078e9770_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b326f600;  1 drivers
v0x61a4078e9330_0 .net *"_ivl_42", 0 0, L_0x61a4079beab0;  1 drivers
v0x61a4078e7e70_0 .net *"_ivl_46", 0 0, L_0x61a4079bef20;  1 drivers
v0x61a4078e4d10_0 .net *"_ivl_6", 0 0, L_0x61a4079bde30;  1 drivers
v0x61a4078e4dd0_0 .net *"_ivl_9", 0 0, L_0x61a4079bc3e0;  1 drivers
v0x61a4078e4a00_0 .net "and_out", 0 0, L_0x61a4079be960;  1 drivers
v0x61a4078e4aa0_0 .net "cin", 0 0, L_0x61a4079bf500;  1 drivers
v0x61a4078e28a0_0 .net "cout", 0 0, L_0x61a4079be850;  1 drivers
v0x61a4078e2960_0 .net "nand_out", 0 0, L_0x61a4079bf0a0;  1 drivers
v0x61a4078e0ea0_0 .net "nor_out", 0 0, L_0x61a4079beb20;  1 drivers
v0x61a4078e0f60_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4078e02a0_0 .net "or_out", 0 0, L_0x61a4079be9d0;  1 drivers
v0x61a4078e0360_0 .net "pass_a", 0 0, L_0x61a4079bf1e0;  1 drivers
v0x61a4078dfe60_0 .net "pass_b", 0 0, L_0x61a4079bf250;  1 drivers
v0x61a4078dff00_0 .var "result", 0 0;
v0x61a4078de9a0_0 .net "sum", 0 0, L_0x61a4079be510;  1 drivers
v0x61a4078dea60_0 .net "xnor_out", 0 0, L_0x61a4079bedf0;  1 drivers
v0x61a4078db840_0 .net "xor_out", 0 0, L_0x61a4079bebc0;  1 drivers
L_0x7f24b326f690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4078db900_0 .net "zero_out", 0 0, L_0x7f24b326f690;  1 drivers
E_0x61a4078f7750/0 .event edge, v0x61a407859a40_0, v0x61a4078de9a0_0, v0x61a4078e4a00_0, v0x61a4078e02a0_0;
E_0x61a4078f7750/1 .event edge, v0x61a4078e0ea0_0, v0x61a4078db840_0, v0x61a4078dea60_0, v0x61a4078e2960_0;
E_0x61a4078f7750/2 .event edge, v0x61a4078e0360_0, v0x61a4078dfe60_0, v0x61a4078db900_0;
E_0x61a4078f7750 .event/or E_0x61a4078f7750/0, E_0x61a4078f7750/1, E_0x61a4078f7750/2;
L_0x61a4079bdd10 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f5b8;
L_0x61a4079bde30 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f600;
L_0x61a4079bdff0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f648;
L_0x61a4079be260 .functor MUXZ 1, L_0x61a4079bf460, L_0x61a4079be1f0, L_0x61a4079be0e0, C4<>;
S_0x61a407948b60 .scope generate, "mid_slice[7]" "mid_slice[7]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a40763c040 .param/l "i" 0 3 24, +C4<0111>;
S_0x61a407951cb0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a407948b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079bf8b0 .functor OR 1, L_0x61a4079bf670, L_0x61a4079bf790, C4<0>, C4<0>;
L_0x61a4079bfab0 .functor OR 1, L_0x61a4079bf8b0, L_0x61a4079bf9c0, C4<0>, C4<0>;
L_0x61a4079bfbc0 .functor NOT 1, L_0x61a4079c0df0, C4<0>, C4<0>, C4<0>;
L_0x61a4079bfdf0 .functor XOR 1, L_0x61a4079c0a50, L_0x61a4079bfc30, C4<0>, C4<0>;
L_0x61a4079bfee0 .functor XOR 1, L_0x61a4079bfdf0, L_0x61a4079bf5a0, C4<0>, C4<0>;
L_0x61a4079bffa0 .functor AND 1, L_0x61a4079c0a50, L_0x61a4079bfc30, C4<1>, C4<1>;
L_0x61a4079c0060 .functor XOR 1, L_0x61a4079c0a50, L_0x61a4079bfc30, C4<0>, C4<0>;
L_0x61a4079c00d0 .functor AND 1, L_0x61a4079bf5a0, L_0x61a4079c0060, C4<1>, C4<1>;
L_0x61a4079c01e0 .functor OR 1, L_0x61a4079bffa0, L_0x61a4079c00d0, C4<0>, C4<0>;
L_0x61a4079c02f0 .functor AND 1, L_0x61a4079c0a50, L_0x61a4079c0df0, C4<1>, C4<1>;
L_0x61a4079c0360 .functor OR 1, L_0x61a4079c0a50, L_0x61a4079c0df0, C4<0>, C4<0>;
L_0x61a4079c03d0 .functor OR 1, L_0x61a4079c0a50, L_0x61a4079c0df0, C4<0>, C4<0>;
L_0x61a4079c04b0 .functor NOT 1, L_0x61a4079c03d0, C4<0>, C4<0>, C4<0>;
L_0x61a4079c0550 .functor XOR 1, L_0x61a4079c0a50, L_0x61a4079c0df0, C4<0>, C4<0>;
L_0x61a4079c0440 .functor XOR 1, L_0x61a4079c0a50, L_0x61a4079c0df0, C4<0>, C4<0>;
L_0x61a4079c0700 .functor NOT 1, L_0x61a4079c0440, C4<0>, C4<0>, C4<0>;
L_0x61a4079c0830 .functor AND 1, L_0x61a4079c0a50, L_0x61a4079c0df0, C4<1>, C4<1>;
L_0x61a4079c09b0 .functor NOT 1, L_0x61a4079c0830, C4<0>, C4<0>, C4<0>;
L_0x61a4079c0af0 .functor BUFZ 1, L_0x61a4079c0a50, C4<0>, C4<0>, C4<0>;
L_0x61a4079c0b60 .functor BUFZ 1, L_0x61a4079c0df0, C4<0>, C4<0>, C4<0>;
v0x61a4078db5f0_0 .net "A", 0 0, L_0x61a4079c0a50;  1 drivers
v0x61a4078d93d0_0 .net "B", 0 0, L_0x61a4079c0df0;  1 drivers
v0x61a4078d9490_0 .net "B_inverted", 0 0, L_0x61a4079bfc30;  1 drivers
L_0x7f24b326f6d8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4078d79d0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b326f6d8;  1 drivers
L_0x7f24b326f768 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4078d6dd0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b326f768;  1 drivers
v0x61a4078d6990_0 .net *"_ivl_12", 0 0, L_0x61a4079bf9c0;  1 drivers
v0x61a4078d6a50_0 .net *"_ivl_15", 0 0, L_0x61a4079bfab0;  1 drivers
v0x61a4078d54d0_0 .net *"_ivl_16", 0 0, L_0x61a4079bfbc0;  1 drivers
v0x61a4078d2370_0 .net *"_ivl_2", 0 0, L_0x61a4079bf670;  1 drivers
v0x61a4078d2430_0 .net *"_ivl_20", 0 0, L_0x61a4079bfdf0;  1 drivers
v0x61a4078d2060_0 .net *"_ivl_24", 0 0, L_0x61a4079bffa0;  1 drivers
v0x61a4078cff00_0 .net *"_ivl_26", 0 0, L_0x61a4079c0060;  1 drivers
v0x61a4078ce500_0 .net *"_ivl_28", 0 0, L_0x61a4079c00d0;  1 drivers
v0x61a4078cd900_0 .net *"_ivl_36", 0 0, L_0x61a4079c03d0;  1 drivers
L_0x7f24b326f720 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4078cd4c0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b326f720;  1 drivers
v0x61a4078cc000_0 .net *"_ivl_42", 0 0, L_0x61a4079c0440;  1 drivers
v0x61a4078c8ea0_0 .net *"_ivl_46", 0 0, L_0x61a4079c0830;  1 drivers
v0x61a4078c8b90_0 .net *"_ivl_6", 0 0, L_0x61a4079bf790;  1 drivers
v0x61a4078c8c50_0 .net *"_ivl_9", 0 0, L_0x61a4079bf8b0;  1 drivers
v0x61a4078c6a30_0 .net "and_out", 0 0, L_0x61a4079c02f0;  1 drivers
v0x61a4078c6af0_0 .net "cin", 0 0, L_0x61a4079bf5a0;  1 drivers
v0x61a4078c5030_0 .net "cout", 0 0, L_0x61a4079c01e0;  1 drivers
v0x61a4078c50f0_0 .net "nand_out", 0 0, L_0x61a4079c09b0;  1 drivers
v0x61a4078c4430_0 .net "nor_out", 0 0, L_0x61a4079c04b0;  1 drivers
v0x61a4078c44d0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4078c3ff0_0 .net "or_out", 0 0, L_0x61a4079c0360;  1 drivers
v0x61a4078c40b0_0 .net "pass_a", 0 0, L_0x61a4079c0af0;  1 drivers
v0x61a4078c2b30_0 .net "pass_b", 0 0, L_0x61a4079c0b60;  1 drivers
v0x61a4078c2bf0_0 .var "result", 0 0;
v0x61a4078bf9d0_0 .net "sum", 0 0, L_0x61a4079bfee0;  1 drivers
v0x61a4078bfa90_0 .net "xnor_out", 0 0, L_0x61a4079c0700;  1 drivers
v0x61a4078bf6c0_0 .net "xor_out", 0 0, L_0x61a4079c0550;  1 drivers
L_0x7f24b326f7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4078bf760_0 .net "zero_out", 0 0, L_0x7f24b326f7b0;  1 drivers
E_0x61a40763c170/0 .event edge, v0x61a407859a40_0, v0x61a4078bf9d0_0, v0x61a4078c6a30_0, v0x61a4078c3ff0_0;
E_0x61a40763c170/1 .event edge, v0x61a4078c4430_0, v0x61a4078bf6c0_0, v0x61a4078bfa90_0, v0x61a4078c50f0_0;
E_0x61a40763c170/2 .event edge, v0x61a4078c40b0_0, v0x61a4078c2b30_0, v0x61a4078bf760_0;
E_0x61a40763c170 .event/or E_0x61a40763c170/0, E_0x61a40763c170/1, E_0x61a40763c170/2;
L_0x61a4079bf670 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f6d8;
L_0x61a4079bf790 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f720;
L_0x61a4079bf9c0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f768;
L_0x61a4079bfc30 .functor MUXZ 1, L_0x61a4079c0df0, L_0x61a4079bfbc0, L_0x61a4079bfab0, C4<>;
S_0x61a40792ccf0 .scope generate, "mid_slice[8]" "mid_slice[8]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407679560 .param/l "i" 0 3 24, +C4<01000>;
S_0x61a407910b00 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a40792ccf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079c12c0 .functor OR 1, L_0x61a4079c1080, L_0x61a4079c11a0, C4<0>, C4<0>;
L_0x61a4079c14c0 .functor OR 1, L_0x61a4079c12c0, L_0x61a4079c13d0, C4<0>, C4<0>;
L_0x61a4079c15d0 .functor NOT 1, L_0x61a4079c27b0, C4<0>, C4<0>, C4<0>;
L_0x61a4079c1800 .functor XOR 1, L_0x61a4079c2460, L_0x61a4079c1640, C4<0>, C4<0>;
L_0x61a4079c18f0 .functor XOR 1, L_0x61a4079c1800, L_0x61a4079c2850, C4<0>, C4<0>;
L_0x61a4079c19b0 .functor AND 1, L_0x61a4079c2460, L_0x61a4079c1640, C4<1>, C4<1>;
L_0x61a4079c1a70 .functor XOR 1, L_0x61a4079c2460, L_0x61a4079c1640, C4<0>, C4<0>;
L_0x61a4079c1ae0 .functor AND 1, L_0x61a4079c2850, L_0x61a4079c1a70, C4<1>, C4<1>;
L_0x61a4079c1bf0 .functor OR 1, L_0x61a4079c19b0, L_0x61a4079c1ae0, C4<0>, C4<0>;
L_0x61a4079c1d00 .functor AND 1, L_0x61a4079c2460, L_0x61a4079c27b0, C4<1>, C4<1>;
L_0x61a4079c1d70 .functor OR 1, L_0x61a4079c2460, L_0x61a4079c27b0, C4<0>, C4<0>;
L_0x61a4079c1de0 .functor OR 1, L_0x61a4079c2460, L_0x61a4079c27b0, C4<0>, C4<0>;
L_0x61a4079c1ec0 .functor NOT 1, L_0x61a4079c1de0, C4<0>, C4<0>, C4<0>;
L_0x61a4079c1f60 .functor XOR 1, L_0x61a4079c2460, L_0x61a4079c27b0, C4<0>, C4<0>;
L_0x61a4079c1e50 .functor XOR 1, L_0x61a4079c2460, L_0x61a4079c27b0, C4<0>, C4<0>;
L_0x61a4079c2110 .functor NOT 1, L_0x61a4079c1e50, C4<0>, C4<0>, C4<0>;
L_0x61a4079c2240 .functor AND 1, L_0x61a4079c2460, L_0x61a4079c27b0, C4<1>, C4<1>;
L_0x61a4079c23c0 .functor NOT 1, L_0x61a4079c2240, C4<0>, C4<0>, C4<0>;
L_0x61a4079c2500 .functor BUFZ 1, L_0x61a4079c2460, C4<0>, C4<0>, C4<0>;
L_0x61a4079c2570 .functor BUFZ 1, L_0x61a4079c27b0, C4<0>, C4<0>, C4<0>;
v0x61a4078bbb60_0 .net "A", 0 0, L_0x61a4079c2460;  1 drivers
v0x61a4078baf60_0 .net "B", 0 0, L_0x61a4079c27b0;  1 drivers
v0x61a4078bb020_0 .net "B_inverted", 0 0, L_0x61a4079c1640;  1 drivers
L_0x7f24b326f7f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4078bab20_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b326f7f8;  1 drivers
L_0x7f24b326f888 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4078b9660_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b326f888;  1 drivers
v0x61a4078b6500_0 .net *"_ivl_12", 0 0, L_0x61a4079c13d0;  1 drivers
v0x61a4078b65c0_0 .net *"_ivl_15", 0 0, L_0x61a4079c14c0;  1 drivers
v0x61a4078b61f0_0 .net *"_ivl_16", 0 0, L_0x61a4079c15d0;  1 drivers
v0x61a4078b4090_0 .net *"_ivl_2", 0 0, L_0x61a4079c1080;  1 drivers
v0x61a4078b4150_0 .net *"_ivl_20", 0 0, L_0x61a4079c1800;  1 drivers
v0x61a4078b2690_0 .net *"_ivl_24", 0 0, L_0x61a4079c19b0;  1 drivers
v0x61a4078b2750_0 .net *"_ivl_26", 0 0, L_0x61a4079c1a70;  1 drivers
v0x61a4078b1a90_0 .net *"_ivl_28", 0 0, L_0x61a4079c1ae0;  1 drivers
v0x61a4078b1650_0 .net *"_ivl_36", 0 0, L_0x61a4079c1de0;  1 drivers
L_0x7f24b326f840 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4078b0190_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b326f840;  1 drivers
v0x61a4078ad030_0 .net *"_ivl_42", 0 0, L_0x61a4079c1e50;  1 drivers
v0x61a4078acd20_0 .net *"_ivl_46", 0 0, L_0x61a4079c2240;  1 drivers
v0x61a4078aabc0_0 .net *"_ivl_6", 0 0, L_0x61a4079c11a0;  1 drivers
v0x61a4078aac80_0 .net *"_ivl_9", 0 0, L_0x61a4079c12c0;  1 drivers
v0x61a4078a91c0_0 .net "and_out", 0 0, L_0x61a4079c1d00;  1 drivers
v0x61a4078a9260_0 .net "cin", 0 0, L_0x61a4079c2850;  1 drivers
v0x61a4078a85c0_0 .net "cout", 0 0, L_0x61a4079c1bf0;  1 drivers
v0x61a4078a8680_0 .net "nand_out", 0 0, L_0x61a4079c23c0;  1 drivers
v0x61a4078a8180_0 .net "nor_out", 0 0, L_0x61a4079c1ec0;  1 drivers
v0x61a4078a8240_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4078a6cc0_0 .net "or_out", 0 0, L_0x61a4079c1d70;  1 drivers
v0x61a4078a6d80_0 .net "pass_a", 0 0, L_0x61a4079c2500;  1 drivers
v0x61a4078a3b60_0 .net "pass_b", 0 0, L_0x61a4079c2570;  1 drivers
v0x61a4078a3c00_0 .var "result", 0 0;
v0x61a4078a3850_0 .net "sum", 0 0, L_0x61a4079c18f0;  1 drivers
v0x61a4078a3910_0 .net "xnor_out", 0 0, L_0x61a4079c2110;  1 drivers
v0x61a4078a16f0_0 .net "xor_out", 0 0, L_0x61a4079c1f60;  1 drivers
L_0x7f24b326f8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4078a17b0_0 .net "zero_out", 0 0, L_0x7f24b326f8d0;  1 drivers
E_0x61a4078bd600/0 .event edge, v0x61a407859a40_0, v0x61a4078a3850_0, v0x61a4078a91c0_0, v0x61a4078a6cc0_0;
E_0x61a4078bd600/1 .event edge, v0x61a4078a8180_0, v0x61a4078a16f0_0, v0x61a4078a3910_0, v0x61a4078a8680_0;
E_0x61a4078bd600/2 .event edge, v0x61a4078a6d80_0, v0x61a4078a3b60_0, v0x61a4078a17b0_0;
E_0x61a4078bd600 .event/or E_0x61a4078bd600/0, E_0x61a4078bd600/1, E_0x61a4078bd600/2;
L_0x61a4079c1080 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f7f8;
L_0x61a4079c11a0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f840;
L_0x61a4079c13d0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f888;
L_0x61a4079c1640 .functor MUXZ 1, L_0x61a4079c27b0, L_0x61a4079c15d0, L_0x61a4079c14c0, C4<>;
S_0x61a407910e80 .scope generate, "mid_slice[9]" "mid_slice[9]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407687460 .param/l "i" 0 3 24, +C4<01001>;
S_0x61a407919fd0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a407910e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079c2f50 .functor OR 1, L_0x61a4079c2d10, L_0x61a4079c2e30, C4<0>, C4<0>;
L_0x61a4079c3150 .functor OR 1, L_0x61a4079c2f50, L_0x61a4079c3060, C4<0>, C4<0>;
L_0x61a4079c3260 .functor NOT 1, L_0x61a4079c4270, C4<0>, C4<0>, C4<0>;
L_0x61a4079c3490 .functor XOR 1, L_0x61a4079c3fe0, L_0x61a4079c32d0, C4<0>, C4<0>;
L_0x61a4079c3580 .functor XOR 1, L_0x61a4079c3490, L_0x61a4079c43f0, C4<0>, C4<0>;
L_0x61a4079c3640 .functor AND 1, L_0x61a4079c3fe0, L_0x61a4079c32d0, C4<1>, C4<1>;
L_0x61a4079c3700 .functor XOR 1, L_0x61a4079c3fe0, L_0x61a4079c32d0, C4<0>, C4<0>;
L_0x61a4079c3770 .functor AND 1, L_0x61a4079c43f0, L_0x61a4079c3700, C4<1>, C4<1>;
L_0x61a4079c3880 .functor OR 1, L_0x61a4079c3640, L_0x61a4079c3770, C4<0>, C4<0>;
L_0x61a4079c3990 .functor AND 1, L_0x61a4079c3fe0, L_0x61a4079c4270, C4<1>, C4<1>;
L_0x61a4079c3a00 .functor OR 1, L_0x61a4079c3fe0, L_0x61a4079c4270, C4<0>, C4<0>;
L_0x61a4079c3a70 .functor OR 1, L_0x61a4079c3fe0, L_0x61a4079c4270, C4<0>, C4<0>;
L_0x61a4079c3b50 .functor NOT 1, L_0x61a4079c3a70, C4<0>, C4<0>, C4<0>;
L_0x61a4079c3bf0 .functor XOR 1, L_0x61a4079c3fe0, L_0x61a4079c4270, C4<0>, C4<0>;
L_0x61a4079c3ae0 .functor XOR 1, L_0x61a4079c3fe0, L_0x61a4079c4270, C4<0>, C4<0>;
L_0x61a4079c3c90 .functor NOT 1, L_0x61a4079c3ae0, C4<0>, C4<0>, C4<0>;
L_0x61a4079c3dc0 .functor AND 1, L_0x61a4079c3fe0, L_0x61a4079c4270, C4<1>, C4<1>;
L_0x61a4079c3f40 .functor NOT 1, L_0x61a4079c3dc0, C4<0>, C4<0>, C4<0>;
L_0x61a4079c4080 .functor BUFZ 1, L_0x61a4079c3fe0, C4<0>, C4<0>, C4<0>;
L_0x61a4079c40f0 .functor BUFZ 1, L_0x61a4079c4270, C4<0>, C4<0>, C4<0>;
v0x61a40789f0f0_0 .net "A", 0 0, L_0x61a4079c3fe0;  1 drivers
v0x61a40789ecb0_0 .net "B", 0 0, L_0x61a4079c4270;  1 drivers
v0x61a40789ed70_0 .net "B_inverted", 0 0, L_0x61a4079c32d0;  1 drivers
L_0x7f24b326f918 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a40789d7f0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b326f918;  1 drivers
L_0x7f24b326f9a8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40789a690_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b326f9a8;  1 drivers
v0x61a40789a380_0 .net *"_ivl_12", 0 0, L_0x61a4079c3060;  1 drivers
v0x61a40789a440_0 .net *"_ivl_15", 0 0, L_0x61a4079c3150;  1 drivers
v0x61a407898220_0 .net *"_ivl_16", 0 0, L_0x61a4079c3260;  1 drivers
v0x61a407896820_0 .net *"_ivl_2", 0 0, L_0x61a4079c2d10;  1 drivers
v0x61a4078968e0_0 .net *"_ivl_20", 0 0, L_0x61a4079c3490;  1 drivers
v0x61a407895c20_0 .net *"_ivl_24", 0 0, L_0x61a4079c3640;  1 drivers
v0x61a4078957e0_0 .net *"_ivl_26", 0 0, L_0x61a4079c3700;  1 drivers
v0x61a407894320_0 .net *"_ivl_28", 0 0, L_0x61a4079c3770;  1 drivers
v0x61a4078911c0_0 .net *"_ivl_36", 0 0, L_0x61a4079c3a70;  1 drivers
L_0x7f24b326f960 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407890eb0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b326f960;  1 drivers
v0x61a40788ed50_0 .net *"_ivl_42", 0 0, L_0x61a4079c3ae0;  1 drivers
v0x61a40788d350_0 .net *"_ivl_46", 0 0, L_0x61a4079c3dc0;  1 drivers
v0x61a40788c750_0 .net *"_ivl_6", 0 0, L_0x61a4079c2e30;  1 drivers
v0x61a40788c810_0 .net *"_ivl_9", 0 0, L_0x61a4079c2f50;  1 drivers
v0x61a40788c310_0 .net "and_out", 0 0, L_0x61a4079c3990;  1 drivers
v0x61a40788c3d0_0 .net "cin", 0 0, L_0x61a4079c43f0;  1 drivers
v0x61a40788ae50_0 .net "cout", 0 0, L_0x61a4079c3880;  1 drivers
v0x61a40788aef0_0 .net "nand_out", 0 0, L_0x61a4079c3f40;  1 drivers
v0x61a407887cf0_0 .net "nor_out", 0 0, L_0x61a4079c3b50;  1 drivers
v0x61a407887db0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4078879e0_0 .net "or_out", 0 0, L_0x61a4079c3a00;  1 drivers
v0x61a407887aa0_0 .net "pass_a", 0 0, L_0x61a4079c4080;  1 drivers
v0x61a407885880_0 .net "pass_b", 0 0, L_0x61a4079c40f0;  1 drivers
v0x61a407885940_0 .var "result", 0 0;
v0x61a407883e80_0 .net "sum", 0 0, L_0x61a4079c3580;  1 drivers
v0x61a407883f20_0 .net "xnor_out", 0 0, L_0x61a4079c3c90;  1 drivers
v0x61a407883280_0 .net "xor_out", 0 0, L_0x61a4079c3bf0;  1 drivers
L_0x7f24b326f9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407883340_0 .net "zero_out", 0 0, L_0x7f24b326f9f0;  1 drivers
E_0x61a40789fd90/0 .event edge, v0x61a407859a40_0, v0x61a407883e80_0, v0x61a40788c310_0, v0x61a4078879e0_0;
E_0x61a40789fd90/1 .event edge, v0x61a407887cf0_0, v0x61a407883280_0, v0x61a407883f20_0, v0x61a40788aef0_0;
E_0x61a40789fd90/2 .event edge, v0x61a407887aa0_0, v0x61a407885880_0, v0x61a407883340_0;
E_0x61a40789fd90 .event/or E_0x61a40789fd90/0, E_0x61a40789fd90/1, E_0x61a40789fd90/2;
L_0x61a4079c2d10 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f918;
L_0x61a4079c2e30 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f960;
L_0x61a4079c3060 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326f9a8;
L_0x61a4079c32d0 .functor MUXZ 1, L_0x61a4079c4270, L_0x61a4079c3260, L_0x61a4079c3150, C4<>;
S_0x61a40791a350 .scope generate, "mid_slice[10]" "mid_slice[10]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4079132f0 .param/l "i" 0 3 24, +C4<01010>;
S_0x61a4079234a0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a40791a350;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079c4700 .functor OR 1, L_0x61a4079c44c0, L_0x61a4079c45e0, C4<0>, C4<0>;
L_0x61a4079c4900 .functor OR 1, L_0x61a4079c4700, L_0x61a4079c4810, C4<0>, C4<0>;
L_0x61a4079c4a10 .functor NOT 1, L_0x61a4079c5c20, C4<0>, C4<0>, C4<0>;
L_0x61a4079c4c40 .functor XOR 1, L_0x61a4079c58a0, L_0x61a4079c4a80, C4<0>, C4<0>;
L_0x61a4079c4d30 .functor XOR 1, L_0x61a4079c4c40, L_0x61a4079c5cc0, C4<0>, C4<0>;
L_0x61a4079c4df0 .functor AND 1, L_0x61a4079c58a0, L_0x61a4079c4a80, C4<1>, C4<1>;
L_0x61a4079c4eb0 .functor XOR 1, L_0x61a4079c58a0, L_0x61a4079c4a80, C4<0>, C4<0>;
L_0x61a4079c4f20 .functor AND 1, L_0x61a4079c5cc0, L_0x61a4079c4eb0, C4<1>, C4<1>;
L_0x61a4079c5030 .functor OR 1, L_0x61a4079c4df0, L_0x61a4079c4f20, C4<0>, C4<0>;
L_0x61a4079c5140 .functor AND 1, L_0x61a4079c58a0, L_0x61a4079c5c20, C4<1>, C4<1>;
L_0x61a4079c51b0 .functor OR 1, L_0x61a4079c58a0, L_0x61a4079c5c20, C4<0>, C4<0>;
L_0x61a4079c5220 .functor OR 1, L_0x61a4079c58a0, L_0x61a4079c5c20, C4<0>, C4<0>;
L_0x61a4079c5300 .functor NOT 1, L_0x61a4079c5220, C4<0>, C4<0>, C4<0>;
L_0x61a4079c53a0 .functor XOR 1, L_0x61a4079c58a0, L_0x61a4079c5c20, C4<0>, C4<0>;
L_0x61a4079c5290 .functor XOR 1, L_0x61a4079c58a0, L_0x61a4079c5c20, C4<0>, C4<0>;
L_0x61a4079c5550 .functor NOT 1, L_0x61a4079c5290, C4<0>, C4<0>, C4<0>;
L_0x61a4079c5680 .functor AND 1, L_0x61a4079c58a0, L_0x61a4079c5c20, C4<1>, C4<1>;
L_0x61a4079c5800 .functor NOT 1, L_0x61a4079c5680, C4<0>, C4<0>, C4<0>;
L_0x61a4079c5940 .functor BUFZ 1, L_0x61a4079c58a0, C4<0>, C4<0>, C4<0>;
L_0x61a4079c59b0 .functor BUFZ 1, L_0x61a4079c5c20, C4<0>, C4<0>, C4<0>;
v0x61a407881980_0 .net "A", 0 0, L_0x61a4079c58a0;  1 drivers
v0x61a40787e820_0 .net "B", 0 0, L_0x61a4079c5c20;  1 drivers
v0x61a40787e8e0_0 .net "B_inverted", 0 0, L_0x61a4079c4a80;  1 drivers
L_0x7f24b326fa38 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a40787e510_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b326fa38;  1 drivers
L_0x7f24b326fac8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40787c3b0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b326fac8;  1 drivers
v0x61a40787a9b0_0 .net *"_ivl_12", 0 0, L_0x61a4079c4810;  1 drivers
v0x61a40787aa70_0 .net *"_ivl_15", 0 0, L_0x61a4079c4900;  1 drivers
v0x61a407879db0_0 .net *"_ivl_16", 0 0, L_0x61a4079c4a10;  1 drivers
v0x61a407879970_0 .net *"_ivl_2", 0 0, L_0x61a4079c44c0;  1 drivers
v0x61a407879a30_0 .net *"_ivl_20", 0 0, L_0x61a4079c4c40;  1 drivers
v0x61a4078784b0_0 .net *"_ivl_24", 0 0, L_0x61a4079c4df0;  1 drivers
v0x61a407875350_0 .net *"_ivl_26", 0 0, L_0x61a4079c4eb0;  1 drivers
v0x61a407875040_0 .net *"_ivl_28", 0 0, L_0x61a4079c4f20;  1 drivers
v0x61a407872ee0_0 .net *"_ivl_36", 0 0, L_0x61a4079c5220;  1 drivers
L_0x7f24b326fa80 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4078714e0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b326fa80;  1 drivers
v0x61a4078708e0_0 .net *"_ivl_42", 0 0, L_0x61a4079c5290;  1 drivers
v0x61a4078704a0_0 .net *"_ivl_46", 0 0, L_0x61a4079c5680;  1 drivers
v0x61a40786efe0_0 .net *"_ivl_6", 0 0, L_0x61a4079c45e0;  1 drivers
v0x61a40786f0a0_0 .net *"_ivl_9", 0 0, L_0x61a4079c4700;  1 drivers
v0x61a40786be80_0 .net "and_out", 0 0, L_0x61a4079c5140;  1 drivers
v0x61a40786bf40_0 .net "cin", 0 0, L_0x61a4079c5cc0;  1 drivers
v0x61a40786bb70_0 .net "cout", 0 0, L_0x61a4079c5030;  1 drivers
v0x61a40786bc30_0 .net "nand_out", 0 0, L_0x61a4079c5800;  1 drivers
v0x61a407869a10_0 .net "nor_out", 0 0, L_0x61a4079c5300;  1 drivers
v0x61a407869ab0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a407868010_0 .net "or_out", 0 0, L_0x61a4079c51b0;  1 drivers
v0x61a4078680d0_0 .net "pass_a", 0 0, L_0x61a4079c5940;  1 drivers
v0x61a407867410_0 .net "pass_b", 0 0, L_0x61a4079c59b0;  1 drivers
v0x61a4078674d0_0 .var "result", 0 0;
v0x61a407866fd0_0 .net "sum", 0 0, L_0x61a4079c4d30;  1 drivers
v0x61a407867090_0 .net "xnor_out", 0 0, L_0x61a4079c5550;  1 drivers
v0x61a407865b10_0 .net "xor_out", 0 0, L_0x61a4079c53a0;  1 drivers
L_0x7f24b326fb10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407865bb0_0 .net "zero_out", 0 0, L_0x7f24b326fb10;  1 drivers
E_0x61a4079167a0/0 .event edge, v0x61a407859a40_0, v0x61a407866fd0_0, v0x61a40786be80_0, v0x61a407868010_0;
E_0x61a4079167a0/1 .event edge, v0x61a407869a10_0, v0x61a407865b10_0, v0x61a407867090_0, v0x61a40786bc30_0;
E_0x61a4079167a0/2 .event edge, v0x61a4078680d0_0, v0x61a407867410_0, v0x61a407865bb0_0;
E_0x61a4079167a0 .event/or E_0x61a4079167a0/0, E_0x61a4079167a0/1, E_0x61a4079167a0/2;
L_0x61a4079c44c0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326fa38;
L_0x61a4079c45e0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326fa80;
L_0x61a4079c4810 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326fac8;
L_0x61a4079c4a80 .functor MUXZ 1, L_0x61a4079c5c20, L_0x61a4079c4a10, L_0x61a4079c4900, C4<>;
S_0x61a407923820 .scope generate, "mid_slice[11]" "mid_slice[11]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4079056e0 .param/l "i" 0 3 24, +C4<01011>;
S_0x61a40792c970 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a407923820;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079c60d0 .functor OR 1, L_0x61a4079c5e90, L_0x61a4079c5fb0, C4<0>, C4<0>;
L_0x61a4079c62d0 .functor OR 1, L_0x61a4079c60d0, L_0x61a4079c61e0, C4<0>, C4<0>;
L_0x61a4079c63e0 .functor NOT 1, L_0x61a4079c7500, C4<0>, C4<0>, C4<0>;
L_0x61a4079c6610 .functor XOR 1, L_0x61a4079c7270, L_0x61a4079c6450, C4<0>, C4<0>;
L_0x61a4079c6700 .functor XOR 1, L_0x61a4079c6610, L_0x61a4079c76b0, C4<0>, C4<0>;
L_0x61a4079c67c0 .functor AND 1, L_0x61a4079c7270, L_0x61a4079c6450, C4<1>, C4<1>;
L_0x61a4079c6880 .functor XOR 1, L_0x61a4079c7270, L_0x61a4079c6450, C4<0>, C4<0>;
L_0x61a4079c68f0 .functor AND 1, L_0x61a4079c76b0, L_0x61a4079c6880, C4<1>, C4<1>;
L_0x61a4079c6a00 .functor OR 1, L_0x61a4079c67c0, L_0x61a4079c68f0, C4<0>, C4<0>;
L_0x61a4079c6b10 .functor AND 1, L_0x61a4079c7270, L_0x61a4079c7500, C4<1>, C4<1>;
L_0x61a4079c6b80 .functor OR 1, L_0x61a4079c7270, L_0x61a4079c7500, C4<0>, C4<0>;
L_0x61a4079c6bf0 .functor OR 1, L_0x61a4079c7270, L_0x61a4079c7500, C4<0>, C4<0>;
L_0x61a4079c6cd0 .functor NOT 1, L_0x61a4079c6bf0, C4<0>, C4<0>, C4<0>;
L_0x61a4079c6d70 .functor XOR 1, L_0x61a4079c7270, L_0x61a4079c7500, C4<0>, C4<0>;
L_0x61a4079c6c60 .functor XOR 1, L_0x61a4079c7270, L_0x61a4079c7500, C4<0>, C4<0>;
L_0x61a4079c6f20 .functor NOT 1, L_0x61a4079c6c60, C4<0>, C4<0>, C4<0>;
L_0x61a4079c7050 .functor AND 1, L_0x61a4079c7270, L_0x61a4079c7500, C4<1>, C4<1>;
L_0x61a4079c71d0 .functor NOT 1, L_0x61a4079c7050, C4<0>, C4<0>, C4<0>;
L_0x61a4079c7310 .functor BUFZ 1, L_0x61a4079c7270, C4<0>, C4<0>, C4<0>;
L_0x61a4079c7380 .functor BUFZ 1, L_0x61a4079c7500, C4<0>, C4<0>, C4<0>;
v0x61a4078626a0_0 .net "A", 0 0, L_0x61a4079c7270;  1 drivers
v0x61a407860540_0 .net "B", 0 0, L_0x61a4079c7500;  1 drivers
v0x61a407860600_0 .net "B_inverted", 0 0, L_0x61a4079c6450;  1 drivers
L_0x7f24b326fb58 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a40785eb40_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b326fb58;  1 drivers
L_0x7f24b326fbe8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40785df40_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b326fbe8;  1 drivers
v0x61a40785db00_0 .net *"_ivl_12", 0 0, L_0x61a4079c61e0;  1 drivers
v0x61a40785dbc0_0 .net *"_ivl_15", 0 0, L_0x61a4079c62d0;  1 drivers
v0x61a40785c640_0 .net *"_ivl_16", 0 0, L_0x61a4079c63e0;  1 drivers
v0x61a4078594e0_0 .net *"_ivl_2", 0 0, L_0x61a4079c5e90;  1 drivers
v0x61a4078595a0_0 .net *"_ivl_20", 0 0, L_0x61a4079c6610;  1 drivers
v0x61a4078591d0_0 .net *"_ivl_24", 0 0, L_0x61a4079c67c0;  1 drivers
v0x61a407859290_0 .net *"_ivl_26", 0 0, L_0x61a4079c6880;  1 drivers
v0x61a407857070_0 .net *"_ivl_28", 0 0, L_0x61a4079c68f0;  1 drivers
v0x61a407855670_0 .net *"_ivl_36", 0 0, L_0x61a4079c6bf0;  1 drivers
L_0x7f24b326fba0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407854a70_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b326fba0;  1 drivers
v0x61a407854630_0 .net *"_ivl_42", 0 0, L_0x61a4079c6c60;  1 drivers
v0x61a407853170_0 .net *"_ivl_46", 0 0, L_0x61a4079c7050;  1 drivers
v0x61a407850080_0 .net *"_ivl_6", 0 0, L_0x61a4079c5fb0;  1 drivers
v0x61a407850140_0 .net *"_ivl_9", 0 0, L_0x61a4079c60d0;  1 drivers
v0x61a40784fd10_0 .net "and_out", 0 0, L_0x61a4079c6b10;  1 drivers
v0x61a40784fdb0_0 .net "cin", 0 0, L_0x61a4079c76b0;  1 drivers
v0x61a40784dbb0_0 .net "cout", 0 0, L_0x61a4079c6a00;  1 drivers
v0x61a40784dc70_0 .net "nand_out", 0 0, L_0x61a4079c71d0;  1 drivers
v0x61a40784c1b0_0 .net "nor_out", 0 0, L_0x61a4079c6cd0;  1 drivers
v0x61a40784c270_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40784b5b0_0 .net "or_out", 0 0, L_0x61a4079c6b80;  1 drivers
v0x61a40784b670_0 .net "pass_a", 0 0, L_0x61a4079c7310;  1 drivers
v0x61a40784b170_0 .net "pass_b", 0 0, L_0x61a4079c7380;  1 drivers
v0x61a40784b210_0 .var "result", 0 0;
v0x61a407849cb0_0 .net "sum", 0 0, L_0x61a4079c6700;  1 drivers
v0x61a407849d70_0 .net "xnor_out", 0 0, L_0x61a4079c6f20;  1 drivers
v0x61a407846bc0_0 .net "xor_out", 0 0, L_0x61a4079c6d70;  1 drivers
L_0x7f24b326fc30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407846c80_0 .net "zero_out", 0 0, L_0x7f24b326fc30;  1 drivers
E_0x61a407862a50/0 .event edge, v0x61a407859a40_0, v0x61a407849cb0_0, v0x61a40784fd10_0, v0x61a40784b5b0_0;
E_0x61a407862a50/1 .event edge, v0x61a40784c1b0_0, v0x61a407846bc0_0, v0x61a407849d70_0, v0x61a40784dc70_0;
E_0x61a407862a50/2 .event edge, v0x61a40784b670_0, v0x61a40784b170_0, v0x61a407846c80_0;
E_0x61a407862a50 .event/or E_0x61a407862a50/0, E_0x61a407862a50/1, E_0x61a407862a50/2;
L_0x61a4079c5e90 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326fb58;
L_0x61a4079c5fb0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326fba0;
L_0x61a4079c61e0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326fbe8;
L_0x61a4079c6450 .functor MUXZ 1, L_0x61a4079c7500, L_0x61a4079c63e0, L_0x61a4079c62d0, C4<>;
S_0x61a4079079b0 .scope generate, "mid_slice[12]" "mid_slice[12]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4078e7f50 .param/l "i" 0 3 24, +C4<01100>;
S_0x61a4078eb7c0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4079079b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079c79c0 .functor OR 1, L_0x61a4079c7780, L_0x61a4079c78a0, C4<0>, C4<0>;
L_0x61a4079c7bc0 .functor OR 1, L_0x61a4079c79c0, L_0x61a4079c7ad0, C4<0>, C4<0>;
L_0x61a4079c7cd0 .functor NOT 1, L_0x61a4079c8ee0, C4<0>, C4<0>, C4<0>;
L_0x61a4079c7f00 .functor XOR 1, L_0x61a4079c8b30, L_0x61a4079c7d40, C4<0>, C4<0>;
L_0x61a4079c7ff0 .functor XOR 1, L_0x61a4079c7f00, L_0x61a4079c8f80, C4<0>, C4<0>;
L_0x61a4079c80b0 .functor AND 1, L_0x61a4079c8b30, L_0x61a4079c7d40, C4<1>, C4<1>;
L_0x61a4079c8170 .functor XOR 1, L_0x61a4079c8b30, L_0x61a4079c7d40, C4<0>, C4<0>;
L_0x61a4079c81e0 .functor AND 1, L_0x61a4079c8f80, L_0x61a4079c8170, C4<1>, C4<1>;
L_0x61a4079c82f0 .functor OR 1, L_0x61a4079c80b0, L_0x61a4079c81e0, C4<0>, C4<0>;
L_0x61a4079c8400 .functor AND 1, L_0x61a4079c8b30, L_0x61a4079c8ee0, C4<1>, C4<1>;
L_0x61a4079c8470 .functor OR 1, L_0x61a4079c8b30, L_0x61a4079c8ee0, C4<0>, C4<0>;
L_0x61a4079c84e0 .functor OR 1, L_0x61a4079c8b30, L_0x61a4079c8ee0, C4<0>, C4<0>;
L_0x61a4079c85c0 .functor NOT 1, L_0x61a4079c84e0, C4<0>, C4<0>, C4<0>;
L_0x61a4079c8630 .functor XOR 1, L_0x61a4079c8b30, L_0x61a4079c8ee0, C4<0>, C4<0>;
L_0x61a4079c8550 .functor XOR 1, L_0x61a4079c8b30, L_0x61a4079c8ee0, C4<0>, C4<0>;
L_0x61a4079c87e0 .functor NOT 1, L_0x61a4079c8550, C4<0>, C4<0>, C4<0>;
L_0x61a4079c8910 .functor AND 1, L_0x61a4079c8b30, L_0x61a4079c8ee0, C4<1>, C4<1>;
L_0x61a4079c8a90 .functor NOT 1, L_0x61a4079c8910, C4<0>, C4<0>, C4<0>;
L_0x61a4079c8bd0 .functor BUFZ 1, L_0x61a4079c8b30, C4<0>, C4<0>, C4<0>;
L_0x61a4079c8c40 .functor BUFZ 1, L_0x61a4079c8ee0, C4<0>, C4<0>, C4<0>;
v0x61a407844710_0 .net "A", 0 0, L_0x61a4079c8b30;  1 drivers
v0x61a407842d10_0 .net "B", 0 0, L_0x61a4079c8ee0;  1 drivers
v0x61a407842dd0_0 .net "B_inverted", 0 0, L_0x61a4079c7d40;  1 drivers
L_0x7f24b326fc78 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407842110_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b326fc78;  1 drivers
L_0x7f24b326fd08 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407841cd0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b326fd08;  1 drivers
v0x61a407840810_0 .net *"_ivl_12", 0 0, L_0x61a4079c7ad0;  1 drivers
v0x61a4078408d0_0 .net *"_ivl_15", 0 0, L_0x61a4079c7bc0;  1 drivers
v0x61a40783d720_0 .net *"_ivl_16", 0 0, L_0x61a4079c7cd0;  1 drivers
v0x61a40783d450_0 .net *"_ivl_2", 0 0, L_0x61a4079c7780;  1 drivers
v0x61a40783d510_0 .net *"_ivl_20", 0 0, L_0x61a4079c7f00;  1 drivers
v0x61a40783b270_0 .net *"_ivl_24", 0 0, L_0x61a4079c80b0;  1 drivers
v0x61a407839870_0 .net *"_ivl_26", 0 0, L_0x61a4079c8170;  1 drivers
v0x61a407838c70_0 .net *"_ivl_28", 0 0, L_0x61a4079c81e0;  1 drivers
v0x61a407838830_0 .net *"_ivl_36", 0 0, L_0x61a4079c84e0;  1 drivers
L_0x7f24b326fcc0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407837370_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b326fcc0;  1 drivers
v0x61a407834280_0 .net *"_ivl_42", 0 0, L_0x61a4079c8550;  1 drivers
v0x61a407833fb0_0 .net *"_ivl_46", 0 0, L_0x61a4079c8910;  1 drivers
v0x61a407831dd0_0 .net *"_ivl_6", 0 0, L_0x61a4079c78a0;  1 drivers
v0x61a407831e90_0 .net *"_ivl_9", 0 0, L_0x61a4079c79c0;  1 drivers
v0x61a4078303d0_0 .net "and_out", 0 0, L_0x61a4079c8400;  1 drivers
v0x61a407830490_0 .net "cin", 0 0, L_0x61a4079c8f80;  1 drivers
v0x61a40782f7d0_0 .net "cout", 0 0, L_0x61a4079c82f0;  1 drivers
v0x61a40782f890_0 .net "nand_out", 0 0, L_0x61a4079c8a90;  1 drivers
v0x61a40782f390_0 .net "nor_out", 0 0, L_0x61a4079c85c0;  1 drivers
v0x61a40782f430_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40782ded0_0 .net "or_out", 0 0, L_0x61a4079c8470;  1 drivers
v0x61a40782df90_0 .net "pass_a", 0 0, L_0x61a4079c8bd0;  1 drivers
v0x61a40782ade0_0 .net "pass_b", 0 0, L_0x61a4079c8c40;  1 drivers
v0x61a40782aea0_0 .var "result", 0 0;
v0x61a40782ab10_0 .net "sum", 0 0, L_0x61a4079c7ff0;  1 drivers
v0x61a40782abd0_0 .net "xnor_out", 0 0, L_0x61a4079c87e0;  1 drivers
v0x61a407828930_0 .net "xor_out", 0 0, L_0x61a4079c8630;  1 drivers
L_0x7f24b326fd50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4078289d0_0 .net "zero_out", 0 0, L_0x7f24b326fd50;  1 drivers
E_0x61a407846990/0 .event edge, v0x61a407859a40_0, v0x61a40782ab10_0, v0x61a4078303d0_0, v0x61a40782ded0_0;
E_0x61a407846990/1 .event edge, v0x61a40782f390_0, v0x61a407828930_0, v0x61a40782abd0_0, v0x61a40782f890_0;
E_0x61a407846990/2 .event edge, v0x61a40782df90_0, v0x61a40782ade0_0, v0x61a4078289d0_0;
E_0x61a407846990 .event/or E_0x61a407846990/0, E_0x61a407846990/1, E_0x61a407846990/2;
L_0x61a4079c7780 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326fc78;
L_0x61a4079c78a0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326fcc0;
L_0x61a4079c7ad0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326fd08;
L_0x61a4079c7d40 .functor MUXZ 1, L_0x61a4079c8ee0, L_0x61a4079c7cd0, L_0x61a4079c7bc0, C4<>;
S_0x61a4078ebb40 .scope generate, "mid_slice[13]" "mid_slice[13]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4078cd5c0 .param/l "i" 0 3 24, +C4<01101>;
S_0x61a4078f4c90 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4078ebb40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079c92c0 .functor OR 1, L_0x61a4079c8df0, L_0x61a4079c91a0, C4<0>, C4<0>;
L_0x61a4079c94c0 .functor OR 1, L_0x61a4079c92c0, L_0x61a4079c93d0, C4<0>, C4<0>;
L_0x61a4079c95d0 .functor NOT 1, L_0x61a4079ca5e0, C4<0>, C4<0>, C4<0>;
L_0x61a4079c9800 .functor XOR 1, L_0x61a4079ca350, L_0x61a4079c9640, C4<0>, C4<0>;
L_0x61a4079c98f0 .functor XOR 1, L_0x61a4079c9800, L_0x61a4079ca7c0, C4<0>, C4<0>;
L_0x61a4079c99b0 .functor AND 1, L_0x61a4079ca350, L_0x61a4079c9640, C4<1>, C4<1>;
L_0x61a4079c9a70 .functor XOR 1, L_0x61a4079ca350, L_0x61a4079c9640, C4<0>, C4<0>;
L_0x61a4079c9ae0 .functor AND 1, L_0x61a4079ca7c0, L_0x61a4079c9a70, C4<1>, C4<1>;
L_0x61a4079c9bf0 .functor OR 1, L_0x61a4079c99b0, L_0x61a4079c9ae0, C4<0>, C4<0>;
L_0x61a4079c9d00 .functor AND 1, L_0x61a4079ca350, L_0x61a4079ca5e0, C4<1>, C4<1>;
L_0x61a4079c9d70 .functor OR 1, L_0x61a4079ca350, L_0x61a4079ca5e0, C4<0>, C4<0>;
L_0x61a4079c9de0 .functor OR 1, L_0x61a4079ca350, L_0x61a4079ca5e0, C4<0>, C4<0>;
L_0x61a4079c9ec0 .functor NOT 1, L_0x61a4079c9de0, C4<0>, C4<0>, C4<0>;
L_0x61a4079c9f60 .functor XOR 1, L_0x61a4079ca350, L_0x61a4079ca5e0, C4<0>, C4<0>;
L_0x61a4079c9e50 .functor XOR 1, L_0x61a4079ca350, L_0x61a4079ca5e0, C4<0>, C4<0>;
L_0x61a4079ca000 .functor NOT 1, L_0x61a4079c9e50, C4<0>, C4<0>, C4<0>;
L_0x61a4079ca130 .functor AND 1, L_0x61a4079ca350, L_0x61a4079ca5e0, C4<1>, C4<1>;
L_0x61a4079ca2b0 .functor NOT 1, L_0x61a4079ca130, C4<0>, C4<0>, C4<0>;
L_0x61a4079ca3f0 .functor BUFZ 1, L_0x61a4079ca350, C4<0>, C4<0>, C4<0>;
L_0x61a4079ca460 .functor BUFZ 1, L_0x61a4079ca5e0, C4<0>, C4<0>, C4<0>;
v0x61a407826330_0 .net "A", 0 0, L_0x61a4079ca350;  1 drivers
v0x61a407825ef0_0 .net "B", 0 0, L_0x61a4079ca5e0;  1 drivers
v0x61a407825fb0_0 .net "B_inverted", 0 0, L_0x61a4079c9640;  1 drivers
L_0x7f24b326fd98 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407824a30_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b326fd98;  1 drivers
L_0x7f24b326fe28 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407821940_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b326fe28;  1 drivers
v0x61a407821670_0 .net *"_ivl_12", 0 0, L_0x61a4079c93d0;  1 drivers
v0x61a407821730_0 .net *"_ivl_15", 0 0, L_0x61a4079c94c0;  1 drivers
v0x61a40781f490_0 .net *"_ivl_16", 0 0, L_0x61a4079c95d0;  1 drivers
v0x61a40781da90_0 .net *"_ivl_2", 0 0, L_0x61a4079c8df0;  1 drivers
v0x61a40781db50_0 .net *"_ivl_20", 0 0, L_0x61a4079c9800;  1 drivers
v0x61a40781ce90_0 .net *"_ivl_24", 0 0, L_0x61a4079c99b0;  1 drivers
v0x61a40781cf50_0 .net *"_ivl_26", 0 0, L_0x61a4079c9a70;  1 drivers
v0x61a40781ca50_0 .net *"_ivl_28", 0 0, L_0x61a4079c9ae0;  1 drivers
v0x61a40781b590_0 .net *"_ivl_36", 0 0, L_0x61a4079c9de0;  1 drivers
L_0x7f24b326fde0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4078184a0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b326fde0;  1 drivers
v0x61a4078181d0_0 .net *"_ivl_42", 0 0, L_0x61a4079c9e50;  1 drivers
v0x61a407815ff0_0 .net *"_ivl_46", 0 0, L_0x61a4079ca130;  1 drivers
v0x61a4078145f0_0 .net *"_ivl_6", 0 0, L_0x61a4079c91a0;  1 drivers
v0x61a4078146b0_0 .net *"_ivl_9", 0 0, L_0x61a4079c92c0;  1 drivers
v0x61a4078139f0_0 .net "and_out", 0 0, L_0x61a4079c9d00;  1 drivers
v0x61a407813a90_0 .net "cin", 0 0, L_0x61a4079ca7c0;  1 drivers
v0x61a4078135b0_0 .net "cout", 0 0, L_0x61a4079c9bf0;  1 drivers
v0x61a407813670_0 .net "nand_out", 0 0, L_0x61a4079ca2b0;  1 drivers
v0x61a4078120f0_0 .net "nor_out", 0 0, L_0x61a4079c9ec0;  1 drivers
v0x61a4078121b0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40780f000_0 .net "or_out", 0 0, L_0x61a4079c9d70;  1 drivers
v0x61a40780f0c0_0 .net "pass_a", 0 0, L_0x61a4079ca3f0;  1 drivers
v0x61a40780ed30_0 .net "pass_b", 0 0, L_0x61a4079ca460;  1 drivers
v0x61a40780edd0_0 .var "result", 0 0;
v0x61a40780cb50_0 .net "sum", 0 0, L_0x61a4079c98f0;  1 drivers
v0x61a40780cc10_0 .net "xnor_out", 0 0, L_0x61a4079ca000;  1 drivers
v0x61a40780b150_0 .net "xor_out", 0 0, L_0x61a4079c9f60;  1 drivers
L_0x7f24b326fe70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a40780b210_0 .net "zero_out", 0 0, L_0x7f24b326fe70;  1 drivers
E_0x61a407826fd0/0 .event edge, v0x61a407859a40_0, v0x61a40780cb50_0, v0x61a4078139f0_0, v0x61a40780f000_0;
E_0x61a407826fd0/1 .event edge, v0x61a4078120f0_0, v0x61a40780b150_0, v0x61a40780cc10_0, v0x61a407813670_0;
E_0x61a407826fd0/2 .event edge, v0x61a40780f0c0_0, v0x61a40780ed30_0, v0x61a40780b210_0;
E_0x61a407826fd0 .event/or E_0x61a407826fd0/0, E_0x61a407826fd0/1, E_0x61a407826fd0/2;
L_0x61a4079c8df0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326fd98;
L_0x61a4079c91a0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326fde0;
L_0x61a4079c93d0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326fe28;
L_0x61a4079c9640 .functor MUXZ 1, L_0x61a4079ca5e0, L_0x61a4079c95d0, L_0x61a4079c94c0, C4<>;
S_0x61a4078f5010 .scope generate, "mid_slice[14]" "mid_slice[14]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4078ad110 .param/l "i" 0 3 24, +C4<01110>;
S_0x61a4078fe160 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4078f5010;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079caad0 .functor OR 1, L_0x61a4079ca890, L_0x61a4079ca9b0, C4<0>, C4<0>;
L_0x61a4079cacd0 .functor OR 1, L_0x61a4079caad0, L_0x61a4079cabe0, C4<0>, C4<0>;
L_0x61a4079cade0 .functor NOT 1, L_0x61a4079cc020, C4<0>, C4<0>, C4<0>;
L_0x61a4079cb010 .functor XOR 1, L_0x61a4079cbc40, L_0x61a4079cae50, C4<0>, C4<0>;
L_0x61a4079cb100 .functor XOR 1, L_0x61a4079cb010, L_0x61a4079cc0c0, C4<0>, C4<0>;
L_0x61a4079cb1c0 .functor AND 1, L_0x61a4079cbc40, L_0x61a4079cae50, C4<1>, C4<1>;
L_0x61a4079cb280 .functor XOR 1, L_0x61a4079cbc40, L_0x61a4079cae50, C4<0>, C4<0>;
L_0x61a4079cb2f0 .functor AND 1, L_0x61a4079cc0c0, L_0x61a4079cb280, C4<1>, C4<1>;
L_0x61a4079cb400 .functor OR 1, L_0x61a4079cb1c0, L_0x61a4079cb2f0, C4<0>, C4<0>;
L_0x61a4079cb510 .functor AND 1, L_0x61a4079cbc40, L_0x61a4079cc020, C4<1>, C4<1>;
L_0x61a4079cb580 .functor OR 1, L_0x61a4079cbc40, L_0x61a4079cc020, C4<0>, C4<0>;
L_0x61a4079cb5f0 .functor OR 1, L_0x61a4079cbc40, L_0x61a4079cc020, C4<0>, C4<0>;
L_0x61a4079cb6d0 .functor NOT 1, L_0x61a4079cb5f0, C4<0>, C4<0>, C4<0>;
L_0x61a4079cb740 .functor XOR 1, L_0x61a4079cbc40, L_0x61a4079cc020, C4<0>, C4<0>;
L_0x61a4079cb660 .functor XOR 1, L_0x61a4079cbc40, L_0x61a4079cc020, C4<0>, C4<0>;
L_0x61a4079cb8f0 .functor NOT 1, L_0x61a4079cb660, C4<0>, C4<0>, C4<0>;
L_0x61a4079cba20 .functor AND 1, L_0x61a4079cbc40, L_0x61a4079cc020, C4<1>, C4<1>;
L_0x61a4079cbba0 .functor NOT 1, L_0x61a4079cba20, C4<0>, C4<0>, C4<0>;
L_0x61a4079cbce0 .functor BUFZ 1, L_0x61a4079cbc40, C4<0>, C4<0>, C4<0>;
L_0x61a4079cbd50 .functor BUFZ 1, L_0x61a4079cc020, C4<0>, C4<0>, C4<0>;
v0x61a40780a110_0 .net "A", 0 0, L_0x61a4079cbc40;  1 drivers
v0x61a407808c50_0 .net "B", 0 0, L_0x61a4079cc020;  1 drivers
v0x61a407808d10_0 .net "B_inverted", 0 0, L_0x61a4079cae50;  1 drivers
L_0x7f24b326feb8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407805b60_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b326feb8;  1 drivers
L_0x7f24b326ff48 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407805890_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b326ff48;  1 drivers
v0x61a4078036b0_0 .net *"_ivl_12", 0 0, L_0x61a4079cabe0;  1 drivers
v0x61a407803770_0 .net *"_ivl_15", 0 0, L_0x61a4079cacd0;  1 drivers
v0x61a407801cb0_0 .net *"_ivl_16", 0 0, L_0x61a4079cade0;  1 drivers
v0x61a4078010b0_0 .net *"_ivl_2", 0 0, L_0x61a4079ca890;  1 drivers
v0x61a407801170_0 .net *"_ivl_20", 0 0, L_0x61a4079cb010;  1 drivers
v0x61a407800c70_0 .net *"_ivl_24", 0 0, L_0x61a4079cb1c0;  1 drivers
v0x61a4077ff7b0_0 .net *"_ivl_26", 0 0, L_0x61a4079cb280;  1 drivers
v0x61a4077fc6c0_0 .net *"_ivl_28", 0 0, L_0x61a4079cb2f0;  1 drivers
v0x61a4077fc3f0_0 .net *"_ivl_36", 0 0, L_0x61a4079cb5f0;  1 drivers
L_0x7f24b326ff00 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4077fa210_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b326ff00;  1 drivers
v0x61a4077f8810_0 .net *"_ivl_42", 0 0, L_0x61a4079cb660;  1 drivers
v0x61a4077f7c10_0 .net *"_ivl_46", 0 0, L_0x61a4079cba20;  1 drivers
v0x61a4077f77d0_0 .net *"_ivl_6", 0 0, L_0x61a4079ca9b0;  1 drivers
v0x61a4077f7890_0 .net *"_ivl_9", 0 0, L_0x61a4079caad0;  1 drivers
v0x61a4077f6310_0 .net "and_out", 0 0, L_0x61a4079cb510;  1 drivers
v0x61a4077f63d0_0 .net "cin", 0 0, L_0x61a4079cc0c0;  1 drivers
v0x61a4077f3220_0 .net "cout", 0 0, L_0x61a4079cb400;  1 drivers
v0x61a4077f32e0_0 .net "nand_out", 0 0, L_0x61a4079cbba0;  1 drivers
v0x61a4077f2f50_0 .net "nor_out", 0 0, L_0x61a4079cb6d0;  1 drivers
v0x61a4077f2ff0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4077f0d70_0 .net "or_out", 0 0, L_0x61a4079cb580;  1 drivers
v0x61a4077f0e30_0 .net "pass_a", 0 0, L_0x61a4079cbce0;  1 drivers
v0x61a4077ef370_0 .net "pass_b", 0 0, L_0x61a4079cbd50;  1 drivers
v0x61a4077ef430_0 .var "result", 0 0;
v0x61a4077ee770_0 .net "sum", 0 0, L_0x61a4079cb100;  1 drivers
v0x61a4077ee830_0 .net "xnor_out", 0 0, L_0x61a4079cb8f0;  1 drivers
v0x61a4077ee330_0 .net "xor_out", 0 0, L_0x61a4079cb740;  1 drivers
L_0x7f24b326ff90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4077ee3d0_0 .net "zero_out", 0 0, L_0x7f24b326ff90;  1 drivers
E_0x61a40780a5f0/0 .event edge, v0x61a407859a40_0, v0x61a4077ee770_0, v0x61a4077f6310_0, v0x61a4077f0d70_0;
E_0x61a40780a5f0/1 .event edge, v0x61a4077f2f50_0, v0x61a4077ee330_0, v0x61a4077ee830_0, v0x61a4077f32e0_0;
E_0x61a40780a5f0/2 .event edge, v0x61a4077f0e30_0, v0x61a4077ef370_0, v0x61a4077ee3d0_0;
E_0x61a40780a5f0 .event/or E_0x61a40780a5f0/0, E_0x61a40780a5f0/1, E_0x61a40780a5f0/2;
L_0x61a4079ca890 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326feb8;
L_0x61a4079ca9b0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326ff00;
L_0x61a4079cabe0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326ff48;
L_0x61a4079cae50 .functor MUXZ 1, L_0x61a4079cc020, L_0x61a4079cade0, L_0x61a4079cacd0, C4<>;
S_0x61a4078fe4e0 .scope generate, "mid_slice[15]" "mid_slice[15]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407894420 .param/l "i" 0 3 24, +C4<01111>;
S_0x61a407907630 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4078fe4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079cc530 .functor OR 1, L_0x61a4079cc2f0, L_0x61a4079cc410, C4<0>, C4<0>;
L_0x61a4079cc730 .functor OR 1, L_0x61a4079cc530, L_0x61a4079cc640, C4<0>, C4<0>;
L_0x61a4079cc840 .functor NOT 1, L_0x61a4079cda80, C4<0>, C4<0>, C4<0>;
L_0x61a4079cca70 .functor XOR 1, L_0x61a4079cd5b0, L_0x61a4079cc8b0, C4<0>, C4<0>;
L_0x61a4079ccb60 .functor XOR 1, L_0x61a4079cca70, L_0x61a4079cdea0, C4<0>, C4<0>;
L_0x61a4079ccc20 .functor AND 1, L_0x61a4079cd5b0, L_0x61a4079cc8b0, C4<1>, C4<1>;
L_0x61a4079ccce0 .functor XOR 1, L_0x61a4079cd5b0, L_0x61a4079cc8b0, C4<0>, C4<0>;
L_0x61a4079ccd50 .functor AND 1, L_0x61a4079cdea0, L_0x61a4079ccce0, C4<1>, C4<1>;
L_0x61a4079cce60 .functor OR 1, L_0x61a4079ccc20, L_0x61a4079ccd50, C4<0>, C4<0>;
L_0x61a4079ccf70 .functor AND 1, L_0x61a4079cd5b0, L_0x61a4079cda80, C4<1>, C4<1>;
L_0x61a4079b8980 .functor OR 1, L_0x61a4079cd5b0, L_0x61a4079cda80, C4<0>, C4<0>;
L_0x61a4079bec30 .functor OR 1, L_0x61a4079cd5b0, L_0x61a4079cda80, C4<0>, C4<0>;
L_0x61a4079cd050 .functor NOT 1, L_0x61a4079bec30, C4<0>, C4<0>, C4<0>;
L_0x61a4079cd0c0 .functor XOR 1, L_0x61a4079cd5b0, L_0x61a4079cda80, C4<0>, C4<0>;
L_0x61a4079ccfe0 .functor XOR 1, L_0x61a4079cd5b0, L_0x61a4079cda80, C4<0>, C4<0>;
L_0x61a4079cd2c0 .functor NOT 1, L_0x61a4079ccfe0, C4<0>, C4<0>, C4<0>;
L_0x61a4079cd3c0 .functor AND 1, L_0x61a4079cd5b0, L_0x61a4079cda80, C4<1>, C4<1>;
L_0x61a4079cd540 .functor NOT 1, L_0x61a4079cd3c0, C4<0>, C4<0>, C4<0>;
L_0x61a4079cd650 .functor BUFZ 1, L_0x61a4079cd5b0, C4<0>, C4<0>, C4<0>;
L_0x61a4079cd6f0 .functor BUFZ 1, L_0x61a4079cda80, C4<0>, C4<0>, C4<0>;
v0x61a4077e9d80_0 .net "A", 0 0, L_0x61a4079cd5b0;  1 drivers
v0x61a4077e9ab0_0 .net "B", 0 0, L_0x61a4079cda80;  1 drivers
v0x61a4077e9b70_0 .net "B_inverted", 0 0, L_0x61a4079cc8b0;  1 drivers
L_0x7f24b326ffd8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4077e78d0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b326ffd8;  1 drivers
L_0x7f24b3270068 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4077e5ed0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3270068;  1 drivers
v0x61a4077e52d0_0 .net *"_ivl_12", 0 0, L_0x61a4079cc640;  1 drivers
v0x61a4077e5390_0 .net *"_ivl_15", 0 0, L_0x61a4079cc730;  1 drivers
v0x61a4077e4e90_0 .net *"_ivl_16", 0 0, L_0x61a4079cc840;  1 drivers
v0x61a4077e39d0_0 .net *"_ivl_2", 0 0, L_0x61a4079cc2f0;  1 drivers
v0x61a4077e3a90_0 .net *"_ivl_20", 0 0, L_0x61a4079cca70;  1 drivers
v0x61a4077e08e0_0 .net *"_ivl_24", 0 0, L_0x61a4079ccc20;  1 drivers
v0x61a4077e09a0_0 .net *"_ivl_26", 0 0, L_0x61a4079ccce0;  1 drivers
v0x61a4077e0610_0 .net *"_ivl_28", 0 0, L_0x61a4079ccd50;  1 drivers
v0x61a4077de430_0 .net *"_ivl_36", 0 0, L_0x61a4079bec30;  1 drivers
L_0x7f24b3270020 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4077dca30_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3270020;  1 drivers
v0x61a4077dbe30_0 .net *"_ivl_42", 0 0, L_0x61a4079ccfe0;  1 drivers
v0x61a4077db9f0_0 .net *"_ivl_46", 0 0, L_0x61a4079cd3c0;  1 drivers
v0x61a4077da530_0 .net *"_ivl_6", 0 0, L_0x61a4079cc410;  1 drivers
v0x61a4077da5f0_0 .net *"_ivl_9", 0 0, L_0x61a4079cc530;  1 drivers
v0x61a4077d7440_0 .net "and_out", 0 0, L_0x61a4079ccf70;  1 drivers
v0x61a4077d74e0_0 .net "cin", 0 0, L_0x61a4079cdea0;  1 drivers
v0x61a4077d7170_0 .net "cout", 0 0, L_0x61a4079cce60;  1 drivers
v0x61a4077d7230_0 .net "nand_out", 0 0, L_0x61a4079cd540;  1 drivers
v0x61a4077d4f90_0 .net "nor_out", 0 0, L_0x61a4079cd050;  1 drivers
v0x61a4077d5050_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4077d3590_0 .net "or_out", 0 0, L_0x61a4079b8980;  1 drivers
v0x61a4077d3650_0 .net "pass_a", 0 0, L_0x61a4079cd650;  1 drivers
v0x61a4077d2990_0 .net "pass_b", 0 0, L_0x61a4079cd6f0;  1 drivers
v0x61a4077d2a30_0 .var "result", 0 0;
v0x61a4077d2550_0 .net "sum", 0 0, L_0x61a4079ccb60;  1 drivers
v0x61a4077d2610_0 .net "xnor_out", 0 0, L_0x61a4079cd2c0;  1 drivers
v0x61a4077d1090_0 .net "xor_out", 0 0, L_0x61a4079cd0c0;  1 drivers
L_0x7f24b32700b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4077d1150_0 .net "zero_out", 0 0, L_0x7f24b32700b0;  1 drivers
E_0x61a4077ecf10/0 .event edge, v0x61a407859a40_0, v0x61a4077d2550_0, v0x61a4077d7440_0, v0x61a4077d3590_0;
E_0x61a4077ecf10/1 .event edge, v0x61a4077d4f90_0, v0x61a4077d1090_0, v0x61a4077d2610_0, v0x61a4077d7230_0;
E_0x61a4077ecf10/2 .event edge, v0x61a4077d3650_0, v0x61a4077d2990_0, v0x61a4077d1150_0;
E_0x61a4077ecf10 .event/or E_0x61a4077ecf10/0, E_0x61a4077ecf10/1, E_0x61a4077ecf10/2;
L_0x61a4079cc2f0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b326ffd8;
L_0x61a4079cc410 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270020;
L_0x61a4079cc640 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270068;
L_0x61a4079cc8b0 .functor MUXZ 1, L_0x61a4079cda80, L_0x61a4079cc840, L_0x61a4079cc730, C4<>;
S_0x61a4078e2670 .scope generate, "mid_slice[16]" "mid_slice[16]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407875430 .param/l "i" 0 3 24, +C4<010000>;
S_0x61a4078c6480 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4078e2670;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079ce1b0 .functor OR 1, L_0x61a4079cdf70, L_0x61a4079ce090, C4<0>, C4<0>;
L_0x61a4079ce3b0 .functor OR 1, L_0x61a4079ce1b0, L_0x61a4079ce2c0, C4<0>, C4<0>;
L_0x61a4079ce4c0 .functor NOT 1, L_0x61a4079cf510, C4<0>, C4<0>, C4<0>;
L_0x61a4079ce6f0 .functor XOR 1, L_0x61a4079cf100, L_0x61a4079ce530, C4<0>, C4<0>;
L_0x61a4079ce7e0 .functor XOR 1, L_0x61a4079ce6f0, L_0x61a4079cf5b0, C4<0>, C4<0>;
L_0x61a4079ce8a0 .functor AND 1, L_0x61a4079cf100, L_0x61a4079ce530, C4<1>, C4<1>;
L_0x61a4079ce960 .functor XOR 1, L_0x61a4079cf100, L_0x61a4079ce530, C4<0>, C4<0>;
L_0x61a4079ce9d0 .functor AND 1, L_0x61a4079cf5b0, L_0x61a4079ce960, C4<1>, C4<1>;
L_0x61a4079ceae0 .functor OR 1, L_0x61a4079ce8a0, L_0x61a4079ce9d0, C4<0>, C4<0>;
L_0x61a4079cebf0 .functor AND 1, L_0x61a4079cf100, L_0x61a4079cf510, C4<1>, C4<1>;
L_0x61a4079cec60 .functor OR 1, L_0x61a4079cf100, L_0x61a4079cf510, C4<0>, C4<0>;
L_0x61a4079cecd0 .functor OR 1, L_0x61a4079cf100, L_0x61a4079cf510, C4<0>, C4<0>;
L_0x61a4079cedb0 .functor NOT 1, L_0x61a4079cecd0, C4<0>, C4<0>, C4<0>;
L_0x61a4079cee20 .functor XOR 1, L_0x61a4079cf100, L_0x61a4079cf510, C4<0>, C4<0>;
L_0x61a4079ced40 .functor XOR 1, L_0x61a4079cf100, L_0x61a4079cf510, C4<0>, C4<0>;
L_0x61a4079ceec0 .functor NOT 1, L_0x61a4079ced40, C4<0>, C4<0>, C4<0>;
L_0x61a4079ceff0 .functor AND 1, L_0x61a4079cf100, L_0x61a4079cf510, C4<1>, C4<1>;
L_0x61a4079cf060 .functor NOT 1, L_0x61a4079ceff0, C4<0>, C4<0>, C4<0>;
L_0x61a4079cf1a0 .functor BUFZ 1, L_0x61a4079cf100, C4<0>, C4<0>, C4<0>;
L_0x61a4079cf210 .functor BUFZ 1, L_0x61a4079cf510, C4<0>, C4<0>, C4<0>;
v0x61a4077cdcd0_0 .net "A", 0 0, L_0x61a4079cf100;  1 drivers
v0x61a4077cbaf0_0 .net "B", 0 0, L_0x61a4079cf510;  1 drivers
v0x61a4077cbbb0_0 .net "B_inverted", 0 0, L_0x61a4079ce530;  1 drivers
L_0x7f24b32700f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4077ca0f0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b32700f8;  1 drivers
L_0x7f24b3270188 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4077c94f0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3270188;  1 drivers
v0x61a4077c90b0_0 .net *"_ivl_12", 0 0, L_0x61a4079ce2c0;  1 drivers
v0x61a4077c9170_0 .net *"_ivl_15", 0 0, L_0x61a4079ce3b0;  1 drivers
v0x61a4077c7bf0_0 .net *"_ivl_16", 0 0, L_0x61a4079ce4c0;  1 drivers
v0x61a4077c4b00_0 .net *"_ivl_2", 0 0, L_0x61a4079cdf70;  1 drivers
v0x61a4077c4bc0_0 .net *"_ivl_20", 0 0, L_0x61a4079ce6f0;  1 drivers
v0x61a4077c4830_0 .net *"_ivl_24", 0 0, L_0x61a4079ce8a0;  1 drivers
v0x61a4077c2650_0 .net *"_ivl_26", 0 0, L_0x61a4079ce960;  1 drivers
v0x61a4077c0c50_0 .net *"_ivl_28", 0 0, L_0x61a4079ce9d0;  1 drivers
v0x61a4077c0050_0 .net *"_ivl_36", 0 0, L_0x61a4079cecd0;  1 drivers
L_0x7f24b3270140 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4077bfc10_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3270140;  1 drivers
v0x61a4077be750_0 .net *"_ivl_42", 0 0, L_0x61a4079ced40;  1 drivers
v0x61a4077bb660_0 .net *"_ivl_46", 0 0, L_0x61a4079ceff0;  1 drivers
v0x61a4077bb390_0 .net *"_ivl_6", 0 0, L_0x61a4079ce090;  1 drivers
v0x61a4077bb450_0 .net *"_ivl_9", 0 0, L_0x61a4079ce1b0;  1 drivers
v0x61a4077b91b0_0 .net "and_out", 0 0, L_0x61a4079cebf0;  1 drivers
v0x61a4077b9270_0 .net "cin", 0 0, L_0x61a4079cf5b0;  1 drivers
v0x61a4077b77b0_0 .net "cout", 0 0, L_0x61a4079ceae0;  1 drivers
v0x61a4077b7870_0 .net "nand_out", 0 0, L_0x61a4079cf060;  1 drivers
v0x61a4077b6bb0_0 .net "nor_out", 0 0, L_0x61a4079cedb0;  1 drivers
v0x61a4077b6c50_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4077b6770_0 .net "or_out", 0 0, L_0x61a4079cec60;  1 drivers
v0x61a4077b6830_0 .net "pass_a", 0 0, L_0x61a4079cf1a0;  1 drivers
v0x61a4077b52b0_0 .net "pass_b", 0 0, L_0x61a4079cf210;  1 drivers
v0x61a4077b5370_0 .var "result", 0 0;
v0x61a4077b1ef0_0 .net "sum", 0 0, L_0x61a4079ce7e0;  1 drivers
v0x61a4077b1fb0_0 .net "xnor_out", 0 0, L_0x61a4079ceec0;  1 drivers
v0x61a4077afd10_0 .net "xor_out", 0 0, L_0x61a4079cee20;  1 drivers
L_0x7f24b32701d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4077afdb0_0 .net "zero_out", 0 0, L_0x7f24b32701d0;  1 drivers
E_0x61a4077ce040/0 .event edge, v0x61a407859a40_0, v0x61a4077b1ef0_0, v0x61a4077b91b0_0, v0x61a4077b6770_0;
E_0x61a4077ce040/1 .event edge, v0x61a4077b6bb0_0, v0x61a4077afd10_0, v0x61a4077b1fb0_0, v0x61a4077b7870_0;
E_0x61a4077ce040/2 .event edge, v0x61a4077b6830_0, v0x61a4077b52b0_0, v0x61a4077afdb0_0;
E_0x61a4077ce040 .event/or E_0x61a4077ce040/0, E_0x61a4077ce040/1, E_0x61a4077ce040/2;
L_0x61a4079cdf70 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32700f8;
L_0x61a4079ce090 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270140;
L_0x61a4079ce2c0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270188;
L_0x61a4079ce530 .functor MUXZ 1, L_0x61a4079cf510, L_0x61a4079ce4c0, L_0x61a4079ce3b0, C4<>;
S_0x61a4078c6800 .scope generate, "mid_slice[17]" "mid_slice[17]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a40785ec40 .param/l "i" 0 3 24, +C4<010001>;
S_0x61a4078cf950 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4078c6800;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079cfc60 .functor OR 1, L_0x61a4079cfa20, L_0x61a4079cfb40, C4<0>, C4<0>;
L_0x61a4079cfe60 .functor OR 1, L_0x61a4079cfc60, L_0x61a4079cfd70, C4<0>, C4<0>;
L_0x61a4079cff70 .functor NOT 1, L_0x61a4079d0f50, C4<0>, C4<0>, C4<0>;
L_0x61a4079d01a0 .functor XOR 1, L_0x61a4079d0cc0, L_0x61a4079cffe0, C4<0>, C4<0>;
L_0x61a4079d0290 .functor XOR 1, L_0x61a4079d01a0, L_0x61a4079d1190, C4<0>, C4<0>;
L_0x61a4079d0350 .functor AND 1, L_0x61a4079d0cc0, L_0x61a4079cffe0, C4<1>, C4<1>;
L_0x61a4079d0410 .functor XOR 1, L_0x61a4079d0cc0, L_0x61a4079cffe0, C4<0>, C4<0>;
L_0x61a4079d0480 .functor AND 1, L_0x61a4079d1190, L_0x61a4079d0410, C4<1>, C4<1>;
L_0x61a4079d0590 .functor OR 1, L_0x61a4079d0350, L_0x61a4079d0480, C4<0>, C4<0>;
L_0x61a4079d06a0 .functor AND 1, L_0x61a4079d0cc0, L_0x61a4079d0f50, C4<1>, C4<1>;
L_0x61a4079d0710 .functor OR 1, L_0x61a4079d0cc0, L_0x61a4079d0f50, C4<0>, C4<0>;
L_0x61a4079d0780 .functor OR 1, L_0x61a4079d0cc0, L_0x61a4079d0f50, C4<0>, C4<0>;
L_0x61a4079d0860 .functor NOT 1, L_0x61a4079d0780, C4<0>, C4<0>, C4<0>;
L_0x61a4079d0900 .functor XOR 1, L_0x61a4079d0cc0, L_0x61a4079d0f50, C4<0>, C4<0>;
L_0x61a4079d07f0 .functor XOR 1, L_0x61a4079d0cc0, L_0x61a4079d0f50, C4<0>, C4<0>;
L_0x61a4079d09a0 .functor NOT 1, L_0x61a4079d07f0, C4<0>, C4<0>, C4<0>;
L_0x61a4079d0ad0 .functor AND 1, L_0x61a4079d0cc0, L_0x61a4079d0f50, C4<1>, C4<1>;
L_0x61a4079d0c50 .functor NOT 1, L_0x61a4079d0ad0, C4<0>, C4<0>, C4<0>;
L_0x61a4079d0d60 .functor BUFZ 1, L_0x61a4079d0cc0, C4<0>, C4<0>, C4<0>;
L_0x61a4079d0dd0 .functor BUFZ 1, L_0x61a4079d0f50, C4<0>, C4<0>, C4<0>;
v0x61a4077ad710_0 .net "A", 0 0, L_0x61a4079d0cc0;  1 drivers
v0x61a4077ad2d0_0 .net "B", 0 0, L_0x61a4079d0f50;  1 drivers
v0x61a4077ad390_0 .net "B_inverted", 0 0, L_0x61a4079cffe0;  1 drivers
L_0x7f24b3270218 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4077abe10_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3270218;  1 drivers
L_0x7f24b32702a8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4077a8a50_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b32702a8;  1 drivers
v0x61a4077a6870_0 .net *"_ivl_12", 0 0, L_0x61a4079cfd70;  1 drivers
v0x61a4077a6930_0 .net *"_ivl_15", 0 0, L_0x61a4079cfe60;  1 drivers
v0x61a4077a4e70_0 .net *"_ivl_16", 0 0, L_0x61a4079cff70;  1 drivers
v0x61a4077a4270_0 .net *"_ivl_2", 0 0, L_0x61a4079cfa20;  1 drivers
v0x61a4077a4330_0 .net *"_ivl_20", 0 0, L_0x61a4079d01a0;  1 drivers
v0x61a4077a3e30_0 .net *"_ivl_24", 0 0, L_0x61a4079d0350;  1 drivers
v0x61a4077a3ef0_0 .net *"_ivl_26", 0 0, L_0x61a4079d0410;  1 drivers
v0x61a4077a2970_0 .net *"_ivl_28", 0 0, L_0x61a4079d0480;  1 drivers
v0x61a40779f5b0_0 .net *"_ivl_36", 0 0, L_0x61a4079d0780;  1 drivers
L_0x7f24b3270260 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a40779d3d0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3270260;  1 drivers
v0x61a40779b9d0_0 .net *"_ivl_42", 0 0, L_0x61a4079d07f0;  1 drivers
v0x61a40779add0_0 .net *"_ivl_46", 0 0, L_0x61a4079d0ad0;  1 drivers
v0x61a40779ae70_0 .net *"_ivl_6", 0 0, L_0x61a4079cfb40;  1 drivers
v0x61a4077994d0_0 .net *"_ivl_9", 0 0, L_0x61a4079cfc60;  1 drivers
v0x61a407799590_0 .net "and_out", 0 0, L_0x61a4079d06a0;  1 drivers
v0x61a407796110_0 .net "cin", 0 0, L_0x61a4079d1190;  1 drivers
v0x61a4077961b0_0 .net "cout", 0 0, L_0x61a4079d0590;  1 drivers
v0x61a407793f30_0 .net "nand_out", 0 0, L_0x61a4079d0c50;  1 drivers
v0x61a407793ff0_0 .net "nor_out", 0 0, L_0x61a4079d0860;  1 drivers
v0x61a407792530_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4077925f0_0 .net "or_out", 0 0, L_0x61a4079d0710;  1 drivers
v0x61a407791930_0 .net "pass_a", 0 0, L_0x61a4079d0d60;  1 drivers
v0x61a4077919f0_0 .net "pass_b", 0 0, L_0x61a4079d0dd0;  1 drivers
v0x61a4077914f0_0 .var "result", 0 0;
v0x61a407791590_0 .net "sum", 0 0, L_0x61a4079d0290;  1 drivers
v0x61a407790030_0 .net "xnor_out", 0 0, L_0x61a4079d09a0;  1 drivers
v0x61a4077900f0_0 .net "xor_out", 0 0, L_0x61a4079d0900;  1 drivers
L_0x7f24b32702f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a40778cc70_0 .net "zero_out", 0 0, L_0x7f24b32702f0;  1 drivers
E_0x61a4077ae3b0/0 .event edge, v0x61a407859a40_0, v0x61a407791590_0, v0x61a407799590_0, v0x61a4077925f0_0;
E_0x61a4077ae3b0/1 .event edge, v0x61a407793ff0_0, v0x61a4077900f0_0, v0x61a407790030_0, v0x61a407793f30_0;
E_0x61a4077ae3b0/2 .event edge, v0x61a407791930_0, v0x61a4077919f0_0, v0x61a40778cc70_0;
E_0x61a4077ae3b0 .event/or E_0x61a4077ae3b0/0, E_0x61a4077ae3b0/1, E_0x61a4077ae3b0/2;
L_0x61a4079cfa20 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270218;
L_0x61a4079cfb40 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270260;
L_0x61a4079cfd70 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32702a8;
L_0x61a4079cffe0 .functor MUXZ 1, L_0x61a4079d0f50, L_0x61a4079cff70, L_0x61a4079cfe60, C4<>;
S_0x61a4078cfcd0 .scope generate, "mid_slice[18]" "mid_slice[18]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a40783d800 .param/l "i" 0 3 24, +C4<010010>;
S_0x61a4078d8e20 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4078cfcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079d14a0 .functor OR 1, L_0x61a4079d1260, L_0x61a4079d1380, C4<0>, C4<0>;
L_0x61a4079d16a0 .functor OR 1, L_0x61a4079d14a0, L_0x61a4079d15b0, C4<0>, C4<0>;
L_0x61a4079d17b0 .functor NOT 1, L_0x61a4079d2ab0, C4<0>, C4<0>, C4<0>;
L_0x61a4079d1a10 .functor XOR 1, L_0x61a4079d2670, L_0x61a4079d1820, C4<0>, C4<0>;
L_0x61a4079d1b00 .functor XOR 1, L_0x61a4079d1a10, L_0x61a4079d2b50, C4<0>, C4<0>;
L_0x61a4079d1bc0 .functor AND 1, L_0x61a4079d2670, L_0x61a4079d1820, C4<1>, C4<1>;
L_0x61a4079d1c80 .functor XOR 1, L_0x61a4079d2670, L_0x61a4079d1820, C4<0>, C4<0>;
L_0x61a4079d1cf0 .functor AND 1, L_0x61a4079d2b50, L_0x61a4079d1c80, C4<1>, C4<1>;
L_0x61a4079d1e00 .functor OR 1, L_0x61a4079d1bc0, L_0x61a4079d1cf0, C4<0>, C4<0>;
L_0x61a4079d1f10 .functor AND 1, L_0x61a4079d2670, L_0x61a4079d2ab0, C4<1>, C4<1>;
L_0x61a4079d1f80 .functor OR 1, L_0x61a4079d2670, L_0x61a4079d2ab0, C4<0>, C4<0>;
L_0x61a4079d1ff0 .functor OR 1, L_0x61a4079d2670, L_0x61a4079d2ab0, C4<0>, C4<0>;
L_0x61a4079d20d0 .functor NOT 1, L_0x61a4079d1ff0, C4<0>, C4<0>, C4<0>;
L_0x61a4079d2170 .functor XOR 1, L_0x61a4079d2670, L_0x61a4079d2ab0, C4<0>, C4<0>;
L_0x61a4079d2060 .functor XOR 1, L_0x61a4079d2670, L_0x61a4079d2ab0, C4<0>, C4<0>;
L_0x61a4079d2320 .functor NOT 1, L_0x61a4079d2060, C4<0>, C4<0>, C4<0>;
L_0x61a4079d2450 .functor AND 1, L_0x61a4079d2670, L_0x61a4079d2ab0, C4<1>, C4<1>;
L_0x61a4079d25d0 .functor NOT 1, L_0x61a4079d2450, C4<0>, C4<0>, C4<0>;
L_0x61a4079d2710 .functor BUFZ 1, L_0x61a4079d2670, C4<0>, C4<0>, C4<0>;
L_0x61a4079d2780 .functor BUFZ 1, L_0x61a4079d2ab0, C4<0>, C4<0>, C4<0>;
v0x61a40778aa90_0 .net "A", 0 0, L_0x61a4079d2670;  1 drivers
v0x61a40778ab50_0 .net "B", 0 0, L_0x61a4079d2ab0;  1 drivers
v0x61a407789090_0 .net "B_inverted", 0 0, L_0x61a4079d1820;  1 drivers
L_0x7f24b3270338 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407789150_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3270338;  1 drivers
L_0x7f24b32703c8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407788490_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b32703c8;  1 drivers
v0x61a407788050_0 .net *"_ivl_12", 0 0, L_0x61a4079d15b0;  1 drivers
v0x61a407788110_0 .net *"_ivl_15", 0 0, L_0x61a4079d16a0;  1 drivers
v0x61a407786b90_0 .net *"_ivl_16", 0 0, L_0x61a4079d17b0;  1 drivers
v0x61a4077837d0_0 .net *"_ivl_2", 0 0, L_0x61a4079d1260;  1 drivers
v0x61a407783890_0 .net *"_ivl_20", 0 0, L_0x61a4079d1a10;  1 drivers
v0x61a4077815f0_0 .net *"_ivl_24", 0 0, L_0x61a4079d1bc0;  1 drivers
v0x61a40777fbf0_0 .net *"_ivl_26", 0 0, L_0x61a4079d1c80;  1 drivers
v0x61a40777eff0_0 .net *"_ivl_28", 0 0, L_0x61a4079d1cf0;  1 drivers
v0x61a40777ebb0_0 .net *"_ivl_36", 0 0, L_0x61a4079d1ff0;  1 drivers
L_0x7f24b3270380 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a40777d6f0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3270380;  1 drivers
v0x61a40777a330_0 .net *"_ivl_42", 0 0, L_0x61a4079d2060;  1 drivers
v0x61a407778150_0 .net *"_ivl_46", 0 0, L_0x61a4079d2450;  1 drivers
v0x61a407776750_0 .net *"_ivl_6", 0 0, L_0x61a4079d1380;  1 drivers
v0x61a407776810_0 .net *"_ivl_9", 0 0, L_0x61a4079d14a0;  1 drivers
v0x61a407775b50_0 .net "and_out", 0 0, L_0x61a4079d1f10;  1 drivers
v0x61a407775c10_0 .net "cin", 0 0, L_0x61a4079d2b50;  1 drivers
v0x61a407775710_0 .net "cout", 0 0, L_0x61a4079d1e00;  1 drivers
v0x61a4077757b0_0 .net "nand_out", 0 0, L_0x61a4079d25d0;  1 drivers
v0x61a407774250_0 .net "nor_out", 0 0, L_0x61a4079d20d0;  1 drivers
v0x61a407774310_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a407770e90_0 .net "or_out", 0 0, L_0x61a4079d1f80;  1 drivers
v0x61a407770f50_0 .net "pass_a", 0 0, L_0x61a4079d2710;  1 drivers
v0x61a40776ecb0_0 .net "pass_b", 0 0, L_0x61a4079d2780;  1 drivers
v0x61a40776ed70_0 .var "result", 0 0;
v0x61a40776d2b0_0 .net "sum", 0 0, L_0x61a4079d1b00;  1 drivers
v0x61a40776d350_0 .net "xnor_out", 0 0, L_0x61a4079d2320;  1 drivers
v0x61a40776c6b0_0 .net "xor_out", 0 0, L_0x61a4079d2170;  1 drivers
L_0x7f24b3270410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a40776c770_0 .net "zero_out", 0 0, L_0x7f24b3270410;  1 drivers
E_0x61a407838d50/0 .event edge, v0x61a407859a40_0, v0x61a40776d2b0_0, v0x61a407775b50_0, v0x61a407770e90_0;
E_0x61a407838d50/1 .event edge, v0x61a407774250_0, v0x61a40776c6b0_0, v0x61a40776d350_0, v0x61a4077757b0_0;
E_0x61a407838d50/2 .event edge, v0x61a407770f50_0, v0x61a40776ecb0_0, v0x61a40776c770_0;
E_0x61a407838d50 .event/or E_0x61a407838d50/0, E_0x61a407838d50/1, E_0x61a407838d50/2;
L_0x61a4079d1260 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270338;
L_0x61a4079d1380 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270380;
L_0x61a4079d15b0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32703c8;
L_0x61a4079d1820 .functor MUXZ 1, L_0x61a4079d2ab0, L_0x61a4079d17b0, L_0x61a4079d16a0, C4<>;
S_0x61a4078d91a0 .scope generate, "mid_slice[19]" "mid_slice[19]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a40781f570 .param/l "i" 0 3 24, +C4<010011>;
S_0x61a4078e22f0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4078d91a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079d3020 .functor OR 1, L_0x61a4079d2de0, L_0x61a4079d2f00, C4<0>, C4<0>;
L_0x61a4079d3220 .functor OR 1, L_0x61a4079d3020, L_0x61a4079d3130, C4<0>, C4<0>;
L_0x61a4079d3330 .functor NOT 1, L_0x61a4079d4450, C4<0>, C4<0>, C4<0>;
L_0x61a4079d3560 .functor XOR 1, L_0x61a4079d41c0, L_0x61a4079d33a0, C4<0>, C4<0>;
L_0x61a4079d3650 .functor XOR 1, L_0x61a4079d3560, L_0x61a4079d46c0, C4<0>, C4<0>;
L_0x61a4079d3710 .functor AND 1, L_0x61a4079d41c0, L_0x61a4079d33a0, C4<1>, C4<1>;
L_0x61a4079d37d0 .functor XOR 1, L_0x61a4079d41c0, L_0x61a4079d33a0, C4<0>, C4<0>;
L_0x61a4079d3840 .functor AND 1, L_0x61a4079d46c0, L_0x61a4079d37d0, C4<1>, C4<1>;
L_0x61a4079d3950 .functor OR 1, L_0x61a4079d3710, L_0x61a4079d3840, C4<0>, C4<0>;
L_0x61a4079d3a60 .functor AND 1, L_0x61a4079d41c0, L_0x61a4079d4450, C4<1>, C4<1>;
L_0x61a4079d3ad0 .functor OR 1, L_0x61a4079d41c0, L_0x61a4079d4450, C4<0>, C4<0>;
L_0x61a4079d3b40 .functor OR 1, L_0x61a4079d41c0, L_0x61a4079d4450, C4<0>, C4<0>;
L_0x61a4079d3c20 .functor NOT 1, L_0x61a4079d3b40, C4<0>, C4<0>, C4<0>;
L_0x61a4079d3cc0 .functor XOR 1, L_0x61a4079d41c0, L_0x61a4079d4450, C4<0>, C4<0>;
L_0x61a4079d3bb0 .functor XOR 1, L_0x61a4079d41c0, L_0x61a4079d4450, C4<0>, C4<0>;
L_0x61a4079d3e70 .functor NOT 1, L_0x61a4079d3bb0, C4<0>, C4<0>, C4<0>;
L_0x61a4079d3fa0 .functor AND 1, L_0x61a4079d41c0, L_0x61a4079d4450, C4<1>, C4<1>;
L_0x61a4079d4120 .functor NOT 1, L_0x61a4079d3fa0, C4<0>, C4<0>, C4<0>;
L_0x61a4079d4260 .functor BUFZ 1, L_0x61a4079d41c0, C4<0>, C4<0>, C4<0>;
L_0x61a4079d42d0 .functor BUFZ 1, L_0x61a4079d4450, C4<0>, C4<0>, C4<0>;
v0x61a40776adb0_0 .net "A", 0 0, L_0x61a4079d41c0;  1 drivers
v0x61a4077679f0_0 .net "B", 0 0, L_0x61a4079d4450;  1 drivers
v0x61a407767ab0_0 .net "B_inverted", 0 0, L_0x61a4079d33a0;  1 drivers
L_0x7f24b3270458 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407765810_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3270458;  1 drivers
L_0x7f24b32704e8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407763e10_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b32704e8;  1 drivers
v0x61a407763210_0 .net *"_ivl_12", 0 0, L_0x61a4079d3130;  1 drivers
v0x61a4077632d0_0 .net *"_ivl_15", 0 0, L_0x61a4079d3220;  1 drivers
v0x61a407762dd0_0 .net *"_ivl_16", 0 0, L_0x61a4079d3330;  1 drivers
v0x61a407761910_0 .net *"_ivl_2", 0 0, L_0x61a4079d2de0;  1 drivers
v0x61a4077619d0_0 .net *"_ivl_20", 0 0, L_0x61a4079d3560;  1 drivers
v0x61a40775e550_0 .net *"_ivl_24", 0 0, L_0x61a4079d3710;  1 drivers
v0x61a40775c370_0 .net *"_ivl_26", 0 0, L_0x61a4079d37d0;  1 drivers
v0x61a40775a970_0 .net *"_ivl_28", 0 0, L_0x61a4079d3840;  1 drivers
v0x61a407759d70_0 .net *"_ivl_36", 0 0, L_0x61a4079d3b40;  1 drivers
L_0x7f24b32704a0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407759930_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b32704a0;  1 drivers
v0x61a407758470_0 .net *"_ivl_42", 0 0, L_0x61a4079d3bb0;  1 drivers
v0x61a4077550b0_0 .net *"_ivl_46", 0 0, L_0x61a4079d3fa0;  1 drivers
v0x61a407752ed0_0 .net *"_ivl_6", 0 0, L_0x61a4079d2f00;  1 drivers
v0x61a407752f90_0 .net *"_ivl_9", 0 0, L_0x61a4079d3020;  1 drivers
v0x61a4077514d0_0 .net "and_out", 0 0, L_0x61a4079d3a60;  1 drivers
v0x61a407751590_0 .net "cin", 0 0, L_0x61a4079d46c0;  1 drivers
v0x61a4077508d0_0 .net "cout", 0 0, L_0x61a4079d3950;  1 drivers
v0x61a407750990_0 .net "nand_out", 0 0, L_0x61a4079d4120;  1 drivers
v0x61a407750490_0 .net "nor_out", 0 0, L_0x61a4079d3c20;  1 drivers
v0x61a407750530_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40774efd0_0 .net "or_out", 0 0, L_0x61a4079d3ad0;  1 drivers
v0x61a40774f090_0 .net "pass_a", 0 0, L_0x61a4079d4260;  1 drivers
v0x61a40774bc10_0 .net "pass_b", 0 0, L_0x61a4079d42d0;  1 drivers
v0x61a40774bcd0_0 .var "result", 0 0;
v0x61a407749a30_0 .net "sum", 0 0, L_0x61a4079d3650;  1 drivers
v0x61a407749af0_0 .net "xnor_out", 0 0, L_0x61a4079d3e70;  1 drivers
v0x61a407748030_0 .net "xor_out", 0 0, L_0x61a4079d3cc0;  1 drivers
L_0x7f24b3270530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4077480d0_0 .net "zero_out", 0 0, L_0x7f24b3270530;  1 drivers
E_0x61a407824b50/0 .event edge, v0x61a407859a40_0, v0x61a407749a30_0, v0x61a4077514d0_0, v0x61a40774efd0_0;
E_0x61a407824b50/1 .event edge, v0x61a407750490_0, v0x61a407748030_0, v0x61a407749af0_0, v0x61a407750990_0;
E_0x61a407824b50/2 .event edge, v0x61a40774f090_0, v0x61a40774bc10_0, v0x61a4077480d0_0;
E_0x61a407824b50 .event/or E_0x61a407824b50/0, E_0x61a407824b50/1, E_0x61a407824b50/2;
L_0x61a4079d2de0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270458;
L_0x61a4079d2f00 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32704a0;
L_0x61a4079d3130 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32704e8;
L_0x61a4079d33a0 .functor MUXZ 1, L_0x61a4079d4450, L_0x61a4079d3330, L_0x61a4079d3220, C4<>;
S_0x61a4078bd330 .scope generate, "mid_slice[20]" "mid_slice[20]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407805c60 .param/l "i" 0 3 24, +C4<010100>;
S_0x61a4078a1140 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4078bd330;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079d49d0 .functor OR 1, L_0x61a4079d4790, L_0x61a4079d48b0, C4<0>, C4<0>;
L_0x61a4079d4bd0 .functor OR 1, L_0x61a4079d49d0, L_0x61a4079d4ae0, C4<0>, C4<0>;
L_0x61a4079d4ce0 .functor NOT 1, L_0x61a4079d5f50, C4<0>, C4<0>, C4<0>;
L_0x61a4079d4f10 .functor XOR 1, L_0x61a4079d5b40, L_0x61a4079d4d50, C4<0>, C4<0>;
L_0x61a4079d5000 .functor XOR 1, L_0x61a4079d4f10, L_0x61a4079d5ff0, C4<0>, C4<0>;
L_0x61a4079d50c0 .functor AND 1, L_0x61a4079d5b40, L_0x61a4079d4d50, C4<1>, C4<1>;
L_0x61a4079d5180 .functor XOR 1, L_0x61a4079d5b40, L_0x61a4079d4d50, C4<0>, C4<0>;
L_0x61a4079d51f0 .functor AND 1, L_0x61a4079d5ff0, L_0x61a4079d5180, C4<1>, C4<1>;
L_0x61a4079d5300 .functor OR 1, L_0x61a4079d50c0, L_0x61a4079d51f0, C4<0>, C4<0>;
L_0x61a4079d5410 .functor AND 1, L_0x61a4079d5b40, L_0x61a4079d5f50, C4<1>, C4<1>;
L_0x61a4079d5480 .functor OR 1, L_0x61a4079d5b40, L_0x61a4079d5f50, C4<0>, C4<0>;
L_0x61a4079d54f0 .functor OR 1, L_0x61a4079d5b40, L_0x61a4079d5f50, C4<0>, C4<0>;
L_0x61a4079d55d0 .functor NOT 1, L_0x61a4079d54f0, C4<0>, C4<0>, C4<0>;
L_0x61a4079d5670 .functor XOR 1, L_0x61a4079d5b40, L_0x61a4079d5f50, C4<0>, C4<0>;
L_0x61a4079d5560 .functor XOR 1, L_0x61a4079d5b40, L_0x61a4079d5f50, C4<0>, C4<0>;
L_0x61a4079d5820 .functor NOT 1, L_0x61a4079d5560, C4<0>, C4<0>, C4<0>;
L_0x61a4079d5950 .functor AND 1, L_0x61a4079d5b40, L_0x61a4079d5f50, C4<1>, C4<1>;
L_0x61a4079d5ad0 .functor NOT 1, L_0x61a4079d5950, C4<0>, C4<0>, C4<0>;
L_0x61a4079d5be0 .functor BUFZ 1, L_0x61a4079d5b40, C4<0>, C4<0>, C4<0>;
L_0x61a4079d5c50 .functor BUFZ 1, L_0x61a4079d5f50, C4<0>, C4<0>, C4<0>;
v0x61a407746ff0_0 .net "A", 0 0, L_0x61a4079d5b40;  1 drivers
v0x61a407745b30_0 .net "B", 0 0, L_0x61a4079d5f50;  1 drivers
v0x61a407745bf0_0 .net "B_inverted", 0 0, L_0x61a4079d4d50;  1 drivers
L_0x7f24b3270578 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407742770_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3270578;  1 drivers
L_0x7f24b3270608 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407740590_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3270608;  1 drivers
v0x61a40773eb90_0 .net *"_ivl_12", 0 0, L_0x61a4079d4ae0;  1 drivers
v0x61a40773ec50_0 .net *"_ivl_15", 0 0, L_0x61a4079d4bd0;  1 drivers
v0x61a40773df90_0 .net *"_ivl_16", 0 0, L_0x61a4079d4ce0;  1 drivers
v0x61a40773db50_0 .net *"_ivl_2", 0 0, L_0x61a4079d4790;  1 drivers
v0x61a40773dc10_0 .net *"_ivl_20", 0 0, L_0x61a4079d4f10;  1 drivers
v0x61a40773c690_0 .net *"_ivl_24", 0 0, L_0x61a4079d50c0;  1 drivers
v0x61a40773c750_0 .net *"_ivl_26", 0 0, L_0x61a4079d5180;  1 drivers
v0x61a4077370c0_0 .net *"_ivl_28", 0 0, L_0x61a4079d51f0;  1 drivers
v0x61a4077356c0_0 .net *"_ivl_36", 0 0, L_0x61a4079d54f0;  1 drivers
L_0x7f24b32705c0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407734ac0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b32705c0;  1 drivers
v0x61a407734680_0 .net *"_ivl_42", 0 0, L_0x61a4079d5560;  1 drivers
v0x61a4077331c0_0 .net *"_ivl_46", 0 0, L_0x61a4079d5950;  1 drivers
v0x61a40772fb10_0 .net *"_ivl_6", 0 0, L_0x61a4079d48b0;  1 drivers
v0x61a40772fbd0_0 .net *"_ivl_9", 0 0, L_0x61a4079d49d0;  1 drivers
v0x61a40772da00_0 .net "and_out", 0 0, L_0x61a4079d5410;  1 drivers
v0x61a40772daa0_0 .net "cin", 0 0, L_0x61a4079d5ff0;  1 drivers
v0x61a407897ff0_0 .net "cout", 0 0, L_0x61a4079d5300;  1 drivers
v0x61a4078980b0_0 .net "nand_out", 0 0, L_0x61a4079d5ad0;  1 drivers
v0x61a407897c70_0 .net "nor_out", 0 0, L_0x61a4079d55d0;  1 drivers
v0x61a407897d30_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40788eb20_0 .net "or_out", 0 0, L_0x61a4079d5480;  1 drivers
v0x61a40788ebe0_0 .net "pass_a", 0 0, L_0x61a4079d5be0;  1 drivers
v0x61a40788e7a0_0 .net "pass_b", 0 0, L_0x61a4079d5c50;  1 drivers
v0x61a40788e860_0 .var "result", 0 0;
v0x61a407885650_0 .net "sum", 0 0, L_0x61a4079d5000;  1 drivers
v0x61a407885710_0 .net "xnor_out", 0 0, L_0x61a4079d5820;  1 drivers
v0x61a4078852d0_0 .net "xor_out", 0 0, L_0x61a4079d5670;  1 drivers
L_0x7f24b3270650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407885390_0 .net "zero_out", 0 0, L_0x7f24b3270650;  1 drivers
E_0x61a4077474d0/0 .event edge, v0x61a407859a40_0, v0x61a407885650_0, v0x61a40772da00_0, v0x61a40788eb20_0;
E_0x61a4077474d0/1 .event edge, v0x61a407897c70_0, v0x61a4078852d0_0, v0x61a407885710_0, v0x61a4078980b0_0;
E_0x61a4077474d0/2 .event edge, v0x61a40788ebe0_0, v0x61a40788e7a0_0, v0x61a407885390_0;
E_0x61a4077474d0 .event/or E_0x61a4077474d0/0, E_0x61a4077474d0/1, E_0x61a4077474d0/2;
L_0x61a4079d4790 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270578;
L_0x61a4079d48b0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32705c0;
L_0x61a4079d4ae0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270608;
L_0x61a4079d4d50 .functor MUXZ 1, L_0x61a4079d5f50, L_0x61a4079d4ce0, L_0x61a4079d4bd0, C4<>;
S_0x61a4078a14c0 .scope generate, "mid_slice[21]" "mid_slice[21]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4077f8910 .param/l "i" 0 3 24, +C4<010101>;
S_0x61a4078aa610 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4078a14c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079d6490 .functor OR 1, L_0x61a4079d6280, L_0x61a4079d6370, C4<0>, C4<0>;
L_0x61a4079cd130 .functor OR 1, L_0x61a4079d6490, L_0x61a4079d65a0, C4<0>, C4<0>;
L_0x61a4079b5480 .functor NOT 1, L_0x61a4079d8000, C4<0>, C4<0>, C4<0>;
L_0x61a4079b56b0 .functor XOR 1, L_0x61a4079d7dd0, L_0x61a4079b54f0, C4<0>, C4<0>;
L_0x61a4079b57a0 .functor XOR 1, L_0x61a4079b56b0, L_0x61a4079d82a0, C4<0>, C4<0>;
L_0x61a4079b5860 .functor AND 1, L_0x61a4079d7dd0, L_0x61a4079b54f0, C4<1>, C4<1>;
L_0x61a4079b5920 .functor XOR 1, L_0x61a4079d7dd0, L_0x61a4079b54f0, C4<0>, C4<0>;
L_0x61a4079b5990 .functor AND 1, L_0x61a4079d82a0, L_0x61a4079b5920, C4<1>, C4<1>;
L_0x61a4079b5aa0 .functor OR 1, L_0x61a4079b5860, L_0x61a4079b5990, C4<0>, C4<0>;
L_0x61a4079d7650 .functor AND 1, L_0x61a4079d7dd0, L_0x61a4079d8000, C4<1>, C4<1>;
L_0x61a4079d7720 .functor OR 1, L_0x61a4079d7dd0, L_0x61a4079d8000, C4<0>, C4<0>;
L_0x61a4079d7790 .functor OR 1, L_0x61a4079d7dd0, L_0x61a4079d8000, C4<0>, C4<0>;
L_0x61a4079d7870 .functor NOT 1, L_0x61a4079d7790, C4<0>, C4<0>, C4<0>;
L_0x61a4079d78e0 .functor XOR 1, L_0x61a4079d7dd0, L_0x61a4079d8000, C4<0>, C4<0>;
L_0x61a4079d7800 .functor XOR 1, L_0x61a4079d7dd0, L_0x61a4079d8000, C4<0>, C4<0>;
L_0x61a4079d7ae0 .functor NOT 1, L_0x61a4079d7800, C4<0>, C4<0>, C4<0>;
L_0x61a4079d7be0 .functor AND 1, L_0x61a4079d7dd0, L_0x61a4079d8000, C4<1>, C4<1>;
L_0x61a4079d7d60 .functor NOT 1, L_0x61a4079d7be0, C4<0>, C4<0>, C4<0>;
L_0x61a4079d7e70 .functor BUFZ 1, L_0x61a4079d7dd0, C4<0>, C4<0>, C4<0>;
L_0x61a4079d7ee0 .functor BUFZ 1, L_0x61a4079d8000, C4<0>, C4<0>, C4<0>;
v0x61a40787be00_0 .net "A", 0 0, L_0x61a4079d7dd0;  1 drivers
v0x61a40787bee0_0 .net "B", 0 0, L_0x61a4079d8000;  1 drivers
v0x61a407872cb0_0 .net "B_inverted", 0 0, L_0x61a4079b54f0;  1 drivers
L_0x7f24b3270698 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407872d50_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3270698;  1 drivers
L_0x7f24b3270728 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407872930_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3270728;  1 drivers
v0x61a4078697e0_0 .net *"_ivl_12", 0 0, L_0x61a4079d65a0;  1 drivers
v0x61a4078698a0_0 .net *"_ivl_15", 0 0, L_0x61a4079cd130;  1 drivers
v0x61a407869460_0 .net *"_ivl_16", 0 0, L_0x61a4079b5480;  1 drivers
v0x61a407869540_0 .net *"_ivl_2", 0 0, L_0x61a4079d6280;  1 drivers
v0x61a407860310_0 .net *"_ivl_20", 0 0, L_0x61a4079b56b0;  1 drivers
v0x61a4078603f0_0 .net *"_ivl_24", 0 0, L_0x61a4079b5860;  1 drivers
v0x61a40785ff90_0 .net *"_ivl_26", 0 0, L_0x61a4079b5920;  1 drivers
v0x61a407860070_0 .net *"_ivl_28", 0 0, L_0x61a4079b5990;  1 drivers
v0x61a407856e40_0 .net *"_ivl_36", 0 0, L_0x61a4079d7790;  1 drivers
L_0x7f24b32706e0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407856f00_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b32706e0;  1 drivers
v0x61a407856ac0_0 .net *"_ivl_42", 0 0, L_0x61a4079d7800;  1 drivers
v0x61a407856ba0_0 .net *"_ivl_46", 0 0, L_0x61a4079d7be0;  1 drivers
v0x61a40784d980_0 .net *"_ivl_6", 0 0, L_0x61a4079d6370;  1 drivers
v0x61a40784da20_0 .net *"_ivl_9", 0 0, L_0x61a4079d6490;  1 drivers
v0x61a40784d600_0 .net "and_out", 0 0, L_0x61a4079d7650;  1 drivers
v0x61a40784d6c0_0 .net "cin", 0 0, L_0x61a4079d82a0;  1 drivers
v0x61a4078444e0_0 .net "cout", 0 0, L_0x61a4079b5aa0;  1 drivers
v0x61a4078445a0_0 .net "nand_out", 0 0, L_0x61a4079d7d60;  1 drivers
v0x61a407844160_0 .net "nor_out", 0 0, L_0x61a4079d7870;  1 drivers
v0x61a407844220_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40783b040_0 .net "or_out", 0 0, L_0x61a4079d7720;  1 drivers
v0x61a40783b100_0 .net "pass_a", 0 0, L_0x61a4079d7e70;  1 drivers
v0x61a40783acc0_0 .net "pass_b", 0 0, L_0x61a4079d7ee0;  1 drivers
v0x61a40783ad80_0 .var "result", 0 0;
v0x61a407831ba0_0 .net "sum", 0 0, L_0x61a4079b57a0;  1 drivers
v0x61a407831c60_0 .net "xnor_out", 0 0, L_0x61a4079d7ae0;  1 drivers
v0x61a407831820_0 .net "xor_out", 0 0, L_0x61a4079d78e0;  1 drivers
L_0x7f24b3270770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4078318e0_0 .net "zero_out", 0 0, L_0x7f24b3270770;  1 drivers
E_0x61a40787c220/0 .event edge, v0x61a407859a40_0, v0x61a407831ba0_0, v0x61a40784d600_0, v0x61a40783b040_0;
E_0x61a40787c220/1 .event edge, v0x61a407844160_0, v0x61a407831820_0, v0x61a407831c60_0, v0x61a4078445a0_0;
E_0x61a40787c220/2 .event edge, v0x61a40783b100_0, v0x61a40783acc0_0, v0x61a4078318e0_0;
E_0x61a40787c220 .event/or E_0x61a40787c220/0, E_0x61a40787c220/1, E_0x61a40787c220/2;
L_0x61a4079d6280 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270698;
L_0x61a4079d6370 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32706e0;
L_0x61a4079d65a0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270728;
L_0x61a4079b54f0 .functor MUXZ 1, L_0x61a4079d8000, L_0x61a4079b5480, L_0x61a4079cd130, C4<>;
S_0x61a4078aa990 .scope generate, "mid_slice[22]" "mid_slice[22]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4077dbf10 .param/l "i" 0 3 24, +C4<010110>;
S_0x61a4078b3ae0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4078aa990;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079d8550 .functor OR 1, L_0x61a4079d8340, L_0x61a4079d8430, C4<0>, C4<0>;
L_0x61a4079d8780 .functor OR 1, L_0x61a4079d8550, L_0x61a4079d8660, C4<0>, C4<0>;
L_0x61a4079d8890 .functor NOT 1, L_0x61a4079d9b00, C4<0>, C4<0>, C4<0>;
L_0x61a4079d8ac0 .functor XOR 1, L_0x61a4079d96c0, L_0x61a4079d8900, C4<0>, C4<0>;
L_0x61a4079d8bb0 .functor XOR 1, L_0x61a4079d8ac0, L_0x61a4079d9ba0, C4<0>, C4<0>;
L_0x61a4079d8c70 .functor AND 1, L_0x61a4079d96c0, L_0x61a4079d8900, C4<1>, C4<1>;
L_0x61a4079d8d30 .functor XOR 1, L_0x61a4079d96c0, L_0x61a4079d8900, C4<0>, C4<0>;
L_0x61a4079d8da0 .functor AND 1, L_0x61a4079d9ba0, L_0x61a4079d8d30, C4<1>, C4<1>;
L_0x61a4079d8eb0 .functor OR 1, L_0x61a4079d8c70, L_0x61a4079d8da0, C4<0>, C4<0>;
L_0x61a4079d8fc0 .functor AND 1, L_0x61a4079d96c0, L_0x61a4079d9b00, C4<1>, C4<1>;
L_0x61a4079d9030 .functor OR 1, L_0x61a4079d96c0, L_0x61a4079d9b00, C4<0>, C4<0>;
L_0x61a4079d90a0 .functor OR 1, L_0x61a4079d96c0, L_0x61a4079d9b00, C4<0>, C4<0>;
L_0x61a4079d9180 .functor NOT 1, L_0x61a4079d90a0, C4<0>, C4<0>, C4<0>;
L_0x61a4079d91f0 .functor XOR 1, L_0x61a4079d96c0, L_0x61a4079d9b00, C4<0>, C4<0>;
L_0x61a4079d9110 .functor XOR 1, L_0x61a4079d96c0, L_0x61a4079d9b00, C4<0>, C4<0>;
L_0x61a4079d93a0 .functor NOT 1, L_0x61a4079d9110, C4<0>, C4<0>, C4<0>;
L_0x61a4079d94d0 .functor AND 1, L_0x61a4079d96c0, L_0x61a4079d9b00, C4<1>, C4<1>;
L_0x61a4079d9650 .functor NOT 1, L_0x61a4079d94d0, C4<0>, C4<0>, C4<0>;
L_0x61a4079d9760 .functor BUFZ 1, L_0x61a4079d96c0, C4<0>, C4<0>, C4<0>;
L_0x61a4079d97d0 .functor BUFZ 1, L_0x61a4079d9b00, C4<0>, C4<0>, C4<0>;
v0x61a407828380_0 .net "A", 0 0, L_0x61a4079d96c0;  1 drivers
v0x61a407828460_0 .net "B", 0 0, L_0x61a4079d9b00;  1 drivers
v0x61a40781f260_0 .net "B_inverted", 0 0, L_0x61a4079d8900;  1 drivers
L_0x7f24b32707b8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a40781f320_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b32707b8;  1 drivers
L_0x7f24b3270848 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40781eee0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3270848;  1 drivers
v0x61a407815dc0_0 .net *"_ivl_12", 0 0, L_0x61a4079d8660;  1 drivers
v0x61a407815e80_0 .net *"_ivl_15", 0 0, L_0x61a4079d8780;  1 drivers
v0x61a407815a40_0 .net *"_ivl_16", 0 0, L_0x61a4079d8890;  1 drivers
v0x61a407815b20_0 .net *"_ivl_2", 0 0, L_0x61a4079d8340;  1 drivers
v0x61a40780c920_0 .net *"_ivl_20", 0 0, L_0x61a4079d8ac0;  1 drivers
v0x61a40780ca00_0 .net *"_ivl_24", 0 0, L_0x61a4079d8c70;  1 drivers
v0x61a40780c5a0_0 .net *"_ivl_26", 0 0, L_0x61a4079d8d30;  1 drivers
v0x61a40780c680_0 .net *"_ivl_28", 0 0, L_0x61a4079d8da0;  1 drivers
v0x61a407803480_0 .net *"_ivl_36", 0 0, L_0x61a4079d90a0;  1 drivers
L_0x7f24b3270800 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407803540_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3270800;  1 drivers
v0x61a407803100_0 .net *"_ivl_42", 0 0, L_0x61a4079d9110;  1 drivers
v0x61a4078031e0_0 .net *"_ivl_46", 0 0, L_0x61a4079d94d0;  1 drivers
v0x61a4077f9fe0_0 .net *"_ivl_6", 0 0, L_0x61a4079d8430;  1 drivers
v0x61a4077fa080_0 .net *"_ivl_9", 0 0, L_0x61a4079d8550;  1 drivers
v0x61a4077f9c60_0 .net "and_out", 0 0, L_0x61a4079d8fc0;  1 drivers
v0x61a4077f9d20_0 .net "cin", 0 0, L_0x61a4079d9ba0;  1 drivers
v0x61a4077f0b40_0 .net "cout", 0 0, L_0x61a4079d8eb0;  1 drivers
v0x61a4077f0c00_0 .net "nand_out", 0 0, L_0x61a4079d9650;  1 drivers
v0x61a4077f07c0_0 .net "nor_out", 0 0, L_0x61a4079d9180;  1 drivers
v0x61a4077f0880_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4077e76a0_0 .net "or_out", 0 0, L_0x61a4079d9030;  1 drivers
v0x61a4077e7760_0 .net "pass_a", 0 0, L_0x61a4079d9760;  1 drivers
v0x61a4077e7320_0 .net "pass_b", 0 0, L_0x61a4079d97d0;  1 drivers
v0x61a4077e73e0_0 .var "result", 0 0;
v0x61a4077de200_0 .net "sum", 0 0, L_0x61a4079d8bb0;  1 drivers
v0x61a4077de2c0_0 .net "xnor_out", 0 0, L_0x61a4079d93a0;  1 drivers
v0x61a4077dde80_0 .net "xor_out", 0 0, L_0x61a4079d91f0;  1 drivers
L_0x7f24b3270890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4077ddf40_0 .net "zero_out", 0 0, L_0x7f24b3270890;  1 drivers
E_0x61a4078287a0/0 .event edge, v0x61a407859a40_0, v0x61a4077de200_0, v0x61a4077f9c60_0, v0x61a4077e76a0_0;
E_0x61a4078287a0/1 .event edge, v0x61a4077f07c0_0, v0x61a4077dde80_0, v0x61a4077de2c0_0, v0x61a4077f0c00_0;
E_0x61a4078287a0/2 .event edge, v0x61a4077e7760_0, v0x61a4077e7320_0, v0x61a4077ddf40_0;
E_0x61a4078287a0 .event/or E_0x61a4078287a0/0, E_0x61a4078287a0/1, E_0x61a4078287a0/2;
L_0x61a4079d8340 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32707b8;
L_0x61a4079d8430 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270800;
L_0x61a4079d8660 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270848;
L_0x61a4079d8900 .functor MUXZ 1, L_0x61a4079d9b00, L_0x61a4079d8890, L_0x61a4079d8780, C4<>;
S_0x61a4078b3e60 .scope generate, "mid_slice[23]" "mid_slice[23]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4077c0d30 .param/l "i" 0 3 24, +C4<010111>;
S_0x61a4078bcfb0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4078b3e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079da0a0 .functor OR 1, L_0x61a4079d9e60, L_0x61a4079d9f80, C4<0>, C4<0>;
L_0x61a4079da2a0 .functor OR 1, L_0x61a4079da0a0, L_0x61a4079da1b0, C4<0>, C4<0>;
L_0x61a4079da3b0 .functor NOT 1, L_0x61a4079db410, C4<0>, C4<0>, C4<0>;
L_0x61a4079da5e0 .functor XOR 1, L_0x61a4079db1e0, L_0x61a4079da420, C4<0>, C4<0>;
L_0x61a4079da6d0 .functor XOR 1, L_0x61a4079da5e0, L_0x61a4079db6e0, C4<0>, C4<0>;
L_0x61a4079da790 .functor AND 1, L_0x61a4079db1e0, L_0x61a4079da420, C4<1>, C4<1>;
L_0x61a4079da850 .functor XOR 1, L_0x61a4079db1e0, L_0x61a4079da420, C4<0>, C4<0>;
L_0x61a4079da8c0 .functor AND 1, L_0x61a4079db6e0, L_0x61a4079da850, C4<1>, C4<1>;
L_0x61a4079da9d0 .functor OR 1, L_0x61a4079da790, L_0x61a4079da8c0, C4<0>, C4<0>;
L_0x61a4079daae0 .functor AND 1, L_0x61a4079db1e0, L_0x61a4079db410, C4<1>, C4<1>;
L_0x61a4079dab50 .functor OR 1, L_0x61a4079db1e0, L_0x61a4079db410, C4<0>, C4<0>;
L_0x61a4079dabc0 .functor OR 1, L_0x61a4079db1e0, L_0x61a4079db410, C4<0>, C4<0>;
L_0x61a4079daca0 .functor NOT 1, L_0x61a4079dabc0, C4<0>, C4<0>, C4<0>;
L_0x61a4079dad10 .functor XOR 1, L_0x61a4079db1e0, L_0x61a4079db410, C4<0>, C4<0>;
L_0x61a4079dac30 .functor XOR 1, L_0x61a4079db1e0, L_0x61a4079db410, C4<0>, C4<0>;
L_0x61a4079daec0 .functor NOT 1, L_0x61a4079dac30, C4<0>, C4<0>, C4<0>;
L_0x61a4079daff0 .functor AND 1, L_0x61a4079db1e0, L_0x61a4079db410, C4<1>, C4<1>;
L_0x61a4079db170 .functor NOT 1, L_0x61a4079daff0, C4<0>, C4<0>, C4<0>;
L_0x61a4079db280 .functor BUFZ 1, L_0x61a4079db1e0, C4<0>, C4<0>, C4<0>;
L_0x61a4079db2f0 .functor BUFZ 1, L_0x61a4079db410, C4<0>, C4<0>, C4<0>;
v0x61a4077d49e0_0 .net "A", 0 0, L_0x61a4079db1e0;  1 drivers
v0x61a4077d4ac0_0 .net "B", 0 0, L_0x61a4079db410;  1 drivers
v0x61a4077cb8c0_0 .net "B_inverted", 0 0, L_0x61a4079da420;  1 drivers
L_0x7f24b32708d8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4077cb980_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b32708d8;  1 drivers
L_0x7f24b3270968 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4077cb540_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3270968;  1 drivers
v0x61a4077c2420_0 .net *"_ivl_12", 0 0, L_0x61a4079da1b0;  1 drivers
v0x61a4077c24e0_0 .net *"_ivl_15", 0 0, L_0x61a4079da2a0;  1 drivers
v0x61a4077c20a0_0 .net *"_ivl_16", 0 0, L_0x61a4079da3b0;  1 drivers
v0x61a4077c2180_0 .net *"_ivl_2", 0 0, L_0x61a4079d9e60;  1 drivers
v0x61a4077b8f80_0 .net *"_ivl_20", 0 0, L_0x61a4079da5e0;  1 drivers
v0x61a4077b9060_0 .net *"_ivl_24", 0 0, L_0x61a4079da790;  1 drivers
v0x61a4077b8c00_0 .net *"_ivl_26", 0 0, L_0x61a4079da850;  1 drivers
v0x61a4077b8ce0_0 .net *"_ivl_28", 0 0, L_0x61a4079da8c0;  1 drivers
v0x61a4077afae0_0 .net *"_ivl_36", 0 0, L_0x61a4079dabc0;  1 drivers
L_0x7f24b3270920 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4077afba0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3270920;  1 drivers
v0x61a4077af760_0 .net *"_ivl_42", 0 0, L_0x61a4079dac30;  1 drivers
v0x61a4077af840_0 .net *"_ivl_46", 0 0, L_0x61a4079daff0;  1 drivers
v0x61a4077a6640_0 .net *"_ivl_6", 0 0, L_0x61a4079d9f80;  1 drivers
v0x61a4077a66e0_0 .net *"_ivl_9", 0 0, L_0x61a4079da0a0;  1 drivers
v0x61a4077a62c0_0 .net "and_out", 0 0, L_0x61a4079daae0;  1 drivers
v0x61a4077a6380_0 .net "cin", 0 0, L_0x61a4079db6e0;  1 drivers
v0x61a40779d1a0_0 .net "cout", 0 0, L_0x61a4079da9d0;  1 drivers
v0x61a40779d260_0 .net "nand_out", 0 0, L_0x61a4079db170;  1 drivers
v0x61a40779ce20_0 .net "nor_out", 0 0, L_0x61a4079daca0;  1 drivers
v0x61a40779cee0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a407793d00_0 .net "or_out", 0 0, L_0x61a4079dab50;  1 drivers
v0x61a407793dc0_0 .net "pass_a", 0 0, L_0x61a4079db280;  1 drivers
v0x61a407793980_0 .net "pass_b", 0 0, L_0x61a4079db2f0;  1 drivers
v0x61a407793a40_0 .var "result", 0 0;
v0x61a40778a860_0 .net "sum", 0 0, L_0x61a4079da6d0;  1 drivers
v0x61a40778a920_0 .net "xnor_out", 0 0, L_0x61a4079daec0;  1 drivers
v0x61a40778a4e0_0 .net "xor_out", 0 0, L_0x61a4079dad10;  1 drivers
L_0x7f24b32709b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a40778a5a0_0 .net "zero_out", 0 0, L_0x7f24b32709b0;  1 drivers
E_0x61a4077d4e00/0 .event edge, v0x61a407859a40_0, v0x61a40778a860_0, v0x61a4077a62c0_0, v0x61a407793d00_0;
E_0x61a4077d4e00/1 .event edge, v0x61a40779ce20_0, v0x61a40778a4e0_0, v0x61a40778a920_0, v0x61a40779d260_0;
E_0x61a4077d4e00/2 .event edge, v0x61a407793dc0_0, v0x61a407793980_0, v0x61a40778a5a0_0;
E_0x61a4077d4e00 .event/or E_0x61a4077d4e00/0, E_0x61a4077d4e00/1, E_0x61a4077d4e00/2;
L_0x61a4079d9e60 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32708d8;
L_0x61a4079d9f80 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270920;
L_0x61a4079da1b0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270968;
L_0x61a4079da420 .functor MUXZ 1, L_0x61a4079db410, L_0x61a4079da3b0, L_0x61a4079da2a0, C4<>;
S_0x61a4077813c0 .scope generate, "mid_slice[24]" "mid_slice[24]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4077a4f50 .param/l "i" 0 3 24, +C4<011000>;
S_0x61a407765260 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4077813c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079db9c0 .functor OR 1, L_0x61a4079db780, L_0x61a4079db8a0, C4<0>, C4<0>;
L_0x61a4079dbbc0 .functor OR 1, L_0x61a4079db9c0, L_0x61a4079dbad0, C4<0>, C4<0>;
L_0x61a4079dbcd0 .functor NOT 1, L_0x61a4079dcfd0, C4<0>, C4<0>, C4<0>;
L_0x61a4079dbf00 .functor XOR 1, L_0x61a4079dcb30, L_0x61a4079dbd40, C4<0>, C4<0>;
L_0x61a4079dbff0 .functor XOR 1, L_0x61a4079dbf00, L_0x61a4079dd070, C4<0>, C4<0>;
L_0x61a4079dc0b0 .functor AND 1, L_0x61a4079dcb30, L_0x61a4079dbd40, C4<1>, C4<1>;
L_0x61a4079dc170 .functor XOR 1, L_0x61a4079dcb30, L_0x61a4079dbd40, C4<0>, C4<0>;
L_0x61a4079dc1e0 .functor AND 1, L_0x61a4079dd070, L_0x61a4079dc170, C4<1>, C4<1>;
L_0x61a4079dc2f0 .functor OR 1, L_0x61a4079dc0b0, L_0x61a4079dc1e0, C4<0>, C4<0>;
L_0x61a4079dc400 .functor AND 1, L_0x61a4079dcb30, L_0x61a4079dcfd0, C4<1>, C4<1>;
L_0x61a4079dc470 .functor OR 1, L_0x61a4079dcb30, L_0x61a4079dcfd0, C4<0>, C4<0>;
L_0x61a4079dc4e0 .functor OR 1, L_0x61a4079dcb30, L_0x61a4079dcfd0, C4<0>, C4<0>;
L_0x61a4079dc5c0 .functor NOT 1, L_0x61a4079dc4e0, C4<0>, C4<0>, C4<0>;
L_0x61a4079dc630 .functor XOR 1, L_0x61a4079dcb30, L_0x61a4079dcfd0, C4<0>, C4<0>;
L_0x61a4079dc550 .functor XOR 1, L_0x61a4079dcb30, L_0x61a4079dcfd0, C4<0>, C4<0>;
L_0x61a4079dc7e0 .functor NOT 1, L_0x61a4079dc550, C4<0>, C4<0>, C4<0>;
L_0x61a4079dc910 .functor AND 1, L_0x61a4079dcb30, L_0x61a4079dcfd0, C4<1>, C4<1>;
L_0x61a4079dca90 .functor NOT 1, L_0x61a4079dc910, C4<0>, C4<0>, C4<0>;
L_0x61a4079dcbd0 .functor BUFZ 1, L_0x61a4079dcb30, C4<0>, C4<0>, C4<0>;
L_0x61a4079dcc40 .functor BUFZ 1, L_0x61a4079dcfd0, C4<0>, C4<0>, C4<0>;
v0x61a40775bdc0_0 .net "A", 0 0, L_0x61a4079dcb30;  1 drivers
v0x61a40775bea0_0 .net "B", 0 0, L_0x61a4079dcfd0;  1 drivers
v0x61a407752ca0_0 .net "B_inverted", 0 0, L_0x61a4079dbd40;  1 drivers
L_0x7f24b32709f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407752d60_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b32709f8;  1 drivers
L_0x7f24b3270a88 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407752920_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3270a88;  1 drivers
v0x61a407749800_0 .net *"_ivl_12", 0 0, L_0x61a4079dbad0;  1 drivers
v0x61a4077498c0_0 .net *"_ivl_15", 0 0, L_0x61a4079dbbc0;  1 drivers
v0x61a407749480_0 .net *"_ivl_16", 0 0, L_0x61a4079dbcd0;  1 drivers
v0x61a407749560_0 .net *"_ivl_2", 0 0, L_0x61a4079db780;  1 drivers
v0x61a407740360_0 .net *"_ivl_20", 0 0, L_0x61a4079dbf00;  1 drivers
v0x61a407740440_0 .net *"_ivl_24", 0 0, L_0x61a4079dc0b0;  1 drivers
v0x61a40773ffe0_0 .net *"_ivl_26", 0 0, L_0x61a4079dc170;  1 drivers
v0x61a4077400c0_0 .net *"_ivl_28", 0 0, L_0x61a4079dc1e0;  1 drivers
v0x61a4077391b0_0 .net *"_ivl_36", 0 0, L_0x61a4079dc4e0;  1 drivers
L_0x7f24b3270a40 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407739270_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3270a40;  1 drivers
v0x61a407736e90_0 .net *"_ivl_42", 0 0, L_0x61a4079dc550;  1 drivers
v0x61a407736f70_0 .net *"_ivl_46", 0 0, L_0x61a4079dc910;  1 drivers
v0x61a407736b10_0 .net *"_ivl_6", 0 0, L_0x61a4079db8a0;  1 drivers
v0x61a407736bb0_0 .net *"_ivl_9", 0 0, L_0x61a4079db9c0;  1 drivers
v0x61a40772d7d0_0 .net "and_out", 0 0, L_0x61a4079dc400;  1 drivers
v0x61a40772d890_0 .net "cin", 0 0, L_0x61a4079dd070;  1 drivers
v0x61a40772d450_0 .net "cout", 0 0, L_0x61a4079dc2f0;  1 drivers
v0x61a40772d510_0 .net "nand_out", 0 0, L_0x61a4079dca90;  1 drivers
v0x61a4077a8750_0 .net "nor_out", 0 0, L_0x61a4079dc5c0;  1 drivers
v0x61a4077a8810_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40779f2b0_0 .net "or_out", 0 0, L_0x61a4079dc470;  1 drivers
v0x61a40779f370_0 .net "pass_a", 0 0, L_0x61a4079dcbd0;  1 drivers
v0x61a407795e10_0 .net "pass_b", 0 0, L_0x61a4079dcc40;  1 drivers
v0x61a407795eb0_0 .var "result", 0 0;
v0x61a40778c970_0 .net "sum", 0 0, L_0x61a4079dbff0;  1 drivers
v0x61a40778ca30_0 .net "xnor_out", 0 0, L_0x61a4079dc7e0;  1 drivers
v0x61a4077834d0_0 .net "xor_out", 0 0, L_0x61a4079dc630;  1 drivers
L_0x7f24b3270ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407783570_0 .net "zero_out", 0 0, L_0x7f24b3270ad0;  1 drivers
E_0x61a40775c1e0/0 .event edge, v0x61a407859a40_0, v0x61a40778c970_0, v0x61a40772d7d0_0, v0x61a40779f2b0_0;
E_0x61a40775c1e0/1 .event edge, v0x61a4077a8750_0, v0x61a4077834d0_0, v0x61a40778ca30_0, v0x61a40772d510_0;
E_0x61a40775c1e0/2 .event edge, v0x61a40779f370_0, v0x61a407795e10_0, v0x61a407783570_0;
E_0x61a40775c1e0 .event/or E_0x61a40775c1e0/0, E_0x61a40775c1e0/1, E_0x61a40775c1e0/2;
L_0x61a4079db780 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32709f8;
L_0x61a4079db8a0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270a40;
L_0x61a4079dbad0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270a88;
L_0x61a4079dbd40 .functor MUXZ 1, L_0x61a4079dcfd0, L_0x61a4079dbcd0, L_0x61a4079dbbc0, C4<>;
S_0x61a4077655e0 .scope generate, "mid_slice[25]" "mid_slice[25]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4077816d0 .param/l "i" 0 3 24, +C4<011001>;
S_0x61a40776e700 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4077655e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079dd5a0 .functor OR 1, L_0x61a4079dd390, L_0x61a4079dd480, C4<0>, C4<0>;
L_0x61a4079dd7a0 .functor OR 1, L_0x61a4079dd5a0, L_0x61a4079dd6b0, C4<0>, C4<0>;
L_0x61a4079dd8b0 .functor NOT 1, L_0x61a4079de9d0, C4<0>, C4<0>, C4<0>;
L_0x61a4079ddae0 .functor XOR 1, L_0x61a4079de740, L_0x61a4079dd920, C4<0>, C4<0>;
L_0x61a4079ddbd0 .functor XOR 1, L_0x61a4079ddae0, L_0x61a4079decd0, C4<0>, C4<0>;
L_0x61a4079ddc90 .functor AND 1, L_0x61a4079de740, L_0x61a4079dd920, C4<1>, C4<1>;
L_0x61a4079ddd50 .functor XOR 1, L_0x61a4079de740, L_0x61a4079dd920, C4<0>, C4<0>;
L_0x61a4079dddc0 .functor AND 1, L_0x61a4079decd0, L_0x61a4079ddd50, C4<1>, C4<1>;
L_0x61a4079dded0 .functor OR 1, L_0x61a4079ddc90, L_0x61a4079dddc0, C4<0>, C4<0>;
L_0x61a4079ddfe0 .functor AND 1, L_0x61a4079de740, L_0x61a4079de9d0, C4<1>, C4<1>;
L_0x61a4079de050 .functor OR 1, L_0x61a4079de740, L_0x61a4079de9d0, C4<0>, C4<0>;
L_0x61a4079de0c0 .functor OR 1, L_0x61a4079de740, L_0x61a4079de9d0, C4<0>, C4<0>;
L_0x61a4079de1a0 .functor NOT 1, L_0x61a4079de0c0, C4<0>, C4<0>, C4<0>;
L_0x61a4079de240 .functor XOR 1, L_0x61a4079de740, L_0x61a4079de9d0, C4<0>, C4<0>;
L_0x61a4079de130 .functor XOR 1, L_0x61a4079de740, L_0x61a4079de9d0, C4<0>, C4<0>;
L_0x61a4079de3f0 .functor NOT 1, L_0x61a4079de130, C4<0>, C4<0>, C4<0>;
L_0x61a4079de520 .functor AND 1, L_0x61a4079de740, L_0x61a4079de9d0, C4<1>, C4<1>;
L_0x61a4079de6a0 .functor NOT 1, L_0x61a4079de520, C4<0>, C4<0>, C4<0>;
L_0x61a4079de7e0 .functor BUFZ 1, L_0x61a4079de740, C4<0>, C4<0>, C4<0>;
L_0x61a4079de850 .functor BUFZ 1, L_0x61a4079de9d0, C4<0>, C4<0>, C4<0>;
v0x61a407770b90_0 .net "A", 0 0, L_0x61a4079de740;  1 drivers
v0x61a407770c70_0 .net "B", 0 0, L_0x61a4079de9d0;  1 drivers
v0x61a40797df90_0 .net "B_inverted", 0 0, L_0x61a4079dd920;  1 drivers
L_0x7f24b3270b18 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a40797e030_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3270b18;  1 drivers
L_0x7f24b3270ba8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4077676f0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3270ba8;  1 drivers
v0x61a407972f40_0 .net *"_ivl_12", 0 0, L_0x61a4079dd6b0;  1 drivers
v0x61a407973000_0 .net *"_ivl_15", 0 0, L_0x61a4079dd7a0;  1 drivers
v0x61a407966a80_0 .net *"_ivl_16", 0 0, L_0x61a4079dd8b0;  1 drivers
v0x61a407966b60_0 .net *"_ivl_2", 0 0, L_0x61a4079dd390;  1 drivers
v0x61a40795d5b0_0 .net *"_ivl_20", 0 0, L_0x61a4079ddae0;  1 drivers
v0x61a40795d690_0 .net *"_ivl_24", 0 0, L_0x61a4079ddc90;  1 drivers
v0x61a4079540e0_0 .net *"_ivl_26", 0 0, L_0x61a4079ddd50;  1 drivers
v0x61a4079541a0_0 .net *"_ivl_28", 0 0, L_0x61a4079dddc0;  1 drivers
v0x61a40794ac10_0 .net *"_ivl_36", 0 0, L_0x61a4079de0c0;  1 drivers
L_0x7f24b3270b60 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a40794acf0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3270b60;  1 drivers
v0x61a407941740_0 .net *"_ivl_42", 0 0, L_0x61a4079de130;  1 drivers
v0x61a407941800_0 .net *"_ivl_46", 0 0, L_0x61a4079de520;  1 drivers
v0x61a407938270_0 .net *"_ivl_6", 0 0, L_0x61a4079dd480;  1 drivers
v0x61a407938330_0 .net *"_ivl_9", 0 0, L_0x61a4079dd5a0;  1 drivers
v0x61a40792eda0_0 .net "and_out", 0 0, L_0x61a4079ddfe0;  1 drivers
v0x61a40792ee40_0 .net "cin", 0 0, L_0x61a4079decd0;  1 drivers
v0x61a4079258d0_0 .net "cout", 0 0, L_0x61a4079dded0;  1 drivers
v0x61a407925990_0 .net "nand_out", 0 0, L_0x61a4079de6a0;  1 drivers
v0x61a40775e250_0 .net "nor_out", 0 0, L_0x61a4079de1a0;  1 drivers
v0x61a40775e2f0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40791c400_0 .net "or_out", 0 0, L_0x61a4079de050;  1 drivers
v0x61a40791c4c0_0 .net "pass_a", 0 0, L_0x61a4079de7e0;  1 drivers
v0x61a407912f30_0 .net "pass_b", 0 0, L_0x61a4079de850;  1 drivers
v0x61a407912fd0_0 .var "result", 0 0;
v0x61a407909a60_0 .net "sum", 0 0, L_0x61a4079ddbd0;  1 drivers
v0x61a407909b20_0 .net "xnor_out", 0 0, L_0x61a4079de3f0;  1 drivers
v0x61a407900590_0 .net "xor_out", 0 0, L_0x61a4079de240;  1 drivers
L_0x7f24b3270bf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407900630_0 .net "zero_out", 0 0, L_0x7f24b3270bf0;  1 drivers
E_0x61a40777a0d0/0 .event edge, v0x61a407859a40_0, v0x61a407909a60_0, v0x61a40792eda0_0, v0x61a40791c400_0;
E_0x61a40777a0d0/1 .event edge, v0x61a40775e250_0, v0x61a407900590_0, v0x61a407909b20_0, v0x61a407925990_0;
E_0x61a40777a0d0/2 .event edge, v0x61a40791c4c0_0, v0x61a407912f30_0, v0x61a407900630_0;
E_0x61a40777a0d0 .event/or E_0x61a40777a0d0/0, E_0x61a40777a0d0/1, E_0x61a40777a0d0/2;
L_0x61a4079dd390 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270b18;
L_0x61a4079dd480 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270b60;
L_0x61a4079dd6b0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270ba8;
L_0x61a4079dd920 .functor MUXZ 1, L_0x61a4079de9d0, L_0x61a4079dd8b0, L_0x61a4079dd7a0, C4<>;
S_0x61a40776ea80 .scope generate, "mid_slice[26]" "mid_slice[26]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a40777ec90 .param/l "i" 0 3 24, +C4<011010>;
S_0x61a407777ba0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a40776ea80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079defe0 .functor OR 1, L_0x61a4079deda0, L_0x61a4079deec0, C4<0>, C4<0>;
L_0x61a4079df1e0 .functor OR 1, L_0x61a4079defe0, L_0x61a4079df0f0, C4<0>, C4<0>;
L_0x61a4079df2f0 .functor NOT 1, L_0x61a4079e06b0, C4<0>, C4<0>, C4<0>;
L_0x61a4079df550 .functor XOR 1, L_0x61a4079e01b0, L_0x61a4079df360, C4<0>, C4<0>;
L_0x61a4079df640 .functor XOR 1, L_0x61a4079df550, L_0x61a4079e0750, C4<0>, C4<0>;
L_0x61a4079df700 .functor AND 1, L_0x61a4079e01b0, L_0x61a4079df360, C4<1>, C4<1>;
L_0x61a4079df7c0 .functor XOR 1, L_0x61a4079e01b0, L_0x61a4079df360, C4<0>, C4<0>;
L_0x61a4079df830 .functor AND 1, L_0x61a4079e0750, L_0x61a4079df7c0, C4<1>, C4<1>;
L_0x61a4079df940 .functor OR 1, L_0x61a4079df700, L_0x61a4079df830, C4<0>, C4<0>;
L_0x61a4079dfa50 .functor AND 1, L_0x61a4079e01b0, L_0x61a4079e06b0, C4<1>, C4<1>;
L_0x61a4079dfac0 .functor OR 1, L_0x61a4079e01b0, L_0x61a4079e06b0, C4<0>, C4<0>;
L_0x61a4079dfb30 .functor OR 1, L_0x61a4079e01b0, L_0x61a4079e06b0, C4<0>, C4<0>;
L_0x61a4079dfc10 .functor NOT 1, L_0x61a4079dfb30, C4<0>, C4<0>, C4<0>;
L_0x61a4079dfcb0 .functor XOR 1, L_0x61a4079e01b0, L_0x61a4079e06b0, C4<0>, C4<0>;
L_0x61a4079dfba0 .functor XOR 1, L_0x61a4079e01b0, L_0x61a4079e06b0, C4<0>, C4<0>;
L_0x61a4079dfe60 .functor NOT 1, L_0x61a4079dfba0, C4<0>, C4<0>, C4<0>;
L_0x61a4079dff90 .functor AND 1, L_0x61a4079e01b0, L_0x61a4079e06b0, C4<1>, C4<1>;
L_0x61a4079e0110 .functor NOT 1, L_0x61a4079dff90, C4<0>, C4<0>, C4<0>;
L_0x61a4079e0250 .functor BUFZ 1, L_0x61a4079e01b0, C4<0>, C4<0>, C4<0>;
L_0x61a4079e02c0 .functor BUFZ 1, L_0x61a4079e06b0, C4<0>, C4<0>, C4<0>;
v0x61a4078edbf0_0 .net "A", 0 0, L_0x61a4079e01b0;  1 drivers
v0x61a4078edcd0_0 .net "B", 0 0, L_0x61a4079e06b0;  1 drivers
v0x61a4078e4720_0 .net "B_inverted", 0 0, L_0x61a4079df360;  1 drivers
L_0x7f24b3270c38 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4078e47c0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3270c38;  1 drivers
L_0x7f24b3270cc8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4078db250_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3270cc8;  1 drivers
v0x61a4078d1d80_0 .net *"_ivl_12", 0 0, L_0x61a4079df0f0;  1 drivers
v0x61a4078d1e40_0 .net *"_ivl_15", 0 0, L_0x61a4079df1e0;  1 drivers
v0x61a4078c88b0_0 .net *"_ivl_16", 0 0, L_0x61a4079df2f0;  1 drivers
v0x61a4078c8970_0 .net *"_ivl_2", 0 0, L_0x61a4079deda0;  1 drivers
v0x61a407754db0_0 .net *"_ivl_20", 0 0, L_0x61a4079df550;  1 drivers
v0x61a407754e70_0 .net *"_ivl_24", 0 0, L_0x61a4079df700;  1 drivers
v0x61a4078bf3e0_0 .net *"_ivl_26", 0 0, L_0x61a4079df7c0;  1 drivers
v0x61a4078bf4c0_0 .net *"_ivl_28", 0 0, L_0x61a4079df830;  1 drivers
v0x61a40772f810_0 .net *"_ivl_36", 0 0, L_0x61a4079dfb30;  1 drivers
L_0x7f24b3270c80 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a40772f8f0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3270c80;  1 drivers
v0x61a4078b5f10_0 .net *"_ivl_42", 0 0, L_0x61a4079dfba0;  1 drivers
v0x61a4078b5ff0_0 .net *"_ivl_46", 0 0, L_0x61a4079dff90;  1 drivers
v0x61a4078aca40_0 .net *"_ivl_6", 0 0, L_0x61a4079deec0;  1 drivers
v0x61a4078acae0_0 .net *"_ivl_9", 0 0, L_0x61a4079defe0;  1 drivers
v0x61a4078a3570_0 .net "and_out", 0 0, L_0x61a4079dfa50;  1 drivers
v0x61a4078a3630_0 .net "cin", 0 0, L_0x61a4079e0750;  1 drivers
v0x61a40789a0a0_0 .net "cout", 0 0, L_0x61a4079df940;  1 drivers
v0x61a40789a140_0 .net "nand_out", 0 0, L_0x61a4079e0110;  1 drivers
v0x61a407890bd0_0 .net "nor_out", 0 0, L_0x61a4079dfc10;  1 drivers
v0x61a407890c90_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a407887700_0 .net "or_out", 0 0, L_0x61a4079dfac0;  1 drivers
v0x61a4078877a0_0 .net "pass_a", 0 0, L_0x61a4079e0250;  1 drivers
v0x61a40787e230_0 .net "pass_b", 0 0, L_0x61a4079e02c0;  1 drivers
v0x61a40787e2f0_0 .var "result", 0 0;
v0x61a407874d60_0 .net "sum", 0 0, L_0x61a4079df640;  1 drivers
v0x61a407874e00_0 .net "xnor_out", 0 0, L_0x61a4079dfe60;  1 drivers
v0x61a40786b890_0 .net "xor_out", 0 0, L_0x61a4079dfcb0;  1 drivers
L_0x7f24b3270d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a40786b950_0 .net "zero_out", 0 0, L_0x7f24b3270d10;  1 drivers
E_0x61a407909bc0/0 .event edge, v0x61a407859a40_0, v0x61a407874d60_0, v0x61a4078a3570_0, v0x61a407887700_0;
E_0x61a407909bc0/1 .event edge, v0x61a407890bd0_0, v0x61a40786b890_0, v0x61a407874e00_0, v0x61a40789a140_0;
E_0x61a407909bc0/2 .event edge, v0x61a4078877a0_0, v0x61a40787e230_0, v0x61a40786b950_0;
E_0x61a407909bc0 .event/or E_0x61a407909bc0/0, E_0x61a407909bc0/1, E_0x61a407909bc0/2;
L_0x61a4079deda0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270c38;
L_0x61a4079deec0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270c80;
L_0x61a4079df0f0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270cc8;
L_0x61a4079df360 .functor MUXZ 1, L_0x61a4079e06b0, L_0x61a4079df2f0, L_0x61a4079df1e0, C4<>;
S_0x61a407777f20 .scope generate, "mid_slice[27]" "mid_slice[27]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a40776ae90 .param/l "i" 0 3 24, +C4<011011>;
S_0x61a407781040 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a407777f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079e0ce0 .functor OR 1, L_0x61a4079e0aa0, L_0x61a4079e0bc0, C4<0>, C4<0>;
L_0x61a4079e0ee0 .functor OR 1, L_0x61a4079e0ce0, L_0x61a4079e0df0, C4<0>, C4<0>;
L_0x61a4079e0ff0 .functor NOT 1, L_0x61a4079e2140, C4<0>, C4<0>, C4<0>;
L_0x61a4079e1250 .functor XOR 1, L_0x61a4079e1eb0, L_0x61a4079e1060, C4<0>, C4<0>;
L_0x61a4079e1340 .functor XOR 1, L_0x61a4079e1250, L_0x61a4079e2470, C4<0>, C4<0>;
L_0x61a4079e1400 .functor AND 1, L_0x61a4079e1eb0, L_0x61a4079e1060, C4<1>, C4<1>;
L_0x61a4079e14c0 .functor XOR 1, L_0x61a4079e1eb0, L_0x61a4079e1060, C4<0>, C4<0>;
L_0x61a4079e1530 .functor AND 1, L_0x61a4079e2470, L_0x61a4079e14c0, C4<1>, C4<1>;
L_0x61a4079e1640 .functor OR 1, L_0x61a4079e1400, L_0x61a4079e1530, C4<0>, C4<0>;
L_0x61a4079e1750 .functor AND 1, L_0x61a4079e1eb0, L_0x61a4079e2140, C4<1>, C4<1>;
L_0x61a4079e17c0 .functor OR 1, L_0x61a4079e1eb0, L_0x61a4079e2140, C4<0>, C4<0>;
L_0x61a4079e1830 .functor OR 1, L_0x61a4079e1eb0, L_0x61a4079e2140, C4<0>, C4<0>;
L_0x61a4079e1910 .functor NOT 1, L_0x61a4079e1830, C4<0>, C4<0>, C4<0>;
L_0x61a4079e19b0 .functor XOR 1, L_0x61a4079e1eb0, L_0x61a4079e2140, C4<0>, C4<0>;
L_0x61a4079e18a0 .functor XOR 1, L_0x61a4079e1eb0, L_0x61a4079e2140, C4<0>, C4<0>;
L_0x61a4079e1b60 .functor NOT 1, L_0x61a4079e18a0, C4<0>, C4<0>, C4<0>;
L_0x61a4079e1c90 .functor AND 1, L_0x61a4079e1eb0, L_0x61a4079e2140, C4<1>, C4<1>;
L_0x61a4079e1e10 .functor NOT 1, L_0x61a4079e1c90, C4<0>, C4<0>, C4<0>;
L_0x61a4079e1f50 .functor BUFZ 1, L_0x61a4079e1eb0, C4<0>, C4<0>, C4<0>;
L_0x61a4079e1fc0 .functor BUFZ 1, L_0x61a4079e2140, C4<0>, C4<0>, C4<0>;
v0x61a4078623c0_0 .net "A", 0 0, L_0x61a4079e1eb0;  1 drivers
v0x61a4078624a0_0 .net "B", 0 0, L_0x61a4079e2140;  1 drivers
v0x61a407858ef0_0 .net "B_inverted", 0 0, L_0x61a4079e1060;  1 drivers
L_0x7f24b3270d58 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407858f90_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3270d58;  1 drivers
L_0x7f24b3270de8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40784fa30_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3270de8;  1 drivers
v0x61a4078465f0_0 .net *"_ivl_12", 0 0, L_0x61a4079e0df0;  1 drivers
v0x61a4078466b0_0 .net *"_ivl_15", 0 0, L_0x61a4079e0ee0;  1 drivers
v0x61a40783d150_0 .net *"_ivl_16", 0 0, L_0x61a4079e0ff0;  1 drivers
v0x61a40783d210_0 .net *"_ivl_2", 0 0, L_0x61a4079e0aa0;  1 drivers
v0x61a407833cb0_0 .net *"_ivl_20", 0 0, L_0x61a4079e1250;  1 drivers
v0x61a407833d70_0 .net *"_ivl_24", 0 0, L_0x61a4079e1400;  1 drivers
v0x61a40782a810_0 .net *"_ivl_26", 0 0, L_0x61a4079e14c0;  1 drivers
v0x61a40782a8f0_0 .net *"_ivl_28", 0 0, L_0x61a4079e1530;  1 drivers
v0x61a407821370_0 .net *"_ivl_36", 0 0, L_0x61a4079e1830;  1 drivers
L_0x7f24b3270da0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407821450_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3270da0;  1 drivers
v0x61a407817ed0_0 .net *"_ivl_42", 0 0, L_0x61a4079e18a0;  1 drivers
v0x61a407817fb0_0 .net *"_ivl_46", 0 0, L_0x61a4079e1c90;  1 drivers
v0x61a40780ea30_0 .net *"_ivl_6", 0 0, L_0x61a4079e0bc0;  1 drivers
v0x61a40780ead0_0 .net *"_ivl_9", 0 0, L_0x61a4079e0ce0;  1 drivers
v0x61a407742470_0 .net "and_out", 0 0, L_0x61a4079e1750;  1 drivers
v0x61a407742530_0 .net "cin", 0 0, L_0x61a4079e2470;  1 drivers
v0x61a407805590_0 .net "cout", 0 0, L_0x61a4079e1640;  1 drivers
v0x61a407805630_0 .net "nand_out", 0 0, L_0x61a4079e1e10;  1 drivers
v0x61a4077fc0f0_0 .net "nor_out", 0 0, L_0x61a4079e1910;  1 drivers
v0x61a4077fc1b0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4077f2c50_0 .net "or_out", 0 0, L_0x61a4079e17c0;  1 drivers
v0x61a4077f2cf0_0 .net "pass_a", 0 0, L_0x61a4079e1f50;  1 drivers
v0x61a4077e97b0_0 .net "pass_b", 0 0, L_0x61a4079e1fc0;  1 drivers
v0x61a4077e9870_0 .var "result", 0 0;
v0x61a4077e0310_0 .net "sum", 0 0, L_0x61a4079e1340;  1 drivers
v0x61a4077e03b0_0 .net "xnor_out", 0 0, L_0x61a4079e1b60;  1 drivers
v0x61a4077d6e70_0 .net "xor_out", 0 0, L_0x61a4079e19b0;  1 drivers
L_0x7f24b3270e30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4077d6f30_0 .net "zero_out", 0 0, L_0x7f24b3270e30;  1 drivers
E_0x61a40786b9f0/0 .event edge, v0x61a407859a40_0, v0x61a4077e0310_0, v0x61a407742470_0, v0x61a4077f2c50_0;
E_0x61a40786b9f0/1 .event edge, v0x61a4077fc0f0_0, v0x61a4077d6e70_0, v0x61a4077e03b0_0, v0x61a407805630_0;
E_0x61a40786b9f0/2 .event edge, v0x61a4077f2cf0_0, v0x61a4077e97b0_0, v0x61a4077d6f30_0;
E_0x61a40786b9f0 .event/or E_0x61a40786b9f0/0, E_0x61a40786b9f0/1, E_0x61a40786b9f0/2;
L_0x61a4079e0aa0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270d58;
L_0x61a4079e0bc0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270da0;
L_0x61a4079e0df0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270de8;
L_0x61a4079e1060 .functor MUXZ 1, L_0x61a4079e2140, L_0x61a4079e0ff0, L_0x61a4079e0ee0, C4<>;
S_0x61a4077cd9d0 .scope generate, "mid_slice[28]" "mid_slice[28]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407759e50 .param/l "i" 0 3 24, +C4<011100>;
S_0x61a4077c4530 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4077cd9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079e2780 .functor OR 1, L_0x61a4079e2540, L_0x61a4079e2660, C4<0>, C4<0>;
L_0x61a4079e2980 .functor OR 1, L_0x61a4079e2780, L_0x61a4079e2890, C4<0>, C4<0>;
L_0x61a4079e2a90 .functor NOT 1, L_0x61a4079e3e80, C4<0>, C4<0>, C4<0>;
L_0x61a4079e2cf0 .functor XOR 1, L_0x61a4079e3950, L_0x61a4079e2b00, C4<0>, C4<0>;
L_0x61a4079e2de0 .functor XOR 1, L_0x61a4079e2cf0, L_0x61a4079e3f20, C4<0>, C4<0>;
L_0x61a4079e2ea0 .functor AND 1, L_0x61a4079e3950, L_0x61a4079e2b00, C4<1>, C4<1>;
L_0x61a4079e2f60 .functor XOR 1, L_0x61a4079e3950, L_0x61a4079e2b00, C4<0>, C4<0>;
L_0x61a4079e2fd0 .functor AND 1, L_0x61a4079e3f20, L_0x61a4079e2f60, C4<1>, C4<1>;
L_0x61a4079e30e0 .functor OR 1, L_0x61a4079e2ea0, L_0x61a4079e2fd0, C4<0>, C4<0>;
L_0x61a4079e31f0 .functor AND 1, L_0x61a4079e3950, L_0x61a4079e3e80, C4<1>, C4<1>;
L_0x61a4079e3260 .functor OR 1, L_0x61a4079e3950, L_0x61a4079e3e80, C4<0>, C4<0>;
L_0x61a4079e32d0 .functor OR 1, L_0x61a4079e3950, L_0x61a4079e3e80, C4<0>, C4<0>;
L_0x61a4079e33b0 .functor NOT 1, L_0x61a4079e32d0, C4<0>, C4<0>, C4<0>;
L_0x61a4079e3450 .functor XOR 1, L_0x61a4079e3950, L_0x61a4079e3e80, C4<0>, C4<0>;
L_0x61a4079e3340 .functor XOR 1, L_0x61a4079e3950, L_0x61a4079e3e80, C4<0>, C4<0>;
L_0x61a4079e3600 .functor NOT 1, L_0x61a4079e3340, C4<0>, C4<0>, C4<0>;
L_0x61a4079e3730 .functor AND 1, L_0x61a4079e3950, L_0x61a4079e3e80, C4<1>, C4<1>;
L_0x61a4079e38b0 .functor NOT 1, L_0x61a4079e3730, C4<0>, C4<0>, C4<0>;
L_0x61a4079e39f0 .functor BUFZ 1, L_0x61a4079e3950, C4<0>, C4<0>, C4<0>;
L_0x61a4079e3a60 .functor BUFZ 1, L_0x61a4079e3e80, C4<0>, C4<0>, C4<0>;
v0x61a4077b1bf0_0 .net "A", 0 0, L_0x61a4079e3950;  1 drivers
v0x61a4077b1cd0_0 .net "B", 0 0, L_0x61a4079e3e80;  1 drivers
v0x61a4079777f0_0 .net "B_inverted", 0 0, L_0x61a4079e2b00;  1 drivers
L_0x7f24b3270e78 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407977890_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3270e78;  1 drivers
L_0x7f24b3270f08 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407977120_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3270f08;  1 drivers
v0x61a4079766b0_0 .net *"_ivl_12", 0 0, L_0x61a4079e2890;  1 drivers
v0x61a407976770_0 .net *"_ivl_15", 0 0, L_0x61a4079e2980;  1 drivers
v0x61a407970260_0 .net *"_ivl_16", 0 0, L_0x61a4079e2a90;  1 drivers
v0x61a407970320_0 .net *"_ivl_2", 0 0, L_0x61a4079e2540;  1 drivers
v0x61a40796faa0_0 .net *"_ivl_20", 0 0, L_0x61a4079e2cf0;  1 drivers
v0x61a40796fb60_0 .net *"_ivl_24", 0 0, L_0x61a4079e2ea0;  1 drivers
v0x61a40796eea0_0 .net *"_ivl_26", 0 0, L_0x61a4079e2f60;  1 drivers
v0x61a40796ef80_0 .net *"_ivl_28", 0 0, L_0x61a4079e2fd0;  1 drivers
v0x61a40796de40_0 .net *"_ivl_36", 0 0, L_0x61a4079e32d0;  1 drivers
L_0x7f24b3270ec0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a40796df00_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3270ec0;  1 drivers
v0x61a407969900_0 .net *"_ivl_42", 0 0, L_0x61a4079e3340;  1 drivers
v0x61a4079699e0_0 .net *"_ivl_46", 0 0, L_0x61a4079e3730;  1 drivers
v0x61a407964120_0 .net *"_ivl_6", 0 0, L_0x61a4079e2660;  1 drivers
v0x61a4079641e0_0 .net *"_ivl_9", 0 0, L_0x61a4079e2780;  1 drivers
v0x61a407963960_0 .net "and_out", 0 0, L_0x61a4079e31f0;  1 drivers
v0x61a407963a00_0 .net "cin", 0 0, L_0x61a4079e3f20;  1 drivers
v0x61a407962d60_0 .net "cout", 0 0, L_0x61a4079e30e0;  1 drivers
v0x61a407962e20_0 .net "nand_out", 0 0, L_0x61a4079e38b0;  1 drivers
v0x61a407961d00_0 .net "nor_out", 0 0, L_0x61a4079e33b0;  1 drivers
v0x61a407961da0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a407960440_0 .net "or_out", 0 0, L_0x61a4079e3260;  1 drivers
v0x61a407960500_0 .net "pass_a", 0 0, L_0x61a4079e39f0;  1 drivers
v0x61a40795ac50_0 .net "pass_b", 0 0, L_0x61a4079e3a60;  1 drivers
v0x61a40795acf0_0 .var "result", 0 0;
v0x61a40795a490_0 .net "sum", 0 0, L_0x61a4079e2de0;  1 drivers
v0x61a40795a550_0 .net "xnor_out", 0 0, L_0x61a4079e3600;  1 drivers
v0x61a407959890_0 .net "xor_out", 0 0, L_0x61a4079e3450;  1 drivers
L_0x7f24b3270f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407959930_0 .net "zero_out", 0 0, L_0x7f24b3270f50;  1 drivers
E_0x61a4077d6fd0/0 .event edge, v0x61a407859a40_0, v0x61a40795a490_0, v0x61a407963960_0, v0x61a407960440_0;
E_0x61a4077d6fd0/1 .event edge, v0x61a407961d00_0, v0x61a407959890_0, v0x61a40795a550_0, v0x61a407962e20_0;
E_0x61a4077d6fd0/2 .event edge, v0x61a407960500_0, v0x61a40795ac50_0, v0x61a407959930_0;
E_0x61a4077d6fd0 .event/or E_0x61a4077d6fd0/0, E_0x61a4077d6fd0/1, E_0x61a4077d6fd0/2;
L_0x61a4079e2540 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270e78;
L_0x61a4079e2660 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270ec0;
L_0x61a4079e2890 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270f08;
L_0x61a4079e2b00 .functor MUXZ 1, L_0x61a4079e3e80, L_0x61a4079e2a90, L_0x61a4079e2980, C4<>;
S_0x61a407958830 .scope generate, "mid_slice[29]" "mid_slice[29]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4079599d0 .param/l "i" 0 3 24, +C4<011101>;
S_0x61a407956f70 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a407958830;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079e44b0 .functor OR 1, L_0x61a4079e42a0, L_0x61a4079e4390, C4<0>, C4<0>;
L_0x61a4079e46b0 .functor OR 1, L_0x61a4079e44b0, L_0x61a4079e45c0, C4<0>, C4<0>;
L_0x61a4079e47c0 .functor NOT 1, L_0x61a4079e5910, C4<0>, C4<0>, C4<0>;
L_0x61a4079e4a20 .functor XOR 1, L_0x61a4079e5680, L_0x61a4079e4830, C4<0>, C4<0>;
L_0x61a4079e4b10 .functor XOR 1, L_0x61a4079e4a20, L_0x61a4079e5c70, C4<0>, C4<0>;
L_0x61a4079e4bd0 .functor AND 1, L_0x61a4079e5680, L_0x61a4079e4830, C4<1>, C4<1>;
L_0x61a4079e4c90 .functor XOR 1, L_0x61a4079e5680, L_0x61a4079e4830, C4<0>, C4<0>;
L_0x61a4079e4d00 .functor AND 1, L_0x61a4079e5c70, L_0x61a4079e4c90, C4<1>, C4<1>;
L_0x61a4079e4e10 .functor OR 1, L_0x61a4079e4bd0, L_0x61a4079e4d00, C4<0>, C4<0>;
L_0x61a4079e4f20 .functor AND 1, L_0x61a4079e5680, L_0x61a4079e5910, C4<1>, C4<1>;
L_0x61a4079e4f90 .functor OR 1, L_0x61a4079e5680, L_0x61a4079e5910, C4<0>, C4<0>;
L_0x61a4079e5000 .functor OR 1, L_0x61a4079e5680, L_0x61a4079e5910, C4<0>, C4<0>;
L_0x61a4079e50e0 .functor NOT 1, L_0x61a4079e5000, C4<0>, C4<0>, C4<0>;
L_0x61a4079e5180 .functor XOR 1, L_0x61a4079e5680, L_0x61a4079e5910, C4<0>, C4<0>;
L_0x61a4079e5070 .functor XOR 1, L_0x61a4079e5680, L_0x61a4079e5910, C4<0>, C4<0>;
L_0x61a4079e5330 .functor NOT 1, L_0x61a4079e5070, C4<0>, C4<0>, C4<0>;
L_0x61a4079e5460 .functor AND 1, L_0x61a4079e5680, L_0x61a4079e5910, C4<1>, C4<1>;
L_0x61a4079e55e0 .functor NOT 1, L_0x61a4079e5460, C4<0>, C4<0>, C4<0>;
L_0x61a4079e5720 .functor BUFZ 1, L_0x61a4079e5680, C4<0>, C4<0>, C4<0>;
L_0x61a4079e5790 .functor BUFZ 1, L_0x61a4079e5910, C4<0>, C4<0>, C4<0>;
v0x61a407950fc0_0 .net "A", 0 0, L_0x61a4079e5680;  1 drivers
v0x61a4079510a0_0 .net "B", 0 0, L_0x61a4079e5910;  1 drivers
v0x61a4079503c0_0 .net "B_inverted", 0 0, L_0x61a4079e4830;  1 drivers
L_0x7f24b3270f98 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407950460_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3270f98;  1 drivers
L_0x7f24b3271028 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40794f360_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3271028;  1 drivers
v0x61a40794daa0_0 .net *"_ivl_12", 0 0, L_0x61a4079e45c0;  1 drivers
v0x61a40794db60_0 .net *"_ivl_15", 0 0, L_0x61a4079e46b0;  1 drivers
v0x61a4079482b0_0 .net *"_ivl_16", 0 0, L_0x61a4079e47c0;  1 drivers
v0x61a407948370_0 .net *"_ivl_2", 0 0, L_0x61a4079e42a0;  1 drivers
v0x61a407947af0_0 .net *"_ivl_20", 0 0, L_0x61a4079e4a20;  1 drivers
v0x61a407947bb0_0 .net *"_ivl_24", 0 0, L_0x61a4079e4bd0;  1 drivers
v0x61a407946ef0_0 .net *"_ivl_26", 0 0, L_0x61a4079e4c90;  1 drivers
v0x61a407946fd0_0 .net *"_ivl_28", 0 0, L_0x61a4079e4d00;  1 drivers
v0x61a407945e90_0 .net *"_ivl_36", 0 0, L_0x61a4079e5000;  1 drivers
L_0x7f24b3270fe0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407945f50_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3270fe0;  1 drivers
v0x61a4079445d0_0 .net *"_ivl_42", 0 0, L_0x61a4079e5070;  1 drivers
v0x61a4079446b0_0 .net *"_ivl_46", 0 0, L_0x61a4079e5460;  1 drivers
v0x61a40793ede0_0 .net *"_ivl_6", 0 0, L_0x61a4079e4390;  1 drivers
v0x61a40793eea0_0 .net *"_ivl_9", 0 0, L_0x61a4079e44b0;  1 drivers
v0x61a40793e620_0 .net "and_out", 0 0, L_0x61a4079e4f20;  1 drivers
v0x61a40793e6c0_0 .net "cin", 0 0, L_0x61a4079e5c70;  1 drivers
v0x61a40793da20_0 .net "cout", 0 0, L_0x61a4079e4e10;  1 drivers
v0x61a40793dae0_0 .net "nand_out", 0 0, L_0x61a4079e55e0;  1 drivers
v0x61a40793c9c0_0 .net "nor_out", 0 0, L_0x61a4079e50e0;  1 drivers
v0x61a40793ca60_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40793b100_0 .net "or_out", 0 0, L_0x61a4079e4f90;  1 drivers
v0x61a40793b1c0_0 .net "pass_a", 0 0, L_0x61a4079e5720;  1 drivers
v0x61a407935910_0 .net "pass_b", 0 0, L_0x61a4079e5790;  1 drivers
v0x61a4079359b0_0 .var "result", 0 0;
v0x61a407935150_0 .net "sum", 0 0, L_0x61a4079e4b10;  1 drivers
v0x61a407935210_0 .net "xnor_out", 0 0, L_0x61a4079e5330;  1 drivers
v0x61a407934550_0 .net "xor_out", 0 0, L_0x61a4079e5180;  1 drivers
L_0x7f24b3271070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4079345f0_0 .net "zero_out", 0 0, L_0x7f24b3271070;  1 drivers
E_0x61a4077e9910/0 .event edge, v0x61a407859a40_0, v0x61a407935150_0, v0x61a40793e620_0, v0x61a40793b100_0;
E_0x61a4077e9910/1 .event edge, v0x61a40793c9c0_0, v0x61a407934550_0, v0x61a407935210_0, v0x61a40793dae0_0;
E_0x61a4077e9910/2 .event edge, v0x61a40793b1c0_0, v0x61a407935910_0, v0x61a4079345f0_0;
E_0x61a4077e9910 .event/or E_0x61a4077e9910/0, E_0x61a4077e9910/1, E_0x61a4077e9910/2;
L_0x61a4079e42a0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270f98;
L_0x61a4079e4390 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3270fe0;
L_0x61a4079e45c0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271028;
L_0x61a4079e4830 .functor MUXZ 1, L_0x61a4079e5910, L_0x61a4079e47c0, L_0x61a4079e46b0, C4<>;
S_0x61a4079334f0 .scope generate, "mid_slice[30]" "mid_slice[30]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a40773e090 .param/l "i" 0 3 24, +C4<011110>;
S_0x61a407931c30 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4079334f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079e5f80 .functor OR 1, L_0x61a4079e5d40, L_0x61a4079e5e60, C4<0>, C4<0>;
L_0x61a4079e6180 .functor OR 1, L_0x61a4079e5f80, L_0x61a4079e6090, C4<0>, C4<0>;
L_0x61a4079e6290 .functor NOT 1, L_0x61a4079e7680, C4<0>, C4<0>, C4<0>;
L_0x61a4079e64c0 .functor XOR 1, L_0x61a4079e7120, L_0x61a4079e6300, C4<0>, C4<0>;
L_0x61a4079e65b0 .functor XOR 1, L_0x61a4079e64c0, L_0x61a4079e7720, C4<0>, C4<0>;
L_0x61a4079e6670 .functor AND 1, L_0x61a4079e7120, L_0x61a4079e6300, C4<1>, C4<1>;
L_0x61a4079e6730 .functor XOR 1, L_0x61a4079e7120, L_0x61a4079e6300, C4<0>, C4<0>;
L_0x61a4079e67a0 .functor AND 1, L_0x61a4079e7720, L_0x61a4079e6730, C4<1>, C4<1>;
L_0x61a4079e68b0 .functor OR 1, L_0x61a4079e6670, L_0x61a4079e67a0, C4<0>, C4<0>;
L_0x61a4079e69c0 .functor AND 1, L_0x61a4079e7120, L_0x61a4079e7680, C4<1>, C4<1>;
L_0x61a4079e6a30 .functor OR 1, L_0x61a4079e7120, L_0x61a4079e7680, C4<0>, C4<0>;
L_0x61a4079e6aa0 .functor OR 1, L_0x61a4079e7120, L_0x61a4079e7680, C4<0>, C4<0>;
L_0x61a4079e6b80 .functor NOT 1, L_0x61a4079e6aa0, C4<0>, C4<0>, C4<0>;
L_0x61a4079e6c20 .functor XOR 1, L_0x61a4079e7120, L_0x61a4079e7680, C4<0>, C4<0>;
L_0x61a4079e6b10 .functor XOR 1, L_0x61a4079e7120, L_0x61a4079e7680, C4<0>, C4<0>;
L_0x61a4079e6dd0 .functor NOT 1, L_0x61a4079e6b10, C4<0>, C4<0>, C4<0>;
L_0x61a4079e6f00 .functor AND 1, L_0x61a4079e7120, L_0x61a4079e7680, C4<1>, C4<1>;
L_0x61a4079e7080 .functor NOT 1, L_0x61a4079e6f00, C4<0>, C4<0>, C4<0>;
L_0x61a4079e71c0 .functor BUFZ 1, L_0x61a4079e7120, C4<0>, C4<0>, C4<0>;
L_0x61a4079e7230 .functor BUFZ 1, L_0x61a4079e7680, C4<0>, C4<0>, C4<0>;
v0x61a40792c500_0 .net "A", 0 0, L_0x61a4079e7120;  1 drivers
v0x61a40792bc80_0 .net "B", 0 0, L_0x61a4079e7680;  1 drivers
v0x61a40792bd40_0 .net "B_inverted", 0 0, L_0x61a4079e6300;  1 drivers
L_0x7f24b32710b8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a40792b080_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b32710b8;  1 drivers
L_0x7f24b3271148 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40792b160_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3271148;  1 drivers
v0x61a40792a020_0 .net *"_ivl_12", 0 0, L_0x61a4079e6090;  1 drivers
v0x61a40792a0e0_0 .net *"_ivl_15", 0 0, L_0x61a4079e6180;  1 drivers
v0x61a407928760_0 .net *"_ivl_16", 0 0, L_0x61a4079e6290;  1 drivers
v0x61a407928820_0 .net *"_ivl_2", 0 0, L_0x61a4079e5d40;  1 drivers
v0x61a407922f70_0 .net *"_ivl_20", 0 0, L_0x61a4079e64c0;  1 drivers
v0x61a407923030_0 .net *"_ivl_24", 0 0, L_0x61a4079e6670;  1 drivers
v0x61a4079227b0_0 .net *"_ivl_26", 0 0, L_0x61a4079e6730;  1 drivers
v0x61a407922890_0 .net *"_ivl_28", 0 0, L_0x61a4079e67a0;  1 drivers
v0x61a407921bb0_0 .net *"_ivl_36", 0 0, L_0x61a4079e6aa0;  1 drivers
L_0x7f24b3271100 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407921c70_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3271100;  1 drivers
v0x61a407920b50_0 .net *"_ivl_42", 0 0, L_0x61a4079e6b10;  1 drivers
v0x61a407920c30_0 .net *"_ivl_46", 0 0, L_0x61a4079e6f00;  1 drivers
v0x61a40791f290_0 .net *"_ivl_6", 0 0, L_0x61a4079e5e60;  1 drivers
v0x61a40791f350_0 .net *"_ivl_9", 0 0, L_0x61a4079e5f80;  1 drivers
v0x61a407919aa0_0 .net "and_out", 0 0, L_0x61a4079e69c0;  1 drivers
v0x61a407919b40_0 .net "cin", 0 0, L_0x61a4079e7720;  1 drivers
v0x61a4079192e0_0 .net "cout", 0 0, L_0x61a4079e68b0;  1 drivers
v0x61a4079193a0_0 .net "nand_out", 0 0, L_0x61a4079e7080;  1 drivers
v0x61a4079186e0_0 .net "nor_out", 0 0, L_0x61a4079e6b80;  1 drivers
v0x61a407918780_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a407917680_0 .net "or_out", 0 0, L_0x61a4079e6a30;  1 drivers
v0x61a407917740_0 .net "pass_a", 0 0, L_0x61a4079e71c0;  1 drivers
v0x61a407915dc0_0 .net "pass_b", 0 0, L_0x61a4079e7230;  1 drivers
v0x61a407915e60_0 .var "result", 0 0;
v0x61a4079105d0_0 .net "sum", 0 0, L_0x61a4079e65b0;  1 drivers
v0x61a407910690_0 .net "xnor_out", 0 0, L_0x61a4079e6dd0;  1 drivers
v0x61a40790fe10_0 .net "xor_out", 0 0, L_0x61a4079e6c20;  1 drivers
L_0x7f24b3271190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a40790feb0_0 .net "zero_out", 0 0, L_0x7f24b3271190;  1 drivers
E_0x61a4079352b0/0 .event edge, v0x61a407859a40_0, v0x61a4079105d0_0, v0x61a407919aa0_0, v0x61a407917680_0;
E_0x61a4079352b0/1 .event edge, v0x61a4079186e0_0, v0x61a40790fe10_0, v0x61a407910690_0, v0x61a4079193a0_0;
E_0x61a4079352b0/2 .event edge, v0x61a407917740_0, v0x61a407915dc0_0, v0x61a40790feb0_0;
E_0x61a4079352b0 .event/or E_0x61a4079352b0/0, E_0x61a4079352b0/1, E_0x61a4079352b0/2;
L_0x61a4079e5d40 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32710b8;
L_0x61a4079e5e60 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271100;
L_0x61a4079e6090 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271148;
L_0x61a4079e6300 .functor MUXZ 1, L_0x61a4079e7680, L_0x61a4079e6290, L_0x61a4079e6180, C4<>;
S_0x61a40790f210 .scope generate, "mid_slice[31]" "mid_slice[31]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4078f71e0 .param/l "i" 0 3 24, +C4<011111>;
S_0x61a40790e1b0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a40790f210;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079e7d10 .functor OR 1, L_0x61a4079e7ad0, L_0x61a4079e7bf0, C4<0>, C4<0>;
L_0x61a4079e7f10 .functor OR 1, L_0x61a4079e7d10, L_0x61a4079e7e20, C4<0>, C4<0>;
L_0x61a4079e8020 .functor NOT 1, L_0x61a4079e9580, C4<0>, C4<0>, C4<0>;
L_0x61a4079e8280 .functor XOR 1, L_0x61a4079e8ee0, L_0x61a4079e8090, C4<0>, C4<0>;
L_0x61a4079e8370 .functor XOR 1, L_0x61a4079e8280, L_0x61a4079e9d20, C4<0>, C4<0>;
L_0x61a4079e8430 .functor AND 1, L_0x61a4079e8ee0, L_0x61a4079e8090, C4<1>, C4<1>;
L_0x61a4079e84f0 .functor XOR 1, L_0x61a4079e8ee0, L_0x61a4079e8090, C4<0>, C4<0>;
L_0x61a4079e8560 .functor AND 1, L_0x61a4079e9d20, L_0x61a4079e84f0, C4<1>, C4<1>;
L_0x61a4079e8670 .functor OR 1, L_0x61a4079e8430, L_0x61a4079e8560, C4<0>, C4<0>;
L_0x61a4079e8780 .functor AND 1, L_0x61a4079e8ee0, L_0x61a4079e9580, C4<1>, C4<1>;
L_0x61a4079e87f0 .functor OR 1, L_0x61a4079e8ee0, L_0x61a4079e9580, C4<0>, C4<0>;
L_0x61a4079e8860 .functor OR 1, L_0x61a4079e8ee0, L_0x61a4079e9580, C4<0>, C4<0>;
L_0x61a4079e8940 .functor NOT 1, L_0x61a4079e8860, C4<0>, C4<0>, C4<0>;
L_0x61a4079e89e0 .functor XOR 1, L_0x61a4079e8ee0, L_0x61a4079e9580, C4<0>, C4<0>;
L_0x61a4079e88d0 .functor XOR 1, L_0x61a4079e8ee0, L_0x61a4079e9580, C4<0>, C4<0>;
L_0x61a4079e8b90 .functor NOT 1, L_0x61a4079e88d0, C4<0>, C4<0>, C4<0>;
L_0x61a4079e8cc0 .functor AND 1, L_0x61a4079e8ee0, L_0x61a4079e9580, C4<1>, C4<1>;
L_0x61a4079e8e40 .functor NOT 1, L_0x61a4079e8cc0, C4<0>, C4<0>, C4<0>;
L_0x61a4079e8f80 .functor BUFZ 1, L_0x61a4079e8ee0, C4<0>, C4<0>, C4<0>;
L_0x61a4079e8ff0 .functor BUFZ 1, L_0x61a4079e9580, C4<0>, C4<0>, C4<0>;
v0x61a407907100_0 .net "A", 0 0, L_0x61a4079e8ee0;  1 drivers
v0x61a4079071e0_0 .net "B", 0 0, L_0x61a4079e9580;  1 drivers
v0x61a407906940_0 .net "B_inverted", 0 0, L_0x61a4079e8090;  1 drivers
L_0x7f24b32711d8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4079069e0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b32711d8;  1 drivers
L_0x7f24b3271268 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407905d40_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3271268;  1 drivers
v0x61a407904ce0_0 .net *"_ivl_12", 0 0, L_0x61a4079e7e20;  1 drivers
v0x61a407904da0_0 .net *"_ivl_15", 0 0, L_0x61a4079e7f10;  1 drivers
v0x61a407903420_0 .net *"_ivl_16", 0 0, L_0x61a4079e8020;  1 drivers
v0x61a4079034e0_0 .net *"_ivl_2", 0 0, L_0x61a4079e7ad0;  1 drivers
v0x61a4078fdc30_0 .net *"_ivl_20", 0 0, L_0x61a4079e8280;  1 drivers
v0x61a4078fdcf0_0 .net *"_ivl_24", 0 0, L_0x61a4079e8430;  1 drivers
v0x61a4078fd470_0 .net *"_ivl_26", 0 0, L_0x61a4079e84f0;  1 drivers
v0x61a4078fd550_0 .net *"_ivl_28", 0 0, L_0x61a4079e8560;  1 drivers
v0x61a4078fc870_0 .net *"_ivl_36", 0 0, L_0x61a4079e8860;  1 drivers
L_0x7f24b3271220 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4078fc950_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3271220;  1 drivers
v0x61a4078fb810_0 .net *"_ivl_42", 0 0, L_0x61a4079e88d0;  1 drivers
v0x61a4078fb8f0_0 .net *"_ivl_46", 0 0, L_0x61a4079e8cc0;  1 drivers
v0x61a4078f9f50_0 .net *"_ivl_6", 0 0, L_0x61a4079e7bf0;  1 drivers
v0x61a4078f9ff0_0 .net *"_ivl_9", 0 0, L_0x61a4079e7d10;  1 drivers
v0x61a4078f4760_0 .net "and_out", 0 0, L_0x61a4079e8780;  1 drivers
v0x61a4078f4820_0 .net "cin", 0 0, L_0x61a4079e9d20;  1 drivers
v0x61a4078f3fa0_0 .net "cout", 0 0, L_0x61a4079e8670;  1 drivers
v0x61a4078f4040_0 .net "nand_out", 0 0, L_0x61a4079e8e40;  1 drivers
v0x61a4078f33a0_0 .net "nor_out", 0 0, L_0x61a4079e8940;  1 drivers
v0x61a4078f3460_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4078f2340_0 .net "or_out", 0 0, L_0x61a4079e87f0;  1 drivers
v0x61a4078f23e0_0 .net "pass_a", 0 0, L_0x61a4079e8f80;  1 drivers
v0x61a4078f0a80_0 .net "pass_b", 0 0, L_0x61a4079e8ff0;  1 drivers
v0x61a4078f0b40_0 .var "result", 0 0;
v0x61a4078eb290_0 .net "sum", 0 0, L_0x61a4079e8370;  1 drivers
v0x61a4078eb330_0 .net "xnor_out", 0 0, L_0x61a4079e8b90;  1 drivers
v0x61a4078eaad0_0 .net "xor_out", 0 0, L_0x61a4079e89e0;  1 drivers
L_0x7f24b32712b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4078eab90_0 .net "zero_out", 0 0, L_0x7f24b32712b0;  1 drivers
E_0x61a407910730/0 .event edge, v0x61a407859a40_0, v0x61a4078eb290_0, v0x61a4078f4760_0, v0x61a4078f2340_0;
E_0x61a407910730/1 .event edge, v0x61a4078f33a0_0, v0x61a4078eaad0_0, v0x61a4078eb330_0, v0x61a4078f4040_0;
E_0x61a407910730/2 .event edge, v0x61a4078f23e0_0, v0x61a4078f0a80_0, v0x61a4078eab90_0;
E_0x61a407910730 .event/or E_0x61a407910730/0, E_0x61a407910730/1, E_0x61a407910730/2;
L_0x61a4079e7ad0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32711d8;
L_0x61a4079e7bf0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271220;
L_0x61a4079e7e20 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271268;
L_0x61a4079e8090 .functor MUXZ 1, L_0x61a4079e9580, L_0x61a4079e8020, L_0x61a4079e7f10, C4<>;
S_0x61a4078e9ed0 .scope generate, "mid_slice[32]" "mid_slice[32]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a40787c2c0 .param/l "i" 0 3 24, +C4<0100000>;
S_0x61a4078e8e70 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4078e9ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079e9f00 .functor OR 1, L_0x61a4079e9dc0, L_0x61a4079e9e60, C4<0>, C4<0>;
L_0x61a4079ea100 .functor OR 1, L_0x61a4079e9f00, L_0x61a4079ea010, C4<0>, C4<0>;
L_0x61a4079ea210 .functor NOT 1, L_0x61a4079eb7a0, C4<0>, C4<0>, C4<0>;
L_0x61a4079ea4a0 .functor XOR 1, L_0x61a4079eb210, L_0x61a4079ea2b0, C4<0>, C4<0>;
L_0x61a4079ea590 .functor XOR 1, L_0x61a4079ea4a0, L_0x61a4079eb840, C4<0>, C4<0>;
L_0x61a4079ea650 .functor AND 1, L_0x61a4079eb210, L_0x61a4079ea2b0, C4<1>, C4<1>;
L_0x61a4079ea740 .functor XOR 1, L_0x61a4079eb210, L_0x61a4079ea2b0, C4<0>, C4<0>;
L_0x61a4079ea7b0 .functor AND 1, L_0x61a4079eb840, L_0x61a4079ea740, C4<1>, C4<1>;
L_0x61a4079ea8c0 .functor OR 1, L_0x61a4079ea650, L_0x61a4079ea7b0, C4<0>, C4<0>;
L_0x61a4079ea9d0 .functor AND 1, L_0x61a4079eb210, L_0x61a4079eb7a0, C4<1>, C4<1>;
L_0x61a4079eaaa0 .functor OR 1, L_0x61a4079eb210, L_0x61a4079eb7a0, C4<0>, C4<0>;
L_0x61a4079eab10 .functor OR 1, L_0x61a4079eb210, L_0x61a4079eb7a0, C4<0>, C4<0>;
L_0x61a4079eabf0 .functor NOT 1, L_0x61a4079eab10, C4<0>, C4<0>, C4<0>;
L_0x61a4079eac90 .functor XOR 1, L_0x61a4079eb210, L_0x61a4079eb7a0, C4<0>, C4<0>;
L_0x61a4079eab80 .functor XOR 1, L_0x61a4079eb210, L_0x61a4079eb7a0, C4<0>, C4<0>;
L_0x61a4079eaec0 .functor NOT 1, L_0x61a4079eab80, C4<0>, C4<0>, C4<0>;
L_0x61a4079eaff0 .functor AND 1, L_0x61a4079eb210, L_0x61a4079eb7a0, C4<1>, C4<1>;
L_0x61a4079eb170 .functor NOT 1, L_0x61a4079eaff0, C4<0>, C4<0>, C4<0>;
L_0x61a4079eb2b0 .functor BUFZ 1, L_0x61a4079eb210, C4<0>, C4<0>, C4<0>;
L_0x61a4079eb320 .functor BUFZ 1, L_0x61a4079eb7a0, C4<0>, C4<0>, C4<0>;
v0x61a4078e1dc0_0 .net "A", 0 0, L_0x61a4079eb210;  1 drivers
v0x61a4078e1ea0_0 .net "B", 0 0, L_0x61a4079eb7a0;  1 drivers
v0x61a4078e1600_0 .net "B_inverted", 0 0, L_0x61a4079ea2b0;  1 drivers
L_0x7f24b32712f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4078e16a0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b32712f8;  1 drivers
L_0x7f24b3271388 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4078e0a00_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3271388;  1 drivers
v0x61a4078df9a0_0 .net *"_ivl_12", 0 0, L_0x61a4079ea010;  1 drivers
v0x61a4078dfa60_0 .net *"_ivl_15", 0 0, L_0x61a4079ea100;  1 drivers
v0x61a4078de0e0_0 .net *"_ivl_16", 0 0, L_0x61a4079ea210;  1 drivers
v0x61a4078de1a0_0 .net *"_ivl_2", 0 0, L_0x61a4079e9dc0;  1 drivers
v0x61a4078d88f0_0 .net *"_ivl_20", 0 0, L_0x61a4079ea4a0;  1 drivers
v0x61a4078d89b0_0 .net *"_ivl_24", 0 0, L_0x61a4079ea650;  1 drivers
v0x61a4078d8130_0 .net *"_ivl_26", 0 0, L_0x61a4079ea740;  1 drivers
v0x61a4078d8210_0 .net *"_ivl_28", 0 0, L_0x61a4079ea7b0;  1 drivers
v0x61a4078d7530_0 .net *"_ivl_36", 0 0, L_0x61a4079eab10;  1 drivers
L_0x7f24b3271340 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4078d75f0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3271340;  1 drivers
v0x61a4078d64d0_0 .net *"_ivl_42", 0 0, L_0x61a4079eab80;  1 drivers
v0x61a4078d65b0_0 .net *"_ivl_46", 0 0, L_0x61a4079eaff0;  1 drivers
v0x61a4078d4c10_0 .net *"_ivl_6", 0 0, L_0x61a4079e9e60;  1 drivers
v0x61a4078d4cd0_0 .net *"_ivl_9", 0 0, L_0x61a4079e9f00;  1 drivers
v0x61a4078cf420_0 .net "and_out", 0 0, L_0x61a4079ea9d0;  1 drivers
v0x61a4078cf4c0_0 .net "cin", 0 0, L_0x61a4079eb840;  1 drivers
v0x61a4078cec60_0 .net "cout", 0 0, L_0x61a4079ea8c0;  1 drivers
v0x61a4078ced20_0 .net "nand_out", 0 0, L_0x61a4079eb170;  1 drivers
v0x61a4078ce060_0 .net "nor_out", 0 0, L_0x61a4079eabf0;  1 drivers
v0x61a4078ce100_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4078cd000_0 .net "or_out", 0 0, L_0x61a4079eaaa0;  1 drivers
v0x61a4078cd0c0_0 .net "pass_a", 0 0, L_0x61a4079eb2b0;  1 drivers
v0x61a4078cb740_0 .net "pass_b", 0 0, L_0x61a4079eb320;  1 drivers
v0x61a4078cb7e0_0 .var "result", 0 0;
v0x61a4078c5f50_0 .net "sum", 0 0, L_0x61a4079ea590;  1 drivers
v0x61a4078c6010_0 .net "xnor_out", 0 0, L_0x61a4079eaec0;  1 drivers
v0x61a4078c5790_0 .net "xor_out", 0 0, L_0x61a4079eac90;  1 drivers
L_0x7f24b32713d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4078c5830_0 .net "zero_out", 0 0, L_0x7f24b32713d0;  1 drivers
E_0x61a4078eac30/0 .event edge, v0x61a407859a40_0, v0x61a4078c5f50_0, v0x61a4078cf420_0, v0x61a4078cd000_0;
E_0x61a4078eac30/1 .event edge, v0x61a4078ce060_0, v0x61a4078c5790_0, v0x61a4078c6010_0, v0x61a4078ced20_0;
E_0x61a4078eac30/2 .event edge, v0x61a4078cd0c0_0, v0x61a4078cb740_0, v0x61a4078c5830_0;
E_0x61a4078eac30 .event/or E_0x61a4078eac30/0, E_0x61a4078eac30/1, E_0x61a4078eac30/2;
L_0x61a4079e9dc0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32712f8;
L_0x61a4079e9e60 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271340;
L_0x61a4079ea010 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271388;
L_0x61a4079ea2b0 .functor MUXZ 1, L_0x61a4079eb7a0, L_0x61a4079ea210, L_0x61a4079ea100, C4<>;
S_0x61a4078c4b90 .scope generate, "mid_slice[33]" "mid_slice[33]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4078c58d0 .param/l "i" 0 3 24, +C4<0100001>;
S_0x61a4078c3b30 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4078c4b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079ec950 .functor OR 1, L_0x61a4079ec810, L_0x61a4079ec8b0, C4<0>, C4<0>;
L_0x61a4079ecb50 .functor OR 1, L_0x61a4079ec950, L_0x61a4079eca60, C4<0>, C4<0>;
L_0x61a4079ecc60 .functor NOT 1, L_0x61a4079edef0, C4<0>, C4<0>, C4<0>;
L_0x61a4079ecef0 .functor XOR 1, L_0x61a4079edc60, L_0x61a4079ecd00, C4<0>, C4<0>;
L_0x61a4079ecfe0 .functor XOR 1, L_0x61a4079ecef0, L_0x61a4079ee2b0, C4<0>, C4<0>;
L_0x61a4079ed0a0 .functor AND 1, L_0x61a4079edc60, L_0x61a4079ecd00, C4<1>, C4<1>;
L_0x61a4079ed190 .functor XOR 1, L_0x61a4079edc60, L_0x61a4079ecd00, C4<0>, C4<0>;
L_0x61a4079ed200 .functor AND 1, L_0x61a4079ee2b0, L_0x61a4079ed190, C4<1>, C4<1>;
L_0x61a4079ed310 .functor OR 1, L_0x61a4079ed0a0, L_0x61a4079ed200, C4<0>, C4<0>;
L_0x61a4079ed420 .functor AND 1, L_0x61a4079edc60, L_0x61a4079edef0, C4<1>, C4<1>;
L_0x61a4079ed4f0 .functor OR 1, L_0x61a4079edc60, L_0x61a4079edef0, C4<0>, C4<0>;
L_0x61a4079ed560 .functor OR 1, L_0x61a4079edc60, L_0x61a4079edef0, C4<0>, C4<0>;
L_0x61a4079ed640 .functor NOT 1, L_0x61a4079ed560, C4<0>, C4<0>, C4<0>;
L_0x61a4079ed6e0 .functor XOR 1, L_0x61a4079edc60, L_0x61a4079edef0, C4<0>, C4<0>;
L_0x61a4079ed5d0 .functor XOR 1, L_0x61a4079edc60, L_0x61a4079edef0, C4<0>, C4<0>;
L_0x61a4079ed910 .functor NOT 1, L_0x61a4079ed5d0, C4<0>, C4<0>, C4<0>;
L_0x61a4079eda40 .functor AND 1, L_0x61a4079edc60, L_0x61a4079edef0, C4<1>, C4<1>;
L_0x61a4079edbc0 .functor NOT 1, L_0x61a4079eda40, C4<0>, C4<0>, C4<0>;
L_0x61a4079edd00 .functor BUFZ 1, L_0x61a4079edc60, C4<0>, C4<0>, C4<0>;
L_0x61a4079edd70 .functor BUFZ 1, L_0x61a4079edef0, C4<0>, C4<0>, C4<0>;
v0x61a4078c2370_0 .net "A", 0 0, L_0x61a4079edc60;  1 drivers
v0x61a4078bca80_0 .net "B", 0 0, L_0x61a4079edef0;  1 drivers
v0x61a4078bcb40_0 .net "B_inverted", 0 0, L_0x61a4079ecd00;  1 drivers
L_0x7f24b3271418 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4078bc2c0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3271418;  1 drivers
L_0x7f24b32714a8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4078bc3a0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b32714a8;  1 drivers
v0x61a4078bb6c0_0 .net *"_ivl_12", 0 0, L_0x61a4079eca60;  1 drivers
v0x61a4078bb760_0 .net *"_ivl_15", 0 0, L_0x61a4079ecb50;  1 drivers
v0x61a4078ba660_0 .net *"_ivl_16", 0 0, L_0x61a4079ecc60;  1 drivers
v0x61a4078ba740_0 .net *"_ivl_2", 0 0, L_0x61a4079ec810;  1 drivers
v0x61a4078b8da0_0 .net *"_ivl_20", 0 0, L_0x61a4079ecef0;  1 drivers
v0x61a4078b8e80_0 .net *"_ivl_24", 0 0, L_0x61a4079ed0a0;  1 drivers
v0x61a4078b35b0_0 .net *"_ivl_26", 0 0, L_0x61a4079ed190;  1 drivers
v0x61a4078b3670_0 .net *"_ivl_28", 0 0, L_0x61a4079ed200;  1 drivers
v0x61a4078b2df0_0 .net *"_ivl_36", 0 0, L_0x61a4079ed560;  1 drivers
L_0x7f24b3271460 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4078b2ed0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3271460;  1 drivers
v0x61a4078b21f0_0 .net *"_ivl_42", 0 0, L_0x61a4079ed5d0;  1 drivers
v0x61a4078b22b0_0 .net *"_ivl_46", 0 0, L_0x61a4079eda40;  1 drivers
v0x61a4078b1190_0 .net *"_ivl_6", 0 0, L_0x61a4079ec8b0;  1 drivers
v0x61a4078b1250_0 .net *"_ivl_9", 0 0, L_0x61a4079ec950;  1 drivers
v0x61a4078af8d0_0 .net "and_out", 0 0, L_0x61a4079ed420;  1 drivers
v0x61a4078af970_0 .net "cin", 0 0, L_0x61a4079ee2b0;  1 drivers
v0x61a4078aa0e0_0 .net "cout", 0 0, L_0x61a4079ed310;  1 drivers
v0x61a4078aa1a0_0 .net "nand_out", 0 0, L_0x61a4079edbc0;  1 drivers
v0x61a4078a9920_0 .net "nor_out", 0 0, L_0x61a4079ed640;  1 drivers
v0x61a4078a99c0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4078a8d20_0 .net "or_out", 0 0, L_0x61a4079ed4f0;  1 drivers
v0x61a4078a8de0_0 .net "pass_a", 0 0, L_0x61a4079edd00;  1 drivers
v0x61a4078a7cc0_0 .net "pass_b", 0 0, L_0x61a4079edd70;  1 drivers
v0x61a4078a7d60_0 .var "result", 0 0;
v0x61a4078a6400_0 .net "sum", 0 0, L_0x61a4079ecfe0;  1 drivers
v0x61a4078a64c0_0 .net "xnor_out", 0 0, L_0x61a4079ed910;  1 drivers
v0x61a4078a0c10_0 .net "xor_out", 0 0, L_0x61a4079ed6e0;  1 drivers
L_0x7f24b32714f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4078a0cb0_0 .net "zero_out", 0 0, L_0x7f24b32714f0;  1 drivers
E_0x61a4078f0be0/0 .event edge, v0x61a407859a40_0, v0x61a4078a6400_0, v0x61a4078af8d0_0, v0x61a4078a8d20_0;
E_0x61a4078f0be0/1 .event edge, v0x61a4078a9920_0, v0x61a4078a0c10_0, v0x61a4078a64c0_0, v0x61a4078aa1a0_0;
E_0x61a4078f0be0/2 .event edge, v0x61a4078a8de0_0, v0x61a4078a7cc0_0, v0x61a4078a0cb0_0;
E_0x61a4078f0be0 .event/or E_0x61a4078f0be0/0, E_0x61a4078f0be0/1, E_0x61a4078f0be0/2;
L_0x61a4079ec810 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271418;
L_0x61a4079ec8b0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271460;
L_0x61a4079eca60 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32714a8;
L_0x61a4079ecd00 .functor MUXZ 1, L_0x61a4079edef0, L_0x61a4079ecc60, L_0x61a4079ecb50, C4<>;
S_0x61a40789f850 .scope generate, "mid_slice[34]" "mid_slice[34]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4078a04f0 .param/l "i" 0 3 24, +C4<0100010>;
S_0x61a40789e7f0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a40789f850;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079ee490 .functor OR 1, L_0x61a4079ee350, L_0x61a4079ee3f0, C4<0>, C4<0>;
L_0x61a4079ee690 .functor OR 1, L_0x61a4079ee490, L_0x61a4079ee5a0, C4<0>, C4<0>;
L_0x61a4079ee7a0 .functor NOT 1, L_0x61a4079efd60, C4<0>, C4<0>, C4<0>;
L_0x61a4079eea30 .functor XOR 1, L_0x61a4079ef7a0, L_0x61a4079ee840, C4<0>, C4<0>;
L_0x61a4079eeb20 .functor XOR 1, L_0x61a4079eea30, L_0x61a4079efe00, C4<0>, C4<0>;
L_0x61a4079eebe0 .functor AND 1, L_0x61a4079ef7a0, L_0x61a4079ee840, C4<1>, C4<1>;
L_0x61a4079eecd0 .functor XOR 1, L_0x61a4079ef7a0, L_0x61a4079ee840, C4<0>, C4<0>;
L_0x61a4079eed40 .functor AND 1, L_0x61a4079efe00, L_0x61a4079eecd0, C4<1>, C4<1>;
L_0x61a4079eee50 .functor OR 1, L_0x61a4079eebe0, L_0x61a4079eed40, C4<0>, C4<0>;
L_0x61a4079eef60 .functor AND 1, L_0x61a4079ef7a0, L_0x61a4079efd60, C4<1>, C4<1>;
L_0x61a4079ef030 .functor OR 1, L_0x61a4079ef7a0, L_0x61a4079efd60, C4<0>, C4<0>;
L_0x61a4079ef0a0 .functor OR 1, L_0x61a4079ef7a0, L_0x61a4079efd60, C4<0>, C4<0>;
L_0x61a4079ef180 .functor NOT 1, L_0x61a4079ef0a0, C4<0>, C4<0>, C4<0>;
L_0x61a4079ef220 .functor XOR 1, L_0x61a4079ef7a0, L_0x61a4079efd60, C4<0>, C4<0>;
L_0x61a4079ef110 .functor XOR 1, L_0x61a4079ef7a0, L_0x61a4079efd60, C4<0>, C4<0>;
L_0x61a4079ef450 .functor NOT 1, L_0x61a4079ef110, C4<0>, C4<0>, C4<0>;
L_0x61a4079ef580 .functor AND 1, L_0x61a4079ef7a0, L_0x61a4079efd60, C4<1>, C4<1>;
L_0x61a4079ef700 .functor NOT 1, L_0x61a4079ef580, C4<0>, C4<0>, C4<0>;
L_0x61a4079ef840 .functor BUFZ 1, L_0x61a4079ef7a0, C4<0>, C4<0>, C4<0>;
L_0x61a4079ef8b0 .functor BUFZ 1, L_0x61a4079efd60, C4<0>, C4<0>, C4<0>;
v0x61a407897740_0 .net "A", 0 0, L_0x61a4079ef7a0;  1 drivers
v0x61a407897820_0 .net "B", 0 0, L_0x61a4079efd60;  1 drivers
v0x61a407896f80_0 .net "B_inverted", 0 0, L_0x61a4079ee840;  1 drivers
L_0x7f24b3271538 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407897020_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3271538;  1 drivers
L_0x7f24b32715c8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407896380_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b32715c8;  1 drivers
v0x61a407895320_0 .net *"_ivl_12", 0 0, L_0x61a4079ee5a0;  1 drivers
v0x61a4078953e0_0 .net *"_ivl_15", 0 0, L_0x61a4079ee690;  1 drivers
v0x61a407893a60_0 .net *"_ivl_16", 0 0, L_0x61a4079ee7a0;  1 drivers
v0x61a407893b20_0 .net *"_ivl_2", 0 0, L_0x61a4079ee350;  1 drivers
v0x61a40788e270_0 .net *"_ivl_20", 0 0, L_0x61a4079eea30;  1 drivers
v0x61a40788e330_0 .net *"_ivl_24", 0 0, L_0x61a4079eebe0;  1 drivers
v0x61a40788dab0_0 .net *"_ivl_26", 0 0, L_0x61a4079eecd0;  1 drivers
v0x61a40788db90_0 .net *"_ivl_28", 0 0, L_0x61a4079eed40;  1 drivers
v0x61a40788ceb0_0 .net *"_ivl_36", 0 0, L_0x61a4079ef0a0;  1 drivers
L_0x7f24b3271580 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a40788cf70_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3271580;  1 drivers
v0x61a40788be50_0 .net *"_ivl_42", 0 0, L_0x61a4079ef110;  1 drivers
v0x61a40788bf30_0 .net *"_ivl_46", 0 0, L_0x61a4079ef580;  1 drivers
v0x61a40788a590_0 .net *"_ivl_6", 0 0, L_0x61a4079ee3f0;  1 drivers
v0x61a40788a650_0 .net *"_ivl_9", 0 0, L_0x61a4079ee490;  1 drivers
v0x61a407884da0_0 .net "and_out", 0 0, L_0x61a4079eef60;  1 drivers
v0x61a407884e40_0 .net "cin", 0 0, L_0x61a4079efe00;  1 drivers
v0x61a4078845e0_0 .net "cout", 0 0, L_0x61a4079eee50;  1 drivers
v0x61a4078846a0_0 .net "nand_out", 0 0, L_0x61a4079ef700;  1 drivers
v0x61a4078839e0_0 .net "nor_out", 0 0, L_0x61a4079ef180;  1 drivers
v0x61a407883a80_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a407882980_0 .net "or_out", 0 0, L_0x61a4079ef030;  1 drivers
v0x61a407882a40_0 .net "pass_a", 0 0, L_0x61a4079ef840;  1 drivers
v0x61a4078810c0_0 .net "pass_b", 0 0, L_0x61a4079ef8b0;  1 drivers
v0x61a407881160_0 .var "result", 0 0;
v0x61a40787b8d0_0 .net "sum", 0 0, L_0x61a4079eeb20;  1 drivers
v0x61a40787b990_0 .net "xnor_out", 0 0, L_0x61a4079ef450;  1 drivers
v0x61a40787b110_0 .net "xor_out", 0 0, L_0x61a4079ef220;  1 drivers
L_0x7f24b3271610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a40787b1b0_0 .net "zero_out", 0 0, L_0x7f24b3271610;  1 drivers
E_0x61a4078a6560/0 .event edge, v0x61a407859a40_0, v0x61a40787b8d0_0, v0x61a407884da0_0, v0x61a407882980_0;
E_0x61a4078a6560/1 .event edge, v0x61a4078839e0_0, v0x61a40787b110_0, v0x61a40787b990_0, v0x61a4078846a0_0;
E_0x61a4078a6560/2 .event edge, v0x61a407882a40_0, v0x61a4078810c0_0, v0x61a40787b1b0_0;
E_0x61a4078a6560 .event/or E_0x61a4078a6560/0, E_0x61a4078a6560/1, E_0x61a4078a6560/2;
L_0x61a4079ee350 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271538;
L_0x61a4079ee3f0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271580;
L_0x61a4079ee5a0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32715c8;
L_0x61a4079ee840 .functor MUXZ 1, L_0x61a4079efd60, L_0x61a4079ee7a0, L_0x61a4079ee690, C4<>;
S_0x61a40787a510 .scope generate, "mid_slice[35]" "mid_slice[35]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4078964b0 .param/l "i" 0 3 24, +C4<0100011>;
S_0x61a407877bf0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a40787a510;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079f0450 .functor OR 1, L_0x61a4079f0210, L_0x61a4079f0330, C4<0>, C4<0>;
L_0x61a4079f0650 .functor OR 1, L_0x61a4079f0450, L_0x61a4079f0560, C4<0>, C4<0>;
L_0x61a4079f0760 .functor NOT 1, L_0x61a4079f18b0, C4<0>, C4<0>, C4<0>;
L_0x61a4079f09c0 .functor XOR 1, L_0x61a4079f1620, L_0x61a4079f07d0, C4<0>, C4<0>;
L_0x61a4079f0ab0 .functor XOR 1, L_0x61a4079f09c0, L_0x61a4079f1ca0, C4<0>, C4<0>;
L_0x61a4079f0b70 .functor AND 1, L_0x61a4079f1620, L_0x61a4079f07d0, C4<1>, C4<1>;
L_0x61a4079f0c30 .functor XOR 1, L_0x61a4079f1620, L_0x61a4079f07d0, C4<0>, C4<0>;
L_0x61a4079f0ca0 .functor AND 1, L_0x61a4079f1ca0, L_0x61a4079f0c30, C4<1>, C4<1>;
L_0x61a4079f0db0 .functor OR 1, L_0x61a4079f0b70, L_0x61a4079f0ca0, C4<0>, C4<0>;
L_0x61a4079f0ec0 .functor AND 1, L_0x61a4079f1620, L_0x61a4079f18b0, C4<1>, C4<1>;
L_0x61a4079f0f30 .functor OR 1, L_0x61a4079f1620, L_0x61a4079f18b0, C4<0>, C4<0>;
L_0x61a4079f0fa0 .functor OR 1, L_0x61a4079f1620, L_0x61a4079f18b0, C4<0>, C4<0>;
L_0x61a4079f1080 .functor NOT 1, L_0x61a4079f0fa0, C4<0>, C4<0>, C4<0>;
L_0x61a4079f1120 .functor XOR 1, L_0x61a4079f1620, L_0x61a4079f18b0, C4<0>, C4<0>;
L_0x61a4079f1010 .functor XOR 1, L_0x61a4079f1620, L_0x61a4079f18b0, C4<0>, C4<0>;
L_0x61a4079f12d0 .functor NOT 1, L_0x61a4079f1010, C4<0>, C4<0>, C4<0>;
L_0x61a4079f1400 .functor AND 1, L_0x61a4079f1620, L_0x61a4079f18b0, C4<1>, C4<1>;
L_0x61a4079f1580 .functor NOT 1, L_0x61a4079f1400, C4<0>, C4<0>, C4<0>;
L_0x61a4079f16c0 .functor BUFZ 1, L_0x61a4079f1620, C4<0>, C4<0>, C4<0>;
L_0x61a4079f1730 .functor BUFZ 1, L_0x61a4079f18b0, C4<0>, C4<0>, C4<0>;
v0x61a407872460_0 .net "A", 0 0, L_0x61a4079f1620;  1 drivers
v0x61a407871c40_0 .net "B", 0 0, L_0x61a4079f18b0;  1 drivers
v0x61a407871d00_0 .net "B_inverted", 0 0, L_0x61a4079f07d0;  1 drivers
L_0x7f24b3271658 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407871040_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3271658;  1 drivers
L_0x7f24b32716e8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407871120_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b32716e8;  1 drivers
v0x61a40786ffe0_0 .net *"_ivl_12", 0 0, L_0x61a4079f0560;  1 drivers
v0x61a407870080_0 .net *"_ivl_15", 0 0, L_0x61a4079f0650;  1 drivers
v0x61a40786e720_0 .net *"_ivl_16", 0 0, L_0x61a4079f0760;  1 drivers
v0x61a40786e800_0 .net *"_ivl_2", 0 0, L_0x61a4079f0210;  1 drivers
v0x61a407868f30_0 .net *"_ivl_20", 0 0, L_0x61a4079f09c0;  1 drivers
v0x61a407869010_0 .net *"_ivl_24", 0 0, L_0x61a4079f0b70;  1 drivers
v0x61a407868770_0 .net *"_ivl_26", 0 0, L_0x61a4079f0c30;  1 drivers
v0x61a407868830_0 .net *"_ivl_28", 0 0, L_0x61a4079f0ca0;  1 drivers
v0x61a407867b70_0 .net *"_ivl_36", 0 0, L_0x61a4079f0fa0;  1 drivers
L_0x7f24b32716a0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407867c50_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b32716a0;  1 drivers
v0x61a407866b30_0 .net *"_ivl_42", 0 0, L_0x61a4079f1010;  1 drivers
v0x61a407866c10_0 .net *"_ivl_46", 0 0, L_0x61a4079f1400;  1 drivers
v0x61a407865290_0 .net *"_ivl_6", 0 0, L_0x61a4079f0330;  1 drivers
v0x61a407865350_0 .net *"_ivl_9", 0 0, L_0x61a4079f0450;  1 drivers
v0x61a40785fa80_0 .net "and_out", 0 0, L_0x61a4079f0ec0;  1 drivers
v0x61a40785fb40_0 .net "cin", 0 0, L_0x61a4079f1ca0;  1 drivers
v0x61a40785f2a0_0 .net "cout", 0 0, L_0x61a4079f0db0;  1 drivers
v0x61a40785f360_0 .net "nand_out", 0 0, L_0x61a4079f1580;  1 drivers
v0x61a40785e6a0_0 .net "nor_out", 0 0, L_0x61a4079f1080;  1 drivers
v0x61a40785e740_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40785d640_0 .net "or_out", 0 0, L_0x61a4079f0f30;  1 drivers
v0x61a40785d700_0 .net "pass_a", 0 0, L_0x61a4079f16c0;  1 drivers
v0x61a40785bd80_0 .net "pass_b", 0 0, L_0x61a4079f1730;  1 drivers
v0x61a40785be20_0 .var "result", 0 0;
v0x61a407856590_0 .net "sum", 0 0, L_0x61a4079f0ab0;  1 drivers
v0x61a407856650_0 .net "xnor_out", 0 0, L_0x61a4079f12d0;  1 drivers
v0x61a407855dd0_0 .net "xor_out", 0 0, L_0x61a4079f1120;  1 drivers
L_0x7f24b3271730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407855e70_0 .net "zero_out", 0 0, L_0x7f24b3271730;  1 drivers
E_0x61a4078795f0/0 .event edge, v0x61a407859a40_0, v0x61a407856590_0, v0x61a40785fa80_0, v0x61a40785d640_0;
E_0x61a4078795f0/1 .event edge, v0x61a40785e6a0_0, v0x61a407855dd0_0, v0x61a407856650_0, v0x61a40785f360_0;
E_0x61a4078795f0/2 .event edge, v0x61a40785d700_0, v0x61a40785bd80_0, v0x61a407855e70_0;
E_0x61a4078795f0 .event/or E_0x61a4078795f0/0, E_0x61a4078795f0/1, E_0x61a4078795f0/2;
L_0x61a4079f0210 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271658;
L_0x61a4079f0330 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32716a0;
L_0x61a4079f0560 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32716e8;
L_0x61a4079f07d0 .functor MUXZ 1, L_0x61a4079f18b0, L_0x61a4079f0760, L_0x61a4079f0650, C4<>;
S_0x61a407854170 .scope generate, "mid_slice[36]" "mid_slice[36]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407855280 .param/l "i" 0 3 24, +C4<0100100>;
S_0x61a4078528b0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a407854170;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079f1f80 .functor OR 1, L_0x61a4079f1d70, L_0x61a4079f1e60, C4<0>, C4<0>;
L_0x61a4079f2180 .functor OR 1, L_0x61a4079f1f80, L_0x61a4079f2090, C4<0>, C4<0>;
L_0x61a4079f2290 .functor NOT 1, L_0x61a4079f3710, C4<0>, C4<0>, C4<0>;
L_0x61a4079f24c0 .functor XOR 1, L_0x61a4079f3120, L_0x61a4079f2300, C4<0>, C4<0>;
L_0x61a4079f25b0 .functor XOR 1, L_0x61a4079f24c0, L_0x61a4079f37b0, C4<0>, C4<0>;
L_0x61a4079f2670 .functor AND 1, L_0x61a4079f3120, L_0x61a4079f2300, C4<1>, C4<1>;
L_0x61a4079f2730 .functor XOR 1, L_0x61a4079f3120, L_0x61a4079f2300, C4<0>, C4<0>;
L_0x61a4079f27a0 .functor AND 1, L_0x61a4079f37b0, L_0x61a4079f2730, C4<1>, C4<1>;
L_0x61a4079f28b0 .functor OR 1, L_0x61a4079f2670, L_0x61a4079f27a0, C4<0>, C4<0>;
L_0x61a4079f29c0 .functor AND 1, L_0x61a4079f3120, L_0x61a4079f3710, C4<1>, C4<1>;
L_0x61a4079f2a30 .functor OR 1, L_0x61a4079f3120, L_0x61a4079f3710, C4<0>, C4<0>;
L_0x61a4079f2aa0 .functor OR 1, L_0x61a4079f3120, L_0x61a4079f3710, C4<0>, C4<0>;
L_0x61a4079f2b80 .functor NOT 1, L_0x61a4079f2aa0, C4<0>, C4<0>, C4<0>;
L_0x61a4079f2c20 .functor XOR 1, L_0x61a4079f3120, L_0x61a4079f3710, C4<0>, C4<0>;
L_0x61a4079f2b10 .functor XOR 1, L_0x61a4079f3120, L_0x61a4079f3710, C4<0>, C4<0>;
L_0x61a4079f2dd0 .functor NOT 1, L_0x61a4079f2b10, C4<0>, C4<0>, C4<0>;
L_0x61a4079f2f00 .functor AND 1, L_0x61a4079f3120, L_0x61a4079f3710, C4<1>, C4<1>;
L_0x61a4079f3080 .functor NOT 1, L_0x61a4079f2f00, C4<0>, C4<0>, C4<0>;
L_0x61a4079f31c0 .functor BUFZ 1, L_0x61a4079f3120, C4<0>, C4<0>, C4<0>;
L_0x61a4079f3230 .functor BUFZ 1, L_0x61a4079f3710, C4<0>, C4<0>, C4<0>;
v0x61a40784c910_0 .net "A", 0 0, L_0x61a4079f3120;  1 drivers
v0x61a40784c9f0_0 .net "B", 0 0, L_0x61a4079f3710;  1 drivers
v0x61a40784bd10_0 .net "B_inverted", 0 0, L_0x61a4079f2300;  1 drivers
L_0x7f24b3271778 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a40784bdb0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3271778;  1 drivers
L_0x7f24b3271808 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40784acb0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3271808;  1 drivers
v0x61a4078493f0_0 .net *"_ivl_12", 0 0, L_0x61a4079f2090;  1 drivers
v0x61a4078494b0_0 .net *"_ivl_15", 0 0, L_0x61a4079f2180;  1 drivers
v0x61a407843c30_0 .net *"_ivl_16", 0 0, L_0x61a4079f2290;  1 drivers
v0x61a407843d10_0 .net *"_ivl_2", 0 0, L_0x61a4079f1d70;  1 drivers
v0x61a407843470_0 .net *"_ivl_20", 0 0, L_0x61a4079f24c0;  1 drivers
v0x61a407843550_0 .net *"_ivl_24", 0 0, L_0x61a4079f2670;  1 drivers
v0x61a407842870_0 .net *"_ivl_26", 0 0, L_0x61a4079f2730;  1 drivers
v0x61a407842930_0 .net *"_ivl_28", 0 0, L_0x61a4079f27a0;  1 drivers
v0x61a407841810_0 .net *"_ivl_36", 0 0, L_0x61a4079f2aa0;  1 drivers
L_0x7f24b32717c0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4078418f0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b32717c0;  1 drivers
v0x61a40783ff50_0 .net *"_ivl_42", 0 0, L_0x61a4079f2b10;  1 drivers
v0x61a407840010_0 .net *"_ivl_46", 0 0, L_0x61a4079f2f00;  1 drivers
v0x61a40783a790_0 .net *"_ivl_6", 0 0, L_0x61a4079f1e60;  1 drivers
v0x61a40783a850_0 .net *"_ivl_9", 0 0, L_0x61a4079f1f80;  1 drivers
v0x61a407839fd0_0 .net "and_out", 0 0, L_0x61a4079f29c0;  1 drivers
v0x61a40783a070_0 .net "cin", 0 0, L_0x61a4079f37b0;  1 drivers
v0x61a4078393d0_0 .net "cout", 0 0, L_0x61a4079f28b0;  1 drivers
v0x61a407839490_0 .net "nand_out", 0 0, L_0x61a4079f3080;  1 drivers
v0x61a407838370_0 .net "nor_out", 0 0, L_0x61a4079f2b80;  1 drivers
v0x61a407838410_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a407836ab0_0 .net "or_out", 0 0, L_0x61a4079f2a30;  1 drivers
v0x61a407836b70_0 .net "pass_a", 0 0, L_0x61a4079f31c0;  1 drivers
v0x61a4078312f0_0 .net "pass_b", 0 0, L_0x61a4079f3230;  1 drivers
v0x61a407831390_0 .var "result", 0 0;
v0x61a407830b30_0 .net "sum", 0 0, L_0x61a4079f25b0;  1 drivers
v0x61a407830bf0_0 .net "xnor_out", 0 0, L_0x61a4079f2dd0;  1 drivers
v0x61a40782ff30_0 .net "xor_out", 0 0, L_0x61a4079f2c20;  1 drivers
L_0x7f24b3271850 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a40782ffd0_0 .net "zero_out", 0 0, L_0x7f24b3271850;  1 drivers
E_0x61a40784d1e0/0 .event edge, v0x61a407859a40_0, v0x61a407830b30_0, v0x61a407839fd0_0, v0x61a407836ab0_0;
E_0x61a40784d1e0/1 .event edge, v0x61a407838370_0, v0x61a40782ff30_0, v0x61a407830bf0_0, v0x61a407839490_0;
E_0x61a40784d1e0/2 .event edge, v0x61a407836b70_0, v0x61a4078312f0_0, v0x61a40782ffd0_0;
E_0x61a40784d1e0 .event/or E_0x61a40784d1e0/0, E_0x61a40784d1e0/1, E_0x61a40784d1e0/2;
L_0x61a4079f1d70 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271778;
L_0x61a4079f1e60 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32717c0;
L_0x61a4079f2090 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271808;
L_0x61a4079f2300 .functor MUXZ 1, L_0x61a4079f3710, L_0x61a4079f2290, L_0x61a4079f2180, C4<>;
S_0x61a40782eed0 .scope generate, "mid_slice[37]" "mid_slice[37]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a40782d610 .param/l "i" 0 3 24, +C4<0100101>;
S_0x61a407827e50 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a40782eed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079f3e30 .functor OR 1, L_0x61a4079f3bf0, L_0x61a4079f3d10, C4<0>, C4<0>;
L_0x61a4079f4030 .functor OR 1, L_0x61a4079f3e30, L_0x61a4079f3f40, C4<0>, C4<0>;
L_0x61a4079f4140 .functor NOT 1, L_0x61a4079f5260, C4<0>, C4<0>, C4<0>;
L_0x61a4079f43a0 .functor XOR 1, L_0x61a4079f4fd0, L_0x61a4079f41b0, C4<0>, C4<0>;
L_0x61a4079f4490 .functor XOR 1, L_0x61a4079f43a0, L_0x61a4079f5680, C4<0>, C4<0>;
L_0x61a4079f4550 .functor AND 1, L_0x61a4079f4fd0, L_0x61a4079f41b0, C4<1>, C4<1>;
L_0x61a4079f4610 .functor XOR 1, L_0x61a4079f4fd0, L_0x61a4079f41b0, C4<0>, C4<0>;
L_0x61a4079f4680 .functor AND 1, L_0x61a4079f5680, L_0x61a4079f4610, C4<1>, C4<1>;
L_0x61a4079f4790 .functor OR 1, L_0x61a4079f4550, L_0x61a4079f4680, C4<0>, C4<0>;
L_0x61a4079f48a0 .functor AND 1, L_0x61a4079f4fd0, L_0x61a4079f5260, C4<1>, C4<1>;
L_0x61a4079f4910 .functor OR 1, L_0x61a4079f4fd0, L_0x61a4079f5260, C4<0>, C4<0>;
L_0x61a4079f4980 .functor OR 1, L_0x61a4079f4fd0, L_0x61a4079f5260, C4<0>, C4<0>;
L_0x61a4079f4a60 .functor NOT 1, L_0x61a4079f4980, C4<0>, C4<0>, C4<0>;
L_0x61a4079f4b00 .functor XOR 1, L_0x61a4079f4fd0, L_0x61a4079f5260, C4<0>, C4<0>;
L_0x61a4079f49f0 .functor XOR 1, L_0x61a4079f4fd0, L_0x61a4079f5260, C4<0>, C4<0>;
L_0x61a4079f4cb0 .functor NOT 1, L_0x61a4079f49f0, C4<0>, C4<0>, C4<0>;
L_0x61a4079f4de0 .functor AND 1, L_0x61a4079f4fd0, L_0x61a4079f5260, C4<1>, C4<1>;
L_0x61a4079f4f60 .functor NOT 1, L_0x61a4079f4de0, C4<0>, C4<0>, C4<0>;
L_0x61a4079f5070 .functor BUFZ 1, L_0x61a4079f4fd0, C4<0>, C4<0>, C4<0>;
L_0x61a4079f50e0 .functor BUFZ 1, L_0x61a4079f5260, C4<0>, C4<0>, C4<0>;
v0x61a407826a90_0 .net "A", 0 0, L_0x61a4079f4fd0;  1 drivers
v0x61a407826b70_0 .net "B", 0 0, L_0x61a4079f5260;  1 drivers
v0x61a407825a30_0 .net "B_inverted", 0 0, L_0x61a4079f41b0;  1 drivers
L_0x7f24b3271898 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407825ad0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3271898;  1 drivers
L_0x7f24b3271928 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407824170_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3271928;  1 drivers
v0x61a40781e9b0_0 .net *"_ivl_12", 0 0, L_0x61a4079f3f40;  1 drivers
v0x61a40781ea70_0 .net *"_ivl_15", 0 0, L_0x61a4079f4030;  1 drivers
v0x61a40781e1f0_0 .net *"_ivl_16", 0 0, L_0x61a4079f4140;  1 drivers
v0x61a40781e2b0_0 .net *"_ivl_2", 0 0, L_0x61a4079f3bf0;  1 drivers
v0x61a40781d5f0_0 .net *"_ivl_20", 0 0, L_0x61a4079f43a0;  1 drivers
v0x61a40781d6b0_0 .net *"_ivl_24", 0 0, L_0x61a4079f4550;  1 drivers
v0x61a40781c590_0 .net *"_ivl_26", 0 0, L_0x61a4079f4610;  1 drivers
v0x61a40781c670_0 .net *"_ivl_28", 0 0, L_0x61a4079f4680;  1 drivers
v0x61a40781acd0_0 .net *"_ivl_36", 0 0, L_0x61a4079f4980;  1 drivers
L_0x7f24b32718e0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a40781adb0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b32718e0;  1 drivers
v0x61a407815510_0 .net *"_ivl_42", 0 0, L_0x61a4079f49f0;  1 drivers
v0x61a4078155f0_0 .net *"_ivl_46", 0 0, L_0x61a4079f4de0;  1 drivers
v0x61a407814d50_0 .net *"_ivl_6", 0 0, L_0x61a4079f3d10;  1 drivers
v0x61a407814e10_0 .net *"_ivl_9", 0 0, L_0x61a4079f3e30;  1 drivers
v0x61a407814150_0 .net "and_out", 0 0, L_0x61a4079f48a0;  1 drivers
v0x61a4078141f0_0 .net "cin", 0 0, L_0x61a4079f5680;  1 drivers
v0x61a4078130f0_0 .net "cout", 0 0, L_0x61a4079f4790;  1 drivers
v0x61a4078131b0_0 .net "nand_out", 0 0, L_0x61a4079f4f60;  1 drivers
v0x61a407811830_0 .net "nor_out", 0 0, L_0x61a4079f4a60;  1 drivers
v0x61a4078118d0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40780c070_0 .net "or_out", 0 0, L_0x61a4079f4910;  1 drivers
v0x61a40780c130_0 .net "pass_a", 0 0, L_0x61a4079f5070;  1 drivers
v0x61a40780b8b0_0 .net "pass_b", 0 0, L_0x61a4079f50e0;  1 drivers
v0x61a40780b950_0 .var "result", 0 0;
v0x61a40780acb0_0 .net "sum", 0 0, L_0x61a4079f4490;  1 drivers
v0x61a40780ad70_0 .net "xnor_out", 0 0, L_0x61a4079f4cb0;  1 drivers
v0x61a407809c50_0 .net "xor_out", 0 0, L_0x61a4079f4b00;  1 drivers
L_0x7f24b3271970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407809cf0_0 .net "zero_out", 0 0, L_0x7f24b3271970;  1 drivers
E_0x61a407830c90/0 .event edge, v0x61a407859a40_0, v0x61a40780acb0_0, v0x61a407814150_0, v0x61a40780c070_0;
E_0x61a407830c90/1 .event edge, v0x61a407811830_0, v0x61a407809c50_0, v0x61a40780ad70_0, v0x61a4078131b0_0;
E_0x61a407830c90/2 .event edge, v0x61a40780c130_0, v0x61a40780b8b0_0, v0x61a407809cf0_0;
E_0x61a407830c90 .event/or E_0x61a407830c90/0, E_0x61a407830c90/1, E_0x61a407830c90/2;
L_0x61a4079f3bf0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271898;
L_0x61a4079f3d10 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32718e0;
L_0x61a4079f3f40 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271928;
L_0x61a4079f41b0 .functor MUXZ 1, L_0x61a4079f5260, L_0x61a4079f4140, L_0x61a4079f4030, C4<>;
S_0x61a407808390 .scope generate, "mid_slice[38]" "mid_slice[38]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407824280 .param/l "i" 0 3 24, +C4<0100110>;
S_0x61a407802410 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a407808390;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079f5990 .functor OR 1, L_0x61a4079f5750, L_0x61a4079f5870, C4<0>, C4<0>;
L_0x61a4079f5b90 .functor OR 1, L_0x61a4079f5990, L_0x61a4079f5aa0, C4<0>, C4<0>;
L_0x61a4079f5ca0 .functor NOT 1, L_0x61a4079f7150, C4<0>, C4<0>, C4<0>;
L_0x61a4079f5ed0 .functor XOR 1, L_0x61a4079f6b30, L_0x61a4079f5d10, C4<0>, C4<0>;
L_0x61a4079f5fc0 .functor XOR 1, L_0x61a4079f5ed0, L_0x61a4079f71f0, C4<0>, C4<0>;
L_0x61a4079f6080 .functor AND 1, L_0x61a4079f6b30, L_0x61a4079f5d10, C4<1>, C4<1>;
L_0x61a4079f6140 .functor XOR 1, L_0x61a4079f6b30, L_0x61a4079f5d10, C4<0>, C4<0>;
L_0x61a4079f61b0 .functor AND 1, L_0x61a4079f71f0, L_0x61a4079f6140, C4<1>, C4<1>;
L_0x61a4079f62c0 .functor OR 1, L_0x61a4079f6080, L_0x61a4079f61b0, C4<0>, C4<0>;
L_0x61a4079f63d0 .functor AND 1, L_0x61a4079f6b30, L_0x61a4079f7150, C4<1>, C4<1>;
L_0x61a4079f6440 .functor OR 1, L_0x61a4079f6b30, L_0x61a4079f7150, C4<0>, C4<0>;
L_0x61a4079f64b0 .functor OR 1, L_0x61a4079f6b30, L_0x61a4079f7150, C4<0>, C4<0>;
L_0x61a4079f6590 .functor NOT 1, L_0x61a4079f64b0, C4<0>, C4<0>, C4<0>;
L_0x61a4079f6630 .functor XOR 1, L_0x61a4079f6b30, L_0x61a4079f7150, C4<0>, C4<0>;
L_0x61a4079f6520 .functor XOR 1, L_0x61a4079f6b30, L_0x61a4079f7150, C4<0>, C4<0>;
L_0x61a4079f67e0 .functor NOT 1, L_0x61a4079f6520, C4<0>, C4<0>, C4<0>;
L_0x61a4079f6910 .functor AND 1, L_0x61a4079f6b30, L_0x61a4079f7150, C4<1>, C4<1>;
L_0x61a4079f6a90 .functor NOT 1, L_0x61a4079f6910, C4<0>, C4<0>, C4<0>;
L_0x61a4079f6bd0 .functor BUFZ 1, L_0x61a4079f6b30, C4<0>, C4<0>, C4<0>;
L_0x61a4079f6c40 .functor BUFZ 1, L_0x61a4079f7150, C4<0>, C4<0>, C4<0>;
v0x61a407801870_0 .net "A", 0 0, L_0x61a4079f6b30;  1 drivers
v0x61a4078007b0_0 .net "B", 0 0, L_0x61a4079f7150;  1 drivers
v0x61a407800870_0 .net "B_inverted", 0 0, L_0x61a4079f5d10;  1 drivers
L_0x7f24b32719b8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4077feef0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b32719b8;  1 drivers
L_0x7f24b3271a48 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4077fefd0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3271a48;  1 drivers
v0x61a4077f9730_0 .net *"_ivl_12", 0 0, L_0x61a4079f5aa0;  1 drivers
v0x61a4077f97f0_0 .net *"_ivl_15", 0 0, L_0x61a4079f5b90;  1 drivers
v0x61a4077f8f70_0 .net *"_ivl_16", 0 0, L_0x61a4079f5ca0;  1 drivers
v0x61a4077f9030_0 .net *"_ivl_2", 0 0, L_0x61a4079f5750;  1 drivers
v0x61a4077f8370_0 .net *"_ivl_20", 0 0, L_0x61a4079f5ed0;  1 drivers
v0x61a4077f8430_0 .net *"_ivl_24", 0 0, L_0x61a4079f6080;  1 drivers
v0x61a4077f7310_0 .net *"_ivl_26", 0 0, L_0x61a4079f6140;  1 drivers
v0x61a4077f73f0_0 .net *"_ivl_28", 0 0, L_0x61a4079f61b0;  1 drivers
v0x61a4077f5a50_0 .net *"_ivl_36", 0 0, L_0x61a4079f64b0;  1 drivers
L_0x7f24b3271a00 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4077f5b10_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3271a00;  1 drivers
v0x61a4077f0290_0 .net *"_ivl_42", 0 0, L_0x61a4079f6520;  1 drivers
v0x61a4077f0370_0 .net *"_ivl_46", 0 0, L_0x61a4079f6910;  1 drivers
v0x61a4077efad0_0 .net *"_ivl_6", 0 0, L_0x61a4079f5870;  1 drivers
v0x61a4077efb70_0 .net *"_ivl_9", 0 0, L_0x61a4079f5990;  1 drivers
v0x61a4077eeed0_0 .net "and_out", 0 0, L_0x61a4079f63d0;  1 drivers
v0x61a4077eef90_0 .net "cin", 0 0, L_0x61a4079f71f0;  1 drivers
v0x61a4077ede70_0 .net "cout", 0 0, L_0x61a4079f62c0;  1 drivers
v0x61a4077edf10_0 .net "nand_out", 0 0, L_0x61a4079f6a90;  1 drivers
v0x61a4077ec5b0_0 .net "nor_out", 0 0, L_0x61a4079f6590;  1 drivers
v0x61a4077ec670_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4077e6df0_0 .net "or_out", 0 0, L_0x61a4079f6440;  1 drivers
v0x61a4077e6e90_0 .net "pass_a", 0 0, L_0x61a4079f6bd0;  1 drivers
v0x61a4077e6630_0 .net "pass_b", 0 0, L_0x61a4079f6c40;  1 drivers
v0x61a4077e66f0_0 .var "result", 0 0;
v0x61a4077e5a30_0 .net "sum", 0 0, L_0x61a4079f5fc0;  1 drivers
v0x61a4077e5ad0_0 .net "xnor_out", 0 0, L_0x61a4079f67e0;  1 drivers
v0x61a4077e49d0_0 .net "xor_out", 0 0, L_0x61a4079f6630;  1 drivers
L_0x7f24b3271a90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4077e4a90_0 .net "zero_out", 0 0, L_0x7f24b3271a90;  1 drivers
E_0x61a40780ae10/0 .event edge, v0x61a407859a40_0, v0x61a4077e5a30_0, v0x61a4077eeed0_0, v0x61a4077e6df0_0;
E_0x61a40780ae10/1 .event edge, v0x61a4077ec5b0_0, v0x61a4077e49d0_0, v0x61a4077e5ad0_0, v0x61a4077edf10_0;
E_0x61a40780ae10/2 .event edge, v0x61a4077e6e90_0, v0x61a4077e6630_0, v0x61a4077e4a90_0;
E_0x61a40780ae10 .event/or E_0x61a40780ae10/0, E_0x61a40780ae10/1, E_0x61a40780ae10/2;
L_0x61a4079f5750 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32719b8;
L_0x61a4079f5870 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271a00;
L_0x61a4079f5aa0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271a48;
L_0x61a4079f5d10 .functor MUXZ 1, L_0x61a4079f7150, L_0x61a4079f5ca0, L_0x61a4079f5b90, C4<>;
S_0x61a4077dd950 .scope generate, "mid_slice[39]" "mid_slice[39]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4077e31d0 .param/l "i" 0 3 24, +C4<0100111>;
S_0x61a4077dd190 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4077dd950;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079f7870 .functor OR 1, L_0x61a4079f7660, L_0x61a4079f7750, C4<0>, C4<0>;
L_0x61a4079f7a70 .functor OR 1, L_0x61a4079f7870, L_0x61a4079f7980, C4<0>, C4<0>;
L_0x61a4079f7b80 .functor NOT 1, L_0x61a4079f8cd0, C4<0>, C4<0>, C4<0>;
L_0x61a4079f7de0 .functor XOR 1, L_0x61a4079f8a40, L_0x61a4079f7bf0, C4<0>, C4<0>;
L_0x61a4079f7ed0 .functor XOR 1, L_0x61a4079f7de0, L_0x61a4079f9120, C4<0>, C4<0>;
L_0x61a4079f7f90 .functor AND 1, L_0x61a4079f8a40, L_0x61a4079f7bf0, C4<1>, C4<1>;
L_0x61a4079f8050 .functor XOR 1, L_0x61a4079f8a40, L_0x61a4079f7bf0, C4<0>, C4<0>;
L_0x61a4079f80c0 .functor AND 1, L_0x61a4079f9120, L_0x61a4079f8050, C4<1>, C4<1>;
L_0x61a4079f81d0 .functor OR 1, L_0x61a4079f7f90, L_0x61a4079f80c0, C4<0>, C4<0>;
L_0x61a4079f82e0 .functor AND 1, L_0x61a4079f8a40, L_0x61a4079f8cd0, C4<1>, C4<1>;
L_0x61a4079f8350 .functor OR 1, L_0x61a4079f8a40, L_0x61a4079f8cd0, C4<0>, C4<0>;
L_0x61a4079f83c0 .functor OR 1, L_0x61a4079f8a40, L_0x61a4079f8cd0, C4<0>, C4<0>;
L_0x61a4079f84a0 .functor NOT 1, L_0x61a4079f83c0, C4<0>, C4<0>, C4<0>;
L_0x61a4079f8540 .functor XOR 1, L_0x61a4079f8a40, L_0x61a4079f8cd0, C4<0>, C4<0>;
L_0x61a4079f8430 .functor XOR 1, L_0x61a4079f8a40, L_0x61a4079f8cd0, C4<0>, C4<0>;
L_0x61a4079f86f0 .functor NOT 1, L_0x61a4079f8430, C4<0>, C4<0>, C4<0>;
L_0x61a4079f8820 .functor AND 1, L_0x61a4079f8a40, L_0x61a4079f8cd0, C4<1>, C4<1>;
L_0x61a4079f89a0 .functor NOT 1, L_0x61a4079f8820, C4<0>, C4<0>, C4<0>;
L_0x61a4079f8ae0 .functor BUFZ 1, L_0x61a4079f8a40, C4<0>, C4<0>, C4<0>;
L_0x61a4079f8b50 .functor BUFZ 1, L_0x61a4079f8cd0, C4<0>, C4<0>, C4<0>;
v0x61a4077db530_0 .net "A", 0 0, L_0x61a4079f8a40;  1 drivers
v0x61a4077db610_0 .net "B", 0 0, L_0x61a4079f8cd0;  1 drivers
v0x61a4077d9c70_0 .net "B_inverted", 0 0, L_0x61a4079f7bf0;  1 drivers
L_0x7f24b3271ad8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4077d9d10_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3271ad8;  1 drivers
L_0x7f24b3271b68 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4077d44b0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3271b68;  1 drivers
v0x61a4077d3cf0_0 .net *"_ivl_12", 0 0, L_0x61a4079f7980;  1 drivers
v0x61a4077d3db0_0 .net *"_ivl_15", 0 0, L_0x61a4079f7a70;  1 drivers
v0x61a4077d30f0_0 .net *"_ivl_16", 0 0, L_0x61a4079f7b80;  1 drivers
v0x61a4077d31b0_0 .net *"_ivl_2", 0 0, L_0x61a4079f7660;  1 drivers
v0x61a4077d2090_0 .net *"_ivl_20", 0 0, L_0x61a4079f7de0;  1 drivers
v0x61a4077d2150_0 .net *"_ivl_24", 0 0, L_0x61a4079f7f90;  1 drivers
v0x61a4077d07d0_0 .net *"_ivl_26", 0 0, L_0x61a4079f8050;  1 drivers
v0x61a4077d08b0_0 .net *"_ivl_28", 0 0, L_0x61a4079f80c0;  1 drivers
v0x61a4077cb010_0 .net *"_ivl_36", 0 0, L_0x61a4079f83c0;  1 drivers
L_0x7f24b3271b20 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4077cb0d0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3271b20;  1 drivers
v0x61a4077ca850_0 .net *"_ivl_42", 0 0, L_0x61a4079f8430;  1 drivers
v0x61a4077ca930_0 .net *"_ivl_46", 0 0, L_0x61a4079f8820;  1 drivers
v0x61a4077c9c50_0 .net *"_ivl_6", 0 0, L_0x61a4079f7750;  1 drivers
v0x61a4077c9d10_0 .net *"_ivl_9", 0 0, L_0x61a4079f7870;  1 drivers
v0x61a4077c8bf0_0 .net "and_out", 0 0, L_0x61a4079f82e0;  1 drivers
v0x61a4077c8c90_0 .net "cin", 0 0, L_0x61a4079f9120;  1 drivers
v0x61a4077c7330_0 .net "cout", 0 0, L_0x61a4079f81d0;  1 drivers
v0x61a4077c73f0_0 .net "nand_out", 0 0, L_0x61a4079f89a0;  1 drivers
v0x61a4077c1b70_0 .net "nor_out", 0 0, L_0x61a4079f84a0;  1 drivers
v0x61a4077c1c10_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4077c13b0_0 .net "or_out", 0 0, L_0x61a4079f8350;  1 drivers
v0x61a4077c1470_0 .net "pass_a", 0 0, L_0x61a4079f8ae0;  1 drivers
v0x61a4077c07b0_0 .net "pass_b", 0 0, L_0x61a4079f8b50;  1 drivers
v0x61a4077c0850_0 .var "result", 0 0;
v0x61a4077bf750_0 .net "sum", 0 0, L_0x61a4079f7ed0;  1 drivers
v0x61a4077bf810_0 .net "xnor_out", 0 0, L_0x61a4079f86f0;  1 drivers
v0x61a4077bde90_0 .net "xor_out", 0 0, L_0x61a4079f8540;  1 drivers
L_0x7f24b3271bb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4077bdf30_0 .net "zero_out", 0 0, L_0x7f24b3271bb0;  1 drivers
E_0x61a4077e4b30/0 .event edge, v0x61a407859a40_0, v0x61a4077bf750_0, v0x61a4077c8bf0_0, v0x61a4077c13b0_0;
E_0x61a4077e4b30/1 .event edge, v0x61a4077c1b70_0, v0x61a4077bde90_0, v0x61a4077bf810_0, v0x61a4077c73f0_0;
E_0x61a4077e4b30/2 .event edge, v0x61a4077c1470_0, v0x61a4077c07b0_0, v0x61a4077bdf30_0;
E_0x61a4077e4b30 .event/or E_0x61a4077e4b30/0, E_0x61a4077e4b30/1, E_0x61a4077e4b30/2;
L_0x61a4079f7660 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271ad8;
L_0x61a4079f7750 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271b20;
L_0x61a4079f7980 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271b68;
L_0x61a4079f7bf0 .functor MUXZ 1, L_0x61a4079f8cd0, L_0x61a4079f7b80, L_0x61a4079f7a70, C4<>;
S_0x61a4077b86d0 .scope generate, "mid_slice[40]" "mid_slice[40]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4077bdfd0 .param/l "i" 0 3 24, +C4<0101000>;
S_0x61a4077b7310 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4077b86d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079f9430 .functor OR 1, L_0x61a4079f91f0, L_0x61a4079f9310, C4<0>, C4<0>;
L_0x61a4079f9630 .functor OR 1, L_0x61a4079f9430, L_0x61a4079f9540, C4<0>, C4<0>;
L_0x61a4079f9740 .functor NOT 1, L_0x61a4079fac50, C4<0>, C4<0>, C4<0>;
L_0x61a4079f99a0 .functor XOR 1, L_0x61a4079fa600, L_0x61a4079f97b0, C4<0>, C4<0>;
L_0x61a4079f9a90 .functor XOR 1, L_0x61a4079f99a0, L_0x61a4079facf0, C4<0>, C4<0>;
L_0x61a4079f9b50 .functor AND 1, L_0x61a4079fa600, L_0x61a4079f97b0, C4<1>, C4<1>;
L_0x61a4079f9c10 .functor XOR 1, L_0x61a4079fa600, L_0x61a4079f97b0, C4<0>, C4<0>;
L_0x61a4079f9c80 .functor AND 1, L_0x61a4079facf0, L_0x61a4079f9c10, C4<1>, C4<1>;
L_0x61a4079f9d90 .functor OR 1, L_0x61a4079f9b50, L_0x61a4079f9c80, C4<0>, C4<0>;
L_0x61a4079f9ea0 .functor AND 1, L_0x61a4079fa600, L_0x61a4079fac50, C4<1>, C4<1>;
L_0x61a4079f9f10 .functor OR 1, L_0x61a4079fa600, L_0x61a4079fac50, C4<0>, C4<0>;
L_0x61a4079f9f80 .functor OR 1, L_0x61a4079fa600, L_0x61a4079fac50, C4<0>, C4<0>;
L_0x61a4079fa060 .functor NOT 1, L_0x61a4079f9f80, C4<0>, C4<0>, C4<0>;
L_0x61a4079fa100 .functor XOR 1, L_0x61a4079fa600, L_0x61a4079fac50, C4<0>, C4<0>;
L_0x61a4079f9ff0 .functor XOR 1, L_0x61a4079fa600, L_0x61a4079fac50, C4<0>, C4<0>;
L_0x61a4079fa2b0 .functor NOT 1, L_0x61a4079f9ff0, C4<0>, C4<0>, C4<0>;
L_0x61a4079fa3e0 .functor AND 1, L_0x61a4079fa600, L_0x61a4079fac50, C4<1>, C4<1>;
L_0x61a4079fa560 .functor NOT 1, L_0x61a4079fa3e0, C4<0>, C4<0>, C4<0>;
L_0x61a4079fa6a0 .functor BUFZ 1, L_0x61a4079fa600, C4<0>, C4<0>, C4<0>;
L_0x61a4079fa710 .functor BUFZ 1, L_0x61a4079fac50, C4<0>, C4<0>, C4<0>;
v0x61a4077b6310_0 .net "A", 0 0, L_0x61a4079fa600;  1 drivers
v0x61a4077b49f0_0 .net "B", 0 0, L_0x61a4079fac50;  1 drivers
v0x61a4077b4ab0_0 .net "B_inverted", 0 0, L_0x61a4079f97b0;  1 drivers
L_0x7f24b3271bf8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4077af230_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3271bf8;  1 drivers
L_0x7f24b3271c88 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4077af310_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3271c88;  1 drivers
v0x61a4077aea70_0 .net *"_ivl_12", 0 0, L_0x61a4079f9540;  1 drivers
v0x61a4077aeb10_0 .net *"_ivl_15", 0 0, L_0x61a4079f9630;  1 drivers
v0x61a4077ade70_0 .net *"_ivl_16", 0 0, L_0x61a4079f9740;  1 drivers
v0x61a4077adf50_0 .net *"_ivl_2", 0 0, L_0x61a4079f91f0;  1 drivers
v0x61a4077ace10_0 .net *"_ivl_20", 0 0, L_0x61a4079f99a0;  1 drivers
v0x61a4077acef0_0 .net *"_ivl_24", 0 0, L_0x61a4079f9b50;  1 drivers
v0x61a4077ab550_0 .net *"_ivl_26", 0 0, L_0x61a4079f9c10;  1 drivers
v0x61a4077ab610_0 .net *"_ivl_28", 0 0, L_0x61a4079f9c80;  1 drivers
v0x61a4077a5d90_0 .net *"_ivl_36", 0 0, L_0x61a4079f9f80;  1 drivers
L_0x7f24b3271c40 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4077a5e70_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3271c40;  1 drivers
v0x61a4077a55f0_0 .net *"_ivl_42", 0 0, L_0x61a4079f9ff0;  1 drivers
v0x61a4077a56d0_0 .net *"_ivl_46", 0 0, L_0x61a4079fa3e0;  1 drivers
v0x61a4077a4a10_0 .net *"_ivl_6", 0 0, L_0x61a4079f9310;  1 drivers
v0x61a4077a4ad0_0 .net *"_ivl_9", 0 0, L_0x61a4079f9430;  1 drivers
v0x61a4077a3990_0 .net "and_out", 0 0, L_0x61a4079f9ea0;  1 drivers
v0x61a4077a3a50_0 .net "cin", 0 0, L_0x61a4079facf0;  1 drivers
v0x61a4077a20b0_0 .net "cout", 0 0, L_0x61a4079f9d90;  1 drivers
v0x61a4077a2170_0 .net "nand_out", 0 0, L_0x61a4079fa560;  1 drivers
v0x61a40779c8f0_0 .net "nor_out", 0 0, L_0x61a4079fa060;  1 drivers
v0x61a40779c990_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40779c130_0 .net "or_out", 0 0, L_0x61a4079f9f10;  1 drivers
v0x61a40779c1f0_0 .net "pass_a", 0 0, L_0x61a4079fa6a0;  1 drivers
v0x61a40779b530_0 .net "pass_b", 0 0, L_0x61a4079fa710;  1 drivers
v0x61a40779b5d0_0 .var "result", 0 0;
v0x61a40779a4d0_0 .net "sum", 0 0, L_0x61a4079f9a90;  1 drivers
v0x61a40779a590_0 .net "xnor_out", 0 0, L_0x61a4079fa2b0;  1 drivers
v0x61a407798c10_0 .net "xor_out", 0 0, L_0x61a4079fa100;  1 drivers
L_0x7f24b3271cd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407798cb0_0 .net "zero_out", 0 0, L_0x7f24b3271cd0;  1 drivers
E_0x61a4077e6790/0 .event edge, v0x61a407859a40_0, v0x61a40779a4d0_0, v0x61a4077a3990_0, v0x61a40779c130_0;
E_0x61a4077e6790/1 .event edge, v0x61a40779c8f0_0, v0x61a407798c10_0, v0x61a40779a590_0, v0x61a4077a2170_0;
E_0x61a4077e6790/2 .event edge, v0x61a40779c1f0_0, v0x61a40779b530_0, v0x61a407798cb0_0;
E_0x61a4077e6790 .event/or E_0x61a4077e6790/0, E_0x61a4077e6790/1, E_0x61a4077e6790/2;
L_0x61a4079f91f0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271bf8;
L_0x61a4079f9310 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271c40;
L_0x61a4079f9540 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271c88;
L_0x61a4079f97b0 .functor MUXZ 1, L_0x61a4079fac50, L_0x61a4079f9740, L_0x61a4079f9630, C4<>;
S_0x61a407792c90 .scope generate, "mid_slice[41]" "mid_slice[41]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407793500 .param/l "i" 0 3 24, +C4<0101001>;
S_0x61a407792090 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a407792c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079fb3a0 .functor OR 1, L_0x61a4079fb190, L_0x61a4079fb280, C4<0>, C4<0>;
L_0x61a4079fb5a0 .functor OR 1, L_0x61a4079fb3a0, L_0x61a4079fb4b0, C4<0>, C4<0>;
L_0x61a4079fb6b0 .functor NOT 1, L_0x61a4079fc7d0, C4<0>, C4<0>, C4<0>;
L_0x61a4079fb8e0 .functor XOR 1, L_0x61a4079fc540, L_0x61a4079fb720, C4<0>, C4<0>;
L_0x61a4079fb9d0 .functor XOR 1, L_0x61a4079fb8e0, L_0x61a4079fcc50, C4<0>, C4<0>;
L_0x61a4079fba90 .functor AND 1, L_0x61a4079fc540, L_0x61a4079fb720, C4<1>, C4<1>;
L_0x61a4079fbb50 .functor XOR 1, L_0x61a4079fc540, L_0x61a4079fb720, C4<0>, C4<0>;
L_0x61a4079fbbc0 .functor AND 1, L_0x61a4079fcc50, L_0x61a4079fbb50, C4<1>, C4<1>;
L_0x61a4079fbcd0 .functor OR 1, L_0x61a4079fba90, L_0x61a4079fbbc0, C4<0>, C4<0>;
L_0x61a4079fbde0 .functor AND 1, L_0x61a4079fc540, L_0x61a4079fc7d0, C4<1>, C4<1>;
L_0x61a4079fbe50 .functor OR 1, L_0x61a4079fc540, L_0x61a4079fc7d0, C4<0>, C4<0>;
L_0x61a4079fbec0 .functor OR 1, L_0x61a4079fc540, L_0x61a4079fc7d0, C4<0>, C4<0>;
L_0x61a4079fbfa0 .functor NOT 1, L_0x61a4079fbec0, C4<0>, C4<0>, C4<0>;
L_0x61a4079fc040 .functor XOR 1, L_0x61a4079fc540, L_0x61a4079fc7d0, C4<0>, C4<0>;
L_0x61a4079fbf30 .functor XOR 1, L_0x61a4079fc540, L_0x61a4079fc7d0, C4<0>, C4<0>;
L_0x61a4079fc1f0 .functor NOT 1, L_0x61a4079fbf30, C4<0>, C4<0>, C4<0>;
L_0x61a4079fc320 .functor AND 1, L_0x61a4079fc540, L_0x61a4079fc7d0, C4<1>, C4<1>;
L_0x61a4079fc4a0 .functor NOT 1, L_0x61a4079fc320, C4<0>, C4<0>, C4<0>;
L_0x61a4079fc5e0 .functor BUFZ 1, L_0x61a4079fc540, C4<0>, C4<0>, C4<0>;
L_0x61a4079fc650 .functor BUFZ 1, L_0x61a4079fc7d0, C4<0>, C4<0>, C4<0>;
v0x61a40778f770_0 .net "A", 0 0, L_0x61a4079fc540;  1 drivers
v0x61a40778f850_0 .net "B", 0 0, L_0x61a4079fc7d0;  1 drivers
v0x61a407789fb0_0 .net "B_inverted", 0 0, L_0x61a4079fb720;  1 drivers
L_0x7f24b3271d18 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a40778a050_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3271d18;  1 drivers
L_0x7f24b3271da8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4077897f0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3271da8;  1 drivers
v0x61a407788bf0_0 .net *"_ivl_12", 0 0, L_0x61a4079fb4b0;  1 drivers
v0x61a407788cb0_0 .net *"_ivl_15", 0 0, L_0x61a4079fb5a0;  1 drivers
v0x61a407787b90_0 .net *"_ivl_16", 0 0, L_0x61a4079fb6b0;  1 drivers
v0x61a407787c70_0 .net *"_ivl_2", 0 0, L_0x61a4079fb190;  1 drivers
v0x61a4077862d0_0 .net *"_ivl_20", 0 0, L_0x61a4079fb8e0;  1 drivers
v0x61a4077863b0_0 .net *"_ivl_24", 0 0, L_0x61a4079fba90;  1 drivers
v0x61a407780b10_0 .net *"_ivl_26", 0 0, L_0x61a4079fbb50;  1 drivers
v0x61a407780bd0_0 .net *"_ivl_28", 0 0, L_0x61a4079fbbc0;  1 drivers
v0x61a407780350_0 .net *"_ivl_36", 0 0, L_0x61a4079fbec0;  1 drivers
L_0x7f24b3271d60 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407780430_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3271d60;  1 drivers
v0x61a40777f750_0 .net *"_ivl_42", 0 0, L_0x61a4079fbf30;  1 drivers
v0x61a40777f810_0 .net *"_ivl_46", 0 0, L_0x61a4079fc320;  1 drivers
v0x61a40777e6f0_0 .net *"_ivl_6", 0 0, L_0x61a4079fb280;  1 drivers
v0x61a40777e7b0_0 .net *"_ivl_9", 0 0, L_0x61a4079fb3a0;  1 drivers
v0x61a40777ce30_0 .net "and_out", 0 0, L_0x61a4079fbde0;  1 drivers
v0x61a40777ced0_0 .net "cin", 0 0, L_0x61a4079fcc50;  1 drivers
v0x61a407777670_0 .net "cout", 0 0, L_0x61a4079fbcd0;  1 drivers
v0x61a407777730_0 .net "nand_out", 0 0, L_0x61a4079fc4a0;  1 drivers
v0x61a407776eb0_0 .net "nor_out", 0 0, L_0x61a4079fbfa0;  1 drivers
v0x61a407776f50_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4077762b0_0 .net "or_out", 0 0, L_0x61a4079fbe50;  1 drivers
v0x61a407776370_0 .net "pass_a", 0 0, L_0x61a4079fc5e0;  1 drivers
v0x61a407775250_0 .net "pass_b", 0 0, L_0x61a4079fc650;  1 drivers
v0x61a4077752f0_0 .var "result", 0 0;
v0x61a407773990_0 .net "sum", 0 0, L_0x61a4079fb9d0;  1 drivers
v0x61a407773a50_0 .net "xnor_out", 0 0, L_0x61a4079fc1f0;  1 drivers
v0x61a40776e1d0_0 .net "xor_out", 0 0, L_0x61a4079fc040;  1 drivers
L_0x7f24b3271df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a40776e270_0 .net "zero_out", 0 0, L_0x7f24b3271df0;  1 drivers
E_0x61a407791140/0 .event edge, v0x61a407859a40_0, v0x61a407773990_0, v0x61a40777ce30_0, v0x61a4077762b0_0;
E_0x61a407791140/1 .event edge, v0x61a407776eb0_0, v0x61a40776e1d0_0, v0x61a407773a50_0, v0x61a407777730_0;
E_0x61a407791140/2 .event edge, v0x61a407776370_0, v0x61a407775250_0, v0x61a40776e270_0;
E_0x61a407791140 .event/or E_0x61a407791140/0, E_0x61a407791140/1, E_0x61a407791140/2;
L_0x61a4079fb190 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271d18;
L_0x61a4079fb280 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271d60;
L_0x61a4079fb4b0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271da8;
L_0x61a4079fb720 .functor MUXZ 1, L_0x61a4079fc7d0, L_0x61a4079fb6b0, L_0x61a4079fb5a0, C4<>;
S_0x61a40776da10 .scope generate, "mid_slice[42]" "mid_slice[42]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a40776ce10 .param/l "i" 0 3 24, +C4<0101010>;
S_0x61a40776bdb0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a40776da10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079fcf60 .functor OR 1, L_0x61a4079fcd20, L_0x61a4079fce40, C4<0>, C4<0>;
L_0x61a4079fd160 .functor OR 1, L_0x61a4079fcf60, L_0x61a4079fd070, C4<0>, C4<0>;
L_0x61a4079fd270 .functor NOT 1, L_0x61a4079fe780, C4<0>, C4<0>, C4<0>;
L_0x61a4079fd4d0 .functor XOR 1, L_0x61a4079fe100, L_0x61a4079fd2e0, C4<0>, C4<0>;
L_0x61a4079fd5c0 .functor XOR 1, L_0x61a4079fd4d0, L_0x61a4079fe820, C4<0>, C4<0>;
L_0x61a4079fd680 .functor AND 1, L_0x61a4079fe100, L_0x61a4079fd2e0, C4<1>, C4<1>;
L_0x61a4079fd740 .functor XOR 1, L_0x61a4079fe100, L_0x61a4079fd2e0, C4<0>, C4<0>;
L_0x61a4079fd7b0 .functor AND 1, L_0x61a4079fe820, L_0x61a4079fd740, C4<1>, C4<1>;
L_0x61a4079fd8c0 .functor OR 1, L_0x61a4079fd680, L_0x61a4079fd7b0, C4<0>, C4<0>;
L_0x61a4079fd9d0 .functor AND 1, L_0x61a4079fe100, L_0x61a4079fe780, C4<1>, C4<1>;
L_0x61a4079fda40 .functor OR 1, L_0x61a4079fe100, L_0x61a4079fe780, C4<0>, C4<0>;
L_0x61a4079fdab0 .functor OR 1, L_0x61a4079fe100, L_0x61a4079fe780, C4<0>, C4<0>;
L_0x61a4079fdb90 .functor NOT 1, L_0x61a4079fdab0, C4<0>, C4<0>, C4<0>;
L_0x61a4079fdc30 .functor XOR 1, L_0x61a4079fe100, L_0x61a4079fe780, C4<0>, C4<0>;
L_0x61a4079fdb20 .functor XOR 1, L_0x61a4079fe100, L_0x61a4079fe780, C4<0>, C4<0>;
L_0x61a4079fdde0 .functor NOT 1, L_0x61a4079fdb20, C4<0>, C4<0>, C4<0>;
L_0x61a4079fdf10 .functor AND 1, L_0x61a4079fe100, L_0x61a4079fe780, C4<1>, C4<1>;
L_0x61a4079fe090 .functor NOT 1, L_0x61a4079fdf10, C4<0>, C4<0>, C4<0>;
L_0x61a4079fe1a0 .functor BUFZ 1, L_0x61a4079fe100, C4<0>, C4<0>, C4<0>;
L_0x61a4079fe210 .functor BUFZ 1, L_0x61a4079fe780, C4<0>, C4<0>, C4<0>;
v0x61a407764d30_0 .net "A", 0 0, L_0x61a4079fe100;  1 drivers
v0x61a407764e10_0 .net "B", 0 0, L_0x61a4079fe780;  1 drivers
v0x61a407764570_0 .net "B_inverted", 0 0, L_0x61a4079fd2e0;  1 drivers
L_0x7f24b3271e38 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407764610_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3271e38;  1 drivers
L_0x7f24b3271ec8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407763970_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3271ec8;  1 drivers
v0x61a407762910_0 .net *"_ivl_12", 0 0, L_0x61a4079fd070;  1 drivers
v0x61a4077629d0_0 .net *"_ivl_15", 0 0, L_0x61a4079fd160;  1 drivers
v0x61a407761050_0 .net *"_ivl_16", 0 0, L_0x61a4079fd270;  1 drivers
v0x61a407761110_0 .net *"_ivl_2", 0 0, L_0x61a4079fcd20;  1 drivers
v0x61a40775b890_0 .net *"_ivl_20", 0 0, L_0x61a4079fd4d0;  1 drivers
v0x61a40775b950_0 .net *"_ivl_24", 0 0, L_0x61a4079fd680;  1 drivers
v0x61a40775b0d0_0 .net *"_ivl_26", 0 0, L_0x61a4079fd740;  1 drivers
v0x61a40775b1b0_0 .net *"_ivl_28", 0 0, L_0x61a4079fd7b0;  1 drivers
v0x61a40775a4d0_0 .net *"_ivl_36", 0 0, L_0x61a4079fdab0;  1 drivers
L_0x7f24b3271e80 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a40775a5b0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3271e80;  1 drivers
v0x61a407759470_0 .net *"_ivl_42", 0 0, L_0x61a4079fdb20;  1 drivers
v0x61a407759550_0 .net *"_ivl_46", 0 0, L_0x61a4079fdf10;  1 drivers
v0x61a407757bb0_0 .net *"_ivl_6", 0 0, L_0x61a4079fce40;  1 drivers
v0x61a407757c70_0 .net *"_ivl_9", 0 0, L_0x61a4079fcf60;  1 drivers
v0x61a4077523f0_0 .net "and_out", 0 0, L_0x61a4079fd9d0;  1 drivers
v0x61a407752490_0 .net "cin", 0 0, L_0x61a4079fe820;  1 drivers
v0x61a407751c30_0 .net "cout", 0 0, L_0x61a4079fd8c0;  1 drivers
v0x61a407751cf0_0 .net "nand_out", 0 0, L_0x61a4079fe090;  1 drivers
v0x61a407751030_0 .net "nor_out", 0 0, L_0x61a4079fdb90;  1 drivers
v0x61a4077510d0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40774ffd0_0 .net "or_out", 0 0, L_0x61a4079fda40;  1 drivers
v0x61a407750090_0 .net "pass_a", 0 0, L_0x61a4079fe1a0;  1 drivers
v0x61a40774e710_0 .net "pass_b", 0 0, L_0x61a4079fe210;  1 drivers
v0x61a40774e7b0_0 .var "result", 0 0;
v0x61a407748f50_0 .net "sum", 0 0, L_0x61a4079fd5c0;  1 drivers
v0x61a407749010_0 .net "xnor_out", 0 0, L_0x61a4079fdde0;  1 drivers
v0x61a407748790_0 .net "xor_out", 0 0, L_0x61a4079fdc30;  1 drivers
L_0x7f24b3271f10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407748830_0 .net "zero_out", 0 0, L_0x7f24b3271f10;  1 drivers
E_0x61a407773af0/0 .event edge, v0x61a407859a40_0, v0x61a407748f50_0, v0x61a4077523f0_0, v0x61a40774ffd0_0;
E_0x61a407773af0/1 .event edge, v0x61a407751030_0, v0x61a407748790_0, v0x61a407749010_0, v0x61a407751cf0_0;
E_0x61a407773af0/2 .event edge, v0x61a407750090_0, v0x61a40774e710_0, v0x61a407748830_0;
E_0x61a407773af0 .event/or E_0x61a407773af0/0, E_0x61a407773af0/1, E_0x61a407773af0/2;
L_0x61a4079fcd20 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271e38;
L_0x61a4079fce40 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271e80;
L_0x61a4079fd070 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271ec8;
L_0x61a4079fd2e0 .functor MUXZ 1, L_0x61a4079fe780, L_0x61a4079fd270, L_0x61a4079fd160, C4<>;
S_0x61a407747b90 .scope generate, "mid_slice[43]" "mid_slice[43]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407763a80 .param/l "i" 0 3 24, +C4<0101011>;
S_0x61a407745270 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a407747b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a4079fee00 .functor OR 1, L_0x61a4079fecc0, L_0x61a4079fed60, C4<0>, C4<0>;
L_0x61a4079ff000 .functor OR 1, L_0x61a4079fee00, L_0x61a4079fef10, C4<0>, C4<0>;
L_0x61a4079ff110 .functor NOT 1, L_0x61a407a00340, C4<0>, C4<0>, C4<0>;
L_0x61a4079ff310 .functor XOR 1, L_0x61a407a000b0, L_0x61a4079ff180, C4<0>, C4<0>;
L_0x61a4079ff400 .functor XOR 1, L_0x61a4079ff310, L_0x61a407a007f0, C4<0>, C4<0>;
L_0x61a4079ff4f0 .functor AND 1, L_0x61a407a000b0, L_0x61a4079ff180, C4<1>, C4<1>;
L_0x61a4079ff5e0 .functor XOR 1, L_0x61a407a000b0, L_0x61a4079ff180, C4<0>, C4<0>;
L_0x61a4079ff650 .functor AND 1, L_0x61a407a007f0, L_0x61a4079ff5e0, C4<1>, C4<1>;
L_0x61a4079ff760 .functor OR 1, L_0x61a4079ff4f0, L_0x61a4079ff650, C4<0>, C4<0>;
L_0x61a4079ff870 .functor AND 1, L_0x61a407a000b0, L_0x61a407a00340, C4<1>, C4<1>;
L_0x61a4079ff940 .functor OR 1, L_0x61a407a000b0, L_0x61a407a00340, C4<0>, C4<0>;
L_0x61a4079ff9b0 .functor OR 1, L_0x61a407a000b0, L_0x61a407a00340, C4<0>, C4<0>;
L_0x61a4079ffa90 .functor NOT 1, L_0x61a4079ff9b0, C4<0>, C4<0>, C4<0>;
L_0x61a4079ffb30 .functor XOR 1, L_0x61a407a000b0, L_0x61a407a00340, C4<0>, C4<0>;
L_0x61a4079ffa20 .functor XOR 1, L_0x61a407a000b0, L_0x61a407a00340, C4<0>, C4<0>;
L_0x61a4079ffd60 .functor NOT 1, L_0x61a4079ffa20, C4<0>, C4<0>, C4<0>;
L_0x61a4079ffe90 .functor AND 1, L_0x61a407a000b0, L_0x61a407a00340, C4<1>, C4<1>;
L_0x61a407a00010 .functor NOT 1, L_0x61a4079ffe90, C4<0>, C4<0>, C4<0>;
L_0x61a407a00150 .functor BUFZ 1, L_0x61a407a000b0, C4<0>, C4<0>, C4<0>;
L_0x61a407a001c0 .functor BUFZ 1, L_0x61a407a00340, C4<0>, C4<0>, C4<0>;
v0x61a40773fb10_0 .net "A", 0 0, L_0x61a407a000b0;  1 drivers
v0x61a40773f2f0_0 .net "B", 0 0, L_0x61a407a00340;  1 drivers
v0x61a40773f3b0_0 .net "B_inverted", 0 0, L_0x61a4079ff180;  1 drivers
L_0x7f24b3271f58 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a40773e6f0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3271f58;  1 drivers
L_0x7f24b3271fe8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40773e7d0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3271fe8;  1 drivers
v0x61a40773d690_0 .net *"_ivl_12", 0 0, L_0x61a4079fef10;  1 drivers
v0x61a40773d750_0 .net *"_ivl_15", 0 0, L_0x61a4079ff000;  1 drivers
v0x61a40773bdd0_0 .net *"_ivl_16", 0 0, L_0x61a4079ff110;  1 drivers
v0x61a40773be90_0 .net *"_ivl_2", 0 0, L_0x61a4079fecc0;  1 drivers
v0x61a4077365e0_0 .net *"_ivl_20", 0 0, L_0x61a4079ff310;  1 drivers
v0x61a4077366a0_0 .net *"_ivl_24", 0 0, L_0x61a4079ff4f0;  1 drivers
v0x61a407735e20_0 .net *"_ivl_26", 0 0, L_0x61a4079ff5e0;  1 drivers
v0x61a407735f00_0 .net *"_ivl_28", 0 0, L_0x61a4079ff650;  1 drivers
v0x61a407735220_0 .net *"_ivl_36", 0 0, L_0x61a4079ff9b0;  1 drivers
L_0x7f24b3271fa0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4077352e0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3271fa0;  1 drivers
v0x61a4077341c0_0 .net *"_ivl_42", 0 0, L_0x61a4079ffa20;  1 drivers
v0x61a4077342a0_0 .net *"_ivl_46", 0 0, L_0x61a4079ffe90;  1 drivers
v0x61a407732900_0 .net *"_ivl_6", 0 0, L_0x61a4079fed60;  1 drivers
v0x61a4077329a0_0 .net *"_ivl_9", 0 0, L_0x61a4079fee00;  1 drivers
v0x61a40772cf20_0 .net "and_out", 0 0, L_0x61a4079ff870;  1 drivers
v0x61a40772cfe0_0 .net "cin", 0 0, L_0x61a407a007f0;  1 drivers
v0x61a40772c760_0 .net "cout", 0 0, L_0x61a4079ff760;  1 drivers
v0x61a40772c800_0 .net "nand_out", 0 0, L_0x61a407a00010;  1 drivers
v0x61a40794b6a0_0 .net "nor_out", 0 0, L_0x61a4079ffa90;  1 drivers
v0x61a40794b760_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4078504b0_0 .net "or_out", 0 0, L_0x61a4079ff940;  1 drivers
v0x61a407850570_0 .net "pass_a", 0 0, L_0x61a407a00150;  1 drivers
v0x61a40796c6e0_0 .net "pass_b", 0 0, L_0x61a407a001c0;  1 drivers
v0x61a40796c7a0_0 .var "result", 0 0;
v0x61a407821ae0_0 .net "sum", 0 0, L_0x61a4079ff400;  1 drivers
v0x61a407821ba0_0 .net "xnor_out", 0 0, L_0x61a4079ffd60;  1 drivers
v0x61a4079851f0_0 .net "xor_out", 0 0, L_0x61a4079ffb30;  1 drivers
L_0x7f24b3272030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407985290_0 .net "zero_out", 0 0, L_0x7f24b3272030;  1 drivers
E_0x61a4077490b0/0 .event edge, v0x61a407859a40_0, v0x61a407821ae0_0, v0x61a40772cf20_0, v0x61a4078504b0_0;
E_0x61a4077490b0/1 .event edge, v0x61a40794b6a0_0, v0x61a4079851f0_0, v0x61a407821ba0_0, v0x61a40772c800_0;
E_0x61a4077490b0/2 .event edge, v0x61a407850570_0, v0x61a40796c6e0_0, v0x61a407985290_0;
E_0x61a4077490b0 .event/or E_0x61a4077490b0/0, E_0x61a4077490b0/1, E_0x61a4077490b0/2;
L_0x61a4079fecc0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271f58;
L_0x61a4079fed60 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271fa0;
L_0x61a4079fef10 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3271fe8;
L_0x61a4079ff180 .functor MUXZ 1, L_0x61a407a00340, L_0x61a4079ff110, L_0x61a4079ff000, C4<>;
S_0x61a407985540 .scope generate, "mid_slice[44]" "mid_slice[44]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4079856d0 .param/l "i" 0 3 24, +C4<0101100>;
S_0x61a407985790 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a407985540;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a009d0 .functor OR 1, L_0x61a407a00890, L_0x61a407a00930, C4<0>, C4<0>;
L_0x61a407a00bd0 .functor OR 1, L_0x61a407a009d0, L_0x61a407a00ae0, C4<0>, C4<0>;
L_0x61a407a00ce0 .functor NOT 1, L_0x61a407a02390, C4<0>, C4<0>, C4<0>;
L_0x61a407a00f40 .functor XOR 1, L_0x61a407a01ce0, L_0x61a407a00d50, C4<0>, C4<0>;
L_0x61a407a01060 .functor XOR 1, L_0x61a407a00f40, L_0x61a407a02430, C4<0>, C4<0>;
L_0x61a407a01120 .functor AND 1, L_0x61a407a01ce0, L_0x61a407a00d50, C4<1>, C4<1>;
L_0x61a407a01210 .functor XOR 1, L_0x61a407a01ce0, L_0x61a407a00d50, C4<0>, C4<0>;
L_0x61a407a01280 .functor AND 1, L_0x61a407a02430, L_0x61a407a01210, C4<1>, C4<1>;
L_0x61a407a01390 .functor OR 1, L_0x61a407a01120, L_0x61a407a01280, C4<0>, C4<0>;
L_0x61a407a014a0 .functor AND 1, L_0x61a407a01ce0, L_0x61a407a02390, C4<1>, C4<1>;
L_0x61a407a01570 .functor OR 1, L_0x61a407a01ce0, L_0x61a407a02390, C4<0>, C4<0>;
L_0x61a407a015e0 .functor OR 1, L_0x61a407a01ce0, L_0x61a407a02390, C4<0>, C4<0>;
L_0x61a407a016c0 .functor NOT 1, L_0x61a407a015e0, C4<0>, C4<0>, C4<0>;
L_0x61a407a01760 .functor XOR 1, L_0x61a407a01ce0, L_0x61a407a02390, C4<0>, C4<0>;
L_0x61a407a01650 .functor XOR 1, L_0x61a407a01ce0, L_0x61a407a02390, C4<0>, C4<0>;
L_0x61a407a01990 .functor NOT 1, L_0x61a407a01650, C4<0>, C4<0>, C4<0>;
L_0x61a407a01ac0 .functor AND 1, L_0x61a407a01ce0, L_0x61a407a02390, C4<1>, C4<1>;
L_0x61a407a01c40 .functor NOT 1, L_0x61a407a01ac0, C4<0>, C4<0>, C4<0>;
L_0x61a407a01d80 .functor BUFZ 1, L_0x61a407a01ce0, C4<0>, C4<0>, C4<0>;
L_0x61a407a01df0 .functor BUFZ 1, L_0x61a407a02390, C4<0>, C4<0>, C4<0>;
v0x61a407985ab0_0 .net "A", 0 0, L_0x61a407a01ce0;  1 drivers
v0x61a407985b90_0 .net "B", 0 0, L_0x61a407a02390;  1 drivers
v0x61a407985c50_0 .net "B_inverted", 0 0, L_0x61a407a00d50;  1 drivers
L_0x7f24b3272078 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407985cf0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3272078;  1 drivers
L_0x7f24b3272108 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407985dd0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3272108;  1 drivers
v0x61a407985f00_0 .net *"_ivl_12", 0 0, L_0x61a407a00ae0;  1 drivers
v0x61a407985fc0_0 .net *"_ivl_15", 0 0, L_0x61a407a00bd0;  1 drivers
v0x61a407986080_0 .net *"_ivl_16", 0 0, L_0x61a407a00ce0;  1 drivers
v0x61a407986160_0 .net *"_ivl_2", 0 0, L_0x61a407a00890;  1 drivers
v0x61a407986220_0 .net *"_ivl_20", 0 0, L_0x61a407a00f40;  1 drivers
v0x61a407986300_0 .net *"_ivl_24", 0 0, L_0x61a407a01120;  1 drivers
v0x61a4079863e0_0 .net *"_ivl_26", 0 0, L_0x61a407a01210;  1 drivers
v0x61a4079864c0_0 .net *"_ivl_28", 0 0, L_0x61a407a01280;  1 drivers
v0x61a4079865a0_0 .net *"_ivl_36", 0 0, L_0x61a407a015e0;  1 drivers
L_0x7f24b32720c0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407986680_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b32720c0;  1 drivers
v0x61a407986760_0 .net *"_ivl_42", 0 0, L_0x61a407a01650;  1 drivers
v0x61a407986840_0 .net *"_ivl_46", 0 0, L_0x61a407a01ac0;  1 drivers
v0x61a407986920_0 .net *"_ivl_6", 0 0, L_0x61a407a00930;  1 drivers
v0x61a4079869e0_0 .net *"_ivl_9", 0 0, L_0x61a407a009d0;  1 drivers
v0x61a407986aa0_0 .net "and_out", 0 0, L_0x61a407a014a0;  1 drivers
v0x61a407986b60_0 .net "cin", 0 0, L_0x61a407a02430;  1 drivers
v0x61a407986c20_0 .net "cout", 0 0, L_0x61a407a01390;  1 drivers
v0x61a407986ce0_0 .net "nand_out", 0 0, L_0x61a407a01c40;  1 drivers
v0x61a407986da0_0 .net "nor_out", 0 0, L_0x61a407a016c0;  1 drivers
v0x61a407986e60_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a407986f20_0 .net "or_out", 0 0, L_0x61a407a01570;  1 drivers
v0x61a407986fe0_0 .net "pass_a", 0 0, L_0x61a407a01d80;  1 drivers
v0x61a4079870a0_0 .net "pass_b", 0 0, L_0x61a407a01df0;  1 drivers
v0x61a407987160_0 .var "result", 0 0;
v0x61a407987220_0 .net "sum", 0 0, L_0x61a407a01060;  1 drivers
v0x61a4079872e0_0 .net "xnor_out", 0 0, L_0x61a407a01990;  1 drivers
v0x61a4079873a0_0 .net "xor_out", 0 0, L_0x61a407a01760;  1 drivers
L_0x7f24b3272150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407987460_0 .net "zero_out", 0 0, L_0x7f24b3272150;  1 drivers
E_0x61a40794b820/0 .event edge, v0x61a407859a40_0, v0x61a407987220_0, v0x61a407986aa0_0, v0x61a407986f20_0;
E_0x61a40794b820/1 .event edge, v0x61a407986da0_0, v0x61a4079873a0_0, v0x61a4079872e0_0, v0x61a407986ce0_0;
E_0x61a40794b820/2 .event edge, v0x61a407986fe0_0, v0x61a4079870a0_0, v0x61a407987460_0;
E_0x61a40794b820 .event/or E_0x61a40794b820/0, E_0x61a40794b820/1, E_0x61a40794b820/2;
L_0x61a407a00890 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272078;
L_0x61a407a00930 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32720c0;
L_0x61a407a00ae0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272108;
L_0x61a407a00d50 .functor MUXZ 1, L_0x61a407a02390, L_0x61a407a00ce0, L_0x61a407a00bd0, C4<>;
S_0x61a407987830 .scope generate, "mid_slice[45]" "mid_slice[45]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4079879e0 .param/l "i" 0 3 24, +C4<0101101>;
S_0x61a407987aa0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a407987830;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a021e0 .functor OR 1, L_0x61a407a01f70, L_0x61a407a020c0, C4<0>, C4<0>;
L_0x61a407a017d0 .functor OR 1, L_0x61a407a021e0, L_0x61a407a022f0, C4<0>, C4<0>;
L_0x61a407a029a0 .functor NOT 1, L_0x61a407a03b70, C4<0>, C4<0>, C4<0>;
L_0x61a407a02ba0 .functor XOR 1, L_0x61a407a038e0, L_0x61a407a02a10, C4<0>, C4<0>;
L_0x61a407a02c60 .functor XOR 1, L_0x61a407a02ba0, L_0x61a407a024d0, C4<0>, C4<0>;
L_0x61a407a02d20 .functor AND 1, L_0x61a407a038e0, L_0x61a407a02a10, C4<1>, C4<1>;
L_0x61a407a02de0 .functor XOR 1, L_0x61a407a038e0, L_0x61a407a02a10, C4<0>, C4<0>;
L_0x61a407a02e50 .functor AND 1, L_0x61a407a024d0, L_0x61a407a02de0, C4<1>, C4<1>;
L_0x61a407a02f60 .functor OR 1, L_0x61a407a02d20, L_0x61a407a02e50, C4<0>, C4<0>;
L_0x61a407a03070 .functor AND 1, L_0x61a407a038e0, L_0x61a407a03b70, C4<1>, C4<1>;
L_0x61a407a03140 .functor OR 1, L_0x61a407a038e0, L_0x61a407a03b70, C4<0>, C4<0>;
L_0x61a407a031b0 .functor OR 1, L_0x61a407a038e0, L_0x61a407a03b70, C4<0>, C4<0>;
L_0x61a407a03290 .functor NOT 1, L_0x61a407a031b0, C4<0>, C4<0>, C4<0>;
L_0x61a407a03330 .functor XOR 1, L_0x61a407a038e0, L_0x61a407a03b70, C4<0>, C4<0>;
L_0x61a407a03220 .functor XOR 1, L_0x61a407a038e0, L_0x61a407a03b70, C4<0>, C4<0>;
L_0x61a407a03590 .functor NOT 1, L_0x61a407a03220, C4<0>, C4<0>, C4<0>;
L_0x61a407a036c0 .functor AND 1, L_0x61a407a038e0, L_0x61a407a03b70, C4<1>, C4<1>;
L_0x61a407a03840 .functor NOT 1, L_0x61a407a036c0, C4<0>, C4<0>, C4<0>;
L_0x61a407a03980 .functor BUFZ 1, L_0x61a407a038e0, C4<0>, C4<0>, C4<0>;
L_0x61a407a039f0 .functor BUFZ 1, L_0x61a407a03b70, C4<0>, C4<0>, C4<0>;
v0x61a407987e00_0 .net "A", 0 0, L_0x61a407a038e0;  1 drivers
v0x61a407987ee0_0 .net "B", 0 0, L_0x61a407a03b70;  1 drivers
v0x61a407987fa0_0 .net "B_inverted", 0 0, L_0x61a407a02a10;  1 drivers
L_0x7f24b3272198 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407988040_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3272198;  1 drivers
L_0x7f24b3272228 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407988120_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3272228;  1 drivers
v0x61a407988250_0 .net *"_ivl_12", 0 0, L_0x61a407a022f0;  1 drivers
v0x61a407988310_0 .net *"_ivl_15", 0 0, L_0x61a407a017d0;  1 drivers
v0x61a4079883d0_0 .net *"_ivl_16", 0 0, L_0x61a407a029a0;  1 drivers
v0x61a4079884b0_0 .net *"_ivl_2", 0 0, L_0x61a407a01f70;  1 drivers
v0x61a407988570_0 .net *"_ivl_20", 0 0, L_0x61a407a02ba0;  1 drivers
v0x61a407988650_0 .net *"_ivl_24", 0 0, L_0x61a407a02d20;  1 drivers
v0x61a407988730_0 .net *"_ivl_26", 0 0, L_0x61a407a02de0;  1 drivers
v0x61a407988810_0 .net *"_ivl_28", 0 0, L_0x61a407a02e50;  1 drivers
v0x61a4079888f0_0 .net *"_ivl_36", 0 0, L_0x61a407a031b0;  1 drivers
L_0x7f24b32721e0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4079889d0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b32721e0;  1 drivers
v0x61a407988ab0_0 .net *"_ivl_42", 0 0, L_0x61a407a03220;  1 drivers
v0x61a407988b90_0 .net *"_ivl_46", 0 0, L_0x61a407a036c0;  1 drivers
v0x61a407988c70_0 .net *"_ivl_6", 0 0, L_0x61a407a020c0;  1 drivers
v0x61a407988d30_0 .net *"_ivl_9", 0 0, L_0x61a407a021e0;  1 drivers
v0x61a407988df0_0 .net "and_out", 0 0, L_0x61a407a03070;  1 drivers
v0x61a407988eb0_0 .net "cin", 0 0, L_0x61a407a024d0;  1 drivers
v0x61a407988f70_0 .net "cout", 0 0, L_0x61a407a02f60;  1 drivers
v0x61a407989030_0 .net "nand_out", 0 0, L_0x61a407a03840;  1 drivers
v0x61a4079890f0_0 .net "nor_out", 0 0, L_0x61a407a03290;  1 drivers
v0x61a4079891b0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a407989270_0 .net "or_out", 0 0, L_0x61a407a03140;  1 drivers
v0x61a407989330_0 .net "pass_a", 0 0, L_0x61a407a03980;  1 drivers
v0x61a4079893f0_0 .net "pass_b", 0 0, L_0x61a407a039f0;  1 drivers
v0x61a4079894b0_0 .var "result", 0 0;
v0x61a407989570_0 .net "sum", 0 0, L_0x61a407a02c60;  1 drivers
v0x61a407989630_0 .net "xnor_out", 0 0, L_0x61a407a03590;  1 drivers
v0x61a4079896f0_0 .net "xor_out", 0 0, L_0x61a407a03330;  1 drivers
L_0x7f24b3272270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4079897b0_0 .net "zero_out", 0 0, L_0x7f24b3272270;  1 drivers
E_0x61a407987d40/0 .event edge, v0x61a407859a40_0, v0x61a407989570_0, v0x61a407988df0_0, v0x61a407989270_0;
E_0x61a407987d40/1 .event edge, v0x61a4079890f0_0, v0x61a4079896f0_0, v0x61a407989630_0, v0x61a407989030_0;
E_0x61a407987d40/2 .event edge, v0x61a407989330_0, v0x61a4079893f0_0, v0x61a4079897b0_0;
E_0x61a407987d40 .event/or E_0x61a407987d40/0, E_0x61a407987d40/1, E_0x61a407987d40/2;
L_0x61a407a01f70 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272198;
L_0x61a407a020c0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32721e0;
L_0x61a407a022f0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272228;
L_0x61a407a02a10 .functor MUXZ 1, L_0x61a407a03b70, L_0x61a407a029a0, L_0x61a407a017d0, C4<>;
S_0x61a407989b80 .scope generate, "mid_slice[46]" "mid_slice[46]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407989d30 .param/l "i" 0 3 24, +C4<0101110>;
S_0x61a407989df0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a407989b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a027e0 .functor OR 1, L_0x61a407a025a0, L_0x61a407a026c0, C4<0>, C4<0>;
L_0x61a407a033d0 .functor OR 1, L_0x61a407a027e0, L_0x61a407a04050, C4<0>, C4<0>;
L_0x61a407a04190 .functor NOT 1, L_0x61a407a03c10, C4<0>, C4<0>, C4<0>;
L_0x61a407a04390 .functor XOR 1, L_0x61a407a04fe0, L_0x61a407a04200, C4<0>, C4<0>;
L_0x61a407a04450 .functor XOR 1, L_0x61a407a04390, L_0x61a407a03cb0, C4<0>, C4<0>;
L_0x61a407a04510 .functor AND 1, L_0x61a407a04fe0, L_0x61a407a04200, C4<1>, C4<1>;
L_0x61a407a045d0 .functor XOR 1, L_0x61a407a04fe0, L_0x61a407a04200, C4<0>, C4<0>;
L_0x61a407a04640 .functor AND 1, L_0x61a407a03cb0, L_0x61a407a045d0, C4<1>, C4<1>;
L_0x61a407a04750 .functor OR 1, L_0x61a407a04510, L_0x61a407a04640, C4<0>, C4<0>;
L_0x61a407a04860 .functor AND 1, L_0x61a407a04fe0, L_0x61a407a03c10, C4<1>, C4<1>;
L_0x61a407a04930 .functor OR 1, L_0x61a407a04fe0, L_0x61a407a03c10, C4<0>, C4<0>;
L_0x61a407a049a0 .functor OR 1, L_0x61a407a04fe0, L_0x61a407a03c10, C4<0>, C4<0>;
L_0x61a407a04a80 .functor NOT 1, L_0x61a407a049a0, C4<0>, C4<0>, C4<0>;
L_0x61a407a04af0 .functor XOR 1, L_0x61a407a04fe0, L_0x61a407a03c10, C4<0>, C4<0>;
L_0x61a407a04a10 .functor XOR 1, L_0x61a407a04fe0, L_0x61a407a03c10, C4<0>, C4<0>;
L_0x61a407a04cf0 .functor NOT 1, L_0x61a407a04a10, C4<0>, C4<0>, C4<0>;
L_0x61a407a04df0 .functor AND 1, L_0x61a407a04fe0, L_0x61a407a03c10, C4<1>, C4<1>;
L_0x61a407a04f70 .functor NOT 1, L_0x61a407a04df0, C4<0>, C4<0>, C4<0>;
L_0x61a407a05080 .functor BUFZ 1, L_0x61a407a04fe0, C4<0>, C4<0>, C4<0>;
L_0x61a407a050f0 .functor BUFZ 1, L_0x61a407a03c10, C4<0>, C4<0>, C4<0>;
v0x61a40798a150_0 .net "A", 0 0, L_0x61a407a04fe0;  1 drivers
v0x61a40798a230_0 .net "B", 0 0, L_0x61a407a03c10;  1 drivers
v0x61a40798a2f0_0 .net "B_inverted", 0 0, L_0x61a407a04200;  1 drivers
L_0x7f24b32722b8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a40798a390_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b32722b8;  1 drivers
L_0x7f24b3272348 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40798a470_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3272348;  1 drivers
v0x61a40798a5a0_0 .net *"_ivl_12", 0 0, L_0x61a407a04050;  1 drivers
v0x61a40798a660_0 .net *"_ivl_15", 0 0, L_0x61a407a033d0;  1 drivers
v0x61a40798a720_0 .net *"_ivl_16", 0 0, L_0x61a407a04190;  1 drivers
v0x61a40798a800_0 .net *"_ivl_2", 0 0, L_0x61a407a025a0;  1 drivers
v0x61a40798a8c0_0 .net *"_ivl_20", 0 0, L_0x61a407a04390;  1 drivers
v0x61a40798a9a0_0 .net *"_ivl_24", 0 0, L_0x61a407a04510;  1 drivers
v0x61a40798aa80_0 .net *"_ivl_26", 0 0, L_0x61a407a045d0;  1 drivers
v0x61a40798ab60_0 .net *"_ivl_28", 0 0, L_0x61a407a04640;  1 drivers
v0x61a40798ac40_0 .net *"_ivl_36", 0 0, L_0x61a407a049a0;  1 drivers
L_0x7f24b3272300 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a40798ad20_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3272300;  1 drivers
v0x61a40798ae00_0 .net *"_ivl_42", 0 0, L_0x61a407a04a10;  1 drivers
v0x61a40798aee0_0 .net *"_ivl_46", 0 0, L_0x61a407a04df0;  1 drivers
v0x61a40798afc0_0 .net *"_ivl_6", 0 0, L_0x61a407a026c0;  1 drivers
v0x61a40798b060_0 .net *"_ivl_9", 0 0, L_0x61a407a027e0;  1 drivers
v0x61a40798b100_0 .net "and_out", 0 0, L_0x61a407a04860;  1 drivers
v0x61a40798b1a0_0 .net "cin", 0 0, L_0x61a407a03cb0;  1 drivers
v0x61a40798b240_0 .net "cout", 0 0, L_0x61a407a04750;  1 drivers
v0x61a40798b2e0_0 .net "nand_out", 0 0, L_0x61a407a04f70;  1 drivers
v0x61a40798b380_0 .net "nor_out", 0 0, L_0x61a407a04a80;  1 drivers
v0x61a40798b420_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40798b4c0_0 .net "or_out", 0 0, L_0x61a407a04930;  1 drivers
v0x61a40798b560_0 .net "pass_a", 0 0, L_0x61a407a05080;  1 drivers
v0x61a40798b600_0 .net "pass_b", 0 0, L_0x61a407a050f0;  1 drivers
v0x61a40798b6a0_0 .var "result", 0 0;
v0x61a40798b740_0 .net "sum", 0 0, L_0x61a407a04450;  1 drivers
v0x61a40798b7e0_0 .net "xnor_out", 0 0, L_0x61a407a04cf0;  1 drivers
v0x61a40798b880_0 .net "xor_out", 0 0, L_0x61a407a04af0;  1 drivers
L_0x7f24b3272390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a40798b920_0 .net "zero_out", 0 0, L_0x7f24b3272390;  1 drivers
E_0x61a40798a090/0 .event edge, v0x61a407859a40_0, v0x61a40798b740_0, v0x61a40798b100_0, v0x61a40798b4c0_0;
E_0x61a40798a090/1 .event edge, v0x61a40798b380_0, v0x61a40798b880_0, v0x61a40798b7e0_0, v0x61a40798b2e0_0;
E_0x61a40798a090/2 .event edge, v0x61a40798b560_0, v0x61a40798b600_0, v0x61a40798b920_0;
E_0x61a40798a090 .event/or E_0x61a40798a090/0, E_0x61a40798a090/1, E_0x61a40798a090/2;
L_0x61a407a025a0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32722b8;
L_0x61a407a026c0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272300;
L_0x61a407a04050 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272348;
L_0x61a407a04200 .functor MUXZ 1, L_0x61a407a03c10, L_0x61a407a04190, L_0x61a407a033d0, C4<>;
S_0x61a40798bcb0 .scope generate, "mid_slice[47]" "mid_slice[47]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a40798be60 .param/l "i" 0 3 24, +C4<0101111>;
S_0x61a40798bf20 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a40798bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a03f30 .functor OR 1, L_0x61a407a03d50, L_0x61a407a03e40, C4<0>, C4<0>;
L_0x61a407a04b60 .functor OR 1, L_0x61a407a03f30, L_0x61a407a05670, C4<0>, C4<0>;
L_0x61a407a057b0 .functor NOT 1, L_0x61a407a068f0, C4<0>, C4<0>, C4<0>;
L_0x61a407a059b0 .functor XOR 1, L_0x61a407a06630, L_0x61a407a05820, C4<0>, C4<0>;
L_0x61a407a05a70 .functor XOR 1, L_0x61a407a059b0, L_0x61a407a05210, C4<0>, C4<0>;
L_0x61a407a05b30 .functor AND 1, L_0x61a407a06630, L_0x61a407a05820, C4<1>, C4<1>;
L_0x61a407a05bf0 .functor XOR 1, L_0x61a407a06630, L_0x61a407a05820, C4<0>, C4<0>;
L_0x61a407a05c60 .functor AND 1, L_0x61a407a05210, L_0x61a407a05bf0, C4<1>, C4<1>;
L_0x61a407a05d70 .functor OR 1, L_0x61a407a05b30, L_0x61a407a05c60, C4<0>, C4<0>;
L_0x61a407a05e80 .functor AND 1, L_0x61a407a06630, L_0x61a407a068f0, C4<1>, C4<1>;
L_0x61a407a05f50 .functor OR 1, L_0x61a407a06630, L_0x61a407a068f0, C4<0>, C4<0>;
L_0x61a407a05fc0 .functor OR 1, L_0x61a407a06630, L_0x61a407a068f0, C4<0>, C4<0>;
L_0x61a407a060a0 .functor NOT 1, L_0x61a407a05fc0, C4<0>, C4<0>, C4<0>;
L_0x61a407a06110 .functor XOR 1, L_0x61a407a06630, L_0x61a407a068f0, C4<0>, C4<0>;
L_0x61a407a06030 .functor XOR 1, L_0x61a407a06630, L_0x61a407a068f0, C4<0>, C4<0>;
L_0x61a407a06310 .functor NOT 1, L_0x61a407a06030, C4<0>, C4<0>, C4<0>;
L_0x61a407a06410 .functor AND 1, L_0x61a407a06630, L_0x61a407a068f0, C4<1>, C4<1>;
L_0x61a407a06590 .functor NOT 1, L_0x61a407a06410, C4<0>, C4<0>, C4<0>;
L_0x61a407a066d0 .functor BUFZ 1, L_0x61a407a06630, C4<0>, C4<0>, C4<0>;
L_0x61a407a06770 .functor BUFZ 1, L_0x61a407a068f0, C4<0>, C4<0>, C4<0>;
v0x61a40798c280_0 .net "A", 0 0, L_0x61a407a06630;  1 drivers
v0x61a40798c360_0 .net "B", 0 0, L_0x61a407a068f0;  1 drivers
v0x61a40798c420_0 .net "B_inverted", 0 0, L_0x61a407a05820;  1 drivers
L_0x7f24b32723d8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a40798c4c0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b32723d8;  1 drivers
L_0x7f24b3272468 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40798c5a0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3272468;  1 drivers
v0x61a40798c6d0_0 .net *"_ivl_12", 0 0, L_0x61a407a05670;  1 drivers
v0x61a40798c790_0 .net *"_ivl_15", 0 0, L_0x61a407a04b60;  1 drivers
v0x61a40798c850_0 .net *"_ivl_16", 0 0, L_0x61a407a057b0;  1 drivers
v0x61a40798c930_0 .net *"_ivl_2", 0 0, L_0x61a407a03d50;  1 drivers
v0x61a40798c9f0_0 .net *"_ivl_20", 0 0, L_0x61a407a059b0;  1 drivers
v0x61a40798cad0_0 .net *"_ivl_24", 0 0, L_0x61a407a05b30;  1 drivers
v0x61a40798cbb0_0 .net *"_ivl_26", 0 0, L_0x61a407a05bf0;  1 drivers
v0x61a40798cc90_0 .net *"_ivl_28", 0 0, L_0x61a407a05c60;  1 drivers
v0x61a40798cd70_0 .net *"_ivl_36", 0 0, L_0x61a407a05fc0;  1 drivers
L_0x7f24b3272420 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a40798ce50_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3272420;  1 drivers
v0x61a40798cf30_0 .net *"_ivl_42", 0 0, L_0x61a407a06030;  1 drivers
v0x61a40798d010_0 .net *"_ivl_46", 0 0, L_0x61a407a06410;  1 drivers
v0x61a40798d0f0_0 .net *"_ivl_6", 0 0, L_0x61a407a03e40;  1 drivers
v0x61a40798d1b0_0 .net *"_ivl_9", 0 0, L_0x61a407a03f30;  1 drivers
v0x61a40798d270_0 .net "and_out", 0 0, L_0x61a407a05e80;  1 drivers
v0x61a40798d330_0 .net "cin", 0 0, L_0x61a407a05210;  1 drivers
v0x61a40798d3f0_0 .net "cout", 0 0, L_0x61a407a05d70;  1 drivers
v0x61a40798d4b0_0 .net "nand_out", 0 0, L_0x61a407a06590;  1 drivers
v0x61a40798d570_0 .net "nor_out", 0 0, L_0x61a407a060a0;  1 drivers
v0x61a40798d630_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40798d6f0_0 .net "or_out", 0 0, L_0x61a407a05f50;  1 drivers
v0x61a40798d7b0_0 .net "pass_a", 0 0, L_0x61a407a066d0;  1 drivers
v0x61a40798d870_0 .net "pass_b", 0 0, L_0x61a407a06770;  1 drivers
v0x61a40798d930_0 .var "result", 0 0;
v0x61a40798d9f0_0 .net "sum", 0 0, L_0x61a407a05a70;  1 drivers
v0x61a40798dab0_0 .net "xnor_out", 0 0, L_0x61a407a06310;  1 drivers
v0x61a40798db70_0 .net "xor_out", 0 0, L_0x61a407a06110;  1 drivers
L_0x7f24b32724b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a40798dc30_0 .net "zero_out", 0 0, L_0x7f24b32724b0;  1 drivers
E_0x61a40798c1c0/0 .event edge, v0x61a407859a40_0, v0x61a40798d9f0_0, v0x61a40798d270_0, v0x61a40798d6f0_0;
E_0x61a40798c1c0/1 .event edge, v0x61a40798d570_0, v0x61a40798db70_0, v0x61a40798dab0_0, v0x61a40798d4b0_0;
E_0x61a40798c1c0/2 .event edge, v0x61a40798d7b0_0, v0x61a40798d870_0, v0x61a40798dc30_0;
E_0x61a40798c1c0 .event/or E_0x61a40798c1c0/0, E_0x61a40798c1c0/1, E_0x61a40798c1c0/2;
L_0x61a407a03d50 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32723d8;
L_0x61a407a03e40 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272420;
L_0x61a407a05670 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272468;
L_0x61a407a05820 .functor MUXZ 1, L_0x61a407a068f0, L_0x61a407a057b0, L_0x61a407a04b60, C4<>;
S_0x61a40798e000 .scope generate, "mid_slice[48]" "mid_slice[48]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a40798e1b0 .param/l "i" 0 3 24, +C4<0110000>;
S_0x61a40798e270 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a40798e000;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a05520 .functor OR 1, L_0x61a407a052e0, L_0x61a407a05400, C4<0>, C4<0>;
L_0x61a407a06180 .functor OR 1, L_0x61a407a05520, L_0x61a407a06e00, C4<0>, C4<0>;
L_0x61a407a06f40 .functor NOT 1, L_0x61a407a06990, C4<0>, C4<0>, C4<0>;
L_0x61a407a07140 .functor XOR 1, L_0x61a407a07eb0, L_0x61a407a06fb0, C4<0>, C4<0>;
L_0x61a407a07200 .functor XOR 1, L_0x61a407a07140, L_0x61a407a06a30, C4<0>, C4<0>;
L_0x61a407a072c0 .functor AND 1, L_0x61a407a07eb0, L_0x61a407a06fb0, C4<1>, C4<1>;
L_0x61a407a07380 .functor XOR 1, L_0x61a407a07eb0, L_0x61a407a06fb0, C4<0>, C4<0>;
L_0x61a407a073f0 .functor AND 1, L_0x61a407a06a30, L_0x61a407a07380, C4<1>, C4<1>;
L_0x61a407a07530 .functor OR 1, L_0x61a407a072c0, L_0x61a407a073f0, C4<0>, C4<0>;
L_0x61a407a07640 .functor AND 1, L_0x61a407a07eb0, L_0x61a407a06990, C4<1>, C4<1>;
L_0x61a407a07710 .functor OR 1, L_0x61a407a07eb0, L_0x61a407a06990, C4<0>, C4<0>;
L_0x61a407a07780 .functor OR 1, L_0x61a407a07eb0, L_0x61a407a06990, C4<0>, C4<0>;
L_0x61a407a07890 .functor NOT 1, L_0x61a407a07780, C4<0>, C4<0>, C4<0>;
L_0x61a407a07930 .functor XOR 1, L_0x61a407a07eb0, L_0x61a407a06990, C4<0>, C4<0>;
L_0x61a407a07820 .functor XOR 1, L_0x61a407a07eb0, L_0x61a407a06990, C4<0>, C4<0>;
L_0x61a407a07b60 .functor NOT 1, L_0x61a407a07820, C4<0>, C4<0>, C4<0>;
L_0x61a407a07c90 .functor AND 1, L_0x61a407a07eb0, L_0x61a407a06990, C4<1>, C4<1>;
L_0x61a407a07e10 .functor NOT 1, L_0x61a407a07c90, C4<0>, C4<0>, C4<0>;
L_0x61a407a07f50 .functor BUFZ 1, L_0x61a407a07eb0, C4<0>, C4<0>, C4<0>;
L_0x61a407a07fc0 .functor BUFZ 1, L_0x61a407a06990, C4<0>, C4<0>, C4<0>;
v0x61a40798e5d0_0 .net "A", 0 0, L_0x61a407a07eb0;  1 drivers
v0x61a40798e6b0_0 .net "B", 0 0, L_0x61a407a06990;  1 drivers
v0x61a40798e770_0 .net "B_inverted", 0 0, L_0x61a407a06fb0;  1 drivers
L_0x7f24b32724f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a40798e810_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b32724f8;  1 drivers
L_0x7f24b3272588 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40798e8f0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3272588;  1 drivers
v0x61a40798ea20_0 .net *"_ivl_12", 0 0, L_0x61a407a06e00;  1 drivers
v0x61a40798eae0_0 .net *"_ivl_15", 0 0, L_0x61a407a06180;  1 drivers
v0x61a40798eba0_0 .net *"_ivl_16", 0 0, L_0x61a407a06f40;  1 drivers
v0x61a40798ec80_0 .net *"_ivl_2", 0 0, L_0x61a407a052e0;  1 drivers
v0x61a40798ed40_0 .net *"_ivl_20", 0 0, L_0x61a407a07140;  1 drivers
v0x61a40798ee20_0 .net *"_ivl_24", 0 0, L_0x61a407a072c0;  1 drivers
v0x61a40798ef00_0 .net *"_ivl_26", 0 0, L_0x61a407a07380;  1 drivers
v0x61a40798efe0_0 .net *"_ivl_28", 0 0, L_0x61a407a073f0;  1 drivers
v0x61a40798f0c0_0 .net *"_ivl_36", 0 0, L_0x61a407a07780;  1 drivers
L_0x7f24b3272540 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a40798f1a0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3272540;  1 drivers
v0x61a40798f280_0 .net *"_ivl_42", 0 0, L_0x61a407a07820;  1 drivers
v0x61a40798f360_0 .net *"_ivl_46", 0 0, L_0x61a407a07c90;  1 drivers
v0x61a40798f440_0 .net *"_ivl_6", 0 0, L_0x61a407a05400;  1 drivers
v0x61a40798f500_0 .net *"_ivl_9", 0 0, L_0x61a407a05520;  1 drivers
v0x61a40798f5c0_0 .net "and_out", 0 0, L_0x61a407a07640;  1 drivers
v0x61a40798f680_0 .net "cin", 0 0, L_0x61a407a06a30;  1 drivers
v0x61a40798f740_0 .net "cout", 0 0, L_0x61a407a07530;  1 drivers
v0x61a40798f800_0 .net "nand_out", 0 0, L_0x61a407a07e10;  1 drivers
v0x61a40798f8c0_0 .net "nor_out", 0 0, L_0x61a407a07890;  1 drivers
v0x61a40798f980_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40798fa40_0 .net "or_out", 0 0, L_0x61a407a07710;  1 drivers
v0x61a40798fb00_0 .net "pass_a", 0 0, L_0x61a407a07f50;  1 drivers
v0x61a40798fbc0_0 .net "pass_b", 0 0, L_0x61a407a07fc0;  1 drivers
v0x61a40798fc80_0 .var "result", 0 0;
v0x61a40798fd40_0 .net "sum", 0 0, L_0x61a407a07200;  1 drivers
v0x61a40798fe00_0 .net "xnor_out", 0 0, L_0x61a407a07b60;  1 drivers
v0x61a40798fec0_0 .net "xor_out", 0 0, L_0x61a407a07930;  1 drivers
L_0x7f24b32725d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a40798ff80_0 .net "zero_out", 0 0, L_0x7f24b32725d0;  1 drivers
E_0x61a40798e510/0 .event edge, v0x61a407859a40_0, v0x61a40798fd40_0, v0x61a40798f5c0_0, v0x61a40798fa40_0;
E_0x61a40798e510/1 .event edge, v0x61a40798f8c0_0, v0x61a40798fec0_0, v0x61a40798fe00_0, v0x61a40798f800_0;
E_0x61a40798e510/2 .event edge, v0x61a40798fb00_0, v0x61a40798fbc0_0, v0x61a40798ff80_0;
E_0x61a40798e510 .event/or E_0x61a40798e510/0, E_0x61a40798e510/1, E_0x61a40798e510/2;
L_0x61a407a052e0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32724f8;
L_0x61a407a05400 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272540;
L_0x61a407a06e00 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272588;
L_0x61a407a06fb0 .functor MUXZ 1, L_0x61a407a06990, L_0x61a407a06f40, L_0x61a407a06180, C4<>;
S_0x61a407990350 .scope generate, "mid_slice[49]" "mid_slice[49]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407990500 .param/l "i" 0 3 24, +C4<0110001>;
S_0x61a4079905c0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a407990350;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a06d40 .functor OR 1, L_0x61a407a06b00, L_0x61a407a06c20, C4<0>, C4<0>;
L_0x61a407a08670 .functor OR 1, L_0x61a407a06d40, L_0x61a407a085d0, C4<0>, C4<0>;
L_0x61a407a08780 .functor NOT 1, L_0x61a407a09980, C4<0>, C4<0>, C4<0>;
L_0x61a407a08980 .functor XOR 1, L_0x61a407a096f0, L_0x61a407a087f0, C4<0>, C4<0>;
L_0x61a407a08a40 .functor XOR 1, L_0x61a407a08980, L_0x61a407a08140, C4<0>, C4<0>;
L_0x61a407a08b00 .functor AND 1, L_0x61a407a096f0, L_0x61a407a087f0, C4<1>, C4<1>;
L_0x61a407a08bc0 .functor XOR 1, L_0x61a407a096f0, L_0x61a407a087f0, C4<0>, C4<0>;
L_0x61a407a08c30 .functor AND 1, L_0x61a407a08140, L_0x61a407a08bc0, C4<1>, C4<1>;
L_0x61a407a08d70 .functor OR 1, L_0x61a407a08b00, L_0x61a407a08c30, C4<0>, C4<0>;
L_0x61a407a08e80 .functor AND 1, L_0x61a407a096f0, L_0x61a407a09980, C4<1>, C4<1>;
L_0x61a407a08f50 .functor OR 1, L_0x61a407a096f0, L_0x61a407a09980, C4<0>, C4<0>;
L_0x61a407a08fc0 .functor OR 1, L_0x61a407a096f0, L_0x61a407a09980, C4<0>, C4<0>;
L_0x61a407a090d0 .functor NOT 1, L_0x61a407a08fc0, C4<0>, C4<0>, C4<0>;
L_0x61a407a09170 .functor XOR 1, L_0x61a407a096f0, L_0x61a407a09980, C4<0>, C4<0>;
L_0x61a407a09060 .functor XOR 1, L_0x61a407a096f0, L_0x61a407a09980, C4<0>, C4<0>;
L_0x61a407a093a0 .functor NOT 1, L_0x61a407a09060, C4<0>, C4<0>, C4<0>;
L_0x61a407a094d0 .functor AND 1, L_0x61a407a096f0, L_0x61a407a09980, C4<1>, C4<1>;
L_0x61a407a09650 .functor NOT 1, L_0x61a407a094d0, C4<0>, C4<0>, C4<0>;
L_0x61a407a09790 .functor BUFZ 1, L_0x61a407a096f0, C4<0>, C4<0>, C4<0>;
L_0x61a407a09800 .functor BUFZ 1, L_0x61a407a09980, C4<0>, C4<0>, C4<0>;
v0x61a407990920_0 .net "A", 0 0, L_0x61a407a096f0;  1 drivers
v0x61a407990a00_0 .net "B", 0 0, L_0x61a407a09980;  1 drivers
v0x61a407990ac0_0 .net "B_inverted", 0 0, L_0x61a407a087f0;  1 drivers
L_0x7f24b3272618 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407990b60_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3272618;  1 drivers
L_0x7f24b32726a8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407990c40_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b32726a8;  1 drivers
v0x61a407990d70_0 .net *"_ivl_12", 0 0, L_0x61a407a085d0;  1 drivers
v0x61a407990e30_0 .net *"_ivl_15", 0 0, L_0x61a407a08670;  1 drivers
v0x61a407990ef0_0 .net *"_ivl_16", 0 0, L_0x61a407a08780;  1 drivers
v0x61a407990fd0_0 .net *"_ivl_2", 0 0, L_0x61a407a06b00;  1 drivers
v0x61a407991090_0 .net *"_ivl_20", 0 0, L_0x61a407a08980;  1 drivers
v0x61a407991170_0 .net *"_ivl_24", 0 0, L_0x61a407a08b00;  1 drivers
v0x61a407991250_0 .net *"_ivl_26", 0 0, L_0x61a407a08bc0;  1 drivers
v0x61a407991330_0 .net *"_ivl_28", 0 0, L_0x61a407a08c30;  1 drivers
v0x61a407991410_0 .net *"_ivl_36", 0 0, L_0x61a407a08fc0;  1 drivers
L_0x7f24b3272660 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4079914f0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3272660;  1 drivers
v0x61a4079915d0_0 .net *"_ivl_42", 0 0, L_0x61a407a09060;  1 drivers
v0x61a4079916b0_0 .net *"_ivl_46", 0 0, L_0x61a407a094d0;  1 drivers
v0x61a407991790_0 .net *"_ivl_6", 0 0, L_0x61a407a06c20;  1 drivers
v0x61a407991850_0 .net *"_ivl_9", 0 0, L_0x61a407a06d40;  1 drivers
v0x61a407991910_0 .net "and_out", 0 0, L_0x61a407a08e80;  1 drivers
v0x61a4079919d0_0 .net "cin", 0 0, L_0x61a407a08140;  1 drivers
v0x61a407991a90_0 .net "cout", 0 0, L_0x61a407a08d70;  1 drivers
v0x61a407991b50_0 .net "nand_out", 0 0, L_0x61a407a09650;  1 drivers
v0x61a407991c10_0 .net "nor_out", 0 0, L_0x61a407a090d0;  1 drivers
v0x61a407991cd0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a407991d90_0 .net "or_out", 0 0, L_0x61a407a08f50;  1 drivers
v0x61a407991e50_0 .net "pass_a", 0 0, L_0x61a407a09790;  1 drivers
v0x61a407991f10_0 .net "pass_b", 0 0, L_0x61a407a09800;  1 drivers
v0x61a407991fd0_0 .var "result", 0 0;
v0x61a407992090_0 .net "sum", 0 0, L_0x61a407a08a40;  1 drivers
v0x61a407992150_0 .net "xnor_out", 0 0, L_0x61a407a093a0;  1 drivers
v0x61a407992210_0 .net "xor_out", 0 0, L_0x61a407a09170;  1 drivers
L_0x7f24b32726f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4079922d0_0 .net "zero_out", 0 0, L_0x7f24b32726f0;  1 drivers
E_0x61a407990860/0 .event edge, v0x61a407859a40_0, v0x61a407992090_0, v0x61a407991910_0, v0x61a407991d90_0;
E_0x61a407990860/1 .event edge, v0x61a407991c10_0, v0x61a407992210_0, v0x61a407992150_0, v0x61a407991b50_0;
E_0x61a407990860/2 .event edge, v0x61a407991e50_0, v0x61a407991f10_0, v0x61a4079922d0_0;
E_0x61a407990860 .event/or E_0x61a407990860/0, E_0x61a407990860/1, E_0x61a407990860/2;
L_0x61a407a06b00 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272618;
L_0x61a407a06c20 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272660;
L_0x61a407a085d0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32726a8;
L_0x61a407a087f0 .functor MUXZ 1, L_0x61a407a09980, L_0x61a407a08780, L_0x61a407a08670, C4<>;
S_0x61a4079926a0 .scope generate, "mid_slice[50]" "mid_slice[50]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407992850 .param/l "i" 0 3 24, +C4<0110010>;
S_0x61a407992910 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4079926a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a08450 .functor OR 1, L_0x61a407a08210, L_0x61a407a08330, C4<0>, C4<0>;
L_0x61a407a08560 .functor OR 1, L_0x61a407a08450, L_0x61a407a09ec0, C4<0>, C4<0>;
L_0x61a407a09fb0 .functor NOT 1, L_0x61a407a09a20, C4<0>, C4<0>, C4<0>;
L_0x61a407a0a1b0 .functor XOR 1, L_0x61a407a0af20, L_0x61a407a0a020, C4<0>, C4<0>;
L_0x61a407a0a270 .functor XOR 1, L_0x61a407a0a1b0, L_0x61a407a09ac0, C4<0>, C4<0>;
L_0x61a407a0a330 .functor AND 1, L_0x61a407a0af20, L_0x61a407a0a020, C4<1>, C4<1>;
L_0x61a407a0a3f0 .functor XOR 1, L_0x61a407a0af20, L_0x61a407a0a020, C4<0>, C4<0>;
L_0x61a407a0a460 .functor AND 1, L_0x61a407a09ac0, L_0x61a407a0a3f0, C4<1>, C4<1>;
L_0x61a407a0a5a0 .functor OR 1, L_0x61a407a0a330, L_0x61a407a0a460, C4<0>, C4<0>;
L_0x61a407a0a6b0 .functor AND 1, L_0x61a407a0af20, L_0x61a407a09a20, C4<1>, C4<1>;
L_0x61a407a0a780 .functor OR 1, L_0x61a407a0af20, L_0x61a407a09a20, C4<0>, C4<0>;
L_0x61a407a0a7f0 .functor OR 1, L_0x61a407a0af20, L_0x61a407a09a20, C4<0>, C4<0>;
L_0x61a407a0a900 .functor NOT 1, L_0x61a407a0a7f0, C4<0>, C4<0>, C4<0>;
L_0x61a407a0a9a0 .functor XOR 1, L_0x61a407a0af20, L_0x61a407a09a20, C4<0>, C4<0>;
L_0x61a407a0a890 .functor XOR 1, L_0x61a407a0af20, L_0x61a407a09a20, C4<0>, C4<0>;
L_0x61a407a0abd0 .functor NOT 1, L_0x61a407a0a890, C4<0>, C4<0>, C4<0>;
L_0x61a407a0ad00 .functor AND 1, L_0x61a407a0af20, L_0x61a407a09a20, C4<1>, C4<1>;
L_0x61a407a0ae80 .functor NOT 1, L_0x61a407a0ad00, C4<0>, C4<0>, C4<0>;
L_0x61a407a0afc0 .functor BUFZ 1, L_0x61a407a0af20, C4<0>, C4<0>, C4<0>;
L_0x61a407a0b030 .functor BUFZ 1, L_0x61a407a09a20, C4<0>, C4<0>, C4<0>;
v0x61a407992c70_0 .net "A", 0 0, L_0x61a407a0af20;  1 drivers
v0x61a407992d50_0 .net "B", 0 0, L_0x61a407a09a20;  1 drivers
v0x61a407992e10_0 .net "B_inverted", 0 0, L_0x61a407a0a020;  1 drivers
L_0x7f24b3272738 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407992eb0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3272738;  1 drivers
L_0x7f24b32727c8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407992f90_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b32727c8;  1 drivers
v0x61a4079930c0_0 .net *"_ivl_12", 0 0, L_0x61a407a09ec0;  1 drivers
v0x61a407993180_0 .net *"_ivl_15", 0 0, L_0x61a407a08560;  1 drivers
v0x61a407993240_0 .net *"_ivl_16", 0 0, L_0x61a407a09fb0;  1 drivers
v0x61a407993320_0 .net *"_ivl_2", 0 0, L_0x61a407a08210;  1 drivers
v0x61a4079933e0_0 .net *"_ivl_20", 0 0, L_0x61a407a0a1b0;  1 drivers
v0x61a4079934c0_0 .net *"_ivl_24", 0 0, L_0x61a407a0a330;  1 drivers
v0x61a4079935a0_0 .net *"_ivl_26", 0 0, L_0x61a407a0a3f0;  1 drivers
v0x61a407993680_0 .net *"_ivl_28", 0 0, L_0x61a407a0a460;  1 drivers
v0x61a407993760_0 .net *"_ivl_36", 0 0, L_0x61a407a0a7f0;  1 drivers
L_0x7f24b3272780 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407993840_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3272780;  1 drivers
v0x61a407993920_0 .net *"_ivl_42", 0 0, L_0x61a407a0a890;  1 drivers
v0x61a407993a00_0 .net *"_ivl_46", 0 0, L_0x61a407a0ad00;  1 drivers
v0x61a407993ae0_0 .net *"_ivl_6", 0 0, L_0x61a407a08330;  1 drivers
v0x61a407993ba0_0 .net *"_ivl_9", 0 0, L_0x61a407a08450;  1 drivers
v0x61a407993c60_0 .net "and_out", 0 0, L_0x61a407a0a6b0;  1 drivers
v0x61a407993d20_0 .net "cin", 0 0, L_0x61a407a09ac0;  1 drivers
v0x61a407993de0_0 .net "cout", 0 0, L_0x61a407a0a5a0;  1 drivers
v0x61a407993ea0_0 .net "nand_out", 0 0, L_0x61a407a0ae80;  1 drivers
v0x61a407993f60_0 .net "nor_out", 0 0, L_0x61a407a0a900;  1 drivers
v0x61a407994020_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4079940e0_0 .net "or_out", 0 0, L_0x61a407a0a780;  1 drivers
v0x61a4079941a0_0 .net "pass_a", 0 0, L_0x61a407a0afc0;  1 drivers
v0x61a407994260_0 .net "pass_b", 0 0, L_0x61a407a0b030;  1 drivers
v0x61a407994320_0 .var "result", 0 0;
v0x61a4079943e0_0 .net "sum", 0 0, L_0x61a407a0a270;  1 drivers
v0x61a4079944a0_0 .net "xnor_out", 0 0, L_0x61a407a0abd0;  1 drivers
v0x61a407994560_0 .net "xor_out", 0 0, L_0x61a407a0a9a0;  1 drivers
L_0x7f24b3272810 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407994620_0 .net "zero_out", 0 0, L_0x7f24b3272810;  1 drivers
E_0x61a407992bb0/0 .event edge, v0x61a407859a40_0, v0x61a4079943e0_0, v0x61a407993c60_0, v0x61a4079940e0_0;
E_0x61a407992bb0/1 .event edge, v0x61a407993f60_0, v0x61a407994560_0, v0x61a4079944a0_0, v0x61a407993ea0_0;
E_0x61a407992bb0/2 .event edge, v0x61a4079941a0_0, v0x61a407994260_0, v0x61a407994620_0;
E_0x61a407992bb0 .event/or E_0x61a407992bb0/0, E_0x61a407992bb0/1, E_0x61a407992bb0/2;
L_0x61a407a08210 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272738;
L_0x61a407a08330 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272780;
L_0x61a407a09ec0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32727c8;
L_0x61a407a0a020 .functor MUXZ 1, L_0x61a407a09a20, L_0x61a407a09fb0, L_0x61a407a08560, C4<>;
S_0x61a4079949f0 .scope generate, "mid_slice[51]" "mid_slice[51]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407994ba0 .param/l "i" 0 3 24, +C4<0110011>;
S_0x61a407994c60 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4079949f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a09dd0 .functor OR 1, L_0x61a407a09b90, L_0x61a407a09cb0, C4<0>, C4<0>;
L_0x61a407a0b710 .functor OR 1, L_0x61a407a09dd0, L_0x61a407a0b670, C4<0>, C4<0>;
L_0x61a407a0b820 .functor NOT 1, L_0x61a407a0c9f0, C4<0>, C4<0>, C4<0>;
L_0x61a407a0ba20 .functor XOR 1, L_0x61a407a0c760, L_0x61a407a0b890, C4<0>, C4<0>;
L_0x61a407a0bae0 .functor XOR 1, L_0x61a407a0ba20, L_0x61a407a0b1b0, C4<0>, C4<0>;
L_0x61a407a0bba0 .functor AND 1, L_0x61a407a0c760, L_0x61a407a0b890, C4<1>, C4<1>;
L_0x61a407a0bc60 .functor XOR 1, L_0x61a407a0c760, L_0x61a407a0b890, C4<0>, C4<0>;
L_0x61a407a0bcd0 .functor AND 1, L_0x61a407a0b1b0, L_0x61a407a0bc60, C4<1>, C4<1>;
L_0x61a407a0bde0 .functor OR 1, L_0x61a407a0bba0, L_0x61a407a0bcd0, C4<0>, C4<0>;
L_0x61a407a0bef0 .functor AND 1, L_0x61a407a0c760, L_0x61a407a0c9f0, C4<1>, C4<1>;
L_0x61a407a0bfc0 .functor OR 1, L_0x61a407a0c760, L_0x61a407a0c9f0, C4<0>, C4<0>;
L_0x61a407a0c030 .functor OR 1, L_0x61a407a0c760, L_0x61a407a0c9f0, C4<0>, C4<0>;
L_0x61a407a0c110 .functor NOT 1, L_0x61a407a0c030, C4<0>, C4<0>, C4<0>;
L_0x61a407a0c1b0 .functor XOR 1, L_0x61a407a0c760, L_0x61a407a0c9f0, C4<0>, C4<0>;
L_0x61a407a0c0a0 .functor XOR 1, L_0x61a407a0c760, L_0x61a407a0c9f0, C4<0>, C4<0>;
L_0x61a407a0c410 .functor NOT 1, L_0x61a407a0c0a0, C4<0>, C4<0>, C4<0>;
L_0x61a407a0c540 .functor AND 1, L_0x61a407a0c760, L_0x61a407a0c9f0, C4<1>, C4<1>;
L_0x61a407a0c6c0 .functor NOT 1, L_0x61a407a0c540, C4<0>, C4<0>, C4<0>;
L_0x61a407a0c800 .functor BUFZ 1, L_0x61a407a0c760, C4<0>, C4<0>, C4<0>;
L_0x61a407a0c870 .functor BUFZ 1, L_0x61a407a0c9f0, C4<0>, C4<0>, C4<0>;
v0x61a407994fc0_0 .net "A", 0 0, L_0x61a407a0c760;  1 drivers
v0x61a4079950a0_0 .net "B", 0 0, L_0x61a407a0c9f0;  1 drivers
v0x61a407995160_0 .net "B_inverted", 0 0, L_0x61a407a0b890;  1 drivers
L_0x7f24b3272858 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407995200_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3272858;  1 drivers
L_0x7f24b32728e8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4079952e0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b32728e8;  1 drivers
v0x61a407995410_0 .net *"_ivl_12", 0 0, L_0x61a407a0b670;  1 drivers
v0x61a4079954d0_0 .net *"_ivl_15", 0 0, L_0x61a407a0b710;  1 drivers
v0x61a407995590_0 .net *"_ivl_16", 0 0, L_0x61a407a0b820;  1 drivers
v0x61a407995670_0 .net *"_ivl_2", 0 0, L_0x61a407a09b90;  1 drivers
v0x61a407995730_0 .net *"_ivl_20", 0 0, L_0x61a407a0ba20;  1 drivers
v0x61a407995810_0 .net *"_ivl_24", 0 0, L_0x61a407a0bba0;  1 drivers
v0x61a4079958f0_0 .net *"_ivl_26", 0 0, L_0x61a407a0bc60;  1 drivers
v0x61a4079959d0_0 .net *"_ivl_28", 0 0, L_0x61a407a0bcd0;  1 drivers
v0x61a407995ab0_0 .net *"_ivl_36", 0 0, L_0x61a407a0c030;  1 drivers
L_0x7f24b32728a0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407995b90_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b32728a0;  1 drivers
v0x61a407995c70_0 .net *"_ivl_42", 0 0, L_0x61a407a0c0a0;  1 drivers
v0x61a407995d50_0 .net *"_ivl_46", 0 0, L_0x61a407a0c540;  1 drivers
v0x61a407995e30_0 .net *"_ivl_6", 0 0, L_0x61a407a09cb0;  1 drivers
v0x61a407995ef0_0 .net *"_ivl_9", 0 0, L_0x61a407a09dd0;  1 drivers
v0x61a407995fb0_0 .net "and_out", 0 0, L_0x61a407a0bef0;  1 drivers
v0x61a407996070_0 .net "cin", 0 0, L_0x61a407a0b1b0;  1 drivers
v0x61a407996130_0 .net "cout", 0 0, L_0x61a407a0bde0;  1 drivers
v0x61a4079961f0_0 .net "nand_out", 0 0, L_0x61a407a0c6c0;  1 drivers
v0x61a4079962b0_0 .net "nor_out", 0 0, L_0x61a407a0c110;  1 drivers
v0x61a407996370_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a407996430_0 .net "or_out", 0 0, L_0x61a407a0bfc0;  1 drivers
v0x61a4079964f0_0 .net "pass_a", 0 0, L_0x61a407a0c800;  1 drivers
v0x61a4079965b0_0 .net "pass_b", 0 0, L_0x61a407a0c870;  1 drivers
v0x61a407996670_0 .var "result", 0 0;
v0x61a407996730_0 .net "sum", 0 0, L_0x61a407a0bae0;  1 drivers
v0x61a4079967f0_0 .net "xnor_out", 0 0, L_0x61a407a0c410;  1 drivers
v0x61a4079968b0_0 .net "xor_out", 0 0, L_0x61a407a0c1b0;  1 drivers
L_0x7f24b3272930 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407996970_0 .net "zero_out", 0 0, L_0x7f24b3272930;  1 drivers
E_0x61a407994f00/0 .event edge, v0x61a407859a40_0, v0x61a407996730_0, v0x61a407995fb0_0, v0x61a407996430_0;
E_0x61a407994f00/1 .event edge, v0x61a4079962b0_0, v0x61a4079968b0_0, v0x61a4079967f0_0, v0x61a4079961f0_0;
E_0x61a407994f00/2 .event edge, v0x61a4079964f0_0, v0x61a4079965b0_0, v0x61a407996970_0;
E_0x61a407994f00 .event/or E_0x61a407994f00/0, E_0x61a407994f00/1, E_0x61a407994f00/2;
L_0x61a407a09b90 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272858;
L_0x61a407a09cb0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32728a0;
L_0x61a407a0b670 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32728e8;
L_0x61a407a0b890 .functor MUXZ 1, L_0x61a407a0c9f0, L_0x61a407a0b820, L_0x61a407a0b710, C4<>;
S_0x61a407996d40 .scope generate, "mid_slice[52]" "mid_slice[52]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407996ef0 .param/l "i" 0 3 24, +C4<0110100>;
S_0x61a407996fb0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a407996d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a0b4c0 .functor OR 1, L_0x61a407a0b280, L_0x61a407a0b3a0, C4<0>, C4<0>;
L_0x61a407a0c250 .functor OR 1, L_0x61a407a0b4c0, L_0x61a407a0b5d0, C4<0>, C4<0>;
L_0x61a407a0d000 .functor NOT 1, L_0x61a407a0ca90, C4<0>, C4<0>, C4<0>;
L_0x61a407a0d200 .functor XOR 1, L_0x61a407a0df70, L_0x61a407a0d070, C4<0>, C4<0>;
L_0x61a407a0d2c0 .functor XOR 1, L_0x61a407a0d200, L_0x61a407a0cb30, C4<0>, C4<0>;
L_0x61a407a0d380 .functor AND 1, L_0x61a407a0df70, L_0x61a407a0d070, C4<1>, C4<1>;
L_0x61a407a0d470 .functor XOR 1, L_0x61a407a0df70, L_0x61a407a0d070, C4<0>, C4<0>;
L_0x61a407a0d4e0 .functor AND 1, L_0x61a407a0cb30, L_0x61a407a0d470, C4<1>, C4<1>;
L_0x61a407a0d620 .functor OR 1, L_0x61a407a0d380, L_0x61a407a0d4e0, C4<0>, C4<0>;
L_0x61a407a0d730 .functor AND 1, L_0x61a407a0df70, L_0x61a407a0ca90, C4<1>, C4<1>;
L_0x61a407a0d800 .functor OR 1, L_0x61a407a0df70, L_0x61a407a0ca90, C4<0>, C4<0>;
L_0x61a407a0d870 .functor OR 1, L_0x61a407a0df70, L_0x61a407a0ca90, C4<0>, C4<0>;
L_0x61a407a0d950 .functor NOT 1, L_0x61a407a0d870, C4<0>, C4<0>, C4<0>;
L_0x61a407a0d9f0 .functor XOR 1, L_0x61a407a0df70, L_0x61a407a0ca90, C4<0>, C4<0>;
L_0x61a407a0d8e0 .functor XOR 1, L_0x61a407a0df70, L_0x61a407a0ca90, C4<0>, C4<0>;
L_0x61a407a0dc20 .functor NOT 1, L_0x61a407a0d8e0, C4<0>, C4<0>, C4<0>;
L_0x61a407a0dd50 .functor AND 1, L_0x61a407a0df70, L_0x61a407a0ca90, C4<1>, C4<1>;
L_0x61a407a0ded0 .functor NOT 1, L_0x61a407a0dd50, C4<0>, C4<0>, C4<0>;
L_0x61a407a0e010 .functor BUFZ 1, L_0x61a407a0df70, C4<0>, C4<0>, C4<0>;
L_0x61a407a0e080 .functor BUFZ 1, L_0x61a407a0ca90, C4<0>, C4<0>, C4<0>;
v0x61a407997310_0 .net "A", 0 0, L_0x61a407a0df70;  1 drivers
v0x61a4079973f0_0 .net "B", 0 0, L_0x61a407a0ca90;  1 drivers
v0x61a4079974b0_0 .net "B_inverted", 0 0, L_0x61a407a0d070;  1 drivers
L_0x7f24b3272978 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a407997550_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3272978;  1 drivers
L_0x7f24b3272a08 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407997630_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3272a08;  1 drivers
v0x61a407997760_0 .net *"_ivl_12", 0 0, L_0x61a407a0b5d0;  1 drivers
v0x61a407997820_0 .net *"_ivl_15", 0 0, L_0x61a407a0c250;  1 drivers
v0x61a4079978e0_0 .net *"_ivl_16", 0 0, L_0x61a407a0d000;  1 drivers
v0x61a4079979c0_0 .net *"_ivl_2", 0 0, L_0x61a407a0b280;  1 drivers
v0x61a407997a80_0 .net *"_ivl_20", 0 0, L_0x61a407a0d200;  1 drivers
v0x61a407997b60_0 .net *"_ivl_24", 0 0, L_0x61a407a0d380;  1 drivers
v0x61a407997c40_0 .net *"_ivl_26", 0 0, L_0x61a407a0d470;  1 drivers
v0x61a407997d20_0 .net *"_ivl_28", 0 0, L_0x61a407a0d4e0;  1 drivers
v0x61a407997e00_0 .net *"_ivl_36", 0 0, L_0x61a407a0d870;  1 drivers
L_0x7f24b32729c0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a407997ee0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b32729c0;  1 drivers
v0x61a407997fc0_0 .net *"_ivl_42", 0 0, L_0x61a407a0d8e0;  1 drivers
v0x61a4079980a0_0 .net *"_ivl_46", 0 0, L_0x61a407a0dd50;  1 drivers
v0x61a407998180_0 .net *"_ivl_6", 0 0, L_0x61a407a0b3a0;  1 drivers
v0x61a407998240_0 .net *"_ivl_9", 0 0, L_0x61a407a0b4c0;  1 drivers
v0x61a407998300_0 .net "and_out", 0 0, L_0x61a407a0d730;  1 drivers
v0x61a4079983c0_0 .net "cin", 0 0, L_0x61a407a0cb30;  1 drivers
v0x61a407998480_0 .net "cout", 0 0, L_0x61a407a0d620;  1 drivers
v0x61a407998540_0 .net "nand_out", 0 0, L_0x61a407a0ded0;  1 drivers
v0x61a407998600_0 .net "nor_out", 0 0, L_0x61a407a0d950;  1 drivers
v0x61a4079986c0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a407998780_0 .net "or_out", 0 0, L_0x61a407a0d800;  1 drivers
v0x61a407998840_0 .net "pass_a", 0 0, L_0x61a407a0e010;  1 drivers
v0x61a407998900_0 .net "pass_b", 0 0, L_0x61a407a0e080;  1 drivers
v0x61a4079989c0_0 .var "result", 0 0;
v0x61a407998a80_0 .net "sum", 0 0, L_0x61a407a0d2c0;  1 drivers
v0x61a407998b40_0 .net "xnor_out", 0 0, L_0x61a407a0dc20;  1 drivers
v0x61a407998c00_0 .net "xor_out", 0 0, L_0x61a407a0d9f0;  1 drivers
L_0x7f24b3272a50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a407998cc0_0 .net "zero_out", 0 0, L_0x7f24b3272a50;  1 drivers
E_0x61a407997250/0 .event edge, v0x61a407859a40_0, v0x61a407998a80_0, v0x61a407998300_0, v0x61a407998780_0;
E_0x61a407997250/1 .event edge, v0x61a407998600_0, v0x61a407998c00_0, v0x61a407998b40_0, v0x61a407998540_0;
E_0x61a407997250/2 .event edge, v0x61a407998840_0, v0x61a407998900_0, v0x61a407998cc0_0;
E_0x61a407997250 .event/or E_0x61a407997250/0, E_0x61a407997250/1, E_0x61a407997250/2;
L_0x61a407a0b280 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272978;
L_0x61a407a0b3a0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32729c0;
L_0x61a407a0b5d0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272a08;
L_0x61a407a0d070 .functor MUXZ 1, L_0x61a407a0ca90, L_0x61a407a0d000, L_0x61a407a0c250, C4<>;
S_0x61a407999090 .scope generate, "mid_slice[53]" "mid_slice[53]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a407999240 .param/l "i" 0 3 24, +C4<0110101>;
S_0x61a407999300 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a407999090;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a0ce40 .functor OR 1, L_0x61a407a0cc00, L_0x61a407a0cd20, C4<0>, C4<0>;
L_0x61a407a0da60 .functor OR 1, L_0x61a407a0ce40, L_0x61a407a0e6f0, C4<0>, C4<0>;
L_0x61a407a0e830 .functor NOT 1, L_0x61a407a0fa00, C4<0>, C4<0>, C4<0>;
L_0x61a407a0ea30 .functor XOR 1, L_0x61a407a0f770, L_0x61a407a0e8a0, C4<0>, C4<0>;
L_0x61a407a0eb20 .functor XOR 1, L_0x61a407a0ea30, L_0x61a407a0e200, C4<0>, C4<0>;
L_0x61a407a0ebe0 .functor AND 1, L_0x61a407a0f770, L_0x61a407a0e8a0, C4<1>, C4<1>;
L_0x61a407a0ecd0 .functor XOR 1, L_0x61a407a0f770, L_0x61a407a0e8a0, C4<0>, C4<0>;
L_0x61a407a0ed40 .functor AND 1, L_0x61a407a0e200, L_0x61a407a0ecd0, C4<1>, C4<1>;
L_0x61a407a0ee50 .functor OR 1, L_0x61a407a0ebe0, L_0x61a407a0ed40, C4<0>, C4<0>;
L_0x61a407a0ef60 .functor AND 1, L_0x61a407a0f770, L_0x61a407a0fa00, C4<1>, C4<1>;
L_0x61a407a0f030 .functor OR 1, L_0x61a407a0f770, L_0x61a407a0fa00, C4<0>, C4<0>;
L_0x61a407a0f0a0 .functor OR 1, L_0x61a407a0f770, L_0x61a407a0fa00, C4<0>, C4<0>;
L_0x61a407a0f180 .functor NOT 1, L_0x61a407a0f0a0, C4<0>, C4<0>, C4<0>;
L_0x61a407a0f1f0 .functor XOR 1, L_0x61a407a0f770, L_0x61a407a0fa00, C4<0>, C4<0>;
L_0x61a407a0f110 .functor XOR 1, L_0x61a407a0f770, L_0x61a407a0fa00, C4<0>, C4<0>;
L_0x61a407a0f420 .functor NOT 1, L_0x61a407a0f110, C4<0>, C4<0>, C4<0>;
L_0x61a407a0f550 .functor AND 1, L_0x61a407a0f770, L_0x61a407a0fa00, C4<1>, C4<1>;
L_0x61a407a0f6d0 .functor NOT 1, L_0x61a407a0f550, C4<0>, C4<0>, C4<0>;
L_0x61a407a0f810 .functor BUFZ 1, L_0x61a407a0f770, C4<0>, C4<0>, C4<0>;
L_0x61a407a0f880 .functor BUFZ 1, L_0x61a407a0fa00, C4<0>, C4<0>, C4<0>;
v0x61a407999660_0 .net "A", 0 0, L_0x61a407a0f770;  1 drivers
v0x61a407999740_0 .net "B", 0 0, L_0x61a407a0fa00;  1 drivers
v0x61a407999800_0 .net "B_inverted", 0 0, L_0x61a407a0e8a0;  1 drivers
L_0x7f24b3272a98 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4079998a0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3272a98;  1 drivers
L_0x7f24b3272b28 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a407999980_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3272b28;  1 drivers
v0x61a407999ab0_0 .net *"_ivl_12", 0 0, L_0x61a407a0e6f0;  1 drivers
v0x61a407999b70_0 .net *"_ivl_15", 0 0, L_0x61a407a0da60;  1 drivers
v0x61a407999c30_0 .net *"_ivl_16", 0 0, L_0x61a407a0e830;  1 drivers
v0x61a407999d10_0 .net *"_ivl_2", 0 0, L_0x61a407a0cc00;  1 drivers
v0x61a407999dd0_0 .net *"_ivl_20", 0 0, L_0x61a407a0ea30;  1 drivers
v0x61a407999eb0_0 .net *"_ivl_24", 0 0, L_0x61a407a0ebe0;  1 drivers
v0x61a407999f90_0 .net *"_ivl_26", 0 0, L_0x61a407a0ecd0;  1 drivers
v0x61a40799a070_0 .net *"_ivl_28", 0 0, L_0x61a407a0ed40;  1 drivers
v0x61a40799a150_0 .net *"_ivl_36", 0 0, L_0x61a407a0f0a0;  1 drivers
L_0x7f24b3272ae0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a40799a230_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3272ae0;  1 drivers
v0x61a40799a310_0 .net *"_ivl_42", 0 0, L_0x61a407a0f110;  1 drivers
v0x61a40799a3f0_0 .net *"_ivl_46", 0 0, L_0x61a407a0f550;  1 drivers
v0x61a40799a4d0_0 .net *"_ivl_6", 0 0, L_0x61a407a0cd20;  1 drivers
v0x61a40799a590_0 .net *"_ivl_9", 0 0, L_0x61a407a0ce40;  1 drivers
v0x61a40799a650_0 .net "and_out", 0 0, L_0x61a407a0ef60;  1 drivers
v0x61a40799a710_0 .net "cin", 0 0, L_0x61a407a0e200;  1 drivers
v0x61a40799a7d0_0 .net "cout", 0 0, L_0x61a407a0ee50;  1 drivers
v0x61a40799a890_0 .net "nand_out", 0 0, L_0x61a407a0f6d0;  1 drivers
v0x61a40799a950_0 .net "nor_out", 0 0, L_0x61a407a0f180;  1 drivers
v0x61a40799aa10_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40799aad0_0 .net "or_out", 0 0, L_0x61a407a0f030;  1 drivers
v0x61a40799ab90_0 .net "pass_a", 0 0, L_0x61a407a0f810;  1 drivers
v0x61a40799ac50_0 .net "pass_b", 0 0, L_0x61a407a0f880;  1 drivers
v0x61a40799ad10_0 .var "result", 0 0;
v0x61a40799add0_0 .net "sum", 0 0, L_0x61a407a0eb20;  1 drivers
v0x61a40799ae90_0 .net "xnor_out", 0 0, L_0x61a407a0f420;  1 drivers
v0x61a40799af50_0 .net "xor_out", 0 0, L_0x61a407a0f1f0;  1 drivers
L_0x7f24b3272b70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a40799b010_0 .net "zero_out", 0 0, L_0x7f24b3272b70;  1 drivers
E_0x61a4079995a0/0 .event edge, v0x61a407859a40_0, v0x61a40799add0_0, v0x61a40799a650_0, v0x61a40799aad0_0;
E_0x61a4079995a0/1 .event edge, v0x61a40799a950_0, v0x61a40799af50_0, v0x61a40799ae90_0, v0x61a40799a890_0;
E_0x61a4079995a0/2 .event edge, v0x61a40799ab90_0, v0x61a40799ac50_0, v0x61a40799b010_0;
E_0x61a4079995a0 .event/or E_0x61a4079995a0/0, E_0x61a4079995a0/1, E_0x61a4079995a0/2;
L_0x61a407a0cc00 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272a98;
L_0x61a407a0cd20 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272ae0;
L_0x61a407a0e6f0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272b28;
L_0x61a407a0e8a0 .functor MUXZ 1, L_0x61a407a0fa00, L_0x61a407a0e830, L_0x61a407a0da60, C4<>;
S_0x61a40799b3e0 .scope generate, "mid_slice[54]" "mid_slice[54]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a40799b590 .param/l "i" 0 3 24, +C4<0110110>;
S_0x61a40799b650 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a40799b3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a0e510 .functor OR 1, L_0x61a407a0e2d0, L_0x61a407a0e3f0, C4<0>, C4<0>;
L_0x61a407a0f260 .functor OR 1, L_0x61a407a0e510, L_0x61a407a0e620, C4<0>, C4<0>;
L_0x61a407a10040 .functor NOT 1, L_0x61a407a0faa0, C4<0>, C4<0>, C4<0>;
L_0x61a407a10270 .functor XOR 1, L_0x61a407a10ff0, L_0x61a407a100b0, C4<0>, C4<0>;
L_0x61a407a10360 .functor XOR 1, L_0x61a407a10270, L_0x61a407a0fb40, C4<0>, C4<0>;
L_0x61a407a10420 .functor AND 1, L_0x61a407a10ff0, L_0x61a407a100b0, C4<1>, C4<1>;
L_0x61a407a10520 .functor XOR 1, L_0x61a407a10ff0, L_0x61a407a100b0, C4<0>, C4<0>;
L_0x61a407a10590 .functor AND 1, L_0x61a407a0fb40, L_0x61a407a10520, C4<1>, C4<1>;
L_0x61a407a106a0 .functor OR 1, L_0x61a407a10420, L_0x61a407a10590, C4<0>, C4<0>;
L_0x61a407a107b0 .functor AND 1, L_0x61a407a10ff0, L_0x61a407a0faa0, C4<1>, C4<1>;
L_0x61a407a10880 .functor OR 1, L_0x61a407a10ff0, L_0x61a407a0faa0, C4<0>, C4<0>;
L_0x61a407a108f0 .functor OR 1, L_0x61a407a10ff0, L_0x61a407a0faa0, C4<0>, C4<0>;
L_0x61a407a109d0 .functor NOT 1, L_0x61a407a108f0, C4<0>, C4<0>, C4<0>;
L_0x61a407a10a70 .functor XOR 1, L_0x61a407a10ff0, L_0x61a407a0faa0, C4<0>, C4<0>;
L_0x61a407a10960 .functor XOR 1, L_0x61a407a10ff0, L_0x61a407a0faa0, C4<0>, C4<0>;
L_0x61a407a10ca0 .functor NOT 1, L_0x61a407a10960, C4<0>, C4<0>, C4<0>;
L_0x61a407a10dd0 .functor AND 1, L_0x61a407a10ff0, L_0x61a407a0faa0, C4<1>, C4<1>;
L_0x61a407a10f50 .functor NOT 1, L_0x61a407a10dd0, C4<0>, C4<0>, C4<0>;
L_0x61a407a11090 .functor BUFZ 1, L_0x61a407a10ff0, C4<0>, C4<0>, C4<0>;
L_0x61a407a11100 .functor BUFZ 1, L_0x61a407a0faa0, C4<0>, C4<0>, C4<0>;
v0x61a40799b9b0_0 .net "A", 0 0, L_0x61a407a10ff0;  1 drivers
v0x61a40799ba90_0 .net "B", 0 0, L_0x61a407a0faa0;  1 drivers
v0x61a40799bb50_0 .net "B_inverted", 0 0, L_0x61a407a100b0;  1 drivers
L_0x7f24b3272bb8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a40799bbf0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3272bb8;  1 drivers
L_0x7f24b3272c48 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40799bcd0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3272c48;  1 drivers
v0x61a40799be00_0 .net *"_ivl_12", 0 0, L_0x61a407a0e620;  1 drivers
v0x61a40799bec0_0 .net *"_ivl_15", 0 0, L_0x61a407a0f260;  1 drivers
v0x61a40799bf80_0 .net *"_ivl_16", 0 0, L_0x61a407a10040;  1 drivers
v0x61a40799c060_0 .net *"_ivl_2", 0 0, L_0x61a407a0e2d0;  1 drivers
v0x61a40799c120_0 .net *"_ivl_20", 0 0, L_0x61a407a10270;  1 drivers
v0x61a40799c200_0 .net *"_ivl_24", 0 0, L_0x61a407a10420;  1 drivers
v0x61a40799c2e0_0 .net *"_ivl_26", 0 0, L_0x61a407a10520;  1 drivers
v0x61a40799c3c0_0 .net *"_ivl_28", 0 0, L_0x61a407a10590;  1 drivers
v0x61a40799c4a0_0 .net *"_ivl_36", 0 0, L_0x61a407a108f0;  1 drivers
L_0x7f24b3272c00 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a40799c580_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3272c00;  1 drivers
v0x61a40799c660_0 .net *"_ivl_42", 0 0, L_0x61a407a10960;  1 drivers
v0x61a40799c740_0 .net *"_ivl_46", 0 0, L_0x61a407a10dd0;  1 drivers
v0x61a40799c820_0 .net *"_ivl_6", 0 0, L_0x61a407a0e3f0;  1 drivers
v0x61a40799c8e0_0 .net *"_ivl_9", 0 0, L_0x61a407a0e510;  1 drivers
v0x61a40799c9a0_0 .net "and_out", 0 0, L_0x61a407a107b0;  1 drivers
v0x61a40799ca60_0 .net "cin", 0 0, L_0x61a407a0fb40;  1 drivers
v0x61a40799cb20_0 .net "cout", 0 0, L_0x61a407a106a0;  1 drivers
v0x61a40799cbe0_0 .net "nand_out", 0 0, L_0x61a407a10f50;  1 drivers
v0x61a40799cca0_0 .net "nor_out", 0 0, L_0x61a407a109d0;  1 drivers
v0x61a40799cd60_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40799ce20_0 .net "or_out", 0 0, L_0x61a407a10880;  1 drivers
v0x61a40799cee0_0 .net "pass_a", 0 0, L_0x61a407a11090;  1 drivers
v0x61a40799cfa0_0 .net "pass_b", 0 0, L_0x61a407a11100;  1 drivers
v0x61a40799d060_0 .var "result", 0 0;
v0x61a40799d120_0 .net "sum", 0 0, L_0x61a407a10360;  1 drivers
v0x61a40799d1e0_0 .net "xnor_out", 0 0, L_0x61a407a10ca0;  1 drivers
v0x61a40799d2a0_0 .net "xor_out", 0 0, L_0x61a407a10a70;  1 drivers
L_0x7f24b3272c90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a40799d360_0 .net "zero_out", 0 0, L_0x7f24b3272c90;  1 drivers
E_0x61a40799b8f0/0 .event edge, v0x61a407859a40_0, v0x61a40799d120_0, v0x61a40799c9a0_0, v0x61a40799ce20_0;
E_0x61a40799b8f0/1 .event edge, v0x61a40799cca0_0, v0x61a40799d2a0_0, v0x61a40799d1e0_0, v0x61a40799cbe0_0;
E_0x61a40799b8f0/2 .event edge, v0x61a40799cee0_0, v0x61a40799cfa0_0, v0x61a40799d360_0;
E_0x61a40799b8f0 .event/or E_0x61a40799b8f0/0, E_0x61a40799b8f0/1, E_0x61a40799b8f0/2;
L_0x61a407a0e2d0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272bb8;
L_0x61a407a0e3f0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272c00;
L_0x61a407a0e620 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272c48;
L_0x61a407a100b0 .functor MUXZ 1, L_0x61a407a0faa0, L_0x61a407a10040, L_0x61a407a0f260, C4<>;
S_0x61a40799d730 .scope generate, "mid_slice[55]" "mid_slice[55]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a40799d8e0 .param/l "i" 0 3 24, +C4<0110111>;
S_0x61a40799d9a0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a40799d730;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a0fe50 .functor OR 1, L_0x61a407a0fc10, L_0x61a407a0fd30, C4<0>, C4<0>;
L_0x61a407a10ae0 .functor OR 1, L_0x61a407a0fe50, L_0x61a407a117a0, C4<0>, C4<0>;
L_0x61a407a118e0 .functor NOT 1, L_0x61a407a12ae0, C4<0>, C4<0>, C4<0>;
L_0x61a407a11ae0 .functor XOR 1, L_0x61a407a12850, L_0x61a407a11950, C4<0>, C4<0>;
L_0x61a407a11bd0 .functor XOR 1, L_0x61a407a11ae0, L_0x61a407a11280, C4<0>, C4<0>;
L_0x61a407a11c90 .functor AND 1, L_0x61a407a12850, L_0x61a407a11950, C4<1>, C4<1>;
L_0x61a407a11d80 .functor XOR 1, L_0x61a407a12850, L_0x61a407a11950, C4<0>, C4<0>;
L_0x61a407a11df0 .functor AND 1, L_0x61a407a11280, L_0x61a407a11d80, C4<1>, C4<1>;
L_0x61a407a11f00 .functor OR 1, L_0x61a407a11c90, L_0x61a407a11df0, C4<0>, C4<0>;
L_0x61a407a12010 .functor AND 1, L_0x61a407a12850, L_0x61a407a12ae0, C4<1>, C4<1>;
L_0x61a407a120e0 .functor OR 1, L_0x61a407a12850, L_0x61a407a12ae0, C4<0>, C4<0>;
L_0x61a407a12150 .functor OR 1, L_0x61a407a12850, L_0x61a407a12ae0, C4<0>, C4<0>;
L_0x61a407a12230 .functor NOT 1, L_0x61a407a12150, C4<0>, C4<0>, C4<0>;
L_0x61a407a122d0 .functor XOR 1, L_0x61a407a12850, L_0x61a407a12ae0, C4<0>, C4<0>;
L_0x61a407a121c0 .functor XOR 1, L_0x61a407a12850, L_0x61a407a12ae0, C4<0>, C4<0>;
L_0x61a407a12500 .functor NOT 1, L_0x61a407a121c0, C4<0>, C4<0>, C4<0>;
L_0x61a407a12630 .functor AND 1, L_0x61a407a12850, L_0x61a407a12ae0, C4<1>, C4<1>;
L_0x61a407a127b0 .functor NOT 1, L_0x61a407a12630, C4<0>, C4<0>, C4<0>;
L_0x61a407a128f0 .functor BUFZ 1, L_0x61a407a12850, C4<0>, C4<0>, C4<0>;
L_0x61a407a12960 .functor BUFZ 1, L_0x61a407a12ae0, C4<0>, C4<0>, C4<0>;
v0x61a40799dd00_0 .net "A", 0 0, L_0x61a407a12850;  1 drivers
v0x61a40799dde0_0 .net "B", 0 0, L_0x61a407a12ae0;  1 drivers
v0x61a40799dea0_0 .net "B_inverted", 0 0, L_0x61a407a11950;  1 drivers
L_0x7f24b3272cd8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a40799df40_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3272cd8;  1 drivers
L_0x7f24b3272d68 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a40799e020_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3272d68;  1 drivers
v0x61a40799e150_0 .net *"_ivl_12", 0 0, L_0x61a407a117a0;  1 drivers
v0x61a40799e210_0 .net *"_ivl_15", 0 0, L_0x61a407a10ae0;  1 drivers
v0x61a40799e2d0_0 .net *"_ivl_16", 0 0, L_0x61a407a118e0;  1 drivers
v0x61a40799e3b0_0 .net *"_ivl_2", 0 0, L_0x61a407a0fc10;  1 drivers
v0x61a40799e470_0 .net *"_ivl_20", 0 0, L_0x61a407a11ae0;  1 drivers
v0x61a40799e550_0 .net *"_ivl_24", 0 0, L_0x61a407a11c90;  1 drivers
v0x61a40799e630_0 .net *"_ivl_26", 0 0, L_0x61a407a11d80;  1 drivers
v0x61a40799e710_0 .net *"_ivl_28", 0 0, L_0x61a407a11df0;  1 drivers
v0x61a40799e7f0_0 .net *"_ivl_36", 0 0, L_0x61a407a12150;  1 drivers
L_0x7f24b3272d20 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a40799e8d0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3272d20;  1 drivers
v0x61a40799e9b0_0 .net *"_ivl_42", 0 0, L_0x61a407a121c0;  1 drivers
v0x61a40799ea90_0 .net *"_ivl_46", 0 0, L_0x61a407a12630;  1 drivers
v0x61a40799eb70_0 .net *"_ivl_6", 0 0, L_0x61a407a0fd30;  1 drivers
v0x61a40799ec30_0 .net *"_ivl_9", 0 0, L_0x61a407a0fe50;  1 drivers
v0x61a40799ecf0_0 .net "and_out", 0 0, L_0x61a407a12010;  1 drivers
v0x61a40799edb0_0 .net "cin", 0 0, L_0x61a407a11280;  1 drivers
v0x61a40799ee70_0 .net "cout", 0 0, L_0x61a407a11f00;  1 drivers
v0x61a40799ef30_0 .net "nand_out", 0 0, L_0x61a407a127b0;  1 drivers
v0x61a40799eff0_0 .net "nor_out", 0 0, L_0x61a407a12230;  1 drivers
v0x61a40799f0b0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a40799f170_0 .net "or_out", 0 0, L_0x61a407a120e0;  1 drivers
v0x61a40799f230_0 .net "pass_a", 0 0, L_0x61a407a128f0;  1 drivers
v0x61a40799f2f0_0 .net "pass_b", 0 0, L_0x61a407a12960;  1 drivers
v0x61a40799f3b0_0 .var "result", 0 0;
v0x61a40799f470_0 .net "sum", 0 0, L_0x61a407a11bd0;  1 drivers
v0x61a40799f530_0 .net "xnor_out", 0 0, L_0x61a407a12500;  1 drivers
v0x61a40799f5f0_0 .net "xor_out", 0 0, L_0x61a407a122d0;  1 drivers
L_0x7f24b3272db0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a40799f6b0_0 .net "zero_out", 0 0, L_0x7f24b3272db0;  1 drivers
E_0x61a40799dc40/0 .event edge, v0x61a407859a40_0, v0x61a40799f470_0, v0x61a40799ecf0_0, v0x61a40799f170_0;
E_0x61a40799dc40/1 .event edge, v0x61a40799eff0_0, v0x61a40799f5f0_0, v0x61a40799f530_0, v0x61a40799ef30_0;
E_0x61a40799dc40/2 .event edge, v0x61a40799f230_0, v0x61a40799f2f0_0, v0x61a40799f6b0_0;
E_0x61a40799dc40 .event/or E_0x61a40799dc40/0, E_0x61a40799dc40/1, E_0x61a40799dc40/2;
L_0x61a407a0fc10 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272cd8;
L_0x61a407a0fd30 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272d20;
L_0x61a407a117a0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272d68;
L_0x61a407a11950 .functor MUXZ 1, L_0x61a407a12ae0, L_0x61a407a118e0, L_0x61a407a10ae0, C4<>;
S_0x61a40799fa80 .scope generate, "mid_slice[56]" "mid_slice[56]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a40799fc30 .param/l "i" 0 3 24, +C4<0111000>;
S_0x61a40799fcf0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a40799fa80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a11590 .functor OR 1, L_0x61a407a11350, L_0x61a407a11470, C4<0>, C4<0>;
L_0x61a407a12340 .functor OR 1, L_0x61a407a11590, L_0x61a407a116a0, C4<0>, C4<0>;
L_0x61a407a13100 .functor NOT 1, L_0x61a407a12b80, C4<0>, C4<0>, C4<0>;
L_0x61a407a13330 .functor XOR 1, L_0x61a407a140b0, L_0x61a407a13170, C4<0>, C4<0>;
L_0x61a407a13420 .functor XOR 1, L_0x61a407a13330, L_0x61a407a12c20, C4<0>, C4<0>;
L_0x61a407a134e0 .functor AND 1, L_0x61a407a140b0, L_0x61a407a13170, C4<1>, C4<1>;
L_0x61a407a135e0 .functor XOR 1, L_0x61a407a140b0, L_0x61a407a13170, C4<0>, C4<0>;
L_0x61a407a13650 .functor AND 1, L_0x61a407a12c20, L_0x61a407a135e0, C4<1>, C4<1>;
L_0x61a407a13760 .functor OR 1, L_0x61a407a134e0, L_0x61a407a13650, C4<0>, C4<0>;
L_0x61a407a13870 .functor AND 1, L_0x61a407a140b0, L_0x61a407a12b80, C4<1>, C4<1>;
L_0x61a407a13940 .functor OR 1, L_0x61a407a140b0, L_0x61a407a12b80, C4<0>, C4<0>;
L_0x61a407a139b0 .functor OR 1, L_0x61a407a140b0, L_0x61a407a12b80, C4<0>, C4<0>;
L_0x61a407a13a90 .functor NOT 1, L_0x61a407a139b0, C4<0>, C4<0>, C4<0>;
L_0x61a407a13b30 .functor XOR 1, L_0x61a407a140b0, L_0x61a407a12b80, C4<0>, C4<0>;
L_0x61a407a13a20 .functor XOR 1, L_0x61a407a140b0, L_0x61a407a12b80, C4<0>, C4<0>;
L_0x61a407a13d60 .functor NOT 1, L_0x61a407a13a20, C4<0>, C4<0>, C4<0>;
L_0x61a407a13e90 .functor AND 1, L_0x61a407a140b0, L_0x61a407a12b80, C4<1>, C4<1>;
L_0x61a407a14010 .functor NOT 1, L_0x61a407a13e90, C4<0>, C4<0>, C4<0>;
L_0x61a407a14150 .functor BUFZ 1, L_0x61a407a140b0, C4<0>, C4<0>, C4<0>;
L_0x61a407a141c0 .functor BUFZ 1, L_0x61a407a12b80, C4<0>, C4<0>, C4<0>;
v0x61a4079a0050_0 .net "A", 0 0, L_0x61a407a140b0;  1 drivers
v0x61a4079a0130_0 .net "B", 0 0, L_0x61a407a12b80;  1 drivers
v0x61a4079a01f0_0 .net "B_inverted", 0 0, L_0x61a407a13170;  1 drivers
L_0x7f24b3272df8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4079a0290_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3272df8;  1 drivers
L_0x7f24b3272e88 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4079a0370_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3272e88;  1 drivers
v0x61a4079a04a0_0 .net *"_ivl_12", 0 0, L_0x61a407a116a0;  1 drivers
v0x61a4079a0560_0 .net *"_ivl_15", 0 0, L_0x61a407a12340;  1 drivers
v0x61a4079a0620_0 .net *"_ivl_16", 0 0, L_0x61a407a13100;  1 drivers
v0x61a4079a0700_0 .net *"_ivl_2", 0 0, L_0x61a407a11350;  1 drivers
v0x61a4079a07c0_0 .net *"_ivl_20", 0 0, L_0x61a407a13330;  1 drivers
v0x61a4079a08a0_0 .net *"_ivl_24", 0 0, L_0x61a407a134e0;  1 drivers
v0x61a4079a0980_0 .net *"_ivl_26", 0 0, L_0x61a407a135e0;  1 drivers
v0x61a4079a0a60_0 .net *"_ivl_28", 0 0, L_0x61a407a13650;  1 drivers
v0x61a4079a0b40_0 .net *"_ivl_36", 0 0, L_0x61a407a139b0;  1 drivers
L_0x7f24b3272e40 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4079a0c20_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3272e40;  1 drivers
v0x61a4079a0d00_0 .net *"_ivl_42", 0 0, L_0x61a407a13a20;  1 drivers
v0x61a4079a0de0_0 .net *"_ivl_46", 0 0, L_0x61a407a13e90;  1 drivers
v0x61a4079a0ec0_0 .net *"_ivl_6", 0 0, L_0x61a407a11470;  1 drivers
v0x61a4079a0f80_0 .net *"_ivl_9", 0 0, L_0x61a407a11590;  1 drivers
v0x61a4079a1040_0 .net "and_out", 0 0, L_0x61a407a13870;  1 drivers
v0x61a4079a1100_0 .net "cin", 0 0, L_0x61a407a12c20;  1 drivers
v0x61a4079a11c0_0 .net "cout", 0 0, L_0x61a407a13760;  1 drivers
v0x61a4079a1280_0 .net "nand_out", 0 0, L_0x61a407a14010;  1 drivers
v0x61a4079a1340_0 .net "nor_out", 0 0, L_0x61a407a13a90;  1 drivers
v0x61a4079a1400_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4079a14c0_0 .net "or_out", 0 0, L_0x61a407a13940;  1 drivers
v0x61a4079a1580_0 .net "pass_a", 0 0, L_0x61a407a14150;  1 drivers
v0x61a4079a1640_0 .net "pass_b", 0 0, L_0x61a407a141c0;  1 drivers
v0x61a4079a1700_0 .var "result", 0 0;
v0x61a4079a17c0_0 .net "sum", 0 0, L_0x61a407a13420;  1 drivers
v0x61a4079a1880_0 .net "xnor_out", 0 0, L_0x61a407a13d60;  1 drivers
v0x61a4079a1940_0 .net "xor_out", 0 0, L_0x61a407a13b30;  1 drivers
L_0x7f24b3272ed0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4079a1a00_0 .net "zero_out", 0 0, L_0x7f24b3272ed0;  1 drivers
E_0x61a40799ff90/0 .event edge, v0x61a407859a40_0, v0x61a4079a17c0_0, v0x61a4079a1040_0, v0x61a4079a14c0_0;
E_0x61a40799ff90/1 .event edge, v0x61a4079a1340_0, v0x61a4079a1940_0, v0x61a4079a1880_0, v0x61a4079a1280_0;
E_0x61a40799ff90/2 .event edge, v0x61a4079a1580_0, v0x61a4079a1640_0, v0x61a4079a1a00_0;
E_0x61a40799ff90 .event/or E_0x61a40799ff90/0, E_0x61a40799ff90/1, E_0x61a40799ff90/2;
L_0x61a407a11350 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272df8;
L_0x61a407a11470 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272e40;
L_0x61a407a116a0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272e88;
L_0x61a407a13170 .functor MUXZ 1, L_0x61a407a12b80, L_0x61a407a13100, L_0x61a407a12340, C4<>;
S_0x61a4079a1dd0 .scope generate, "mid_slice[57]" "mid_slice[57]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4079a1f80 .param/l "i" 0 3 24, +C4<0111001>;
S_0x61a4079a2040 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4079a1dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a12f30 .functor OR 1, L_0x61a407a12cf0, L_0x61a407a12e10, C4<0>, C4<0>;
L_0x61a407a13040 .functor OR 1, L_0x61a407a12f30, L_0x61a407a14890, C4<0>, C4<0>;
L_0x61a407a14980 .functor NOT 1, L_0x61a407a15b80, C4<0>, C4<0>, C4<0>;
L_0x61a407a14b80 .functor XOR 1, L_0x61a407a158f0, L_0x61a407a149f0, C4<0>, C4<0>;
L_0x61a407a14c70 .functor XOR 1, L_0x61a407a14b80, L_0x61a407a14340, C4<0>, C4<0>;
L_0x61a407a14d30 .functor AND 1, L_0x61a407a158f0, L_0x61a407a149f0, C4<1>, C4<1>;
L_0x61a407a14e20 .functor XOR 1, L_0x61a407a158f0, L_0x61a407a149f0, C4<0>, C4<0>;
L_0x61a407a14e90 .functor AND 1, L_0x61a407a14340, L_0x61a407a14e20, C4<1>, C4<1>;
L_0x61a407a14fa0 .functor OR 1, L_0x61a407a14d30, L_0x61a407a14e90, C4<0>, C4<0>;
L_0x61a407a150b0 .functor AND 1, L_0x61a407a158f0, L_0x61a407a15b80, C4<1>, C4<1>;
L_0x61a407a15180 .functor OR 1, L_0x61a407a158f0, L_0x61a407a15b80, C4<0>, C4<0>;
L_0x61a407a151f0 .functor OR 1, L_0x61a407a158f0, L_0x61a407a15b80, C4<0>, C4<0>;
L_0x61a407a152d0 .functor NOT 1, L_0x61a407a151f0, C4<0>, C4<0>, C4<0>;
L_0x61a407a15370 .functor XOR 1, L_0x61a407a158f0, L_0x61a407a15b80, C4<0>, C4<0>;
L_0x61a407a15260 .functor XOR 1, L_0x61a407a158f0, L_0x61a407a15b80, C4<0>, C4<0>;
L_0x61a407a155a0 .functor NOT 1, L_0x61a407a15260, C4<0>, C4<0>, C4<0>;
L_0x61a407a156d0 .functor AND 1, L_0x61a407a158f0, L_0x61a407a15b80, C4<1>, C4<1>;
L_0x61a407a15850 .functor NOT 1, L_0x61a407a156d0, C4<0>, C4<0>, C4<0>;
L_0x61a407a15990 .functor BUFZ 1, L_0x61a407a158f0, C4<0>, C4<0>, C4<0>;
L_0x61a407a15a00 .functor BUFZ 1, L_0x61a407a15b80, C4<0>, C4<0>, C4<0>;
v0x61a4079a23a0_0 .net "A", 0 0, L_0x61a407a158f0;  1 drivers
v0x61a4079a2480_0 .net "B", 0 0, L_0x61a407a15b80;  1 drivers
v0x61a4079a2540_0 .net "B_inverted", 0 0, L_0x61a407a149f0;  1 drivers
L_0x7f24b3272f18 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4079a25e0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3272f18;  1 drivers
L_0x7f24b3272fa8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4079a26c0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3272fa8;  1 drivers
v0x61a4079a27f0_0 .net *"_ivl_12", 0 0, L_0x61a407a14890;  1 drivers
v0x61a4079a28b0_0 .net *"_ivl_15", 0 0, L_0x61a407a13040;  1 drivers
v0x61a4079a2970_0 .net *"_ivl_16", 0 0, L_0x61a407a14980;  1 drivers
v0x61a4079a2a50_0 .net *"_ivl_2", 0 0, L_0x61a407a12cf0;  1 drivers
v0x61a4079a2b10_0 .net *"_ivl_20", 0 0, L_0x61a407a14b80;  1 drivers
v0x61a4079a2bf0_0 .net *"_ivl_24", 0 0, L_0x61a407a14d30;  1 drivers
v0x61a4079a2cd0_0 .net *"_ivl_26", 0 0, L_0x61a407a14e20;  1 drivers
v0x61a4079a2db0_0 .net *"_ivl_28", 0 0, L_0x61a407a14e90;  1 drivers
v0x61a4079a2e90_0 .net *"_ivl_36", 0 0, L_0x61a407a151f0;  1 drivers
L_0x7f24b3272f60 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4079a2f70_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3272f60;  1 drivers
v0x61a4079a3050_0 .net *"_ivl_42", 0 0, L_0x61a407a15260;  1 drivers
v0x61a4079a3130_0 .net *"_ivl_46", 0 0, L_0x61a407a156d0;  1 drivers
v0x61a4079a3210_0 .net *"_ivl_6", 0 0, L_0x61a407a12e10;  1 drivers
v0x61a4079a32d0_0 .net *"_ivl_9", 0 0, L_0x61a407a12f30;  1 drivers
v0x61a4079a3390_0 .net "and_out", 0 0, L_0x61a407a150b0;  1 drivers
v0x61a4079a3450_0 .net "cin", 0 0, L_0x61a407a14340;  1 drivers
v0x61a4079a3510_0 .net "cout", 0 0, L_0x61a407a14fa0;  1 drivers
v0x61a4079a35d0_0 .net "nand_out", 0 0, L_0x61a407a15850;  1 drivers
v0x61a4079a3690_0 .net "nor_out", 0 0, L_0x61a407a152d0;  1 drivers
v0x61a4079a3750_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4079a3810_0 .net "or_out", 0 0, L_0x61a407a15180;  1 drivers
v0x61a4079a38d0_0 .net "pass_a", 0 0, L_0x61a407a15990;  1 drivers
v0x61a4079a3990_0 .net "pass_b", 0 0, L_0x61a407a15a00;  1 drivers
v0x61a4079a3a50_0 .var "result", 0 0;
v0x61a4079a3b10_0 .net "sum", 0 0, L_0x61a407a14c70;  1 drivers
v0x61a4079a3bd0_0 .net "xnor_out", 0 0, L_0x61a407a155a0;  1 drivers
v0x61a4079a3c90_0 .net "xor_out", 0 0, L_0x61a407a15370;  1 drivers
L_0x7f24b3272ff0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4079a3d50_0 .net "zero_out", 0 0, L_0x7f24b3272ff0;  1 drivers
E_0x61a4079a22e0/0 .event edge, v0x61a407859a40_0, v0x61a4079a3b10_0, v0x61a4079a3390_0, v0x61a4079a3810_0;
E_0x61a4079a22e0/1 .event edge, v0x61a4079a3690_0, v0x61a4079a3c90_0, v0x61a4079a3bd0_0, v0x61a4079a35d0_0;
E_0x61a4079a22e0/2 .event edge, v0x61a4079a38d0_0, v0x61a4079a3990_0, v0x61a4079a3d50_0;
E_0x61a4079a22e0 .event/or E_0x61a4079a22e0/0, E_0x61a4079a22e0/1, E_0x61a4079a22e0/2;
L_0x61a407a12cf0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272f18;
L_0x61a407a12e10 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272f60;
L_0x61a407a14890 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3272fa8;
L_0x61a407a149f0 .functor MUXZ 1, L_0x61a407a15b80, L_0x61a407a14980, L_0x61a407a13040, C4<>;
S_0x61a4079a4120 .scope generate, "mid_slice[58]" "mid_slice[58]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4079a42d0 .param/l "i" 0 3 24, +C4<0111010>;
S_0x61a4079a4390 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4079a4120;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a14650 .functor OR 1, L_0x61a407a14410, L_0x61a407a14530, C4<0>, C4<0>;
L_0x61a407a153e0 .functor OR 1, L_0x61a407a14650, L_0x61a407a14760, C4<0>, C4<0>;
L_0x61a407a161d0 .functor NOT 1, L_0x61a407a15c20, C4<0>, C4<0>, C4<0>;
L_0x61a407a163d0 .functor XOR 1, L_0x61a407a17140, L_0x61a407a16240, C4<0>, C4<0>;
L_0x61a407a164c0 .functor XOR 1, L_0x61a407a163d0, L_0x61a407a15cc0, C4<0>, C4<0>;
L_0x61a407a16580 .functor AND 1, L_0x61a407a17140, L_0x61a407a16240, C4<1>, C4<1>;
L_0x61a407a16670 .functor XOR 1, L_0x61a407a17140, L_0x61a407a16240, C4<0>, C4<0>;
L_0x61a407a166e0 .functor AND 1, L_0x61a407a15cc0, L_0x61a407a16670, C4<1>, C4<1>;
L_0x61a407a167f0 .functor OR 1, L_0x61a407a16580, L_0x61a407a166e0, C4<0>, C4<0>;
L_0x61a407a16900 .functor AND 1, L_0x61a407a17140, L_0x61a407a15c20, C4<1>, C4<1>;
L_0x61a407a169d0 .functor OR 1, L_0x61a407a17140, L_0x61a407a15c20, C4<0>, C4<0>;
L_0x61a407a16a40 .functor OR 1, L_0x61a407a17140, L_0x61a407a15c20, C4<0>, C4<0>;
L_0x61a407a16b20 .functor NOT 1, L_0x61a407a16a40, C4<0>, C4<0>, C4<0>;
L_0x61a407a16bc0 .functor XOR 1, L_0x61a407a17140, L_0x61a407a15c20, C4<0>, C4<0>;
L_0x61a407a16ab0 .functor XOR 1, L_0x61a407a17140, L_0x61a407a15c20, C4<0>, C4<0>;
L_0x61a407a16df0 .functor NOT 1, L_0x61a407a16ab0, C4<0>, C4<0>, C4<0>;
L_0x61a407a16f20 .functor AND 1, L_0x61a407a17140, L_0x61a407a15c20, C4<1>, C4<1>;
L_0x61a407a170a0 .functor NOT 1, L_0x61a407a16f20, C4<0>, C4<0>, C4<0>;
L_0x61a407a171e0 .functor BUFZ 1, L_0x61a407a17140, C4<0>, C4<0>, C4<0>;
L_0x61a407a17250 .functor BUFZ 1, L_0x61a407a15c20, C4<0>, C4<0>, C4<0>;
v0x61a4079a46f0_0 .net "A", 0 0, L_0x61a407a17140;  1 drivers
v0x61a4079a47d0_0 .net "B", 0 0, L_0x61a407a15c20;  1 drivers
v0x61a4079a4890_0 .net "B_inverted", 0 0, L_0x61a407a16240;  1 drivers
L_0x7f24b3273038 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4079a4930_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3273038;  1 drivers
L_0x7f24b32730c8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4079a4a10_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b32730c8;  1 drivers
v0x61a4079a4b40_0 .net *"_ivl_12", 0 0, L_0x61a407a14760;  1 drivers
v0x61a4079a4c00_0 .net *"_ivl_15", 0 0, L_0x61a407a153e0;  1 drivers
v0x61a4079a4cc0_0 .net *"_ivl_16", 0 0, L_0x61a407a161d0;  1 drivers
v0x61a4079a4da0_0 .net *"_ivl_2", 0 0, L_0x61a407a14410;  1 drivers
v0x61a4079a4e60_0 .net *"_ivl_20", 0 0, L_0x61a407a163d0;  1 drivers
v0x61a4079a4f40_0 .net *"_ivl_24", 0 0, L_0x61a407a16580;  1 drivers
v0x61a4079a5020_0 .net *"_ivl_26", 0 0, L_0x61a407a16670;  1 drivers
v0x61a4079a5100_0 .net *"_ivl_28", 0 0, L_0x61a407a166e0;  1 drivers
v0x61a4079a51e0_0 .net *"_ivl_36", 0 0, L_0x61a407a16a40;  1 drivers
L_0x7f24b3273080 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4079a52c0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3273080;  1 drivers
v0x61a4079a53a0_0 .net *"_ivl_42", 0 0, L_0x61a407a16ab0;  1 drivers
v0x61a4079a5480_0 .net *"_ivl_46", 0 0, L_0x61a407a16f20;  1 drivers
v0x61a4079a5560_0 .net *"_ivl_6", 0 0, L_0x61a407a14530;  1 drivers
v0x61a4079a5620_0 .net *"_ivl_9", 0 0, L_0x61a407a14650;  1 drivers
v0x61a4079a56e0_0 .net "and_out", 0 0, L_0x61a407a16900;  1 drivers
v0x61a4079a57a0_0 .net "cin", 0 0, L_0x61a407a15cc0;  1 drivers
v0x61a4079a5860_0 .net "cout", 0 0, L_0x61a407a167f0;  1 drivers
v0x61a4079a5920_0 .net "nand_out", 0 0, L_0x61a407a170a0;  1 drivers
v0x61a4079a59e0_0 .net "nor_out", 0 0, L_0x61a407a16b20;  1 drivers
v0x61a4079a5aa0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4079a5b60_0 .net "or_out", 0 0, L_0x61a407a169d0;  1 drivers
v0x61a4079a5c20_0 .net "pass_a", 0 0, L_0x61a407a171e0;  1 drivers
v0x61a4079a5ce0_0 .net "pass_b", 0 0, L_0x61a407a17250;  1 drivers
v0x61a4079a5da0_0 .var "result", 0 0;
v0x61a4079a5e60_0 .net "sum", 0 0, L_0x61a407a164c0;  1 drivers
v0x61a4079a5f20_0 .net "xnor_out", 0 0, L_0x61a407a16df0;  1 drivers
v0x61a4079a5fe0_0 .net "xor_out", 0 0, L_0x61a407a16bc0;  1 drivers
L_0x7f24b3273110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4079a60a0_0 .net "zero_out", 0 0, L_0x7f24b3273110;  1 drivers
E_0x61a4079a4630/0 .event edge, v0x61a407859a40_0, v0x61a4079a5e60_0, v0x61a4079a56e0_0, v0x61a4079a5b60_0;
E_0x61a4079a4630/1 .event edge, v0x61a4079a59e0_0, v0x61a4079a5fe0_0, v0x61a4079a5f20_0, v0x61a4079a5920_0;
E_0x61a4079a4630/2 .event edge, v0x61a4079a5c20_0, v0x61a4079a5ce0_0, v0x61a4079a60a0_0;
E_0x61a4079a4630 .event/or E_0x61a4079a4630/0, E_0x61a4079a4630/1, E_0x61a4079a4630/2;
L_0x61a407a14410 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273038;
L_0x61a407a14530 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273080;
L_0x61a407a14760 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32730c8;
L_0x61a407a16240 .functor MUXZ 1, L_0x61a407a15c20, L_0x61a407a161d0, L_0x61a407a153e0, C4<>;
S_0x61a4079a6470 .scope generate, "mid_slice[59]" "mid_slice[59]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4079a6620 .param/l "i" 0 3 24, +C4<0111011>;
S_0x61a4079a66e0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4079a6470;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a15fd0 .functor OR 1, L_0x61a407a15d90, L_0x61a407a15eb0, C4<0>, C4<0>;
L_0x61a407a16c30 .functor OR 1, L_0x61a407a15fd0, L_0x61a407a160e0, C4<0>, C4<0>;
L_0x61a407a179f0 .functor NOT 1, L_0x61a407a18c30, C4<0>, C4<0>, C4<0>;
L_0x61a407a17c20 .functor XOR 1, L_0x61a407a189a0, L_0x61a407a17a60, C4<0>, C4<0>;
L_0x61a407a17d10 .functor XOR 1, L_0x61a407a17c20, L_0x61a407a173d0, C4<0>, C4<0>;
L_0x61a407a17dd0 .functor AND 1, L_0x61a407a189a0, L_0x61a407a17a60, C4<1>, C4<1>;
L_0x61a407a17ed0 .functor XOR 1, L_0x61a407a189a0, L_0x61a407a17a60, C4<0>, C4<0>;
L_0x61a407a17f40 .functor AND 1, L_0x61a407a173d0, L_0x61a407a17ed0, C4<1>, C4<1>;
L_0x61a407a18050 .functor OR 1, L_0x61a407a17dd0, L_0x61a407a17f40, C4<0>, C4<0>;
L_0x61a407a18160 .functor AND 1, L_0x61a407a189a0, L_0x61a407a18c30, C4<1>, C4<1>;
L_0x61a407a18230 .functor OR 1, L_0x61a407a189a0, L_0x61a407a18c30, C4<0>, C4<0>;
L_0x61a407a182a0 .functor OR 1, L_0x61a407a189a0, L_0x61a407a18c30, C4<0>, C4<0>;
L_0x61a407a18380 .functor NOT 1, L_0x61a407a182a0, C4<0>, C4<0>, C4<0>;
L_0x61a407a18420 .functor XOR 1, L_0x61a407a189a0, L_0x61a407a18c30, C4<0>, C4<0>;
L_0x61a407a18310 .functor XOR 1, L_0x61a407a189a0, L_0x61a407a18c30, C4<0>, C4<0>;
L_0x61a407a18650 .functor NOT 1, L_0x61a407a18310, C4<0>, C4<0>, C4<0>;
L_0x61a407a18780 .functor AND 1, L_0x61a407a189a0, L_0x61a407a18c30, C4<1>, C4<1>;
L_0x61a407a18900 .functor NOT 1, L_0x61a407a18780, C4<0>, C4<0>, C4<0>;
L_0x61a407a18a40 .functor BUFZ 1, L_0x61a407a189a0, C4<0>, C4<0>, C4<0>;
L_0x61a407a18ab0 .functor BUFZ 1, L_0x61a407a18c30, C4<0>, C4<0>, C4<0>;
v0x61a4079a6a40_0 .net "A", 0 0, L_0x61a407a189a0;  1 drivers
v0x61a4079a6b20_0 .net "B", 0 0, L_0x61a407a18c30;  1 drivers
v0x61a4079a6be0_0 .net "B_inverted", 0 0, L_0x61a407a17a60;  1 drivers
L_0x7f24b3273158 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4079a6c80_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3273158;  1 drivers
L_0x7f24b32731e8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4079a6d60_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b32731e8;  1 drivers
v0x61a4079a6e90_0 .net *"_ivl_12", 0 0, L_0x61a407a160e0;  1 drivers
v0x61a4079a6f50_0 .net *"_ivl_15", 0 0, L_0x61a407a16c30;  1 drivers
v0x61a4079a7010_0 .net *"_ivl_16", 0 0, L_0x61a407a179f0;  1 drivers
v0x61a4079a70f0_0 .net *"_ivl_2", 0 0, L_0x61a407a15d90;  1 drivers
v0x61a4079a71b0_0 .net *"_ivl_20", 0 0, L_0x61a407a17c20;  1 drivers
v0x61a4079a7290_0 .net *"_ivl_24", 0 0, L_0x61a407a17dd0;  1 drivers
v0x61a4079a7370_0 .net *"_ivl_26", 0 0, L_0x61a407a17ed0;  1 drivers
v0x61a4079a7450_0 .net *"_ivl_28", 0 0, L_0x61a407a17f40;  1 drivers
v0x61a4079a7530_0 .net *"_ivl_36", 0 0, L_0x61a407a182a0;  1 drivers
L_0x7f24b32731a0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4079a7610_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b32731a0;  1 drivers
v0x61a4079a76f0_0 .net *"_ivl_42", 0 0, L_0x61a407a18310;  1 drivers
v0x61a4079a77d0_0 .net *"_ivl_46", 0 0, L_0x61a407a18780;  1 drivers
v0x61a4079a78b0_0 .net *"_ivl_6", 0 0, L_0x61a407a15eb0;  1 drivers
v0x61a4079a7970_0 .net *"_ivl_9", 0 0, L_0x61a407a15fd0;  1 drivers
v0x61a4079a7a30_0 .net "and_out", 0 0, L_0x61a407a18160;  1 drivers
v0x61a4079a7af0_0 .net "cin", 0 0, L_0x61a407a173d0;  1 drivers
v0x61a4079a7bb0_0 .net "cout", 0 0, L_0x61a407a18050;  1 drivers
v0x61a4079a7c70_0 .net "nand_out", 0 0, L_0x61a407a18900;  1 drivers
v0x61a4079a7d30_0 .net "nor_out", 0 0, L_0x61a407a18380;  1 drivers
v0x61a4079a7df0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4079a7eb0_0 .net "or_out", 0 0, L_0x61a407a18230;  1 drivers
v0x61a4079a7f70_0 .net "pass_a", 0 0, L_0x61a407a18a40;  1 drivers
v0x61a4079a8030_0 .net "pass_b", 0 0, L_0x61a407a18ab0;  1 drivers
v0x61a4079a80f0_0 .var "result", 0 0;
v0x61a4079a81b0_0 .net "sum", 0 0, L_0x61a407a17d10;  1 drivers
v0x61a4079a8270_0 .net "xnor_out", 0 0, L_0x61a407a18650;  1 drivers
v0x61a4079a8330_0 .net "xor_out", 0 0, L_0x61a407a18420;  1 drivers
L_0x7f24b3273230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4079a83f0_0 .net "zero_out", 0 0, L_0x7f24b3273230;  1 drivers
E_0x61a4079a6980/0 .event edge, v0x61a407859a40_0, v0x61a4079a81b0_0, v0x61a4079a7a30_0, v0x61a4079a7eb0_0;
E_0x61a4079a6980/1 .event edge, v0x61a4079a7d30_0, v0x61a4079a8330_0, v0x61a4079a8270_0, v0x61a4079a7c70_0;
E_0x61a4079a6980/2 .event edge, v0x61a4079a7f70_0, v0x61a4079a8030_0, v0x61a4079a83f0_0;
E_0x61a4079a6980 .event/or E_0x61a4079a6980/0, E_0x61a4079a6980/1, E_0x61a4079a6980/2;
L_0x61a407a15d90 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273158;
L_0x61a407a15eb0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32731a0;
L_0x61a407a160e0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32731e8;
L_0x61a407a17a60 .functor MUXZ 1, L_0x61a407a18c30, L_0x61a407a179f0, L_0x61a407a16c30, C4<>;
S_0x61a4079a87c0 .scope generate, "mid_slice[60]" "mid_slice[60]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4079a8970 .param/l "i" 0 3 24, +C4<0111100>;
S_0x61a4079a8a30 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4079a87c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a176e0 .functor OR 1, L_0x61a407a174a0, L_0x61a407a175c0, C4<0>, C4<0>;
L_0x61a407a178e0 .functor OR 1, L_0x61a407a176e0, L_0x61a407a177f0, C4<0>, C4<0>;
L_0x61a407a19260 .functor NOT 1, L_0x61a407a18cd0, C4<0>, C4<0>, C4<0>;
L_0x61a407a19460 .functor XOR 1, L_0x61a407a1a1d0, L_0x61a407a192d0, C4<0>, C4<0>;
L_0x61a407a19550 .functor XOR 1, L_0x61a407a19460, L_0x61a407a18d70, C4<0>, C4<0>;
L_0x61a407a19610 .functor AND 1, L_0x61a407a1a1d0, L_0x61a407a192d0, C4<1>, C4<1>;
L_0x61a407a19700 .functor XOR 1, L_0x61a407a1a1d0, L_0x61a407a192d0, C4<0>, C4<0>;
L_0x61a407a19770 .functor AND 1, L_0x61a407a18d70, L_0x61a407a19700, C4<1>, C4<1>;
L_0x61a407a19880 .functor OR 1, L_0x61a407a19610, L_0x61a407a19770, C4<0>, C4<0>;
L_0x61a407a19990 .functor AND 1, L_0x61a407a1a1d0, L_0x61a407a18cd0, C4<1>, C4<1>;
L_0x61a407a19a60 .functor OR 1, L_0x61a407a1a1d0, L_0x61a407a18cd0, C4<0>, C4<0>;
L_0x61a407a19ad0 .functor OR 1, L_0x61a407a1a1d0, L_0x61a407a18cd0, C4<0>, C4<0>;
L_0x61a407a19bb0 .functor NOT 1, L_0x61a407a19ad0, C4<0>, C4<0>, C4<0>;
L_0x61a407a19c50 .functor XOR 1, L_0x61a407a1a1d0, L_0x61a407a18cd0, C4<0>, C4<0>;
L_0x61a407a19b40 .functor XOR 1, L_0x61a407a1a1d0, L_0x61a407a18cd0, C4<0>, C4<0>;
L_0x61a407a19e80 .functor NOT 1, L_0x61a407a19b40, C4<0>, C4<0>, C4<0>;
L_0x61a407a19fb0 .functor AND 1, L_0x61a407a1a1d0, L_0x61a407a18cd0, C4<1>, C4<1>;
L_0x61a407a1a130 .functor NOT 1, L_0x61a407a19fb0, C4<0>, C4<0>, C4<0>;
L_0x61a407a1a270 .functor BUFZ 1, L_0x61a407a1a1d0, C4<0>, C4<0>, C4<0>;
L_0x61a407a1a2e0 .functor BUFZ 1, L_0x61a407a18cd0, C4<0>, C4<0>, C4<0>;
v0x61a4079a8d90_0 .net "A", 0 0, L_0x61a407a1a1d0;  1 drivers
v0x61a4079a8e70_0 .net "B", 0 0, L_0x61a407a18cd0;  1 drivers
v0x61a4079a8f30_0 .net "B_inverted", 0 0, L_0x61a407a192d0;  1 drivers
L_0x7f24b3273278 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4079a8fd0_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3273278;  1 drivers
L_0x7f24b3273308 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4079a90b0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3273308;  1 drivers
v0x61a4079a91e0_0 .net *"_ivl_12", 0 0, L_0x61a407a177f0;  1 drivers
v0x61a4079a92a0_0 .net *"_ivl_15", 0 0, L_0x61a407a178e0;  1 drivers
v0x61a4079a9360_0 .net *"_ivl_16", 0 0, L_0x61a407a19260;  1 drivers
v0x61a4079a9440_0 .net *"_ivl_2", 0 0, L_0x61a407a174a0;  1 drivers
v0x61a4079a9500_0 .net *"_ivl_20", 0 0, L_0x61a407a19460;  1 drivers
v0x61a4079a95e0_0 .net *"_ivl_24", 0 0, L_0x61a407a19610;  1 drivers
v0x61a4079a96c0_0 .net *"_ivl_26", 0 0, L_0x61a407a19700;  1 drivers
v0x61a4079a97a0_0 .net *"_ivl_28", 0 0, L_0x61a407a19770;  1 drivers
v0x61a4079a9880_0 .net *"_ivl_36", 0 0, L_0x61a407a19ad0;  1 drivers
L_0x7f24b32732c0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4079a9960_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b32732c0;  1 drivers
v0x61a4079a9a40_0 .net *"_ivl_42", 0 0, L_0x61a407a19b40;  1 drivers
v0x61a4079a9b20_0 .net *"_ivl_46", 0 0, L_0x61a407a19fb0;  1 drivers
v0x61a4079a9c00_0 .net *"_ivl_6", 0 0, L_0x61a407a175c0;  1 drivers
v0x61a4079a9cc0_0 .net *"_ivl_9", 0 0, L_0x61a407a176e0;  1 drivers
v0x61a4079a9d80_0 .net "and_out", 0 0, L_0x61a407a19990;  1 drivers
v0x61a4079a9e40_0 .net "cin", 0 0, L_0x61a407a18d70;  1 drivers
v0x61a4079a9f00_0 .net "cout", 0 0, L_0x61a407a19880;  1 drivers
v0x61a4079a9fc0_0 .net "nand_out", 0 0, L_0x61a407a1a130;  1 drivers
v0x61a4079aa080_0 .net "nor_out", 0 0, L_0x61a407a19bb0;  1 drivers
v0x61a4079aa140_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4079aa200_0 .net "or_out", 0 0, L_0x61a407a19a60;  1 drivers
v0x61a4079aa2c0_0 .net "pass_a", 0 0, L_0x61a407a1a270;  1 drivers
v0x61a4079aa380_0 .net "pass_b", 0 0, L_0x61a407a1a2e0;  1 drivers
v0x61a4079aa440_0 .var "result", 0 0;
v0x61a4079aa500_0 .net "sum", 0 0, L_0x61a407a19550;  1 drivers
v0x61a4079aa5c0_0 .net "xnor_out", 0 0, L_0x61a407a19e80;  1 drivers
v0x61a4079aa680_0 .net "xor_out", 0 0, L_0x61a407a19c50;  1 drivers
L_0x7f24b3273350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4079aa740_0 .net "zero_out", 0 0, L_0x7f24b3273350;  1 drivers
E_0x61a4079a8cd0/0 .event edge, v0x61a407859a40_0, v0x61a4079aa500_0, v0x61a4079a9d80_0, v0x61a4079aa200_0;
E_0x61a4079a8cd0/1 .event edge, v0x61a4079aa080_0, v0x61a4079aa680_0, v0x61a4079aa5c0_0, v0x61a4079a9fc0_0;
E_0x61a4079a8cd0/2 .event edge, v0x61a4079aa2c0_0, v0x61a4079aa380_0, v0x61a4079aa740_0;
E_0x61a4079a8cd0 .event/or E_0x61a4079a8cd0/0, E_0x61a4079a8cd0/1, E_0x61a4079a8cd0/2;
L_0x61a407a174a0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273278;
L_0x61a407a175c0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32732c0;
L_0x61a407a177f0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273308;
L_0x61a407a192d0 .functor MUXZ 1, L_0x61a407a18cd0, L_0x61a407a19260, L_0x61a407a178e0, C4<>;
S_0x61a4079aab10 .scope generate, "mid_slice[61]" "mid_slice[61]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4079aacc0 .param/l "i" 0 3 24, +C4<0111101>;
S_0x61a4079aad80 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4079aab10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a19080 .functor OR 1, L_0x61a407a18e40, L_0x61a407a18f60, C4<0>, C4<0>;
L_0x61a407a19cc0 .functor OR 1, L_0x61a407a19080, L_0x61a407a19190, C4<0>, C4<0>;
L_0x61a407a1aab0 .functor NOT 1, L_0x61a407a1bcb0, C4<0>, C4<0>, C4<0>;
L_0x61a407a1acb0 .functor XOR 1, L_0x61a407a1ba20, L_0x61a407a1ab20, C4<0>, C4<0>;
L_0x61a407a1ada0 .functor XOR 1, L_0x61a407a1acb0, L_0x61a407a1a460, C4<0>, C4<0>;
L_0x61a407a1ae60 .functor AND 1, L_0x61a407a1ba20, L_0x61a407a1ab20, C4<1>, C4<1>;
L_0x61a407a1af50 .functor XOR 1, L_0x61a407a1ba20, L_0x61a407a1ab20, C4<0>, C4<0>;
L_0x61a407a1afc0 .functor AND 1, L_0x61a407a1a460, L_0x61a407a1af50, C4<1>, C4<1>;
L_0x61a407a1b0d0 .functor OR 1, L_0x61a407a1ae60, L_0x61a407a1afc0, C4<0>, C4<0>;
L_0x61a407a1b1e0 .functor AND 1, L_0x61a407a1ba20, L_0x61a407a1bcb0, C4<1>, C4<1>;
L_0x61a407a1b2b0 .functor OR 1, L_0x61a407a1ba20, L_0x61a407a1bcb0, C4<0>, C4<0>;
L_0x61a407a1b320 .functor OR 1, L_0x61a407a1ba20, L_0x61a407a1bcb0, C4<0>, C4<0>;
L_0x61a407a1b400 .functor NOT 1, L_0x61a407a1b320, C4<0>, C4<0>, C4<0>;
L_0x61a407a1b4a0 .functor XOR 1, L_0x61a407a1ba20, L_0x61a407a1bcb0, C4<0>, C4<0>;
L_0x61a407a1b390 .functor XOR 1, L_0x61a407a1ba20, L_0x61a407a1bcb0, C4<0>, C4<0>;
L_0x61a407a1b6d0 .functor NOT 1, L_0x61a407a1b390, C4<0>, C4<0>, C4<0>;
L_0x61a407a1b800 .functor AND 1, L_0x61a407a1ba20, L_0x61a407a1bcb0, C4<1>, C4<1>;
L_0x61a407a1b980 .functor NOT 1, L_0x61a407a1b800, C4<0>, C4<0>, C4<0>;
L_0x61a407a1bac0 .functor BUFZ 1, L_0x61a407a1ba20, C4<0>, C4<0>, C4<0>;
L_0x61a407a1bb30 .functor BUFZ 1, L_0x61a407a1bcb0, C4<0>, C4<0>, C4<0>;
v0x61a4079ab0e0_0 .net "A", 0 0, L_0x61a407a1ba20;  1 drivers
v0x61a4079ab1c0_0 .net "B", 0 0, L_0x61a407a1bcb0;  1 drivers
v0x61a4079ab280_0 .net "B_inverted", 0 0, L_0x61a407a1ab20;  1 drivers
L_0x7f24b3273398 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4079ab320_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3273398;  1 drivers
L_0x7f24b3273428 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4079ab400_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3273428;  1 drivers
v0x61a4079ab530_0 .net *"_ivl_12", 0 0, L_0x61a407a19190;  1 drivers
v0x61a4079ab5f0_0 .net *"_ivl_15", 0 0, L_0x61a407a19cc0;  1 drivers
v0x61a4079ab6b0_0 .net *"_ivl_16", 0 0, L_0x61a407a1aab0;  1 drivers
v0x61a4079ab790_0 .net *"_ivl_2", 0 0, L_0x61a407a18e40;  1 drivers
v0x61a4079ab850_0 .net *"_ivl_20", 0 0, L_0x61a407a1acb0;  1 drivers
v0x61a4079ab930_0 .net *"_ivl_24", 0 0, L_0x61a407a1ae60;  1 drivers
v0x61a4079aba10_0 .net *"_ivl_26", 0 0, L_0x61a407a1af50;  1 drivers
v0x61a4079abaf0_0 .net *"_ivl_28", 0 0, L_0x61a407a1afc0;  1 drivers
v0x61a4079abbd0_0 .net *"_ivl_36", 0 0, L_0x61a407a1b320;  1 drivers
L_0x7f24b32733e0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4079abcb0_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b32733e0;  1 drivers
v0x61a4079abd90_0 .net *"_ivl_42", 0 0, L_0x61a407a1b390;  1 drivers
v0x61a4079abe70_0 .net *"_ivl_46", 0 0, L_0x61a407a1b800;  1 drivers
v0x61a4079abf50_0 .net *"_ivl_6", 0 0, L_0x61a407a18f60;  1 drivers
v0x61a4079ac010_0 .net *"_ivl_9", 0 0, L_0x61a407a19080;  1 drivers
v0x61a4079ac0d0_0 .net "and_out", 0 0, L_0x61a407a1b1e0;  1 drivers
v0x61a4079ac190_0 .net "cin", 0 0, L_0x61a407a1a460;  1 drivers
v0x61a4079ac250_0 .net "cout", 0 0, L_0x61a407a1b0d0;  1 drivers
v0x61a4079ac310_0 .net "nand_out", 0 0, L_0x61a407a1b980;  1 drivers
v0x61a4079ac3d0_0 .net "nor_out", 0 0, L_0x61a407a1b400;  1 drivers
v0x61a4079ac490_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4079ac550_0 .net "or_out", 0 0, L_0x61a407a1b2b0;  1 drivers
v0x61a4079ac610_0 .net "pass_a", 0 0, L_0x61a407a1bac0;  1 drivers
v0x61a4079ac6d0_0 .net "pass_b", 0 0, L_0x61a407a1bb30;  1 drivers
v0x61a4079ac790_0 .var "result", 0 0;
v0x61a4079ac850_0 .net "sum", 0 0, L_0x61a407a1ada0;  1 drivers
v0x61a4079ac910_0 .net "xnor_out", 0 0, L_0x61a407a1b6d0;  1 drivers
v0x61a4079ac9d0_0 .net "xor_out", 0 0, L_0x61a407a1b4a0;  1 drivers
L_0x7f24b3273470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4079aca90_0 .net "zero_out", 0 0, L_0x7f24b3273470;  1 drivers
E_0x61a4079ab020/0 .event edge, v0x61a407859a40_0, v0x61a4079ac850_0, v0x61a4079ac0d0_0, v0x61a4079ac550_0;
E_0x61a4079ab020/1 .event edge, v0x61a4079ac3d0_0, v0x61a4079ac9d0_0, v0x61a4079ac910_0, v0x61a4079ac310_0;
E_0x61a4079ab020/2 .event edge, v0x61a4079ac610_0, v0x61a4079ac6d0_0, v0x61a4079aca90_0;
E_0x61a4079ab020 .event/or E_0x61a4079ab020/0, E_0x61a4079ab020/1, E_0x61a4079ab020/2;
L_0x61a407a18e40 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273398;
L_0x61a407a18f60 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32733e0;
L_0x61a407a19190 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273428;
L_0x61a407a1ab20 .functor MUXZ 1, L_0x61a407a1bcb0, L_0x61a407a1aab0, L_0x61a407a19cc0, C4<>;
S_0x61a4079ace60 .scope generate, "mid_slice[62]" "mid_slice[62]" 3 24, 3 24 0, S_0x61a40795b180;
 .timescale -9 -12;
P_0x61a4079ad010 .param/l "i" 0 3 24, +C4<0111110>;
S_0x61a4079ad0d0 .scope module, "u_mid" "alu_mid" 3 25, 4 1 0, S_0x61a4079ace60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a1a770 .functor OR 1, L_0x61a407a1a530, L_0x61a407a1a650, C4<0>, C4<0>;
L_0x61a407a1a970 .functor OR 1, L_0x61a407a1a770, L_0x61a407a1a880, C4<0>, C4<0>;
L_0x61a407a1c310 .functor NOT 1, L_0x61a407a1bd50, C4<0>, C4<0>, C4<0>;
L_0x61a407a1c510 .functor XOR 1, L_0x61a407a1d250, L_0x61a407a1c380, C4<0>, C4<0>;
L_0x61a407a1c5d0 .functor XOR 1, L_0x61a407a1c510, L_0x61a407a1bdf0, C4<0>, C4<0>;
L_0x61a407a1c690 .functor AND 1, L_0x61a407a1d250, L_0x61a407a1c380, C4<1>, C4<1>;
L_0x61a407a1c750 .functor XOR 1, L_0x61a407a1d250, L_0x61a407a1c380, C4<0>, C4<0>;
L_0x61a407a1c7c0 .functor AND 1, L_0x61a407a1bdf0, L_0x61a407a1c750, C4<1>, C4<1>;
L_0x61a407a1c900 .functor OR 1, L_0x61a407a1c690, L_0x61a407a1c7c0, C4<0>, C4<0>;
L_0x61a407a1ca10 .functor AND 1, L_0x61a407a1d250, L_0x61a407a1bd50, C4<1>, C4<1>;
L_0x61a407a1cae0 .functor OR 1, L_0x61a407a1d250, L_0x61a407a1bd50, C4<0>, C4<0>;
L_0x61a407a1cb50 .functor OR 1, L_0x61a407a1d250, L_0x61a407a1bd50, C4<0>, C4<0>;
L_0x61a407a1cc30 .functor NOT 1, L_0x61a407a1cb50, C4<0>, C4<0>, C4<0>;
L_0x61a407a1ccd0 .functor XOR 1, L_0x61a407a1d250, L_0x61a407a1bd50, C4<0>, C4<0>;
L_0x61a407a1cbc0 .functor XOR 1, L_0x61a407a1d250, L_0x61a407a1bd50, C4<0>, C4<0>;
L_0x61a407a1cf00 .functor NOT 1, L_0x61a407a1cbc0, C4<0>, C4<0>, C4<0>;
L_0x61a407a1d030 .functor AND 1, L_0x61a407a1d250, L_0x61a407a1bd50, C4<1>, C4<1>;
L_0x61a407a1d1b0 .functor NOT 1, L_0x61a407a1d030, C4<0>, C4<0>, C4<0>;
L_0x61a407a1d2f0 .functor BUFZ 1, L_0x61a407a1d250, C4<0>, C4<0>, C4<0>;
L_0x61a407a1d360 .functor BUFZ 1, L_0x61a407a1bd50, C4<0>, C4<0>, C4<0>;
v0x61a4079ad430_0 .net "A", 0 0, L_0x61a407a1d250;  1 drivers
v0x61a4079ad510_0 .net "B", 0 0, L_0x61a407a1bd50;  1 drivers
v0x61a4079ad5d0_0 .net "B_inverted", 0 0, L_0x61a407a1c380;  1 drivers
L_0x7f24b32734b8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4079ad670_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b32734b8;  1 drivers
L_0x7f24b3273548 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4079ad750_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3273548;  1 drivers
v0x61a4079ad880_0 .net *"_ivl_12", 0 0, L_0x61a407a1a880;  1 drivers
v0x61a4079ad940_0 .net *"_ivl_15", 0 0, L_0x61a407a1a970;  1 drivers
v0x61a4079ada00_0 .net *"_ivl_16", 0 0, L_0x61a407a1c310;  1 drivers
v0x61a4079adae0_0 .net *"_ivl_2", 0 0, L_0x61a407a1a530;  1 drivers
v0x61a4079adba0_0 .net *"_ivl_20", 0 0, L_0x61a407a1c510;  1 drivers
v0x61a4079adc80_0 .net *"_ivl_24", 0 0, L_0x61a407a1c690;  1 drivers
v0x61a4079add60_0 .net *"_ivl_26", 0 0, L_0x61a407a1c750;  1 drivers
v0x61a4079ade40_0 .net *"_ivl_28", 0 0, L_0x61a407a1c7c0;  1 drivers
v0x61a4079adf20_0 .net *"_ivl_36", 0 0, L_0x61a407a1cb50;  1 drivers
L_0x7f24b3273500 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4079ae000_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3273500;  1 drivers
v0x61a4079ae0e0_0 .net *"_ivl_42", 0 0, L_0x61a407a1cbc0;  1 drivers
v0x61a4079ae1c0_0 .net *"_ivl_46", 0 0, L_0x61a407a1d030;  1 drivers
v0x61a4079ae2a0_0 .net *"_ivl_6", 0 0, L_0x61a407a1a650;  1 drivers
v0x61a4079ae360_0 .net *"_ivl_9", 0 0, L_0x61a407a1a770;  1 drivers
v0x61a4079ae420_0 .net "and_out", 0 0, L_0x61a407a1ca10;  1 drivers
v0x61a4079ae4e0_0 .net "cin", 0 0, L_0x61a407a1bdf0;  1 drivers
v0x61a4079ae5a0_0 .net "cout", 0 0, L_0x61a407a1c900;  1 drivers
v0x61a4079ae660_0 .net "nand_out", 0 0, L_0x61a407a1d1b0;  1 drivers
v0x61a4079ae720_0 .net "nor_out", 0 0, L_0x61a407a1cc30;  1 drivers
v0x61a4079ae7e0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4079ae8a0_0 .net "or_out", 0 0, L_0x61a407a1cae0;  1 drivers
v0x61a4079ae960_0 .net "pass_a", 0 0, L_0x61a407a1d2f0;  1 drivers
v0x61a4079aea20_0 .net "pass_b", 0 0, L_0x61a407a1d360;  1 drivers
v0x61a4079aeae0_0 .var "result", 0 0;
v0x61a4079aeba0_0 .net "sum", 0 0, L_0x61a407a1c5d0;  1 drivers
v0x61a4079aec60_0 .net "xnor_out", 0 0, L_0x61a407a1cf00;  1 drivers
v0x61a4079aed20_0 .net "xor_out", 0 0, L_0x61a407a1ccd0;  1 drivers
L_0x7f24b3273590 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4079aede0_0 .net "zero_out", 0 0, L_0x7f24b3273590;  1 drivers
E_0x61a4079ad370/0 .event edge, v0x61a407859a40_0, v0x61a4079aeba0_0, v0x61a4079ae420_0, v0x61a4079ae8a0_0;
E_0x61a4079ad370/1 .event edge, v0x61a4079ae720_0, v0x61a4079aed20_0, v0x61a4079aec60_0, v0x61a4079ae660_0;
E_0x61a4079ad370/2 .event edge, v0x61a4079ae960_0, v0x61a4079aea20_0, v0x61a4079aede0_0;
E_0x61a4079ad370 .event/or E_0x61a4079ad370/0, E_0x61a4079ad370/1, E_0x61a4079ad370/2;
L_0x61a407a1a530 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32734b8;
L_0x61a407a1a650 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273500;
L_0x61a407a1a880 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273548;
L_0x61a407a1c380 .functor MUXZ 1, L_0x61a407a1bd50, L_0x61a407a1c310, L_0x61a407a1a970, C4<>;
S_0x61a4079af1b0 .scope module, "u_lsb" "alu_lsb" 3 13, 5 1 0, S_0x61a40795b180;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "result";
    .port_info 4 /OUTPUT 1 "cout";
L_0x61a407a1c100 .functor OR 1, L_0x61a407a1bec0, L_0x61a407a1bfe0, C4<0>, C4<0>;
L_0x61a407a1cd40 .functor OR 1, L_0x61a407a1c100, L_0x61a407a1c210, C4<0>, C4<0>;
L_0x61a407a1db10 .functor NOT 1, L_0x61a407a215c0, C4<0>, C4<0>, C4<0>;
L_0x61a4079d6690 .functor OR 1, L_0x61a407a1dd40, L_0x61a407a1de30, C4<0>, C4<0>;
L_0x61a4079d68c0 .functor OR 1, L_0x61a4079d6690, L_0x61a4079d67d0, C4<0>, C4<0>;
L_0x61a4079d6cd0 .functor XOR 1, L_0x61a407a1fff0, L_0x61a407a1db80, C4<0>, C4<0>;
L_0x61a4079d6d90 .functor XOR 1, L_0x61a4079d6cd0, L_0x61a4079d6be0, C4<0>, C4<0>;
L_0x61a4079d6ea0 .functor AND 1, L_0x61a407a1fff0, L_0x61a407a1db80, C4<1>, C4<1>;
L_0x61a4079d6fb0 .functor XOR 1, L_0x61a407a1fff0, L_0x61a407a1db80, C4<0>, C4<0>;
L_0x61a4079d7020 .functor AND 1, L_0x61a4079d6be0, L_0x61a4079d6fb0, C4<1>, C4<1>;
L_0x61a4079d70f0 .functor OR 1, L_0x61a4079d6ea0, L_0x61a4079d7020, C4<0>, C4<0>;
L_0x61a4079d71b0 .functor AND 1, L_0x61a407a1fff0, L_0x61a407a215c0, C4<1>, C4<1>;
L_0x61a4079d7290 .functor OR 1, L_0x61a407a1fff0, L_0x61a407a215c0, C4<0>, C4<0>;
L_0x61a4079d7300 .functor OR 1, L_0x61a407a1fff0, L_0x61a407a215c0, C4<0>, C4<0>;
L_0x61a4079d7220 .functor NOT 1, L_0x61a4079d7300, C4<0>, C4<0>, C4<0>;
L_0x61a4079d73f0 .functor XOR 1, L_0x61a407a1fff0, L_0x61a407a215c0, C4<0>, C4<0>;
L_0x61a4079d74f0 .functor XOR 1, L_0x61a407a1fff0, L_0x61a407a215c0, C4<0>, C4<0>;
L_0x61a4079d7590 .functor NOT 1, L_0x61a4079d74f0, C4<0>, C4<0>, C4<0>;
L_0x61a407a20090 .functor AND 1, L_0x61a407a1fff0, L_0x61a407a215c0, C4<1>, C4<1>;
L_0x61a407a20210 .functor NOT 1, L_0x61a407a20090, C4<0>, C4<0>, C4<0>;
L_0x61a407a203b0 .functor BUFZ 1, L_0x61a407a1fff0, C4<0>, C4<0>, C4<0>;
L_0x61a407a20420 .functor BUFZ 1, L_0x61a407a215c0, C4<0>, C4<0>, C4<0>;
v0x61a4079af3c0_0 .net "A", 0 0, L_0x61a407a1fff0;  1 drivers
v0x61a4079af4a0_0 .net "B", 0 0, L_0x61a407a215c0;  1 drivers
v0x61a4079af560_0 .net "B_inverted", 0 0, L_0x61a407a1db80;  1 drivers
L_0x7f24b32735d8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4079af600_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b32735d8;  1 drivers
L_0x7f24b3273668 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4079af6e0_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b3273668;  1 drivers
v0x61a4079af810_0 .net *"_ivl_12", 0 0, L_0x61a407a1c210;  1 drivers
v0x61a4079af8d0_0 .net *"_ivl_15", 0 0, L_0x61a407a1cd40;  1 drivers
v0x61a4079af990_0 .net *"_ivl_16", 0 0, L_0x61a407a1db10;  1 drivers
v0x61a4079afa70_0 .net *"_ivl_2", 0 0, L_0x61a407a1bec0;  1 drivers
L_0x7f24b32736b0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4079afb30_0 .net/2u *"_ivl_20", 3 0, L_0x7f24b32736b0;  1 drivers
v0x61a4079afc10_0 .net *"_ivl_22", 0 0, L_0x61a407a1dd40;  1 drivers
L_0x7f24b32736f8 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4079afcd0_0 .net/2u *"_ivl_24", 3 0, L_0x7f24b32736f8;  1 drivers
v0x61a4079afdb0_0 .net *"_ivl_26", 0 0, L_0x61a407a1de30;  1 drivers
v0x61a4079afe70_0 .net *"_ivl_29", 0 0, L_0x61a4079d6690;  1 drivers
L_0x7f24b3273740 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4079aff30_0 .net/2u *"_ivl_30", 3 0, L_0x7f24b3273740;  1 drivers
v0x61a4079b0010_0 .net *"_ivl_32", 0 0, L_0x61a4079d67d0;  1 drivers
v0x61a4079b00d0_0 .net *"_ivl_35", 0 0, L_0x61a4079d68c0;  1 drivers
L_0x7f24b3273788 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x61a4079b0190_0 .net/2s *"_ivl_36", 1 0, L_0x7f24b3273788;  1 drivers
L_0x7f24b32737d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61a4079b0270_0 .net/2s *"_ivl_38", 1 0, L_0x7f24b32737d0;  1 drivers
L_0x7f24b3273620 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4079b0350_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b3273620;  1 drivers
v0x61a4079b0430_0 .net *"_ivl_40", 1 0, L_0x61a4079d69d0;  1 drivers
v0x61a4079b0510_0 .net *"_ivl_44", 0 0, L_0x61a4079d6cd0;  1 drivers
v0x61a4079b05f0_0 .net *"_ivl_48", 0 0, L_0x61a4079d6ea0;  1 drivers
v0x61a4079b06d0_0 .net *"_ivl_50", 0 0, L_0x61a4079d6fb0;  1 drivers
v0x61a4079b07b0_0 .net *"_ivl_52", 0 0, L_0x61a4079d7020;  1 drivers
v0x61a4079b0890_0 .net *"_ivl_6", 0 0, L_0x61a407a1bfe0;  1 drivers
v0x61a4079b0950_0 .net *"_ivl_60", 0 0, L_0x61a4079d7300;  1 drivers
v0x61a4079b0a30_0 .net *"_ivl_66", 0 0, L_0x61a4079d74f0;  1 drivers
v0x61a4079b0b10_0 .net *"_ivl_70", 0 0, L_0x61a407a20090;  1 drivers
v0x61a4079b0bf0_0 .net *"_ivl_9", 0 0, L_0x61a407a1c100;  1 drivers
v0x61a4079b0cb0_0 .net "and_out", 0 0, L_0x61a4079d71b0;  1 drivers
v0x61a4079b0d70_0 .net "cin", 0 0, L_0x61a4079d6be0;  1 drivers
v0x61a4079b0e30_0 .net "cout", 0 0, L_0x61a4079d70f0;  1 drivers
v0x61a4079b1100_0 .net "nand_out", 0 0, L_0x61a407a20210;  1 drivers
v0x61a4079b11c0_0 .net "nor_out", 0 0, L_0x61a4079d7220;  1 drivers
v0x61a4079b1280_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4079b1340_0 .net "or_out", 0 0, L_0x61a4079d7290;  1 drivers
v0x61a4079b1400_0 .net "pass_a", 0 0, L_0x61a407a203b0;  1 drivers
v0x61a4079b14c0_0 .net "pass_b", 0 0, L_0x61a407a20420;  1 drivers
v0x61a4079b1580_0 .var "result", 0 0;
v0x61a4079b1640_0 .net "sum", 0 0, L_0x61a4079d6d90;  1 drivers
v0x61a4079b1700_0 .net "xnor_out", 0 0, L_0x61a4079d7590;  1 drivers
v0x61a4079b17c0_0 .net "xor_out", 0 0, L_0x61a4079d73f0;  1 drivers
L_0x7f24b3273818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4079b1880_0 .net "zero_out", 0 0, L_0x7f24b3273818;  1 drivers
E_0x61a40767b410/0 .event edge, v0x61a407859a40_0, v0x61a4079b1640_0, v0x61a4079b0cb0_0, v0x61a4079b1340_0;
E_0x61a40767b410/1 .event edge, v0x61a4079b11c0_0, v0x61a4079b17c0_0, v0x61a4079b1700_0, v0x61a4079b1100_0;
E_0x61a40767b410/2 .event edge, v0x61a4079b1400_0, v0x61a4079b14c0_0, v0x61a4079b1880_0;
E_0x61a40767b410 .event/or E_0x61a40767b410/0, E_0x61a40767b410/1, E_0x61a40767b410/2;
L_0x61a407a1bec0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32735d8;
L_0x61a407a1bfe0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273620;
L_0x61a407a1c210 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273668;
L_0x61a407a1db80 .functor MUXZ 1, L_0x61a407a215c0, L_0x61a407a1db10, L_0x61a407a1cd40, C4<>;
L_0x61a407a1dd40 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32736b0;
L_0x61a407a1de30 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32736f8;
L_0x61a4079d67d0 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273740;
L_0x61a4079d69d0 .functor MUXZ 2, L_0x7f24b32737d0, L_0x7f24b3273788, L_0x61a4079d68c0, C4<>;
L_0x61a4079d6be0 .part L_0x61a4079d69d0, 0, 1;
S_0x61a4079b19e0 .scope module, "u_msb" "alu_msb" 3 37, 6 1 0, S_0x61a40795b180;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "result";
    .port_info 5 /OUTPUT 1 "cout";
L_0x61a407a23450 .functor OR 1, L_0x61a407a23270, L_0x61a407a23360, C4<0>, C4<0>;
L_0x61a407a23650 .functor OR 1, L_0x61a407a23450, L_0x61a407a23560, C4<0>, C4<0>;
L_0x61a407a23760 .functor NOT 1, L_0x61a407a21e70, C4<0>, C4<0>, C4<0>;
L_0x61a407a23960 .functor XOR 1, L_0x61a407a244a0, L_0x61a407a237d0, C4<0>, C4<0>;
L_0x61a407a23a20 .functor XOR 1, L_0x61a407a23960, L_0x61a407a21f10, C4<0>, C4<0>;
L_0x61a407a23ae0 .functor AND 1, L_0x61a407a244a0, L_0x61a407a237d0, C4<1>, C4<1>;
L_0x61a407a23ba0 .functor XOR 1, L_0x61a407a244a0, L_0x61a407a237d0, C4<0>, C4<0>;
L_0x61a407a23c10 .functor AND 1, L_0x61a407a21f10, L_0x61a407a23ba0, C4<1>, C4<1>;
L_0x61a407a23d20 .functor OR 1, L_0x61a407a23ae0, L_0x61a407a23c10, C4<0>, C4<0>;
L_0x61a407a23e30 .functor XOR 1, L_0x61a407a21f10, L_0x61a407a23d20, C4<0>, C4<0>;
L_0x61a407a23f00 .functor XOR 1, L_0x61a407a23e30, L_0x61a407a23a20, C4<0>, C4<0>;
L_0x61a407a23f70 .functor NOT 1, L_0x61a407a23d20, C4<0>, C4<0>, C4<0>;
L_0x61a407a24050 .functor AND 1, L_0x61a407a244a0, L_0x61a407a21e70, C4<1>, C4<1>;
L_0x61a407a240c0 .functor OR 1, L_0x61a407a244a0, L_0x61a407a21e70, C4<0>, C4<0>;
L_0x61a407a23fe0 .functor OR 1, L_0x61a407a244a0, L_0x61a407a21e70, C4<0>, C4<0>;
L_0x61a407a241b0 .functor NOT 1, L_0x61a407a23fe0, C4<0>, C4<0>, C4<0>;
L_0x61a407a242b0 .functor XOR 1, L_0x61a407a244a0, L_0x61a407a21e70, C4<0>, C4<0>;
L_0x61a407a24320 .functor XOR 1, L_0x61a407a244a0, L_0x61a407a21e70, C4<0>, C4<0>;
L_0x61a407a24540 .functor NOT 1, L_0x61a407a24320, C4<0>, C4<0>, C4<0>;
L_0x61a407a245b0 .functor AND 1, L_0x61a407a244a0, L_0x61a407a21e70, C4<1>, C4<1>;
L_0x61a407a247e0 .functor NOT 1, L_0x61a407a245b0, C4<0>, C4<0>, C4<0>;
L_0x61a407a248a0 .functor BUFZ 1, L_0x61a407a244a0, C4<0>, C4<0>, C4<0>;
L_0x61a407a249d0 .functor BUFZ 1, L_0x61a407a21e70, C4<0>, C4<0>, C4<0>;
v0x61a4079b1d20_0 .net "A", 0 0, L_0x61a407a244a0;  1 drivers
v0x61a4079b1e00_0 .net "B", 0 0, L_0x61a407a21e70;  1 drivers
v0x61a4079b1ec0_0 .net "B_inverted", 0 0, L_0x61a407a237d0;  1 drivers
L_0x7f24b3273860 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x61a4079b1f60_0 .net/2u *"_ivl_0", 3 0, L_0x7f24b3273860;  1 drivers
L_0x7f24b32738f0 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x61a4079b2040_0 .net/2u *"_ivl_10", 3 0, L_0x7f24b32738f0;  1 drivers
v0x61a4079b2170_0 .net *"_ivl_12", 0 0, L_0x61a407a23560;  1 drivers
v0x61a4079b2230_0 .net *"_ivl_15", 0 0, L_0x61a407a23650;  1 drivers
v0x61a4079b22f0_0 .net *"_ivl_16", 0 0, L_0x61a407a23760;  1 drivers
v0x61a4079b23d0_0 .net *"_ivl_2", 0 0, L_0x61a407a23270;  1 drivers
v0x61a4079b2490_0 .net *"_ivl_20", 0 0, L_0x61a407a23960;  1 drivers
v0x61a4079b2570_0 .net *"_ivl_24", 0 0, L_0x61a407a23ae0;  1 drivers
v0x61a4079b2650_0 .net *"_ivl_26", 0 0, L_0x61a407a23ba0;  1 drivers
v0x61a4079b2730_0 .net *"_ivl_28", 0 0, L_0x61a407a23c10;  1 drivers
L_0x7f24b32738a8 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x61a4079b2810_0 .net/2u *"_ivl_4", 3 0, L_0x7f24b32738a8;  1 drivers
v0x61a4079b28f0_0 .net *"_ivl_42", 0 0, L_0x61a407a23fe0;  1 drivers
v0x61a4079b29d0_0 .net *"_ivl_48", 0 0, L_0x61a407a24320;  1 drivers
v0x61a4079b2ab0_0 .net *"_ivl_52", 0 0, L_0x61a407a245b0;  1 drivers
v0x61a4079b2b90_0 .net *"_ivl_6", 0 0, L_0x61a407a23360;  1 drivers
v0x61a4079b2c50_0 .net *"_ivl_9", 0 0, L_0x61a407a23450;  1 drivers
v0x61a4079b2d10_0 .net "and_out", 0 0, L_0x61a407a24050;  1 drivers
v0x61a4079b2dd0_0 .net "cin", 0 0, L_0x61a407a21f10;  1 drivers
v0x61a4079b2e90_0 .net "cout", 0 0, L_0x61a407a23d20;  alias, 1 drivers
v0x61a4079b2f50_0 .net "nand_out", 0 0, L_0x61a407a247e0;  1 drivers
v0x61a4079b3010_0 .net "nor_out", 0 0, L_0x61a407a241b0;  1 drivers
v0x61a4079b30d0_0 .net "opcode", 3 0, v0x61a4079b6150_0;  alias, 1 drivers
v0x61a4079b3190_0 .net "or_out", 0 0, L_0x61a407a240c0;  1 drivers
v0x61a4079b3250_0 .net "overflow", 0 0, L_0x61a407a23e30;  1 drivers
v0x61a4079b3310_0 .net "pass_a", 0 0, L_0x61a407a248a0;  1 drivers
v0x61a4079b33d0_0 .net "pass_b", 0 0, L_0x61a407a249d0;  1 drivers
v0x61a4079b3490_0 .var "result", 0 0;
v0x61a4079b3550_0 .net "slt_out", 0 0, L_0x61a407a23f00;  1 drivers
v0x61a4079b3610_0 .net "sltu_out", 0 0, L_0x61a407a23f70;  1 drivers
v0x61a4079b36d0_0 .net "sum", 0 0, L_0x61a407a23a20;  1 drivers
v0x61a4079b39a0_0 .net "xnor_out", 0 0, L_0x61a407a24540;  1 drivers
v0x61a4079b3a60_0 .net "xor_out", 0 0, L_0x61a407a242b0;  1 drivers
L_0x7f24b3273938 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61a4079b3b20_0 .net "zero_out", 0 0, L_0x7f24b3273938;  1 drivers
E_0x61a4079b1c50/0 .event edge, v0x61a407859a40_0, v0x61a4079b36d0_0, v0x61a4079b2d10_0, v0x61a4079b3190_0;
E_0x61a4079b1c50/1 .event edge, v0x61a4079b3010_0, v0x61a4079b3a60_0, v0x61a4079b39a0_0, v0x61a4079b2f50_0;
E_0x61a4079b1c50/2 .event edge, v0x61a4079b3310_0, v0x61a4079b33d0_0, v0x61a4079b3b20_0, v0x61a4079b3550_0;
E_0x61a4079b1c50/3 .event edge, v0x61a4079b3610_0;
E_0x61a4079b1c50 .event/or E_0x61a4079b1c50/0, E_0x61a4079b1c50/1, E_0x61a4079b1c50/2, E_0x61a4079b1c50/3;
L_0x61a407a23270 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b3273860;
L_0x61a407a23360 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32738a8;
L_0x61a407a23560 .cmp/eq 4, v0x61a4079b6150_0, L_0x7f24b32738f0;
L_0x61a407a237d0 .functor MUXZ 1, L_0x61a407a21e70, L_0x61a407a23760, L_0x61a407a23650, C4<>;
    .scope S_0x61a407964650;
T_0 ;
    %wait E_0x61a40767b0b0;
    %load/vec4 v0x61a407859a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %load/vec4 v0x61a4079760b0_0;
    %store/vec4 v0x61a407978200_0, 0, 1;
    %jmp T_0.12;
T_0.0 ;
    %load/vec4 v0x61a407976a60_0;
    %store/vec4 v0x61a407978200_0, 0, 1;
    %jmp T_0.12;
T_0.1 ;
    %load/vec4 v0x61a407976a60_0;
    %store/vec4 v0x61a407978200_0, 0, 1;
    %jmp T_0.12;
T_0.2 ;
    %load/vec4 v0x61a407862e50_0;
    %store/vec4 v0x61a407978200_0, 0, 1;
    %jmp T_0.12;
T_0.3 ;
    %load/vec4 v0x61a4078596a0_0;
    %store/vec4 v0x61a407978200_0, 0, 1;
    %jmp T_0.12;
T_0.4 ;
    %load/vec4 v0x61a407859980_0;
    %store/vec4 v0x61a407978200_0, 0, 1;
    %jmp T_0.12;
T_0.5 ;
    %load/vec4 v0x61a407975ff0_0;
    %store/vec4 v0x61a407978200_0, 0, 1;
    %jmp T_0.12;
T_0.6 ;
    %load/vec4 v0x61a407976b20_0;
    %store/vec4 v0x61a407978200_0, 0, 1;
    %jmp T_0.12;
T_0.7 ;
    %load/vec4 v0x61a407862c30_0;
    %store/vec4 v0x61a407978200_0, 0, 1;
    %jmp T_0.12;
T_0.8 ;
    %load/vec4 v0x61a407859740_0;
    %store/vec4 v0x61a407978200_0, 0, 1;
    %jmp T_0.12;
T_0.9 ;
    %load/vec4 v0x61a407978140_0;
    %store/vec4 v0x61a407978200_0, 0, 1;
    %jmp T_0.12;
T_0.10 ;
    %load/vec4 v0x61a4079760b0_0;
    %store/vec4 v0x61a407978200_0, 0, 1;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x61a407970790;
T_1 ;
    %wait E_0x61a40765fbd0;
    %load/vec4 v0x61a407959dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %load/vec4 v0x61a407954790_0;
    %store/vec4 v0x61a407958db0_0, 0, 1;
    %jmp T_1.12;
T_1.0 ;
    %load/vec4 v0x61a407957830_0;
    %store/vec4 v0x61a407958db0_0, 0, 1;
    %jmp T_1.12;
T_1.1 ;
    %load/vec4 v0x61a407957830_0;
    %store/vec4 v0x61a407958db0_0, 0, 1;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0x61a40795d890_0;
    %store/vec4 v0x61a407958db0_0, 0, 1;
    %jmp T_1.12;
T_1.3 ;
    %load/vec4 v0x61a407959130_0;
    %store/vec4 v0x61a407958db0_0, 0, 1;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0x61a407959d30_0;
    %store/vec4 v0x61a407958db0_0, 0, 1;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v0x61a4079546d0_0;
    %store/vec4 v0x61a407958db0_0, 0, 1;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v0x61a4079578f0_0;
    %store/vec4 v0x61a407958db0_0, 0, 1;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v0x61a40795b7f0_0;
    %store/vec4 v0x61a407958db0_0, 0, 1;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x61a4079591d0_0;
    %store/vec4 v0x61a407958db0_0, 0, 1;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x61a407958cf0_0;
    %store/vec4 v0x61a407958db0_0, 0, 1;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x61a407954790_0;
    %store/vec4 v0x61a407958db0_0, 0, 1;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x61a407977c30;
T_2 ;
    %wait E_0x61a40797fe40;
    %load/vec4 v0x61a40793cf40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %load/vec4 v0x61a4079364b0_0;
    %store/vec4 v0x61a407938900_0, 0, 1;
    %jmp T_2.12;
T_2.0 ;
    %load/vec4 v0x61a407938550_0;
    %store/vec4 v0x61a407938900_0, 0, 1;
    %jmp T_2.12;
T_2.1 ;
    %load/vec4 v0x61a407938550_0;
    %store/vec4 v0x61a407938900_0, 0, 1;
    %jmp T_2.12;
T_2.2 ;
    %load/vec4 v0x61a40793dec0_0;
    %store/vec4 v0x61a407938900_0, 0, 1;
    %jmp T_2.12;
T_2.3 ;
    %load/vec4 v0x61a40793b9c0_0;
    %store/vec4 v0x61a407938900_0, 0, 1;
    %jmp T_2.12;
T_2.4 ;
    %load/vec4 v0x61a40793ce80_0;
    %store/vec4 v0x61a407938900_0, 0, 1;
    %jmp T_2.12;
T_2.5 ;
    %load/vec4 v0x61a4079363f0_0;
    %store/vec4 v0x61a407938900_0, 0, 1;
    %jmp T_2.12;
T_2.6 ;
    %load/vec4 v0x61a407938610_0;
    %store/vec4 v0x61a407938900_0, 0, 1;
    %jmp T_2.12;
T_2.7 ;
    %load/vec4 v0x61a40793d380_0;
    %store/vec4 v0x61a407938900_0, 0, 1;
    %jmp T_2.12;
T_2.8 ;
    %load/vec4 v0x61a40793ba80_0;
    %store/vec4 v0x61a407938900_0, 0, 1;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v0x61a407938860_0;
    %store/vec4 v0x61a407938900_0, 0, 1;
    %jmp T_2.12;
T_2.10 ;
    %load/vec4 v0x61a4079364b0_0;
    %store/vec4 v0x61a407938900_0, 0, 1;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x61a407935e40;
T_3 ;
    %wait E_0x61a40767f760;
    %load/vec4 v0x61a40791ca90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %load/vec4 v0x61a407918020_0;
    %store/vec4 v0x61a40791a640_0, 0, 1;
    %jmp T_3.12;
T_3.0 ;
    %load/vec4 v0x61a407918b80_0;
    %store/vec4 v0x61a40791a640_0, 0, 1;
    %jmp T_3.12;
T_3.1 ;
    %load/vec4 v0x61a407918b80_0;
    %store/vec4 v0x61a40791a640_0, 0, 1;
    %jmp T_3.12;
T_3.2 ;
    %load/vec4 v0x61a407921010_0;
    %store/vec4 v0x61a40791a640_0, 0, 1;
    %jmp T_3.12;
T_3.3 ;
    %load/vec4 v0x61a40791c6e0_0;
    %store/vec4 v0x61a40791a640_0, 0, 1;
    %jmp T_3.12;
T_3.4 ;
    %load/vec4 v0x61a40791c9f0_0;
    %store/vec4 v0x61a40791a640_0, 0, 1;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0x61a407917f80_0;
    %store/vec4 v0x61a40791a640_0, 0, 1;
    %jmp T_3.12;
T_3.6 ;
    %load/vec4 v0x61a407918c40_0;
    %store/vec4 v0x61a40791a640_0, 0, 1;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0x61a40791fc10_0;
    %store/vec4 v0x61a40791a640_0, 0, 1;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0x61a40791c7a0_0;
    %store/vec4 v0x61a40791a640_0, 0, 1;
    %jmp T_3.12;
T_3.9 ;
    %load/vec4 v0x61a40791a580_0;
    %store/vec4 v0x61a40791a640_0, 0, 1;
    %jmp T_3.12;
T_3.10 ;
    %load/vec4 v0x61a407918020_0;
    %store/vec4 v0x61a40791a640_0, 0, 1;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x61a40793f310;
T_4 ;
    %wait E_0x61a407917be0;
    %load/vec4 v0x61a4078fe7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %load/vec4 v0x61a4078fa8d0_0;
    %store/vec4 v0x61a4078fc1b0_0, 0, 1;
    %jmp T_4.12;
T_4.0 ;
    %load/vec4 v0x61a4078fbcd0_0;
    %store/vec4 v0x61a4078fc1b0_0, 0, 1;
    %jmp T_4.12;
T_4.1 ;
    %load/vec4 v0x61a4078fbcd0_0;
    %store/vec4 v0x61a4078fc1b0_0, 0, 1;
    %jmp T_4.12;
T_4.2 ;
    %load/vec4 v0x61a407900b80_0;
    %store/vec4 v0x61a4078fc1b0_0, 0, 1;
    %jmp T_4.12;
T_4.3 ;
    %load/vec4 v0x61a4078fcd10_0;
    %store/vec4 v0x61a4078fc1b0_0, 0, 1;
    %jmp T_4.12;
T_4.4 ;
    %load/vec4 v0x61a4078fe710_0;
    %store/vec4 v0x61a4078fc1b0_0, 0, 1;
    %jmp T_4.12;
T_4.5 ;
    %load/vec4 v0x61a4078fa810_0;
    %store/vec4 v0x61a4078fc1b0_0, 0, 1;
    %jmp T_4.12;
T_4.6 ;
    %load/vec4 v0x61a4078fbd90_0;
    %store/vec4 v0x61a4078fc1b0_0, 0, 1;
    %jmp T_4.12;
T_4.7 ;
    %load/vec4 v0x61a407900930_0;
    %store/vec4 v0x61a4078fc1b0_0, 0, 1;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x61a4078fcdd0_0;
    %store/vec4 v0x61a4078fc1b0_0, 0, 1;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x61a4078fc110_0;
    %store/vec4 v0x61a4078fc1b0_0, 0, 1;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x61a4078fa8d0_0;
    %store/vec4 v0x61a4078fc1b0_0, 0, 1;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x61a4079487e0;
T_5 ;
    %wait E_0x61a4078f7750;
    %load/vec4 v0x61a4078e0f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %load/vec4 v0x61a4078db900_0;
    %store/vec4 v0x61a4078dff00_0, 0, 1;
    %jmp T_5.12;
T_5.0 ;
    %load/vec4 v0x61a4078de9a0_0;
    %store/vec4 v0x61a4078dff00_0, 0, 1;
    %jmp T_5.12;
T_5.1 ;
    %load/vec4 v0x61a4078de9a0_0;
    %store/vec4 v0x61a4078dff00_0, 0, 1;
    %jmp T_5.12;
T_5.2 ;
    %load/vec4 v0x61a4078e4a00_0;
    %store/vec4 v0x61a4078dff00_0, 0, 1;
    %jmp T_5.12;
T_5.3 ;
    %load/vec4 v0x61a4078e02a0_0;
    %store/vec4 v0x61a4078dff00_0, 0, 1;
    %jmp T_5.12;
T_5.4 ;
    %load/vec4 v0x61a4078e0ea0_0;
    %store/vec4 v0x61a4078dff00_0, 0, 1;
    %jmp T_5.12;
T_5.5 ;
    %load/vec4 v0x61a4078db840_0;
    %store/vec4 v0x61a4078dff00_0, 0, 1;
    %jmp T_5.12;
T_5.6 ;
    %load/vec4 v0x61a4078dea60_0;
    %store/vec4 v0x61a4078dff00_0, 0, 1;
    %jmp T_5.12;
T_5.7 ;
    %load/vec4 v0x61a4078e2960_0;
    %store/vec4 v0x61a4078dff00_0, 0, 1;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v0x61a4078e0360_0;
    %store/vec4 v0x61a4078dff00_0, 0, 1;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v0x61a4078dfe60_0;
    %store/vec4 v0x61a4078dff00_0, 0, 1;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v0x61a4078db900_0;
    %store/vec4 v0x61a4078dff00_0, 0, 1;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x61a407951cb0;
T_6 ;
    %wait E_0x61a40763c170;
    %load/vec4 v0x61a4078c44d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %load/vec4 v0x61a4078bf760_0;
    %store/vec4 v0x61a4078c2bf0_0, 0, 1;
    %jmp T_6.12;
T_6.0 ;
    %load/vec4 v0x61a4078bf9d0_0;
    %store/vec4 v0x61a4078c2bf0_0, 0, 1;
    %jmp T_6.12;
T_6.1 ;
    %load/vec4 v0x61a4078bf9d0_0;
    %store/vec4 v0x61a4078c2bf0_0, 0, 1;
    %jmp T_6.12;
T_6.2 ;
    %load/vec4 v0x61a4078c6a30_0;
    %store/vec4 v0x61a4078c2bf0_0, 0, 1;
    %jmp T_6.12;
T_6.3 ;
    %load/vec4 v0x61a4078c3ff0_0;
    %store/vec4 v0x61a4078c2bf0_0, 0, 1;
    %jmp T_6.12;
T_6.4 ;
    %load/vec4 v0x61a4078c4430_0;
    %store/vec4 v0x61a4078c2bf0_0, 0, 1;
    %jmp T_6.12;
T_6.5 ;
    %load/vec4 v0x61a4078bf6c0_0;
    %store/vec4 v0x61a4078c2bf0_0, 0, 1;
    %jmp T_6.12;
T_6.6 ;
    %load/vec4 v0x61a4078bfa90_0;
    %store/vec4 v0x61a4078c2bf0_0, 0, 1;
    %jmp T_6.12;
T_6.7 ;
    %load/vec4 v0x61a4078c50f0_0;
    %store/vec4 v0x61a4078c2bf0_0, 0, 1;
    %jmp T_6.12;
T_6.8 ;
    %load/vec4 v0x61a4078c40b0_0;
    %store/vec4 v0x61a4078c2bf0_0, 0, 1;
    %jmp T_6.12;
T_6.9 ;
    %load/vec4 v0x61a4078c2b30_0;
    %store/vec4 v0x61a4078c2bf0_0, 0, 1;
    %jmp T_6.12;
T_6.10 ;
    %load/vec4 v0x61a4078bf760_0;
    %store/vec4 v0x61a4078c2bf0_0, 0, 1;
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x61a407910b00;
T_7 ;
    %wait E_0x61a4078bd600;
    %load/vec4 v0x61a4078a8240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %load/vec4 v0x61a4078a17b0_0;
    %store/vec4 v0x61a4078a3c00_0, 0, 1;
    %jmp T_7.12;
T_7.0 ;
    %load/vec4 v0x61a4078a3850_0;
    %store/vec4 v0x61a4078a3c00_0, 0, 1;
    %jmp T_7.12;
T_7.1 ;
    %load/vec4 v0x61a4078a3850_0;
    %store/vec4 v0x61a4078a3c00_0, 0, 1;
    %jmp T_7.12;
T_7.2 ;
    %load/vec4 v0x61a4078a91c0_0;
    %store/vec4 v0x61a4078a3c00_0, 0, 1;
    %jmp T_7.12;
T_7.3 ;
    %load/vec4 v0x61a4078a6cc0_0;
    %store/vec4 v0x61a4078a3c00_0, 0, 1;
    %jmp T_7.12;
T_7.4 ;
    %load/vec4 v0x61a4078a8180_0;
    %store/vec4 v0x61a4078a3c00_0, 0, 1;
    %jmp T_7.12;
T_7.5 ;
    %load/vec4 v0x61a4078a16f0_0;
    %store/vec4 v0x61a4078a3c00_0, 0, 1;
    %jmp T_7.12;
T_7.6 ;
    %load/vec4 v0x61a4078a3910_0;
    %store/vec4 v0x61a4078a3c00_0, 0, 1;
    %jmp T_7.12;
T_7.7 ;
    %load/vec4 v0x61a4078a8680_0;
    %store/vec4 v0x61a4078a3c00_0, 0, 1;
    %jmp T_7.12;
T_7.8 ;
    %load/vec4 v0x61a4078a6d80_0;
    %store/vec4 v0x61a4078a3c00_0, 0, 1;
    %jmp T_7.12;
T_7.9 ;
    %load/vec4 v0x61a4078a3b60_0;
    %store/vec4 v0x61a4078a3c00_0, 0, 1;
    %jmp T_7.12;
T_7.10 ;
    %load/vec4 v0x61a4078a17b0_0;
    %store/vec4 v0x61a4078a3c00_0, 0, 1;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x61a407919fd0;
T_8 ;
    %wait E_0x61a40789fd90;
    %load/vec4 v0x61a407887db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %load/vec4 v0x61a407883340_0;
    %store/vec4 v0x61a407885940_0, 0, 1;
    %jmp T_8.12;
T_8.0 ;
    %load/vec4 v0x61a407883e80_0;
    %store/vec4 v0x61a407885940_0, 0, 1;
    %jmp T_8.12;
T_8.1 ;
    %load/vec4 v0x61a407883e80_0;
    %store/vec4 v0x61a407885940_0, 0, 1;
    %jmp T_8.12;
T_8.2 ;
    %load/vec4 v0x61a40788c310_0;
    %store/vec4 v0x61a407885940_0, 0, 1;
    %jmp T_8.12;
T_8.3 ;
    %load/vec4 v0x61a4078879e0_0;
    %store/vec4 v0x61a407885940_0, 0, 1;
    %jmp T_8.12;
T_8.4 ;
    %load/vec4 v0x61a407887cf0_0;
    %store/vec4 v0x61a407885940_0, 0, 1;
    %jmp T_8.12;
T_8.5 ;
    %load/vec4 v0x61a407883280_0;
    %store/vec4 v0x61a407885940_0, 0, 1;
    %jmp T_8.12;
T_8.6 ;
    %load/vec4 v0x61a407883f20_0;
    %store/vec4 v0x61a407885940_0, 0, 1;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v0x61a40788aef0_0;
    %store/vec4 v0x61a407885940_0, 0, 1;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v0x61a407887aa0_0;
    %store/vec4 v0x61a407885940_0, 0, 1;
    %jmp T_8.12;
T_8.9 ;
    %load/vec4 v0x61a407885880_0;
    %store/vec4 v0x61a407885940_0, 0, 1;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v0x61a407883340_0;
    %store/vec4 v0x61a407885940_0, 0, 1;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x61a4079234a0;
T_9 ;
    %wait E_0x61a4079167a0;
    %load/vec4 v0x61a407869ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %load/vec4 v0x61a407865bb0_0;
    %store/vec4 v0x61a4078674d0_0, 0, 1;
    %jmp T_9.12;
T_9.0 ;
    %load/vec4 v0x61a407866fd0_0;
    %store/vec4 v0x61a4078674d0_0, 0, 1;
    %jmp T_9.12;
T_9.1 ;
    %load/vec4 v0x61a407866fd0_0;
    %store/vec4 v0x61a4078674d0_0, 0, 1;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v0x61a40786be80_0;
    %store/vec4 v0x61a4078674d0_0, 0, 1;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v0x61a407868010_0;
    %store/vec4 v0x61a4078674d0_0, 0, 1;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0x61a407869a10_0;
    %store/vec4 v0x61a4078674d0_0, 0, 1;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v0x61a407865b10_0;
    %store/vec4 v0x61a4078674d0_0, 0, 1;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0x61a407867090_0;
    %store/vec4 v0x61a4078674d0_0, 0, 1;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0x61a40786bc30_0;
    %store/vec4 v0x61a4078674d0_0, 0, 1;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0x61a4078680d0_0;
    %store/vec4 v0x61a4078674d0_0, 0, 1;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0x61a407867410_0;
    %store/vec4 v0x61a4078674d0_0, 0, 1;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0x61a407865bb0_0;
    %store/vec4 v0x61a4078674d0_0, 0, 1;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x61a40792c970;
T_10 ;
    %wait E_0x61a407862a50;
    %load/vec4 v0x61a40784c270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %load/vec4 v0x61a407846c80_0;
    %store/vec4 v0x61a40784b210_0, 0, 1;
    %jmp T_10.12;
T_10.0 ;
    %load/vec4 v0x61a407849cb0_0;
    %store/vec4 v0x61a40784b210_0, 0, 1;
    %jmp T_10.12;
T_10.1 ;
    %load/vec4 v0x61a407849cb0_0;
    %store/vec4 v0x61a40784b210_0, 0, 1;
    %jmp T_10.12;
T_10.2 ;
    %load/vec4 v0x61a40784fd10_0;
    %store/vec4 v0x61a40784b210_0, 0, 1;
    %jmp T_10.12;
T_10.3 ;
    %load/vec4 v0x61a40784b5b0_0;
    %store/vec4 v0x61a40784b210_0, 0, 1;
    %jmp T_10.12;
T_10.4 ;
    %load/vec4 v0x61a40784c1b0_0;
    %store/vec4 v0x61a40784b210_0, 0, 1;
    %jmp T_10.12;
T_10.5 ;
    %load/vec4 v0x61a407846bc0_0;
    %store/vec4 v0x61a40784b210_0, 0, 1;
    %jmp T_10.12;
T_10.6 ;
    %load/vec4 v0x61a407849d70_0;
    %store/vec4 v0x61a40784b210_0, 0, 1;
    %jmp T_10.12;
T_10.7 ;
    %load/vec4 v0x61a40784dc70_0;
    %store/vec4 v0x61a40784b210_0, 0, 1;
    %jmp T_10.12;
T_10.8 ;
    %load/vec4 v0x61a40784b670_0;
    %store/vec4 v0x61a40784b210_0, 0, 1;
    %jmp T_10.12;
T_10.9 ;
    %load/vec4 v0x61a40784b170_0;
    %store/vec4 v0x61a40784b210_0, 0, 1;
    %jmp T_10.12;
T_10.10 ;
    %load/vec4 v0x61a407846c80_0;
    %store/vec4 v0x61a40784b210_0, 0, 1;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x61a4078eb7c0;
T_11 ;
    %wait E_0x61a407846990;
    %load/vec4 v0x61a40782f430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %load/vec4 v0x61a4078289d0_0;
    %store/vec4 v0x61a40782aea0_0, 0, 1;
    %jmp T_11.12;
T_11.0 ;
    %load/vec4 v0x61a40782ab10_0;
    %store/vec4 v0x61a40782aea0_0, 0, 1;
    %jmp T_11.12;
T_11.1 ;
    %load/vec4 v0x61a40782ab10_0;
    %store/vec4 v0x61a40782aea0_0, 0, 1;
    %jmp T_11.12;
T_11.2 ;
    %load/vec4 v0x61a4078303d0_0;
    %store/vec4 v0x61a40782aea0_0, 0, 1;
    %jmp T_11.12;
T_11.3 ;
    %load/vec4 v0x61a40782ded0_0;
    %store/vec4 v0x61a40782aea0_0, 0, 1;
    %jmp T_11.12;
T_11.4 ;
    %load/vec4 v0x61a40782f390_0;
    %store/vec4 v0x61a40782aea0_0, 0, 1;
    %jmp T_11.12;
T_11.5 ;
    %load/vec4 v0x61a407828930_0;
    %store/vec4 v0x61a40782aea0_0, 0, 1;
    %jmp T_11.12;
T_11.6 ;
    %load/vec4 v0x61a40782abd0_0;
    %store/vec4 v0x61a40782aea0_0, 0, 1;
    %jmp T_11.12;
T_11.7 ;
    %load/vec4 v0x61a40782f890_0;
    %store/vec4 v0x61a40782aea0_0, 0, 1;
    %jmp T_11.12;
T_11.8 ;
    %load/vec4 v0x61a40782df90_0;
    %store/vec4 v0x61a40782aea0_0, 0, 1;
    %jmp T_11.12;
T_11.9 ;
    %load/vec4 v0x61a40782ade0_0;
    %store/vec4 v0x61a40782aea0_0, 0, 1;
    %jmp T_11.12;
T_11.10 ;
    %load/vec4 v0x61a4078289d0_0;
    %store/vec4 v0x61a40782aea0_0, 0, 1;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x61a4078f4c90;
T_12 ;
    %wait E_0x61a407826fd0;
    %load/vec4 v0x61a4078121b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %load/vec4 v0x61a40780b210_0;
    %store/vec4 v0x61a40780edd0_0, 0, 1;
    %jmp T_12.12;
T_12.0 ;
    %load/vec4 v0x61a40780cb50_0;
    %store/vec4 v0x61a40780edd0_0, 0, 1;
    %jmp T_12.12;
T_12.1 ;
    %load/vec4 v0x61a40780cb50_0;
    %store/vec4 v0x61a40780edd0_0, 0, 1;
    %jmp T_12.12;
T_12.2 ;
    %load/vec4 v0x61a4078139f0_0;
    %store/vec4 v0x61a40780edd0_0, 0, 1;
    %jmp T_12.12;
T_12.3 ;
    %load/vec4 v0x61a40780f000_0;
    %store/vec4 v0x61a40780edd0_0, 0, 1;
    %jmp T_12.12;
T_12.4 ;
    %load/vec4 v0x61a4078120f0_0;
    %store/vec4 v0x61a40780edd0_0, 0, 1;
    %jmp T_12.12;
T_12.5 ;
    %load/vec4 v0x61a40780b150_0;
    %store/vec4 v0x61a40780edd0_0, 0, 1;
    %jmp T_12.12;
T_12.6 ;
    %load/vec4 v0x61a40780cc10_0;
    %store/vec4 v0x61a40780edd0_0, 0, 1;
    %jmp T_12.12;
T_12.7 ;
    %load/vec4 v0x61a407813670_0;
    %store/vec4 v0x61a40780edd0_0, 0, 1;
    %jmp T_12.12;
T_12.8 ;
    %load/vec4 v0x61a40780f0c0_0;
    %store/vec4 v0x61a40780edd0_0, 0, 1;
    %jmp T_12.12;
T_12.9 ;
    %load/vec4 v0x61a40780ed30_0;
    %store/vec4 v0x61a40780edd0_0, 0, 1;
    %jmp T_12.12;
T_12.10 ;
    %load/vec4 v0x61a40780b210_0;
    %store/vec4 v0x61a40780edd0_0, 0, 1;
    %jmp T_12.12;
T_12.12 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x61a4078fe160;
T_13 ;
    %wait E_0x61a40780a5f0;
    %load/vec4 v0x61a4077f2ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %load/vec4 v0x61a4077ee3d0_0;
    %store/vec4 v0x61a4077ef430_0, 0, 1;
    %jmp T_13.12;
T_13.0 ;
    %load/vec4 v0x61a4077ee770_0;
    %store/vec4 v0x61a4077ef430_0, 0, 1;
    %jmp T_13.12;
T_13.1 ;
    %load/vec4 v0x61a4077ee770_0;
    %store/vec4 v0x61a4077ef430_0, 0, 1;
    %jmp T_13.12;
T_13.2 ;
    %load/vec4 v0x61a4077f6310_0;
    %store/vec4 v0x61a4077ef430_0, 0, 1;
    %jmp T_13.12;
T_13.3 ;
    %load/vec4 v0x61a4077f0d70_0;
    %store/vec4 v0x61a4077ef430_0, 0, 1;
    %jmp T_13.12;
T_13.4 ;
    %load/vec4 v0x61a4077f2f50_0;
    %store/vec4 v0x61a4077ef430_0, 0, 1;
    %jmp T_13.12;
T_13.5 ;
    %load/vec4 v0x61a4077ee330_0;
    %store/vec4 v0x61a4077ef430_0, 0, 1;
    %jmp T_13.12;
T_13.6 ;
    %load/vec4 v0x61a4077ee830_0;
    %store/vec4 v0x61a4077ef430_0, 0, 1;
    %jmp T_13.12;
T_13.7 ;
    %load/vec4 v0x61a4077f32e0_0;
    %store/vec4 v0x61a4077ef430_0, 0, 1;
    %jmp T_13.12;
T_13.8 ;
    %load/vec4 v0x61a4077f0e30_0;
    %store/vec4 v0x61a4077ef430_0, 0, 1;
    %jmp T_13.12;
T_13.9 ;
    %load/vec4 v0x61a4077ef370_0;
    %store/vec4 v0x61a4077ef430_0, 0, 1;
    %jmp T_13.12;
T_13.10 ;
    %load/vec4 v0x61a4077ee3d0_0;
    %store/vec4 v0x61a4077ef430_0, 0, 1;
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x61a407907630;
T_14 ;
    %wait E_0x61a4077ecf10;
    %load/vec4 v0x61a4077d5050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %load/vec4 v0x61a4077d1150_0;
    %store/vec4 v0x61a4077d2a30_0, 0, 1;
    %jmp T_14.12;
T_14.0 ;
    %load/vec4 v0x61a4077d2550_0;
    %store/vec4 v0x61a4077d2a30_0, 0, 1;
    %jmp T_14.12;
T_14.1 ;
    %load/vec4 v0x61a4077d2550_0;
    %store/vec4 v0x61a4077d2a30_0, 0, 1;
    %jmp T_14.12;
T_14.2 ;
    %load/vec4 v0x61a4077d7440_0;
    %store/vec4 v0x61a4077d2a30_0, 0, 1;
    %jmp T_14.12;
T_14.3 ;
    %load/vec4 v0x61a4077d3590_0;
    %store/vec4 v0x61a4077d2a30_0, 0, 1;
    %jmp T_14.12;
T_14.4 ;
    %load/vec4 v0x61a4077d4f90_0;
    %store/vec4 v0x61a4077d2a30_0, 0, 1;
    %jmp T_14.12;
T_14.5 ;
    %load/vec4 v0x61a4077d1090_0;
    %store/vec4 v0x61a4077d2a30_0, 0, 1;
    %jmp T_14.12;
T_14.6 ;
    %load/vec4 v0x61a4077d2610_0;
    %store/vec4 v0x61a4077d2a30_0, 0, 1;
    %jmp T_14.12;
T_14.7 ;
    %load/vec4 v0x61a4077d7230_0;
    %store/vec4 v0x61a4077d2a30_0, 0, 1;
    %jmp T_14.12;
T_14.8 ;
    %load/vec4 v0x61a4077d3650_0;
    %store/vec4 v0x61a4077d2a30_0, 0, 1;
    %jmp T_14.12;
T_14.9 ;
    %load/vec4 v0x61a4077d2990_0;
    %store/vec4 v0x61a4077d2a30_0, 0, 1;
    %jmp T_14.12;
T_14.10 ;
    %load/vec4 v0x61a4077d1150_0;
    %store/vec4 v0x61a4077d2a30_0, 0, 1;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x61a4078c6480;
T_15 ;
    %wait E_0x61a4077ce040;
    %load/vec4 v0x61a4077b6c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %load/vec4 v0x61a4077afdb0_0;
    %store/vec4 v0x61a4077b5370_0, 0, 1;
    %jmp T_15.12;
T_15.0 ;
    %load/vec4 v0x61a4077b1ef0_0;
    %store/vec4 v0x61a4077b5370_0, 0, 1;
    %jmp T_15.12;
T_15.1 ;
    %load/vec4 v0x61a4077b1ef0_0;
    %store/vec4 v0x61a4077b5370_0, 0, 1;
    %jmp T_15.12;
T_15.2 ;
    %load/vec4 v0x61a4077b91b0_0;
    %store/vec4 v0x61a4077b5370_0, 0, 1;
    %jmp T_15.12;
T_15.3 ;
    %load/vec4 v0x61a4077b6770_0;
    %store/vec4 v0x61a4077b5370_0, 0, 1;
    %jmp T_15.12;
T_15.4 ;
    %load/vec4 v0x61a4077b6bb0_0;
    %store/vec4 v0x61a4077b5370_0, 0, 1;
    %jmp T_15.12;
T_15.5 ;
    %load/vec4 v0x61a4077afd10_0;
    %store/vec4 v0x61a4077b5370_0, 0, 1;
    %jmp T_15.12;
T_15.6 ;
    %load/vec4 v0x61a4077b1fb0_0;
    %store/vec4 v0x61a4077b5370_0, 0, 1;
    %jmp T_15.12;
T_15.7 ;
    %load/vec4 v0x61a4077b7870_0;
    %store/vec4 v0x61a4077b5370_0, 0, 1;
    %jmp T_15.12;
T_15.8 ;
    %load/vec4 v0x61a4077b6830_0;
    %store/vec4 v0x61a4077b5370_0, 0, 1;
    %jmp T_15.12;
T_15.9 ;
    %load/vec4 v0x61a4077b52b0_0;
    %store/vec4 v0x61a4077b5370_0, 0, 1;
    %jmp T_15.12;
T_15.10 ;
    %load/vec4 v0x61a4077afdb0_0;
    %store/vec4 v0x61a4077b5370_0, 0, 1;
    %jmp T_15.12;
T_15.12 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x61a4078cf950;
T_16 ;
    %wait E_0x61a4077ae3b0;
    %load/vec4 v0x61a407792530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %load/vec4 v0x61a40778cc70_0;
    %store/vec4 v0x61a4077914f0_0, 0, 1;
    %jmp T_16.12;
T_16.0 ;
    %load/vec4 v0x61a407791590_0;
    %store/vec4 v0x61a4077914f0_0, 0, 1;
    %jmp T_16.12;
T_16.1 ;
    %load/vec4 v0x61a407791590_0;
    %store/vec4 v0x61a4077914f0_0, 0, 1;
    %jmp T_16.12;
T_16.2 ;
    %load/vec4 v0x61a407799590_0;
    %store/vec4 v0x61a4077914f0_0, 0, 1;
    %jmp T_16.12;
T_16.3 ;
    %load/vec4 v0x61a4077925f0_0;
    %store/vec4 v0x61a4077914f0_0, 0, 1;
    %jmp T_16.12;
T_16.4 ;
    %load/vec4 v0x61a407793ff0_0;
    %store/vec4 v0x61a4077914f0_0, 0, 1;
    %jmp T_16.12;
T_16.5 ;
    %load/vec4 v0x61a4077900f0_0;
    %store/vec4 v0x61a4077914f0_0, 0, 1;
    %jmp T_16.12;
T_16.6 ;
    %load/vec4 v0x61a407790030_0;
    %store/vec4 v0x61a4077914f0_0, 0, 1;
    %jmp T_16.12;
T_16.7 ;
    %load/vec4 v0x61a407793f30_0;
    %store/vec4 v0x61a4077914f0_0, 0, 1;
    %jmp T_16.12;
T_16.8 ;
    %load/vec4 v0x61a407791930_0;
    %store/vec4 v0x61a4077914f0_0, 0, 1;
    %jmp T_16.12;
T_16.9 ;
    %load/vec4 v0x61a4077919f0_0;
    %store/vec4 v0x61a4077914f0_0, 0, 1;
    %jmp T_16.12;
T_16.10 ;
    %load/vec4 v0x61a40778cc70_0;
    %store/vec4 v0x61a4077914f0_0, 0, 1;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x61a4078d8e20;
T_17 ;
    %wait E_0x61a407838d50;
    %load/vec4 v0x61a407774310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %load/vec4 v0x61a40776c770_0;
    %store/vec4 v0x61a40776ed70_0, 0, 1;
    %jmp T_17.12;
T_17.0 ;
    %load/vec4 v0x61a40776d2b0_0;
    %store/vec4 v0x61a40776ed70_0, 0, 1;
    %jmp T_17.12;
T_17.1 ;
    %load/vec4 v0x61a40776d2b0_0;
    %store/vec4 v0x61a40776ed70_0, 0, 1;
    %jmp T_17.12;
T_17.2 ;
    %load/vec4 v0x61a407775b50_0;
    %store/vec4 v0x61a40776ed70_0, 0, 1;
    %jmp T_17.12;
T_17.3 ;
    %load/vec4 v0x61a407770e90_0;
    %store/vec4 v0x61a40776ed70_0, 0, 1;
    %jmp T_17.12;
T_17.4 ;
    %load/vec4 v0x61a407774250_0;
    %store/vec4 v0x61a40776ed70_0, 0, 1;
    %jmp T_17.12;
T_17.5 ;
    %load/vec4 v0x61a40776c6b0_0;
    %store/vec4 v0x61a40776ed70_0, 0, 1;
    %jmp T_17.12;
T_17.6 ;
    %load/vec4 v0x61a40776d350_0;
    %store/vec4 v0x61a40776ed70_0, 0, 1;
    %jmp T_17.12;
T_17.7 ;
    %load/vec4 v0x61a4077757b0_0;
    %store/vec4 v0x61a40776ed70_0, 0, 1;
    %jmp T_17.12;
T_17.8 ;
    %load/vec4 v0x61a407770f50_0;
    %store/vec4 v0x61a40776ed70_0, 0, 1;
    %jmp T_17.12;
T_17.9 ;
    %load/vec4 v0x61a40776ecb0_0;
    %store/vec4 v0x61a40776ed70_0, 0, 1;
    %jmp T_17.12;
T_17.10 ;
    %load/vec4 v0x61a40776c770_0;
    %store/vec4 v0x61a40776ed70_0, 0, 1;
    %jmp T_17.12;
T_17.12 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x61a4078e22f0;
T_18 ;
    %wait E_0x61a407824b50;
    %load/vec4 v0x61a407750530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %load/vec4 v0x61a4077480d0_0;
    %store/vec4 v0x61a40774bcd0_0, 0, 1;
    %jmp T_18.12;
T_18.0 ;
    %load/vec4 v0x61a407749a30_0;
    %store/vec4 v0x61a40774bcd0_0, 0, 1;
    %jmp T_18.12;
T_18.1 ;
    %load/vec4 v0x61a407749a30_0;
    %store/vec4 v0x61a40774bcd0_0, 0, 1;
    %jmp T_18.12;
T_18.2 ;
    %load/vec4 v0x61a4077514d0_0;
    %store/vec4 v0x61a40774bcd0_0, 0, 1;
    %jmp T_18.12;
T_18.3 ;
    %load/vec4 v0x61a40774efd0_0;
    %store/vec4 v0x61a40774bcd0_0, 0, 1;
    %jmp T_18.12;
T_18.4 ;
    %load/vec4 v0x61a407750490_0;
    %store/vec4 v0x61a40774bcd0_0, 0, 1;
    %jmp T_18.12;
T_18.5 ;
    %load/vec4 v0x61a407748030_0;
    %store/vec4 v0x61a40774bcd0_0, 0, 1;
    %jmp T_18.12;
T_18.6 ;
    %load/vec4 v0x61a407749af0_0;
    %store/vec4 v0x61a40774bcd0_0, 0, 1;
    %jmp T_18.12;
T_18.7 ;
    %load/vec4 v0x61a407750990_0;
    %store/vec4 v0x61a40774bcd0_0, 0, 1;
    %jmp T_18.12;
T_18.8 ;
    %load/vec4 v0x61a40774f090_0;
    %store/vec4 v0x61a40774bcd0_0, 0, 1;
    %jmp T_18.12;
T_18.9 ;
    %load/vec4 v0x61a40774bc10_0;
    %store/vec4 v0x61a40774bcd0_0, 0, 1;
    %jmp T_18.12;
T_18.10 ;
    %load/vec4 v0x61a4077480d0_0;
    %store/vec4 v0x61a40774bcd0_0, 0, 1;
    %jmp T_18.12;
T_18.12 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x61a4078a1140;
T_19 ;
    %wait E_0x61a4077474d0;
    %load/vec4 v0x61a407897d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %load/vec4 v0x61a407885390_0;
    %store/vec4 v0x61a40788e860_0, 0, 1;
    %jmp T_19.12;
T_19.0 ;
    %load/vec4 v0x61a407885650_0;
    %store/vec4 v0x61a40788e860_0, 0, 1;
    %jmp T_19.12;
T_19.1 ;
    %load/vec4 v0x61a407885650_0;
    %store/vec4 v0x61a40788e860_0, 0, 1;
    %jmp T_19.12;
T_19.2 ;
    %load/vec4 v0x61a40772da00_0;
    %store/vec4 v0x61a40788e860_0, 0, 1;
    %jmp T_19.12;
T_19.3 ;
    %load/vec4 v0x61a40788eb20_0;
    %store/vec4 v0x61a40788e860_0, 0, 1;
    %jmp T_19.12;
T_19.4 ;
    %load/vec4 v0x61a407897c70_0;
    %store/vec4 v0x61a40788e860_0, 0, 1;
    %jmp T_19.12;
T_19.5 ;
    %load/vec4 v0x61a4078852d0_0;
    %store/vec4 v0x61a40788e860_0, 0, 1;
    %jmp T_19.12;
T_19.6 ;
    %load/vec4 v0x61a407885710_0;
    %store/vec4 v0x61a40788e860_0, 0, 1;
    %jmp T_19.12;
T_19.7 ;
    %load/vec4 v0x61a4078980b0_0;
    %store/vec4 v0x61a40788e860_0, 0, 1;
    %jmp T_19.12;
T_19.8 ;
    %load/vec4 v0x61a40788ebe0_0;
    %store/vec4 v0x61a40788e860_0, 0, 1;
    %jmp T_19.12;
T_19.9 ;
    %load/vec4 v0x61a40788e7a0_0;
    %store/vec4 v0x61a40788e860_0, 0, 1;
    %jmp T_19.12;
T_19.10 ;
    %load/vec4 v0x61a407885390_0;
    %store/vec4 v0x61a40788e860_0, 0, 1;
    %jmp T_19.12;
T_19.12 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x61a4078aa610;
T_20 ;
    %wait E_0x61a40787c220;
    %load/vec4 v0x61a407844220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %load/vec4 v0x61a4078318e0_0;
    %store/vec4 v0x61a40783ad80_0, 0, 1;
    %jmp T_20.12;
T_20.0 ;
    %load/vec4 v0x61a407831ba0_0;
    %store/vec4 v0x61a40783ad80_0, 0, 1;
    %jmp T_20.12;
T_20.1 ;
    %load/vec4 v0x61a407831ba0_0;
    %store/vec4 v0x61a40783ad80_0, 0, 1;
    %jmp T_20.12;
T_20.2 ;
    %load/vec4 v0x61a40784d600_0;
    %store/vec4 v0x61a40783ad80_0, 0, 1;
    %jmp T_20.12;
T_20.3 ;
    %load/vec4 v0x61a40783b040_0;
    %store/vec4 v0x61a40783ad80_0, 0, 1;
    %jmp T_20.12;
T_20.4 ;
    %load/vec4 v0x61a407844160_0;
    %store/vec4 v0x61a40783ad80_0, 0, 1;
    %jmp T_20.12;
T_20.5 ;
    %load/vec4 v0x61a407831820_0;
    %store/vec4 v0x61a40783ad80_0, 0, 1;
    %jmp T_20.12;
T_20.6 ;
    %load/vec4 v0x61a407831c60_0;
    %store/vec4 v0x61a40783ad80_0, 0, 1;
    %jmp T_20.12;
T_20.7 ;
    %load/vec4 v0x61a4078445a0_0;
    %store/vec4 v0x61a40783ad80_0, 0, 1;
    %jmp T_20.12;
T_20.8 ;
    %load/vec4 v0x61a40783b100_0;
    %store/vec4 v0x61a40783ad80_0, 0, 1;
    %jmp T_20.12;
T_20.9 ;
    %load/vec4 v0x61a40783acc0_0;
    %store/vec4 v0x61a40783ad80_0, 0, 1;
    %jmp T_20.12;
T_20.10 ;
    %load/vec4 v0x61a4078318e0_0;
    %store/vec4 v0x61a40783ad80_0, 0, 1;
    %jmp T_20.12;
T_20.12 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x61a4078b3ae0;
T_21 ;
    %wait E_0x61a4078287a0;
    %load/vec4 v0x61a4077f0880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %load/vec4 v0x61a4077ddf40_0;
    %store/vec4 v0x61a4077e73e0_0, 0, 1;
    %jmp T_21.12;
T_21.0 ;
    %load/vec4 v0x61a4077de200_0;
    %store/vec4 v0x61a4077e73e0_0, 0, 1;
    %jmp T_21.12;
T_21.1 ;
    %load/vec4 v0x61a4077de200_0;
    %store/vec4 v0x61a4077e73e0_0, 0, 1;
    %jmp T_21.12;
T_21.2 ;
    %load/vec4 v0x61a4077f9c60_0;
    %store/vec4 v0x61a4077e73e0_0, 0, 1;
    %jmp T_21.12;
T_21.3 ;
    %load/vec4 v0x61a4077e76a0_0;
    %store/vec4 v0x61a4077e73e0_0, 0, 1;
    %jmp T_21.12;
T_21.4 ;
    %load/vec4 v0x61a4077f07c0_0;
    %store/vec4 v0x61a4077e73e0_0, 0, 1;
    %jmp T_21.12;
T_21.5 ;
    %load/vec4 v0x61a4077dde80_0;
    %store/vec4 v0x61a4077e73e0_0, 0, 1;
    %jmp T_21.12;
T_21.6 ;
    %load/vec4 v0x61a4077de2c0_0;
    %store/vec4 v0x61a4077e73e0_0, 0, 1;
    %jmp T_21.12;
T_21.7 ;
    %load/vec4 v0x61a4077f0c00_0;
    %store/vec4 v0x61a4077e73e0_0, 0, 1;
    %jmp T_21.12;
T_21.8 ;
    %load/vec4 v0x61a4077e7760_0;
    %store/vec4 v0x61a4077e73e0_0, 0, 1;
    %jmp T_21.12;
T_21.9 ;
    %load/vec4 v0x61a4077e7320_0;
    %store/vec4 v0x61a4077e73e0_0, 0, 1;
    %jmp T_21.12;
T_21.10 ;
    %load/vec4 v0x61a4077ddf40_0;
    %store/vec4 v0x61a4077e73e0_0, 0, 1;
    %jmp T_21.12;
T_21.12 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x61a4078bcfb0;
T_22 ;
    %wait E_0x61a4077d4e00;
    %load/vec4 v0x61a40779cee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %load/vec4 v0x61a40778a5a0_0;
    %store/vec4 v0x61a407793a40_0, 0, 1;
    %jmp T_22.12;
T_22.0 ;
    %load/vec4 v0x61a40778a860_0;
    %store/vec4 v0x61a407793a40_0, 0, 1;
    %jmp T_22.12;
T_22.1 ;
    %load/vec4 v0x61a40778a860_0;
    %store/vec4 v0x61a407793a40_0, 0, 1;
    %jmp T_22.12;
T_22.2 ;
    %load/vec4 v0x61a4077a62c0_0;
    %store/vec4 v0x61a407793a40_0, 0, 1;
    %jmp T_22.12;
T_22.3 ;
    %load/vec4 v0x61a407793d00_0;
    %store/vec4 v0x61a407793a40_0, 0, 1;
    %jmp T_22.12;
T_22.4 ;
    %load/vec4 v0x61a40779ce20_0;
    %store/vec4 v0x61a407793a40_0, 0, 1;
    %jmp T_22.12;
T_22.5 ;
    %load/vec4 v0x61a40778a4e0_0;
    %store/vec4 v0x61a407793a40_0, 0, 1;
    %jmp T_22.12;
T_22.6 ;
    %load/vec4 v0x61a40778a920_0;
    %store/vec4 v0x61a407793a40_0, 0, 1;
    %jmp T_22.12;
T_22.7 ;
    %load/vec4 v0x61a40779d260_0;
    %store/vec4 v0x61a407793a40_0, 0, 1;
    %jmp T_22.12;
T_22.8 ;
    %load/vec4 v0x61a407793dc0_0;
    %store/vec4 v0x61a407793a40_0, 0, 1;
    %jmp T_22.12;
T_22.9 ;
    %load/vec4 v0x61a407793980_0;
    %store/vec4 v0x61a407793a40_0, 0, 1;
    %jmp T_22.12;
T_22.10 ;
    %load/vec4 v0x61a40778a5a0_0;
    %store/vec4 v0x61a407793a40_0, 0, 1;
    %jmp T_22.12;
T_22.12 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x61a407765260;
T_23 ;
    %wait E_0x61a40775c1e0;
    %load/vec4 v0x61a4077a8810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %load/vec4 v0x61a407783570_0;
    %store/vec4 v0x61a407795eb0_0, 0, 1;
    %jmp T_23.12;
T_23.0 ;
    %load/vec4 v0x61a40778c970_0;
    %store/vec4 v0x61a407795eb0_0, 0, 1;
    %jmp T_23.12;
T_23.1 ;
    %load/vec4 v0x61a40778c970_0;
    %store/vec4 v0x61a407795eb0_0, 0, 1;
    %jmp T_23.12;
T_23.2 ;
    %load/vec4 v0x61a40772d7d0_0;
    %store/vec4 v0x61a407795eb0_0, 0, 1;
    %jmp T_23.12;
T_23.3 ;
    %load/vec4 v0x61a40779f2b0_0;
    %store/vec4 v0x61a407795eb0_0, 0, 1;
    %jmp T_23.12;
T_23.4 ;
    %load/vec4 v0x61a4077a8750_0;
    %store/vec4 v0x61a407795eb0_0, 0, 1;
    %jmp T_23.12;
T_23.5 ;
    %load/vec4 v0x61a4077834d0_0;
    %store/vec4 v0x61a407795eb0_0, 0, 1;
    %jmp T_23.12;
T_23.6 ;
    %load/vec4 v0x61a40778ca30_0;
    %store/vec4 v0x61a407795eb0_0, 0, 1;
    %jmp T_23.12;
T_23.7 ;
    %load/vec4 v0x61a40772d510_0;
    %store/vec4 v0x61a407795eb0_0, 0, 1;
    %jmp T_23.12;
T_23.8 ;
    %load/vec4 v0x61a40779f370_0;
    %store/vec4 v0x61a407795eb0_0, 0, 1;
    %jmp T_23.12;
T_23.9 ;
    %load/vec4 v0x61a407795e10_0;
    %store/vec4 v0x61a407795eb0_0, 0, 1;
    %jmp T_23.12;
T_23.10 ;
    %load/vec4 v0x61a407783570_0;
    %store/vec4 v0x61a407795eb0_0, 0, 1;
    %jmp T_23.12;
T_23.12 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x61a40776e700;
T_24 ;
    %wait E_0x61a40777a0d0;
    %load/vec4 v0x61a40775e2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %load/vec4 v0x61a407900630_0;
    %store/vec4 v0x61a407912fd0_0, 0, 1;
    %jmp T_24.12;
T_24.0 ;
    %load/vec4 v0x61a407909a60_0;
    %store/vec4 v0x61a407912fd0_0, 0, 1;
    %jmp T_24.12;
T_24.1 ;
    %load/vec4 v0x61a407909a60_0;
    %store/vec4 v0x61a407912fd0_0, 0, 1;
    %jmp T_24.12;
T_24.2 ;
    %load/vec4 v0x61a40792eda0_0;
    %store/vec4 v0x61a407912fd0_0, 0, 1;
    %jmp T_24.12;
T_24.3 ;
    %load/vec4 v0x61a40791c400_0;
    %store/vec4 v0x61a407912fd0_0, 0, 1;
    %jmp T_24.12;
T_24.4 ;
    %load/vec4 v0x61a40775e250_0;
    %store/vec4 v0x61a407912fd0_0, 0, 1;
    %jmp T_24.12;
T_24.5 ;
    %load/vec4 v0x61a407900590_0;
    %store/vec4 v0x61a407912fd0_0, 0, 1;
    %jmp T_24.12;
T_24.6 ;
    %load/vec4 v0x61a407909b20_0;
    %store/vec4 v0x61a407912fd0_0, 0, 1;
    %jmp T_24.12;
T_24.7 ;
    %load/vec4 v0x61a407925990_0;
    %store/vec4 v0x61a407912fd0_0, 0, 1;
    %jmp T_24.12;
T_24.8 ;
    %load/vec4 v0x61a40791c4c0_0;
    %store/vec4 v0x61a407912fd0_0, 0, 1;
    %jmp T_24.12;
T_24.9 ;
    %load/vec4 v0x61a407912f30_0;
    %store/vec4 v0x61a407912fd0_0, 0, 1;
    %jmp T_24.12;
T_24.10 ;
    %load/vec4 v0x61a407900630_0;
    %store/vec4 v0x61a407912fd0_0, 0, 1;
    %jmp T_24.12;
T_24.12 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x61a407777ba0;
T_25 ;
    %wait E_0x61a407909bc0;
    %load/vec4 v0x61a407890c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %load/vec4 v0x61a40786b950_0;
    %store/vec4 v0x61a40787e2f0_0, 0, 1;
    %jmp T_25.12;
T_25.0 ;
    %load/vec4 v0x61a407874d60_0;
    %store/vec4 v0x61a40787e2f0_0, 0, 1;
    %jmp T_25.12;
T_25.1 ;
    %load/vec4 v0x61a407874d60_0;
    %store/vec4 v0x61a40787e2f0_0, 0, 1;
    %jmp T_25.12;
T_25.2 ;
    %load/vec4 v0x61a4078a3570_0;
    %store/vec4 v0x61a40787e2f0_0, 0, 1;
    %jmp T_25.12;
T_25.3 ;
    %load/vec4 v0x61a407887700_0;
    %store/vec4 v0x61a40787e2f0_0, 0, 1;
    %jmp T_25.12;
T_25.4 ;
    %load/vec4 v0x61a407890bd0_0;
    %store/vec4 v0x61a40787e2f0_0, 0, 1;
    %jmp T_25.12;
T_25.5 ;
    %load/vec4 v0x61a40786b890_0;
    %store/vec4 v0x61a40787e2f0_0, 0, 1;
    %jmp T_25.12;
T_25.6 ;
    %load/vec4 v0x61a407874e00_0;
    %store/vec4 v0x61a40787e2f0_0, 0, 1;
    %jmp T_25.12;
T_25.7 ;
    %load/vec4 v0x61a40789a140_0;
    %store/vec4 v0x61a40787e2f0_0, 0, 1;
    %jmp T_25.12;
T_25.8 ;
    %load/vec4 v0x61a4078877a0_0;
    %store/vec4 v0x61a40787e2f0_0, 0, 1;
    %jmp T_25.12;
T_25.9 ;
    %load/vec4 v0x61a40787e230_0;
    %store/vec4 v0x61a40787e2f0_0, 0, 1;
    %jmp T_25.12;
T_25.10 ;
    %load/vec4 v0x61a40786b950_0;
    %store/vec4 v0x61a40787e2f0_0, 0, 1;
    %jmp T_25.12;
T_25.12 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x61a407781040;
T_26 ;
    %wait E_0x61a40786b9f0;
    %load/vec4 v0x61a4077fc1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %load/vec4 v0x61a4077d6f30_0;
    %store/vec4 v0x61a4077e9870_0, 0, 1;
    %jmp T_26.12;
T_26.0 ;
    %load/vec4 v0x61a4077e0310_0;
    %store/vec4 v0x61a4077e9870_0, 0, 1;
    %jmp T_26.12;
T_26.1 ;
    %load/vec4 v0x61a4077e0310_0;
    %store/vec4 v0x61a4077e9870_0, 0, 1;
    %jmp T_26.12;
T_26.2 ;
    %load/vec4 v0x61a407742470_0;
    %store/vec4 v0x61a4077e9870_0, 0, 1;
    %jmp T_26.12;
T_26.3 ;
    %load/vec4 v0x61a4077f2c50_0;
    %store/vec4 v0x61a4077e9870_0, 0, 1;
    %jmp T_26.12;
T_26.4 ;
    %load/vec4 v0x61a4077fc0f0_0;
    %store/vec4 v0x61a4077e9870_0, 0, 1;
    %jmp T_26.12;
T_26.5 ;
    %load/vec4 v0x61a4077d6e70_0;
    %store/vec4 v0x61a4077e9870_0, 0, 1;
    %jmp T_26.12;
T_26.6 ;
    %load/vec4 v0x61a4077e03b0_0;
    %store/vec4 v0x61a4077e9870_0, 0, 1;
    %jmp T_26.12;
T_26.7 ;
    %load/vec4 v0x61a407805630_0;
    %store/vec4 v0x61a4077e9870_0, 0, 1;
    %jmp T_26.12;
T_26.8 ;
    %load/vec4 v0x61a4077f2cf0_0;
    %store/vec4 v0x61a4077e9870_0, 0, 1;
    %jmp T_26.12;
T_26.9 ;
    %load/vec4 v0x61a4077e97b0_0;
    %store/vec4 v0x61a4077e9870_0, 0, 1;
    %jmp T_26.12;
T_26.10 ;
    %load/vec4 v0x61a4077d6f30_0;
    %store/vec4 v0x61a4077e9870_0, 0, 1;
    %jmp T_26.12;
T_26.12 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x61a4077c4530;
T_27 ;
    %wait E_0x61a4077d6fd0;
    %load/vec4 v0x61a407961da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %load/vec4 v0x61a407959930_0;
    %store/vec4 v0x61a40795acf0_0, 0, 1;
    %jmp T_27.12;
T_27.0 ;
    %load/vec4 v0x61a40795a490_0;
    %store/vec4 v0x61a40795acf0_0, 0, 1;
    %jmp T_27.12;
T_27.1 ;
    %load/vec4 v0x61a40795a490_0;
    %store/vec4 v0x61a40795acf0_0, 0, 1;
    %jmp T_27.12;
T_27.2 ;
    %load/vec4 v0x61a407963960_0;
    %store/vec4 v0x61a40795acf0_0, 0, 1;
    %jmp T_27.12;
T_27.3 ;
    %load/vec4 v0x61a407960440_0;
    %store/vec4 v0x61a40795acf0_0, 0, 1;
    %jmp T_27.12;
T_27.4 ;
    %load/vec4 v0x61a407961d00_0;
    %store/vec4 v0x61a40795acf0_0, 0, 1;
    %jmp T_27.12;
T_27.5 ;
    %load/vec4 v0x61a407959890_0;
    %store/vec4 v0x61a40795acf0_0, 0, 1;
    %jmp T_27.12;
T_27.6 ;
    %load/vec4 v0x61a40795a550_0;
    %store/vec4 v0x61a40795acf0_0, 0, 1;
    %jmp T_27.12;
T_27.7 ;
    %load/vec4 v0x61a407962e20_0;
    %store/vec4 v0x61a40795acf0_0, 0, 1;
    %jmp T_27.12;
T_27.8 ;
    %load/vec4 v0x61a407960500_0;
    %store/vec4 v0x61a40795acf0_0, 0, 1;
    %jmp T_27.12;
T_27.9 ;
    %load/vec4 v0x61a40795ac50_0;
    %store/vec4 v0x61a40795acf0_0, 0, 1;
    %jmp T_27.12;
T_27.10 ;
    %load/vec4 v0x61a407959930_0;
    %store/vec4 v0x61a40795acf0_0, 0, 1;
    %jmp T_27.12;
T_27.12 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x61a407956f70;
T_28 ;
    %wait E_0x61a4077e9910;
    %load/vec4 v0x61a40793ca60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %load/vec4 v0x61a4079345f0_0;
    %store/vec4 v0x61a4079359b0_0, 0, 1;
    %jmp T_28.12;
T_28.0 ;
    %load/vec4 v0x61a407935150_0;
    %store/vec4 v0x61a4079359b0_0, 0, 1;
    %jmp T_28.12;
T_28.1 ;
    %load/vec4 v0x61a407935150_0;
    %store/vec4 v0x61a4079359b0_0, 0, 1;
    %jmp T_28.12;
T_28.2 ;
    %load/vec4 v0x61a40793e620_0;
    %store/vec4 v0x61a4079359b0_0, 0, 1;
    %jmp T_28.12;
T_28.3 ;
    %load/vec4 v0x61a40793b100_0;
    %store/vec4 v0x61a4079359b0_0, 0, 1;
    %jmp T_28.12;
T_28.4 ;
    %load/vec4 v0x61a40793c9c0_0;
    %store/vec4 v0x61a4079359b0_0, 0, 1;
    %jmp T_28.12;
T_28.5 ;
    %load/vec4 v0x61a407934550_0;
    %store/vec4 v0x61a4079359b0_0, 0, 1;
    %jmp T_28.12;
T_28.6 ;
    %load/vec4 v0x61a407935210_0;
    %store/vec4 v0x61a4079359b0_0, 0, 1;
    %jmp T_28.12;
T_28.7 ;
    %load/vec4 v0x61a40793dae0_0;
    %store/vec4 v0x61a4079359b0_0, 0, 1;
    %jmp T_28.12;
T_28.8 ;
    %load/vec4 v0x61a40793b1c0_0;
    %store/vec4 v0x61a4079359b0_0, 0, 1;
    %jmp T_28.12;
T_28.9 ;
    %load/vec4 v0x61a407935910_0;
    %store/vec4 v0x61a4079359b0_0, 0, 1;
    %jmp T_28.12;
T_28.10 ;
    %load/vec4 v0x61a4079345f0_0;
    %store/vec4 v0x61a4079359b0_0, 0, 1;
    %jmp T_28.12;
T_28.12 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x61a407931c30;
T_29 ;
    %wait E_0x61a4079352b0;
    %load/vec4 v0x61a407918780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %load/vec4 v0x61a40790feb0_0;
    %store/vec4 v0x61a407915e60_0, 0, 1;
    %jmp T_29.12;
T_29.0 ;
    %load/vec4 v0x61a4079105d0_0;
    %store/vec4 v0x61a407915e60_0, 0, 1;
    %jmp T_29.12;
T_29.1 ;
    %load/vec4 v0x61a4079105d0_0;
    %store/vec4 v0x61a407915e60_0, 0, 1;
    %jmp T_29.12;
T_29.2 ;
    %load/vec4 v0x61a407919aa0_0;
    %store/vec4 v0x61a407915e60_0, 0, 1;
    %jmp T_29.12;
T_29.3 ;
    %load/vec4 v0x61a407917680_0;
    %store/vec4 v0x61a407915e60_0, 0, 1;
    %jmp T_29.12;
T_29.4 ;
    %load/vec4 v0x61a4079186e0_0;
    %store/vec4 v0x61a407915e60_0, 0, 1;
    %jmp T_29.12;
T_29.5 ;
    %load/vec4 v0x61a40790fe10_0;
    %store/vec4 v0x61a407915e60_0, 0, 1;
    %jmp T_29.12;
T_29.6 ;
    %load/vec4 v0x61a407910690_0;
    %store/vec4 v0x61a407915e60_0, 0, 1;
    %jmp T_29.12;
T_29.7 ;
    %load/vec4 v0x61a4079193a0_0;
    %store/vec4 v0x61a407915e60_0, 0, 1;
    %jmp T_29.12;
T_29.8 ;
    %load/vec4 v0x61a407917740_0;
    %store/vec4 v0x61a407915e60_0, 0, 1;
    %jmp T_29.12;
T_29.9 ;
    %load/vec4 v0x61a407915dc0_0;
    %store/vec4 v0x61a407915e60_0, 0, 1;
    %jmp T_29.12;
T_29.10 ;
    %load/vec4 v0x61a40790feb0_0;
    %store/vec4 v0x61a407915e60_0, 0, 1;
    %jmp T_29.12;
T_29.12 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x61a40790e1b0;
T_30 ;
    %wait E_0x61a407910730;
    %load/vec4 v0x61a4078f3460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %load/vec4 v0x61a4078eab90_0;
    %store/vec4 v0x61a4078f0b40_0, 0, 1;
    %jmp T_30.12;
T_30.0 ;
    %load/vec4 v0x61a4078eb290_0;
    %store/vec4 v0x61a4078f0b40_0, 0, 1;
    %jmp T_30.12;
T_30.1 ;
    %load/vec4 v0x61a4078eb290_0;
    %store/vec4 v0x61a4078f0b40_0, 0, 1;
    %jmp T_30.12;
T_30.2 ;
    %load/vec4 v0x61a4078f4760_0;
    %store/vec4 v0x61a4078f0b40_0, 0, 1;
    %jmp T_30.12;
T_30.3 ;
    %load/vec4 v0x61a4078f2340_0;
    %store/vec4 v0x61a4078f0b40_0, 0, 1;
    %jmp T_30.12;
T_30.4 ;
    %load/vec4 v0x61a4078f33a0_0;
    %store/vec4 v0x61a4078f0b40_0, 0, 1;
    %jmp T_30.12;
T_30.5 ;
    %load/vec4 v0x61a4078eaad0_0;
    %store/vec4 v0x61a4078f0b40_0, 0, 1;
    %jmp T_30.12;
T_30.6 ;
    %load/vec4 v0x61a4078eb330_0;
    %store/vec4 v0x61a4078f0b40_0, 0, 1;
    %jmp T_30.12;
T_30.7 ;
    %load/vec4 v0x61a4078f4040_0;
    %store/vec4 v0x61a4078f0b40_0, 0, 1;
    %jmp T_30.12;
T_30.8 ;
    %load/vec4 v0x61a4078f23e0_0;
    %store/vec4 v0x61a4078f0b40_0, 0, 1;
    %jmp T_30.12;
T_30.9 ;
    %load/vec4 v0x61a4078f0a80_0;
    %store/vec4 v0x61a4078f0b40_0, 0, 1;
    %jmp T_30.12;
T_30.10 ;
    %load/vec4 v0x61a4078eab90_0;
    %store/vec4 v0x61a4078f0b40_0, 0, 1;
    %jmp T_30.12;
T_30.12 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x61a4078e8e70;
T_31 ;
    %wait E_0x61a4078eac30;
    %load/vec4 v0x61a4078ce100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %load/vec4 v0x61a4078c5830_0;
    %store/vec4 v0x61a4078cb7e0_0, 0, 1;
    %jmp T_31.12;
T_31.0 ;
    %load/vec4 v0x61a4078c5f50_0;
    %store/vec4 v0x61a4078cb7e0_0, 0, 1;
    %jmp T_31.12;
T_31.1 ;
    %load/vec4 v0x61a4078c5f50_0;
    %store/vec4 v0x61a4078cb7e0_0, 0, 1;
    %jmp T_31.12;
T_31.2 ;
    %load/vec4 v0x61a4078cf420_0;
    %store/vec4 v0x61a4078cb7e0_0, 0, 1;
    %jmp T_31.12;
T_31.3 ;
    %load/vec4 v0x61a4078cd000_0;
    %store/vec4 v0x61a4078cb7e0_0, 0, 1;
    %jmp T_31.12;
T_31.4 ;
    %load/vec4 v0x61a4078ce060_0;
    %store/vec4 v0x61a4078cb7e0_0, 0, 1;
    %jmp T_31.12;
T_31.5 ;
    %load/vec4 v0x61a4078c5790_0;
    %store/vec4 v0x61a4078cb7e0_0, 0, 1;
    %jmp T_31.12;
T_31.6 ;
    %load/vec4 v0x61a4078c6010_0;
    %store/vec4 v0x61a4078cb7e0_0, 0, 1;
    %jmp T_31.12;
T_31.7 ;
    %load/vec4 v0x61a4078ced20_0;
    %store/vec4 v0x61a4078cb7e0_0, 0, 1;
    %jmp T_31.12;
T_31.8 ;
    %load/vec4 v0x61a4078cd0c0_0;
    %store/vec4 v0x61a4078cb7e0_0, 0, 1;
    %jmp T_31.12;
T_31.9 ;
    %load/vec4 v0x61a4078cb740_0;
    %store/vec4 v0x61a4078cb7e0_0, 0, 1;
    %jmp T_31.12;
T_31.10 ;
    %load/vec4 v0x61a4078c5830_0;
    %store/vec4 v0x61a4078cb7e0_0, 0, 1;
    %jmp T_31.12;
T_31.12 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x61a4078c3b30;
T_32 ;
    %wait E_0x61a4078f0be0;
    %load/vec4 v0x61a4078a99c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_32.10, 6;
    %load/vec4 v0x61a4078a0cb0_0;
    %store/vec4 v0x61a4078a7d60_0, 0, 1;
    %jmp T_32.12;
T_32.0 ;
    %load/vec4 v0x61a4078a6400_0;
    %store/vec4 v0x61a4078a7d60_0, 0, 1;
    %jmp T_32.12;
T_32.1 ;
    %load/vec4 v0x61a4078a6400_0;
    %store/vec4 v0x61a4078a7d60_0, 0, 1;
    %jmp T_32.12;
T_32.2 ;
    %load/vec4 v0x61a4078af8d0_0;
    %store/vec4 v0x61a4078a7d60_0, 0, 1;
    %jmp T_32.12;
T_32.3 ;
    %load/vec4 v0x61a4078a8d20_0;
    %store/vec4 v0x61a4078a7d60_0, 0, 1;
    %jmp T_32.12;
T_32.4 ;
    %load/vec4 v0x61a4078a9920_0;
    %store/vec4 v0x61a4078a7d60_0, 0, 1;
    %jmp T_32.12;
T_32.5 ;
    %load/vec4 v0x61a4078a0c10_0;
    %store/vec4 v0x61a4078a7d60_0, 0, 1;
    %jmp T_32.12;
T_32.6 ;
    %load/vec4 v0x61a4078a64c0_0;
    %store/vec4 v0x61a4078a7d60_0, 0, 1;
    %jmp T_32.12;
T_32.7 ;
    %load/vec4 v0x61a4078aa1a0_0;
    %store/vec4 v0x61a4078a7d60_0, 0, 1;
    %jmp T_32.12;
T_32.8 ;
    %load/vec4 v0x61a4078a8de0_0;
    %store/vec4 v0x61a4078a7d60_0, 0, 1;
    %jmp T_32.12;
T_32.9 ;
    %load/vec4 v0x61a4078a7cc0_0;
    %store/vec4 v0x61a4078a7d60_0, 0, 1;
    %jmp T_32.12;
T_32.10 ;
    %load/vec4 v0x61a4078a0cb0_0;
    %store/vec4 v0x61a4078a7d60_0, 0, 1;
    %jmp T_32.12;
T_32.12 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x61a40789e7f0;
T_33 ;
    %wait E_0x61a4078a6560;
    %load/vec4 v0x61a407883a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_33.10, 6;
    %load/vec4 v0x61a40787b1b0_0;
    %store/vec4 v0x61a407881160_0, 0, 1;
    %jmp T_33.12;
T_33.0 ;
    %load/vec4 v0x61a40787b8d0_0;
    %store/vec4 v0x61a407881160_0, 0, 1;
    %jmp T_33.12;
T_33.1 ;
    %load/vec4 v0x61a40787b8d0_0;
    %store/vec4 v0x61a407881160_0, 0, 1;
    %jmp T_33.12;
T_33.2 ;
    %load/vec4 v0x61a407884da0_0;
    %store/vec4 v0x61a407881160_0, 0, 1;
    %jmp T_33.12;
T_33.3 ;
    %load/vec4 v0x61a407882980_0;
    %store/vec4 v0x61a407881160_0, 0, 1;
    %jmp T_33.12;
T_33.4 ;
    %load/vec4 v0x61a4078839e0_0;
    %store/vec4 v0x61a407881160_0, 0, 1;
    %jmp T_33.12;
T_33.5 ;
    %load/vec4 v0x61a40787b110_0;
    %store/vec4 v0x61a407881160_0, 0, 1;
    %jmp T_33.12;
T_33.6 ;
    %load/vec4 v0x61a40787b990_0;
    %store/vec4 v0x61a407881160_0, 0, 1;
    %jmp T_33.12;
T_33.7 ;
    %load/vec4 v0x61a4078846a0_0;
    %store/vec4 v0x61a407881160_0, 0, 1;
    %jmp T_33.12;
T_33.8 ;
    %load/vec4 v0x61a407882a40_0;
    %store/vec4 v0x61a407881160_0, 0, 1;
    %jmp T_33.12;
T_33.9 ;
    %load/vec4 v0x61a4078810c0_0;
    %store/vec4 v0x61a407881160_0, 0, 1;
    %jmp T_33.12;
T_33.10 ;
    %load/vec4 v0x61a40787b1b0_0;
    %store/vec4 v0x61a407881160_0, 0, 1;
    %jmp T_33.12;
T_33.12 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x61a407877bf0;
T_34 ;
    %wait E_0x61a4078795f0;
    %load/vec4 v0x61a40785e740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %load/vec4 v0x61a407855e70_0;
    %store/vec4 v0x61a40785be20_0, 0, 1;
    %jmp T_34.12;
T_34.0 ;
    %load/vec4 v0x61a407856590_0;
    %store/vec4 v0x61a40785be20_0, 0, 1;
    %jmp T_34.12;
T_34.1 ;
    %load/vec4 v0x61a407856590_0;
    %store/vec4 v0x61a40785be20_0, 0, 1;
    %jmp T_34.12;
T_34.2 ;
    %load/vec4 v0x61a40785fa80_0;
    %store/vec4 v0x61a40785be20_0, 0, 1;
    %jmp T_34.12;
T_34.3 ;
    %load/vec4 v0x61a40785d640_0;
    %store/vec4 v0x61a40785be20_0, 0, 1;
    %jmp T_34.12;
T_34.4 ;
    %load/vec4 v0x61a40785e6a0_0;
    %store/vec4 v0x61a40785be20_0, 0, 1;
    %jmp T_34.12;
T_34.5 ;
    %load/vec4 v0x61a407855dd0_0;
    %store/vec4 v0x61a40785be20_0, 0, 1;
    %jmp T_34.12;
T_34.6 ;
    %load/vec4 v0x61a407856650_0;
    %store/vec4 v0x61a40785be20_0, 0, 1;
    %jmp T_34.12;
T_34.7 ;
    %load/vec4 v0x61a40785f360_0;
    %store/vec4 v0x61a40785be20_0, 0, 1;
    %jmp T_34.12;
T_34.8 ;
    %load/vec4 v0x61a40785d700_0;
    %store/vec4 v0x61a40785be20_0, 0, 1;
    %jmp T_34.12;
T_34.9 ;
    %load/vec4 v0x61a40785bd80_0;
    %store/vec4 v0x61a40785be20_0, 0, 1;
    %jmp T_34.12;
T_34.10 ;
    %load/vec4 v0x61a407855e70_0;
    %store/vec4 v0x61a40785be20_0, 0, 1;
    %jmp T_34.12;
T_34.12 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x61a4078528b0;
T_35 ;
    %wait E_0x61a40784d1e0;
    %load/vec4 v0x61a407838410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_35.10, 6;
    %load/vec4 v0x61a40782ffd0_0;
    %store/vec4 v0x61a407831390_0, 0, 1;
    %jmp T_35.12;
T_35.0 ;
    %load/vec4 v0x61a407830b30_0;
    %store/vec4 v0x61a407831390_0, 0, 1;
    %jmp T_35.12;
T_35.1 ;
    %load/vec4 v0x61a407830b30_0;
    %store/vec4 v0x61a407831390_0, 0, 1;
    %jmp T_35.12;
T_35.2 ;
    %load/vec4 v0x61a407839fd0_0;
    %store/vec4 v0x61a407831390_0, 0, 1;
    %jmp T_35.12;
T_35.3 ;
    %load/vec4 v0x61a407836ab0_0;
    %store/vec4 v0x61a407831390_0, 0, 1;
    %jmp T_35.12;
T_35.4 ;
    %load/vec4 v0x61a407838370_0;
    %store/vec4 v0x61a407831390_0, 0, 1;
    %jmp T_35.12;
T_35.5 ;
    %load/vec4 v0x61a40782ff30_0;
    %store/vec4 v0x61a407831390_0, 0, 1;
    %jmp T_35.12;
T_35.6 ;
    %load/vec4 v0x61a407830bf0_0;
    %store/vec4 v0x61a407831390_0, 0, 1;
    %jmp T_35.12;
T_35.7 ;
    %load/vec4 v0x61a407839490_0;
    %store/vec4 v0x61a407831390_0, 0, 1;
    %jmp T_35.12;
T_35.8 ;
    %load/vec4 v0x61a407836b70_0;
    %store/vec4 v0x61a407831390_0, 0, 1;
    %jmp T_35.12;
T_35.9 ;
    %load/vec4 v0x61a4078312f0_0;
    %store/vec4 v0x61a407831390_0, 0, 1;
    %jmp T_35.12;
T_35.10 ;
    %load/vec4 v0x61a40782ffd0_0;
    %store/vec4 v0x61a407831390_0, 0, 1;
    %jmp T_35.12;
T_35.12 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x61a407827e50;
T_36 ;
    %wait E_0x61a407830c90;
    %load/vec4 v0x61a4078118d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %load/vec4 v0x61a407809cf0_0;
    %store/vec4 v0x61a40780b950_0, 0, 1;
    %jmp T_36.12;
T_36.0 ;
    %load/vec4 v0x61a40780acb0_0;
    %store/vec4 v0x61a40780b950_0, 0, 1;
    %jmp T_36.12;
T_36.1 ;
    %load/vec4 v0x61a40780acb0_0;
    %store/vec4 v0x61a40780b950_0, 0, 1;
    %jmp T_36.12;
T_36.2 ;
    %load/vec4 v0x61a407814150_0;
    %store/vec4 v0x61a40780b950_0, 0, 1;
    %jmp T_36.12;
T_36.3 ;
    %load/vec4 v0x61a40780c070_0;
    %store/vec4 v0x61a40780b950_0, 0, 1;
    %jmp T_36.12;
T_36.4 ;
    %load/vec4 v0x61a407811830_0;
    %store/vec4 v0x61a40780b950_0, 0, 1;
    %jmp T_36.12;
T_36.5 ;
    %load/vec4 v0x61a407809c50_0;
    %store/vec4 v0x61a40780b950_0, 0, 1;
    %jmp T_36.12;
T_36.6 ;
    %load/vec4 v0x61a40780ad70_0;
    %store/vec4 v0x61a40780b950_0, 0, 1;
    %jmp T_36.12;
T_36.7 ;
    %load/vec4 v0x61a4078131b0_0;
    %store/vec4 v0x61a40780b950_0, 0, 1;
    %jmp T_36.12;
T_36.8 ;
    %load/vec4 v0x61a40780c130_0;
    %store/vec4 v0x61a40780b950_0, 0, 1;
    %jmp T_36.12;
T_36.9 ;
    %load/vec4 v0x61a40780b8b0_0;
    %store/vec4 v0x61a40780b950_0, 0, 1;
    %jmp T_36.12;
T_36.10 ;
    %load/vec4 v0x61a407809cf0_0;
    %store/vec4 v0x61a40780b950_0, 0, 1;
    %jmp T_36.12;
T_36.12 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x61a407802410;
T_37 ;
    %wait E_0x61a40780ae10;
    %load/vec4 v0x61a4077ec670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_37.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_37.10, 6;
    %load/vec4 v0x61a4077e4a90_0;
    %store/vec4 v0x61a4077e66f0_0, 0, 1;
    %jmp T_37.12;
T_37.0 ;
    %load/vec4 v0x61a4077e5a30_0;
    %store/vec4 v0x61a4077e66f0_0, 0, 1;
    %jmp T_37.12;
T_37.1 ;
    %load/vec4 v0x61a4077e5a30_0;
    %store/vec4 v0x61a4077e66f0_0, 0, 1;
    %jmp T_37.12;
T_37.2 ;
    %load/vec4 v0x61a4077eeed0_0;
    %store/vec4 v0x61a4077e66f0_0, 0, 1;
    %jmp T_37.12;
T_37.3 ;
    %load/vec4 v0x61a4077e6df0_0;
    %store/vec4 v0x61a4077e66f0_0, 0, 1;
    %jmp T_37.12;
T_37.4 ;
    %load/vec4 v0x61a4077ec5b0_0;
    %store/vec4 v0x61a4077e66f0_0, 0, 1;
    %jmp T_37.12;
T_37.5 ;
    %load/vec4 v0x61a4077e49d0_0;
    %store/vec4 v0x61a4077e66f0_0, 0, 1;
    %jmp T_37.12;
T_37.6 ;
    %load/vec4 v0x61a4077e5ad0_0;
    %store/vec4 v0x61a4077e66f0_0, 0, 1;
    %jmp T_37.12;
T_37.7 ;
    %load/vec4 v0x61a4077edf10_0;
    %store/vec4 v0x61a4077e66f0_0, 0, 1;
    %jmp T_37.12;
T_37.8 ;
    %load/vec4 v0x61a4077e6e90_0;
    %store/vec4 v0x61a4077e66f0_0, 0, 1;
    %jmp T_37.12;
T_37.9 ;
    %load/vec4 v0x61a4077e6630_0;
    %store/vec4 v0x61a4077e66f0_0, 0, 1;
    %jmp T_37.12;
T_37.10 ;
    %load/vec4 v0x61a4077e4a90_0;
    %store/vec4 v0x61a4077e66f0_0, 0, 1;
    %jmp T_37.12;
T_37.12 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x61a4077dd190;
T_38 ;
    %wait E_0x61a4077e4b30;
    %load/vec4 v0x61a4077c1c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %load/vec4 v0x61a4077bdf30_0;
    %store/vec4 v0x61a4077c0850_0, 0, 1;
    %jmp T_38.12;
T_38.0 ;
    %load/vec4 v0x61a4077bf750_0;
    %store/vec4 v0x61a4077c0850_0, 0, 1;
    %jmp T_38.12;
T_38.1 ;
    %load/vec4 v0x61a4077bf750_0;
    %store/vec4 v0x61a4077c0850_0, 0, 1;
    %jmp T_38.12;
T_38.2 ;
    %load/vec4 v0x61a4077c8bf0_0;
    %store/vec4 v0x61a4077c0850_0, 0, 1;
    %jmp T_38.12;
T_38.3 ;
    %load/vec4 v0x61a4077c13b0_0;
    %store/vec4 v0x61a4077c0850_0, 0, 1;
    %jmp T_38.12;
T_38.4 ;
    %load/vec4 v0x61a4077c1b70_0;
    %store/vec4 v0x61a4077c0850_0, 0, 1;
    %jmp T_38.12;
T_38.5 ;
    %load/vec4 v0x61a4077bde90_0;
    %store/vec4 v0x61a4077c0850_0, 0, 1;
    %jmp T_38.12;
T_38.6 ;
    %load/vec4 v0x61a4077bf810_0;
    %store/vec4 v0x61a4077c0850_0, 0, 1;
    %jmp T_38.12;
T_38.7 ;
    %load/vec4 v0x61a4077c73f0_0;
    %store/vec4 v0x61a4077c0850_0, 0, 1;
    %jmp T_38.12;
T_38.8 ;
    %load/vec4 v0x61a4077c1470_0;
    %store/vec4 v0x61a4077c0850_0, 0, 1;
    %jmp T_38.12;
T_38.9 ;
    %load/vec4 v0x61a4077c07b0_0;
    %store/vec4 v0x61a4077c0850_0, 0, 1;
    %jmp T_38.12;
T_38.10 ;
    %load/vec4 v0x61a4077bdf30_0;
    %store/vec4 v0x61a4077c0850_0, 0, 1;
    %jmp T_38.12;
T_38.12 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x61a4077b7310;
T_39 ;
    %wait E_0x61a4077e6790;
    %load/vec4 v0x61a40779c990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %load/vec4 v0x61a407798cb0_0;
    %store/vec4 v0x61a40779b5d0_0, 0, 1;
    %jmp T_39.12;
T_39.0 ;
    %load/vec4 v0x61a40779a4d0_0;
    %store/vec4 v0x61a40779b5d0_0, 0, 1;
    %jmp T_39.12;
T_39.1 ;
    %load/vec4 v0x61a40779a4d0_0;
    %store/vec4 v0x61a40779b5d0_0, 0, 1;
    %jmp T_39.12;
T_39.2 ;
    %load/vec4 v0x61a4077a3990_0;
    %store/vec4 v0x61a40779b5d0_0, 0, 1;
    %jmp T_39.12;
T_39.3 ;
    %load/vec4 v0x61a40779c130_0;
    %store/vec4 v0x61a40779b5d0_0, 0, 1;
    %jmp T_39.12;
T_39.4 ;
    %load/vec4 v0x61a40779c8f0_0;
    %store/vec4 v0x61a40779b5d0_0, 0, 1;
    %jmp T_39.12;
T_39.5 ;
    %load/vec4 v0x61a407798c10_0;
    %store/vec4 v0x61a40779b5d0_0, 0, 1;
    %jmp T_39.12;
T_39.6 ;
    %load/vec4 v0x61a40779a590_0;
    %store/vec4 v0x61a40779b5d0_0, 0, 1;
    %jmp T_39.12;
T_39.7 ;
    %load/vec4 v0x61a4077a2170_0;
    %store/vec4 v0x61a40779b5d0_0, 0, 1;
    %jmp T_39.12;
T_39.8 ;
    %load/vec4 v0x61a40779c1f0_0;
    %store/vec4 v0x61a40779b5d0_0, 0, 1;
    %jmp T_39.12;
T_39.9 ;
    %load/vec4 v0x61a40779b530_0;
    %store/vec4 v0x61a40779b5d0_0, 0, 1;
    %jmp T_39.12;
T_39.10 ;
    %load/vec4 v0x61a407798cb0_0;
    %store/vec4 v0x61a40779b5d0_0, 0, 1;
    %jmp T_39.12;
T_39.12 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x61a407792090;
T_40 ;
    %wait E_0x61a407791140;
    %load/vec4 v0x61a407776f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_40.10, 6;
    %load/vec4 v0x61a40776e270_0;
    %store/vec4 v0x61a4077752f0_0, 0, 1;
    %jmp T_40.12;
T_40.0 ;
    %load/vec4 v0x61a407773990_0;
    %store/vec4 v0x61a4077752f0_0, 0, 1;
    %jmp T_40.12;
T_40.1 ;
    %load/vec4 v0x61a407773990_0;
    %store/vec4 v0x61a4077752f0_0, 0, 1;
    %jmp T_40.12;
T_40.2 ;
    %load/vec4 v0x61a40777ce30_0;
    %store/vec4 v0x61a4077752f0_0, 0, 1;
    %jmp T_40.12;
T_40.3 ;
    %load/vec4 v0x61a4077762b0_0;
    %store/vec4 v0x61a4077752f0_0, 0, 1;
    %jmp T_40.12;
T_40.4 ;
    %load/vec4 v0x61a407776eb0_0;
    %store/vec4 v0x61a4077752f0_0, 0, 1;
    %jmp T_40.12;
T_40.5 ;
    %load/vec4 v0x61a40776e1d0_0;
    %store/vec4 v0x61a4077752f0_0, 0, 1;
    %jmp T_40.12;
T_40.6 ;
    %load/vec4 v0x61a407773a50_0;
    %store/vec4 v0x61a4077752f0_0, 0, 1;
    %jmp T_40.12;
T_40.7 ;
    %load/vec4 v0x61a407777730_0;
    %store/vec4 v0x61a4077752f0_0, 0, 1;
    %jmp T_40.12;
T_40.8 ;
    %load/vec4 v0x61a407776370_0;
    %store/vec4 v0x61a4077752f0_0, 0, 1;
    %jmp T_40.12;
T_40.9 ;
    %load/vec4 v0x61a407775250_0;
    %store/vec4 v0x61a4077752f0_0, 0, 1;
    %jmp T_40.12;
T_40.10 ;
    %load/vec4 v0x61a40776e270_0;
    %store/vec4 v0x61a4077752f0_0, 0, 1;
    %jmp T_40.12;
T_40.12 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x61a40776bdb0;
T_41 ;
    %wait E_0x61a407773af0;
    %load/vec4 v0x61a4077510d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %load/vec4 v0x61a407748830_0;
    %store/vec4 v0x61a40774e7b0_0, 0, 1;
    %jmp T_41.12;
T_41.0 ;
    %load/vec4 v0x61a407748f50_0;
    %store/vec4 v0x61a40774e7b0_0, 0, 1;
    %jmp T_41.12;
T_41.1 ;
    %load/vec4 v0x61a407748f50_0;
    %store/vec4 v0x61a40774e7b0_0, 0, 1;
    %jmp T_41.12;
T_41.2 ;
    %load/vec4 v0x61a4077523f0_0;
    %store/vec4 v0x61a40774e7b0_0, 0, 1;
    %jmp T_41.12;
T_41.3 ;
    %load/vec4 v0x61a40774ffd0_0;
    %store/vec4 v0x61a40774e7b0_0, 0, 1;
    %jmp T_41.12;
T_41.4 ;
    %load/vec4 v0x61a407751030_0;
    %store/vec4 v0x61a40774e7b0_0, 0, 1;
    %jmp T_41.12;
T_41.5 ;
    %load/vec4 v0x61a407748790_0;
    %store/vec4 v0x61a40774e7b0_0, 0, 1;
    %jmp T_41.12;
T_41.6 ;
    %load/vec4 v0x61a407749010_0;
    %store/vec4 v0x61a40774e7b0_0, 0, 1;
    %jmp T_41.12;
T_41.7 ;
    %load/vec4 v0x61a407751cf0_0;
    %store/vec4 v0x61a40774e7b0_0, 0, 1;
    %jmp T_41.12;
T_41.8 ;
    %load/vec4 v0x61a407750090_0;
    %store/vec4 v0x61a40774e7b0_0, 0, 1;
    %jmp T_41.12;
T_41.9 ;
    %load/vec4 v0x61a40774e710_0;
    %store/vec4 v0x61a40774e7b0_0, 0, 1;
    %jmp T_41.12;
T_41.10 ;
    %load/vec4 v0x61a407748830_0;
    %store/vec4 v0x61a40774e7b0_0, 0, 1;
    %jmp T_41.12;
T_41.12 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x61a407745270;
T_42 ;
    %wait E_0x61a4077490b0;
    %load/vec4 v0x61a40794b760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_42.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_42.10, 6;
    %load/vec4 v0x61a407985290_0;
    %store/vec4 v0x61a40796c7a0_0, 0, 1;
    %jmp T_42.12;
T_42.0 ;
    %load/vec4 v0x61a407821ae0_0;
    %store/vec4 v0x61a40796c7a0_0, 0, 1;
    %jmp T_42.12;
T_42.1 ;
    %load/vec4 v0x61a407821ae0_0;
    %store/vec4 v0x61a40796c7a0_0, 0, 1;
    %jmp T_42.12;
T_42.2 ;
    %load/vec4 v0x61a40772cf20_0;
    %store/vec4 v0x61a40796c7a0_0, 0, 1;
    %jmp T_42.12;
T_42.3 ;
    %load/vec4 v0x61a4078504b0_0;
    %store/vec4 v0x61a40796c7a0_0, 0, 1;
    %jmp T_42.12;
T_42.4 ;
    %load/vec4 v0x61a40794b6a0_0;
    %store/vec4 v0x61a40796c7a0_0, 0, 1;
    %jmp T_42.12;
T_42.5 ;
    %load/vec4 v0x61a4079851f0_0;
    %store/vec4 v0x61a40796c7a0_0, 0, 1;
    %jmp T_42.12;
T_42.6 ;
    %load/vec4 v0x61a407821ba0_0;
    %store/vec4 v0x61a40796c7a0_0, 0, 1;
    %jmp T_42.12;
T_42.7 ;
    %load/vec4 v0x61a40772c800_0;
    %store/vec4 v0x61a40796c7a0_0, 0, 1;
    %jmp T_42.12;
T_42.8 ;
    %load/vec4 v0x61a407850570_0;
    %store/vec4 v0x61a40796c7a0_0, 0, 1;
    %jmp T_42.12;
T_42.9 ;
    %load/vec4 v0x61a40796c6e0_0;
    %store/vec4 v0x61a40796c7a0_0, 0, 1;
    %jmp T_42.12;
T_42.10 ;
    %load/vec4 v0x61a407985290_0;
    %store/vec4 v0x61a40796c7a0_0, 0, 1;
    %jmp T_42.12;
T_42.12 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x61a407985790;
T_43 ;
    %wait E_0x61a40794b820;
    %load/vec4 v0x61a407986e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %load/vec4 v0x61a407987460_0;
    %store/vec4 v0x61a407987160_0, 0, 1;
    %jmp T_43.12;
T_43.0 ;
    %load/vec4 v0x61a407987220_0;
    %store/vec4 v0x61a407987160_0, 0, 1;
    %jmp T_43.12;
T_43.1 ;
    %load/vec4 v0x61a407987220_0;
    %store/vec4 v0x61a407987160_0, 0, 1;
    %jmp T_43.12;
T_43.2 ;
    %load/vec4 v0x61a407986aa0_0;
    %store/vec4 v0x61a407987160_0, 0, 1;
    %jmp T_43.12;
T_43.3 ;
    %load/vec4 v0x61a407986f20_0;
    %store/vec4 v0x61a407987160_0, 0, 1;
    %jmp T_43.12;
T_43.4 ;
    %load/vec4 v0x61a407986da0_0;
    %store/vec4 v0x61a407987160_0, 0, 1;
    %jmp T_43.12;
T_43.5 ;
    %load/vec4 v0x61a4079873a0_0;
    %store/vec4 v0x61a407987160_0, 0, 1;
    %jmp T_43.12;
T_43.6 ;
    %load/vec4 v0x61a4079872e0_0;
    %store/vec4 v0x61a407987160_0, 0, 1;
    %jmp T_43.12;
T_43.7 ;
    %load/vec4 v0x61a407986ce0_0;
    %store/vec4 v0x61a407987160_0, 0, 1;
    %jmp T_43.12;
T_43.8 ;
    %load/vec4 v0x61a407986fe0_0;
    %store/vec4 v0x61a407987160_0, 0, 1;
    %jmp T_43.12;
T_43.9 ;
    %load/vec4 v0x61a4079870a0_0;
    %store/vec4 v0x61a407987160_0, 0, 1;
    %jmp T_43.12;
T_43.10 ;
    %load/vec4 v0x61a407987460_0;
    %store/vec4 v0x61a407987160_0, 0, 1;
    %jmp T_43.12;
T_43.12 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x61a407987aa0;
T_44 ;
    %wait E_0x61a407987d40;
    %load/vec4 v0x61a4079891b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_44.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_44.10, 6;
    %load/vec4 v0x61a4079897b0_0;
    %store/vec4 v0x61a4079894b0_0, 0, 1;
    %jmp T_44.12;
T_44.0 ;
    %load/vec4 v0x61a407989570_0;
    %store/vec4 v0x61a4079894b0_0, 0, 1;
    %jmp T_44.12;
T_44.1 ;
    %load/vec4 v0x61a407989570_0;
    %store/vec4 v0x61a4079894b0_0, 0, 1;
    %jmp T_44.12;
T_44.2 ;
    %load/vec4 v0x61a407988df0_0;
    %store/vec4 v0x61a4079894b0_0, 0, 1;
    %jmp T_44.12;
T_44.3 ;
    %load/vec4 v0x61a407989270_0;
    %store/vec4 v0x61a4079894b0_0, 0, 1;
    %jmp T_44.12;
T_44.4 ;
    %load/vec4 v0x61a4079890f0_0;
    %store/vec4 v0x61a4079894b0_0, 0, 1;
    %jmp T_44.12;
T_44.5 ;
    %load/vec4 v0x61a4079896f0_0;
    %store/vec4 v0x61a4079894b0_0, 0, 1;
    %jmp T_44.12;
T_44.6 ;
    %load/vec4 v0x61a407989630_0;
    %store/vec4 v0x61a4079894b0_0, 0, 1;
    %jmp T_44.12;
T_44.7 ;
    %load/vec4 v0x61a407989030_0;
    %store/vec4 v0x61a4079894b0_0, 0, 1;
    %jmp T_44.12;
T_44.8 ;
    %load/vec4 v0x61a407989330_0;
    %store/vec4 v0x61a4079894b0_0, 0, 1;
    %jmp T_44.12;
T_44.9 ;
    %load/vec4 v0x61a4079893f0_0;
    %store/vec4 v0x61a4079894b0_0, 0, 1;
    %jmp T_44.12;
T_44.10 ;
    %load/vec4 v0x61a4079897b0_0;
    %store/vec4 v0x61a4079894b0_0, 0, 1;
    %jmp T_44.12;
T_44.12 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x61a407989df0;
T_45 ;
    %wait E_0x61a40798a090;
    %load/vec4 v0x61a40798b420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %load/vec4 v0x61a40798b920_0;
    %store/vec4 v0x61a40798b6a0_0, 0, 1;
    %jmp T_45.12;
T_45.0 ;
    %load/vec4 v0x61a40798b740_0;
    %store/vec4 v0x61a40798b6a0_0, 0, 1;
    %jmp T_45.12;
T_45.1 ;
    %load/vec4 v0x61a40798b740_0;
    %store/vec4 v0x61a40798b6a0_0, 0, 1;
    %jmp T_45.12;
T_45.2 ;
    %load/vec4 v0x61a40798b100_0;
    %store/vec4 v0x61a40798b6a0_0, 0, 1;
    %jmp T_45.12;
T_45.3 ;
    %load/vec4 v0x61a40798b4c0_0;
    %store/vec4 v0x61a40798b6a0_0, 0, 1;
    %jmp T_45.12;
T_45.4 ;
    %load/vec4 v0x61a40798b380_0;
    %store/vec4 v0x61a40798b6a0_0, 0, 1;
    %jmp T_45.12;
T_45.5 ;
    %load/vec4 v0x61a40798b880_0;
    %store/vec4 v0x61a40798b6a0_0, 0, 1;
    %jmp T_45.12;
T_45.6 ;
    %load/vec4 v0x61a40798b7e0_0;
    %store/vec4 v0x61a40798b6a0_0, 0, 1;
    %jmp T_45.12;
T_45.7 ;
    %load/vec4 v0x61a40798b2e0_0;
    %store/vec4 v0x61a40798b6a0_0, 0, 1;
    %jmp T_45.12;
T_45.8 ;
    %load/vec4 v0x61a40798b560_0;
    %store/vec4 v0x61a40798b6a0_0, 0, 1;
    %jmp T_45.12;
T_45.9 ;
    %load/vec4 v0x61a40798b600_0;
    %store/vec4 v0x61a40798b6a0_0, 0, 1;
    %jmp T_45.12;
T_45.10 ;
    %load/vec4 v0x61a40798b920_0;
    %store/vec4 v0x61a40798b6a0_0, 0, 1;
    %jmp T_45.12;
T_45.12 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x61a40798bf20;
T_46 ;
    %wait E_0x61a40798c1c0;
    %load/vec4 v0x61a40798d630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_46.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_46.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_46.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_46.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_46.10, 6;
    %load/vec4 v0x61a40798dc30_0;
    %store/vec4 v0x61a40798d930_0, 0, 1;
    %jmp T_46.12;
T_46.0 ;
    %load/vec4 v0x61a40798d9f0_0;
    %store/vec4 v0x61a40798d930_0, 0, 1;
    %jmp T_46.12;
T_46.1 ;
    %load/vec4 v0x61a40798d9f0_0;
    %store/vec4 v0x61a40798d930_0, 0, 1;
    %jmp T_46.12;
T_46.2 ;
    %load/vec4 v0x61a40798d270_0;
    %store/vec4 v0x61a40798d930_0, 0, 1;
    %jmp T_46.12;
T_46.3 ;
    %load/vec4 v0x61a40798d6f0_0;
    %store/vec4 v0x61a40798d930_0, 0, 1;
    %jmp T_46.12;
T_46.4 ;
    %load/vec4 v0x61a40798d570_0;
    %store/vec4 v0x61a40798d930_0, 0, 1;
    %jmp T_46.12;
T_46.5 ;
    %load/vec4 v0x61a40798db70_0;
    %store/vec4 v0x61a40798d930_0, 0, 1;
    %jmp T_46.12;
T_46.6 ;
    %load/vec4 v0x61a40798dab0_0;
    %store/vec4 v0x61a40798d930_0, 0, 1;
    %jmp T_46.12;
T_46.7 ;
    %load/vec4 v0x61a40798d4b0_0;
    %store/vec4 v0x61a40798d930_0, 0, 1;
    %jmp T_46.12;
T_46.8 ;
    %load/vec4 v0x61a40798d7b0_0;
    %store/vec4 v0x61a40798d930_0, 0, 1;
    %jmp T_46.12;
T_46.9 ;
    %load/vec4 v0x61a40798d870_0;
    %store/vec4 v0x61a40798d930_0, 0, 1;
    %jmp T_46.12;
T_46.10 ;
    %load/vec4 v0x61a40798dc30_0;
    %store/vec4 v0x61a40798d930_0, 0, 1;
    %jmp T_46.12;
T_46.12 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x61a40798e270;
T_47 ;
    %wait E_0x61a40798e510;
    %load/vec4 v0x61a40798f980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_47.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_47.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_47.10, 6;
    %load/vec4 v0x61a40798ff80_0;
    %store/vec4 v0x61a40798fc80_0, 0, 1;
    %jmp T_47.12;
T_47.0 ;
    %load/vec4 v0x61a40798fd40_0;
    %store/vec4 v0x61a40798fc80_0, 0, 1;
    %jmp T_47.12;
T_47.1 ;
    %load/vec4 v0x61a40798fd40_0;
    %store/vec4 v0x61a40798fc80_0, 0, 1;
    %jmp T_47.12;
T_47.2 ;
    %load/vec4 v0x61a40798f5c0_0;
    %store/vec4 v0x61a40798fc80_0, 0, 1;
    %jmp T_47.12;
T_47.3 ;
    %load/vec4 v0x61a40798fa40_0;
    %store/vec4 v0x61a40798fc80_0, 0, 1;
    %jmp T_47.12;
T_47.4 ;
    %load/vec4 v0x61a40798f8c0_0;
    %store/vec4 v0x61a40798fc80_0, 0, 1;
    %jmp T_47.12;
T_47.5 ;
    %load/vec4 v0x61a40798fec0_0;
    %store/vec4 v0x61a40798fc80_0, 0, 1;
    %jmp T_47.12;
T_47.6 ;
    %load/vec4 v0x61a40798fe00_0;
    %store/vec4 v0x61a40798fc80_0, 0, 1;
    %jmp T_47.12;
T_47.7 ;
    %load/vec4 v0x61a40798f800_0;
    %store/vec4 v0x61a40798fc80_0, 0, 1;
    %jmp T_47.12;
T_47.8 ;
    %load/vec4 v0x61a40798fb00_0;
    %store/vec4 v0x61a40798fc80_0, 0, 1;
    %jmp T_47.12;
T_47.9 ;
    %load/vec4 v0x61a40798fbc0_0;
    %store/vec4 v0x61a40798fc80_0, 0, 1;
    %jmp T_47.12;
T_47.10 ;
    %load/vec4 v0x61a40798ff80_0;
    %store/vec4 v0x61a40798fc80_0, 0, 1;
    %jmp T_47.12;
T_47.12 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x61a4079905c0;
T_48 ;
    %wait E_0x61a407990860;
    %load/vec4 v0x61a407991cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_48.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_48.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_48.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_48.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_48.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_48.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_48.10, 6;
    %load/vec4 v0x61a4079922d0_0;
    %store/vec4 v0x61a407991fd0_0, 0, 1;
    %jmp T_48.12;
T_48.0 ;
    %load/vec4 v0x61a407992090_0;
    %store/vec4 v0x61a407991fd0_0, 0, 1;
    %jmp T_48.12;
T_48.1 ;
    %load/vec4 v0x61a407992090_0;
    %store/vec4 v0x61a407991fd0_0, 0, 1;
    %jmp T_48.12;
T_48.2 ;
    %load/vec4 v0x61a407991910_0;
    %store/vec4 v0x61a407991fd0_0, 0, 1;
    %jmp T_48.12;
T_48.3 ;
    %load/vec4 v0x61a407991d90_0;
    %store/vec4 v0x61a407991fd0_0, 0, 1;
    %jmp T_48.12;
T_48.4 ;
    %load/vec4 v0x61a407991c10_0;
    %store/vec4 v0x61a407991fd0_0, 0, 1;
    %jmp T_48.12;
T_48.5 ;
    %load/vec4 v0x61a407992210_0;
    %store/vec4 v0x61a407991fd0_0, 0, 1;
    %jmp T_48.12;
T_48.6 ;
    %load/vec4 v0x61a407992150_0;
    %store/vec4 v0x61a407991fd0_0, 0, 1;
    %jmp T_48.12;
T_48.7 ;
    %load/vec4 v0x61a407991b50_0;
    %store/vec4 v0x61a407991fd0_0, 0, 1;
    %jmp T_48.12;
T_48.8 ;
    %load/vec4 v0x61a407991e50_0;
    %store/vec4 v0x61a407991fd0_0, 0, 1;
    %jmp T_48.12;
T_48.9 ;
    %load/vec4 v0x61a407991f10_0;
    %store/vec4 v0x61a407991fd0_0, 0, 1;
    %jmp T_48.12;
T_48.10 ;
    %load/vec4 v0x61a4079922d0_0;
    %store/vec4 v0x61a407991fd0_0, 0, 1;
    %jmp T_48.12;
T_48.12 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x61a407992910;
T_49 ;
    %wait E_0x61a407992bb0;
    %load/vec4 v0x61a407994020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_49.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_49.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_49.10, 6;
    %load/vec4 v0x61a407994620_0;
    %store/vec4 v0x61a407994320_0, 0, 1;
    %jmp T_49.12;
T_49.0 ;
    %load/vec4 v0x61a4079943e0_0;
    %store/vec4 v0x61a407994320_0, 0, 1;
    %jmp T_49.12;
T_49.1 ;
    %load/vec4 v0x61a4079943e0_0;
    %store/vec4 v0x61a407994320_0, 0, 1;
    %jmp T_49.12;
T_49.2 ;
    %load/vec4 v0x61a407993c60_0;
    %store/vec4 v0x61a407994320_0, 0, 1;
    %jmp T_49.12;
T_49.3 ;
    %load/vec4 v0x61a4079940e0_0;
    %store/vec4 v0x61a407994320_0, 0, 1;
    %jmp T_49.12;
T_49.4 ;
    %load/vec4 v0x61a407993f60_0;
    %store/vec4 v0x61a407994320_0, 0, 1;
    %jmp T_49.12;
T_49.5 ;
    %load/vec4 v0x61a407994560_0;
    %store/vec4 v0x61a407994320_0, 0, 1;
    %jmp T_49.12;
T_49.6 ;
    %load/vec4 v0x61a4079944a0_0;
    %store/vec4 v0x61a407994320_0, 0, 1;
    %jmp T_49.12;
T_49.7 ;
    %load/vec4 v0x61a407993ea0_0;
    %store/vec4 v0x61a407994320_0, 0, 1;
    %jmp T_49.12;
T_49.8 ;
    %load/vec4 v0x61a4079941a0_0;
    %store/vec4 v0x61a407994320_0, 0, 1;
    %jmp T_49.12;
T_49.9 ;
    %load/vec4 v0x61a407994260_0;
    %store/vec4 v0x61a407994320_0, 0, 1;
    %jmp T_49.12;
T_49.10 ;
    %load/vec4 v0x61a407994620_0;
    %store/vec4 v0x61a407994320_0, 0, 1;
    %jmp T_49.12;
T_49.12 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x61a407994c60;
T_50 ;
    %wait E_0x61a407994f00;
    %load/vec4 v0x61a407996370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_50.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_50.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_50.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_50.10, 6;
    %load/vec4 v0x61a407996970_0;
    %store/vec4 v0x61a407996670_0, 0, 1;
    %jmp T_50.12;
T_50.0 ;
    %load/vec4 v0x61a407996730_0;
    %store/vec4 v0x61a407996670_0, 0, 1;
    %jmp T_50.12;
T_50.1 ;
    %load/vec4 v0x61a407996730_0;
    %store/vec4 v0x61a407996670_0, 0, 1;
    %jmp T_50.12;
T_50.2 ;
    %load/vec4 v0x61a407995fb0_0;
    %store/vec4 v0x61a407996670_0, 0, 1;
    %jmp T_50.12;
T_50.3 ;
    %load/vec4 v0x61a407996430_0;
    %store/vec4 v0x61a407996670_0, 0, 1;
    %jmp T_50.12;
T_50.4 ;
    %load/vec4 v0x61a4079962b0_0;
    %store/vec4 v0x61a407996670_0, 0, 1;
    %jmp T_50.12;
T_50.5 ;
    %load/vec4 v0x61a4079968b0_0;
    %store/vec4 v0x61a407996670_0, 0, 1;
    %jmp T_50.12;
T_50.6 ;
    %load/vec4 v0x61a4079967f0_0;
    %store/vec4 v0x61a407996670_0, 0, 1;
    %jmp T_50.12;
T_50.7 ;
    %load/vec4 v0x61a4079961f0_0;
    %store/vec4 v0x61a407996670_0, 0, 1;
    %jmp T_50.12;
T_50.8 ;
    %load/vec4 v0x61a4079964f0_0;
    %store/vec4 v0x61a407996670_0, 0, 1;
    %jmp T_50.12;
T_50.9 ;
    %load/vec4 v0x61a4079965b0_0;
    %store/vec4 v0x61a407996670_0, 0, 1;
    %jmp T_50.12;
T_50.10 ;
    %load/vec4 v0x61a407996970_0;
    %store/vec4 v0x61a407996670_0, 0, 1;
    %jmp T_50.12;
T_50.12 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x61a407996fb0;
T_51 ;
    %wait E_0x61a407997250;
    %load/vec4 v0x61a4079986c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_51.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_51.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_51.10, 6;
    %load/vec4 v0x61a407998cc0_0;
    %store/vec4 v0x61a4079989c0_0, 0, 1;
    %jmp T_51.12;
T_51.0 ;
    %load/vec4 v0x61a407998a80_0;
    %store/vec4 v0x61a4079989c0_0, 0, 1;
    %jmp T_51.12;
T_51.1 ;
    %load/vec4 v0x61a407998a80_0;
    %store/vec4 v0x61a4079989c0_0, 0, 1;
    %jmp T_51.12;
T_51.2 ;
    %load/vec4 v0x61a407998300_0;
    %store/vec4 v0x61a4079989c0_0, 0, 1;
    %jmp T_51.12;
T_51.3 ;
    %load/vec4 v0x61a407998780_0;
    %store/vec4 v0x61a4079989c0_0, 0, 1;
    %jmp T_51.12;
T_51.4 ;
    %load/vec4 v0x61a407998600_0;
    %store/vec4 v0x61a4079989c0_0, 0, 1;
    %jmp T_51.12;
T_51.5 ;
    %load/vec4 v0x61a407998c00_0;
    %store/vec4 v0x61a4079989c0_0, 0, 1;
    %jmp T_51.12;
T_51.6 ;
    %load/vec4 v0x61a407998b40_0;
    %store/vec4 v0x61a4079989c0_0, 0, 1;
    %jmp T_51.12;
T_51.7 ;
    %load/vec4 v0x61a407998540_0;
    %store/vec4 v0x61a4079989c0_0, 0, 1;
    %jmp T_51.12;
T_51.8 ;
    %load/vec4 v0x61a407998840_0;
    %store/vec4 v0x61a4079989c0_0, 0, 1;
    %jmp T_51.12;
T_51.9 ;
    %load/vec4 v0x61a407998900_0;
    %store/vec4 v0x61a4079989c0_0, 0, 1;
    %jmp T_51.12;
T_51.10 ;
    %load/vec4 v0x61a407998cc0_0;
    %store/vec4 v0x61a4079989c0_0, 0, 1;
    %jmp T_51.12;
T_51.12 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x61a407999300;
T_52 ;
    %wait E_0x61a4079995a0;
    %load/vec4 v0x61a40799aa10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_52.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_52.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_52.10, 6;
    %load/vec4 v0x61a40799b010_0;
    %store/vec4 v0x61a40799ad10_0, 0, 1;
    %jmp T_52.12;
T_52.0 ;
    %load/vec4 v0x61a40799add0_0;
    %store/vec4 v0x61a40799ad10_0, 0, 1;
    %jmp T_52.12;
T_52.1 ;
    %load/vec4 v0x61a40799add0_0;
    %store/vec4 v0x61a40799ad10_0, 0, 1;
    %jmp T_52.12;
T_52.2 ;
    %load/vec4 v0x61a40799a650_0;
    %store/vec4 v0x61a40799ad10_0, 0, 1;
    %jmp T_52.12;
T_52.3 ;
    %load/vec4 v0x61a40799aad0_0;
    %store/vec4 v0x61a40799ad10_0, 0, 1;
    %jmp T_52.12;
T_52.4 ;
    %load/vec4 v0x61a40799a950_0;
    %store/vec4 v0x61a40799ad10_0, 0, 1;
    %jmp T_52.12;
T_52.5 ;
    %load/vec4 v0x61a40799af50_0;
    %store/vec4 v0x61a40799ad10_0, 0, 1;
    %jmp T_52.12;
T_52.6 ;
    %load/vec4 v0x61a40799ae90_0;
    %store/vec4 v0x61a40799ad10_0, 0, 1;
    %jmp T_52.12;
T_52.7 ;
    %load/vec4 v0x61a40799a890_0;
    %store/vec4 v0x61a40799ad10_0, 0, 1;
    %jmp T_52.12;
T_52.8 ;
    %load/vec4 v0x61a40799ab90_0;
    %store/vec4 v0x61a40799ad10_0, 0, 1;
    %jmp T_52.12;
T_52.9 ;
    %load/vec4 v0x61a40799ac50_0;
    %store/vec4 v0x61a40799ad10_0, 0, 1;
    %jmp T_52.12;
T_52.10 ;
    %load/vec4 v0x61a40799b010_0;
    %store/vec4 v0x61a40799ad10_0, 0, 1;
    %jmp T_52.12;
T_52.12 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x61a40799b650;
T_53 ;
    %wait E_0x61a40799b8f0;
    %load/vec4 v0x61a40799cd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_53.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_53.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_53.10, 6;
    %load/vec4 v0x61a40799d360_0;
    %store/vec4 v0x61a40799d060_0, 0, 1;
    %jmp T_53.12;
T_53.0 ;
    %load/vec4 v0x61a40799d120_0;
    %store/vec4 v0x61a40799d060_0, 0, 1;
    %jmp T_53.12;
T_53.1 ;
    %load/vec4 v0x61a40799d120_0;
    %store/vec4 v0x61a40799d060_0, 0, 1;
    %jmp T_53.12;
T_53.2 ;
    %load/vec4 v0x61a40799c9a0_0;
    %store/vec4 v0x61a40799d060_0, 0, 1;
    %jmp T_53.12;
T_53.3 ;
    %load/vec4 v0x61a40799ce20_0;
    %store/vec4 v0x61a40799d060_0, 0, 1;
    %jmp T_53.12;
T_53.4 ;
    %load/vec4 v0x61a40799cca0_0;
    %store/vec4 v0x61a40799d060_0, 0, 1;
    %jmp T_53.12;
T_53.5 ;
    %load/vec4 v0x61a40799d2a0_0;
    %store/vec4 v0x61a40799d060_0, 0, 1;
    %jmp T_53.12;
T_53.6 ;
    %load/vec4 v0x61a40799d1e0_0;
    %store/vec4 v0x61a40799d060_0, 0, 1;
    %jmp T_53.12;
T_53.7 ;
    %load/vec4 v0x61a40799cbe0_0;
    %store/vec4 v0x61a40799d060_0, 0, 1;
    %jmp T_53.12;
T_53.8 ;
    %load/vec4 v0x61a40799cee0_0;
    %store/vec4 v0x61a40799d060_0, 0, 1;
    %jmp T_53.12;
T_53.9 ;
    %load/vec4 v0x61a40799cfa0_0;
    %store/vec4 v0x61a40799d060_0, 0, 1;
    %jmp T_53.12;
T_53.10 ;
    %load/vec4 v0x61a40799d360_0;
    %store/vec4 v0x61a40799d060_0, 0, 1;
    %jmp T_53.12;
T_53.12 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x61a40799d9a0;
T_54 ;
    %wait E_0x61a40799dc40;
    %load/vec4 v0x61a40799f0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_54.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_54.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_54.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_54.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_54.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_54.10, 6;
    %load/vec4 v0x61a40799f6b0_0;
    %store/vec4 v0x61a40799f3b0_0, 0, 1;
    %jmp T_54.12;
T_54.0 ;
    %load/vec4 v0x61a40799f470_0;
    %store/vec4 v0x61a40799f3b0_0, 0, 1;
    %jmp T_54.12;
T_54.1 ;
    %load/vec4 v0x61a40799f470_0;
    %store/vec4 v0x61a40799f3b0_0, 0, 1;
    %jmp T_54.12;
T_54.2 ;
    %load/vec4 v0x61a40799ecf0_0;
    %store/vec4 v0x61a40799f3b0_0, 0, 1;
    %jmp T_54.12;
T_54.3 ;
    %load/vec4 v0x61a40799f170_0;
    %store/vec4 v0x61a40799f3b0_0, 0, 1;
    %jmp T_54.12;
T_54.4 ;
    %load/vec4 v0x61a40799eff0_0;
    %store/vec4 v0x61a40799f3b0_0, 0, 1;
    %jmp T_54.12;
T_54.5 ;
    %load/vec4 v0x61a40799f5f0_0;
    %store/vec4 v0x61a40799f3b0_0, 0, 1;
    %jmp T_54.12;
T_54.6 ;
    %load/vec4 v0x61a40799f530_0;
    %store/vec4 v0x61a40799f3b0_0, 0, 1;
    %jmp T_54.12;
T_54.7 ;
    %load/vec4 v0x61a40799ef30_0;
    %store/vec4 v0x61a40799f3b0_0, 0, 1;
    %jmp T_54.12;
T_54.8 ;
    %load/vec4 v0x61a40799f230_0;
    %store/vec4 v0x61a40799f3b0_0, 0, 1;
    %jmp T_54.12;
T_54.9 ;
    %load/vec4 v0x61a40799f2f0_0;
    %store/vec4 v0x61a40799f3b0_0, 0, 1;
    %jmp T_54.12;
T_54.10 ;
    %load/vec4 v0x61a40799f6b0_0;
    %store/vec4 v0x61a40799f3b0_0, 0, 1;
    %jmp T_54.12;
T_54.12 ;
    %pop/vec4 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x61a40799fcf0;
T_55 ;
    %wait E_0x61a40799ff90;
    %load/vec4 v0x61a4079a1400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_55.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_55.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_55.10, 6;
    %load/vec4 v0x61a4079a1a00_0;
    %store/vec4 v0x61a4079a1700_0, 0, 1;
    %jmp T_55.12;
T_55.0 ;
    %load/vec4 v0x61a4079a17c0_0;
    %store/vec4 v0x61a4079a1700_0, 0, 1;
    %jmp T_55.12;
T_55.1 ;
    %load/vec4 v0x61a4079a17c0_0;
    %store/vec4 v0x61a4079a1700_0, 0, 1;
    %jmp T_55.12;
T_55.2 ;
    %load/vec4 v0x61a4079a1040_0;
    %store/vec4 v0x61a4079a1700_0, 0, 1;
    %jmp T_55.12;
T_55.3 ;
    %load/vec4 v0x61a4079a14c0_0;
    %store/vec4 v0x61a4079a1700_0, 0, 1;
    %jmp T_55.12;
T_55.4 ;
    %load/vec4 v0x61a4079a1340_0;
    %store/vec4 v0x61a4079a1700_0, 0, 1;
    %jmp T_55.12;
T_55.5 ;
    %load/vec4 v0x61a4079a1940_0;
    %store/vec4 v0x61a4079a1700_0, 0, 1;
    %jmp T_55.12;
T_55.6 ;
    %load/vec4 v0x61a4079a1880_0;
    %store/vec4 v0x61a4079a1700_0, 0, 1;
    %jmp T_55.12;
T_55.7 ;
    %load/vec4 v0x61a4079a1280_0;
    %store/vec4 v0x61a4079a1700_0, 0, 1;
    %jmp T_55.12;
T_55.8 ;
    %load/vec4 v0x61a4079a1580_0;
    %store/vec4 v0x61a4079a1700_0, 0, 1;
    %jmp T_55.12;
T_55.9 ;
    %load/vec4 v0x61a4079a1640_0;
    %store/vec4 v0x61a4079a1700_0, 0, 1;
    %jmp T_55.12;
T_55.10 ;
    %load/vec4 v0x61a4079a1a00_0;
    %store/vec4 v0x61a4079a1700_0, 0, 1;
    %jmp T_55.12;
T_55.12 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x61a4079a2040;
T_56 ;
    %wait E_0x61a4079a22e0;
    %load/vec4 v0x61a4079a3750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_56.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_56.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_56.10, 6;
    %load/vec4 v0x61a4079a3d50_0;
    %store/vec4 v0x61a4079a3a50_0, 0, 1;
    %jmp T_56.12;
T_56.0 ;
    %load/vec4 v0x61a4079a3b10_0;
    %store/vec4 v0x61a4079a3a50_0, 0, 1;
    %jmp T_56.12;
T_56.1 ;
    %load/vec4 v0x61a4079a3b10_0;
    %store/vec4 v0x61a4079a3a50_0, 0, 1;
    %jmp T_56.12;
T_56.2 ;
    %load/vec4 v0x61a4079a3390_0;
    %store/vec4 v0x61a4079a3a50_0, 0, 1;
    %jmp T_56.12;
T_56.3 ;
    %load/vec4 v0x61a4079a3810_0;
    %store/vec4 v0x61a4079a3a50_0, 0, 1;
    %jmp T_56.12;
T_56.4 ;
    %load/vec4 v0x61a4079a3690_0;
    %store/vec4 v0x61a4079a3a50_0, 0, 1;
    %jmp T_56.12;
T_56.5 ;
    %load/vec4 v0x61a4079a3c90_0;
    %store/vec4 v0x61a4079a3a50_0, 0, 1;
    %jmp T_56.12;
T_56.6 ;
    %load/vec4 v0x61a4079a3bd0_0;
    %store/vec4 v0x61a4079a3a50_0, 0, 1;
    %jmp T_56.12;
T_56.7 ;
    %load/vec4 v0x61a4079a35d0_0;
    %store/vec4 v0x61a4079a3a50_0, 0, 1;
    %jmp T_56.12;
T_56.8 ;
    %load/vec4 v0x61a4079a38d0_0;
    %store/vec4 v0x61a4079a3a50_0, 0, 1;
    %jmp T_56.12;
T_56.9 ;
    %load/vec4 v0x61a4079a3990_0;
    %store/vec4 v0x61a4079a3a50_0, 0, 1;
    %jmp T_56.12;
T_56.10 ;
    %load/vec4 v0x61a4079a3d50_0;
    %store/vec4 v0x61a4079a3a50_0, 0, 1;
    %jmp T_56.12;
T_56.12 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x61a4079a4390;
T_57 ;
    %wait E_0x61a4079a4630;
    %load/vec4 v0x61a4079a5aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_57.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_57.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_57.10, 6;
    %load/vec4 v0x61a4079a60a0_0;
    %store/vec4 v0x61a4079a5da0_0, 0, 1;
    %jmp T_57.12;
T_57.0 ;
    %load/vec4 v0x61a4079a5e60_0;
    %store/vec4 v0x61a4079a5da0_0, 0, 1;
    %jmp T_57.12;
T_57.1 ;
    %load/vec4 v0x61a4079a5e60_0;
    %store/vec4 v0x61a4079a5da0_0, 0, 1;
    %jmp T_57.12;
T_57.2 ;
    %load/vec4 v0x61a4079a56e0_0;
    %store/vec4 v0x61a4079a5da0_0, 0, 1;
    %jmp T_57.12;
T_57.3 ;
    %load/vec4 v0x61a4079a5b60_0;
    %store/vec4 v0x61a4079a5da0_0, 0, 1;
    %jmp T_57.12;
T_57.4 ;
    %load/vec4 v0x61a4079a59e0_0;
    %store/vec4 v0x61a4079a5da0_0, 0, 1;
    %jmp T_57.12;
T_57.5 ;
    %load/vec4 v0x61a4079a5fe0_0;
    %store/vec4 v0x61a4079a5da0_0, 0, 1;
    %jmp T_57.12;
T_57.6 ;
    %load/vec4 v0x61a4079a5f20_0;
    %store/vec4 v0x61a4079a5da0_0, 0, 1;
    %jmp T_57.12;
T_57.7 ;
    %load/vec4 v0x61a4079a5920_0;
    %store/vec4 v0x61a4079a5da0_0, 0, 1;
    %jmp T_57.12;
T_57.8 ;
    %load/vec4 v0x61a4079a5c20_0;
    %store/vec4 v0x61a4079a5da0_0, 0, 1;
    %jmp T_57.12;
T_57.9 ;
    %load/vec4 v0x61a4079a5ce0_0;
    %store/vec4 v0x61a4079a5da0_0, 0, 1;
    %jmp T_57.12;
T_57.10 ;
    %load/vec4 v0x61a4079a60a0_0;
    %store/vec4 v0x61a4079a5da0_0, 0, 1;
    %jmp T_57.12;
T_57.12 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x61a4079a66e0;
T_58 ;
    %wait E_0x61a4079a6980;
    %load/vec4 v0x61a4079a7df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_58.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_58.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_58.10, 6;
    %load/vec4 v0x61a4079a83f0_0;
    %store/vec4 v0x61a4079a80f0_0, 0, 1;
    %jmp T_58.12;
T_58.0 ;
    %load/vec4 v0x61a4079a81b0_0;
    %store/vec4 v0x61a4079a80f0_0, 0, 1;
    %jmp T_58.12;
T_58.1 ;
    %load/vec4 v0x61a4079a81b0_0;
    %store/vec4 v0x61a4079a80f0_0, 0, 1;
    %jmp T_58.12;
T_58.2 ;
    %load/vec4 v0x61a4079a7a30_0;
    %store/vec4 v0x61a4079a80f0_0, 0, 1;
    %jmp T_58.12;
T_58.3 ;
    %load/vec4 v0x61a4079a7eb0_0;
    %store/vec4 v0x61a4079a80f0_0, 0, 1;
    %jmp T_58.12;
T_58.4 ;
    %load/vec4 v0x61a4079a7d30_0;
    %store/vec4 v0x61a4079a80f0_0, 0, 1;
    %jmp T_58.12;
T_58.5 ;
    %load/vec4 v0x61a4079a8330_0;
    %store/vec4 v0x61a4079a80f0_0, 0, 1;
    %jmp T_58.12;
T_58.6 ;
    %load/vec4 v0x61a4079a8270_0;
    %store/vec4 v0x61a4079a80f0_0, 0, 1;
    %jmp T_58.12;
T_58.7 ;
    %load/vec4 v0x61a4079a7c70_0;
    %store/vec4 v0x61a4079a80f0_0, 0, 1;
    %jmp T_58.12;
T_58.8 ;
    %load/vec4 v0x61a4079a7f70_0;
    %store/vec4 v0x61a4079a80f0_0, 0, 1;
    %jmp T_58.12;
T_58.9 ;
    %load/vec4 v0x61a4079a8030_0;
    %store/vec4 v0x61a4079a80f0_0, 0, 1;
    %jmp T_58.12;
T_58.10 ;
    %load/vec4 v0x61a4079a83f0_0;
    %store/vec4 v0x61a4079a80f0_0, 0, 1;
    %jmp T_58.12;
T_58.12 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x61a4079a8a30;
T_59 ;
    %wait E_0x61a4079a8cd0;
    %load/vec4 v0x61a4079aa140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_59.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_59.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_59.10, 6;
    %load/vec4 v0x61a4079aa740_0;
    %store/vec4 v0x61a4079aa440_0, 0, 1;
    %jmp T_59.12;
T_59.0 ;
    %load/vec4 v0x61a4079aa500_0;
    %store/vec4 v0x61a4079aa440_0, 0, 1;
    %jmp T_59.12;
T_59.1 ;
    %load/vec4 v0x61a4079aa500_0;
    %store/vec4 v0x61a4079aa440_0, 0, 1;
    %jmp T_59.12;
T_59.2 ;
    %load/vec4 v0x61a4079a9d80_0;
    %store/vec4 v0x61a4079aa440_0, 0, 1;
    %jmp T_59.12;
T_59.3 ;
    %load/vec4 v0x61a4079aa200_0;
    %store/vec4 v0x61a4079aa440_0, 0, 1;
    %jmp T_59.12;
T_59.4 ;
    %load/vec4 v0x61a4079aa080_0;
    %store/vec4 v0x61a4079aa440_0, 0, 1;
    %jmp T_59.12;
T_59.5 ;
    %load/vec4 v0x61a4079aa680_0;
    %store/vec4 v0x61a4079aa440_0, 0, 1;
    %jmp T_59.12;
T_59.6 ;
    %load/vec4 v0x61a4079aa5c0_0;
    %store/vec4 v0x61a4079aa440_0, 0, 1;
    %jmp T_59.12;
T_59.7 ;
    %load/vec4 v0x61a4079a9fc0_0;
    %store/vec4 v0x61a4079aa440_0, 0, 1;
    %jmp T_59.12;
T_59.8 ;
    %load/vec4 v0x61a4079aa2c0_0;
    %store/vec4 v0x61a4079aa440_0, 0, 1;
    %jmp T_59.12;
T_59.9 ;
    %load/vec4 v0x61a4079aa380_0;
    %store/vec4 v0x61a4079aa440_0, 0, 1;
    %jmp T_59.12;
T_59.10 ;
    %load/vec4 v0x61a4079aa740_0;
    %store/vec4 v0x61a4079aa440_0, 0, 1;
    %jmp T_59.12;
T_59.12 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x61a4079aad80;
T_60 ;
    %wait E_0x61a4079ab020;
    %load/vec4 v0x61a4079ac490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_60.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_60.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_60.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_60.10, 6;
    %load/vec4 v0x61a4079aca90_0;
    %store/vec4 v0x61a4079ac790_0, 0, 1;
    %jmp T_60.12;
T_60.0 ;
    %load/vec4 v0x61a4079ac850_0;
    %store/vec4 v0x61a4079ac790_0, 0, 1;
    %jmp T_60.12;
T_60.1 ;
    %load/vec4 v0x61a4079ac850_0;
    %store/vec4 v0x61a4079ac790_0, 0, 1;
    %jmp T_60.12;
T_60.2 ;
    %load/vec4 v0x61a4079ac0d0_0;
    %store/vec4 v0x61a4079ac790_0, 0, 1;
    %jmp T_60.12;
T_60.3 ;
    %load/vec4 v0x61a4079ac550_0;
    %store/vec4 v0x61a4079ac790_0, 0, 1;
    %jmp T_60.12;
T_60.4 ;
    %load/vec4 v0x61a4079ac3d0_0;
    %store/vec4 v0x61a4079ac790_0, 0, 1;
    %jmp T_60.12;
T_60.5 ;
    %load/vec4 v0x61a4079ac9d0_0;
    %store/vec4 v0x61a4079ac790_0, 0, 1;
    %jmp T_60.12;
T_60.6 ;
    %load/vec4 v0x61a4079ac910_0;
    %store/vec4 v0x61a4079ac790_0, 0, 1;
    %jmp T_60.12;
T_60.7 ;
    %load/vec4 v0x61a4079ac310_0;
    %store/vec4 v0x61a4079ac790_0, 0, 1;
    %jmp T_60.12;
T_60.8 ;
    %load/vec4 v0x61a4079ac610_0;
    %store/vec4 v0x61a4079ac790_0, 0, 1;
    %jmp T_60.12;
T_60.9 ;
    %load/vec4 v0x61a4079ac6d0_0;
    %store/vec4 v0x61a4079ac790_0, 0, 1;
    %jmp T_60.12;
T_60.10 ;
    %load/vec4 v0x61a4079aca90_0;
    %store/vec4 v0x61a4079ac790_0, 0, 1;
    %jmp T_60.12;
T_60.12 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x61a4079ad0d0;
T_61 ;
    %wait E_0x61a4079ad370;
    %load/vec4 v0x61a4079ae7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_61.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_61.10, 6;
    %load/vec4 v0x61a4079aede0_0;
    %store/vec4 v0x61a4079aeae0_0, 0, 1;
    %jmp T_61.12;
T_61.0 ;
    %load/vec4 v0x61a4079aeba0_0;
    %store/vec4 v0x61a4079aeae0_0, 0, 1;
    %jmp T_61.12;
T_61.1 ;
    %load/vec4 v0x61a4079aeba0_0;
    %store/vec4 v0x61a4079aeae0_0, 0, 1;
    %jmp T_61.12;
T_61.2 ;
    %load/vec4 v0x61a4079ae420_0;
    %store/vec4 v0x61a4079aeae0_0, 0, 1;
    %jmp T_61.12;
T_61.3 ;
    %load/vec4 v0x61a4079ae8a0_0;
    %store/vec4 v0x61a4079aeae0_0, 0, 1;
    %jmp T_61.12;
T_61.4 ;
    %load/vec4 v0x61a4079ae720_0;
    %store/vec4 v0x61a4079aeae0_0, 0, 1;
    %jmp T_61.12;
T_61.5 ;
    %load/vec4 v0x61a4079aed20_0;
    %store/vec4 v0x61a4079aeae0_0, 0, 1;
    %jmp T_61.12;
T_61.6 ;
    %load/vec4 v0x61a4079aec60_0;
    %store/vec4 v0x61a4079aeae0_0, 0, 1;
    %jmp T_61.12;
T_61.7 ;
    %load/vec4 v0x61a4079ae660_0;
    %store/vec4 v0x61a4079aeae0_0, 0, 1;
    %jmp T_61.12;
T_61.8 ;
    %load/vec4 v0x61a4079ae960_0;
    %store/vec4 v0x61a4079aeae0_0, 0, 1;
    %jmp T_61.12;
T_61.9 ;
    %load/vec4 v0x61a4079aea20_0;
    %store/vec4 v0x61a4079aeae0_0, 0, 1;
    %jmp T_61.12;
T_61.10 ;
    %load/vec4 v0x61a4079aede0_0;
    %store/vec4 v0x61a4079aeae0_0, 0, 1;
    %jmp T_61.12;
T_61.12 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x61a4079af1b0;
T_62 ;
    %wait E_0x61a40767b410;
    %load/vec4 v0x61a4079b1280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_62.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_62.10, 6;
    %load/vec4 v0x61a4079b1880_0;
    %store/vec4 v0x61a4079b1580_0, 0, 1;
    %jmp T_62.12;
T_62.0 ;
    %load/vec4 v0x61a4079b1640_0;
    %store/vec4 v0x61a4079b1580_0, 0, 1;
    %jmp T_62.12;
T_62.1 ;
    %load/vec4 v0x61a4079b1640_0;
    %store/vec4 v0x61a4079b1580_0, 0, 1;
    %jmp T_62.12;
T_62.2 ;
    %load/vec4 v0x61a4079b0cb0_0;
    %store/vec4 v0x61a4079b1580_0, 0, 1;
    %jmp T_62.12;
T_62.3 ;
    %load/vec4 v0x61a4079b1340_0;
    %store/vec4 v0x61a4079b1580_0, 0, 1;
    %jmp T_62.12;
T_62.4 ;
    %load/vec4 v0x61a4079b11c0_0;
    %store/vec4 v0x61a4079b1580_0, 0, 1;
    %jmp T_62.12;
T_62.5 ;
    %load/vec4 v0x61a4079b17c0_0;
    %store/vec4 v0x61a4079b1580_0, 0, 1;
    %jmp T_62.12;
T_62.6 ;
    %load/vec4 v0x61a4079b1700_0;
    %store/vec4 v0x61a4079b1580_0, 0, 1;
    %jmp T_62.12;
T_62.7 ;
    %load/vec4 v0x61a4079b1100_0;
    %store/vec4 v0x61a4079b1580_0, 0, 1;
    %jmp T_62.12;
T_62.8 ;
    %load/vec4 v0x61a4079b1400_0;
    %store/vec4 v0x61a4079b1580_0, 0, 1;
    %jmp T_62.12;
T_62.9 ;
    %load/vec4 v0x61a4079b14c0_0;
    %store/vec4 v0x61a4079b1580_0, 0, 1;
    %jmp T_62.12;
T_62.10 ;
    %load/vec4 v0x61a4079b1880_0;
    %store/vec4 v0x61a4079b1580_0, 0, 1;
    %jmp T_62.12;
T_62.12 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x61a4079b19e0;
T_63 ;
    %wait E_0x61a4079b1c50;
    %load/vec4 v0x61a4079b30d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %load/vec4 v0x61a4079b3b20_0;
    %store/vec4 v0x61a4079b3490_0, 0, 1;
    %jmp T_63.14;
T_63.0 ;
    %load/vec4 v0x61a4079b36d0_0;
    %store/vec4 v0x61a4079b3490_0, 0, 1;
    %jmp T_63.14;
T_63.1 ;
    %load/vec4 v0x61a4079b36d0_0;
    %store/vec4 v0x61a4079b3490_0, 0, 1;
    %jmp T_63.14;
T_63.2 ;
    %load/vec4 v0x61a4079b2d10_0;
    %store/vec4 v0x61a4079b3490_0, 0, 1;
    %jmp T_63.14;
T_63.3 ;
    %load/vec4 v0x61a4079b3190_0;
    %store/vec4 v0x61a4079b3490_0, 0, 1;
    %jmp T_63.14;
T_63.4 ;
    %load/vec4 v0x61a4079b3010_0;
    %store/vec4 v0x61a4079b3490_0, 0, 1;
    %jmp T_63.14;
T_63.5 ;
    %load/vec4 v0x61a4079b3a60_0;
    %store/vec4 v0x61a4079b3490_0, 0, 1;
    %jmp T_63.14;
T_63.6 ;
    %load/vec4 v0x61a4079b39a0_0;
    %store/vec4 v0x61a4079b3490_0, 0, 1;
    %jmp T_63.14;
T_63.7 ;
    %load/vec4 v0x61a4079b2f50_0;
    %store/vec4 v0x61a4079b3490_0, 0, 1;
    %jmp T_63.14;
T_63.8 ;
    %load/vec4 v0x61a4079b3310_0;
    %store/vec4 v0x61a4079b3490_0, 0, 1;
    %jmp T_63.14;
T_63.9 ;
    %load/vec4 v0x61a4079b33d0_0;
    %store/vec4 v0x61a4079b3490_0, 0, 1;
    %jmp T_63.14;
T_63.10 ;
    %load/vec4 v0x61a4079b3b20_0;
    %store/vec4 v0x61a4079b3490_0, 0, 1;
    %jmp T_63.14;
T_63.11 ;
    %load/vec4 v0x61a4079b3550_0;
    %store/vec4 v0x61a4079b3490_0, 0, 1;
    %jmp T_63.14;
T_63.12 ;
    %load/vec4 v0x61a4079b3610_0;
    %store/vec4 v0x61a4079b3490_0, 0, 1;
    %jmp T_63.14;
T_63.14 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x61a407977f10;
T_64 ;
    %vpi_call 2 19 "$monitor", "opcode=%b A=%h B=%h -> result=%h", v0x61a4079b6150_0, v0x61a4079b5f30_0, v0x61a4079b6010_0, v0x61a4079b61f0_0 {0 0 0};
    %pushi/vec4 4294967295, 0, 33;
    %concati/vec4 2147483647, 0, 31;
    %store/vec4 v0x61a4079b5f30_0, 0, 64;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x61a4079b6010_0, 0, 64;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61a4079b6150_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61a4079b6150_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x61a4079b6150_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x61a4079b6150_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x61a4079b6150_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x61a4079b6150_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x61a4079b6150_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x61a4079b6150_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x61a4079b6150_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x61a4079b6150_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x61a4079b6150_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x61a4079b6150_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x61a4079b6150_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x61a4079b6150_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x61a4079b6150_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x61a4079b6150_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_64;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "alu_mid.v";
    "alu_lsb.v";
    "alu_msb.v";
