================================================================================ 
Commit: 320900da954e986c02a82f80861104ea274517ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:45:41 2020 -0800 
-------------------------------------------------------------------------------- 
Update Auto-Gen FSP files

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/Fsp.bsf
TigerLakeFspBinPkg/Include/FspmUpd.h

================================================================================ 
Commit: c04eb7d6479ec035f9543c608e17e4e4c2d01810 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:55 2020 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to v2527.10

Hsd-es-id: NA
Original commit date: Sun Feb 9 07:35:04 2020 -0800
Change-Id: I563c542855cf0574fa3087cf6b6688ee9a3bcea3
Original commit hash: b7995016a5cffd651b72b0c93058a85077fa9fb9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: db9f4696b1df4462fbe1da52799428938de9208b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:53 2020 -0800 
-------------------------------------------------------------------------------- 
[Problem]TGL_UP4 CRB BIOS[TGL_Y A2]: PCIe x4 slot is not working in OS level but working in Bios menu
[Solution]
  1) Set the reset polarity to active low

Hsd-es-id:1608788121

Original commit date: Fri Dec 27 15:44:21 2019 +0530
Change-Id: Ifca75f85e3be64979d4bdca364cd78a8aadff455
Original commit hash: 46b2a5797c323b7e400761abdf99f52e123b1ad9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 946c946d70973a76d8b31dd59969c9e33e0ce05e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:52 2020 -0800 
-------------------------------------------------------------------------------- 
Fix hybrid drive L23R transition and power blocking

1. Fix for hybrid drive power blocking
BIOS used to remove entire D3Cold description for
root ports with hybrid drives. This caused the POFF and
PON methods to be removed as well and as a result TG could
not achieve D3Cold when remapped under.

2. Fix hybrid drive L23R transition
For hybrid drives BIOS would transition the hybrid
partner into the L23R even if D3Cold was not supported
on the slot. This caused issues during device recovery into
LA. BIOS needs to avoid L23R tranistion if slot doesn't support
PERST# assertion.

Hsd-es-id: 22010154249
Original commit date: Fri Feb 7 13:35:41 2020 +0100
Change-Id: I074838d5bcc18816c7819a6d5f1b52d5a4b12ad6
Original commit hash: 06a7c0dfdacc8f318a3a37484d95a911ece26231

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: eac75a072c34897bdca345ef4eb80001aa172e69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:50 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix the port CLKREQ override map sent to PMC

During clock disabling BIOS needs to supply the PMC with the
correct CLKREQ mapping disable information. BIOS was sending
wrong bitmask which caused the PMC to disable CLKREQ in FIA
for active root ports. This patch fixes the PCIe port CLKREQ
mask creation issue.

Hsd-es-id: 1507738584
Original commit date: Fri Feb 7 18:02:08 2020 +0100
Change-Id: Ib1a01b9cb2c93fe52ca0101a89d2ebc100ca5a1e
Original commit hash: d0601033c979508b88a4457e1fdd2c4cc82b21dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 039c6558ddfc577bff759e962d6e568cdf1c234c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:46 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Hsd-es-id: no sighting
Original commit date: Sat Feb 8 00:26:22 2020 -0800
Change-Id: I0bf4b45092e80096176633d9e8b28249551f23a5
Original commit hash: e3eb218476cbe2b597a06991cc812a628de33f45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: 31029d885166f52695f9b345fabc59881450957b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:45 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 7 23:01:19 2020 +0000
Original commit date: Fri Feb 7 23:01:19 2020 +0000
Original commit hash: cf002aa050060909f784ce8e33254be3daf84274

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b3176d03425874a2a09a3eb90407282b80508289 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:43 2020 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to v2527.09

Hsd-es-id: NA
Original commit date: Thu Feb 6 17:17:15 2020 -0800
Change-Id: Ib4c045e2d7d913c145109080be3c7f7fb0b6e62c
Original commit hash: 1972d8e686597b46199ea282ef1a4e4ed43ac90a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f7287ee573f1da88a724a55355ecb290d90692e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:41 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate:[Write DMA]Wrong BIT for Poll on Write DMA complete.

ThcWrDmaIeDmaCpl replaced with ThcWrDmaStart equal 0 to determine if Write DMA has completed.

Hsd-es-id: 14010649594
Original commit date: Tue Jan 21 09:49:36 2020 -0800
Change-Id: I6b5e8c4d16d23ea91efe6c3d525286832d22d22b
Original commit hash: 303929564cc4da7170e541a49adbffcbc1eab81a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c

================================================================================ 
Commit: bc522e128c67791db3e20b98fc2a06f509ca7efa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:38 2020 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/FspWrapper/SecRamInit: Need recommendation for early initialization of second UART for SAM (pre FSPM)

Part 2:
Added missing Pcds for Second Uart to be initlized in FSPT/SEC phase in SamplePkg.

Hsd-es-id: 14010309928
Original commit date: Mon Jan 13 14:29:09 2020 -0800
Change-Id: Ied354eb99cdc4c1b201073b2c957db3ba234edcc
Original commit hash: 26bfefc35813552c488850b1ab38be0ab4d8a4d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c

================================================================================ 
Commit: 94510c523ae860658d1b93ef77859fecde3062e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:35 2020 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Reference code enforces setting Pinmux information for both DMIC ClkA and ClkB

Add setup options for selecting dmic clock.
Remove advanced audio mode options.

Hsd-es-id: 14010471274
Original commit date: Tue Jan 14 12:58:10 2020 +0100
Change-Id: I8dde5ba6ecbfbd53bfa6b8a5a7ff1953b1b3dc4c
Original commit hash: 62e55f169763866f11487d46af2e953c99e66780

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: d6aacd12c74c2bc5a0588771ae6860e63cf8c002 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:32 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL] BIOS knob change for enabling TME

-Enable TME by default

Hsd-es-id: 2209565093
Original commit date: Mon Jan 6 14:00:28 2020 -0800
Change-Id: I55a2bb0910336bdc7fa4d9c1b7da8958c7d303ce
Original commit hash: d992d3a911cae89d096630f13bc5f267eed82bf0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6e0b0d9fca5c7c4db3ce435e72a59ef1dfa3c9fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:28 2020 -0800 
-------------------------------------------------------------------------------- 
SaPlatformInitAdvancedDxe should not use Intel Setup Variable

Hsd-es-id: 14010455765
Impacted Platforms: ADL,JSL,RKL,TGL

Original commit date: Thu Dec 12 11:52:29 2019 +0530
Change-Id: I369191c68d3864f78f2a51428ccfd0fc5d10ed92
Original commit hash: bae0723ce6c913365687b803435c75b832308411

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: dc8515f17054b92a7ca1ac6f7a772a4070e8176b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:23 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Reference code enforces setting Pinmux information for both DMIC ClkA and ClkB

For one Dmic port can be connected 2 pdm devices one to ClkA and second one to ClkB.
This options allow to select which one clock is used.

Hsd-es-id: 14010471274
Original commit date: Fri Jan 10 13:40:45 2020 +0100
Change-Id: Iae6f9ce3cfb6bfaa0ccef884f6dfc1e4458c5bfa
Original commit hash: fbbaa8fa996ef42380b478e3d2c67d2ae8988f95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/Include/Hda.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: 0cdb1c1ae234e8e7e4e02bc75333b7c1081268bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:21 2020 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to v2527.08

Hsd-es-id: NA

Original commit date: Wed Feb 5 14:32:07 2020 -0800
Change-Id: I412e62960153cbfe6b9a865b62494e5a40ac2201
Original commit hash: fd93ebc1ea5acc91e809a42b0196cb40b3f4decd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e0a159d3999cba988fae54a07b8133a503727cb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:19 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver: THC Driver needs to make sure that any DMA transaction are DWord aligned.

Current POR: DW alignment forced on the protocol side (force to meet this req by the caller).
Change: Additional data to ensure DW req. will be appended at the end of the buffer by the THC BIOS driver. Caller will ignore this req. it will be handled by BIOS THC driver.

Hsd-es-id: 14010657004
Original commit date: Wed Jan 22 13:18:17 2020 -0800
Change-Id: I09293fbb12af0fee121f4caec6103459f6b99aad
Original commit hash: 704be27816a3acec00d4fd96e4f8f0ad773a6b5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/Thc.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.h

================================================================================ 
Commit: e8a556d3cb6d69041dda62b364b3da28a2c3a354 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:17 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver: Touch Host Controller UEFI driver needs to support Enable after Reset functionality in THC Protocol.

Added Enable After Reset functionality that could be called once the Reset is completed.
It will read Touch Device registers and make sure Touch Enable is set.

Hsd-es-id: 14010627566
Original commit date: Tue Jan 21 10:06:47 2020 -0800
Change-Id: I65bf8093c08f54c6aec861826a82f40dd74c7f21
Original commit hash: 53be00e488d9bb125b26539ec9ff515a243248f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/Thc.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: bad71039644a789127bc8b6aeb4e33091222ceef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:15 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SmmControlDriver uses DEBUG_INFO for SMI control reg read/writes - too verbose.

Part 2 Changed DEBUG msg level from EVENT to VERBOSE.

Hsd-es-id: 14010340111
Original commit date: Fri Jan 3 13:52:21 2020 -0800
Change-Id: Ibc4158380c94cca750161386689a43daef4eb979
Original commit hash: 439894a7fc86db0d6b7941610145bfa9b3eda857

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c

================================================================================ 
Commit: 592336985148025607a32d43abbd2e37cc4d4250 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:13 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix TPO control setting in the BIOS

BIOS uses incorrect mask to read TPO capability from the
device which causes it to misinterpret the time required
by the device. This is causing issues with L1.2 on some devices.
Moreover the CPU root ports still hardcode the TPO to 500us
which will cause issues on devices that require TPO over that
value.

Hsd-es-id: 14010827486
Original commit date: Wed Feb 5 12:27:02 2020 +0100
Change-Id: Ic0b4fb709be8e38955033e96c1fb223049f6ff92
Original commit hash: 56e2cca739ee18b7038d3663811a7665473f7387

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: e25899925ddb439d7bc8ed8ee975f85327076787 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:11 2020 -0800 
-------------------------------------------------------------------------------- 
Invalid usage of static local variable in FspSerialIoUartDebugHelperLib

Static local variable cannot be accessed in PreMem phase and should be cleaned up.

Hsd-es-id: 14010648694
Original commit date: Mon Jan 6 14:47:28 2020 +0800
Change-Id: I0d52774830cca50cd10459b577441b0840246315
Original commit hash: 80d62b532f43643cf7496cd359934b42afefb0ef

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: d2d552a2ab5f1b39b1c3197c76322d7c893e98f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:09 2020 -0800 
-------------------------------------------------------------------------------- 
Platform: Enable SAGV for U-DDR4 only

Enable SAGV for DDR4 board by default as per PO request.

Hsd-es-id: 22010229487

Original commit date: Tue Feb 4 10:36:49 2020 -0800
Change-Id: I6e52acb5bd1c15788747f046521540e5a3e76aed
Original commit hash: fbd990cfd947d8e8b5a440bf32cb85c1fa9a155c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: a17670baddce6d0f48cd742581a5a6bedb6fafe9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 19 17:42:00 2020 -0800 
-------------------------------------------------------------------------------- 
Adding External tags for "setup option CpuPcieRtd3 to Enable/Disable CPU PCIE RTD3 support"
(SHA id:9c712f77a654198108ddd56df2d52fc6c8736ec1)

UNIT Test:
Booted to OS with External Release BIOS on TGL-U

CPU PCIE is not a POR for JSL.

Hsd-es-id: 16010178906
Impacted Platforms: ADL,RKL,TGL
Original commit date: Fri Jan 31 15:03:33 2020 +0530
Change-Id: Ic0ca592c6d2837597d70b97e7e251652621fa1eb
Original commit hash: bdf8964a4e2e8ecc8e583a7dd55d35906153daa6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 3b437815b802cd7c8f19fdce1809f81d44fb6ce2 
Author: ClientSysFwGit <> 
Date: Wed Feb 19 17:39:26 2020 -0800 
-------------------------------------------------------------------------------- 
Update auto-Gen NVS files

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 7295b1a00ff742d0928c34efc7582f3afe458ab8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 13 15:14:13 2020 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID minor revision with for UP4 Beta release

Hsd-es-id: NA

Original commit date: Mon Feb 3 11:41:04 2020 -0800
Change-Id: Id7f912261e30c7d428044fe5f2241ffa1f1234a5
Original commit hash: 58d4e696861e927aff454d0a11ec066b1116e13b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1db8c1f44f845719bcf80df308f705cb3ffebd3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 13 15:14:07 2020 -0800 
-------------------------------------------------------------------------------- 
[TGL][DGR] Merge from Client_Master to TGL_Staging branch for TGL for UP4 Beta.

Removed DGR restricted Tag. Moved DGR folders from restricted to platform.
Integrated PPAM kit 11.20t.3 package.Changed Bit map policy settings from
White list to Black list. Included fix for - PPAM Test App failed to execute
completely and exiting with error id 0x8001000B.

Hsd-es-id: 1507738371
Original commit date: Mon Jan 27 11:07:40 2020 +0530
Change-Id: I36abde654bc92b87560c30df1b409383f6665558
Original commit hash: 487c8c0624acf292b54af66c50c1b6c0a9b28397

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.c
TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.inf
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h
TigerLakePlatSamplePkg/Include/CpuSmm.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 9445ebe065b5e1cdff0948e508e6b28c86ecb218 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 13 15:13:57 2020 -0800 
-------------------------------------------------------------------------------- 
ISH Is Not Enumerated In Device Manager Of Windows

Hsd-es-id: 14010638744
Original commit date: Mon Dec 30 15:23:22 2019 -0800
Change-Id: Idf33bf2520abcab72765cef1c1a7f41f3daa5460
Original commit hash: 2d997332821118c539ca59f3a32daaf33f2cda4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer2.h
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchIsh.asl

================================================================================ 
Commit: a575a9590d49cce40bb0d1bc8160dcd39f8e2b36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 13 15:13:52 2020 -0800 
-------------------------------------------------------------------------------- 
Updated to correct revision ID 2527.06

Hsd-es-id: no_hsd
Original commit date: Fri Jan 31 22:06:25 2020 -0800
Change-Id: Ia74a616f1d2084c067ae46d6c950ce7077f0359e
Original commit hash: d45f9163c16a977affd8672cc58d9508d8b3d2bd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 44687e081c9306fcc6549a7d651669f8b380e10c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 13 15:13:46 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Fri Jan 31 21:39:54 2020 -0800
Change-Id: Ieac776915b60004373604008183f156ff7338c46
Original commit hash: 0b381c19743d30c82e994b5941a744ad2ef30934

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 82620a70ba6927fac38ef5551615863de84a8ca2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 13 15:13:41 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: VMD D3Cold flow to enable VMD TG support

Added Hybrid drive check logic in ASL code for the physical drives and logical volumes mapped under VMD
to make sure when _ON/_OFF methods are called it should not change power status until both the hybrid drives are trained properly.

Hsd-es-id:22010154249
platform impacted:TGL

Original commit date: Wed Jan 15 10:58:24 2020 -0800
Change-Id: I3568a089cf4e46f55b21c84e7d6b60d73d3f80dc
Original commit hash: 6b3560d0a9d67a5f67dfba4bf7a2e548aaa19cc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchHybridStorageHob.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl

================================================================================ 
Commit: bb147769352be39eb10fbe262dc1200f78c49619 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 13 15:13:34 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Move PCH root port function swap to end of PEI

Due to VMD remapping we now have to move root port
function swap to the end of PEI. Executing it before VMD
remapping introduces possibility of root port with function
0 disappearing from PCI bus during VMD remap. VMD is also
written in a way that expects root ports to retain their
original root port functions to later on bind ACPI description
to them.

Hsd-es-id: 1809749894
Original commit date: Tue Jan 21 16:54:29 2020 +0100
Change-Id: I8c947c5b7de25c4f146c281a8a6b3836b66909d9
Original commit hash: 93d10e26a42edf86affb5720cf2b125e379ec11a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: b18fd4673ca6c6a0d4f0b1b0829a4a99073683cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 13 15:13:29 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: VMD D3Cold flow to enable VMD Logical volume support

To enable Logical volume functionality added following flows
1. VR3D method checks if RTD3 flow is allowed for given device or device isn't part of the VMD RAID volume
2. _DSM method with functionalities - Save Rtd3AcpiVmdDevList for the given Logical Volume ACPI Address (1), D0/L1.2 (2),D3/L2 (3), and Global lock to allow/disallow RTD3 for Raid Volumes (5)

Hsd-es-id:14010637957
platform impacted:TGL

Original commit date: Sun Dec 8 07:43:29 2019 -0800
Change-Id: I15fbb8aab6f09a27ea3d2dc37a9dc963df54fad4
Original commit hash: bbb5859fc16e8f99773648d9b00f8f3e0be2d671

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdSata.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 4c76a258c8b9431399a357f65e9e2e9462616d2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 13 15:13:23 2020 -0800 
-------------------------------------------------------------------------------- 
Adding setup option CpuPcieRtd3 to Enable/Disable CPU PCIE RTD3 support

UNIT test:
[TGL-U] Booted to OS successfully with endpoint connected on CPU PCIe RP.
Verified from ASL logs that able to enable/disable RTD3 through setup option CpuPcieRtd3.

Hsd-es-id: 16010178906
Impacted Platforms: ADL,RKL,TGL

Original commit date: Thu Dec 19 15:54:24 2019 +0530
Change-Id: I85bf900d12254564092607e60ad42f56398aa68d
Original commit hash: eea1793f88b1c869bd63227fc2e8cd2d5f03e2d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 92c55f8ff5f85efc5029fdf2a41271c67816cd9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 13 15:13:17 2020 -0800 
-------------------------------------------------------------------------------- 
Title: TPM PCR [01] mismatch while extending AMT Configuration data.

Description: AMT configuration data is mismatching on every restart
             while extending it to TPM PCR [01].

Original commit date: Fri Jan 31 17:44:45 2020 -0800
Change-Id: Ie6d8132fff9e7637f5e9b5b075130b53b481fd65
Original commit hash: 65d9afa459fb0fa49f8f4507b15624106b73ba2b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.c
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.h

================================================================================ 
Commit: 02286fd5f55ad7b4720c45463e7c2adb247788cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 13 15:13:12 2020 -0800 
-------------------------------------------------------------------------------- 
Integrate TGL uCode patch 0x5c

Impacted Platforms: ADL, RKL and TGL
Hsd-es-id: 22010202690

Original commit date: Fri Jan 31 14:55:52 2020 -0800
Change-Id: I6877f5781766fa98df1783ffa1294ff120b51afc
Original commit hash: eb86b6b316350372c75b5fc360a4f20c9cbfa823

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt

================================================================================ 
Commit: 4999fc20fe409461ab6f18903f9222910f2c61c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 13 15:13:06 2020 -0800 
-------------------------------------------------------------------------------- 
Revert change which prevented ACE tool operation for offline uC update

  Reverted below change for microcode update
  uCode capsule update implementment of details
    SHA: 64f08f484bc3020584768b2d0008713b8626a2e0
    Gerrit: I71ba5888b408de79b0c9cdf799a0c15505c61732

Hsd-es-id: NA
Original commit date: Thu Jan 23 17:59:24 2020 -0800
Change-Id: Ic1ff0ee7524ef0ef86e6e5df2dcbfaa065d48194
Original commit hash: 9f79c3e8db5e86651919ab38c02c06bdf815c7d4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/postbuild.bat
