arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_global_nets	num_routed_nets	
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_dedicated_network	11.69	odin	621.34 MiB		5.06	636252	-1	-1	2	0.09	-1	-1	33636	-1	-1	31	311	15	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	78136	311	156	1019	1160	1	965	513	28	28	784	memory	auto	34.6 MiB	0.45	18226	8928	193401	64117	117643	11641	75.2 MiB	0.54	0.01	4.81013	3.67388	-3454.23	-3.67388	3.67388	0.61	0.00248748	0.00222031	0.252503	0.224419	-1	-1	-1	-1	40	14778	13	4.25198e+07	9.89071e+06	2.15543e+06	2749.27	2.14	0.803025	0.722118	78831	435646	-1	13800	11	2663	3052	814928	278609	4.53842	4.53842	-4454.28	-4.53842	-315.655	-1.23838	2.69266e+06	3434.52	0.09	0.53	0.23	-1	-1	0.09	0.0944896	0.0883248	15	950	
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_dedicated_network	11.70	odin	620.13 MiB		5.29	635016	-1	-1	2	0.09	-1	-1	33880	-1	-1	31	311	15	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	84032	311	156	1019	1160	1	965	513	28	28	784	memory	auto	34.6 MiB	0.45	18226	8928	193401	64117	117643	11641	82.1 MiB	0.54	0.01	4.81013	3.67388	-3454.23	-3.67388	3.67388	0.63	0.00245028	0.00217565	0.247052	0.218738	-1	-1	-1	-1	40	14952	13	4.25198e+07	9.89071e+06	2.19000e+06	2793.37	1.99	0.790372	0.708952	78831	446382	-1	13786	11	2650	3108	720747	217033	4.26762	4.26762	-4440.59	-4.26762	-135.258	-1.2599	2.74289e+06	3498.59	0.09	0.50	0.23	-1	-1	0.09	0.089366	0.0832744	15	950	
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_dedicated_network	12.45	odin	621.68 MiB		4.90	636596	-1	-1	2	0.09	-1	-1	33592	-1	-1	31	311	15	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	78660	311	156	1019	1160	1	965	513	28	28	784	memory	auto	34.6 MiB	0.45	18226	9203	197505	67339	118442	11724	75.7 MiB	0.57	0.01	4.81013	3.956	-3512.79	-3.956	3.956	0.61	0.00267688	0.0023959	0.268374	0.238465	-1	-1	-1	-1	36	16669	23	4.25198e+07	9.89071e+06	1.96702e+06	2508.96	2.91	0.894838	0.805745	76483	392433	-1	15397	11	2678	3089	1644949	1134599	5.57406	5.57406	-4431.03	-5.57406	-1496.8	-3.14941	2.42368e+06	3091.42	0.08	0.80	0.20	-1	-1	0.08	0.0890233	0.0831689	15	950	
