;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <1, @-30
	SPL <1, @-30
	SPL <1, @-30
	JMN -207, @-126
	SUB #12, @201
	SUB <0, -0
	SUB <121, 89
	JMP 0, <2
	JMP 0, <2
	SUB 10, 17
	SUB @0, @2
	ADD 10, 20
	JMP <-821, -403
	SUB 12, <200
	SUB 82, @40
	SUB @0, @2
	SUB 300, 30
	ADD 270, 60
	JMN 300, 30
	SLT 12, @10
	SUB @121, 103
	SUB @121, 103
	ADD 10, 20
	ADD 270, 60
	JMZ @12, #201
	SUB @-821, -403
	JMZ 0, <2
	JMP 0, <302
	JMP 0, <2
	SUB @-821, -403
	SUB 630, 3
	SUB 300, 30
	SLT 530, 5
	ADD 210, 60
	JMN -207, @-126
	JMN -207, @-126
	JMN @12, 200
	JMN @12, 200
	ADD 210, 60
	CMP 30, 5
	CMP -207, <-120
	CMP -207, <-120
	ADD 30, 5
	CMP -207, <-120
	MOV -7, <-20
	MOV -1, <-20
