#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0066B628 .scope module, "sram_tb" "sram_tb" 2 9;
 .timescale 0 0;
v007B20E0_0 .net "addr_bus", 31 0, L_007B28C8; 1 drivers
v007B2138_0 .net "clk", 0 0, v00773D88_0; 1 drivers
v007B2190_0 .net "cs", 0 0, v00773DE0_0; 1 drivers
RS_00787184 .resolv tri, L_007B23F8, L_007B27C0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v007B21E8_0 .net8 "data_bus", 31 0, RS_00787184; 2 drivers
v007B2240_0 .net "oe", 0 0, v00773F98_0; 1 drivers
v007B2298_0 .net "rw", 0 0, v00774048_0; 1 drivers
S_0066BFB8 .scope module, "ram" "sram" 2 16, 3 9, S_0066B628;
 .timescale 0 0;
L_00785028 .functor AND 1, L_007B22F0, v00774048_0, C4<1>, C4<1>;
L_00785098 .functor AND 1, L_00785028, L_007B2348, C4<1>, C4<1>;
L_00784F48 .functor AND 1, L_007B2450, v00774048_0, C4<1>, C4<1>;
L_00784FB8 .functor AND 1, L_00784F48, L_007B24A8, C4<1>, C4<1>;
L_00785258 .functor AND 1, L_007B2558, L_007B25B0, C4<1>, C4<1>;
L_00785300 .functor AND 1, L_00785258, v00773F98_0, C4<1>, C4<1>;
v007740A0_0 .net *"_s1", 0 0, L_007B22F0; 1 drivers
v007740F8_0 .net *"_s10", 31 0, L_007B23A0; 1 drivers
v00774150_0 .net *"_s12", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v007741A8_0 .net *"_s17", 0 0, L_007B2450; 1 drivers
v00774200_0 .net *"_s18", 0 0, L_00784F48; 1 drivers
v00774258_0 .net *"_s2", 0 0, L_00785028; 1 drivers
v007742B0_0 .net *"_s21", 0 0, L_007B24A8; 1 drivers
v00774308_0 .net *"_s22", 0 0, L_00784FB8; 1 drivers
v00774360_0 .net *"_s24", 15 0, L_007B2500; 1 drivers
v007743B8_0 .net *"_s27", 0 0, L_007B2558; 1 drivers
v00774410_0 .net *"_s29", 0 0, L_007B25B0; 1 drivers
v00774468_0 .net *"_s30", 0 0, L_00785258; 1 drivers
v007744C0_0 .net *"_s32", 0 0, L_00785300; 1 drivers
v00774518_0 .net *"_s34", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v007B1C10_0 .net *"_s36", 15 0, L_007B2608; 1 drivers
v007B1C68_0 .net *"_s5", 0 0, L_007B2348; 1 drivers
v007B1CC0_0 .net *"_s6", 0 0, L_00785098; 1 drivers
v007B1D18_0 .net *"_s8", 15 0, C4<0000000000000000>; 1 drivers
v007B1D70_0 .alias "addr_bus", 31 0, v007B20E0_0;
v007B1DC8_0 .alias "clk", 0 0, v007B2138_0;
v007B1E20_0 .alias "cs", 0 0, v007B2190_0;
v007B1E78_0 .alias "data_bus", 31 0, v007B21E8_0;
v007B1ED0_0 .var "mar", 10 0;
v007B1F28_0 .var "mdr", 15 0;
v007B1F80 .array "memory", 2047 0, 15 0;
v007B1FD8_0 .alias "oe", 0 0, v007B2240_0;
v007B2030_0 .alias "rw", 0 0, v007B2298_0;
v007B2088_0 .net "sram_data_bus", 15 0, L_007B2660; 1 drivers
E_006699C0 .event posedge, v00773D88_0;
E_00669500 .event negedge, v00773D88_0;
L_007B22F0 .reduce/nor v00773DE0_0;
L_007B2348 .reduce/nor v00773F98_0;
L_007B23A0 .concat [ 16 16 0 0], v007B1F28_0, C4<0000000000000000>;
L_007B23F8 .functor MUXZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, L_007B23A0, L_00785098, C4<>;
L_007B2450 .reduce/nor v00773DE0_0;
L_007B24A8 .reduce/nor v00773F98_0;
L_007B2500 .array/port v007B1F80, v007B1ED0_0;
L_007B2558 .reduce/nor v00773DE0_0;
L_007B25B0 .reduce/nor v00774048_0;
L_007B2608 .functor MUXZ 16, C4<zzzzzzzzzzzzzzzz>, v007B1F28_0, L_00785300, C4<>;
L_007B2660 .functor MUXZ 16, L_007B2608, L_007B2500, L_00784FB8, C4<>;
S_0066AFC8 .scope module, "aTester" "sramTester" 2 19, 2 34, S_0066B628;
 .timescale 0 0;
P_006694E4 .param/l "stimDelay" 2 45, +C4<01>;
L_007B2D60 .functor AND 1, L_007B26B8, v00774048_0, C4<1>, C4<1>;
L_007B2DD0 .functor AND 1, L_007B2D60, L_007B2710, C4<1>, C4<1>;
v00773910_0 .net *"_s1", 0 0, L_007B26B8; 1 drivers
v00773700_0 .net *"_s10", 15 0, C4<0000000000000000>; 1 drivers
v00773968_0 .net *"_s12", 31 0, L_007B2768; 1 drivers
v007739C0_0 .net *"_s17", 0 0, L_007B2818; 1 drivers
v00773A18_0 .net *"_s18", 20 0, C4<000000000000000000000>; 1 drivers
v00773A70_0 .net *"_s2", 0 0, L_007B2D60; 1 drivers
v00773AC8_0 .net *"_s20", 31 0, L_007B2870; 1 drivers
v00773B20_0 .net *"_s22", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v00773B78_0 .net *"_s5", 0 0, L_007B2710; 1 drivers
v00773BD0_0 .net *"_s6", 0 0, L_007B2DD0; 1 drivers
v00773C28_0 .net *"_s8", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v00773C80_0 .alias "addr_bus", 31 0, v007B20E0_0;
v00773CD8_0 .net "addr_bus_mon", 10 0, L_007B2920; 1 drivers
v00773D30_0 .var "address", 10 0;
v00773D88_0 .var "clk", 0 0;
v00773DE0_0 .var "cs", 0 0;
v00773E38_0 .var "data", 15 0;
v00773E90_0 .alias "data_bus", 31 0, v007B21E8_0;
v00773EE8_0 .net "data_bus_mon", 15 0, L_007B2978; 1 drivers
v00773F40_0 .var/i "i", 31 0;
v00773F98_0 .var "oe", 0 0;
v00773FF0_0 .net "read_out", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v00774048_0 .var "rw", 0 0;
L_007B26B8 .reduce/nor v00773DE0_0;
L_007B2710 .reduce/nor v00773F98_0;
L_007B2768 .concat [ 16 16 0 0], v00773E38_0, C4<0000000000000000>;
L_007B27C0 .functor MUXZ 32, L_007B2768, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, L_007B2DD0, C4<>;
L_007B2818 .reduce/nor v00773DE0_0;
L_007B2870 .concat [ 11 21 0 0], v00773D30_0, C4<000000000000000000000>;
L_007B28C8 .functor MUXZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, L_007B2870, L_007B2818, C4<>;
L_007B2920 .part L_007B28C8, 0, 11;
L_007B2978 .part RS_00787184, 0, 16;
    .scope S_0066BFB8;
T_0 ;
    %wait E_00669500;
    %load/v 8, v007B1E20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v007B2030_0, 1;
    %load/v 9, v007B1FD8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v007B2030_0, 1;
    %inv 9, 1;
    %load/v 10, v007B1FD8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v007B1D70_0, 11; Only need 11 of 32 bits
; Save base=8 wid=11 in lookaside.
    %set/v v007B1ED0_0, 8, 11;
T_0.2 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0066BFB8;
T_1 ;
    %wait E_006699C0;
    %load/v 8, v007B1E20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v007B2030_0, 1;
    %load/v 9, v007B1FD8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/getv 3, v007B1ED0_0;
    %load/av 8, v007B1F80, 16;
    %set/v v007B1F28_0, 8, 16;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v007B2030_0, 1;
    %inv 8, 1;
    %load/v 9, v007B1FD8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v007B1E78_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %set/v v007B1F28_0, 8, 16;
T_1.4 ;
T_1.3 ;
    %load/v 8, v007B2030_0, 1;
    %inv 8, 1;
    %load/v 9, v007B1FD8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.6, 8;
    %load/v 8, v007B2088_0, 16;
    %ix/getv 3, v007B1ED0_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v007B1F80, 8, 16;
t_0 ;
T_1.6 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0066AFC8;
T_2 ;
    %vpi_call 2 57 "$display", "\011\011 cs rw oe   ad_b da_b  clk  Time";
    %vpi_call 2 58 "$monitor", "\011\011 %b  %b  %b    %h  %h  %b    %g", v00773DE0_0, v00774048_0, v00773F98_0, v00773CD8_0, v00773EE8_0, v00773D88_0, $time;
    %end;
    .thread T_2;
    .scope S_0066AFC8;
T_3 ;
    %set/v v00773D88_0, 1, 1;
    %set/v v00773DE0_0, 1, 1;
    %set/v v00774048_0, 0, 1;
    %set/v v00773F98_0, 0, 1;
    %set/v v00773E38_0, 0, 16;
    %set/v v00773D30_0, 0, 11;
    %load/v 8, v00773D88_0, 1;
    %inv 8, 1;
    %set/v v00773D88_0, 8, 1;
    %delay 1, 0;
    %set/v v00773DE0_0, 0, 1;
    %load/v 8, v00773D88_0, 1;
    %inv 8, 1;
    %set/v v00773D88_0, 8, 1;
    %delay 1, 0;
    %set/v v00773F98_0, 1, 1;
    %set/v v00773F40_0, 0, 32;
T_3.0 ;
    %load/v 8, v00773F40_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_3.1, 5;
    %load/v 8, v00773D88_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v00773E38_0, 16;
    %mov 24, 0, 16;
    %addi 8, 1, 32;
    %set/v v00773E38_0, 8, 16;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v00773D30_0, 11;
    %mov 19, 0, 21;
    %addi 8, 1, 32;
    %set/v v00773D30_0, 8, 11;
T_3.3 ;
    %load/v 8, v00773D88_0, 1;
    %inv 8, 1;
    %set/v v00773D88_0, 8, 1;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v00773F40_0, 32;
    %set/v v00773F40_0, 8, 32;
    %jmp T_3.0;
T_3.1 ;
    %set/v v00773F40_0, 0, 32;
T_3.4 ;
    %load/v 8, v00773F40_0, 32;
   %cmpi/s 8, 2, 32;
    %jmp/0xz T_3.5, 5;
    %load/v 8, v00773D88_0, 1;
    %inv 8, 1;
    %set/v v00773D88_0, 8, 1;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v00773F40_0, 32;
    %set/v v00773F40_0, 8, 32;
    %jmp T_3.4;
T_3.5 ;
    %movi 8, 5, 11;
    %set/v v00773D30_0, 8, 11;
    %set/v v00774048_0, 1, 1;
    %set/v v00773F98_0, 0, 1;
    %set/v v00773F40_0, 0, 32;
T_3.6 ;
    %load/v 8, v00773F40_0, 32;
   %cmpi/s 8, 2, 32;
    %jmp/0xz T_3.7, 5;
    %load/v 8, v00773D88_0, 1;
    %inv 8, 1;
    %set/v v00773D88_0, 8, 1;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v00773F40_0, 32;
    %set/v v00773F40_0, 8, 32;
    %jmp T_3.6;
T_3.7 ;
    %movi 8, 10, 11;
    %set/v v00773D30_0, 8, 11;
    %set/v v00773F40_0, 0, 32;
T_3.8 ;
    %load/v 8, v00773F40_0, 32;
   %cmpi/s 8, 2, 32;
    %jmp/0xz T_3.9, 5;
    %load/v 8, v00773D88_0, 1;
    %inv 8, 1;
    %set/v v00773D88_0, 8, 1;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v00773F40_0, 32;
    %set/v v00773F40_0, 8, 32;
    %jmp T_3.8;
T_3.9 ;
    %movi 8, 43690, 16;
    %set/v v00773E38_0, 8, 16;
    %movi 8, 512, 11;
    %set/v v00773D30_0, 8, 11;
    %set/v v00774048_0, 0, 1;
    %set/v v00773F98_0, 1, 1;
    %set/v v00773F40_0, 0, 32;
T_3.10 ;
    %load/v 8, v00773F40_0, 32;
   %cmpi/s 8, 2, 32;
    %jmp/0xz T_3.11, 5;
    %load/v 8, v00773D88_0, 1;
    %inv 8, 1;
    %set/v v00773D88_0, 8, 1;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v00773F40_0, 32;
    %set/v v00773F40_0, 8, 32;
    %jmp T_3.10;
T_3.11 ;
    %set/v v00774048_0, 1, 1;
    %set/v v00773F98_0, 0, 1;
    %set/v v00773F40_0, 0, 32;
T_3.12 ;
    %load/v 8, v00773F40_0, 32;
   %cmpi/s 8, 4, 32;
    %jmp/0xz T_3.13, 5;
    %load/v 8, v00773D88_0, 1;
    %inv 8, 1;
    %set/v v00773D88_0, 8, 1;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v00773F40_0, 32;
    %set/v v00773F40_0, 8, 32;
    %jmp T_3.12;
T_3.13 ;
    %vpi_call 2 119 "$finish";
    %end;
    .thread T_3;
    .scope S_0066B628;
T_4 ;
    %vpi_call 2 23 "$dumpfile", "sram.vcd";
    %vpi_call 2 24 "$dumpvars", 2'sb01, S_0066BFB8;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sram_tb.v";
    "./sram.v";
