Run with ./test.sh <sibling-core> | tee results/<machine-name>.txt
processor	: 0
vendor_id	: GenuineIntel
cpu family	: 6
model		: 85
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
stepping	: 7
microcode	: 0x500320a
cpu MHz		: 2499.998
cache size	: 36608 KB
physical id	: 0
siblings	: 2
core id		: 0
cpu cores	: 1
apicid		: 0
initial apicid	: 0
fpu		: yes
fpu_exception	: yes
cpuid level	: 13
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht syscall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology nonstop_tsc cpuid tsc_known_freq pni pclmulqdq ssse3 fma cx16 pcid sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowprefetch invpcid_single pti fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves ida arat pku ospke
bugs		: cpu_meltdown spectre_v1 spectre_v2 spec_store_bypass l1tf mds swapgs itlb_multihit mmio_stale_data retbleed
bogomips	: 4999.99
clflush size	: 64
cache_alignment	: 64
address sizes	: 46 bits physical, 48 bits virtual
power management:

processor	: 1
vendor_id	: GenuineIntel
cpu family	: 6
model		: 85
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
stepping	: 7
microcode	: 0x500320a
cpu MHz		: 2499.998
cache size	: 36608 KB
physical id	: 0
siblings	: 2
core id		: 0
cpu cores	: 1
apicid		: 1
initial apicid	: 1
fpu		: yes
fpu_exception	: yes
cpuid level	: 13
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht syscall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology nonstop_tsc cpuid tsc_known_freq pni pclmulqdq ssse3 fma cx16 pcid sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowprefetch invpcid_single pti fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves ida arat pku ospke
bugs		: cpu_meltdown spectre_v1 spectre_v2 spec_store_bypass l1tf mds swapgs itlb_multihit mmio_stale_data retbleed
bogomips	: 4999.99
clflush size	: 64
cache_alignment	: 64
address sizes	: 46 bits physical, 48 bits virtual
power management:

DISTRIB_ID=Ubuntu
DISTRIB_RELEASE=22.04
DISTRIB_CODENAME=jammy
DISTRIB_DESCRIPTION="Ubuntu 22.04.1 LTS"
0-1
gcc -o victim test.c -O0 -masm=intel -w 		-DVICTIM 
gcc -o victim-PRCTL test.c -O0 -masm=intel -w 	-DVICTIM  -DPRCTL
gcc -o victim-nospecctrl test.c -O0 -masm=intel -w 	-DVICTIM  -DMSR  -DMSR_VAL=0
gcc -o victim-IBRS test.c -O0 -masm=intel -w 	-DVICTIM  -DMSR  -DMSR_VAL=1
gcc -o victim-STIBP test.c -O0 -masm=intel -w 	-DVICTIM  -DMSR  -DMSR_VAL=2
gcc -o victim-IBPB test.c -O0 -masm=intel -w 	-DVICTIM  -DMSR  -DMSR_VAL=0 -DIBPB
gcc -o attacker test.c -O0 -masm=intel -w  
Spectre and Meltdown mitigation detection tool v0.45

Checking for vulnerabilities on current system
Kernel is [35mLinux 5.15.0-1026-aws #30-Ubuntu SMP Wed Nov 23 14:15:21 UTC 2022 x86_64[0m
CPU is [35mIntel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz[0m

[1;34mHardware check[0m
* Hardware support (CPU microcode) for mitigation techniques
  * Indirect Branch Restricted Speculation (IBRS)
    * SPEC_CTRL MSR is available: [43m[30m NO [0m
    * CPU indicates IBRS capability: [43m[30m NO [0m
  * Indirect Branch Prediction Barrier (IBPB)
    * CPU indicates IBPB capability: [43m[30m NO [0m
  * Single Thread Indirect Branch Predictors (STIBP)
    * SPEC_CTRL MSR is available: [43m[30m NO [0m
    * CPU indicates STIBP capability: [43m[30m NO [0m
  * Speculative Store Bypass Disable (SSBD)
    * CPU indicates SSBD capability: [43m[30m NO [0m
  * L1 data cache invalidation
    * CPU indicates L1D flush capability: [43m[30m NO [0m
  * Microarchitectural Data Sampling
    * VERW instruction is available: [43m[30m NO [0m
  * Indirect Branch Predictor Controls
    * Indirect Predictor Disable feature is available: [43m[30m NO [0m
    * Bottomless RSB Disable feature is available: [43m[30m NO [0m
    * BHB-Focused Indirect Predictor Disable feature is available: [43m[30m NO [0m
  * Enhanced IBRS (IBRS_ALL)
    * CPU indicates ARCH_CAPABILITIES MSR availability: [43m[30m NO [0m
    * ARCH_CAPABILITIES MSR advertises IBRS_ALL capability: [43m[30m NO [0m
  * CPU explicitly indicates not being affected by Meltdown/L1TF (RDCL_NO): [43m[30m NO [0m
  * CPU explicitly indicates not being affected by Variant 4 (SSB_NO): [43m[30m NO [0m
  * CPU/Hypervisor indicates L1D flushing is not necessary on this system: [43m[30m NO [0m
  * Hypervisor indicates host CPU might be affected by RSB underflow (RSBA): [44m[30m NO [0m
  * CPU explicitly indicates not being affected by Microarchitectural Data Sampling (MDS_NO): [43m[30m NO [0m
  * CPU explicitly indicates not being affected by TSX Asynchronous Abort (TAA_NO): [43m[30m NO [0m
  * CPU explicitly indicates not being affected by iTLB Multihit (PSCHANGE_MSC_NO): [43m[30m NO [0m
  * CPU explicitly indicates having MSR for TSX control (TSX_CTRL_MSR): [43m[30m NO [0m
  * CPU supports Transactional Synchronization Extensions (TSX): [43m[30m NO [0m
  * CPU supports Software Guard Extensions (SGX): [42m[30m NO [0m
  * CPU supports Special Register Buffer Data Sampling (SRBDS): [42m[30m NO [0m
  * CPU microcode is known to cause stability problems: [44m[30m NO [0m (family 0x6 model 0x55 stepping 0x7 ucode 0x500320a cpuid 0x50657)
  * CPU microcode is the latest known available version: [42m[30m YES [0m (latest version is 0x500320a dated 2021/08/13 according to builtin firmwares DB v222+i20220208)
* CPU vulnerability to the speculative execution attack variants
  * Affected by CVE-2017-5753 (Spectre Variant 1, bounds check bypass): [43m[30m YES [0m
  * Affected by CVE-2017-5715 (Spectre Variant 2, branch target injection): [43m[30m YES [0m
  * Affected by CVE-2017-5754 (Variant 3, Meltdown, rogue data cache load): [43m[30m YES [0m
  * Affected by CVE-2018-3640 (Variant 3a, rogue system register read): [43m[30m YES [0m
  * Affected by CVE-2018-3639 (Variant 4, speculative store bypass): [43m[30m YES [0m
  * Affected by CVE-2018-3615 (Foreshadow (SGX), L1 terminal fault): [42m[30m NO [0m
  * Affected by CVE-2018-3620 (Foreshadow-NG (OS), L1 terminal fault): [43m[30m YES [0m
  * Affected by CVE-2018-3646 (Foreshadow-NG (VMM), L1 terminal fault): [43m[30m YES [0m
  * Affected by CVE-2018-12126 (Fallout, microarchitectural store buffer data sampling (MSBDS)): [43m[30m YES [0m
  * Affected by CVE-2018-12130 (ZombieLoad, microarchitectural fill buffer data sampling (MFBDS)): [43m[30m YES [0m
  * Affected by CVE-2018-12127 (RIDL, microarchitectural load port data sampling (MLPDS)): [43m[30m YES [0m
  * Affected by CVE-2019-11091 (RIDL, microarchitectural data sampling uncacheable memory (MDSUM)): [43m[30m YES [0m
  * Affected by CVE-2019-11135 (ZombieLoad V2, TSX Asynchronous Abort (TAA)): [42m[30m NO [0m
  * Affected by CVE-2018-12207 (No eXcuses, iTLB Multihit, machine check exception on page size changes (MCEPSC)): [43m[30m YES [0m
  * Affected by CVE-2020-0543 (Special Register Buffer Data Sampling (SRBDS)): [42m[30m NO [0m

[1;34mCVE-2017-5753 aka 'Spectre Variant 1, bounds check bypass'[0m
* Mitigated according to the /sys interface: [42m[30m YES [0m (Mitigation: usercopy/swapgs barriers and __user pointer sanitization)
* Kernel has array_index_mask_nospec: [42m[30m YES [0m (1 occurrence(s) found of x86 64 bits array_index_mask_nospec())
* Kernel has the Red Hat/Ubuntu patch: [43m[30m NO [0m
* Kernel has mask_nospec64 (arm64): [43m[30m NO [0m
* Kernel has array_index_nospec (arm64): [43m[30m NO [0m
> [46m[30mSTATUS:[0m [42m[30m NOT VULNERABLE [0m (Mitigation: usercopy/swapgs barriers and __user pointer sanitization)

[1;34mCVE-2017-5715 aka 'Spectre Variant 2, branch target injection'[0m
* Mitigated according to the /sys interface: [42m[30m YES [0m (Mitigation: Retpolines, STIBP: disabled, RSB filling, PBRSB-eIBRS: Not affected)
* Mitigation 1
  * Kernel is compiled with IBRS support: [42m[30m YES [0m
    * IBRS enabled and active: [43m[30m NO [0m
  * Kernel is compiled with IBPB support: [42m[30m YES [0m
    * IBPB enabled and active: [43m[30m NO [0m
* Mitigation 2
  * Kernel has branch predictor hardening (arm): [43m[30m NO [0m
  * Kernel compiled with retpoline option: [42m[30m YES [0m
    * Kernel compiled with a retpoline-aware compiler: [42m[30m YES [0m (kernel reports full retpoline compilation)
  * Kernel supports RSB filling: [42m[30m YES [0m
> [46m[30mSTATUS:[0m [42m[30m NOT VULNERABLE [0m (Full retpoline is mitigating the vulnerability)

[1;34mCVE-2017-5754 aka 'Variant 3, Meltdown, rogue data cache load'[0m
* Mitigated according to the /sys interface: [42m[30m YES [0m (Mitigation: PTI)
* Kernel supports Page Table Isolation (PTI): [42m[30m YES [0m
  * PTI enabled and active: [42m[30m YES [0m
  * Reduced performance impact of PTI: [42m[30m YES [0m (CPU supports INVPCID, performance impact of PTI will be greatly reduced)
* Running as a Xen PV DomU: [44m[30m NO [0m
> [46m[30mSTATUS:[0m [42m[30m NOT VULNERABLE [0m (Mitigation: PTI)

[1;34mCVE-2018-3640 aka 'Variant 3a, rogue system register read'[0m
* CPU microcode mitigates the vulnerability: [43m[30m NO [0m
> [46m[30mSTATUS:[0m [41m[30m VULNERABLE [0m (an up-to-date CPU microcode is needed to mitigate this vulnerability)

[1;34mCVE-2018-3639 aka 'Variant 4, speculative store bypass'[0m
* Mitigated according to the /sys interface: [43m[30m NO [0m (Vulnerable)
* Kernel supports disabling speculative store bypass (SSB): [42m[30m YES [0m (found in /proc/self/status)
* SSB mitigation is enabled and active: [43m[30m NO [0m
> [46m[30mSTATUS:[0m [41m[30m VULNERABLE [0m (Your CPU doesn't support SSBD)

[1;34mCVE-2018-3615 aka 'Foreshadow (SGX), L1 terminal fault'[0m
* CPU microcode mitigates the vulnerability: [44m[30m N/A [0m
> [46m[30mSTATUS:[0m [42m[30m NOT VULNERABLE [0m (your CPU vendor reported your CPU model as not affected)

[1;34mCVE-2018-3620 aka 'Foreshadow-NG (OS), L1 terminal fault'[0m
* Mitigated according to the /sys interface: [42m[30m YES [0m (Mitigation: PTE Inversion)
* Kernel supports PTE inversion: [42m[30m YES [0m (found in kernel image)
* PTE inversion enabled and active: [42m[30m YES [0m
> [46m[30mSTATUS:[0m [42m[30m NOT VULNERABLE [0m (Mitigation: PTE Inversion)

[1;34mCVE-2018-3646 aka 'Foreshadow-NG (VMM), L1 terminal fault'[0m
* Information from the /sys interface: Mitigation: PTE Inversion
* This system is a host running a hypervisor: [42m[30m NO [0m
* Mitigation 1 (KVM)
  * EPT is disabled: [44m[30m N/A [0m (the kvm_intel module is not loaded)
* Mitigation 2
  * L1D flush is supported by kernel: [42m[30m YES [0m (found flush_l1d in kernel image)
  * L1D flush enabled: [43m[30m UNKNOWN [0m (unrecognized mode)
  * Hardware-backed L1D flush supported: [44m[30m NO [0m (flush will be done in software, this is slower)
  * Hyper-Threading (SMT) is enabled: [43m[30m YES [0m
> [46m[30mSTATUS:[0m [42m[30m NOT VULNERABLE [0m (this system is not running a hypervisor)

[1;34mCVE-2018-12126 aka 'Fallout, microarchitectural store buffer data sampling (MSBDS)'[0m
* Mitigated according to the /sys interface: [43m[30m NO [0m (Vulnerable: Clear CPU buffers attempted, no microcode; SMT Host state unknown)
* Kernel supports using MD_CLEAR mitigation: [42m[30m YES [0m (found md_clear implementation evidence in kernel image)
* Kernel mitigation is enabled and active: [43m[30m NO [0m
* SMT is either mitigated or disabled: [43m[30m NO [0m
> [46m[30mSTATUS:[0m [41m[30m VULNERABLE [0m (Your kernel supports mitigation, but your CPU microcode also needs to be updated to mitigate the vulnerability)

[1;34mCVE-2018-12130 aka 'ZombieLoad, microarchitectural fill buffer data sampling (MFBDS)'[0m
* Mitigated according to the /sys interface: [43m[30m NO [0m (Vulnerable: Clear CPU buffers attempted, no microcode; SMT Host state unknown)
* Kernel supports using MD_CLEAR mitigation: [42m[30m YES [0m (found md_clear implementation evidence in kernel image)
* Kernel mitigation is enabled and active: [43m[30m NO [0m
* SMT is either mitigated or disabled: [43m[30m NO [0m
> [46m[30mSTATUS:[0m [41m[30m VULNERABLE [0m (Your kernel supports mitigation, but your CPU microcode also needs to be updated to mitigate the vulnerability)

[1;34mCVE-2018-12127 aka 'RIDL, microarchitectural load port data sampling (MLPDS)'[0m
* Mitigated according to the /sys interface: [43m[30m NO [0m (Vulnerable: Clear CPU buffers attempted, no microcode; SMT Host state unknown)
* Kernel supports using MD_CLEAR mitigation: [42m[30m YES [0m (found md_clear implementation evidence in kernel image)
* Kernel mitigation is enabled and active: [43m[30m NO [0m
* SMT is either mitigated or disabled: [43m[30m NO [0m
> [46m[30mSTATUS:[0m [41m[30m VULNERABLE [0m (Your kernel supports mitigation, but your CPU microcode also needs to be updated to mitigate the vulnerability)

[1;34mCVE-2019-11091 aka 'RIDL, microarchitectural data sampling uncacheable memory (MDSUM)'[0m
* Mitigated according to the /sys interface: [43m[30m NO [0m (Vulnerable: Clear CPU buffers attempted, no microcode; SMT Host state unknown)
* Kernel supports using MD_CLEAR mitigation: [42m[30m YES [0m (found md_clear implementation evidence in kernel image)
* Kernel mitigation is enabled and active: [43m[30m NO [0m
* SMT is either mitigated or disabled: [43m[30m NO [0m
> [46m[30mSTATUS:[0m [41m[30m VULNERABLE [0m (Your kernel supports mitigation, but your CPU microcode also needs to be updated to mitigate the vulnerability)

[1;34mCVE-2019-11135 aka 'ZombieLoad V2, TSX Asynchronous Abort (TAA)'[0m
* Mitigated according to the /sys interface: [42m[30m YES [0m (Not affected)
* TAA mitigation is supported by kernel: [42m[30m YES [0m (found tsx_async_abort in kernel image)
* TAA mitigation enabled and active: [43m[30m NO [0m
> [46m[30mSTATUS:[0m [42m[30m NOT VULNERABLE [0m (your CPU vendor reported your CPU model as not affected)

[1;34mCVE-2018-12207 aka 'No eXcuses, iTLB Multihit, machine check exception on page size changes (MCEPSC)'[0m
* Mitigated according to the /sys interface: [42m[30m YES [0m (KVM: Mitigation: VMX unsupported)
* This system is a host running a hypervisor: [42m[30m NO [0m
* iTLB Multihit mitigation is supported by kernel: [42m[30m YES [0m (found itlb_multihit in kernel image)
* iTLB Multihit mitigation enabled and active: [42m[30m YES [0m (KVM: Mitigation: VMX unsupported)
> [46m[30mSTATUS:[0m [42m[30m NOT VULNERABLE [0m (this system is not running a hypervisor)

[1;34mCVE-2020-0543 aka 'Special Register Buffer Data Sampling (SRBDS)'[0m
* Mitigated according to the /sys interface: [42m[30m YES [0m (Not affected)
* SRBDS mitigation control is supported by the kernel: [42m[30m YES [0m (found SRBDS implementation evidence in kernel image. Your kernel is up to date for SRBDS mitigation)
* SRBDS mitigation control is enabled and active: [43m[30m NO [0m
> [46m[30mSTATUS:[0m [42m[30m NOT VULNERABLE [0m (your CPU vendor reported your CPU model as not affected)

> [46m[30mSUMMARY:[0m [42m[30mCVE-2017-5753:OK[0m [42m[30mCVE-2017-5715:OK[0m [42m[30mCVE-2017-5754:OK[0m [41m[30mCVE-2018-3640:KO[0m [41m[30mCVE-2018-3639:KO[0m [42m[30mCVE-2018-3615:OK[0m [42m[30mCVE-2018-3620:OK[0m [42m[30mCVE-2018-3646:OK[0m [41m[30mCVE-2018-12126:KO[0m [41m[30mCVE-2018-12130:KO[0m [41m[30mCVE-2018-12127:KO[0m [41m[30mCVE-2019-11091:KO[0m [42m[30mCVE-2019-11135:OK[0m [42m[30mCVE-2018-12207:OK[0m [42m[30mCVE-2020-0543:OK[0m

Need more detailed information about mitigation options? Use --explain
A false sense of security is worse than no security at all, see --disclaimer

Starting attacker on core 0: 

Testing victim on core 0: 
rdmsr: CPU 0 cannot read reg 72
Rate: 999/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 961/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 999/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 999/1000  MSR[72]=-1
Total misspredict rate: 9958/10000 (99.58 %)

real	0m0.819s
user	0m0.291s
sys	0m0.017s

Testing victim on core 1: 
rdmsr: CPU 1 cannot read reg 72
Rate: 1/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Total misspredict rate: 1/10000 (0.01 %)

real	0m0.879s
user	0m0.344s
sys	0m0.035s
--------------------------------------------

Testing victim-nospecctrl on core 0: 
rdmsr: CPU 0 cannot read reg 72
current value msr[72]=-1 on core 0
wrmsr: CPU 0 cannot set MSR on reg 72 to 0
writing msr[72]=0 on core 0 
current value msr[72]=-1 on core 0
Rate: 999/1000  MSR[72]=-1
Rate: 999/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 997/1000  MSR[72]=-1
Rate: 999/1000  MSR[72]=-1
Rate: 999/1000  MSR[72]=-1
Rate: 999/1000  MSR[72]=-1
Rate: 997/1000  MSR[72]=-1
Total misspredict rate: 9989/10000 (99.89 %)
current value msr[72]=-1 on core 0

real	0m0.808s
user	0m0.272s
sys	0m0.033s

Testing victim-nospecctrl on core 1: 
rdmsr: CPU 1 cannot read reg 72
current value msr[72]=-1 on core 1
wrmsr: CPU 1 cannot set MSR on reg 72 to 0
writing msr[72]=0 on core 1 
current value msr[72]=-1 on core 1
Rate: 1/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Total misspredict rate: 1/10000 (0.01 %)
current value msr[72]=-1 on core 1

real	0m0.876s
user	0m0.362s
sys	0m0.015s
--------------------------------------------

Testing victim-IBRS on core 0: 
rdmsr: CPU 0 cannot read reg 72
current value msr[72]=-1 on core 0
wrmsr: CPU 0 cannot set MSR on reg 72 to 1
writing msr[72]=1 on core 0 
current value msr[72]=-1 on core 0
Rate: 999/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 999/1000  MSR[72]=-1
Rate: 999/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 999/1000  MSR[72]=-1
Rate: 999/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 999/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Total misspredict rate: 9994/10000 (99.94 %)
current value msr[72]=-1 on core 0

real	0m0.807s
user	0m0.279s
sys	0m0.022s

Testing victim-IBRS on core 1: 
rdmsr: CPU 1 cannot read reg 72
current value msr[72]=-1 on core 1
wrmsr: CPU 1 cannot set MSR on reg 72 to 1
writing msr[72]=1 on core 1 
current value msr[72]=-1 on core 1
Rate: 1/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Total misspredict rate: 1/10000 (0.01 %)
current value msr[72]=-1 on core 1

real	0m0.877s
user	0m0.361s
sys	0m0.017s
--------------------------------------------

Testing victim-STIBP on core 0: 
rdmsr: CPU 0 cannot read reg 72
current value msr[72]=-1 on core 0
wrmsr: CPU 0 cannot set MSR on reg 72 to 2
writing msr[72]=2 on core 0 
current value msr[72]=-1 on core 0
Rate: 998/1000  MSR[72]=-1
Rate: 999/1000  MSR[72]=-1
Rate: 998/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 999/1000  MSR[72]=-1
Rate: 999/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 999/1000  MSR[72]=-1
Rate: 999/1000  MSR[72]=-1
Rate: 998/1000  MSR[72]=-1
Total misspredict rate: 9989/10000 (99.89 %)
current value msr[72]=-1 on core 0

real	0m0.813s
user	0m0.257s
sys	0m0.043s

Testing victim-STIBP on core 1: 
rdmsr: CPU 1 cannot read reg 72
current value msr[72]=-1 on core 1
wrmsr: CPU 1 cannot set MSR on reg 72 to 2
writing msr[72]=2 on core 1 
current value msr[72]=-1 on core 1
Rate: 1/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Total misspredict rate: 1/10000 (0.01 %)
current value msr[72]=-1 on core 1

real	0m0.874s
user	0m0.352s
sys	0m0.021s
--------------------------------------------

Testing victim-IBPB on core 0: 
rdmsr: CPU 0 cannot read reg 72
current value msr[72]=-1 on core 0
wrmsr: CPU 0 cannot set MSR on reg 72 to 0
writing msr[72]=0 on core 0 
current value msr[72]=-1 on core 0
wrmsr: CPU 0 cannot set MSR on reg 73 to 1
Rate: 915/1000  MSR[72]=-1
Rate: 972/1000  MSR[72]=-1
Rate: 973/1000  MSR[72]=-1
Rate: 950/1000  MSR[72]=-1
Rate: 856/1000  MSR[72]=-1
Rate: 726/1000  MSR[72]=-1
Rate: 729/1000  MSR[72]=-1
Rate: 757/1000  MSR[72]=-1
Rate: 836/1000  MSR[72]=-1
Rate: 966/1000  MSR[72]=-1
Total misspredict rate: 8680/10000 (86.80 %)
current value msr[72]=-1 on core 0

real	0m0.882s
user	0m0.336s
sys	0m0.034s

Testing victim-IBPB on core 1: 
rdmsr: CPU 1 cannot read reg 72
current value msr[72]=-1 on core 1
wrmsr: CPU 1 cannot set MSR on reg 72 to 0
writing msr[72]=0 on core 1 
current value msr[72]=-1 on core 1
wrmsr: CPU 1 cannot set MSR on reg 73 to 1
Rate: 1/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Total misspredict rate: 1/10000 (0.01 %)
current value msr[72]=-1 on core 1

real	0m0.954s
user	0m0.280s
sys	0m0.168s
--------------------------------------------

Testing victim-PRCTL on core 0: 
prctl: Operation not permitted
PRCTL GET value 0x2
rdmsr: CPU 0 cannot read reg 72
Rate: 999/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 999/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 998/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Rate: 1000/1000  MSR[72]=-1
Total misspredict rate: 9996/10000 (99.96 %)

real	0m0.810s
user	0m0.267s
sys	0m0.031s

Testing victim-PRCTL on core 1: 
prctl: Operation not permitted
PRCTL GET value 0x2
rdmsr: CPU 1 cannot read reg 72
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Rate: 0/1000  MSR[72]=-1
Total misspredict rate: 0/10000 (0.00 %)

real	0m0.877s
user	0m0.356s
sys	0m0.021s

killing attacker
rm attacker
rm victim*