
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015115    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000386    0.000193    0.000193 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020778    0.022572    0.054733    0.054926 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022572    0.000060    0.054986 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020029    0.023276    0.065234    0.120220 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023276    0.000030    0.120250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.176012    0.296262 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296279 v fanout76/A (sg13g2_buf_8)
     6    0.032740    0.027535    0.082598    0.378877 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027536    0.000185    0.379062 v fanout75/A (sg13g2_buf_1)
     4    0.014330    0.052745    0.089340    0.468402 v fanout75/X (sg13g2_buf_1)
                                                         net75 (net)
                      0.052745    0.000089    0.468491 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021163    0.240879    0.221982    0.690472 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.240879    0.000029    0.690502 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008139    0.092651    0.143608    0.834110 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.092651    0.000015    0.834125 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003809    0.079569    0.114029    0.948154 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.079569    0.000011    0.948164 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003526    0.051550    0.074094    1.022258 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.051550    0.000005    1.022264 v _273_/A (sg13g2_nor2_1)
     1    0.005636    0.067313    0.079687    1.101951 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.067313    0.000041    1.101992 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004791    0.059671    0.072377    1.174369 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.059671    0.000030    1.174399 v output15/A (sg13g2_buf_2)
     1    0.052762    0.089716    0.148735    1.323133 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089718    0.000502    1.323635 v sine_out[1] (out)
                                              1.323635   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.323635   data arrival time
---------------------------------------------------------------------------------------------
                                              1.526365   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
