<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Multi-cell Lithium-Ion Battery Manager System using MSP430 and BQ76PL536: hal_UCS.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>hal_UCS.c</h1>  </div>
</div>
<div class="contents">
<a href="hal___u_c_s_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ***********************************************************</span>
<a name="l00002"></a>00002 <span class="comment">* THIS PROGRAM IS PROVIDED &quot;AS IS&quot;. TI MAKES NO WARRANTIES OR</span>
<a name="l00003"></a>00003 <span class="comment">* REPRESENTATIONS, EITHER EXPRESS, IMPLIED OR STATUTORY,</span>
<a name="l00004"></a>00004 <span class="comment">* INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS</span>
<a name="l00005"></a>00005 <span class="comment">* FOR A PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR</span>
<a name="l00006"></a>00006 <span class="comment">* COMPLETENESS OF RESPONSES, RESULTS AND LACK OF NEGLIGENCE.</span>
<a name="l00007"></a>00007 <span class="comment">* TI DISCLAIMS ANY WARRANTY OF TITLE, QUIET ENJOYMENT, QUIET</span>
<a name="l00008"></a>00008 <span class="comment">* POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY</span>
<a name="l00009"></a>00009 <span class="comment">* INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO THE PROGRAM OR</span>
<a name="l00010"></a>00010 <span class="comment">* YOUR USE OF THE PROGRAM.</span>
<a name="l00011"></a>00011 <span class="comment">*</span>
<a name="l00012"></a>00012 <span class="comment">* IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, INCIDENTAL,</span>
<a name="l00013"></a>00013 <span class="comment">* CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY</span>
<a name="l00014"></a>00014 <span class="comment">* THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED</span>
<a name="l00015"></a>00015 <span class="comment">* OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT</span>
<a name="l00016"></a>00016 <span class="comment">* OF THIS AGREEMENT, THE PROGRAM, OR YOUR USE OF THE PROGRAM.</span>
<a name="l00017"></a>00017 <span class="comment">* EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF</span>
<a name="l00018"></a>00018 <span class="comment">* REMOVAL OR REINSTALLATION, COMPUTER TIME, LABOR COSTS, LOSS</span>
<a name="l00019"></a>00019 <span class="comment">* OF GOODWILL, LOSS OF PROFITS, LOSS OF SAVINGS, OR LOSS OF</span>
<a name="l00020"></a>00020 <span class="comment">* USE OR INTERRUPTION OF BUSINESS. IN NO EVENT WILL TI&#39;S</span>
<a name="l00021"></a>00021 <span class="comment">* AGGREGATE LIABILITY UNDER THIS AGREEMENT OR ARISING OUT OF</span>
<a name="l00022"></a>00022 <span class="comment">* YOUR USE OF THE PROGRAM EXCEED FIVE HUNDRED DOLLARS</span>
<a name="l00023"></a>00023 <span class="comment">* (U.S.$500).</span>
<a name="l00024"></a>00024 <span class="comment">*</span>
<a name="l00025"></a>00025 <span class="comment">* Unless otherwise stated, the Program written and copyrighted</span>
<a name="l00026"></a>00026 <span class="comment">* by Texas Instruments is distributed as &quot;freeware&quot;.  You may,</span>
<a name="l00027"></a>00027 <span class="comment">* only under TI&#39;s copyright in the Program, use and modify the</span>
<a name="l00028"></a>00028 <span class="comment">* Program without any charge or restriction.  You may</span>
<a name="l00029"></a>00029 <span class="comment">* distribute to third parties, provided that you transfer a</span>
<a name="l00030"></a>00030 <span class="comment">* copy of this license to the third party and the third party</span>
<a name="l00031"></a>00031 <span class="comment">* agrees to these terms by its first use of the Program. You</span>
<a name="l00032"></a>00032 <span class="comment">* must reproduce the copyright notice and any other legend of</span>
<a name="l00033"></a>00033 <span class="comment">* ownership on each copy or partial copy, of the Program.</span>
<a name="l00034"></a>00034 <span class="comment">*</span>
<a name="l00035"></a>00035 <span class="comment">* You acknowledge and agree that the Program contains</span>
<a name="l00036"></a>00036 <span class="comment">* copyrighted material, trade secrets and other TI proprietary</span>
<a name="l00037"></a>00037 <span class="comment">* information and is protected by copyright laws,</span>
<a name="l00038"></a>00038 <span class="comment">* international copyright treaties, and trade secret laws, as</span>
<a name="l00039"></a>00039 <span class="comment">* well as other intellectual property laws.  To protect TI&#39;s</span>
<a name="l00040"></a>00040 <span class="comment">* rights in the Program, you agree not to decompile, reverse</span>
<a name="l00041"></a>00041 <span class="comment">* engineer, disassemble or otherwise translate any object code</span>
<a name="l00042"></a>00042 <span class="comment">* versions of the Program to a human-readable form.  You agree</span>
<a name="l00043"></a>00043 <span class="comment">* that in no event will you alter, remove or destroy any</span>
<a name="l00044"></a>00044 <span class="comment">* copyright notice included in the Program.  TI reserves all</span>
<a name="l00045"></a>00045 <span class="comment">* rights not specifically granted under this license. Except</span>
<a name="l00046"></a>00046 <span class="comment">* as specifically provided herein, nothing in this agreement</span>
<a name="l00047"></a>00047 <span class="comment">* shall be construed as conferring by implication, estoppel,</span>
<a name="l00048"></a>00048 <span class="comment">* or otherwise, upon you, any license or other right under any</span>
<a name="l00049"></a>00049 <span class="comment">* TI patents, copyrights or trade secrets.</span>
<a name="l00050"></a>00050 <span class="comment">*</span>
<a name="l00051"></a>00051 <span class="comment">* You may not use the Program in non-TI devices.</span>
<a name="l00052"></a>00052 <span class="comment">//</span>
<a name="l00053"></a>00053 <span class="comment">//This software has been submitted to export control regulations</span>
<a name="l00054"></a>00054 <span class="comment">//The ECCN is EAR99 </span>
<a name="l00055"></a>00055 <span class="comment">* ********************************************************* */</span>
<a name="l00056"></a>00056 <span class="comment">//*****************************************************************************</span>
<a name="l00068"></a>00068 <span class="comment"></span><span class="comment">//*****************************************************************************</span>
<a name="l00069"></a>00069 <span class="comment">//  Provides Functions to Initialize the UCS/FLL and clock sources</span>
<a name="l00070"></a>00070 <span class="comment">//    File: hal_ucs.c</span>
<a name="l00071"></a>00071 <span class="comment">//</span>
<a name="l00072"></a>00072 <span class="comment">//    Texas Instruments</span>
<a name="l00073"></a>00073 <span class="comment">//</span>
<a name="l00074"></a>00074 <span class="comment">//    Version 1.2</span>
<a name="l00075"></a>00075 <span class="comment">//    11/24/09</span>
<a name="l00076"></a>00076 <span class="comment">//</span>
<a name="l00077"></a>00077 <span class="comment">//    V1.0  Initial Version</span>
<a name="l00078"></a>00078 <span class="comment">//    V1.1  Added timeout function</span>
<a name="l00079"></a>00079 <span class="comment">//    V1.1  Added parameter for XTDrive</span>
<a name="l00080"></a>00080 <span class="comment">//*******************************************************************************</span>
<a name="l00081"></a>00081 
<a name="l00082"></a>00082 <span class="preprocessor">#include &quot;msp430.h&quot;</span>
<a name="l00083"></a>00083 <span class="preprocessor">#include &quot;<a class="code" href="hal___u_c_s_8h.html" title="This file contains definitions for the Hardware Abstraction Layer (HAL) specifically created for the ...">hal_UCS.h</a>&quot;</span>
<a name="l00084"></a>00084 
<a name="l00085"></a>00085 
<a name="l00086"></a>00086 
<a name="l00087"></a>00087 <span class="comment">//====================================================================</span>
<a name="l00092"></a><a class="code" href="hal___u_c_s_8h.html#a7d4db3f98eae4d1fde01dc521cd087d0">00092</a> <span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="hal___u_c_s_8c.html#a7d4db3f98eae4d1fde01dc521cd087d0">LFXT_Start</a>(uint16_t xtdrive)
<a name="l00093"></a>00093 {
<a name="l00094"></a>00094   UCSCTL6_L |= XT1DRIVE1_L+XT1DRIVE0_L; <span class="comment">// Highest drive setting for XT1 startup</span>
<a name="l00095"></a>00095 
<a name="l00096"></a>00096   <span class="keywordflow">while</span> (SFRIFG1 &amp; OFIFG) {   <span class="comment">// check OFIFG fault flag</span>
<a name="l00097"></a>00097     UCSCTL7 &amp;= ~(DCOFFG+XT1LFOFFG+XT1HFOFFG+XT2OFFG); <span class="comment">// Clear OSC flaut Flags fault flags</span>
<a name="l00098"></a>00098     SFRIFG1 &amp;= ~OFIFG;        <span class="comment">// Clear OFIFG fault flag</span>
<a name="l00099"></a>00099   }
<a name="l00100"></a>00100   UCSCTL6 = (UCSCTL6 &amp; ~(XT1DRIVE_3)) |(xtdrive); <span class="comment">// set Drive mode</span>
<a name="l00101"></a>00101 }
<a name="l00102"></a>00102 
<a name="l00103"></a>00103 <span class="comment">//====================================================================</span>
<a name="l00108"></a><a class="code" href="hal___u_c_s_8h.html#ae00f18c0fcfe403f447b7a44eda7bce6">00108</a> <span class="comment"></span>uint16_t <a class="code" href="hal___u_c_s_8c.html#ae00f18c0fcfe403f447b7a44eda7bce6">LFXT_Start_Timeout</a>(uint16_t xtdrive, uint16_t timeout)
<a name="l00109"></a>00109 {
<a name="l00110"></a>00110   UCSCTL6_L |= XT1DRIVE1_L+XT1DRIVE0_L; <span class="comment">// Highest drive setting for XT1 startup</span>
<a name="l00111"></a>00111 
<a name="l00112"></a>00112   <span class="keywordflow">while</span> ((SFRIFG1 &amp; OFIFG) &amp;&amp; timeout--){   <span class="comment">// check OFIFG fault flag</span>
<a name="l00113"></a>00113     UCSCTL7 &amp;= ~(DCOFFG+XT1LFOFFG+XT1HFOFFG+XT2OFFG); <span class="comment">// Clear OSC flaut Flags fault flags</span>
<a name="l00114"></a>00114     SFRIFG1 &amp;= ~OFIFG;        <span class="comment">// Clear OFIFG fault flag</span>
<a name="l00115"></a>00115   }
<a name="l00116"></a>00116   UCSCTL6 = (UCSCTL6 &amp; ~(XT1DRIVE_3)) |(xtdrive); <span class="comment">// set Drive mode</span>
<a name="l00117"></a>00117   <span class="keywordflow">if</span> (timeout)
<a name="l00118"></a>00118     <span class="keywordflow">return</span> (UCS_STATUS_OK);
<a name="l00119"></a>00119   <span class="keywordflow">else</span>
<a name="l00120"></a>00120     <span class="keywordflow">return</span> (UCS_STATUS_ERROR);
<a name="l00121"></a>00121 }
<a name="l00122"></a>00122 
<a name="l00123"></a>00123 
<a name="l00124"></a>00124 <span class="comment">//====================================================================</span>
<a name="l00129"></a><a class="code" href="hal___u_c_s_8h.html#ae1b2515c64123bb4ae49b2cbc8af90b0">00129</a> <span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="hal___u_c_s_8c.html#ae1b2515c64123bb4ae49b2cbc8af90b0">XT1_Start</a>(uint16_t xtdrive)
<a name="l00130"></a>00130 {
<a name="l00131"></a>00131   UCSCTL6 &amp;= ~(XT1OFF | XT1DRIVE_3);  <span class="comment">// enable XT1</span>
<a name="l00132"></a>00132   UCSCTL6 |= (XTS | xtdrive);         <span class="comment">// enable XT1 and set XT1Drive</span>
<a name="l00133"></a>00133 
<a name="l00134"></a>00134   <span class="keywordflow">while</span> (SFRIFG1 &amp; OFIFG) {   <span class="comment">// check OFIFG fault flag</span>
<a name="l00135"></a>00135     UCSCTL7 &amp;= ~(DCOFFG+XT1LFOFFG+XT1HFOFFG+XT2OFFG); <span class="comment">// Clear OSC flaut Flags</span>
<a name="l00136"></a>00136     SFRIFG1 &amp;= ~OFIFG;        <span class="comment">// Clear OFIFG fault flag</span>
<a name="l00137"></a>00137   }
<a name="l00138"></a>00138 }
<a name="l00139"></a>00139 
<a name="l00140"></a>00140 <span class="comment">//====================================================================</span>
<a name="l00145"></a><a class="code" href="hal___u_c_s_8h.html#a36a8feaaa65090bca87c03c680d3aa9a">00145</a> <span class="comment"></span>uint16_t <a class="code" href="hal___u_c_s_8c.html#a36a8feaaa65090bca87c03c680d3aa9a">XT1_Start_Timeout</a>(uint16_t xtdrive, uint16_t timeout)
<a name="l00146"></a>00146 {
<a name="l00147"></a>00147   UCSCTL6 &amp;= ~(XT1OFF | XT1DRIVE_3);  <span class="comment">// enable XT1</span>
<a name="l00148"></a>00148   UCSCTL6 |= (XTS | xtdrive);         <span class="comment">// enable XT1 and set XT1Drive</span>
<a name="l00149"></a>00149 
<a name="l00150"></a>00150   <span class="keywordflow">while</span> ((SFRIFG1 &amp; OFIFG) &amp;&amp; timeout--) {   <span class="comment">// check OFIFG fault flag</span>
<a name="l00151"></a>00151     UCSCTL7 &amp;= ~(DCOFFG+XT1LFOFFG+XT1HFOFFG+XT2OFFG); <span class="comment">// Clear OSC flaut Flags</span>
<a name="l00152"></a>00152     SFRIFG1 &amp;= ~OFIFG;        <span class="comment">// Clear OFIFG fault flag</span>
<a name="l00153"></a>00153   }
<a name="l00154"></a>00154   <span class="keywordflow">if</span> (timeout)
<a name="l00155"></a>00155     <span class="keywordflow">return</span> (UCS_STATUS_OK);
<a name="l00156"></a>00156   <span class="keywordflow">else</span>
<a name="l00157"></a>00157     <span class="keywordflow">return</span> (UCS_STATUS_ERROR);
<a name="l00158"></a>00158 }
<a name="l00159"></a>00159 
<a name="l00160"></a>00160 <span class="comment">//====================================================================</span>
<a name="l00165"></a><a class="code" href="hal___u_c_s_8h.html#a811a1e4ff5655c7d5b6d7047bd6e64d5">00165</a> <span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="hal___u_c_s_8c.html#a811a1e4ff5655c7d5b6d7047bd6e64d5">XT1_Bypass</a>(<span class="keywordtype">void</span>)
<a name="l00166"></a>00166 {
<a name="l00167"></a>00167   UCSCTL6 |= XT1BYPASS;
<a name="l00168"></a>00168 
<a name="l00169"></a>00169   <span class="keywordflow">while</span> (SFRIFG1 &amp; OFIFG) {   <span class="comment">// check OFIFG fault flag</span>
<a name="l00170"></a>00170     UCSCTL7 &amp;= ~(DCOFFG+XT1LFOFFG+XT1HFOFFG+XT2OFFG); <span class="comment">// Clear OSC flaut Flags</span>
<a name="l00171"></a>00171     SFRIFG1 &amp;= ~OFIFG;        <span class="comment">// Clear OFIFG fault flag</span>
<a name="l00172"></a>00172   }
<a name="l00173"></a>00173 }
<a name="l00174"></a>00174 
<a name="l00175"></a>00175 <span class="comment">//====================================================================</span>
<a name="l00180"></a><a class="code" href="hal___u_c_s_8h.html#a5a87071b20e12478f738d927c29e4ae5">00180</a> <span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="hal___u_c_s_8c.html#a5a87071b20e12478f738d927c29e4ae5">XT2_Start</a>(uint16_t xtdrive)
<a name="l00181"></a>00181 {
<a name="l00182"></a>00182   UCSCTL6 &amp;= ~(XT2OFF | XT2DRIVE_3);  <span class="comment">// enable XT2</span>
<a name="l00183"></a>00183   UCSCTL6 |= (xtdrive);               <span class="comment">// Set XT2Drive</span>
<a name="l00184"></a>00184 
<a name="l00185"></a>00185   <span class="keywordflow">while</span> (SFRIFG1 &amp; OFIFG) {   <span class="comment">// check OFIFG fault flag</span>
<a name="l00186"></a>00186     UCSCTL7 &amp;= ~(DCOFFG+XT1LFOFFG+XT1HFOFFG+XT2OFFG); <span class="comment">// Clear OSC flaut Flags</span>
<a name="l00187"></a>00187     SFRIFG1 &amp;= ~OFIFG;        <span class="comment">// Clear OFIFG fault flag</span>
<a name="l00188"></a>00188   }
<a name="l00189"></a>00189 
<a name="l00190"></a>00190 }
<a name="l00191"></a>00191 
<a name="l00192"></a>00192 <span class="comment">//====================================================================</span>
<a name="l00197"></a><a class="code" href="hal___u_c_s_8h.html#a32a194665f515513649f5aa9ff356106">00197</a> <span class="comment"></span>uint16_t <a class="code" href="hal___u_c_s_8c.html#a32a194665f515513649f5aa9ff356106">XT2_Start_Timeout</a>(uint16_t xtdrive, uint16_t timeout)
<a name="l00198"></a>00198 {
<a name="l00199"></a>00199   UCSCTL6 &amp;= ~XT2OFF;                       <span class="comment">// Set XT2 On</span>
<a name="l00200"></a>00200   UCSCTL6 &amp;= ~XT2DRIVE_3;                   <span class="comment">// enable XT2</span>
<a name="l00201"></a>00201   UCSCTL6 |= (xtdrive);                     <span class="comment">// Set XT2Drive</span>
<a name="l00202"></a>00202 
<a name="l00203"></a>00203   <span class="keywordflow">while</span> ((SFRIFG1 &amp; OFIFG) &amp;&amp; timeout--){   <span class="comment">// check OFIFG fault flag</span>
<a name="l00204"></a>00204     UCSCTL7 &amp;= ~(DCOFFG+XT1LFOFFG+XT1HFOFFG+XT2OFFG); <span class="comment">// Clear OSC flaut Flags</span>
<a name="l00205"></a>00205     SFRIFG1 &amp;= ~OFIFG;        <span class="comment">// Clear OFIFG fault flag</span>
<a name="l00206"></a>00206   }
<a name="l00207"></a>00207   <span class="keywordflow">if</span> (timeout)
<a name="l00208"></a>00208     <span class="keywordflow">return</span> (UCS_STATUS_OK);
<a name="l00209"></a>00209   <span class="keywordflow">else</span>
<a name="l00210"></a>00210     <span class="keywordflow">return</span> (UCS_STATUS_ERROR);
<a name="l00211"></a>00211 }
<a name="l00212"></a>00212 
<a name="l00213"></a>00213 <span class="comment">//====================================================================</span>
<a name="l00218"></a><a class="code" href="hal___u_c_s_8h.html#ae1b3804745522992471827e6bfc9d34f">00218</a> <span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="hal___u_c_s_8c.html#ae1b3804745522992471827e6bfc9d34f">XT2_Bypass</a>(<span class="keywordtype">void</span>)
<a name="l00219"></a>00219 {
<a name="l00220"></a>00220 <span class="preprocessor">#ifdef XT2BYPASS              // on devices without XT2 this function will be empty</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span>  UCSCTL6 |= XT2BYPASS;
<a name="l00222"></a>00222 
<a name="l00223"></a>00223   <span class="keywordflow">while</span> (SFRIFG1 &amp; OFIFG) {   <span class="comment">// check OFIFG fault flag</span>
<a name="l00224"></a>00224     UCSCTL7 &amp;= ~(DCOFFG+XT1LFOFFG+XT1HFOFFG+XT2OFFG); <span class="comment">// Clear OSC flaut Flags</span>
<a name="l00225"></a>00225     SFRIFG1 &amp;= ~OFIFG;        <span class="comment">// Clear OFIFG fault flag</span>
<a name="l00226"></a>00226   }
<a name="l00227"></a>00227 <span class="preprocessor">#endif</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span>}
<a name="l00229"></a>00229 
<a name="l00230"></a>00230 <span class="comment">//====================================================================</span>
<a name="l00237"></a><a class="code" href="hal___u_c_s_8h.html#a87b34ac1ac15370b11883b2e9e1565de">00237</a> <span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="hal___u_c_s_8c.html#a87b34ac1ac15370b11883b2e9e1565de">Init_FLL_Settle</a>(uint16_t fsystem, uint16_t ratio)
<a name="l00238"></a>00238 {
<a name="l00239"></a>00239   <span class="keyword">volatile</span> uint16_t x = ratio * 32;       
<a name="l00240"></a>00240   <span class="comment">// save actual state of FLL loop control</span>
<a name="l00241"></a>00241   uint16_t globalInterruptState = __get_SR_register() &amp; SCG0;
<a name="l00242"></a>00242                                                                 
<a name="l00243"></a>00243   __bic_SR_register(SCG0);      <span class="comment">// Enable FLL loop control</span>
<a name="l00244"></a>00244 
<a name="l00245"></a>00245   Init_FLL(fsystem, ratio);
<a name="l00246"></a>00246   
<a name="l00247"></a>00247   <span class="keywordflow">while</span>(x--)
<a name="l00248"></a>00248   {
<a name="l00249"></a>00249    __delay_cycles(30); 
<a name="l00250"></a>00250   }
<a name="l00251"></a>00251   
<a name="l00252"></a>00252   __bis_SR_register(globalInterruptState);      <span class="comment">// restore previous state</span>
<a name="l00253"></a>00253 
<a name="l00254"></a>00254 }
<a name="l00255"></a>00255 
<a name="l00256"></a>00256 <span class="comment">//====================================================================</span>
<a name="l00263"></a>00263 <span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> Init_FLL(uint16_t fsystem, uint16_t ratio)
<a name="l00264"></a>00264 {
<a name="l00265"></a>00265   uint16_t d, dco_div_bits;
<a name="l00266"></a>00266   uint16_t mode = 0;
<a name="l00267"></a>00267 
<a name="l00268"></a>00268   d = ratio;
<a name="l00269"></a>00269   dco_div_bits = FLLD__2;        <span class="comment">// Have at least a divider of 2</span>
<a name="l00270"></a>00270   <span class="keywordflow">if</span> (fsystem &gt; 16000){
<a name="l00271"></a>00271     d &gt;&gt;= 1 ;
<a name="l00272"></a>00272     mode = 1;
<a name="l00273"></a>00273   }
<a name="l00274"></a>00274   <span class="keywordflow">else</span>
<a name="l00275"></a>00275     fsystem &lt;&lt;= 1;               <span class="comment">// fsystem = fsystem * 2</span>
<a name="l00276"></a>00276 
<a name="l00277"></a>00277   <span class="keywordflow">while</span> (d &gt; 512)
<a name="l00278"></a>00278   {
<a name="l00279"></a>00279     dco_div_bits = dco_div_bits + FLLD0;  <span class="comment">// set next higher div level</span>
<a name="l00280"></a>00280     d &gt;&gt;= 1;
<a name="l00281"></a>00281   }
<a name="l00282"></a>00282 
<a name="l00283"></a>00283   UCSCTL0 = 0x000;               <span class="comment">// Set DCO to lowest Tap</span>
<a name="l00284"></a>00284 
<a name="l00285"></a>00285   UCSCTL2 &amp;= ~(0x3FF);           <span class="comment">// Reset FN bits</span>
<a name="l00286"></a>00286   UCSCTL2 = dco_div_bits | (d - 1);
<a name="l00287"></a>00287 
<a name="l00288"></a>00288   <span class="keywordflow">if</span> (fsystem &lt;= 630)            <span class="comment">//           fsystem &lt; 0.63MHz</span>
<a name="l00289"></a>00289         UCSCTL1= DCORSEL_0 ;
<a name="l00290"></a>00290   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (fsystem &lt;  1250)      <span class="comment">// 0.63MHz &lt; fsystem &lt; 1.25MHz</span>
<a name="l00291"></a>00291         UCSCTL1= DCORSEL_1 ;
<a name="l00292"></a>00292   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (fsystem &lt;  2500)      <span class="comment">// 1.25MHz &lt; fsystem &lt;  2.5MHz</span>
<a name="l00293"></a>00293         UCSCTL1= DCORSEL_2 ;
<a name="l00294"></a>00294   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (fsystem &lt;  5000)      <span class="comment">// 2.5MHz  &lt; fsystem &lt;    5MHz</span>
<a name="l00295"></a>00295         UCSCTL1= DCORSEL_3 ;
<a name="l00296"></a>00296   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (fsystem &lt;  10000)     <span class="comment">// 5MHz    &lt; fsystem &lt;   10MHz</span>
<a name="l00297"></a>00297         UCSCTL1= DCORSEL_4 ;
<a name="l00298"></a>00298   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (fsystem &lt;  20000)     <span class="comment">// 10MHz   &lt; fsystem &lt;   20MHz</span>
<a name="l00299"></a>00299         UCSCTL1= DCORSEL_5 ;
<a name="l00300"></a>00300   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (fsystem &lt;  40000)     <span class="comment">// 20MHz   &lt; fsystem &lt;   40MHz</span>
<a name="l00301"></a>00301         UCSCTL1= DCORSEL_6 ;
<a name="l00302"></a>00302   <span class="keywordflow">else</span>
<a name="l00303"></a>00303         UCSCTL1= DCORSEL_7 ;
<a name="l00304"></a>00304 
<a name="l00305"></a>00305   <span class="keywordflow">while</span> (SFRIFG1 &amp; OFIFG) {                               <span class="comment">// check OFIFG fault flag</span>
<a name="l00306"></a>00306     UCSCTL7 &amp;= ~(DCOFFG+XT1LFOFFG+XT1HFOFFG+XT2OFFG);     <span class="comment">// Clear OSC flaut Flags</span>
<a name="l00307"></a>00307     SFRIFG1 &amp;= ~OFIFG;                                    <span class="comment">// Clear OFIFG fault flag</span>
<a name="l00308"></a>00308   }
<a name="l00309"></a>00309 
<a name="l00310"></a>00310   <span class="keywordflow">if</span> (mode == 1)                                          <span class="comment">// fsystem &gt; 16000</span>
<a name="l00311"></a>00311     SELECT_MCLK_SMCLK(SELM__DCOCLK + SELS__DCOCLK);       <span class="comment">// select DCOCLK</span>
<a name="l00312"></a>00312   <span class="keywordflow">else</span>
<a name="l00313"></a>00313    SELECT_MCLK_SMCLK(SELM__DCOCLKDIV + SELS__DCOCLKDIV); <span class="comment">// selcet DCODIVCLK</span>
<a name="l00314"></a>00314 
<a name="l00315"></a>00315   
<a name="l00316"></a>00316 } <span class="comment">// End of fll_init()</span>
</pre></div></div>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Fri Dec 17 2010 12:09:22 for Multi-cell Lithium-Ion Battery Manager System using MSP430 and BQ76PL536 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
