;redcode
;assert 1
	SPL 0, <602
	CMP -217, <-138
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -130, -9
	ADD 270, 60
	MOV -7, <-20
	ADD 270, 60
	MOV <-127, @100
	JMP <127, 106
	JMP 0
	ADD -130, -9
	MOV -1, <-10
	SPL 0, <602
	SPL 3, 10
	SUB #121, 106
	SUB @121, 106
	JMZ -1, @-10
	JMZ -1, @-10
	MOV 17, 30
	SUB @127, 106
	SUB 0, 1
	SUB 0, 1
	ADD #121, 106
	SUB #3, 0
	SUB #3, 0
	SUB #3, 0
	ADD 30, 9
	ADD 12, @10
	ADD 30, 9
	SPL 0, <602
	ADD 12, @10
	MOV -1, @-10
	SUB #161, 106
	MOV -1, -10
	SUB @127, 106
	MOV -1, -10
	MOV -1, -10
	SUB @127, 106
	SUB @127, 106
	SLT 270, @60
	CMP #12, @240
	JMN -1, @-10
	ADD 270, 60
	SLT -8, <-20
	SPL 0, <602
	SLT 210, 60
	SPL 0, <602
	CMP -217, <-138
	MOV -7, <-20
	SPL 0, <602
	MOV -1, <-10
