{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1462614378616 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SoCKit_DDR3_RTL_Test 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"SoCKit_DDR3_RTL_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1462614378707 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1462614378770 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1462614378770 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_bsr1:auto_generated\|ram_block1a0 " "Atom \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_c0:c0\|alt_mem_if_nextgen_ddr3_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_bsr1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1462614378970 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1462614378970 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1462614379633 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1462614379660 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1462614380308 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1462614381053 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1462614403917 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (1 global, 3 dual-regional) " "Promoted 4 clocks (1 global, 3 dual-regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_afi_clk~CLKENA0 1197 global CLKCTRL_G4 " "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_afi_clk~CLKENA0 with 1197 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1462614409250 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_addr_cmd_clk~CLKENA0 152 dual-regional CLKCTRL_R31 and CLKCTRL_R25 " "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_addr_cmd_clk~CLKENA0 with 152 fanout uses dual-regional clock CLKCTRL_R31 and CLKCTRL_R25" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 1 and 2 0 0 89 36 " "Node drives Regional Clock Regions 1 and 2 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1462614409250 ""} { "Info" "ICCLK_MERGED_CELL" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_addr_cmd_clk~CLKENA0_Duplicate 0 " "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_addr_cmd_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1462614409250 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1462614409250 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_config_clk~CLKENA0 229 dual-regional CLKCTRL_R33 and CLKCTRL_R21 " "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_config_clk~CLKENA0 with 229 fanout uses dual-regional clock CLKCTRL_R33 and CLKCTRL_R21" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 1 and 2 0 0 89 36 " "Node drives Regional Clock Regions 1 and 2 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1462614409250 ""} { "Info" "ICCLK_MERGED_CELL" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate 0 " "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1462614409250 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1462614409250 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_avl_clk~CLKENA0 1192 dual-regional CLKCTRL_R35 and CLKCTRL_R23 " "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_avl_clk~CLKENA0 with 1192 fanout uses dual-regional clock CLKCTRL_R35 and CLKCTRL_R23" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 1 and 2 0 0 89 36 " "Node drives Regional Clock Regions 1 and 2 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1462614409250 ""} { "Info" "ICCLK_MERGED_CELL" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate 0 " "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Design Software" 0 -1 1462614409250 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1462614409250 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1462614409250 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "OSC_50_B3B~inputCLKENA0 60 global CLKCTRL_G7 " "OSC_50_B3B~inputCLKENA0 with 60 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1462614409251 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1462614409251 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:05 " "Fitter periphery placement operations ending: elapsed time is 00:00:05" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462614409261 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462614415979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462614415979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462614415979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462614415979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462614415979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462614415979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462614415979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462614415979 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1462614415979 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462614415979 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1462614415979 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462614415979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462614415979 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462614415979 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1462614415979 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1462614415979 ""}
{ "Info" "ISTA_SDC_FOUND" "SoCKit_DDR3_RTL_Test.sdc " "Reading SDC File: 'SoCKit_DDR3_RTL_Test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1462614416068 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1462614416071 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1462614416071 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 247.51 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -phase 247.51 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1462614416071 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1462614416071 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1462614416071 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1462614416071 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 270.03 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -phase 270.03 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1462614416071 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk\} \{fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1462614416071 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1462614416071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1462614416072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoCKit_DDR3_RTL_Test.sdc 60 Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address* clock or keeper or register or port or pin or cell or partition " "Ignored filter at SoCKit_DDR3_RTL_Test.sdc(60): Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462614416073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoCKit_DDR3_RTL_Test.sdc 60 Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata* clock or keeper or register or port or pin or cell or partition " "Ignored filter at SoCKit_DDR3_RTL_Test.sdc(60): Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462614416074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 60 Argument <from> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(60): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -setup -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -setup -end 6" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462614416075 ""}  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462614416075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 60 Argument <to> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(60): Argument <to> is not an object ID" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462614416075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoCKit_DDR3_RTL_Test.sdc 61 Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data* clock or keeper or register or port or pin or cell or partition " "Ignored filter at SoCKit_DDR3_RTL_Test.sdc(61): Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462614416076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 61 Argument <from> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(61): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -setup -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -setup -end 6" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462614416076 ""}  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462614416076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 61 Argument <to> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(61): Argument <to> is not an object ID" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462614416076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 63 Argument <from> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(63): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -hold -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_address*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -hold -end 6" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462614416076 ""}  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462614416076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 63 Argument <to> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(63): Argument <to> is not an object ID" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462614416076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 64 Argument <from> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(64): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -hold -end 6 " "set_multicycle_path -from \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|cal_data*\} -to \{Avalon_bus_RW_Test:fpga_ddr3_Verify\|avl_writedata*\} -hold -end 6" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462614416076 ""}  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462614416076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path SoCKit_DDR3_RTL_Test.sdc 64 Argument <to> is not an object ID " "Ignored set_multicycle_path at SoCKit_DDR3_RTL_Test.sdc(64): Argument <to> is not an object ID" {  } { { "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462614416076 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.sdc " "Reading SDC File: 'FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1462614416077 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1462614416105 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sdc " "Reading SDC File: 'FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1462614416107 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1462614416115 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462614416676 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1462614416676 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1462614416822 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1462614416822 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[0\]_IN (Rise) DDR3_DQS_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[0\]_IN (Rise) to DDR3_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[1\]_IN (Rise) DDR3_DQS_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[1\]_IN (Rise) to DDR3_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[2\]_IN (Rise) DDR3_DQS_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[2\]_IN (Rise) to DDR3_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR3_DQS_p\[3\]_IN (Rise) DDR3_DQS_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from DDR3_DQS_p\[3\]_IN (Rise) to DDR3_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Rise) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) DDR3_DQS_p\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock (Fall) to DDR3_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_p\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_p\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) DDR3_DQS_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Fall) to DDR3_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1462614416830 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1462614416830 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1462614416832 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 28 clocks " "Found 28 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333    DDR3_CK_n " "   3.333    DDR3_CK_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333    DDR3_CK_p " "   3.333    DDR3_CK_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_n\[0\]_OUT " "   3.333 DDR3_DQS_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_n\[1\]_OUT " "   3.333 DDR3_DQS_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_n\[2\]_OUT " "   3.333 DDR3_DQS_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_n\[3\]_OUT " "   3.333 DDR3_DQS_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[0\]_IN " "   3.333 DDR3_DQS_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[0\]_OUT " "   3.333 DDR3_DQS_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[1\]_IN " "   3.333 DDR3_DQS_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[1\]_OUT " "   3.333 DDR3_DQS_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[2\]_IN " "   3.333 DDR3_DQS_p\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[2\]_OUT " "   3.333 DDR3_DQS_p\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[3\]_IN " "   3.333 DDR3_DQS_p\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 DDR3_DQS_p\[3\]_OUT " "   3.333 DDR3_DQS_p\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock " "   3.333 fpga_ddr3_inst\|fpga_ddr3_inst\|fpga_ddr3_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk " "   6.666 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1_phy~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " "   6.666 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk " "   3.333 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " "   3.333 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk " "   6.666 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll4~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.333 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " "  13.333 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " "  40.000 fpga_ddr3_inst\|fpga_ddr3_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B3B " "  20.000   OSC_50_B3B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B4A " "  20.000   OSC_50_B4A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B5B " "  20.000   OSC_50_B5B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B8A " "  20.000   OSC_50_B8A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462614416832 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1462614416832 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1462614417182 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1462614417252 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1462614417256 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462614417268 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462614417314 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1462614417357 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1462614417357 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1462614417375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1462614419079 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 EC " "Packed 40 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1462614419095 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1462614419095 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1462614419095 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_CLOCK_25 " "Node \"HPS_CLOCK_25\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_CLOCK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_CLOCK_50 " "Node \"HPS_CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_CONV_USB_n " "Node \"HPS_CONV_USB_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[0\] " "Node \"HPS_DDR3_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[10\] " "Node \"HPS_DDR3_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[11\] " "Node \"HPS_DDR3_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[12\] " "Node \"HPS_DDR3_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[13\] " "Node \"HPS_DDR3_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[14\] " "Node \"HPS_DDR3_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[1\] " "Node \"HPS_DDR3_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[2\] " "Node \"HPS_DDR3_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[3\] " "Node \"HPS_DDR3_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[4\] " "Node \"HPS_DDR3_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[5\] " "Node \"HPS_DDR3_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[6\] " "Node \"HPS_DDR3_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[7\] " "Node \"HPS_DDR3_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[8\] " "Node \"HPS_DDR3_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_A\[9\] " "Node \"HPS_DDR3_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[0\] " "Node \"HPS_DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[1\] " "Node \"HPS_DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_BA\[2\] " "Node \"HPS_DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CAS_n " "Node \"HPS_DDR3_CAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CKE " "Node \"HPS_DDR3_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CK_n " "Node \"HPS_DDR3_CK_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CK_p " "Node \"HPS_DDR3_CK_p\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_CS_n " "Node \"HPS_DDR3_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[0\] " "Node \"HPS_DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[1\] " "Node \"HPS_DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[2\] " "Node \"HPS_DDR3_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DM\[3\] " "Node \"HPS_DDR3_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_n\[0\] " "Node \"HPS_DDR3_DQS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_n\[1\] " "Node \"HPS_DDR3_DQS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_n\[2\] " "Node \"HPS_DDR3_DQS_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_n\[3\] " "Node \"HPS_DDR3_DQS_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_p\[0\] " "Node \"HPS_DDR3_DQS_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_p\[1\] " "Node \"HPS_DDR3_DQS_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_p\[2\] " "Node \"HPS_DDR3_DQS_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQS_p\[3\] " "Node \"HPS_DDR3_DQS_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[0\] " "Node \"HPS_DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[10\] " "Node \"HPS_DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[11\] " "Node \"HPS_DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[12\] " "Node \"HPS_DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[13\] " "Node \"HPS_DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[14\] " "Node \"HPS_DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[15\] " "Node \"HPS_DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[16\] " "Node \"HPS_DDR3_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[17\] " "Node \"HPS_DDR3_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[18\] " "Node \"HPS_DDR3_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[19\] " "Node \"HPS_DDR3_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[1\] " "Node \"HPS_DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[20\] " "Node \"HPS_DDR3_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[21\] " "Node \"HPS_DDR3_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[22\] " "Node \"HPS_DDR3_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[23\] " "Node \"HPS_DDR3_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[24\] " "Node \"HPS_DDR3_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[25\] " "Node \"HPS_DDR3_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[26\] " "Node \"HPS_DDR3_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[27\] " "Node \"HPS_DDR3_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[28\] " "Node \"HPS_DDR3_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[29\] " "Node \"HPS_DDR3_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[2\] " "Node \"HPS_DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[30\] " "Node \"HPS_DDR3_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[31\] " "Node \"HPS_DDR3_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[3\] " "Node \"HPS_DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[4\] " "Node \"HPS_DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[5\] " "Node \"HPS_DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[6\] " "Node \"HPS_DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[7\] " "Node \"HPS_DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[8\] " "Node \"HPS_DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_DQ\[9\] " "Node \"HPS_DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_ODT " "Node \"HPS_DDR3_ODT\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ODT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RAS_n " "Node \"HPS_DDR3_RAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RESET_n " "Node \"HPS_DDR3_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_RZQ " "Node \"HPS_DDR3_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_DDR3_WE_n " "Node \"HPS_DDR3_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_GTX_CLK " "Node \"HPS_ENET_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_INT_n " "Node \"HPS_ENET_INT_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_MDC " "Node \"HPS_ENET_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_MDIO " "Node \"HPS_ENET_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RESET_n " "Node \"HPS_ENET_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_CLK " "Node \"HPS_ENET_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[0\] " "Node \"HPS_ENET_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[1\] " "Node \"HPS_ENET_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[2\] " "Node \"HPS_ENET_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DATA\[3\] " "Node \"HPS_ENET_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_RX_DV " "Node \"HPS_ENET_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[0\] " "Node \"HPS_ENET_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[1\] " "Node \"HPS_ENET_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[2\] " "Node \"HPS_ENET_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_DATA\[3\] " "Node \"HPS_ENET_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_ENET_TX_EN " "Node \"HPS_ENET_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[0\] " "Node \"HPS_FLASH_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[1\] " "Node \"HPS_FLASH_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[2\] " "Node \"HPS_FLASH_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DATA\[3\] " "Node \"HPS_FLASH_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_DCLK " "Node \"HPS_FLASH_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_FLASH_NCSO " "Node \"HPS_FLASH_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_GSENSOR_INT " "Node \"HPS_GSENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C_CLK " "Node \"HPS_I2C_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_I2C_SDA " "Node \"HPS_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_KEY\[0\] " "Node \"HPS_KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_KEY\[1\] " "Node \"HPS_KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_KEY\[2\] " "Node \"HPS_KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_KEY\[3\] " "Node \"HPS_KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_D_C " "Node \"HPS_LCM_D_C\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_D_C" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_RST_N " "Node \"HPS_LCM_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_SPIM_CLK " "Node \"HPS_LCM_SPIM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_SPIM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_SPIM_MISO " "Node \"HPS_LCM_SPIM_MISO\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_SPIM_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_SPIM_MOSI " "Node \"HPS_LCM_SPIM_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_SPIM_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LCM_SPIM_SS " "Node \"HPS_LCM_SPIM_SS\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LCM_SPIM_SS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LED\[0\] " "Node \"HPS_LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LED\[1\] " "Node \"HPS_LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LED\[2\] " "Node \"HPS_LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LED\[3\] " "Node \"HPS_LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_LTC_GPIO " "Node \"HPS_LTC_GPIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_RESET_n " "Node \"HPS_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_CLK " "Node \"HPS_SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_CMD " "Node \"HPS_SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[0\] " "Node \"HPS_SD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[1\] " "Node \"HPS_SD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[2\] " "Node \"HPS_SD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SD_DATA\[3\] " "Node \"HPS_SD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_CLK " "Node \"HPS_SPIM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MISO " "Node \"HPS_SPIM_MISO\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_MOSI " "Node \"HPS_SPIM_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SPIM_SS " "Node \"HPS_SPIM_SS\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SW\[0\] " "Node \"HPS_SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SW\[1\] " "Node \"HPS_SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SW\[2\] " "Node \"HPS_SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_SW\[3\] " "Node \"HPS_SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_UART_RX " "Node \"HPS_UART_RX\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_UART_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_UART_TX " "Node \"HPS_UART_TX\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_UART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_CLKOUT " "Node \"HPS_USB_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[0\] " "Node \"HPS_USB_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[1\] " "Node \"HPS_USB_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[2\] " "Node \"HPS_USB_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[3\] " "Node \"HPS_USB_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[4\] " "Node \"HPS_USB_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[5\] " "Node \"HPS_USB_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[6\] " "Node \"HPS_USB_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DATA\[7\] " "Node \"HPS_USB_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_DIR " "Node \"HPS_USB_DIR\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DIR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_NXT " "Node \"HPS_USB_NXT\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_NXT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_USB_STP " "Node \"HPS_USB_STP\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_STP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HPS_WARM_RST_n " "Node \"HPS_WARM_RST_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_WARM_RST_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[0\] " "Node \"HSMC_GXB_RX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[1\] " "Node \"HSMC_GXB_RX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[2\] " "Node \"HSMC_GXB_RX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[3\] " "Node \"HSMC_GXB_RX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[4\] " "Node \"HSMC_GXB_RX_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[5\] " "Node \"HSMC_GXB_RX_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[6\] " "Node \"HSMC_GXB_RX_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_RX_p\[7\] " "Node \"HSMC_GXB_RX_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_RX_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[0\] " "Node \"HSMC_GXB_TX_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[1\] " "Node \"HSMC_GXB_TX_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[2\] " "Node \"HSMC_GXB_TX_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[3\] " "Node \"HSMC_GXB_TX_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[4\] " "Node \"HSMC_GXB_TX_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[5\] " "Node \"HSMC_GXB_TX_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[6\] " "Node \"HSMC_GXB_TX_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_GXB_TX_p\[7\] " "Node \"HSMC_GXB_TX_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_GXB_TX_p\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_REF_CLK_p " "Node \"HSMC_REF_CLK_p\" is assigned to location or region, but does not exist in design" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_REF_CLK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462614420265 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1462614420265 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:40 " "Fitter preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462614420272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1462614431244 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1462614434866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:24 " "Fitter placement preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462614456281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1462614478282 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1462614487734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:31 " "Fitter placement operations ending: elapsed time is 00:00:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462614487734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1462614497780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1462614520641 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1462614520641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1462614536554 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1462614536554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462614536557 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 19.15 " "Total time spent on timing analysis during the Fitter is 19.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1462614544452 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462614544806 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1462614544806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462614558211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462614558392 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1462614558392 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462614576381 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:58 " "Fitter post-fit operations ending: elapsed time is 00:00:58" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462614602406 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1462614603311 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "99 " "Following 99 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 695 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 696 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 235 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 698 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_I2C_SDAT a permanently disabled " "Pin AUD_I2C_SDAT has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_I2C_SDAT } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SDAT" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 700 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKIN_n\[1\] a permanently disabled " "Pin HSMC_CLKIN_n\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKIN_n[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_n\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 330 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 569 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKIN_n\[2\] a permanently disabled " "Pin HSMC_CLKIN_n\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKIN_n[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_n\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 330 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 570 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKIN_p\[1\] a permanently disabled " "Pin HSMC_CLKIN_p\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKIN_p[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_p\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 331 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 571 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKIN_p\[2\] a permanently disabled " "Pin HSMC_CLKIN_p\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKIN_p[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_p\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 331 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 572 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_n\[1\] a permanently disabled " "Pin HSMC_CLKOUT_n\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKOUT_n[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_n\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 573 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_n\[2\] a permanently disabled " "Pin HSMC_CLKOUT_n\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKOUT_n[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_n\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 574 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_p\[1\] a permanently disabled " "Pin HSMC_CLKOUT_p\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKOUT_p[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_p\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 333 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 575 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_p\[2\] a permanently disabled " "Pin HSMC_CLKOUT_p\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKOUT_p[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_p\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 333 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 576 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLK_IN0 a permanently disabled " "Pin HSMC_CLK_IN0 has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLK_IN0 } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLK_IN0" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 713 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLK_OUT0 a permanently disabled " "Pin HSMC_CLK_OUT0 has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLK_OUT0 } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLK_OUT0" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 335 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 714 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 577 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 578 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 579 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 580 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[0\] a permanently disabled " "Pin HSMC_RX_n\[0\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 581 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[1\] a permanently disabled " "Pin HSMC_RX_n\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 582 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[2\] a permanently disabled " "Pin HSMC_RX_n\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 583 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[3\] a permanently disabled " "Pin HSMC_RX_n\[3\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 584 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[4\] a permanently disabled " "Pin HSMC_RX_n\[4\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 585 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[5\] a permanently disabled " "Pin HSMC_RX_n\[5\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 586 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[6\] a permanently disabled " "Pin HSMC_RX_n\[6\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 587 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[7\] a permanently disabled " "Pin HSMC_RX_n\[7\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 588 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[8\] a permanently disabled " "Pin HSMC_RX_n\[8\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[8] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[8\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 589 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[9\] a permanently disabled " "Pin HSMC_RX_n\[9\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[9] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[9\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 590 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[10\] a permanently disabled " "Pin HSMC_RX_n\[10\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[10] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[10\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 591 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[11\] a permanently disabled " "Pin HSMC_RX_n\[11\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[11] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[11\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 592 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[12\] a permanently disabled " "Pin HSMC_RX_n\[12\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[12] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[12\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 593 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[13\] a permanently disabled " "Pin HSMC_RX_n\[13\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[13] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[13\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 594 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[14\] a permanently disabled " "Pin HSMC_RX_n\[14\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[14] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[14\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 595 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[15\] a permanently disabled " "Pin HSMC_RX_n\[15\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[15] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[15\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 596 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[16\] a permanently disabled " "Pin HSMC_RX_n\[16\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[16] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[16\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 597 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[0\] a permanently disabled " "Pin HSMC_RX_p\[0\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 598 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[1\] a permanently disabled " "Pin HSMC_RX_p\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 599 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[2\] a permanently disabled " "Pin HSMC_RX_p\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 600 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[3\] a permanently disabled " "Pin HSMC_RX_p\[3\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 601 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[4\] a permanently disabled " "Pin HSMC_RX_p\[4\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 602 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[5\] a permanently disabled " "Pin HSMC_RX_p\[5\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 603 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[6\] a permanently disabled " "Pin HSMC_RX_p\[6\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 604 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[7\] a permanently disabled " "Pin HSMC_RX_p\[7\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 605 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[8\] a permanently disabled " "Pin HSMC_RX_p\[8\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[8] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[8\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 606 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[9\] a permanently disabled " "Pin HSMC_RX_p\[9\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[9] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[9\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 607 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[10\] a permanently disabled " "Pin HSMC_RX_p\[10\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[10] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[10\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 608 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[11\] a permanently disabled " "Pin HSMC_RX_p\[11\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[11] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[11\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 609 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[12\] a permanently disabled " "Pin HSMC_RX_p\[12\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[12] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[12\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 610 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[13\] a permanently disabled " "Pin HSMC_RX_p\[13\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[13] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[13\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 611 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[14\] a permanently disabled " "Pin HSMC_RX_p\[14\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[14] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[14\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 612 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[15\] a permanently disabled " "Pin HSMC_RX_p\[15\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[15] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[15\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 613 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[16\] a permanently disabled " "Pin HSMC_RX_p\[16\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[16] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[16\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 614 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_SDA a permanently disabled " "Pin HSMC_SDA has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_SDA } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 716 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[0\] a permanently disabled " "Pin HSMC_TX_n\[0\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 615 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[1\] a permanently disabled " "Pin HSMC_TX_n\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 616 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[2\] a permanently disabled " "Pin HSMC_TX_n\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 617 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[3\] a permanently disabled " "Pin HSMC_TX_n\[3\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 618 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[4\] a permanently disabled " "Pin HSMC_TX_n\[4\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 619 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[5\] a permanently disabled " "Pin HSMC_TX_n\[5\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 620 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[6\] a permanently disabled " "Pin HSMC_TX_n\[6\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 621 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[7\] a permanently disabled " "Pin HSMC_TX_n\[7\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 622 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[8\] a permanently disabled " "Pin HSMC_TX_n\[8\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[8] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[8\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 623 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[9\] a permanently disabled " "Pin HSMC_TX_n\[9\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[9] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[9\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 624 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[10\] a permanently disabled " "Pin HSMC_TX_n\[10\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[10] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[10\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 625 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[11\] a permanently disabled " "Pin HSMC_TX_n\[11\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[11] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[11\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 626 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[12\] a permanently disabled " "Pin HSMC_TX_n\[12\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[12] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[12\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 627 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[13\] a permanently disabled " "Pin HSMC_TX_n\[13\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[13] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[13\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 628 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[14\] a permanently disabled " "Pin HSMC_TX_n\[14\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[14] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[14\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 629 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[15\] a permanently disabled " "Pin HSMC_TX_n\[15\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[15] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[15\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 630 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[16\] a permanently disabled " "Pin HSMC_TX_n\[16\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[16] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[16\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 631 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[0\] a permanently disabled " "Pin HSMC_TX_p\[0\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 632 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[1\] a permanently disabled " "Pin HSMC_TX_p\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 633 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[2\] a permanently disabled " "Pin HSMC_TX_p\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 634 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[3\] a permanently disabled " "Pin HSMC_TX_p\[3\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 635 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[4\] a permanently disabled " "Pin HSMC_TX_p\[4\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 636 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[5\] a permanently disabled " "Pin HSMC_TX_p\[5\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 637 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[6\] a permanently disabled " "Pin HSMC_TX_p\[6\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 638 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[7\] a permanently disabled " "Pin HSMC_TX_p\[7\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 639 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[8\] a permanently disabled " "Pin HSMC_TX_p\[8\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[8] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[8\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 640 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[9\] a permanently disabled " "Pin HSMC_TX_p\[9\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[9] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[9\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 641 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[10\] a permanently disabled " "Pin HSMC_TX_p\[10\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[10] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[10\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 642 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[11\] a permanently disabled " "Pin HSMC_TX_p\[11\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[11] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[11\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 643 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[12\] a permanently disabled " "Pin HSMC_TX_p\[12\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[12] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[12\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 644 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[13\] a permanently disabled " "Pin HSMC_TX_p\[13\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[13] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[13\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 645 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[14\] a permanently disabled " "Pin HSMC_TX_p\[14\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[14] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[14\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 646 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[15\] a permanently disabled " "Pin HSMC_TX_p\[15\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[15] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[15\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 647 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[16\] a permanently disabled " "Pin HSMC_TX_p\[16\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[16] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[16\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 648 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SI5338_SCL a permanently disabled " "Pin SI5338_SCL has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SI5338_SCL } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SI5338_SCL" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 725 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SI5338_SDA a permanently disabled " "Pin SI5338_SDA has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SI5338_SDA } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SI5338_SDA" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 375 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 726 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[0\] a permanently disabled " "Pin USB_B2_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 661 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[1\] a permanently disabled " "Pin USB_B2_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 662 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[2\] a permanently disabled " "Pin USB_B2_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 663 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[3\] a permanently disabled " "Pin USB_B2_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 664 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[4\] a permanently disabled " "Pin USB_B2_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 665 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[5\] a permanently disabled " "Pin USB_B2_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 666 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[6\] a permanently disabled " "Pin USB_B2_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 667 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[7\] a permanently disabled " "Pin USB_B2_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 668 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_SCL a permanently disabled " "Pin USB_SCL has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_SCL } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 394 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 737 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_SDA a permanently disabled " "Pin USB_SDA has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_SDA } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 395 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 738 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462614603403 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1462614603403 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "8 " "Following 8 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_B2_DATA\[0\] VCC " "Pin USB_B2_DATA\[0\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 661 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_B2_DATA\[1\] VCC " "Pin USB_B2_DATA\[1\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 662 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_B2_DATA\[2\] VCC " "Pin USB_B2_DATA\[2\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 663 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_B2_DATA\[3\] VCC " "Pin USB_B2_DATA\[3\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 664 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_B2_DATA\[4\] VCC " "Pin USB_B2_DATA\[4\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 665 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_B2_DATA\[5\] VCC " "Pin USB_B2_DATA\[5\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 666 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_B2_DATA\[6\] VCC " "Pin USB_B2_DATA\[6\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 667 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_B2_DATA\[7\] VCC " "Pin USB_B2_DATA\[7\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 668 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1462614603408 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_p\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_p\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQS_p[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 253 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 568 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_p\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_p\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQS_p[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 253 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 567 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_p\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_p\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQS_p[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 253 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 566 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_p\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_p\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQS_p[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 253 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 565 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQS_n[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 564 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQS_n[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 563 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQS_n[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 562 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQS_n[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 561 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[31] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[31\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 560 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[30] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[30\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 559 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[29] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[29\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 558 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[28] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[28\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 557 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[27] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[27\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 556 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[26] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[26\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 555 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[25] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[25\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 554 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[24] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[24\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 553 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[23] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 552 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[22] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 551 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[9] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 538 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[8] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 537 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 536 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 535 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 534 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 533 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 532 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 531 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 530 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 529 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[10] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 539 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[11] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 540 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[12] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 541 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[13] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 542 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[14] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 543 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[15] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 544 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[16] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 545 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[17] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 546 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[18] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 547 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[19] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 548 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[20] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 549 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_memphy:umemphy\|fpga_ddr3_p0_new_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[21] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/Embedded-Systems/Working_DDR3/" { { 0 { 0 ""} 0 550 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1462614603408 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1462614603408 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.fit.smsg " "Generated suppressed messages file /home/diana/Embedded-Systems/Working_DDR3/SoCKit_DDR3_RTL_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1462614604249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 181 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 181 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3293 " "Peak virtual memory: 3293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462614608279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  7 05:50:08 2016 " "Processing ended: Sat May  7 05:50:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462614608279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:51 " "Elapsed time: 00:03:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462614608279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:19 " "Total CPU time (on all processors): 00:06:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462614608279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1462614608279 ""}
