<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.1 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>X:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml invaders_top_preroute.twx invaders_top_map.ncd -o
invaders_top_preroute.twr invaders_top.pcf -ucf SpaceInvaders.ucf

</twCmdLine><twDesign>invaders_top_map.ncd</twDesign><twDesignPath>invaders_top_map.ncd</twDesignPath><twPCF>invaders_top.pcf</twPCF><twPcfPath>invaders_top.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="vq100"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2011-02-03</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3175 - I_CLK_REF does not clock data from I_RESET</twWarn><twWarn anchorID="3">WARNING:Timing:3225 - Timing constraint COMP &quot;I_RESET&quot; OFFSET = IN 10 ns VALID 20 ns BEFORE COMP &quot;I_CLK_REF&quot; &quot;RISING&quot;; ignored during timing analysis</twWarn><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3284 - This timing report was generated using estimated delay information.  For accurate numbers, please refer to the post Place and Route timing report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="7">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="8">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_I_CLK_REF = PERIOD &quot;I_CLK_REF&quot; 20 ns HIGH 50% INPUT_JITTER 20 ps;" ScopeName="">TS_I_CLK_REF = PERIOD TIMEGRP &quot;I_CLK_REF&quot; 20 ns HIGH 50% INPUT_JITTER 0.02 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="10"><twPinLimitBanner>Component Switching Limit Checks: TS_I_CLK_REF = PERIOD TIMEGRP &quot;I_CLK_REF&quot; 20 ns HIGH 50% INPUT_JITTER 0.02 ns;</twPinLimitBanner><twPinLimit anchorID="11" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="u_clocks/dcma.dcm_inst/CLKIN" logResource="u_clocks/dcma.dcm_inst/CLKIN" locationPin="DCM.CLKIN" clockNet="u_clocks/clk_ref_ibuf"/><twPinLimit anchorID="12" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="u_clocks/dcma.dcm_inst/CLKIN" logResource="u_clocks/dcma.dcm_inst/CLKIN" locationPin="DCM.CLKIN" clockNet="u_clocks/clk_ref_ibuf"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tdcmpc" slack="15.834" period="20.000" constraintValue="20.000" deviceLimit="4.166" freqLimit="240.038" physResource="u_clocks/dcma.dcm_inst/CLKIN" logResource="u_clocks/dcma.dcm_inst/CLKIN" locationPin="DCM.CLKIN" clockNet="u_clocks/clk_ref_ibuf"/></twPinLimitRpt></twConst><twConst anchorID="14" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_I_CLK_REF = PERIOD &quot;I_CLK_REF&quot; 20 ns HIGH 50% INPUT_JITTER 20 ps;" ScopeName="">TS_u_clocks_clk_dcm_op_dv = PERIOD TIMEGRP &quot;u_clocks_clk_dcm_op_dv&quot;         TS_I_CLK_REF * 5 HIGH 50% INPUT_JITTER 0.02 ns;</twConstName><twItemCnt>1141562</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2853</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.792</twMinPer></twConstHead><twPathRptBanner iPaths="26231" iCriticalPaths="0" sType="EndPoint">Paths for end point core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F (SLICEM.BY), 26231 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.208</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/IR_4_1</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F</twDest><twTotPathDel>12.782</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/IR_4_1</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_4_1</twComp><twBEL>core/u_mw8080/u_8080/u0/IR_4_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_4_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/LDZ112</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101121</twBEL></twPathDel><twPathDel><twSite>SLICEL.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N182</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEM.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;2&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;2&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;4&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;4&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;6&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;6&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;8&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;8&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;10&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;10&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;14&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICEM.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;15&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F</twBEL></twPathDel><twLogDel>10.882</twLogDel><twRouteDel>1.900</twRouteDel><twTotDel>12.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.208</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/IR_5_1</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F</twDest><twTotPathDel>12.782</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/IR_5_1</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_5_1</twComp><twBEL>core/u_mw8080/u_8080/u0/IR_5_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_5_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/LDZ112</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101121</twBEL></twPathDel><twPathDel><twSite>SLICEL.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N182</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEM.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;2&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;2&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;4&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;4&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;6&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;6&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;8&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;8&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;10&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;10&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;14&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICEM.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;15&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F</twBEL></twPathDel><twLogDel>10.882</twLogDel><twRouteDel>1.900</twRouteDel><twTotDel>12.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.208</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/IR_2_1</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F</twDest><twTotPathDel>12.782</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/IR_2_1</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_2_1</twComp><twBEL>core/u_mw8080/u_8080/u0/IR_2_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_2_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N311</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N311</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>N311</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEM.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;2&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;2&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;4&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;4&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;6&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;6&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;8&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;8&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;10&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;10&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;14&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICEM.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;15&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_F</twBEL></twPathDel><twLogDel>10.882</twLogDel><twRouteDel>1.900</twRouteDel><twTotDel>12.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26231" iCriticalPaths="0" sType="EndPoint">Paths for end point core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F (SLICEM.BY), 26231 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.208</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/IR_4_1</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twDest><twTotPathDel>12.782</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/IR_4_1</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_4_1</twComp><twBEL>core/u_mw8080/u_8080/u0/IR_4_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_4_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/LDZ112</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101121</twBEL></twPathDel><twPathDel><twSite>SLICEL.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N182</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEM.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;2&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;2&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;4&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;4&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;6&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;6&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;8&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;8&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;10&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;10&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;14&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICEM.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusC&lt;15&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twBEL></twPathDel><twLogDel>10.882</twLogDel><twRouteDel>1.900</twRouteDel><twTotDel>12.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.208</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/IR_5_1</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twDest><twTotPathDel>12.782</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/IR_5_1</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_5_1</twComp><twBEL>core/u_mw8080/u_8080/u0/IR_5_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_5_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/LDZ112</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101121</twBEL></twPathDel><twPathDel><twSite>SLICEL.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N182</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEM.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;2&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;2&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;4&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;4&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;6&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;6&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;8&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;8&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;10&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;10&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;14&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICEM.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusC&lt;15&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twBEL></twPathDel><twLogDel>10.882</twLogDel><twRouteDel>1.900</twRouteDel><twTotDel>12.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.208</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/IR_2_1</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twDest><twTotPathDel>12.782</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/IR_2_1</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_2_1</twComp><twBEL>core/u_mw8080/u_8080/u0/IR_2_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_2_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N311</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N311</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>N311</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEM.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;2&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;2&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;4&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;4&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;6&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;6&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;8&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;8&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;10&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;10&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;14&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICEM.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusC&lt;15&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH_ren8.SLICEM_F</twBEL></twPathDel><twLogDel>10.882</twLogDel><twRouteDel>1.900</twRouteDel><twTotDel>12.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26231" iCriticalPaths="0" sType="EndPoint">Paths for end point core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G (SLICEM.BY), 26231 paths
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.227</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/IR_4_1</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G</twDest><twTotPathDel>12.763</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/IR_4_1</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_4_1</twComp><twBEL>core/u_mw8080/u_8080/u0/IR_4_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_4_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/LDZ112</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101121</twBEL></twPathDel><twPathDel><twSite>SLICEL.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N182</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEM.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;2&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;2&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;4&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;4&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;6&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;6&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;8&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;8&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;10&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;10&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;14&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICEM.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;15&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G</twBEL></twPathDel><twLogDel>10.863</twLogDel><twRouteDel>1.900</twRouteDel><twTotDel>12.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.227</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/IR_5_1</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G</twDest><twTotPathDel>12.763</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/IR_5_1</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_5_1</twComp><twBEL>core/u_mw8080/u_8080/u0/IR_5_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_5_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_Addr_To_or000019</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/LDZ112</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N121</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101121</twBEL></twPathDel><twPathDel><twSite>SLICEL.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N182</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEM.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;2&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;2&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;4&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;4&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;6&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;6&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;8&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;8&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;10&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;10&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;14&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICEM.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;15&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G</twBEL></twPathDel><twLogDel>10.863</twLogDel><twRouteDel>1.900</twRouteDel><twTotDel>12.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.227</twSlack><twSrc BELType="FF">core/u_mw8080/u_8080/u0/IR_2_1</twSrc><twDest BELType="RAM">core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G</twDest><twTotPathDel>12.763</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='FF'>core/u_mw8080/u_8080/u0/IR_2_1</twSrc><twDest BELType='RAM'>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_2_1</twComp><twBEL>core/u_mw8080/u_8080/u0/IR_2_1</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/IR_2_1</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N311</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N311</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>N311</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101161</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/Set_BusB_To_2_mux00101120</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/N61</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/mcode/IncDec_16_0_mux0002297</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp><twBEL>core/u_mw8080/u_8080/u0/IncDecZ_not000111</twBEL></twPathDel><twPathDel><twSite>SLICEL.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/N71</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA_and00021</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA_and0002</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEM.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegAddrA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsL1.SLICEM_G</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;0&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_lut&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;0&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;2&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;2&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;4&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;4&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;6&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;6&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;8&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;8&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;10&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;10&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;12&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;12&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;14&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_cy&lt;14&gt;</twBEL><twBEL>core/u_mw8080/u_8080/u0/Maddsub_ID16_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/ID16&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICEM.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegDIH&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>core/u_mw8080/u_8080/u0/RegBusA_r&lt;15&gt;</twComp><twBEL>core/u_mw8080/u_8080/u0/Regs/Mram_RegsH8.SLICEM_G</twBEL></twPathDel><twLogDel>10.863</twLogDel><twRouteDel>1.900</twRouteDel><twTotDel>12.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_clocks_clk_dcm_op_dv = PERIOD TIMEGRP &quot;u_clocks_clk_dcm_op_dv&quot;
        TS_I_CLK_REF * 5 HIGH 50% INPUT_JITTER 0.02 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dblscan/u_ram_a.A (RAMB16.ADDRA10), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">u_dblscan/hpos_i_7</twSrc><twDest BELType="RAM">u_dblscan/u_ram_a.A</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>u_dblscan/hpos_i_7</twSrc><twDest BELType='RAM'>u_dblscan/u_ram_a.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">Clk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>u_dblscan/hpos_i&lt;6&gt;</twComp><twBEL>u_dblscan/hpos_i_7</twBEL></twPathDel><twPathDel><twSite>RAMB16.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_i&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16.CLKA</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>u_dblscan/u_ram_a</twComp><twBEL>u_dblscan/u_ram_a.A</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dblscan/u_ram_a.A (RAMB16.ADDRA12), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">u_dblscan/hpos_i_9</twSrc><twDest BELType="RAM">u_dblscan/u_ram_a.A</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>u_dblscan/hpos_i_9</twSrc><twDest BELType='RAM'>u_dblscan/u_ram_a.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">Clk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>u_dblscan/hpos_i&lt;8&gt;</twComp><twBEL>u_dblscan/hpos_i_9</twBEL></twPathDel><twPathDel><twSite>RAMB16.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_i&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16.CLKA</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>u_dblscan/u_ram_a</twComp><twBEL>u_dblscan/u_ram_a.A</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dblscan/u_ram_a.A (RAMB16.ADDRA4), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">u_dblscan/hpos_i_1</twSrc><twDest BELType="RAM">u_dblscan/u_ram_a.A</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="13"><twSrc BELType='FF'>u_dblscan/hpos_i_1</twSrc><twDest BELType='RAM'>u_dblscan/u_ram_a.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">Clk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>u_dblscan/hpos_i&lt;0&gt;</twComp><twBEL>u_dblscan/hpos_i_1</twBEL></twPathDel><twPathDel><twSite>RAMB16.ADDRA4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_i&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16.CLKA</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>u_dblscan/u_ram_a</twComp><twBEL>u_dblscan/u_ram_a.A</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">Clk</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clocks_clk_dcm_op_dv = PERIOD TIMEGRP &quot;u_clocks_clk_dcm_op_dv&quot;
        TS_I_CLK_REF * 5 HIGH 50% INPUT_JITTER 0.02 ns;</twPinLimitBanner><twPinLimit anchorID="40" type="MINLOWPULSE" name="Trpw" slack="96.808" period="100.000" constraintValue="50.000" deviceLimit="1.596" physResource="HCnt&lt;0&gt;/SR" logResource="HCnt_0/SR" locationPin="SLICEL.SR" clockNet="core/Rst_n_s_i"/><twPinLimit anchorID="41" type="MINHIGHPULSE" name="Trpw" slack="96.808" period="100.000" constraintValue="50.000" deviceLimit="1.596" physResource="HCnt&lt;0&gt;/SR" logResource="HCnt_0/SR" locationPin="SLICEL.SR" clockNet="core/Rst_n_s_i"/><twPinLimit anchorID="42" type="MINLOWPULSE" name="Trpw" slack="96.808" period="100.000" constraintValue="50.000" deviceLimit="1.596" physResource="HCnt&lt;0&gt;/SR" logResource="HCnt_1/SR" locationPin="SLICEL.SR" clockNet="core/Rst_n_s_i"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_I_CLK_REF = PERIOD &quot;I_CLK_REF&quot; 20 ns HIGH 50% INPUT_JITTER 20 ps;" ScopeName="">TS_u_clocks_clk_dcm_op_fx = PERIOD TIMEGRP &quot;u_clocks_clk_dcm_op_fx&quot;         TS_I_CLK_REF / 0.4 HIGH 50% INPUT_JITTER 0.02 ns;</twConstName><twItemCnt>278</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>89</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.023</twMinPer></twConstHead><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dblscan/hpos_o_0 (SLICEL.SR), 13 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.977</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_4</twSrc><twDest BELType="FF">u_dblscan/hpos_o_0</twDest><twTotPathDel>4.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>u_dblscan/hpos_o_4</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>u_dblscan/hpos_o&lt;4&gt;</twComp><twBEL>u_dblscan/hpos_o_4</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp><twBEL>u_dblscan/hpos_o_or000019</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICEL.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;0&gt;</twComp><twBEL>u_dblscan/hpos_o_0</twBEL></twPathDel><twLogDel>3.613</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>4.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>90.0</twPctLog><twPctRoute>10.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.977</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_2</twSrc><twDest BELType="FF">u_dblscan/hpos_o_0</twDest><twTotPathDel>4.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>u_dblscan/hpos_o_2</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp><twBEL>u_dblscan/hpos_o_2</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp><twBEL>u_dblscan/hpos_o_or000019</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICEL.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;0&gt;</twComp><twBEL>u_dblscan/hpos_o_0</twBEL></twPathDel><twLogDel>3.613</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>4.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>90.0</twPctLog><twPctRoute>10.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.977</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_6</twSrc><twDest BELType="FF">u_dblscan/hpos_o_0</twDest><twTotPathDel>4.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>u_dblscan/hpos_o_6</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>u_dblscan/hpos_o&lt;6&gt;</twComp><twBEL>u_dblscan/hpos_o_6</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or00008</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or00008/O</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICEL.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;0&gt;</twComp><twBEL>u_dblscan/hpos_o_0</twBEL></twPathDel><twLogDel>3.613</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>4.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>90.0</twPctLog><twPctRoute>10.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dblscan/hpos_o_1 (SLICEL.SR), 13 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.977</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_4</twSrc><twDest BELType="FF">u_dblscan/hpos_o_1</twDest><twTotPathDel>4.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>u_dblscan/hpos_o_4</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>u_dblscan/hpos_o&lt;4&gt;</twComp><twBEL>u_dblscan/hpos_o_4</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp><twBEL>u_dblscan/hpos_o_or000019</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICEL.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;0&gt;</twComp><twBEL>u_dblscan/hpos_o_1</twBEL></twPathDel><twLogDel>3.613</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>4.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>90.0</twPctLog><twPctRoute>10.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.977</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_2</twSrc><twDest BELType="FF">u_dblscan/hpos_o_1</twDest><twTotPathDel>4.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>u_dblscan/hpos_o_2</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp><twBEL>u_dblscan/hpos_o_2</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp><twBEL>u_dblscan/hpos_o_or000019</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICEL.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;0&gt;</twComp><twBEL>u_dblscan/hpos_o_1</twBEL></twPathDel><twLogDel>3.613</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>4.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>90.0</twPctLog><twPctRoute>10.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.977</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_6</twSrc><twDest BELType="FF">u_dblscan/hpos_o_1</twDest><twTotPathDel>4.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>u_dblscan/hpos_o_6</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>u_dblscan/hpos_o&lt;6&gt;</twComp><twBEL>u_dblscan/hpos_o_6</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or00008</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or00008/O</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICEL.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;0&gt;</twComp><twBEL>u_dblscan/hpos_o_1</twBEL></twPathDel><twLogDel>3.613</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>4.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>90.0</twPctLog><twPctRoute>10.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dblscan/hpos_o_2 (SLICEL.SR), 13 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.977</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_4</twSrc><twDest BELType="FF">u_dblscan/hpos_o_2</twDest><twTotPathDel>4.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>u_dblscan/hpos_o_4</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>u_dblscan/hpos_o&lt;4&gt;</twComp><twBEL>u_dblscan/hpos_o_4</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp><twBEL>u_dblscan/hpos_o_or000019</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICEL.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp><twBEL>u_dblscan/hpos_o_2</twBEL></twPathDel><twLogDel>3.613</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>4.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>90.0</twPctLog><twPctRoute>10.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.977</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_2</twSrc><twDest BELType="FF">u_dblscan/hpos_o_2</twDest><twTotPathDel>4.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>u_dblscan/hpos_o_2</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp><twBEL>u_dblscan/hpos_o_2</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp><twBEL>u_dblscan/hpos_o_or000019</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or000019</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICEL.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp><twBEL>u_dblscan/hpos_o_2</twBEL></twPathDel><twLogDel>3.613</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>4.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>90.0</twPctLog><twPctRoute>10.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.977</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_6</twSrc><twDest BELType="FF">u_dblscan/hpos_o_2</twDest><twTotPathDel>4.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>u_dblscan/hpos_o_6</twSrc><twDest BELType='FF'>u_dblscan/hpos_o_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>u_dblscan/hpos_o&lt;6&gt;</twComp><twBEL>u_dblscan/hpos_o_6</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or00008</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or00008/O</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N552</twComp><twBEL>u_dblscan/hpos_o_or000041_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>N552</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp><twBEL>u_dblscan/hpos_o_or000041</twBEL></twPathDel><twPathDel><twSite>SLICEL.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o_or0000</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>u_dblscan/hpos_o&lt;2&gt;</twComp><twBEL>u_dblscan/hpos_o_2</twBEL></twPathDel><twLogDel>3.613</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>4.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>90.0</twPctLog><twPctRoute>10.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_clocks_clk_dcm_op_fx = PERIOD TIMEGRP &quot;u_clocks_clk_dcm_op_fx&quot;
        TS_I_CLK_REF / 0.4 HIGH 50% INPUT_JITTER 0.02 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dblscan/u_ram_a.B (RAMB16.ADDRB10), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_7</twSrc><twDest BELType="RAM">u_dblscan/u_ram_a.B</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>u_dblscan/hpos_o_7</twSrc><twDest BELType='RAM'>u_dblscan/u_ram_a.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>u_dblscan/hpos_o&lt;6&gt;</twComp><twBEL>u_dblscan/hpos_o_7</twBEL></twPathDel><twPathDel><twSite>RAMB16.ADDRB10</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16.CLKB</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>u_dblscan/u_ram_a</twComp><twBEL>u_dblscan/u_ram_a.B</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dblscan/u_ram_a.B (RAMB16.ADDRB12), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_9</twSrc><twDest BELType="RAM">u_dblscan/u_ram_a.B</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>u_dblscan/hpos_o_9</twSrc><twDest BELType='RAM'>u_dblscan/u_ram_a.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>u_dblscan/hpos_o&lt;8&gt;</twComp><twBEL>u_dblscan/hpos_o_9</twBEL></twPathDel><twPathDel><twSite>RAMB16.ADDRB12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16.CLKB</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>u_dblscan/u_ram_a</twComp><twBEL>u_dblscan/u_ram_a.B</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_dblscan/u_ram_a.B (RAMB16.ADDRB4), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">u_dblscan/hpos_o_1</twSrc><twDest BELType="RAM">u_dblscan/u_ram_a.B</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="13"><twSrc BELType='FF'>u_dblscan/hpos_o_1</twSrc><twDest BELType='RAM'>u_dblscan/u_ram_a.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>u_dblscan/hpos_o&lt;0&gt;</twComp><twBEL>u_dblscan/hpos_o_1</twBEL></twPathDel><twPathDel><twSite>RAMB16.ADDRB4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/hpos_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16.CLKB</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>u_dblscan/u_ram_a</twComp><twBEL>u_dblscan/u_ram_a.B</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">Clk_x2</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="68"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clocks_clk_dcm_op_fx = PERIOD TIMEGRP &quot;u_clocks_clk_dcm_op_fx&quot;
        TS_I_CLK_REF / 0.4 HIGH 50% INPUT_JITTER 0.02 ns;</twPinLimitBanner><twPinLimit anchorID="69" type="MINLOWPULSE" name="Tbpwl" slack="46.824" period="50.000" constraintValue="25.000" deviceLimit="1.588" physResource="u_dblscan/u_ram_a/CLKB" logResource="u_dblscan/u_ram_a.B/CLKB" locationPin="RAMB16.CLKB" clockNet="Clk_x2"/><twPinLimit anchorID="70" type="MINHIGHPULSE" name="Tbpwh" slack="46.824" period="50.000" constraintValue="25.000" deviceLimit="1.588" physResource="u_dblscan/u_ram_a/CLKB" logResource="u_dblscan/u_ram_a.B/CLKB" locationPin="RAMB16.CLKB" clockNet="Clk_x2"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tbp" slack="46.824" period="50.000" constraintValue="50.000" deviceLimit="3.176" freqLimit="314.861" physResource="u_dblscan/u_ram_a/CLKB" logResource="u_dblscan/u_ram_a.B/CLKB" locationPin="RAMB16.CLKB" clockNet="Clk_x2"/></twPinLimitRpt></twConst><twConst anchorID="72" twConstType="OFFSETINDELAY" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;I_PS2_CLK&quot; OFFSET = IN 5 ns VALID 20 ns BEFORE &quot;I_CLK_REF&quot; RISING;" ScopeName="">COMP &quot;I_PS2_CLK&quot; OFFSET = IN 5 ns VALID 20 ns BEFORE COMP &quot;I_CLK_REF&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.532</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point kbd/PS2_Clk_r_0 (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstOffIn anchorID="74" twDataPathType="twDataPathMaxDelay"><twSlack>2.468</twSlack><twSrc BELType="PAD">I_PS2_CLK</twSrc><twDest BELType="FF">kbd/PS2_Clk_r_0</twDest><twClkDel>-0.761</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>kbd/PS2_Clk_r&lt;1&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>I_PS2_CLK</twOffSrc><twOffDest>I_CLK_REF</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>I_PS2_CLK</twSrc><twDest BELType='FF'>kbd/PS2_Clk_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>I_PS2_CLK</twComp><twBEL>I_PS2_CLK</twBEL><twBEL>I_PS2_CLK_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>I_PS2_CLK_IBUF</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>kbd/PS2_Clk_r&lt;1&gt;</twComp><twBEL>kbd/PS2_Clk_r_0</twBEL></twPathDel><twLogDel>1.661</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>kbd/PS2_Clk_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM.CLKDV</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.267</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_dcm_op_dv</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>u_clocks/BUFG1</twComp><twBEL>u_clocks/BUFG1.GCLKMUX</twBEL><twBEL>u_clocks/BUFG1</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>440</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Clk</twComp></twPathDel><twLogDel>-1.061</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>-0.761</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;I_PS2_CLK&quot; OFFSET = IN 5 ns VALID 20 ns BEFORE COMP &quot;I_CLK_REF&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point kbd/PS2_Clk_r_0 (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstOffIn anchorID="76" twDataPathType="twDataPathMinDelay"><twSlack>16.133</twSlack><twSrc BELType="PAD">I_PS2_CLK</twSrc><twDest BELType="FF">kbd/PS2_Clk_r_0</twDest><twClkDel>0.132</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>kbd/PS2_Clk_r&lt;1&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>I_PS2_CLK</twOffSrc><twOffDest>I_CLK_REF</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>I_PS2_CLK</twSrc><twDest BELType='FF'>kbd/PS2_Clk_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>I_PS2_CLK</twComp><twBEL>I_PS2_CLK</twBEL><twBEL>I_PS2_CLK_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>I_PS2_CLK_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>kbd/PS2_Clk_r&lt;1&gt;</twComp><twBEL>kbd/PS2_Clk_r_0</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>kbd/PS2_Clk_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM.CLKDV</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.925</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_dcm_op_dv</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>u_clocks/BUFG1</twComp><twBEL>u_clocks/BUFG1.GCLKMUX</twBEL><twBEL>u_clocks/BUFG1</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>440</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Clk</twComp></twPathDel><twLogDel>-0.168</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.132</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="77" twConstType="OFFSETINDELAY" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;I_PS2_DATA&quot; OFFSET = IN 5 ns VALID 20 ns BEFORE &quot;I_CLK_REF&quot; RISING;" ScopeName="">COMP &quot;I_PS2_DATA&quot; OFFSET = IN 5 ns VALID 20 ns BEFORE COMP &quot;I_CLK_REF&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.532</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point kbd/PS2_Data_r_0 (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstOffIn anchorID="79" twDataPathType="twDataPathMaxDelay"><twSlack>2.468</twSlack><twSrc BELType="PAD">I_PS2_DATA</twSrc><twDest BELType="FF">kbd/PS2_Data_r_0</twDest><twClkDel>-0.761</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>kbd/PS2_Data_r&lt;1&gt;</twClkDest><twOff>5.000</twOff><twOffSrc>I_PS2_DATA</twOffSrc><twOffDest>I_CLK_REF</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>I_PS2_DATA</twSrc><twDest BELType='FF'>kbd/PS2_Data_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.300</twDelInfo><twComp>I_PS2_DATA</twComp><twBEL>I_PS2_DATA</twBEL><twBEL>I_PS2_DATA_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>I_PS2_DATA_IBUF</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>kbd/PS2_Data_r&lt;1&gt;</twComp><twBEL>kbd/PS2_Data_r_0</twBEL></twPathDel><twLogDel>1.661</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>kbd/PS2_Data_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM.CLKDV</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.267</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_dcm_op_dv</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>u_clocks/BUFG1</twComp><twBEL>u_clocks/BUFG1.GCLKMUX</twBEL><twBEL>u_clocks/BUFG1</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>440</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Clk</twComp></twPathDel><twLogDel>-1.061</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>-0.761</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;I_PS2_DATA&quot; OFFSET = IN 5 ns VALID 20 ns BEFORE COMP &quot;I_CLK_REF&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point kbd/PS2_Data_r_0 (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstOffIn anchorID="81" twDataPathType="twDataPathMinDelay"><twSlack>16.133</twSlack><twSrc BELType="PAD">I_PS2_DATA</twSrc><twDest BELType="FF">kbd/PS2_Data_r_0</twDest><twClkDel>0.132</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>kbd/PS2_Data_r&lt;1&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>I_PS2_DATA</twOffSrc><twOffDest>I_CLK_REF</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>I_PS2_DATA</twSrc><twDest BELType='FF'>kbd/PS2_Data_r_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>I_PS2_DATA</twComp><twBEL>I_PS2_DATA</twBEL><twBEL>I_PS2_DATA_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>I_PS2_DATA_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>kbd/PS2_Data_r&lt;1&gt;</twComp><twBEL>kbd/PS2_Data_r_0</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>kbd/PS2_Data_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM.CLKDV</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.925</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_dcm_op_dv</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>u_clocks/BUFG1</twComp><twBEL>u_clocks/BUFG1.GCLKMUX</twBEL><twBEL>u_clocks/BUFG1</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>440</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Clk</twComp></twPathDel><twLogDel>-0.168</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.132</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="82" twConstType="OFFSETINDELAY" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;I_RESET&quot; OFFSET = IN 10 ns VALID 20 ns BEFORE &quot;I_CLK_REF&quot; RISING;" ScopeName="">COMP &quot;I_RESET&quot; OFFSET = IN 10 ns VALID 20 ns BEFORE COMP &quot;I_CLK_REF&quot; &quot;RISING&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="83" twConstType="OFFSETOUTDELAY" ><twConstHead uID="7"><twConstName UCFConstName="TIMEGRP &quot;Outputs&quot; OFFSET = OUT 20 ns AFTER &quot;I_CLK_REF&quot;;" ScopeName="">TIMEGRP &quot;Outputs&quot; OFFSET = OUT 20 ns AFTER COMP &quot;I_CLK_REF&quot;;</twConstName><twItemCnt>7</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.081</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point O_VIDEO_G (IOB.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstOffOut anchorID="85" twDataPathType="twDataPathMaxDelay"><twSlack>15.919</twSlack><twSrc BELType="FF">u_dblscan/RGB_OUT_1</twSrc><twDest BELType="PAD">O_VIDEO_G</twDest><twClkDel>0.132</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>u_dblscan/RGB_OUT&lt;1&gt;</twClkDest><twDataDel>3.939</twDataDel><twDataSrc>u_dblscan/RGB_OUT&lt;1&gt;</twDataSrc><twDataDest>O_VIDEO_G</twDataDest><twOff>20.000</twOff><twOffSrc>I_CLK_REF</twOffSrc><twOffDest>O_VIDEO_G</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>u_dblscan/RGB_OUT_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.925</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_dcm_op_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>u_clocks/BUFG2</twComp><twBEL>u_clocks/BUFG2.GCLKMUX</twBEL><twBEL>u_clocks/BUFG2</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Clk_x2</twComp></twPathDel><twLogDel>-0.168</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.132</twTotDel></twClkPath><twDataPath maxSiteLen="9"><twSrc BELType='FF'>u_dblscan/RGB_OUT_1</twSrc><twDest BELType='PAD'>O_VIDEO_G</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>u_dblscan/RGB_OUT&lt;1&gt;</twComp><twBEL>u_dblscan/RGB_OUT_1</twBEL></twPathDel><twPathDel><twSite>IOB.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/RGB_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IOB.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>O_VIDEO_G</twComp><twBEL>O_VIDEO_G_OBUF</twBEL><twBEL>O_VIDEO_G</twBEL></twPathDel><twLogDel>3.839</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>3.939</twTotDel><twPctLog>97.5</twPctLog><twPctRoute>2.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point O_HSYNC (IOB.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstOffOut anchorID="87" twDataPathType="twDataPathMaxDelay"><twSlack>15.923</twSlack><twSrc BELType="FF">u_dblscan/HSYNC_OUT</twSrc><twDest BELType="PAD">O_HSYNC</twDest><twClkDel>0.132</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>u_dblscan/HSYNC_OUT</twClkDest><twDataDel>3.935</twDataDel><twDataSrc>u_dblscan/HSYNC_OUT</twDataSrc><twDataDest>O_HSYNC</twDataDest><twOff>20.000</twOff><twOffSrc>I_CLK_REF</twOffSrc><twOffDest>O_HSYNC</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>u_dblscan/HSYNC_OUT</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.925</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_dcm_op_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>u_clocks/BUFG2</twComp><twBEL>u_clocks/BUFG2.GCLKMUX</twBEL><twBEL>u_clocks/BUFG2</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Clk_x2</twComp></twPathDel><twLogDel>-0.168</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.132</twTotDel></twClkPath><twDataPath maxSiteLen="9"><twSrc BELType='FF'>u_dblscan/HSYNC_OUT</twSrc><twDest BELType='PAD'>O_HSYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>u_dblscan/HSYNC_OUT</twComp><twBEL>u_dblscan/HSYNC_OUT</twBEL></twPathDel><twPathDel><twSite>IOB.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/HSYNC_OUT</twComp></twPathDel><twPathDel><twSite>IOB.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>O_HSYNC</twComp><twBEL>O_HSYNC_OBUF</twBEL><twBEL>O_HSYNC</twBEL></twPathDel><twLogDel>3.835</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>3.935</twTotDel><twPctLog>97.5</twPctLog><twPctRoute>2.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point O_VSYNC (IOB.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstOffOut anchorID="89" twDataPathType="twDataPathMaxDelay"><twSlack>15.923</twSlack><twSrc BELType="FF">u_dblscan/VSYNC_OUT</twSrc><twDest BELType="PAD">O_VSYNC</twDest><twClkDel>0.132</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>u_dblscan/VSYNC_OUT</twClkDest><twDataDel>3.935</twDataDel><twDataSrc>u_dblscan/VSYNC_OUT</twDataSrc><twDataDest>O_VSYNC</twDataDest><twOff>20.000</twOff><twOffSrc>I_CLK_REF</twOffSrc><twOffDest>O_VSYNC</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>u_dblscan/VSYNC_OUT</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.925</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_dcm_op_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>u_clocks/BUFG2</twComp><twBEL>u_clocks/BUFG2.GCLKMUX</twBEL><twBEL>u_clocks/BUFG2</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Clk_x2</twComp></twPathDel><twLogDel>-0.168</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.132</twTotDel></twClkPath><twDataPath maxSiteLen="9"><twSrc BELType='FF'>u_dblscan/VSYNC_OUT</twSrc><twDest BELType='PAD'>O_VSYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>u_dblscan/VSYNC_OUT</twComp><twBEL>u_dblscan/VSYNC_OUT</twBEL></twPathDel><twPathDel><twSite>IOB.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/VSYNC_OUT</twComp></twPathDel><twPathDel><twSite>IOB.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>O_VSYNC</twComp><twBEL>O_VSYNC_OBUF</twBEL><twBEL>O_VSYNC</twBEL></twPathDel><twLogDel>3.835</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>3.935</twTotDel><twPctLog>97.5</twPctLog><twPctRoute>2.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;Outputs&quot; OFFSET = OUT 20 ns AFTER COMP &quot;I_CLK_REF&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point O_HSYNC (IOB.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstOffOut anchorID="91" twDataPathType="twDataPathMinDelay"><twSlack>2.533</twSlack><twSrc BELType="FF">u_dblscan/HSYNC_OUT</twSrc><twDest BELType="PAD">O_HSYNC</twDest><twClkDel>-0.761</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>u_dblscan/HSYNC_OUT</twClkDest><twDataDel>3.304</twDataDel><twDataSrc>u_dblscan/HSYNC_OUT</twDataSrc><twDataDest>O_HSYNC</twDataDest><twOff>20.000</twOff><twOffSrc>I_CLK_REF</twOffSrc><twOffDest>O_HSYNC</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>u_dblscan/HSYNC_OUT</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.267</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_dcm_op_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>u_clocks/BUFG2</twComp><twBEL>u_clocks/BUFG2.GCLKMUX</twBEL><twBEL>u_clocks/BUFG2</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Clk_x2</twComp></twPathDel><twLogDel>-1.061</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>-0.761</twTotDel></twClkPath><twDataPath maxSiteLen="9"><twSrc BELType='FF'>u_dblscan/HSYNC_OUT</twSrc><twDest BELType='PAD'>O_HSYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>u_dblscan/HSYNC_OUT</twComp><twBEL>u_dblscan/HSYNC_OUT</twBEL></twPathDel><twPathDel><twSite>IOB.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/HSYNC_OUT</twComp></twPathDel><twPathDel><twSite>IOB.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.734</twDelInfo><twComp>O_HSYNC</twComp><twBEL>O_HSYNC_OBUF</twBEL><twBEL>O_HSYNC</twBEL></twPathDel><twLogDel>3.204</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>3.304</twTotDel><twPctLog>97.0</twPctLog><twPctRoute>3.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point O_VSYNC (IOB.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstOffOut anchorID="93" twDataPathType="twDataPathMinDelay"><twSlack>2.533</twSlack><twSrc BELType="FF">u_dblscan/VSYNC_OUT</twSrc><twDest BELType="PAD">O_VSYNC</twDest><twClkDel>-0.761</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>u_dblscan/VSYNC_OUT</twClkDest><twDataDel>3.304</twDataDel><twDataSrc>u_dblscan/VSYNC_OUT</twDataSrc><twDataDest>O_VSYNC</twDataDest><twOff>20.000</twOff><twOffSrc>I_CLK_REF</twOffSrc><twOffDest>O_VSYNC</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>u_dblscan/VSYNC_OUT</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.267</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_dcm_op_fx</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>u_clocks/BUFG2</twComp><twBEL>u_clocks/BUFG2.GCLKMUX</twBEL><twBEL>u_clocks/BUFG2</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Clk_x2</twComp></twPathDel><twLogDel>-1.061</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>-0.761</twTotDel></twClkPath><twDataPath maxSiteLen="9"><twSrc BELType='FF'>u_dblscan/VSYNC_OUT</twSrc><twDest BELType='PAD'>O_VSYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_x2</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>u_dblscan/VSYNC_OUT</twComp><twBEL>u_dblscan/VSYNC_OUT</twBEL></twPathDel><twPathDel><twSite>IOB.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dblscan/VSYNC_OUT</twComp></twPathDel><twPathDel><twSite>IOB.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.734</twDelInfo><twComp>O_VSYNC</twComp><twBEL>O_VSYNC_OBUF</twBEL><twBEL>O_VSYNC</twBEL></twPathDel><twLogDel>3.204</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>3.304</twTotDel><twPctLog>97.0</twPctLog><twPctRoute>3.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point O_AUDIO_L (IOB.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstOffOut anchorID="95" twDataPathType="twDataPathMinDelay"><twSlack>2.533</twSlack><twSrc BELType="FF">u_dac/DACout_q</twSrc><twDest BELType="PAD">O_AUDIO_L</twDest><twClkDel>-0.761</twClkDel><twClkSrc>I_CLK_REF</twClkSrc><twClkDest>u_dac/DACout_q</twClkDest><twDataDel>3.304</twDataDel><twDataSrc>u_dac/DACout_q</twDataSrc><twDataDest>O_AUDIO_L</twDataDest><twOff>20.000</twOff><twOffSrc>I_CLK_REF</twOffSrc><twOffDest>O_AUDIO_L</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.020" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.010</twClkUncert><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>I_CLK_REF</twSrc><twDest BELType='FF'>u_dac/DACout_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>I_CLK_REF</twComp><twBEL>I_CLK_REF</twBEL><twBEL>u_clocks/IBUFG0</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_ref_ibuf</twComp></twPathDel><twPathDel><twSite>DCM.CLKDV</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.267</twDelInfo><twComp>u_clocks/dcma.dcm_inst</twComp><twBEL>u_clocks/dcma.dcm_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_clocks/clk_dcm_op_dv</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>u_clocks/BUFG1</twComp><twBEL>u_clocks/BUFG1.GCLKMUX</twBEL><twBEL>u_clocks/BUFG1</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>440</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Clk</twComp></twPathDel><twLogDel>-1.061</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>-0.761</twTotDel></twClkPath><twDataPath maxSiteLen="9"><twSrc BELType='FF'>u_dac/DACout_q</twSrc><twDest BELType='PAD'>O_AUDIO_L</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>u_dac/DACout_q</twComp><twBEL>u_dac/DACout_q</twBEL></twPathDel><twPathDel><twSite>IOB.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>u_dac/DACout_q</twComp></twPathDel><twPathDel><twSite>IOB.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.734</twDelInfo><twComp>O_AUDIO_L</twComp><twBEL>O_AUDIO_L_OBUF</twBEL><twBEL>O_AUDIO_L</twBEL></twPathDel><twLogDel>3.204</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>3.304</twTotDel><twPctLog>97.0</twPctLog><twPctRoute>3.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="96"><twConstRollup name="TS_I_CLK_REF" fullName="TS_I_CLK_REF = PERIOD TIMEGRP &quot;I_CLK_REF&quot; 20 ns HIGH 50% INPUT_JITTER 0.02 ns;" type="origin" depth="0" requirement="20.000" prefType="period" actual="6.000" actualRollup="2.558" errors="0" errorRollup="0" items="0" itemsRollup="1141840"/><twConstRollup name="TS_u_clocks_clk_dcm_op_dv" fullName="TS_u_clocks_clk_dcm_op_dv = PERIOD TIMEGRP &quot;u_clocks_clk_dcm_op_dv&quot;         TS_I_CLK_REF * 5 HIGH 50% INPUT_JITTER 0.02 ns;" type="child" depth="1" requirement="100.000" prefType="period" actual="12.792" actualRollup="N/A" errors="0" errorRollup="0" items="1141562" itemsRollup="0"/><twConstRollup name="TS_u_clocks_clk_dcm_op_fx" fullName="TS_u_clocks_clk_dcm_op_fx = PERIOD TIMEGRP &quot;u_clocks_clk_dcm_op_fx&quot;         TS_I_CLK_REF / 0.4 HIGH 50% INPUT_JITTER 0.02 ns;" type="child" depth="1" requirement="50.000" prefType="period" actual="4.023" actualRollup="N/A" errors="0" errorRollup="0" items="278" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twSUH2ClkList anchorID="99" twDestWidth="10" twPhaseWidth="3"><twDest>I_CLK_REF</twDest><twSUH2Clk ><twSrc>I_PS2_CLK</twSrc><twSUHTime twInternalClk ="Clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.133</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>I_PS2_DATA</twSrc><twSUHTime twInternalClk ="Clk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.133</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="100" twDestWidth="9" twPhaseWidth="6"><twSrc>I_CLK_REF</twSrc><twClk2Out  twOutPad = "O_AUDIO_L" twMinTime = "2.533" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.077" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="Clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "O_AUDIO_R" twMinTime = "2.533" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.077" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="Clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "O_HSYNC" twMinTime = "2.533" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.077" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="Clk_x2" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "O_VIDEO_B" twMinTime = "2.533" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.077" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="Clk_x2" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "O_VIDEO_G" twMinTime = "2.536" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.081" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="Clk_x2" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "O_VIDEO_R" twMinTime = "2.533" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.077" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="Clk_x2" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "O_VSYNC" twMinTime = "2.533" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.077" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="Clk_x2" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="101" twDestWidth="9"><twDest>I_CLK_REF</twDest><twClk2SU><twSrc>I_CLK_REF</twSrc><twRiseRise>12.792</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="102" twDestWidth="9" twWorstWindow="1.399" twWorstSetup="2.532" twWorstHold="-1.133" twWorstSetupSlack="2.468" twWorstHoldSlack="16.133" ><twConstName>COMP &quot;I_PS2_CLK&quot; OFFSET = IN 5 ns VALID 20 ns BEFORE COMP &quot;I_CLK_REF&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>I_PS2_CLK</twSrc><twSUHSlackTime twSetupSlack = "2.468" twHoldSlack = "16.133" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.133</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="103" twDestWidth="10" twWorstWindow="1.399" twWorstSetup="2.532" twWorstHold="-1.133" twWorstSetupSlack="2.468" twWorstHoldSlack="16.133" ><twConstName>COMP &quot;I_PS2_DATA&quot; OFFSET = IN 5 ns VALID 20 ns BEFORE COMP &quot;I_CLK_REF&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>I_PS2_DATA</twSrc><twSUHSlackTime twSetupSlack = "2.468" twHoldSlack = "16.133" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.532</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.133</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="104" twDestWidth="9" twMinSlack="15.919" twMaxSlack="15.923" twRelSkew="0.004" ><twConstName>TIMEGRP &quot;Outputs&quot; OFFSET = OUT 20 ns AFTER COMP &quot;I_CLK_REF&quot;;</twConstName><twOffOutTblRow twOutPad = "O_AUDIO_L" twSlack = "4.077" twMaxDelayCrnr="f" twMinDelay = "2.533" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "O_AUDIO_R" twSlack = "4.077" twMaxDelayCrnr="f" twMinDelay = "2.533" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "O_HSYNC" twSlack = "4.077" twMaxDelayCrnr="f" twMinDelay = "2.533" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "O_VIDEO_B" twSlack = "4.077" twMaxDelayCrnr="f" twMinDelay = "2.533" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "O_VIDEO_G" twSlack = "4.081" twMaxDelayCrnr="f" twMinDelay = "2.536" twMinDelayCrnr="f" twRelSkew = "0.004" ></twOffOutTblRow><twOffOutTblRow twOutPad = "O_VIDEO_R" twSlack = "4.077" twMaxDelayCrnr="f" twMinDelay = "2.533" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "O_VSYNC" twSlack = "4.077" twMaxDelayCrnr="f" twMinDelay = "2.533" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="105"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1141849</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>8477</twConnCnt></twConstCov><twStats anchorID="106"><twMinPer>12.792</twMinPer><twFootnote number="1" /><twMaxFreq>78.174</twMaxFreq><twMinInBeforeClk>2.532</twMinInBeforeClk><twMinOutAfterClk>4.081</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun May 22 19:19:16 2011 </twTimestamp></twFoot><twClientInfo anchorID="107"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 124 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
