
testSerial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e88  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  0800a018  0800a018  0001a018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a1d4  0800a1d4  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800a1d4  0800a1d4  0001a1d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a1dc  0800a1dc  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a1dc  0800a1dc  0001a1dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a1e0  0800a1e0  0001a1e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800a1e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ce8  20000078  0800a25c  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20004d60  0800a25c  00024d60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002198f  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004112  00000000  00000000  00041a37  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001a78  00000000  00000000  00045b50  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000018d0  00000000  00000000  000475c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024768  00000000  00000000  00048e98  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001630b  00000000  00000000  0006d600  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000da569  00000000  00000000  0008390b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015de74  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000072d8  00000000  00000000  0015def0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a000 	.word	0x0800a000

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	0800a000 	.word	0x0800a000

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_d2iz>:
 80005f8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80005fc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000600:	d215      	bcs.n	800062e <__aeabi_d2iz+0x36>
 8000602:	d511      	bpl.n	8000628 <__aeabi_d2iz+0x30>
 8000604:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000608:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800060c:	d912      	bls.n	8000634 <__aeabi_d2iz+0x3c>
 800060e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000612:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000616:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800061a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800061e:	fa23 f002 	lsr.w	r0, r3, r2
 8000622:	bf18      	it	ne
 8000624:	4240      	negne	r0, r0
 8000626:	4770      	bx	lr
 8000628:	f04f 0000 	mov.w	r0, #0
 800062c:	4770      	bx	lr
 800062e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000632:	d105      	bne.n	8000640 <__aeabi_d2iz+0x48>
 8000634:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000638:	bf08      	it	eq
 800063a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop

08000648 <__aeabi_uldivmod>:
 8000648:	b953      	cbnz	r3, 8000660 <__aeabi_uldivmod+0x18>
 800064a:	b94a      	cbnz	r2, 8000660 <__aeabi_uldivmod+0x18>
 800064c:	2900      	cmp	r1, #0
 800064e:	bf08      	it	eq
 8000650:	2800      	cmpeq	r0, #0
 8000652:	bf1c      	itt	ne
 8000654:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000658:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800065c:	f000 b972 	b.w	8000944 <__aeabi_idiv0>
 8000660:	f1ad 0c08 	sub.w	ip, sp, #8
 8000664:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000668:	f000 f806 	bl	8000678 <__udivmoddi4>
 800066c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000670:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000674:	b004      	add	sp, #16
 8000676:	4770      	bx	lr

08000678 <__udivmoddi4>:
 8000678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800067c:	9e08      	ldr	r6, [sp, #32]
 800067e:	4604      	mov	r4, r0
 8000680:	4688      	mov	r8, r1
 8000682:	2b00      	cmp	r3, #0
 8000684:	d14b      	bne.n	800071e <__udivmoddi4+0xa6>
 8000686:	428a      	cmp	r2, r1
 8000688:	4615      	mov	r5, r2
 800068a:	d967      	bls.n	800075c <__udivmoddi4+0xe4>
 800068c:	fab2 f282 	clz	r2, r2
 8000690:	b14a      	cbz	r2, 80006a6 <__udivmoddi4+0x2e>
 8000692:	f1c2 0720 	rsb	r7, r2, #32
 8000696:	fa01 f302 	lsl.w	r3, r1, r2
 800069a:	fa20 f707 	lsr.w	r7, r0, r7
 800069e:	4095      	lsls	r5, r2
 80006a0:	ea47 0803 	orr.w	r8, r7, r3
 80006a4:	4094      	lsls	r4, r2
 80006a6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80006aa:	0c23      	lsrs	r3, r4, #16
 80006ac:	fbb8 f7fe 	udiv	r7, r8, lr
 80006b0:	fa1f fc85 	uxth.w	ip, r5
 80006b4:	fb0e 8817 	mls	r8, lr, r7, r8
 80006b8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006bc:	fb07 f10c 	mul.w	r1, r7, ip
 80006c0:	4299      	cmp	r1, r3
 80006c2:	d909      	bls.n	80006d8 <__udivmoddi4+0x60>
 80006c4:	18eb      	adds	r3, r5, r3
 80006c6:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80006ca:	f080 811b 	bcs.w	8000904 <__udivmoddi4+0x28c>
 80006ce:	4299      	cmp	r1, r3
 80006d0:	f240 8118 	bls.w	8000904 <__udivmoddi4+0x28c>
 80006d4:	3f02      	subs	r7, #2
 80006d6:	442b      	add	r3, r5
 80006d8:	1a5b      	subs	r3, r3, r1
 80006da:	b2a4      	uxth	r4, r4
 80006dc:	fbb3 f0fe 	udiv	r0, r3, lr
 80006e0:	fb0e 3310 	mls	r3, lr, r0, r3
 80006e4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006e8:	fb00 fc0c 	mul.w	ip, r0, ip
 80006ec:	45a4      	cmp	ip, r4
 80006ee:	d909      	bls.n	8000704 <__udivmoddi4+0x8c>
 80006f0:	192c      	adds	r4, r5, r4
 80006f2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80006f6:	f080 8107 	bcs.w	8000908 <__udivmoddi4+0x290>
 80006fa:	45a4      	cmp	ip, r4
 80006fc:	f240 8104 	bls.w	8000908 <__udivmoddi4+0x290>
 8000700:	3802      	subs	r0, #2
 8000702:	442c      	add	r4, r5
 8000704:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000708:	eba4 040c 	sub.w	r4, r4, ip
 800070c:	2700      	movs	r7, #0
 800070e:	b11e      	cbz	r6, 8000718 <__udivmoddi4+0xa0>
 8000710:	40d4      	lsrs	r4, r2
 8000712:	2300      	movs	r3, #0
 8000714:	e9c6 4300 	strd	r4, r3, [r6]
 8000718:	4639      	mov	r1, r7
 800071a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800071e:	428b      	cmp	r3, r1
 8000720:	d909      	bls.n	8000736 <__udivmoddi4+0xbe>
 8000722:	2e00      	cmp	r6, #0
 8000724:	f000 80eb 	beq.w	80008fe <__udivmoddi4+0x286>
 8000728:	2700      	movs	r7, #0
 800072a:	e9c6 0100 	strd	r0, r1, [r6]
 800072e:	4638      	mov	r0, r7
 8000730:	4639      	mov	r1, r7
 8000732:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000736:	fab3 f783 	clz	r7, r3
 800073a:	2f00      	cmp	r7, #0
 800073c:	d147      	bne.n	80007ce <__udivmoddi4+0x156>
 800073e:	428b      	cmp	r3, r1
 8000740:	d302      	bcc.n	8000748 <__udivmoddi4+0xd0>
 8000742:	4282      	cmp	r2, r0
 8000744:	f200 80fa 	bhi.w	800093c <__udivmoddi4+0x2c4>
 8000748:	1a84      	subs	r4, r0, r2
 800074a:	eb61 0303 	sbc.w	r3, r1, r3
 800074e:	2001      	movs	r0, #1
 8000750:	4698      	mov	r8, r3
 8000752:	2e00      	cmp	r6, #0
 8000754:	d0e0      	beq.n	8000718 <__udivmoddi4+0xa0>
 8000756:	e9c6 4800 	strd	r4, r8, [r6]
 800075a:	e7dd      	b.n	8000718 <__udivmoddi4+0xa0>
 800075c:	b902      	cbnz	r2, 8000760 <__udivmoddi4+0xe8>
 800075e:	deff      	udf	#255	; 0xff
 8000760:	fab2 f282 	clz	r2, r2
 8000764:	2a00      	cmp	r2, #0
 8000766:	f040 808f 	bne.w	8000888 <__udivmoddi4+0x210>
 800076a:	1b49      	subs	r1, r1, r5
 800076c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000770:	fa1f f885 	uxth.w	r8, r5
 8000774:	2701      	movs	r7, #1
 8000776:	fbb1 fcfe 	udiv	ip, r1, lr
 800077a:	0c23      	lsrs	r3, r4, #16
 800077c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000780:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000784:	fb08 f10c 	mul.w	r1, r8, ip
 8000788:	4299      	cmp	r1, r3
 800078a:	d907      	bls.n	800079c <__udivmoddi4+0x124>
 800078c:	18eb      	adds	r3, r5, r3
 800078e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000792:	d202      	bcs.n	800079a <__udivmoddi4+0x122>
 8000794:	4299      	cmp	r1, r3
 8000796:	f200 80cd 	bhi.w	8000934 <__udivmoddi4+0x2bc>
 800079a:	4684      	mov	ip, r0
 800079c:	1a59      	subs	r1, r3, r1
 800079e:	b2a3      	uxth	r3, r4
 80007a0:	fbb1 f0fe 	udiv	r0, r1, lr
 80007a4:	fb0e 1410 	mls	r4, lr, r0, r1
 80007a8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80007ac:	fb08 f800 	mul.w	r8, r8, r0
 80007b0:	45a0      	cmp	r8, r4
 80007b2:	d907      	bls.n	80007c4 <__udivmoddi4+0x14c>
 80007b4:	192c      	adds	r4, r5, r4
 80007b6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80007ba:	d202      	bcs.n	80007c2 <__udivmoddi4+0x14a>
 80007bc:	45a0      	cmp	r8, r4
 80007be:	f200 80b6 	bhi.w	800092e <__udivmoddi4+0x2b6>
 80007c2:	4618      	mov	r0, r3
 80007c4:	eba4 0408 	sub.w	r4, r4, r8
 80007c8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80007cc:	e79f      	b.n	800070e <__udivmoddi4+0x96>
 80007ce:	f1c7 0c20 	rsb	ip, r7, #32
 80007d2:	40bb      	lsls	r3, r7
 80007d4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80007d8:	ea4e 0e03 	orr.w	lr, lr, r3
 80007dc:	fa01 f407 	lsl.w	r4, r1, r7
 80007e0:	fa20 f50c 	lsr.w	r5, r0, ip
 80007e4:	fa21 f30c 	lsr.w	r3, r1, ip
 80007e8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80007ec:	4325      	orrs	r5, r4
 80007ee:	fbb3 f9f8 	udiv	r9, r3, r8
 80007f2:	0c2c      	lsrs	r4, r5, #16
 80007f4:	fb08 3319 	mls	r3, r8, r9, r3
 80007f8:	fa1f fa8e 	uxth.w	sl, lr
 80007fc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000800:	fb09 f40a 	mul.w	r4, r9, sl
 8000804:	429c      	cmp	r4, r3
 8000806:	fa02 f207 	lsl.w	r2, r2, r7
 800080a:	fa00 f107 	lsl.w	r1, r0, r7
 800080e:	d90b      	bls.n	8000828 <__udivmoddi4+0x1b0>
 8000810:	eb1e 0303 	adds.w	r3, lr, r3
 8000814:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000818:	f080 8087 	bcs.w	800092a <__udivmoddi4+0x2b2>
 800081c:	429c      	cmp	r4, r3
 800081e:	f240 8084 	bls.w	800092a <__udivmoddi4+0x2b2>
 8000822:	f1a9 0902 	sub.w	r9, r9, #2
 8000826:	4473      	add	r3, lr
 8000828:	1b1b      	subs	r3, r3, r4
 800082a:	b2ad      	uxth	r5, r5
 800082c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000830:	fb08 3310 	mls	r3, r8, r0, r3
 8000834:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000838:	fb00 fa0a 	mul.w	sl, r0, sl
 800083c:	45a2      	cmp	sl, r4
 800083e:	d908      	bls.n	8000852 <__udivmoddi4+0x1da>
 8000840:	eb1e 0404 	adds.w	r4, lr, r4
 8000844:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000848:	d26b      	bcs.n	8000922 <__udivmoddi4+0x2aa>
 800084a:	45a2      	cmp	sl, r4
 800084c:	d969      	bls.n	8000922 <__udivmoddi4+0x2aa>
 800084e:	3802      	subs	r0, #2
 8000850:	4474      	add	r4, lr
 8000852:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000856:	fba0 8902 	umull	r8, r9, r0, r2
 800085a:	eba4 040a 	sub.w	r4, r4, sl
 800085e:	454c      	cmp	r4, r9
 8000860:	46c2      	mov	sl, r8
 8000862:	464b      	mov	r3, r9
 8000864:	d354      	bcc.n	8000910 <__udivmoddi4+0x298>
 8000866:	d051      	beq.n	800090c <__udivmoddi4+0x294>
 8000868:	2e00      	cmp	r6, #0
 800086a:	d069      	beq.n	8000940 <__udivmoddi4+0x2c8>
 800086c:	ebb1 050a 	subs.w	r5, r1, sl
 8000870:	eb64 0403 	sbc.w	r4, r4, r3
 8000874:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000878:	40fd      	lsrs	r5, r7
 800087a:	40fc      	lsrs	r4, r7
 800087c:	ea4c 0505 	orr.w	r5, ip, r5
 8000880:	e9c6 5400 	strd	r5, r4, [r6]
 8000884:	2700      	movs	r7, #0
 8000886:	e747      	b.n	8000718 <__udivmoddi4+0xa0>
 8000888:	f1c2 0320 	rsb	r3, r2, #32
 800088c:	fa20 f703 	lsr.w	r7, r0, r3
 8000890:	4095      	lsls	r5, r2
 8000892:	fa01 f002 	lsl.w	r0, r1, r2
 8000896:	fa21 f303 	lsr.w	r3, r1, r3
 800089a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800089e:	4338      	orrs	r0, r7
 80008a0:	0c01      	lsrs	r1, r0, #16
 80008a2:	fbb3 f7fe 	udiv	r7, r3, lr
 80008a6:	fa1f f885 	uxth.w	r8, r5
 80008aa:	fb0e 3317 	mls	r3, lr, r7, r3
 80008ae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008b2:	fb07 f308 	mul.w	r3, r7, r8
 80008b6:	428b      	cmp	r3, r1
 80008b8:	fa04 f402 	lsl.w	r4, r4, r2
 80008bc:	d907      	bls.n	80008ce <__udivmoddi4+0x256>
 80008be:	1869      	adds	r1, r5, r1
 80008c0:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80008c4:	d22f      	bcs.n	8000926 <__udivmoddi4+0x2ae>
 80008c6:	428b      	cmp	r3, r1
 80008c8:	d92d      	bls.n	8000926 <__udivmoddi4+0x2ae>
 80008ca:	3f02      	subs	r7, #2
 80008cc:	4429      	add	r1, r5
 80008ce:	1acb      	subs	r3, r1, r3
 80008d0:	b281      	uxth	r1, r0
 80008d2:	fbb3 f0fe 	udiv	r0, r3, lr
 80008d6:	fb0e 3310 	mls	r3, lr, r0, r3
 80008da:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008de:	fb00 f308 	mul.w	r3, r0, r8
 80008e2:	428b      	cmp	r3, r1
 80008e4:	d907      	bls.n	80008f6 <__udivmoddi4+0x27e>
 80008e6:	1869      	adds	r1, r5, r1
 80008e8:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80008ec:	d217      	bcs.n	800091e <__udivmoddi4+0x2a6>
 80008ee:	428b      	cmp	r3, r1
 80008f0:	d915      	bls.n	800091e <__udivmoddi4+0x2a6>
 80008f2:	3802      	subs	r0, #2
 80008f4:	4429      	add	r1, r5
 80008f6:	1ac9      	subs	r1, r1, r3
 80008f8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80008fc:	e73b      	b.n	8000776 <__udivmoddi4+0xfe>
 80008fe:	4637      	mov	r7, r6
 8000900:	4630      	mov	r0, r6
 8000902:	e709      	b.n	8000718 <__udivmoddi4+0xa0>
 8000904:	4607      	mov	r7, r0
 8000906:	e6e7      	b.n	80006d8 <__udivmoddi4+0x60>
 8000908:	4618      	mov	r0, r3
 800090a:	e6fb      	b.n	8000704 <__udivmoddi4+0x8c>
 800090c:	4541      	cmp	r1, r8
 800090e:	d2ab      	bcs.n	8000868 <__udivmoddi4+0x1f0>
 8000910:	ebb8 0a02 	subs.w	sl, r8, r2
 8000914:	eb69 020e 	sbc.w	r2, r9, lr
 8000918:	3801      	subs	r0, #1
 800091a:	4613      	mov	r3, r2
 800091c:	e7a4      	b.n	8000868 <__udivmoddi4+0x1f0>
 800091e:	4660      	mov	r0, ip
 8000920:	e7e9      	b.n	80008f6 <__udivmoddi4+0x27e>
 8000922:	4618      	mov	r0, r3
 8000924:	e795      	b.n	8000852 <__udivmoddi4+0x1da>
 8000926:	4667      	mov	r7, ip
 8000928:	e7d1      	b.n	80008ce <__udivmoddi4+0x256>
 800092a:	4681      	mov	r9, r0
 800092c:	e77c      	b.n	8000828 <__udivmoddi4+0x1b0>
 800092e:	3802      	subs	r0, #2
 8000930:	442c      	add	r4, r5
 8000932:	e747      	b.n	80007c4 <__udivmoddi4+0x14c>
 8000934:	f1ac 0c02 	sub.w	ip, ip, #2
 8000938:	442b      	add	r3, r5
 800093a:	e72f      	b.n	800079c <__udivmoddi4+0x124>
 800093c:	4638      	mov	r0, r7
 800093e:	e708      	b.n	8000752 <__udivmoddi4+0xda>
 8000940:	4637      	mov	r7, r6
 8000942:	e6e9      	b.n	8000718 <__udivmoddi4+0xa0>

08000944 <__aeabi_idiv0>:
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop

08000948 <CI_writeSmallDataWithRegister>:
 * @brief Write small data to Computer Values
 * @param uartChannel -> get uart channel
 * @param data -> data to write
 * @return none
 */
void CI_writeSmallDataWithRegister(UART_HandleTypeDef *uartChannel, uint8_t data){
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
 8000950:	460b      	mov	r3, r1
 8000952:	70fb      	strb	r3, [r7, #3]
	while((uartChannel->Instance->SR & USART_SR_TXE)!=USART_SR_TXE);
 8000954:	bf00      	nop
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000960:	2b80      	cmp	r3, #128	; 0x80
 8000962:	d1f8      	bne.n	8000956 <CI_writeSmallDataWithRegister+0xe>
	uartChannel->Instance->DR=data;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	78fa      	ldrb	r2, [r7, #3]
 800096a:	605a      	str	r2, [r3, #4]
	while((uartChannel->Instance->SR & USART_SR_TC)!=USART_SR_TC);
 800096c:	bf00      	nop
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000978:	2b40      	cmp	r3, #64	; 0x40
 800097a:	d1f8      	bne.n	800096e <CI_writeSmallDataWithRegister+0x26>
}
 800097c:	bf00      	nop
 800097e:	370c      	adds	r7, #12
 8000980:	46bd      	mov	sp, r7
 8000982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000986:	4770      	bx	lr

08000988 <CI_sendDataChannel>:
 * @param batt_per-> battery percent value
 * @return none
 */
uint32_t time1,time2,deltaTime;
void CI_sendDataChannel(uint16_t lenght, int32_t steer_poss,
		int32_t driver_poss, int32_t driver_speed,uint8_t batt_per){
 8000988:	b580      	push	{r7, lr}
 800098a:	b08a      	sub	sp, #40	; 0x28
 800098c:	af00      	add	r7, sp, #0
 800098e:	60b9      	str	r1, [r7, #8]
 8000990:	607a      	str	r2, [r7, #4]
 8000992:	603b      	str	r3, [r7, #0]
 8000994:	4603      	mov	r3, r0
 8000996:	81fb      	strh	r3, [r7, #14]
	time1=HAL_GetTick();
 8000998:	f000 ffa0 	bl	80018dc <HAL_GetTick>
 800099c:	4602      	mov	r2, r0
 800099e:	4b3b      	ldr	r3, [pc, #236]	; (8000a8c <CI_sendDataChannel+0x104>)
 80009a0:	601a      	str	r2, [r3, #0]
	uint8_t sendBuff[] = { 0x43, 0X64,
 80009a2:	2343      	movs	r3, #67	; 0x43
 80009a4:	753b      	strb	r3, [r7, #20]
 80009a6:	2364      	movs	r3, #100	; 0x64
 80009a8:	757b      	strb	r3, [r7, #21]
 80009aa:	89fb      	ldrh	r3, [r7, #14]
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	75bb      	strb	r3, [r7, #22]
 80009b0:	89fb      	ldrh	r3, [r7, #14]
 80009b2:	0a1b      	lsrs	r3, r3, #8
 80009b4:	b29b      	uxth	r3, r3
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	75fb      	strb	r3, [r7, #23]
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	b2db      	uxtb	r3, r3
 80009be:	763b      	strb	r3, [r7, #24]
			lenght & 0xFF,lenght >> 8,
			steer_poss & 0xFF,steer_poss >> 8,steer_poss >> 16,steer_poss >> 24,
 80009c0:	68bb      	ldr	r3, [r7, #8]
 80009c2:	121b      	asrs	r3, r3, #8
	uint8_t sendBuff[] = { 0x43, 0X64,
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	767b      	strb	r3, [r7, #25]
			steer_poss & 0xFF,steer_poss >> 8,steer_poss >> 16,steer_poss >> 24,
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	141b      	asrs	r3, r3, #16
	uint8_t sendBuff[] = { 0x43, 0X64,
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	76bb      	strb	r3, [r7, #26]
			steer_poss & 0xFF,steer_poss >> 8,steer_poss >> 16,steer_poss >> 24,
 80009d0:	68bb      	ldr	r3, [r7, #8]
 80009d2:	161b      	asrs	r3, r3, #24
	uint8_t sendBuff[] = { 0x43, 0X64,
 80009d4:	b2db      	uxtb	r3, r3
 80009d6:	76fb      	strb	r3, [r7, #27]
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	b2db      	uxtb	r3, r3
 80009dc:	773b      	strb	r3, [r7, #28]
			driver_poss & 0xFF,driver_poss >> 8,driver_poss >> 16,driver_poss >> 24,
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	121b      	asrs	r3, r3, #8
	uint8_t sendBuff[] = { 0x43, 0X64,
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	777b      	strb	r3, [r7, #29]
			driver_poss & 0xFF,driver_poss >> 8,driver_poss >> 16,driver_poss >> 24,
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	141b      	asrs	r3, r3, #16
	uint8_t sendBuff[] = { 0x43, 0X64,
 80009ea:	b2db      	uxtb	r3, r3
 80009ec:	77bb      	strb	r3, [r7, #30]
			driver_poss & 0xFF,driver_poss >> 8,driver_poss >> 16,driver_poss >> 24,
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	161b      	asrs	r3, r3, #24
	uint8_t sendBuff[] = { 0x43, 0X64,
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	77fb      	strb	r3, [r7, #31]
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	f887 3020 	strb.w	r3, [r7, #32]
			driver_speed & 0xFF,driver_speed >> 8,driver_speed >> 16,driver_speed >> 24,
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	121b      	asrs	r3, r3, #8
	uint8_t sendBuff[] = { 0x43, 0X64,
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			driver_speed & 0xFF,driver_speed >> 8,driver_speed >> 16,driver_speed >> 24,
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	141b      	asrs	r3, r3, #16
	uint8_t sendBuff[] = { 0x43, 0X64,
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
			driver_speed & 0xFF,driver_speed >> 8,driver_speed >> 16,driver_speed >> 24,
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	161b      	asrs	r3, r3, #24
	uint8_t sendBuff[] = { 0x43, 0X64,
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8000a1c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000a20:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			batt_per };
	for (uint8_t counter = 0; counter < 17; counter++) {
 8000a24:	2300      	movs	r3, #0
 8000a26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000a2a:	e00f      	b.n	8000a4c <CI_sendDataChannel+0xc4>
		CI_writeSmallDataWithRegister(&ComputerChannel, sendBuff[counter]);
 8000a2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000a30:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000a34:	4413      	add	r3, r2
 8000a36:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	4814      	ldr	r0, [pc, #80]	; (8000a90 <CI_sendDataChannel+0x108>)
 8000a3e:	f7ff ff83 	bl	8000948 <CI_writeSmallDataWithRegister>
	for (uint8_t counter = 0; counter < 17; counter++) {
 8000a42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000a46:	3301      	adds	r3, #1
 8000a48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000a4c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000a50:	2b10      	cmp	r3, #16
 8000a52:	d9eb      	bls.n	8000a2c <CI_sendDataChannel+0xa4>
	}
	time2=HAL_GetTick();
 8000a54:	f000 ff42 	bl	80018dc <HAL_GetTick>
 8000a58:	4602      	mov	r2, r0
 8000a5a:	4b0e      	ldr	r3, [pc, #56]	; (8000a94 <CI_sendDataChannel+0x10c>)
 8000a5c:	601a      	str	r2, [r3, #0]
	deltaTime=time2-time1;
 8000a5e:	4b0d      	ldr	r3, [pc, #52]	; (8000a94 <CI_sendDataChannel+0x10c>)
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	4b0a      	ldr	r3, [pc, #40]	; (8000a8c <CI_sendDataChannel+0x104>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	1ad3      	subs	r3, r2, r3
 8000a68:	4a0b      	ldr	r2, [pc, #44]	; (8000a98 <CI_sendDataChannel+0x110>)
 8000a6a:	6013      	str	r3, [r2, #0]
	if(deltaTime<10) vTaskDelay((10-deltaTime));
 8000a6c:	4b0a      	ldr	r3, [pc, #40]	; (8000a98 <CI_sendDataChannel+0x110>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	2b09      	cmp	r3, #9
 8000a72:	d806      	bhi.n	8000a82 <CI_sendDataChannel+0xfa>
 8000a74:	4b08      	ldr	r3, [pc, #32]	; (8000a98 <CI_sendDataChannel+0x110>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	f1c3 030a 	rsb	r3, r3, #10
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f005 fb0d 	bl	800609c <vTaskDelay>
}
 8000a82:	bf00      	nop
 8000a84:	3728      	adds	r7, #40	; 0x28
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	20004a20 	.word	0x20004a20
 8000a90:	20004bf0 	.word	0x20004bf0
 8000a94:	20004a30 	.word	0x20004a30
 8000a98:	20004a34 	.word	0x20004a34
 8000a9c:	00000000 	.word	0x00000000

08000aa0 <testCIsend>:

static double test=0;
static int32_t ctSpeed=0;
void testCIsend(void){
 8000aa0:	b590      	push	{r4, r7, lr}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af02      	add	r7, sp, #8

	test+=0.01;
 8000aa6:	4b18      	ldr	r3, [pc, #96]	; (8000b08 <testCIsend+0x68>)
 8000aa8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000aac:	a314      	add	r3, pc, #80	; (adr r3, 8000b00 <testCIsend+0x60>)
 8000aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ab2:	f7ff fbeb 	bl	800028c <__adddf3>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	460c      	mov	r4, r1
 8000aba:	4a13      	ldr	r2, [pc, #76]	; (8000b08 <testCIsend+0x68>)
 8000abc:	e9c2 3400 	strd	r3, r4, [r2]
	ctSpeed=(int32_t)test*10000;
 8000ac0:	4b11      	ldr	r3, [pc, #68]	; (8000b08 <testCIsend+0x68>)
 8000ac2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	4621      	mov	r1, r4
 8000aca:	f7ff fd95 	bl	80005f8 <__aeabi_d2iz>
 8000ace:	4602      	mov	r2, r0
 8000ad0:	f242 7310 	movw	r3, #10000	; 0x2710
 8000ad4:	fb03 f302 	mul.w	r3, r3, r2
 8000ad8:	4a0c      	ldr	r2, [pc, #48]	; (8000b0c <testCIsend+0x6c>)
 8000ada:	6013      	str	r3, [r2, #0]
	CI_sendDataChannel(0x11,getVals.steer_pos,ctSpeed,getVals.drive_speed,90);
 8000adc:	4b0c      	ldr	r3, [pc, #48]	; (8000b10 <testCIsend+0x70>)
 8000ade:	6859      	ldr	r1, [r3, #4]
 8000ae0:	4b0a      	ldr	r3, [pc, #40]	; (8000b0c <testCIsend+0x6c>)
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	4b0a      	ldr	r3, [pc, #40]	; (8000b10 <testCIsend+0x70>)
 8000ae6:	6898      	ldr	r0, [r3, #8]
 8000ae8:	235a      	movs	r3, #90	; 0x5a
 8000aea:	9300      	str	r3, [sp, #0]
 8000aec:	4603      	mov	r3, r0
 8000aee:	2011      	movs	r0, #17
 8000af0:	f7ff ff4a 	bl	8000988 <CI_sendDataChannel>


}
 8000af4:	bf00      	nop
 8000af6:	3704      	adds	r7, #4
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd90      	pop	{r4, r7, pc}
 8000afc:	f3af 8000 	nop.w
 8000b00:	47ae147b 	.word	0x47ae147b
 8000b04:	3f847ae1 	.word	0x3f847ae1
 8000b08:	20000098 	.word	0x20000098
 8000b0c:	200000a0 	.word	0x200000a0
 8000b10:	20004a24 	.word	0x20004a24

08000b14 <CI_enableGetDataChannel>:
uint8_t  getTmpCH = 0;
/**
 * @brief set enable for MDI channel 1 receive
 * @return none
 */
void CI_enableGetDataChannel(void){
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&ComputerChannel,&getTmpCH,1);
 8000b18:	2201      	movs	r2, #1
 8000b1a:	4903      	ldr	r1, [pc, #12]	; (8000b28 <CI_enableGetDataChannel+0x14>)
 8000b1c:	4803      	ldr	r0, [pc, #12]	; (8000b2c <CI_enableGetDataChannel+0x18>)
 8000b1e:	f003 fbfc 	bl	800431a <HAL_UART_Receive_IT>
}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	200000a4 	.word	0x200000a4
 8000b2c:	20004bf0 	.word	0x20004bf0

08000b30 <CI_getDataChannel_IT>:
static uint8_t tmpArr[12];
/**
 * @brief get to Motor Driver 1 values
 * @return none
 */
void CI_getDataChannel_IT(UART_HandleTypeDef *callBackHandle) {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b084      	sub	sp, #16
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
	volatile UART_HandleTypeDef *tmpHandle;
	tmpHandle = &ComputerChannel;
 8000b38:	4b37      	ldr	r3, [pc, #220]	; (8000c18 <CI_getDataChannel_IT+0xe8>)
 8000b3a:	60fb      	str	r3, [r7, #12]
	if(callBackHandle->Instance == tmpHandle->Instance){
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681a      	ldr	r2, [r3, #0]
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	429a      	cmp	r2, r3
 8000b46:	d163      	bne.n	8000c10 <CI_getDataChannel_IT+0xe0>
		static uint8_t counter = 0, getTmpBeff = 0;
			if (0x64 == getTmpCH && 0x43 == getTmpBeff) {
 8000b48:	4b34      	ldr	r3, [pc, #208]	; (8000c1c <CI_getDataChannel_IT+0xec>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	2b64      	cmp	r3, #100	; 0x64
 8000b4e:	d10c      	bne.n	8000b6a <CI_getDataChannel_IT+0x3a>
 8000b50:	4b33      	ldr	r3, [pc, #204]	; (8000c20 <CI_getDataChannel_IT+0xf0>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	2b43      	cmp	r3, #67	; 0x43
 8000b56:	d108      	bne.n	8000b6a <CI_getDataChannel_IT+0x3a>
				tmpArr[0] = 0x43;
 8000b58:	4b32      	ldr	r3, [pc, #200]	; (8000c24 <CI_getDataChannel_IT+0xf4>)
 8000b5a:	2243      	movs	r2, #67	; 0x43
 8000b5c:	701a      	strb	r2, [r3, #0]
				tmpArr[1] = 0x64;
 8000b5e:	4b31      	ldr	r3, [pc, #196]	; (8000c24 <CI_getDataChannel_IT+0xf4>)
 8000b60:	2264      	movs	r2, #100	; 0x64
 8000b62:	705a      	strb	r2, [r3, #1]
					counter = 1;
 8000b64:	4b30      	ldr	r3, [pc, #192]	; (8000c28 <CI_getDataChannel_IT+0xf8>)
 8000b66:	2201      	movs	r2, #1
 8000b68:	701a      	strb	r2, [r3, #0]
				}
			tmpArr[counter] = getTmpCH;
 8000b6a:	4b2f      	ldr	r3, [pc, #188]	; (8000c28 <CI_getDataChannel_IT+0xf8>)
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	461a      	mov	r2, r3
 8000b70:	4b2a      	ldr	r3, [pc, #168]	; (8000c1c <CI_getDataChannel_IT+0xec>)
 8000b72:	7819      	ldrb	r1, [r3, #0]
 8000b74:	4b2b      	ldr	r3, [pc, #172]	; (8000c24 <CI_getDataChannel_IT+0xf4>)
 8000b76:	5499      	strb	r1, [r3, r2]
				getTmpBeff = getTmpCH;
 8000b78:	4b28      	ldr	r3, [pc, #160]	; (8000c1c <CI_getDataChannel_IT+0xec>)
 8000b7a:	781a      	ldrb	r2, [r3, #0]
 8000b7c:	4b28      	ldr	r3, [pc, #160]	; (8000c20 <CI_getDataChannel_IT+0xf0>)
 8000b7e:	701a      	strb	r2, [r3, #0]
				counter++;
 8000b80:	4b29      	ldr	r3, [pc, #164]	; (8000c28 <CI_getDataChannel_IT+0xf8>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	3301      	adds	r3, #1
 8000b86:	b2da      	uxtb	r2, r3
 8000b88:	4b27      	ldr	r3, [pc, #156]	; (8000c28 <CI_getDataChannel_IT+0xf8>)
 8000b8a:	701a      	strb	r2, [r3, #0]
				if (counter > 11) {
 8000b8c:	4b26      	ldr	r3, [pc, #152]	; (8000c28 <CI_getDataChannel_IT+0xf8>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	2b0b      	cmp	r3, #11
 8000b92:	d938      	bls.n	8000c06 <CI_getDataChannel_IT+0xd6>
					counter = 0;
 8000b94:	4b24      	ldr	r3, [pc, #144]	; (8000c28 <CI_getDataChannel_IT+0xf8>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	701a      	strb	r2, [r3, #0]
					if (0x43 == tmpArr[0] && 0x64 == tmpArr[1]) {
 8000b9a:	4b22      	ldr	r3, [pc, #136]	; (8000c24 <CI_getDataChannel_IT+0xf4>)
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	2b43      	cmp	r3, #67	; 0x43
 8000ba0:	d131      	bne.n	8000c06 <CI_getDataChannel_IT+0xd6>
 8000ba2:	4b20      	ldr	r3, [pc, #128]	; (8000c24 <CI_getDataChannel_IT+0xf4>)
 8000ba4:	785b      	ldrb	r3, [r3, #1]
 8000ba6:	2b64      	cmp	r3, #100	; 0x64
 8000ba8:	d12d      	bne.n	8000c06 <CI_getDataChannel_IT+0xd6>
						getVals.size=(tmpArr[2] & 0xFF )| (tmpArr[3] << 8);
 8000baa:	4b1e      	ldr	r3, [pc, #120]	; (8000c24 <CI_getDataChannel_IT+0xf4>)
 8000bac:	789b      	ldrb	r3, [r3, #2]
 8000bae:	b21a      	sxth	r2, r3
 8000bb0:	4b1c      	ldr	r3, [pc, #112]	; (8000c24 <CI_getDataChannel_IT+0xf4>)
 8000bb2:	78db      	ldrb	r3, [r3, #3]
 8000bb4:	021b      	lsls	r3, r3, #8
 8000bb6:	b21b      	sxth	r3, r3
 8000bb8:	4313      	orrs	r3, r2
 8000bba:	b21b      	sxth	r3, r3
 8000bbc:	b29a      	uxth	r2, r3
 8000bbe:	4b1b      	ldr	r3, [pc, #108]	; (8000c2c <CI_getDataChannel_IT+0xfc>)
 8000bc0:	801a      	strh	r2, [r3, #0]
						getVals.steer_pos=(tmpArr[4] & 0xFF )| (tmpArr[5] << 8) | (tmpArr[6] << 16) | (tmpArr[7] << 24);
 8000bc2:	4b18      	ldr	r3, [pc, #96]	; (8000c24 <CI_getDataChannel_IT+0xf4>)
 8000bc4:	791b      	ldrb	r3, [r3, #4]
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	4b16      	ldr	r3, [pc, #88]	; (8000c24 <CI_getDataChannel_IT+0xf4>)
 8000bca:	795b      	ldrb	r3, [r3, #5]
 8000bcc:	021b      	lsls	r3, r3, #8
 8000bce:	431a      	orrs	r2, r3
 8000bd0:	4b14      	ldr	r3, [pc, #80]	; (8000c24 <CI_getDataChannel_IT+0xf4>)
 8000bd2:	799b      	ldrb	r3, [r3, #6]
 8000bd4:	041b      	lsls	r3, r3, #16
 8000bd6:	431a      	orrs	r2, r3
 8000bd8:	4b12      	ldr	r3, [pc, #72]	; (8000c24 <CI_getDataChannel_IT+0xf4>)
 8000bda:	79db      	ldrb	r3, [r3, #7]
 8000bdc:	061b      	lsls	r3, r3, #24
 8000bde:	4313      	orrs	r3, r2
 8000be0:	4a12      	ldr	r2, [pc, #72]	; (8000c2c <CI_getDataChannel_IT+0xfc>)
 8000be2:	6053      	str	r3, [r2, #4]
						getVals.drive_speed=(tmpArr[8] & 0xFF) | (tmpArr[9] << 8) | (tmpArr[10] << 16) | (tmpArr[11] << 24);
 8000be4:	4b0f      	ldr	r3, [pc, #60]	; (8000c24 <CI_getDataChannel_IT+0xf4>)
 8000be6:	7a1b      	ldrb	r3, [r3, #8]
 8000be8:	461a      	mov	r2, r3
 8000bea:	4b0e      	ldr	r3, [pc, #56]	; (8000c24 <CI_getDataChannel_IT+0xf4>)
 8000bec:	7a5b      	ldrb	r3, [r3, #9]
 8000bee:	021b      	lsls	r3, r3, #8
 8000bf0:	431a      	orrs	r2, r3
 8000bf2:	4b0c      	ldr	r3, [pc, #48]	; (8000c24 <CI_getDataChannel_IT+0xf4>)
 8000bf4:	7a9b      	ldrb	r3, [r3, #10]
 8000bf6:	041b      	lsls	r3, r3, #16
 8000bf8:	431a      	orrs	r2, r3
 8000bfa:	4b0a      	ldr	r3, [pc, #40]	; (8000c24 <CI_getDataChannel_IT+0xf4>)
 8000bfc:	7adb      	ldrb	r3, [r3, #11]
 8000bfe:	061b      	lsls	r3, r3, #24
 8000c00:	4313      	orrs	r3, r2
 8000c02:	4a0a      	ldr	r2, [pc, #40]	; (8000c2c <CI_getDataChannel_IT+0xfc>)
 8000c04:	6093      	str	r3, [r2, #8]
					}
					//4774391
					//4774648

				}
				HAL_UART_Receive_IT(callBackHandle, &getTmpCH, 1);
 8000c06:	2201      	movs	r2, #1
 8000c08:	4904      	ldr	r1, [pc, #16]	; (8000c1c <CI_getDataChannel_IT+0xec>)
 8000c0a:	6878      	ldr	r0, [r7, #4]
 8000c0c:	f003 fb85 	bl	800431a <HAL_UART_Receive_IT>
	}
}
 8000c10:	bf00      	nop
 8000c12:	3710      	adds	r7, #16
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	20004bf0 	.word	0x20004bf0
 8000c1c:	200000a4 	.word	0x200000a4
 8000c20:	200000b4 	.word	0x200000b4
 8000c24:	200000a8 	.word	0x200000a8
 8000c28:	200000b5 	.word	0x200000b5
 8000c2c:	20004a24 	.word	0x20004a24

08000c30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c34:	f000 fe1c 	bl	8001870 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c38:	f000 f816 	bl	8000c68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c3c:	f000 fa48 	bl	80010d0 <MX_GPIO_Init>
  MX_UART4_Init();
 8000c40:	f000 f9c8 	bl	8000fd4 <MX_UART4_Init>
  MX_ADC1_Init();
 8000c44:	f000 f87a 	bl	8000d3c <MX_ADC1_Init>
  MX_ADC2_Init();
 8000c48:	f000 f8ca 	bl	8000de0 <MX_ADC2_Init>
  MX_I2C1_Init();
 8000c4c:	f000 f91a 	bl	8000e84 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000c50:	f000 f946 	bl	8000ee0 <MX_I2C2_Init>
  MX_UART5_Init();
 8000c54:	f000 f9e8 	bl	8001028 <MX_UART5_Init>
  MX_USART1_UART_Init();
 8000c58:	f000 fa10 	bl	800107c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000c5c:	f000 f96e 	bl	8000f3c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  tasks_init();
 8000c60:	f008 fc08 	bl	8009474 <tasks_init>


  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000c64:	e7fe      	b.n	8000c64 <main+0x34>
	...

08000c68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b094      	sub	sp, #80	; 0x50
 8000c6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c6e:	f107 0320 	add.w	r3, r7, #32
 8000c72:	2230      	movs	r2, #48	; 0x30
 8000c74:	2100      	movs	r1, #0
 8000c76:	4618      	mov	r0, r3
 8000c78:	f008 fdbd 	bl	80097f6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c7c:	f107 030c 	add.w	r3, r7, #12
 8000c80:	2200      	movs	r2, #0
 8000c82:	601a      	str	r2, [r3, #0]
 8000c84:	605a      	str	r2, [r3, #4]
 8000c86:	609a      	str	r2, [r3, #8]
 8000c88:	60da      	str	r2, [r3, #12]
 8000c8a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	60bb      	str	r3, [r7, #8]
 8000c90:	4b28      	ldr	r3, [pc, #160]	; (8000d34 <SystemClock_Config+0xcc>)
 8000c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c94:	4a27      	ldr	r2, [pc, #156]	; (8000d34 <SystemClock_Config+0xcc>)
 8000c96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c9a:	6413      	str	r3, [r2, #64]	; 0x40
 8000c9c:	4b25      	ldr	r3, [pc, #148]	; (8000d34 <SystemClock_Config+0xcc>)
 8000c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ca4:	60bb      	str	r3, [r7, #8]
 8000ca6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ca8:	2300      	movs	r3, #0
 8000caa:	607b      	str	r3, [r7, #4]
 8000cac:	4b22      	ldr	r3, [pc, #136]	; (8000d38 <SystemClock_Config+0xd0>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a21      	ldr	r2, [pc, #132]	; (8000d38 <SystemClock_Config+0xd0>)
 8000cb2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cb6:	6013      	str	r3, [r2, #0]
 8000cb8:	4b1f      	ldr	r3, [pc, #124]	; (8000d38 <SystemClock_Config+0xd0>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cc0:	607b      	str	r3, [r7, #4]
 8000cc2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cc8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ccc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cd2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000cd8:	2308      	movs	r3, #8
 8000cda:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000cdc:	23a8      	movs	r3, #168	; 0xa8
 8000cde:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ce4:	2304      	movs	r3, #4
 8000ce6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ce8:	f107 0320 	add.w	r3, r7, #32
 8000cec:	4618      	mov	r0, r3
 8000cee:	f002 fa33 	bl	8003158 <HAL_RCC_OscConfig>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000cf8:	f000 fa70 	bl	80011dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cfc:	230f      	movs	r3, #15
 8000cfe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d00:	2302      	movs	r3, #2
 8000d02:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d04:	2300      	movs	r3, #0
 8000d06:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000d08:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000d0c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d12:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d14:	f107 030c 	add.w	r3, r7, #12
 8000d18:	2102      	movs	r1, #2
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f002 fc8c 	bl	8003638 <HAL_RCC_ClockConfig>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000d26:	f000 fa59 	bl	80011dc <Error_Handler>
  }
}
 8000d2a:	bf00      	nop
 8000d2c:	3750      	adds	r7, #80	; 0x50
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	40023800 	.word	0x40023800
 8000d38:	40007000 	.word	0x40007000

08000d3c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d42:	463b      	mov	r3, r7
 8000d44:	2200      	movs	r2, #0
 8000d46:	601a      	str	r2, [r3, #0]
 8000d48:	605a      	str	r2, [r3, #4]
 8000d4a:	609a      	str	r2, [r3, #8]
 8000d4c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000d4e:	4b21      	ldr	r3, [pc, #132]	; (8000dd4 <MX_ADC1_Init+0x98>)
 8000d50:	4a21      	ldr	r2, [pc, #132]	; (8000dd8 <MX_ADC1_Init+0x9c>)
 8000d52:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000d54:	4b1f      	ldr	r3, [pc, #124]	; (8000dd4 <MX_ADC1_Init+0x98>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d5a:	4b1e      	ldr	r3, [pc, #120]	; (8000dd4 <MX_ADC1_Init+0x98>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000d60:	4b1c      	ldr	r3, [pc, #112]	; (8000dd4 <MX_ADC1_Init+0x98>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000d66:	4b1b      	ldr	r3, [pc, #108]	; (8000dd4 <MX_ADC1_Init+0x98>)
 8000d68:	2201      	movs	r2, #1
 8000d6a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d6c:	4b19      	ldr	r3, [pc, #100]	; (8000dd4 <MX_ADC1_Init+0x98>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d74:	4b17      	ldr	r3, [pc, #92]	; (8000dd4 <MX_ADC1_Init+0x98>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d7a:	4b16      	ldr	r3, [pc, #88]	; (8000dd4 <MX_ADC1_Init+0x98>)
 8000d7c:	4a17      	ldr	r2, [pc, #92]	; (8000ddc <MX_ADC1_Init+0xa0>)
 8000d7e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d80:	4b14      	ldr	r3, [pc, #80]	; (8000dd4 <MX_ADC1_Init+0x98>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000d86:	4b13      	ldr	r3, [pc, #76]	; (8000dd4 <MX_ADC1_Init+0x98>)
 8000d88:	2201      	movs	r2, #1
 8000d8a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d8c:	4b11      	ldr	r3, [pc, #68]	; (8000dd4 <MX_ADC1_Init+0x98>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d94:	4b0f      	ldr	r3, [pc, #60]	; (8000dd4 <MX_ADC1_Init+0x98>)
 8000d96:	2201      	movs	r2, #1
 8000d98:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d9a:	480e      	ldr	r0, [pc, #56]	; (8000dd4 <MX_ADC1_Init+0x98>)
 8000d9c:	f000 fdcc 	bl	8001938 <HAL_ADC_Init>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000da6:	f000 fa19 	bl	80011dc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000dae:	2301      	movs	r3, #1
 8000db0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000db2:	2307      	movs	r3, #7
 8000db4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000db6:	463b      	mov	r3, r7
 8000db8:	4619      	mov	r1, r3
 8000dba:	4806      	ldr	r0, [pc, #24]	; (8000dd4 <MX_ADC1_Init+0x98>)
 8000dbc:	f000 ff8a 	bl	8001cd4 <HAL_ADC_ConfigChannel>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000dc6:	f000 fa09 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000dca:	bf00      	nop
 8000dcc:	3710      	adds	r7, #16
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	20004b68 	.word	0x20004b68
 8000dd8:	40012000 	.word	0x40012000
 8000ddc:	0f000001 	.word	0x0f000001

08000de0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000de6:	463b      	mov	r3, r7
 8000de8:	2200      	movs	r2, #0
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	605a      	str	r2, [r3, #4]
 8000dee:	609a      	str	r2, [r3, #8]
 8000df0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8000df2:	4b21      	ldr	r3, [pc, #132]	; (8000e78 <MX_ADC2_Init+0x98>)
 8000df4:	4a21      	ldr	r2, [pc, #132]	; (8000e7c <MX_ADC2_Init+0x9c>)
 8000df6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000df8:	4b1f      	ldr	r3, [pc, #124]	; (8000e78 <MX_ADC2_Init+0x98>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000dfe:	4b1e      	ldr	r3, [pc, #120]	; (8000e78 <MX_ADC2_Init+0x98>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8000e04:	4b1c      	ldr	r3, [pc, #112]	; (8000e78 <MX_ADC2_Init+0x98>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000e0a:	4b1b      	ldr	r3, [pc, #108]	; (8000e78 <MX_ADC2_Init+0x98>)
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000e10:	4b19      	ldr	r3, [pc, #100]	; (8000e78 <MX_ADC2_Init+0x98>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e18:	4b17      	ldr	r3, [pc, #92]	; (8000e78 <MX_ADC2_Init+0x98>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e1e:	4b16      	ldr	r3, [pc, #88]	; (8000e78 <MX_ADC2_Init+0x98>)
 8000e20:	4a17      	ldr	r2, [pc, #92]	; (8000e80 <MX_ADC2_Init+0xa0>)
 8000e22:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e24:	4b14      	ldr	r3, [pc, #80]	; (8000e78 <MX_ADC2_Init+0x98>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000e2a:	4b13      	ldr	r3, [pc, #76]	; (8000e78 <MX_ADC2_Init+0x98>)
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000e30:	4b11      	ldr	r3, [pc, #68]	; (8000e78 <MX_ADC2_Init+0x98>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e38:	4b0f      	ldr	r3, [pc, #60]	; (8000e78 <MX_ADC2_Init+0x98>)
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e3e:	480e      	ldr	r0, [pc, #56]	; (8000e78 <MX_ADC2_Init+0x98>)
 8000e40:	f000 fd7a 	bl	8001938 <HAL_ADC_Init>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8000e4a:	f000 f9c7 	bl	80011dc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000e52:	2301      	movs	r3, #1
 8000e54:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000e56:	2307      	movs	r3, #7
 8000e58:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000e5a:	463b      	mov	r3, r7
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4806      	ldr	r0, [pc, #24]	; (8000e78 <MX_ADC2_Init+0x98>)
 8000e60:	f000 ff38 	bl	8001cd4 <HAL_ADC_ConfigChannel>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8000e6a:	f000 f9b7 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000e6e:	bf00      	nop
 8000e70:	3710      	adds	r7, #16
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	20004a38 	.word	0x20004a38
 8000e7c:	40012100 	.word	0x40012100
 8000e80:	0f000001 	.word	0x0f000001

08000e84 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e88:	4b12      	ldr	r3, [pc, #72]	; (8000ed4 <MX_I2C1_Init+0x50>)
 8000e8a:	4a13      	ldr	r2, [pc, #76]	; (8000ed8 <MX_I2C1_Init+0x54>)
 8000e8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000e8e:	4b11      	ldr	r3, [pc, #68]	; (8000ed4 <MX_I2C1_Init+0x50>)
 8000e90:	4a12      	ldr	r2, [pc, #72]	; (8000edc <MX_I2C1_Init+0x58>)
 8000e92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e94:	4b0f      	ldr	r3, [pc, #60]	; (8000ed4 <MX_I2C1_Init+0x50>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e9a:	4b0e      	ldr	r3, [pc, #56]	; (8000ed4 <MX_I2C1_Init+0x50>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ea0:	4b0c      	ldr	r3, [pc, #48]	; (8000ed4 <MX_I2C1_Init+0x50>)
 8000ea2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ea6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ea8:	4b0a      	ldr	r3, [pc, #40]	; (8000ed4 <MX_I2C1_Init+0x50>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000eae:	4b09      	ldr	r3, [pc, #36]	; (8000ed4 <MX_I2C1_Init+0x50>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000eb4:	4b07      	ldr	r3, [pc, #28]	; (8000ed4 <MX_I2C1_Init+0x50>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000eba:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <MX_I2C1_Init+0x50>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ec0:	4804      	ldr	r0, [pc, #16]	; (8000ed4 <MX_I2C1_Init+0x50>)
 8000ec2:	f001 fbdb 	bl	800267c <HAL_I2C_Init>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ecc:	f000 f986 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	20004a80 	.word	0x20004a80
 8000ed8:	40005400 	.word	0x40005400
 8000edc:	000186a0 	.word	0x000186a0

08000ee0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000ee4:	4b12      	ldr	r3, [pc, #72]	; (8000f30 <MX_I2C2_Init+0x50>)
 8000ee6:	4a13      	ldr	r2, [pc, #76]	; (8000f34 <MX_I2C2_Init+0x54>)
 8000ee8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000eea:	4b11      	ldr	r3, [pc, #68]	; (8000f30 <MX_I2C2_Init+0x50>)
 8000eec:	4a12      	ldr	r2, [pc, #72]	; (8000f38 <MX_I2C2_Init+0x58>)
 8000eee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ef0:	4b0f      	ldr	r3, [pc, #60]	; (8000f30 <MX_I2C2_Init+0x50>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	; (8000f30 <MX_I2C2_Init+0x50>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000efc:	4b0c      	ldr	r3, [pc, #48]	; (8000f30 <MX_I2C2_Init+0x50>)
 8000efe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f02:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f04:	4b0a      	ldr	r3, [pc, #40]	; (8000f30 <MX_I2C2_Init+0x50>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000f0a:	4b09      	ldr	r3, [pc, #36]	; (8000f30 <MX_I2C2_Init+0x50>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f10:	4b07      	ldr	r3, [pc, #28]	; (8000f30 <MX_I2C2_Init+0x50>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f16:	4b06      	ldr	r3, [pc, #24]	; (8000f30 <MX_I2C2_Init+0x50>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000f1c:	4804      	ldr	r0, [pc, #16]	; (8000f30 <MX_I2C2_Init+0x50>)
 8000f1e:	f001 fbad 	bl	800267c <HAL_I2C_Init>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000f28:	f000 f958 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	20004ad4 	.word	0x20004ad4
 8000f34:	40005800 	.word	0x40005800
 8000f38:	000186a0 	.word	0x000186a0

08000f3c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b086      	sub	sp, #24
 8000f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f42:	f107 0308 	add.w	r3, r7, #8
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
 8000f4a:	605a      	str	r2, [r3, #4]
 8000f4c:	609a      	str	r2, [r3, #8]
 8000f4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f50:	463b      	mov	r3, r7
 8000f52:	2200      	movs	r2, #0
 8000f54:	601a      	str	r2, [r3, #0]
 8000f56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f58:	4b1d      	ldr	r3, [pc, #116]	; (8000fd0 <MX_TIM2_Init+0x94>)
 8000f5a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f5e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8000f60:	4b1b      	ldr	r3, [pc, #108]	; (8000fd0 <MX_TIM2_Init+0x94>)
 8000f62:	2201      	movs	r2, #1
 8000f64:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f66:	4b1a      	ldr	r3, [pc, #104]	; (8000fd0 <MX_TIM2_Init+0x94>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 41999;
 8000f6c:	4b18      	ldr	r3, [pc, #96]	; (8000fd0 <MX_TIM2_Init+0x94>)
 8000f6e:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8000f72:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f74:	4b16      	ldr	r3, [pc, #88]	; (8000fd0 <MX_TIM2_Init+0x94>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f7a:	4b15      	ldr	r3, [pc, #84]	; (8000fd0 <MX_TIM2_Init+0x94>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f80:	4813      	ldr	r0, [pc, #76]	; (8000fd0 <MX_TIM2_Init+0x94>)
 8000f82:	f002 fd7d 	bl	8003a80 <HAL_TIM_Base_Init>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000f8c:	f000 f926 	bl	80011dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f94:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f96:	f107 0308 	add.w	r3, r7, #8
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	480c      	ldr	r0, [pc, #48]	; (8000fd0 <MX_TIM2_Init+0x94>)
 8000f9e:	f002 fec6 	bl	8003d2e <HAL_TIM_ConfigClockSource>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000fa8:	f000 f918 	bl	80011dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fac:	2300      	movs	r3, #0
 8000fae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fb4:	463b      	mov	r3, r7
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4805      	ldr	r0, [pc, #20]	; (8000fd0 <MX_TIM2_Init+0x94>)
 8000fba:	f003 f8d1 	bl	8004160 <HAL_TIMEx_MasterConfigSynchronization>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000fc4:	f000 f90a 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000fc8:	bf00      	nop
 8000fca:	3718      	adds	r7, #24
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	20004c30 	.word	0x20004c30

08000fd4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000fd8:	4b11      	ldr	r3, [pc, #68]	; (8001020 <MX_UART4_Init+0x4c>)
 8000fda:	4a12      	ldr	r2, [pc, #72]	; (8001024 <MX_UART4_Init+0x50>)
 8000fdc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000fde:	4b10      	ldr	r3, [pc, #64]	; (8001020 <MX_UART4_Init+0x4c>)
 8000fe0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000fe4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000fe6:	4b0e      	ldr	r3, [pc, #56]	; (8001020 <MX_UART4_Init+0x4c>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000fec:	4b0c      	ldr	r3, [pc, #48]	; (8001020 <MX_UART4_Init+0x4c>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000ff2:	4b0b      	ldr	r3, [pc, #44]	; (8001020 <MX_UART4_Init+0x4c>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000ff8:	4b09      	ldr	r3, [pc, #36]	; (8001020 <MX_UART4_Init+0x4c>)
 8000ffa:	220c      	movs	r2, #12
 8000ffc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ffe:	4b08      	ldr	r3, [pc, #32]	; (8001020 <MX_UART4_Init+0x4c>)
 8001000:	2200      	movs	r2, #0
 8001002:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001004:	4b06      	ldr	r3, [pc, #24]	; (8001020 <MX_UART4_Init+0x4c>)
 8001006:	2200      	movs	r2, #0
 8001008:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800100a:	4805      	ldr	r0, [pc, #20]	; (8001020 <MX_UART4_Init+0x4c>)
 800100c:	f003 f938 	bl	8004280 <HAL_UART_Init>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001016:	f000 f8e1 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	20004bf0 	.word	0x20004bf0
 8001024:	40004c00 	.word	0x40004c00

08001028 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800102c:	4b11      	ldr	r3, [pc, #68]	; (8001074 <MX_UART5_Init+0x4c>)
 800102e:	4a12      	ldr	r2, [pc, #72]	; (8001078 <MX_UART5_Init+0x50>)
 8001030:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 57600;
 8001032:	4b10      	ldr	r3, [pc, #64]	; (8001074 <MX_UART5_Init+0x4c>)
 8001034:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001038:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800103a:	4b0e      	ldr	r3, [pc, #56]	; (8001074 <MX_UART5_Init+0x4c>)
 800103c:	2200      	movs	r2, #0
 800103e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001040:	4b0c      	ldr	r3, [pc, #48]	; (8001074 <MX_UART5_Init+0x4c>)
 8001042:	2200      	movs	r2, #0
 8001044:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001046:	4b0b      	ldr	r3, [pc, #44]	; (8001074 <MX_UART5_Init+0x4c>)
 8001048:	2200      	movs	r2, #0
 800104a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800104c:	4b09      	ldr	r3, [pc, #36]	; (8001074 <MX_UART5_Init+0x4c>)
 800104e:	220c      	movs	r2, #12
 8001050:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001052:	4b08      	ldr	r3, [pc, #32]	; (8001074 <MX_UART5_Init+0x4c>)
 8001054:	2200      	movs	r2, #0
 8001056:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001058:	4b06      	ldr	r3, [pc, #24]	; (8001074 <MX_UART5_Init+0x4c>)
 800105a:	2200      	movs	r2, #0
 800105c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800105e:	4805      	ldr	r0, [pc, #20]	; (8001074 <MX_UART5_Init+0x4c>)
 8001060:	f003 f90e 	bl	8004280 <HAL_UART_Init>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800106a:	f000 f8b7 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	20004b28 	.word	0x20004b28
 8001078:	40005000 	.word	0x40005000

0800107c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001080:	4b11      	ldr	r3, [pc, #68]	; (80010c8 <MX_USART1_UART_Init+0x4c>)
 8001082:	4a12      	ldr	r2, [pc, #72]	; (80010cc <MX_USART1_UART_Init+0x50>)
 8001084:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8001086:	4b10      	ldr	r3, [pc, #64]	; (80010c8 <MX_USART1_UART_Init+0x4c>)
 8001088:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 800108c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800108e:	4b0e      	ldr	r3, [pc, #56]	; (80010c8 <MX_USART1_UART_Init+0x4c>)
 8001090:	2200      	movs	r2, #0
 8001092:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001094:	4b0c      	ldr	r3, [pc, #48]	; (80010c8 <MX_USART1_UART_Init+0x4c>)
 8001096:	2200      	movs	r2, #0
 8001098:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800109a:	4b0b      	ldr	r3, [pc, #44]	; (80010c8 <MX_USART1_UART_Init+0x4c>)
 800109c:	2200      	movs	r2, #0
 800109e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010a0:	4b09      	ldr	r3, [pc, #36]	; (80010c8 <MX_USART1_UART_Init+0x4c>)
 80010a2:	220c      	movs	r2, #12
 80010a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010a6:	4b08      	ldr	r3, [pc, #32]	; (80010c8 <MX_USART1_UART_Init+0x4c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010ac:	4b06      	ldr	r3, [pc, #24]	; (80010c8 <MX_USART1_UART_Init+0x4c>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010b2:	4805      	ldr	r0, [pc, #20]	; (80010c8 <MX_USART1_UART_Init+0x4c>)
 80010b4:	f003 f8e4 	bl	8004280 <HAL_UART_Init>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80010be:	f000 f88d 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	20004bb0 	.word	0x20004bb0
 80010cc:	40011000 	.word	0x40011000

080010d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08a      	sub	sp, #40	; 0x28
 80010d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d6:	f107 0314 	add.w	r3, r7, #20
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
 80010e2:	60da      	str	r2, [r3, #12]
 80010e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	613b      	str	r3, [r7, #16]
 80010ea:	4b30      	ldr	r3, [pc, #192]	; (80011ac <MX_GPIO_Init+0xdc>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	4a2f      	ldr	r2, [pc, #188]	; (80011ac <MX_GPIO_Init+0xdc>)
 80010f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010f4:	6313      	str	r3, [r2, #48]	; 0x30
 80010f6:	4b2d      	ldr	r3, [pc, #180]	; (80011ac <MX_GPIO_Init+0xdc>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010fe:	613b      	str	r3, [r7, #16]
 8001100:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	4b29      	ldr	r3, [pc, #164]	; (80011ac <MX_GPIO_Init+0xdc>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	4a28      	ldr	r2, [pc, #160]	; (80011ac <MX_GPIO_Init+0xdc>)
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	6313      	str	r3, [r2, #48]	; 0x30
 8001112:	4b26      	ldr	r3, [pc, #152]	; (80011ac <MX_GPIO_Init+0xdc>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001116:	f003 0301 	and.w	r3, r3, #1
 800111a:	60fb      	str	r3, [r7, #12]
 800111c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800111e:	2300      	movs	r3, #0
 8001120:	60bb      	str	r3, [r7, #8]
 8001122:	4b22      	ldr	r3, [pc, #136]	; (80011ac <MX_GPIO_Init+0xdc>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	4a21      	ldr	r2, [pc, #132]	; (80011ac <MX_GPIO_Init+0xdc>)
 8001128:	f043 0304 	orr.w	r3, r3, #4
 800112c:	6313      	str	r3, [r2, #48]	; 0x30
 800112e:	4b1f      	ldr	r3, [pc, #124]	; (80011ac <MX_GPIO_Init+0xdc>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001132:	f003 0304 	and.w	r3, r3, #4
 8001136:	60bb      	str	r3, [r7, #8]
 8001138:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800113a:	2300      	movs	r3, #0
 800113c:	607b      	str	r3, [r7, #4]
 800113e:	4b1b      	ldr	r3, [pc, #108]	; (80011ac <MX_GPIO_Init+0xdc>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	4a1a      	ldr	r2, [pc, #104]	; (80011ac <MX_GPIO_Init+0xdc>)
 8001144:	f043 0302 	orr.w	r3, r3, #2
 8001148:	6313      	str	r3, [r2, #48]	; 0x30
 800114a:	4b18      	ldr	r3, [pc, #96]	; (80011ac <MX_GPIO_Init+0xdc>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114e:	f003 0302 	and.w	r3, r3, #2
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	603b      	str	r3, [r7, #0]
 800115a:	4b14      	ldr	r3, [pc, #80]	; (80011ac <MX_GPIO_Init+0xdc>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	4a13      	ldr	r2, [pc, #76]	; (80011ac <MX_GPIO_Init+0xdc>)
 8001160:	f043 0308 	orr.w	r3, r3, #8
 8001164:	6313      	str	r3, [r2, #48]	; 0x30
 8001166:	4b11      	ldr	r3, [pc, #68]	; (80011ac <MX_GPIO_Init+0xdc>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	f003 0308 	and.w	r3, r3, #8
 800116e:	603b      	str	r3, [r7, #0]
 8001170:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : minus_Pin */
  GPIO_InitStruct.Pin = minus_Pin;
 8001172:	2320      	movs	r3, #32
 8001174:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001176:	2300      	movs	r3, #0
 8001178:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800117a:	2301      	movs	r3, #1
 800117c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(minus_GPIO_Port, &GPIO_InitStruct);
 800117e:	f107 0314 	add.w	r3, r7, #20
 8001182:	4619      	mov	r1, r3
 8001184:	480a      	ldr	r0, [pc, #40]	; (80011b0 <MX_GPIO_Init+0xe0>)
 8001186:	f001 f8c7 	bl	8002318 <HAL_GPIO_Init>

  /*Configure GPIO pins : select_Pin plus_Pin */
  GPIO_InitStruct.Pin = select_Pin|plus_Pin;
 800118a:	2303      	movs	r3, #3
 800118c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800118e:	2300      	movs	r3, #0
 8001190:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001192:	2301      	movs	r3, #1
 8001194:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001196:	f107 0314 	add.w	r3, r7, #20
 800119a:	4619      	mov	r1, r3
 800119c:	4805      	ldr	r0, [pc, #20]	; (80011b4 <MX_GPIO_Init+0xe4>)
 800119e:	f001 f8bb 	bl	8002318 <HAL_GPIO_Init>

}
 80011a2:	bf00      	nop
 80011a4:	3728      	adds	r7, #40	; 0x28
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40023800 	.word	0x40023800
 80011b0:	40020800 	.word	0x40020800
 80011b4:	40020400 	.word	0x40020400

080011b8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a04      	ldr	r2, [pc, #16]	; (80011d8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d101      	bne.n	80011ce <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80011ca:	f000 fb73 	bl	80018b4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	40010000 	.word	0x40010000

080011dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011e2:	e7fe      	b.n	80011e2 <Error_Handler+0x6>

080011e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ea:	2300      	movs	r3, #0
 80011ec:	607b      	str	r3, [r7, #4]
 80011ee:	4b12      	ldr	r3, [pc, #72]	; (8001238 <HAL_MspInit+0x54>)
 80011f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011f2:	4a11      	ldr	r2, [pc, #68]	; (8001238 <HAL_MspInit+0x54>)
 80011f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011f8:	6453      	str	r3, [r2, #68]	; 0x44
 80011fa:	4b0f      	ldr	r3, [pc, #60]	; (8001238 <HAL_MspInit+0x54>)
 80011fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001202:	607b      	str	r3, [r7, #4]
 8001204:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001206:	2300      	movs	r3, #0
 8001208:	603b      	str	r3, [r7, #0]
 800120a:	4b0b      	ldr	r3, [pc, #44]	; (8001238 <HAL_MspInit+0x54>)
 800120c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800120e:	4a0a      	ldr	r2, [pc, #40]	; (8001238 <HAL_MspInit+0x54>)
 8001210:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001214:	6413      	str	r3, [r2, #64]	; 0x40
 8001216:	4b08      	ldr	r3, [pc, #32]	; (8001238 <HAL_MspInit+0x54>)
 8001218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800121e:	603b      	str	r3, [r7, #0]
 8001220:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001222:	2200      	movs	r2, #0
 8001224:	210f      	movs	r1, #15
 8001226:	f06f 0001 	mvn.w	r0, #1
 800122a:	f001 f829 	bl	8002280 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800122e:	bf00      	nop
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40023800 	.word	0x40023800

0800123c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b08c      	sub	sp, #48	; 0x30
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001244:	f107 031c 	add.w	r3, r7, #28
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a2e      	ldr	r2, [pc, #184]	; (8001314 <HAL_ADC_MspInit+0xd8>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d128      	bne.n	80012b0 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	61bb      	str	r3, [r7, #24]
 8001262:	4b2d      	ldr	r3, [pc, #180]	; (8001318 <HAL_ADC_MspInit+0xdc>)
 8001264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001266:	4a2c      	ldr	r2, [pc, #176]	; (8001318 <HAL_ADC_MspInit+0xdc>)
 8001268:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800126c:	6453      	str	r3, [r2, #68]	; 0x44
 800126e:	4b2a      	ldr	r3, [pc, #168]	; (8001318 <HAL_ADC_MspInit+0xdc>)
 8001270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001276:	61bb      	str	r3, [r7, #24]
 8001278:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800127a:	2300      	movs	r3, #0
 800127c:	617b      	str	r3, [r7, #20]
 800127e:	4b26      	ldr	r3, [pc, #152]	; (8001318 <HAL_ADC_MspInit+0xdc>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001282:	4a25      	ldr	r2, [pc, #148]	; (8001318 <HAL_ADC_MspInit+0xdc>)
 8001284:	f043 0301 	orr.w	r3, r3, #1
 8001288:	6313      	str	r3, [r2, #48]	; 0x30
 800128a:	4b23      	ldr	r3, [pc, #140]	; (8001318 <HAL_ADC_MspInit+0xdc>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128e:	f003 0301 	and.w	r3, r3, #1
 8001292:	617b      	str	r3, [r7, #20]
 8001294:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001296:	2301      	movs	r3, #1
 8001298:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800129a:	2303      	movs	r3, #3
 800129c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129e:	2300      	movs	r3, #0
 80012a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a2:	f107 031c 	add.w	r3, r7, #28
 80012a6:	4619      	mov	r1, r3
 80012a8:	481c      	ldr	r0, [pc, #112]	; (800131c <HAL_ADC_MspInit+0xe0>)
 80012aa:	f001 f835 	bl	8002318 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80012ae:	e02c      	b.n	800130a <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a1a      	ldr	r2, [pc, #104]	; (8001320 <HAL_ADC_MspInit+0xe4>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d127      	bne.n	800130a <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	613b      	str	r3, [r7, #16]
 80012be:	4b16      	ldr	r3, [pc, #88]	; (8001318 <HAL_ADC_MspInit+0xdc>)
 80012c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012c2:	4a15      	ldr	r2, [pc, #84]	; (8001318 <HAL_ADC_MspInit+0xdc>)
 80012c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012c8:	6453      	str	r3, [r2, #68]	; 0x44
 80012ca:	4b13      	ldr	r3, [pc, #76]	; (8001318 <HAL_ADC_MspInit+0xdc>)
 80012cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012d2:	613b      	str	r3, [r7, #16]
 80012d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	60fb      	str	r3, [r7, #12]
 80012da:	4b0f      	ldr	r3, [pc, #60]	; (8001318 <HAL_ADC_MspInit+0xdc>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	4a0e      	ldr	r2, [pc, #56]	; (8001318 <HAL_ADC_MspInit+0xdc>)
 80012e0:	f043 0301 	orr.w	r3, r3, #1
 80012e4:	6313      	str	r3, [r2, #48]	; 0x30
 80012e6:	4b0c      	ldr	r3, [pc, #48]	; (8001318 <HAL_ADC_MspInit+0xdc>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	f003 0301 	and.w	r3, r3, #1
 80012ee:	60fb      	str	r3, [r7, #12]
 80012f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012f2:	2302      	movs	r3, #2
 80012f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012f6:	2303      	movs	r3, #3
 80012f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fa:	2300      	movs	r3, #0
 80012fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012fe:	f107 031c 	add.w	r3, r7, #28
 8001302:	4619      	mov	r1, r3
 8001304:	4805      	ldr	r0, [pc, #20]	; (800131c <HAL_ADC_MspInit+0xe0>)
 8001306:	f001 f807 	bl	8002318 <HAL_GPIO_Init>
}
 800130a:	bf00      	nop
 800130c:	3730      	adds	r7, #48	; 0x30
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	40012000 	.word	0x40012000
 8001318:	40023800 	.word	0x40023800
 800131c:	40020000 	.word	0x40020000
 8001320:	40012100 	.word	0x40012100

08001324 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b08c      	sub	sp, #48	; 0x30
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800132c:	f107 031c 	add.w	r3, r7, #28
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
 8001338:	60da      	str	r2, [r3, #12]
 800133a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a32      	ldr	r2, [pc, #200]	; (800140c <HAL_I2C_MspInit+0xe8>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d12c      	bne.n	80013a0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	61bb      	str	r3, [r7, #24]
 800134a:	4b31      	ldr	r3, [pc, #196]	; (8001410 <HAL_I2C_MspInit+0xec>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134e:	4a30      	ldr	r2, [pc, #192]	; (8001410 <HAL_I2C_MspInit+0xec>)
 8001350:	f043 0302 	orr.w	r3, r3, #2
 8001354:	6313      	str	r3, [r2, #48]	; 0x30
 8001356:	4b2e      	ldr	r3, [pc, #184]	; (8001410 <HAL_I2C_MspInit+0xec>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	f003 0302 	and.w	r3, r3, #2
 800135e:	61bb      	str	r3, [r7, #24]
 8001360:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001362:	23c0      	movs	r3, #192	; 0xc0
 8001364:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001366:	2312      	movs	r3, #18
 8001368:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800136a:	2301      	movs	r3, #1
 800136c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800136e:	2303      	movs	r3, #3
 8001370:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001372:	2304      	movs	r3, #4
 8001374:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001376:	f107 031c 	add.w	r3, r7, #28
 800137a:	4619      	mov	r1, r3
 800137c:	4825      	ldr	r0, [pc, #148]	; (8001414 <HAL_I2C_MspInit+0xf0>)
 800137e:	f000 ffcb 	bl	8002318 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	617b      	str	r3, [r7, #20]
 8001386:	4b22      	ldr	r3, [pc, #136]	; (8001410 <HAL_I2C_MspInit+0xec>)
 8001388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138a:	4a21      	ldr	r2, [pc, #132]	; (8001410 <HAL_I2C_MspInit+0xec>)
 800138c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001390:	6413      	str	r3, [r2, #64]	; 0x40
 8001392:	4b1f      	ldr	r3, [pc, #124]	; (8001410 <HAL_I2C_MspInit+0xec>)
 8001394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001396:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800139a:	617b      	str	r3, [r7, #20]
 800139c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800139e:	e031      	b.n	8001404 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a1c      	ldr	r2, [pc, #112]	; (8001418 <HAL_I2C_MspInit+0xf4>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d12c      	bne.n	8001404 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	613b      	str	r3, [r7, #16]
 80013ae:	4b18      	ldr	r3, [pc, #96]	; (8001410 <HAL_I2C_MspInit+0xec>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	4a17      	ldr	r2, [pc, #92]	; (8001410 <HAL_I2C_MspInit+0xec>)
 80013b4:	f043 0302 	orr.w	r3, r3, #2
 80013b8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ba:	4b15      	ldr	r3, [pc, #84]	; (8001410 <HAL_I2C_MspInit+0xec>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013be:	f003 0302 	and.w	r3, r3, #2
 80013c2:	613b      	str	r3, [r7, #16]
 80013c4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80013c6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80013ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013cc:	2312      	movs	r3, #18
 80013ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013d0:	2301      	movs	r3, #1
 80013d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d4:	2303      	movs	r3, #3
 80013d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80013d8:	2304      	movs	r3, #4
 80013da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013dc:	f107 031c 	add.w	r3, r7, #28
 80013e0:	4619      	mov	r1, r3
 80013e2:	480c      	ldr	r0, [pc, #48]	; (8001414 <HAL_I2C_MspInit+0xf0>)
 80013e4:	f000 ff98 	bl	8002318 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80013e8:	2300      	movs	r3, #0
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	4b08      	ldr	r3, [pc, #32]	; (8001410 <HAL_I2C_MspInit+0xec>)
 80013ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f0:	4a07      	ldr	r2, [pc, #28]	; (8001410 <HAL_I2C_MspInit+0xec>)
 80013f2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013f6:	6413      	str	r3, [r2, #64]	; 0x40
 80013f8:	4b05      	ldr	r3, [pc, #20]	; (8001410 <HAL_I2C_MspInit+0xec>)
 80013fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	68fb      	ldr	r3, [r7, #12]
}
 8001404:	bf00      	nop
 8001406:	3730      	adds	r7, #48	; 0x30
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40005400 	.word	0x40005400
 8001410:	40023800 	.word	0x40023800
 8001414:	40020400 	.word	0x40020400
 8001418:	40005800 	.word	0x40005800

0800141c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800142c:	d115      	bne.n	800145a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	60fb      	str	r3, [r7, #12]
 8001432:	4b0c      	ldr	r3, [pc, #48]	; (8001464 <HAL_TIM_Base_MspInit+0x48>)
 8001434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001436:	4a0b      	ldr	r2, [pc, #44]	; (8001464 <HAL_TIM_Base_MspInit+0x48>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	6413      	str	r3, [r2, #64]	; 0x40
 800143e:	4b09      	ldr	r3, [pc, #36]	; (8001464 <HAL_TIM_Base_MspInit+0x48>)
 8001440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	60fb      	str	r3, [r7, #12]
 8001448:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800144a:	2200      	movs	r2, #0
 800144c:	2105      	movs	r1, #5
 800144e:	201c      	movs	r0, #28
 8001450:	f000 ff16 	bl	8002280 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001454:	201c      	movs	r0, #28
 8001456:	f000 ff2f 	bl	80022b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800145a:	bf00      	nop
 800145c:	3710      	adds	r7, #16
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	40023800 	.word	0x40023800

08001468 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b08e      	sub	sp, #56	; 0x38
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001470:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	609a      	str	r2, [r3, #8]
 800147c:	60da      	str	r2, [r3, #12]
 800147e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a67      	ldr	r2, [pc, #412]	; (8001624 <HAL_UART_MspInit+0x1bc>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d135      	bne.n	80014f6 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	623b      	str	r3, [r7, #32]
 800148e:	4b66      	ldr	r3, [pc, #408]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 8001490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001492:	4a65      	ldr	r2, [pc, #404]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 8001494:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001498:	6413      	str	r3, [r2, #64]	; 0x40
 800149a:	4b63      	ldr	r3, [pc, #396]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 800149c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80014a2:	623b      	str	r3, [r7, #32]
 80014a4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014a6:	2300      	movs	r3, #0
 80014a8:	61fb      	str	r3, [r7, #28]
 80014aa:	4b5f      	ldr	r3, [pc, #380]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ae:	4a5e      	ldr	r2, [pc, #376]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 80014b0:	f043 0304 	orr.w	r3, r3, #4
 80014b4:	6313      	str	r3, [r2, #48]	; 0x30
 80014b6:	4b5c      	ldr	r3, [pc, #368]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ba:	f003 0304 	and.w	r3, r3, #4
 80014be:	61fb      	str	r3, [r7, #28]
 80014c0:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80014c2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80014c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c8:	2302      	movs	r3, #2
 80014ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014cc:	2301      	movs	r3, #1
 80014ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d0:	2303      	movs	r3, #3
 80014d2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80014d4:	2308      	movs	r3, #8
 80014d6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014dc:	4619      	mov	r1, r3
 80014de:	4853      	ldr	r0, [pc, #332]	; (800162c <HAL_UART_MspInit+0x1c4>)
 80014e0:	f000 ff1a 	bl	8002318 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 80014e4:	2200      	movs	r2, #0
 80014e6:	2105      	movs	r1, #5
 80014e8:	2034      	movs	r0, #52	; 0x34
 80014ea:	f000 fec9 	bl	8002280 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80014ee:	2034      	movs	r0, #52	; 0x34
 80014f0:	f000 fee2 	bl	80022b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80014f4:	e092      	b.n	800161c <HAL_UART_MspInit+0x1b4>
  else if(huart->Instance==UART5)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a4d      	ldr	r2, [pc, #308]	; (8001630 <HAL_UART_MspInit+0x1c8>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d153      	bne.n	80015a8 <HAL_UART_MspInit+0x140>
    __HAL_RCC_UART5_CLK_ENABLE();
 8001500:	2300      	movs	r3, #0
 8001502:	61bb      	str	r3, [r7, #24]
 8001504:	4b48      	ldr	r3, [pc, #288]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 8001506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001508:	4a47      	ldr	r2, [pc, #284]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 800150a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800150e:	6413      	str	r3, [r2, #64]	; 0x40
 8001510:	4b45      	ldr	r3, [pc, #276]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 8001512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001514:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001518:	61bb      	str	r3, [r7, #24]
 800151a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]
 8001520:	4b41      	ldr	r3, [pc, #260]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 8001522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001524:	4a40      	ldr	r2, [pc, #256]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 8001526:	f043 0304 	orr.w	r3, r3, #4
 800152a:	6313      	str	r3, [r2, #48]	; 0x30
 800152c:	4b3e      	ldr	r3, [pc, #248]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 800152e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001530:	f003 0304 	and.w	r3, r3, #4
 8001534:	617b      	str	r3, [r7, #20]
 8001536:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001538:	2300      	movs	r3, #0
 800153a:	613b      	str	r3, [r7, #16]
 800153c:	4b3a      	ldr	r3, [pc, #232]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 800153e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001540:	4a39      	ldr	r2, [pc, #228]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 8001542:	f043 0308 	orr.w	r3, r3, #8
 8001546:	6313      	str	r3, [r2, #48]	; 0x30
 8001548:	4b37      	ldr	r3, [pc, #220]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 800154a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154c:	f003 0308 	and.w	r3, r3, #8
 8001550:	613b      	str	r3, [r7, #16]
 8001552:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001554:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001558:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155a:	2302      	movs	r3, #2
 800155c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800155e:	2301      	movs	r3, #1
 8001560:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001562:	2303      	movs	r3, #3
 8001564:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001566:	2308      	movs	r3, #8
 8001568:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800156a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800156e:	4619      	mov	r1, r3
 8001570:	482e      	ldr	r0, [pc, #184]	; (800162c <HAL_UART_MspInit+0x1c4>)
 8001572:	f000 fed1 	bl	8002318 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001576:	2304      	movs	r3, #4
 8001578:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157a:	2302      	movs	r3, #2
 800157c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800157e:	2301      	movs	r3, #1
 8001580:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001582:	2303      	movs	r3, #3
 8001584:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001586:	2308      	movs	r3, #8
 8001588:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800158a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800158e:	4619      	mov	r1, r3
 8001590:	4828      	ldr	r0, [pc, #160]	; (8001634 <HAL_UART_MspInit+0x1cc>)
 8001592:	f000 fec1 	bl	8002318 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8001596:	2200      	movs	r2, #0
 8001598:	2105      	movs	r1, #5
 800159a:	2035      	movs	r0, #53	; 0x35
 800159c:	f000 fe70 	bl	8002280 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80015a0:	2035      	movs	r0, #53	; 0x35
 80015a2:	f000 fe89 	bl	80022b8 <HAL_NVIC_EnableIRQ>
}
 80015a6:	e039      	b.n	800161c <HAL_UART_MspInit+0x1b4>
  else if(huart->Instance==USART1)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a22      	ldr	r2, [pc, #136]	; (8001638 <HAL_UART_MspInit+0x1d0>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d134      	bne.n	800161c <HAL_UART_MspInit+0x1b4>
    __HAL_RCC_USART1_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	60fb      	str	r3, [r7, #12]
 80015b6:	4b1c      	ldr	r3, [pc, #112]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 80015b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ba:	4a1b      	ldr	r2, [pc, #108]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 80015bc:	f043 0310 	orr.w	r3, r3, #16
 80015c0:	6453      	str	r3, [r2, #68]	; 0x44
 80015c2:	4b19      	ldr	r3, [pc, #100]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 80015c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c6:	f003 0310 	and.w	r3, r3, #16
 80015ca:	60fb      	str	r3, [r7, #12]
 80015cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	4b15      	ldr	r3, [pc, #84]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d6:	4a14      	ldr	r2, [pc, #80]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	6313      	str	r3, [r2, #48]	; 0x30
 80015de:	4b12      	ldr	r3, [pc, #72]	; (8001628 <HAL_UART_MspInit+0x1c0>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	60bb      	str	r3, [r7, #8]
 80015e8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80015ea:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80015ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f0:	2302      	movs	r3, #2
 80015f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f4:	2300      	movs	r3, #0
 80015f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015f8:	2303      	movs	r3, #3
 80015fa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015fc:	2307      	movs	r3, #7
 80015fe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001600:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001604:	4619      	mov	r1, r3
 8001606:	480d      	ldr	r0, [pc, #52]	; (800163c <HAL_UART_MspInit+0x1d4>)
 8001608:	f000 fe86 	bl	8002318 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800160c:	2200      	movs	r2, #0
 800160e:	2105      	movs	r1, #5
 8001610:	2025      	movs	r0, #37	; 0x25
 8001612:	f000 fe35 	bl	8002280 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001616:	2025      	movs	r0, #37	; 0x25
 8001618:	f000 fe4e 	bl	80022b8 <HAL_NVIC_EnableIRQ>
}
 800161c:	bf00      	nop
 800161e:	3738      	adds	r7, #56	; 0x38
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40004c00 	.word	0x40004c00
 8001628:	40023800 	.word	0x40023800
 800162c:	40020800 	.word	0x40020800
 8001630:	40005000 	.word	0x40005000
 8001634:	40020c00 	.word	0x40020c00
 8001638:	40011000 	.word	0x40011000
 800163c:	40020000 	.word	0x40020000

08001640 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b08c      	sub	sp, #48	; 0x30
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001648:	2300      	movs	r3, #0
 800164a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800164c:	2300      	movs	r3, #0
 800164e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8001650:	2200      	movs	r2, #0
 8001652:	6879      	ldr	r1, [r7, #4]
 8001654:	2019      	movs	r0, #25
 8001656:	f000 fe13 	bl	8002280 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800165a:	2019      	movs	r0, #25
 800165c:	f000 fe2c 	bl	80022b8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001660:	2300      	movs	r3, #0
 8001662:	60fb      	str	r3, [r7, #12]
 8001664:	4b1f      	ldr	r3, [pc, #124]	; (80016e4 <HAL_InitTick+0xa4>)
 8001666:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001668:	4a1e      	ldr	r2, [pc, #120]	; (80016e4 <HAL_InitTick+0xa4>)
 800166a:	f043 0301 	orr.w	r3, r3, #1
 800166e:	6453      	str	r3, [r2, #68]	; 0x44
 8001670:	4b1c      	ldr	r3, [pc, #112]	; (80016e4 <HAL_InitTick+0xa4>)
 8001672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001674:	f003 0301 	and.w	r3, r3, #1
 8001678:	60fb      	str	r3, [r7, #12]
 800167a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800167c:	f107 0210 	add.w	r2, r7, #16
 8001680:	f107 0314 	add.w	r3, r7, #20
 8001684:	4611      	mov	r1, r2
 8001686:	4618      	mov	r0, r3
 8001688:	f002 f9c8 	bl	8003a1c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800168c:	f002 f9b2 	bl	80039f4 <HAL_RCC_GetPCLK2Freq>
 8001690:	4603      	mov	r3, r0
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001698:	4a13      	ldr	r2, [pc, #76]	; (80016e8 <HAL_InitTick+0xa8>)
 800169a:	fba2 2303 	umull	r2, r3, r2, r3
 800169e:	0c9b      	lsrs	r3, r3, #18
 80016a0:	3b01      	subs	r3, #1
 80016a2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80016a4:	4b11      	ldr	r3, [pc, #68]	; (80016ec <HAL_InitTick+0xac>)
 80016a6:	4a12      	ldr	r2, [pc, #72]	; (80016f0 <HAL_InitTick+0xb0>)
 80016a8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80016aa:	4b10      	ldr	r3, [pc, #64]	; (80016ec <HAL_InitTick+0xac>)
 80016ac:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016b0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80016b2:	4a0e      	ldr	r2, [pc, #56]	; (80016ec <HAL_InitTick+0xac>)
 80016b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016b6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80016b8:	4b0c      	ldr	r3, [pc, #48]	; (80016ec <HAL_InitTick+0xac>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016be:	4b0b      	ldr	r3, [pc, #44]	; (80016ec <HAL_InitTick+0xac>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80016c4:	4809      	ldr	r0, [pc, #36]	; (80016ec <HAL_InitTick+0xac>)
 80016c6:	f002 f9db 	bl	8003a80 <HAL_TIM_Base_Init>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d104      	bne.n	80016da <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80016d0:	4806      	ldr	r0, [pc, #24]	; (80016ec <HAL_InitTick+0xac>)
 80016d2:	f002 fa00 	bl	8003ad6 <HAL_TIM_Base_Start_IT>
 80016d6:	4603      	mov	r3, r0
 80016d8:	e000      	b.n	80016dc <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3730      	adds	r7, #48	; 0x30
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40023800 	.word	0x40023800
 80016e8:	431bde83 	.word	0x431bde83
 80016ec:	20004c70 	.word	0x20004c70
 80016f0:	40010000 	.word	0x40010000

080016f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016f8:	e7fe      	b.n	80016f8 <NMI_Handler+0x4>

080016fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016fa:	b480      	push	{r7}
 80016fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016fe:	e7fe      	b.n	80016fe <HardFault_Handler+0x4>

08001700 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001704:	e7fe      	b.n	8001704 <MemManage_Handler+0x4>

08001706 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001706:	b480      	push	{r7}
 8001708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800170a:	e7fe      	b.n	800170a <BusFault_Handler+0x4>

0800170c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001710:	e7fe      	b.n	8001710 <UsageFault_Handler+0x4>

08001712 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001712:	b480      	push	{r7}
 8001714:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001716:	bf00      	nop
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001724:	4802      	ldr	r0, [pc, #8]	; (8001730 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001726:	f002 f9fa 	bl	8003b1e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800172a:	bf00      	nop
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	20004c70 	.word	0x20004c70

08001734 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001738:	4802      	ldr	r0, [pc, #8]	; (8001744 <TIM2_IRQHandler+0x10>)
 800173a:	f002 f9f0 	bl	8003b1e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	20004c30 	.word	0x20004c30

08001748 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800174c:	4802      	ldr	r0, [pc, #8]	; (8001758 <USART1_IRQHandler+0x10>)
 800174e:	f002 fe39 	bl	80043c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20004bb0 	.word	0x20004bb0

0800175c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001760:	4802      	ldr	r0, [pc, #8]	; (800176c <UART4_IRQHandler+0x10>)
 8001762:	f002 fe2f 	bl	80043c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	20004bf0 	.word	0x20004bf0

08001770 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001774:	4802      	ldr	r0, [pc, #8]	; (8001780 <UART5_IRQHandler+0x10>)
 8001776:	f002 fe25 	bl	80043c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20004b28 	.word	0x20004b28

08001784 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b086      	sub	sp, #24
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800178c:	4a14      	ldr	r2, [pc, #80]	; (80017e0 <_sbrk+0x5c>)
 800178e:	4b15      	ldr	r3, [pc, #84]	; (80017e4 <_sbrk+0x60>)
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001798:	4b13      	ldr	r3, [pc, #76]	; (80017e8 <_sbrk+0x64>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d102      	bne.n	80017a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017a0:	4b11      	ldr	r3, [pc, #68]	; (80017e8 <_sbrk+0x64>)
 80017a2:	4a12      	ldr	r2, [pc, #72]	; (80017ec <_sbrk+0x68>)
 80017a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017a6:	4b10      	ldr	r3, [pc, #64]	; (80017e8 <_sbrk+0x64>)
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4413      	add	r3, r2
 80017ae:	693a      	ldr	r2, [r7, #16]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d207      	bcs.n	80017c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017b4:	f007 ffea 	bl	800978c <__errno>
 80017b8:	4602      	mov	r2, r0
 80017ba:	230c      	movs	r3, #12
 80017bc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80017be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80017c2:	e009      	b.n	80017d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017c4:	4b08      	ldr	r3, [pc, #32]	; (80017e8 <_sbrk+0x64>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ca:	4b07      	ldr	r3, [pc, #28]	; (80017e8 <_sbrk+0x64>)
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4413      	add	r3, r2
 80017d2:	4a05      	ldr	r2, [pc, #20]	; (80017e8 <_sbrk+0x64>)
 80017d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017d6:	68fb      	ldr	r3, [r7, #12]
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3718      	adds	r7, #24
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	20020000 	.word	0x20020000
 80017e4:	00000400 	.word	0x00000400
 80017e8:	200000b8 	.word	0x200000b8
 80017ec:	20004d60 	.word	0x20004d60

080017f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017f4:	4b08      	ldr	r3, [pc, #32]	; (8001818 <SystemInit+0x28>)
 80017f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017fa:	4a07      	ldr	r2, [pc, #28]	; (8001818 <SystemInit+0x28>)
 80017fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001800:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001804:	4b04      	ldr	r3, [pc, #16]	; (8001818 <SystemInit+0x28>)
 8001806:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800180a:	609a      	str	r2, [r3, #8]
#endif
}
 800180c:	bf00      	nop
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800181c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001854 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001820:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001822:	e003      	b.n	800182c <LoopCopyDataInit>

08001824 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001824:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001826:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001828:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800182a:	3104      	adds	r1, #4

0800182c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800182c:	480b      	ldr	r0, [pc, #44]	; (800185c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800182e:	4b0c      	ldr	r3, [pc, #48]	; (8001860 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001830:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001832:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001834:	d3f6      	bcc.n	8001824 <CopyDataInit>
  ldr  r2, =_sbss
 8001836:	4a0b      	ldr	r2, [pc, #44]	; (8001864 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001838:	e002      	b.n	8001840 <LoopFillZerobss>

0800183a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800183a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800183c:	f842 3b04 	str.w	r3, [r2], #4

08001840 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001840:	4b09      	ldr	r3, [pc, #36]	; (8001868 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001842:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001844:	d3f9      	bcc.n	800183a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001846:	f7ff ffd3 	bl	80017f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800184a:	f007 ffa5 	bl	8009798 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800184e:	f7ff f9ef 	bl	8000c30 <main>
  bx  lr    
 8001852:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001854:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001858:	0800a1e4 	.word	0x0800a1e4
  ldr  r0, =_sdata
 800185c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001860:	20000078 	.word	0x20000078
  ldr  r2, =_sbss
 8001864:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 8001868:	20004d60 	.word	0x20004d60

0800186c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800186c:	e7fe      	b.n	800186c <ADC_IRQHandler>
	...

08001870 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001874:	4b0e      	ldr	r3, [pc, #56]	; (80018b0 <HAL_Init+0x40>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a0d      	ldr	r2, [pc, #52]	; (80018b0 <HAL_Init+0x40>)
 800187a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800187e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001880:	4b0b      	ldr	r3, [pc, #44]	; (80018b0 <HAL_Init+0x40>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a0a      	ldr	r2, [pc, #40]	; (80018b0 <HAL_Init+0x40>)
 8001886:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800188a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800188c:	4b08      	ldr	r3, [pc, #32]	; (80018b0 <HAL_Init+0x40>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a07      	ldr	r2, [pc, #28]	; (80018b0 <HAL_Init+0x40>)
 8001892:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001896:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001898:	2003      	movs	r0, #3
 800189a:	f000 fce6 	bl	800226a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800189e:	2000      	movs	r0, #0
 80018a0:	f7ff fece 	bl	8001640 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018a4:	f7ff fc9e 	bl	80011e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40023c00 	.word	0x40023c00

080018b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018b8:	4b06      	ldr	r3, [pc, #24]	; (80018d4 <HAL_IncTick+0x20>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	461a      	mov	r2, r3
 80018be:	4b06      	ldr	r3, [pc, #24]	; (80018d8 <HAL_IncTick+0x24>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4413      	add	r3, r2
 80018c4:	4a04      	ldr	r2, [pc, #16]	; (80018d8 <HAL_IncTick+0x24>)
 80018c6:	6013      	str	r3, [r2, #0]
}
 80018c8:	bf00      	nop
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	20000008 	.word	0x20000008
 80018d8:	20004cb0 	.word	0x20004cb0

080018dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  return uwTick;
 80018e0:	4b03      	ldr	r3, [pc, #12]	; (80018f0 <HAL_GetTick+0x14>)
 80018e2:	681b      	ldr	r3, [r3, #0]
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	20004cb0 	.word	0x20004cb0

080018f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018fc:	f7ff ffee 	bl	80018dc <HAL_GetTick>
 8001900:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800190c:	d005      	beq.n	800191a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800190e:	4b09      	ldr	r3, [pc, #36]	; (8001934 <HAL_Delay+0x40>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	461a      	mov	r2, r3
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	4413      	add	r3, r2
 8001918:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800191a:	bf00      	nop
 800191c:	f7ff ffde 	bl	80018dc <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	68bb      	ldr	r3, [r7, #8]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	68fa      	ldr	r2, [r7, #12]
 8001928:	429a      	cmp	r2, r3
 800192a:	d8f7      	bhi.n	800191c <HAL_Delay+0x28>
  {
  }
}
 800192c:	bf00      	nop
 800192e:	3710      	adds	r7, #16
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	20000008 	.word	0x20000008

08001938 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001940:	2300      	movs	r3, #0
 8001942:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d101      	bne.n	800194e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e033      	b.n	80019b6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001952:	2b00      	cmp	r3, #0
 8001954:	d109      	bne.n	800196a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f7ff fc70 	bl	800123c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2200      	movs	r2, #0
 8001960:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2200      	movs	r2, #0
 8001966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196e:	f003 0310 	and.w	r3, r3, #16
 8001972:	2b00      	cmp	r3, #0
 8001974:	d118      	bne.n	80019a8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800197e:	f023 0302 	bic.w	r3, r3, #2
 8001982:	f043 0202 	orr.w	r2, r3, #2
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f000 fac4 	bl	8001f18 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2200      	movs	r2, #0
 8001994:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199a:	f023 0303 	bic.w	r3, r3, #3
 800199e:	f043 0201 	orr.w	r2, r3, #1
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	641a      	str	r2, [r3, #64]	; 0x40
 80019a6:	e001      	b.n	80019ac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3710      	adds	r7, #16
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
	...

080019c0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80019c8:	2300      	movs	r3, #0
 80019ca:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d101      	bne.n	80019da <HAL_ADC_Start+0x1a>
 80019d6:	2302      	movs	r3, #2
 80019d8:	e0a5      	b.n	8001b26 <HAL_ADC_Start+0x166>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2201      	movs	r2, #1
 80019de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	f003 0301 	and.w	r3, r3, #1
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d018      	beq.n	8001a22 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	689a      	ldr	r2, [r3, #8]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f042 0201 	orr.w	r2, r2, #1
 80019fe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001a00:	4b4c      	ldr	r3, [pc, #304]	; (8001b34 <HAL_ADC_Start+0x174>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a4c      	ldr	r2, [pc, #304]	; (8001b38 <HAL_ADC_Start+0x178>)
 8001a06:	fba2 2303 	umull	r2, r3, r2, r3
 8001a0a:	0c9a      	lsrs	r2, r3, #18
 8001a0c:	4613      	mov	r3, r2
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	4413      	add	r3, r2
 8001a12:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001a14:	e002      	b.n	8001a1c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	3b01      	subs	r3, #1
 8001a1a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d1f9      	bne.n	8001a16 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d179      	bne.n	8001b24 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a34:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001a38:	f023 0301 	bic.w	r3, r3, #1
 8001a3c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d007      	beq.n	8001a62 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a56:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a5a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a6e:	d106      	bne.n	8001a7e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a74:	f023 0206 	bic.w	r2, r3, #6
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	645a      	str	r2, [r3, #68]	; 0x44
 8001a7c:	e002      	b.n	8001a84 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2200      	movs	r2, #0
 8001a82:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2200      	movs	r2, #0
 8001a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a8c:	4b2b      	ldr	r3, [pc, #172]	; (8001b3c <HAL_ADC_Start+0x17c>)
 8001a8e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001a98:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	f003 031f 	and.w	r3, r3, #31
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d12a      	bne.n	8001afc <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a25      	ldr	r2, [pc, #148]	; (8001b40 <HAL_ADC_Start+0x180>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d015      	beq.n	8001adc <HAL_ADC_Start+0x11c>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a23      	ldr	r2, [pc, #140]	; (8001b44 <HAL_ADC_Start+0x184>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d105      	bne.n	8001ac6 <HAL_ADC_Start+0x106>
 8001aba:	4b20      	ldr	r3, [pc, #128]	; (8001b3c <HAL_ADC_Start+0x17c>)
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f003 031f 	and.w	r3, r3, #31
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d00a      	beq.n	8001adc <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a1f      	ldr	r2, [pc, #124]	; (8001b48 <HAL_ADC_Start+0x188>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d129      	bne.n	8001b24 <HAL_ADC_Start+0x164>
 8001ad0:	4b1a      	ldr	r3, [pc, #104]	; (8001b3c <HAL_ADC_Start+0x17c>)
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f003 031f 	and.w	r3, r3, #31
 8001ad8:	2b0f      	cmp	r3, #15
 8001ada:	d823      	bhi.n	8001b24 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d11c      	bne.n	8001b24 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	689a      	ldr	r2, [r3, #8]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001af8:	609a      	str	r2, [r3, #8]
 8001afa:	e013      	b.n	8001b24 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a0f      	ldr	r2, [pc, #60]	; (8001b40 <HAL_ADC_Start+0x180>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d10e      	bne.n	8001b24 <HAL_ADC_Start+0x164>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d107      	bne.n	8001b24 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	689a      	ldr	r2, [r3, #8]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001b22:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3714      	adds	r7, #20
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	20000000 	.word	0x20000000
 8001b38:	431bde83 	.word	0x431bde83
 8001b3c:	40012300 	.word	0x40012300
 8001b40:	40012000 	.word	0x40012000
 8001b44:	40012100 	.word	0x40012100
 8001b48:	40012200 	.word	0x40012200

08001b4c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d101      	bne.n	8001b62 <HAL_ADC_Stop+0x16>
 8001b5e:	2302      	movs	r3, #2
 8001b60:	e021      	b.n	8001ba6 <HAL_ADC_Stop+0x5a>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2201      	movs	r2, #1
 8001b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	689a      	ldr	r2, [r3, #8]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f022 0201 	bic.w	r2, r2, #1
 8001b78:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d109      	bne.n	8001b9c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001b90:	f023 0301 	bic.w	r3, r3, #1
 8001b94:	f043 0201 	orr.w	r2, r3, #1
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr

08001bb2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b084      	sub	sp, #16
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
 8001bba:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001bce:	d113      	bne.n	8001bf8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001bda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001bde:	d10b      	bne.n	8001bf8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be4:	f043 0220 	orr.w	r2, r3, #32
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e05c      	b.n	8001cb2 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001bf8:	f7ff fe70 	bl	80018dc <HAL_GetTick>
 8001bfc:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001bfe:	e01a      	b.n	8001c36 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c06:	d016      	beq.n	8001c36 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d007      	beq.n	8001c1e <HAL_ADC_PollForConversion+0x6c>
 8001c0e:	f7ff fe65 	bl	80018dc <HAL_GetTick>
 8001c12:	4602      	mov	r2, r0
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	683a      	ldr	r2, [r7, #0]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d20b      	bcs.n	8001c36 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c22:	f043 0204 	orr.w	r2, r3, #4
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e03d      	b.n	8001cb2 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0302 	and.w	r3, r3, #2
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d1dd      	bne.n	8001c00 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f06f 0212 	mvn.w	r2, #18
 8001c4c:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d123      	bne.n	8001cb0 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d11f      	bne.n	8001cb0 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c76:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d006      	beq.n	8001c8c <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d111      	bne.n	8001cb0 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c90:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d105      	bne.n	8001cb0 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca8:	f043 0201 	orr.w	r2, r3, #1
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3710      	adds	r7, #16
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001cba:	b480      	push	{r7}
 8001cbc:	b083      	sub	sp, #12
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d101      	bne.n	8001cf0 <HAL_ADC_ConfigChannel+0x1c>
 8001cec:	2302      	movs	r3, #2
 8001cee:	e105      	b.n	8001efc <HAL_ADC_ConfigChannel+0x228>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2b09      	cmp	r3, #9
 8001cfe:	d925      	bls.n	8001d4c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	68d9      	ldr	r1, [r3, #12]
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	b29b      	uxth	r3, r3
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	4613      	mov	r3, r2
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	4413      	add	r3, r2
 8001d14:	3b1e      	subs	r3, #30
 8001d16:	2207      	movs	r2, #7
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	43da      	mvns	r2, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	400a      	ands	r2, r1
 8001d24:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	68d9      	ldr	r1, [r3, #12]
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	689a      	ldr	r2, [r3, #8]
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	b29b      	uxth	r3, r3
 8001d36:	4618      	mov	r0, r3
 8001d38:	4603      	mov	r3, r0
 8001d3a:	005b      	lsls	r3, r3, #1
 8001d3c:	4403      	add	r3, r0
 8001d3e:	3b1e      	subs	r3, #30
 8001d40:	409a      	lsls	r2, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	430a      	orrs	r2, r1
 8001d48:	60da      	str	r2, [r3, #12]
 8001d4a:	e022      	b.n	8001d92 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	6919      	ldr	r1, [r3, #16]
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	461a      	mov	r2, r3
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	4413      	add	r3, r2
 8001d60:	2207      	movs	r2, #7
 8001d62:	fa02 f303 	lsl.w	r3, r2, r3
 8001d66:	43da      	mvns	r2, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	400a      	ands	r2, r1
 8001d6e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	6919      	ldr	r1, [r3, #16]
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	689a      	ldr	r2, [r3, #8]
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	4618      	mov	r0, r3
 8001d82:	4603      	mov	r3, r0
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	4403      	add	r3, r0
 8001d88:	409a      	lsls	r2, r3
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	2b06      	cmp	r3, #6
 8001d98:	d824      	bhi.n	8001de4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685a      	ldr	r2, [r3, #4]
 8001da4:	4613      	mov	r3, r2
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	4413      	add	r3, r2
 8001daa:	3b05      	subs	r3, #5
 8001dac:	221f      	movs	r2, #31
 8001dae:	fa02 f303 	lsl.w	r3, r2, r3
 8001db2:	43da      	mvns	r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	400a      	ands	r2, r1
 8001dba:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	4618      	mov	r0, r3
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	685a      	ldr	r2, [r3, #4]
 8001dce:	4613      	mov	r3, r2
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	4413      	add	r3, r2
 8001dd4:	3b05      	subs	r3, #5
 8001dd6:	fa00 f203 	lsl.w	r2, r0, r3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	430a      	orrs	r2, r1
 8001de0:	635a      	str	r2, [r3, #52]	; 0x34
 8001de2:	e04c      	b.n	8001e7e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	2b0c      	cmp	r3, #12
 8001dea:	d824      	bhi.n	8001e36 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	685a      	ldr	r2, [r3, #4]
 8001df6:	4613      	mov	r3, r2
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	4413      	add	r3, r2
 8001dfc:	3b23      	subs	r3, #35	; 0x23
 8001dfe:	221f      	movs	r2, #31
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	43da      	mvns	r2, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	400a      	ands	r2, r1
 8001e0c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685a      	ldr	r2, [r3, #4]
 8001e20:	4613      	mov	r3, r2
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	4413      	add	r3, r2
 8001e26:	3b23      	subs	r3, #35	; 0x23
 8001e28:	fa00 f203 	lsl.w	r2, r0, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	430a      	orrs	r2, r1
 8001e32:	631a      	str	r2, [r3, #48]	; 0x30
 8001e34:	e023      	b.n	8001e7e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685a      	ldr	r2, [r3, #4]
 8001e40:	4613      	mov	r3, r2
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	4413      	add	r3, r2
 8001e46:	3b41      	subs	r3, #65	; 0x41
 8001e48:	221f      	movs	r2, #31
 8001e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4e:	43da      	mvns	r2, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	400a      	ands	r2, r1
 8001e56:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	4618      	mov	r0, r3
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	685a      	ldr	r2, [r3, #4]
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	4413      	add	r3, r2
 8001e70:	3b41      	subs	r3, #65	; 0x41
 8001e72:	fa00 f203 	lsl.w	r2, r0, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	430a      	orrs	r2, r1
 8001e7c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e7e:	4b22      	ldr	r3, [pc, #136]	; (8001f08 <HAL_ADC_ConfigChannel+0x234>)
 8001e80:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a21      	ldr	r2, [pc, #132]	; (8001f0c <HAL_ADC_ConfigChannel+0x238>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d109      	bne.n	8001ea0 <HAL_ADC_ConfigChannel+0x1cc>
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	2b12      	cmp	r3, #18
 8001e92:	d105      	bne.n	8001ea0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a19      	ldr	r2, [pc, #100]	; (8001f0c <HAL_ADC_ConfigChannel+0x238>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d123      	bne.n	8001ef2 <HAL_ADC_ConfigChannel+0x21e>
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2b10      	cmp	r3, #16
 8001eb0:	d003      	beq.n	8001eba <HAL_ADC_ConfigChannel+0x1e6>
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2b11      	cmp	r3, #17
 8001eb8:	d11b      	bne.n	8001ef2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	2b10      	cmp	r3, #16
 8001ecc:	d111      	bne.n	8001ef2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ece:	4b10      	ldr	r3, [pc, #64]	; (8001f10 <HAL_ADC_ConfigChannel+0x23c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a10      	ldr	r2, [pc, #64]	; (8001f14 <HAL_ADC_ConfigChannel+0x240>)
 8001ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ed8:	0c9a      	lsrs	r2, r3, #18
 8001eda:	4613      	mov	r3, r2
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	4413      	add	r3, r2
 8001ee0:	005b      	lsls	r3, r3, #1
 8001ee2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001ee4:	e002      	b.n	8001eec <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	3b01      	subs	r3, #1
 8001eea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d1f9      	bne.n	8001ee6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3714      	adds	r7, #20
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr
 8001f08:	40012300 	.word	0x40012300
 8001f0c:	40012000 	.word	0x40012000
 8001f10:	20000000 	.word	0x20000000
 8001f14:	431bde83 	.word	0x431bde83

08001f18 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f20:	4b79      	ldr	r3, [pc, #484]	; (8002108 <ADC_Init+0x1f0>)
 8001f22:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	685a      	ldr	r2, [r3, #4]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	431a      	orrs	r2, r3
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	685a      	ldr	r2, [r3, #4]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f4c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	6859      	ldr	r1, [r3, #4]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	691b      	ldr	r3, [r3, #16]
 8001f58:	021a      	lsls	r2, r3, #8
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	430a      	orrs	r2, r1
 8001f60:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	685a      	ldr	r2, [r3, #4]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001f70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	6859      	ldr	r1, [r3, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689a      	ldr	r2, [r3, #8]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	430a      	orrs	r2, r1
 8001f82:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	689a      	ldr	r2, [r3, #8]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f92:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6899      	ldr	r1, [r3, #8]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	68da      	ldr	r2, [r3, #12]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001faa:	4a58      	ldr	r2, [pc, #352]	; (800210c <ADC_Init+0x1f4>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d022      	beq.n	8001ff6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	689a      	ldr	r2, [r3, #8]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001fbe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	6899      	ldr	r1, [r3, #8]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	430a      	orrs	r2, r1
 8001fd0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	689a      	ldr	r2, [r3, #8]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001fe0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	6899      	ldr	r1, [r3, #8]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	609a      	str	r2, [r3, #8]
 8001ff4:	e00f      	b.n	8002016 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	689a      	ldr	r2, [r3, #8]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002004:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	689a      	ldr	r2, [r3, #8]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002014:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	689a      	ldr	r2, [r3, #8]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f022 0202 	bic.w	r2, r2, #2
 8002024:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	6899      	ldr	r1, [r3, #8]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	7e1b      	ldrb	r3, [r3, #24]
 8002030:	005a      	lsls	r2, r3, #1
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	430a      	orrs	r2, r1
 8002038:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d01b      	beq.n	800207c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	685a      	ldr	r2, [r3, #4]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002052:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	685a      	ldr	r2, [r3, #4]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002062:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	6859      	ldr	r1, [r3, #4]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800206e:	3b01      	subs	r3, #1
 8002070:	035a      	lsls	r2, r3, #13
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	430a      	orrs	r2, r1
 8002078:	605a      	str	r2, [r3, #4]
 800207a:	e007      	b.n	800208c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	685a      	ldr	r2, [r3, #4]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800208a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800209a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	69db      	ldr	r3, [r3, #28]
 80020a6:	3b01      	subs	r3, #1
 80020a8:	051a      	lsls	r2, r3, #20
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	430a      	orrs	r2, r1
 80020b0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	689a      	ldr	r2, [r3, #8]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80020c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	6899      	ldr	r1, [r3, #8]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80020ce:	025a      	lsls	r2, r3, #9
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	430a      	orrs	r2, r1
 80020d6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	689a      	ldr	r2, [r3, #8]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6899      	ldr	r1, [r3, #8]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	695b      	ldr	r3, [r3, #20]
 80020f2:	029a      	lsls	r2, r3, #10
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	430a      	orrs	r2, r1
 80020fa:	609a      	str	r2, [r3, #8]
}
 80020fc:	bf00      	nop
 80020fe:	3714      	adds	r7, #20
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	40012300 	.word	0x40012300
 800210c:	0f000001 	.word	0x0f000001

08002110 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002110:	b480      	push	{r7}
 8002112:	b085      	sub	sp, #20
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f003 0307 	and.w	r3, r3, #7
 800211e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002120:	4b0c      	ldr	r3, [pc, #48]	; (8002154 <__NVIC_SetPriorityGrouping+0x44>)
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002126:	68ba      	ldr	r2, [r7, #8]
 8002128:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800212c:	4013      	ands	r3, r2
 800212e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002138:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800213c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002140:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002142:	4a04      	ldr	r2, [pc, #16]	; (8002154 <__NVIC_SetPriorityGrouping+0x44>)
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	60d3      	str	r3, [r2, #12]
}
 8002148:	bf00      	nop
 800214a:	3714      	adds	r7, #20
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr
 8002154:	e000ed00 	.word	0xe000ed00

08002158 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800215c:	4b04      	ldr	r3, [pc, #16]	; (8002170 <__NVIC_GetPriorityGrouping+0x18>)
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	0a1b      	lsrs	r3, r3, #8
 8002162:	f003 0307 	and.w	r3, r3, #7
}
 8002166:	4618      	mov	r0, r3
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr
 8002170:	e000ed00 	.word	0xe000ed00

08002174 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	4603      	mov	r3, r0
 800217c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800217e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002182:	2b00      	cmp	r3, #0
 8002184:	db0b      	blt.n	800219e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002186:	79fb      	ldrb	r3, [r7, #7]
 8002188:	f003 021f 	and.w	r2, r3, #31
 800218c:	4907      	ldr	r1, [pc, #28]	; (80021ac <__NVIC_EnableIRQ+0x38>)
 800218e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002192:	095b      	lsrs	r3, r3, #5
 8002194:	2001      	movs	r0, #1
 8002196:	fa00 f202 	lsl.w	r2, r0, r2
 800219a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800219e:	bf00      	nop
 80021a0:	370c      	adds	r7, #12
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	e000e100 	.word	0xe000e100

080021b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	6039      	str	r1, [r7, #0]
 80021ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	db0a      	blt.n	80021da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	b2da      	uxtb	r2, r3
 80021c8:	490c      	ldr	r1, [pc, #48]	; (80021fc <__NVIC_SetPriority+0x4c>)
 80021ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ce:	0112      	lsls	r2, r2, #4
 80021d0:	b2d2      	uxtb	r2, r2
 80021d2:	440b      	add	r3, r1
 80021d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021d8:	e00a      	b.n	80021f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	b2da      	uxtb	r2, r3
 80021de:	4908      	ldr	r1, [pc, #32]	; (8002200 <__NVIC_SetPriority+0x50>)
 80021e0:	79fb      	ldrb	r3, [r7, #7]
 80021e2:	f003 030f 	and.w	r3, r3, #15
 80021e6:	3b04      	subs	r3, #4
 80021e8:	0112      	lsls	r2, r2, #4
 80021ea:	b2d2      	uxtb	r2, r2
 80021ec:	440b      	add	r3, r1
 80021ee:	761a      	strb	r2, [r3, #24]
}
 80021f0:	bf00      	nop
 80021f2:	370c      	adds	r7, #12
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr
 80021fc:	e000e100 	.word	0xe000e100
 8002200:	e000ed00 	.word	0xe000ed00

08002204 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002204:	b480      	push	{r7}
 8002206:	b089      	sub	sp, #36	; 0x24
 8002208:	af00      	add	r7, sp, #0
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	60b9      	str	r1, [r7, #8]
 800220e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	f003 0307 	and.w	r3, r3, #7
 8002216:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	f1c3 0307 	rsb	r3, r3, #7
 800221e:	2b04      	cmp	r3, #4
 8002220:	bf28      	it	cs
 8002222:	2304      	movcs	r3, #4
 8002224:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	3304      	adds	r3, #4
 800222a:	2b06      	cmp	r3, #6
 800222c:	d902      	bls.n	8002234 <NVIC_EncodePriority+0x30>
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	3b03      	subs	r3, #3
 8002232:	e000      	b.n	8002236 <NVIC_EncodePriority+0x32>
 8002234:	2300      	movs	r3, #0
 8002236:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002238:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	fa02 f303 	lsl.w	r3, r2, r3
 8002242:	43da      	mvns	r2, r3
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	401a      	ands	r2, r3
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800224c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	fa01 f303 	lsl.w	r3, r1, r3
 8002256:	43d9      	mvns	r1, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800225c:	4313      	orrs	r3, r2
         );
}
 800225e:	4618      	mov	r0, r3
 8002260:	3724      	adds	r7, #36	; 0x24
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800226a:	b580      	push	{r7, lr}
 800226c:	b082      	sub	sp, #8
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f7ff ff4c 	bl	8002110 <__NVIC_SetPriorityGrouping>
}
 8002278:	bf00      	nop
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002280:	b580      	push	{r7, lr}
 8002282:	b086      	sub	sp, #24
 8002284:	af00      	add	r7, sp, #0
 8002286:	4603      	mov	r3, r0
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
 800228c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800228e:	2300      	movs	r3, #0
 8002290:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002292:	f7ff ff61 	bl	8002158 <__NVIC_GetPriorityGrouping>
 8002296:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	68b9      	ldr	r1, [r7, #8]
 800229c:	6978      	ldr	r0, [r7, #20]
 800229e:	f7ff ffb1 	bl	8002204 <NVIC_EncodePriority>
 80022a2:	4602      	mov	r2, r0
 80022a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022a8:	4611      	mov	r1, r2
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7ff ff80 	bl	80021b0 <__NVIC_SetPriority>
}
 80022b0:	bf00      	nop
 80022b2:	3718      	adds	r7, #24
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	4603      	mov	r3, r0
 80022c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7ff ff54 	bl	8002174 <__NVIC_EnableIRQ>
}
 80022cc:	bf00      	nop
 80022ce:	3708      	adds	r7, #8
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d004      	beq.n	80022f2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2280      	movs	r2, #128	; 0x80
 80022ec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e00c      	b.n	800230c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2205      	movs	r2, #5
 80022f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f022 0201 	bic.w	r2, r2, #1
 8002308:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800230a:	2300      	movs	r3, #0
}
 800230c:	4618      	mov	r0, r3
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002318:	b480      	push	{r7}
 800231a:	b089      	sub	sp, #36	; 0x24
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002322:	2300      	movs	r3, #0
 8002324:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002326:	2300      	movs	r3, #0
 8002328:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800232a:	2300      	movs	r3, #0
 800232c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800232e:	2300      	movs	r3, #0
 8002330:	61fb      	str	r3, [r7, #28]
 8002332:	e16b      	b.n	800260c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002334:	2201      	movs	r2, #1
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	fa02 f303 	lsl.w	r3, r2, r3
 800233c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	697a      	ldr	r2, [r7, #20]
 8002344:	4013      	ands	r3, r2
 8002346:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002348:	693a      	ldr	r2, [r7, #16]
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	429a      	cmp	r2, r3
 800234e:	f040 815a 	bne.w	8002606 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d00b      	beq.n	8002372 <HAL_GPIO_Init+0x5a>
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	2b02      	cmp	r3, #2
 8002360:	d007      	beq.n	8002372 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002366:	2b11      	cmp	r3, #17
 8002368:	d003      	beq.n	8002372 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	2b12      	cmp	r3, #18
 8002370:	d130      	bne.n	80023d4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	2203      	movs	r2, #3
 800237e:	fa02 f303 	lsl.w	r3, r2, r3
 8002382:	43db      	mvns	r3, r3
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	4013      	ands	r3, r2
 8002388:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	68da      	ldr	r2, [r3, #12]
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	fa02 f303 	lsl.w	r3, r2, r3
 8002396:	69ba      	ldr	r2, [r7, #24]
 8002398:	4313      	orrs	r3, r2
 800239a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	69ba      	ldr	r2, [r7, #24]
 80023a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023a8:	2201      	movs	r2, #1
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	43db      	mvns	r3, r3
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	4013      	ands	r3, r2
 80023b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	091b      	lsrs	r3, r3, #4
 80023be:	f003 0201 	and.w	r2, r3, #1
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	fa02 f303 	lsl.w	r3, r2, r3
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	005b      	lsls	r3, r3, #1
 80023de:	2203      	movs	r2, #3
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	43db      	mvns	r3, r3
 80023e6:	69ba      	ldr	r2, [r7, #24]
 80023e8:	4013      	ands	r3, r2
 80023ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	689a      	ldr	r2, [r3, #8]
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	fa02 f303 	lsl.w	r3, r2, r3
 80023f8:	69ba      	ldr	r2, [r7, #24]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	69ba      	ldr	r2, [r7, #24]
 8002402:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	2b02      	cmp	r3, #2
 800240a:	d003      	beq.n	8002414 <HAL_GPIO_Init+0xfc>
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	2b12      	cmp	r3, #18
 8002412:	d123      	bne.n	800245c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	08da      	lsrs	r2, r3, #3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	3208      	adds	r2, #8
 800241c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002420:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	f003 0307 	and.w	r3, r3, #7
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	220f      	movs	r2, #15
 800242c:	fa02 f303 	lsl.w	r3, r2, r3
 8002430:	43db      	mvns	r3, r3
 8002432:	69ba      	ldr	r2, [r7, #24]
 8002434:	4013      	ands	r3, r2
 8002436:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	691a      	ldr	r2, [r3, #16]
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	f003 0307 	and.w	r3, r3, #7
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	69ba      	ldr	r2, [r7, #24]
 800244a:	4313      	orrs	r3, r2
 800244c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	08da      	lsrs	r2, r3, #3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	3208      	adds	r2, #8
 8002456:	69b9      	ldr	r1, [r7, #24]
 8002458:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	2203      	movs	r2, #3
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43db      	mvns	r3, r3
 800246e:	69ba      	ldr	r2, [r7, #24]
 8002470:	4013      	ands	r3, r2
 8002472:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f003 0203 	and.w	r2, r3, #3
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	4313      	orrs	r3, r2
 8002488:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002498:	2b00      	cmp	r3, #0
 800249a:	f000 80b4 	beq.w	8002606 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800249e:	2300      	movs	r3, #0
 80024a0:	60fb      	str	r3, [r7, #12]
 80024a2:	4b5f      	ldr	r3, [pc, #380]	; (8002620 <HAL_GPIO_Init+0x308>)
 80024a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024a6:	4a5e      	ldr	r2, [pc, #376]	; (8002620 <HAL_GPIO_Init+0x308>)
 80024a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024ac:	6453      	str	r3, [r2, #68]	; 0x44
 80024ae:	4b5c      	ldr	r3, [pc, #368]	; (8002620 <HAL_GPIO_Init+0x308>)
 80024b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024b6:	60fb      	str	r3, [r7, #12]
 80024b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024ba:	4a5a      	ldr	r2, [pc, #360]	; (8002624 <HAL_GPIO_Init+0x30c>)
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	089b      	lsrs	r3, r3, #2
 80024c0:	3302      	adds	r3, #2
 80024c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	f003 0303 	and.w	r3, r3, #3
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	220f      	movs	r2, #15
 80024d2:	fa02 f303 	lsl.w	r3, r2, r3
 80024d6:	43db      	mvns	r3, r3
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	4013      	ands	r3, r2
 80024dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a51      	ldr	r2, [pc, #324]	; (8002628 <HAL_GPIO_Init+0x310>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d02b      	beq.n	800253e <HAL_GPIO_Init+0x226>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a50      	ldr	r2, [pc, #320]	; (800262c <HAL_GPIO_Init+0x314>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d025      	beq.n	800253a <HAL_GPIO_Init+0x222>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a4f      	ldr	r2, [pc, #316]	; (8002630 <HAL_GPIO_Init+0x318>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d01f      	beq.n	8002536 <HAL_GPIO_Init+0x21e>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a4e      	ldr	r2, [pc, #312]	; (8002634 <HAL_GPIO_Init+0x31c>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d019      	beq.n	8002532 <HAL_GPIO_Init+0x21a>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a4d      	ldr	r2, [pc, #308]	; (8002638 <HAL_GPIO_Init+0x320>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d013      	beq.n	800252e <HAL_GPIO_Init+0x216>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a4c      	ldr	r2, [pc, #304]	; (800263c <HAL_GPIO_Init+0x324>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d00d      	beq.n	800252a <HAL_GPIO_Init+0x212>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a4b      	ldr	r2, [pc, #300]	; (8002640 <HAL_GPIO_Init+0x328>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d007      	beq.n	8002526 <HAL_GPIO_Init+0x20e>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a4a      	ldr	r2, [pc, #296]	; (8002644 <HAL_GPIO_Init+0x32c>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d101      	bne.n	8002522 <HAL_GPIO_Init+0x20a>
 800251e:	2307      	movs	r3, #7
 8002520:	e00e      	b.n	8002540 <HAL_GPIO_Init+0x228>
 8002522:	2308      	movs	r3, #8
 8002524:	e00c      	b.n	8002540 <HAL_GPIO_Init+0x228>
 8002526:	2306      	movs	r3, #6
 8002528:	e00a      	b.n	8002540 <HAL_GPIO_Init+0x228>
 800252a:	2305      	movs	r3, #5
 800252c:	e008      	b.n	8002540 <HAL_GPIO_Init+0x228>
 800252e:	2304      	movs	r3, #4
 8002530:	e006      	b.n	8002540 <HAL_GPIO_Init+0x228>
 8002532:	2303      	movs	r3, #3
 8002534:	e004      	b.n	8002540 <HAL_GPIO_Init+0x228>
 8002536:	2302      	movs	r3, #2
 8002538:	e002      	b.n	8002540 <HAL_GPIO_Init+0x228>
 800253a:	2301      	movs	r3, #1
 800253c:	e000      	b.n	8002540 <HAL_GPIO_Init+0x228>
 800253e:	2300      	movs	r3, #0
 8002540:	69fa      	ldr	r2, [r7, #28]
 8002542:	f002 0203 	and.w	r2, r2, #3
 8002546:	0092      	lsls	r2, r2, #2
 8002548:	4093      	lsls	r3, r2
 800254a:	69ba      	ldr	r2, [r7, #24]
 800254c:	4313      	orrs	r3, r2
 800254e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002550:	4934      	ldr	r1, [pc, #208]	; (8002624 <HAL_GPIO_Init+0x30c>)
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	089b      	lsrs	r3, r3, #2
 8002556:	3302      	adds	r3, #2
 8002558:	69ba      	ldr	r2, [r7, #24]
 800255a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800255e:	4b3a      	ldr	r3, [pc, #232]	; (8002648 <HAL_GPIO_Init+0x330>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	43db      	mvns	r3, r3
 8002568:	69ba      	ldr	r2, [r7, #24]
 800256a:	4013      	ands	r3, r2
 800256c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d003      	beq.n	8002582 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	4313      	orrs	r3, r2
 8002580:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002582:	4a31      	ldr	r2, [pc, #196]	; (8002648 <HAL_GPIO_Init+0x330>)
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002588:	4b2f      	ldr	r3, [pc, #188]	; (8002648 <HAL_GPIO_Init+0x330>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	43db      	mvns	r3, r3
 8002592:	69ba      	ldr	r2, [r7, #24]
 8002594:	4013      	ands	r3, r2
 8002596:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d003      	beq.n	80025ac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025ac:	4a26      	ldr	r2, [pc, #152]	; (8002648 <HAL_GPIO_Init+0x330>)
 80025ae:	69bb      	ldr	r3, [r7, #24]
 80025b0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025b2:	4b25      	ldr	r3, [pc, #148]	; (8002648 <HAL_GPIO_Init+0x330>)
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	43db      	mvns	r3, r3
 80025bc:	69ba      	ldr	r2, [r7, #24]
 80025be:	4013      	ands	r3, r2
 80025c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d003      	beq.n	80025d6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80025ce:	69ba      	ldr	r2, [r7, #24]
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	4313      	orrs	r3, r2
 80025d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025d6:	4a1c      	ldr	r2, [pc, #112]	; (8002648 <HAL_GPIO_Init+0x330>)
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025dc:	4b1a      	ldr	r3, [pc, #104]	; (8002648 <HAL_GPIO_Init+0x330>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	43db      	mvns	r3, r3
 80025e6:	69ba      	ldr	r2, [r7, #24]
 80025e8:	4013      	ands	r3, r2
 80025ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d003      	beq.n	8002600 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80025f8:	69ba      	ldr	r2, [r7, #24]
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002600:	4a11      	ldr	r2, [pc, #68]	; (8002648 <HAL_GPIO_Init+0x330>)
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	3301      	adds	r3, #1
 800260a:	61fb      	str	r3, [r7, #28]
 800260c:	69fb      	ldr	r3, [r7, #28]
 800260e:	2b0f      	cmp	r3, #15
 8002610:	f67f ae90 	bls.w	8002334 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002614:	bf00      	nop
 8002616:	3724      	adds	r7, #36	; 0x24
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr
 8002620:	40023800 	.word	0x40023800
 8002624:	40013800 	.word	0x40013800
 8002628:	40020000 	.word	0x40020000
 800262c:	40020400 	.word	0x40020400
 8002630:	40020800 	.word	0x40020800
 8002634:	40020c00 	.word	0x40020c00
 8002638:	40021000 	.word	0x40021000
 800263c:	40021400 	.word	0x40021400
 8002640:	40021800 	.word	0x40021800
 8002644:	40021c00 	.word	0x40021c00
 8002648:	40013c00 	.word	0x40013c00

0800264c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	460b      	mov	r3, r1
 8002656:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	691a      	ldr	r2, [r3, #16]
 800265c:	887b      	ldrh	r3, [r7, #2]
 800265e:	4013      	ands	r3, r2
 8002660:	2b00      	cmp	r3, #0
 8002662:	d002      	beq.n	800266a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002664:	2301      	movs	r3, #1
 8002666:	73fb      	strb	r3, [r7, #15]
 8002668:	e001      	b.n	800266e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800266a:	2300      	movs	r3, #0
 800266c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800266e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002670:	4618      	mov	r0, r3
 8002672:	3714      	adds	r7, #20
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr

0800267c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d101      	bne.n	800268e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e11f      	b.n	80028ce <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002694:	b2db      	uxtb	r3, r3
 8002696:	2b00      	cmp	r3, #0
 8002698:	d106      	bne.n	80026a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f7fe fe3e 	bl	8001324 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2224      	movs	r2, #36	; 0x24
 80026ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f022 0201 	bic.w	r2, r2, #1
 80026be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80026ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80026e0:	f001 f974 	bl	80039cc <HAL_RCC_GetPCLK1Freq>
 80026e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	4a7b      	ldr	r2, [pc, #492]	; (80028d8 <HAL_I2C_Init+0x25c>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d807      	bhi.n	8002700 <HAL_I2C_Init+0x84>
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	4a7a      	ldr	r2, [pc, #488]	; (80028dc <HAL_I2C_Init+0x260>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	bf94      	ite	ls
 80026f8:	2301      	movls	r3, #1
 80026fa:	2300      	movhi	r3, #0
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	e006      	b.n	800270e <HAL_I2C_Init+0x92>
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4a77      	ldr	r2, [pc, #476]	; (80028e0 <HAL_I2C_Init+0x264>)
 8002704:	4293      	cmp	r3, r2
 8002706:	bf94      	ite	ls
 8002708:	2301      	movls	r3, #1
 800270a:	2300      	movhi	r3, #0
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d001      	beq.n	8002716 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e0db      	b.n	80028ce <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	4a72      	ldr	r2, [pc, #456]	; (80028e4 <HAL_I2C_Init+0x268>)
 800271a:	fba2 2303 	umull	r2, r3, r2, r3
 800271e:	0c9b      	lsrs	r3, r3, #18
 8002720:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	68ba      	ldr	r2, [r7, #8]
 8002732:	430a      	orrs	r2, r1
 8002734:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	6a1b      	ldr	r3, [r3, #32]
 800273c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	4a64      	ldr	r2, [pc, #400]	; (80028d8 <HAL_I2C_Init+0x25c>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d802      	bhi.n	8002750 <HAL_I2C_Init+0xd4>
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	3301      	adds	r3, #1
 800274e:	e009      	b.n	8002764 <HAL_I2C_Init+0xe8>
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002756:	fb02 f303 	mul.w	r3, r2, r3
 800275a:	4a63      	ldr	r2, [pc, #396]	; (80028e8 <HAL_I2C_Init+0x26c>)
 800275c:	fba2 2303 	umull	r2, r3, r2, r3
 8002760:	099b      	lsrs	r3, r3, #6
 8002762:	3301      	adds	r3, #1
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	6812      	ldr	r2, [r2, #0]
 8002768:	430b      	orrs	r3, r1
 800276a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	69db      	ldr	r3, [r3, #28]
 8002772:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002776:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	4956      	ldr	r1, [pc, #344]	; (80028d8 <HAL_I2C_Init+0x25c>)
 8002780:	428b      	cmp	r3, r1
 8002782:	d80d      	bhi.n	80027a0 <HAL_I2C_Init+0x124>
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	1e59      	subs	r1, r3, #1
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	005b      	lsls	r3, r3, #1
 800278e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002792:	3301      	adds	r3, #1
 8002794:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002798:	2b04      	cmp	r3, #4
 800279a:	bf38      	it	cc
 800279c:	2304      	movcc	r3, #4
 800279e:	e04f      	b.n	8002840 <HAL_I2C_Init+0x1c4>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d111      	bne.n	80027cc <HAL_I2C_Init+0x150>
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	1e58      	subs	r0, r3, #1
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6859      	ldr	r1, [r3, #4]
 80027b0:	460b      	mov	r3, r1
 80027b2:	005b      	lsls	r3, r3, #1
 80027b4:	440b      	add	r3, r1
 80027b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80027ba:	3301      	adds	r3, #1
 80027bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	bf0c      	ite	eq
 80027c4:	2301      	moveq	r3, #1
 80027c6:	2300      	movne	r3, #0
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	e012      	b.n	80027f2 <HAL_I2C_Init+0x176>
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	1e58      	subs	r0, r3, #1
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6859      	ldr	r1, [r3, #4]
 80027d4:	460b      	mov	r3, r1
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	440b      	add	r3, r1
 80027da:	0099      	lsls	r1, r3, #2
 80027dc:	440b      	add	r3, r1
 80027de:	fbb0 f3f3 	udiv	r3, r0, r3
 80027e2:	3301      	adds	r3, #1
 80027e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	bf0c      	ite	eq
 80027ec:	2301      	moveq	r3, #1
 80027ee:	2300      	movne	r3, #0
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <HAL_I2C_Init+0x17e>
 80027f6:	2301      	movs	r3, #1
 80027f8:	e022      	b.n	8002840 <HAL_I2C_Init+0x1c4>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d10e      	bne.n	8002820 <HAL_I2C_Init+0x1a4>
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	1e58      	subs	r0, r3, #1
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6859      	ldr	r1, [r3, #4]
 800280a:	460b      	mov	r3, r1
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	440b      	add	r3, r1
 8002810:	fbb0 f3f3 	udiv	r3, r0, r3
 8002814:	3301      	adds	r3, #1
 8002816:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800281a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800281e:	e00f      	b.n	8002840 <HAL_I2C_Init+0x1c4>
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	1e58      	subs	r0, r3, #1
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6859      	ldr	r1, [r3, #4]
 8002828:	460b      	mov	r3, r1
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	440b      	add	r3, r1
 800282e:	0099      	lsls	r1, r3, #2
 8002830:	440b      	add	r3, r1
 8002832:	fbb0 f3f3 	udiv	r3, r0, r3
 8002836:	3301      	adds	r3, #1
 8002838:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800283c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002840:	6879      	ldr	r1, [r7, #4]
 8002842:	6809      	ldr	r1, [r1, #0]
 8002844:	4313      	orrs	r3, r2
 8002846:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	69da      	ldr	r2, [r3, #28]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6a1b      	ldr	r3, [r3, #32]
 800285a:	431a      	orrs	r2, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	430a      	orrs	r2, r1
 8002862:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800286e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	6911      	ldr	r1, [r2, #16]
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	68d2      	ldr	r2, [r2, #12]
 800287a:	4311      	orrs	r1, r2
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	6812      	ldr	r2, [r2, #0]
 8002880:	430b      	orrs	r3, r1
 8002882:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	695a      	ldr	r2, [r3, #20]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	699b      	ldr	r3, [r3, #24]
 8002896:	431a      	orrs	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	430a      	orrs	r2, r1
 800289e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f042 0201 	orr.w	r2, r2, #1
 80028ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2200      	movs	r2, #0
 80028b4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2220      	movs	r2, #32
 80028ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3710      	adds	r7, #16
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	000186a0 	.word	0x000186a0
 80028dc:	001e847f 	.word	0x001e847f
 80028e0:	003d08ff 	.word	0x003d08ff
 80028e4:	431bde83 	.word	0x431bde83
 80028e8:	10624dd3 	.word	0x10624dd3

080028ec <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b088      	sub	sp, #32
 80028f0:	af02      	add	r7, sp, #8
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	607a      	str	r2, [r7, #4]
 80028f6:	461a      	mov	r2, r3
 80028f8:	460b      	mov	r3, r1
 80028fa:	817b      	strh	r3, [r7, #10]
 80028fc:	4613      	mov	r3, r2
 80028fe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002900:	f7fe ffec 	bl	80018dc <HAL_GetTick>
 8002904:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800290c:	b2db      	uxtb	r3, r3
 800290e:	2b20      	cmp	r3, #32
 8002910:	f040 80e0 	bne.w	8002ad4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	9300      	str	r3, [sp, #0]
 8002918:	2319      	movs	r3, #25
 800291a:	2201      	movs	r2, #1
 800291c:	4970      	ldr	r1, [pc, #448]	; (8002ae0 <HAL_I2C_Master_Transmit+0x1f4>)
 800291e:	68f8      	ldr	r0, [r7, #12]
 8002920:	f000 fa92 	bl	8002e48 <I2C_WaitOnFlagUntilTimeout>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800292a:	2302      	movs	r3, #2
 800292c:	e0d3      	b.n	8002ad6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002934:	2b01      	cmp	r3, #1
 8002936:	d101      	bne.n	800293c <HAL_I2C_Master_Transmit+0x50>
 8002938:	2302      	movs	r3, #2
 800293a:	e0cc      	b.n	8002ad6 <HAL_I2C_Master_Transmit+0x1ea>
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b01      	cmp	r3, #1
 8002950:	d007      	beq.n	8002962 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f042 0201 	orr.w	r2, r2, #1
 8002960:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002970:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2221      	movs	r2, #33	; 0x21
 8002976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2210      	movs	r2, #16
 800297e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2200      	movs	r2, #0
 8002986:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	893a      	ldrh	r2, [r7, #8]
 8002992:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002998:	b29a      	uxth	r2, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	4a50      	ldr	r2, [pc, #320]	; (8002ae4 <HAL_I2C_Master_Transmit+0x1f8>)
 80029a2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80029a4:	8979      	ldrh	r1, [r7, #10]
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	6a3a      	ldr	r2, [r7, #32]
 80029aa:	68f8      	ldr	r0, [r7, #12]
 80029ac:	f000 f9ca 	bl	8002d44 <I2C_MasterRequestWrite>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e08d      	b.n	8002ad6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029ba:	2300      	movs	r3, #0
 80029bc:	613b      	str	r3, [r7, #16]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	695b      	ldr	r3, [r3, #20]
 80029c4:	613b      	str	r3, [r7, #16]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	613b      	str	r3, [r7, #16]
 80029ce:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80029d0:	e066      	b.n	8002aa0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029d2:	697a      	ldr	r2, [r7, #20]
 80029d4:	6a39      	ldr	r1, [r7, #32]
 80029d6:	68f8      	ldr	r0, [r7, #12]
 80029d8:	f000 fb0c 	bl	8002ff4 <I2C_WaitOnTXEFlagUntilTimeout>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d00d      	beq.n	80029fe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e6:	2b04      	cmp	r3, #4
 80029e8:	d107      	bne.n	80029fa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e06b      	b.n	8002ad6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a02:	781a      	ldrb	r2, [r3, #0]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0e:	1c5a      	adds	r2, r3, #1
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	3b01      	subs	r3, #1
 8002a1c:	b29a      	uxth	r2, r3
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a26:	3b01      	subs	r3, #1
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	695b      	ldr	r3, [r3, #20]
 8002a34:	f003 0304 	and.w	r3, r3, #4
 8002a38:	2b04      	cmp	r3, #4
 8002a3a:	d11b      	bne.n	8002a74 <HAL_I2C_Master_Transmit+0x188>
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d017      	beq.n	8002a74 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a48:	781a      	ldrb	r2, [r3, #0]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a54:	1c5a      	adds	r2, r3, #1
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	3b01      	subs	r3, #1
 8002a62:	b29a      	uxth	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a6c:	3b01      	subs	r3, #1
 8002a6e:	b29a      	uxth	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a74:	697a      	ldr	r2, [r7, #20]
 8002a76:	6a39      	ldr	r1, [r7, #32]
 8002a78:	68f8      	ldr	r0, [r7, #12]
 8002a7a:	f000 fafc 	bl	8003076 <I2C_WaitOnBTFFlagUntilTimeout>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d00d      	beq.n	8002aa0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a88:	2b04      	cmp	r3, #4
 8002a8a:	d107      	bne.n	8002a9c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a9a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e01a      	b.n	8002ad6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d194      	bne.n	80029d2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ab6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2220      	movs	r2, #32
 8002abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2200      	movs	r2, #0
 8002acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	e000      	b.n	8002ad6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002ad4:	2302      	movs	r3, #2
  }
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3718      	adds	r7, #24
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	00100002 	.word	0x00100002
 8002ae4:	ffff0000 	.word	0xffff0000

08002ae8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b08a      	sub	sp, #40	; 0x28
 8002aec:	af02      	add	r7, sp, #8
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	607a      	str	r2, [r7, #4]
 8002af2:	603b      	str	r3, [r7, #0]
 8002af4:	460b      	mov	r3, r1
 8002af6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002af8:	f7fe fef0 	bl	80018dc <HAL_GetTick>
 8002afc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8002afe:	2301      	movs	r3, #1
 8002b00:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	2b20      	cmp	r3, #32
 8002b0c:	f040 8111 	bne.w	8002d32 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	9300      	str	r3, [sp, #0]
 8002b14:	2319      	movs	r3, #25
 8002b16:	2201      	movs	r2, #1
 8002b18:	4988      	ldr	r1, [pc, #544]	; (8002d3c <HAL_I2C_IsDeviceReady+0x254>)
 8002b1a:	68f8      	ldr	r0, [r7, #12]
 8002b1c:	f000 f994 	bl	8002e48 <I2C_WaitOnFlagUntilTimeout>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002b26:	2302      	movs	r3, #2
 8002b28:	e104      	b.n	8002d34 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d101      	bne.n	8002b38 <HAL_I2C_IsDeviceReady+0x50>
 8002b34:	2302      	movs	r3, #2
 8002b36:	e0fd      	b.n	8002d34 <HAL_I2C_IsDeviceReady+0x24c>
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0301 	and.w	r3, r3, #1
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d007      	beq.n	8002b5e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f042 0201 	orr.w	r2, r2, #1
 8002b5c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b6c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2224      	movs	r2, #36	; 0x24
 8002b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	4a70      	ldr	r2, [pc, #448]	; (8002d40 <HAL_I2C_IsDeviceReady+0x258>)
 8002b80:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b90:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	9300      	str	r3, [sp, #0]
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	f000 f952 	bl	8002e48 <I2C_WaitOnFlagUntilTimeout>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d00d      	beq.n	8002bc6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bb8:	d103      	bne.n	8002bc2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bc0:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e0b6      	b.n	8002d34 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002bc6:	897b      	ldrh	r3, [r7, #10]
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	461a      	mov	r2, r3
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002bd4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002bd6:	f7fe fe81 	bl	80018dc <HAL_GetTick>
 8002bda:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	695b      	ldr	r3, [r3, #20]
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	bf0c      	ite	eq
 8002bea:	2301      	moveq	r3, #1
 8002bec:	2300      	movne	r3, #0
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	695b      	ldr	r3, [r3, #20]
 8002bf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bfc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c00:	bf0c      	ite	eq
 8002c02:	2301      	moveq	r3, #1
 8002c04:	2300      	movne	r3, #0
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002c0a:	e025      	b.n	8002c58 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c0c:	f7fe fe66 	bl	80018dc <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	683a      	ldr	r2, [r7, #0]
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d302      	bcc.n	8002c22 <HAL_I2C_IsDeviceReady+0x13a>
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d103      	bne.n	8002c2a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	22a0      	movs	r2, #160	; 0xa0
 8002c26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	695b      	ldr	r3, [r3, #20]
 8002c30:	f003 0302 	and.w	r3, r3, #2
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	bf0c      	ite	eq
 8002c38:	2301      	moveq	r3, #1
 8002c3a:	2300      	movne	r3, #0
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	695b      	ldr	r3, [r3, #20]
 8002c46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c4e:	bf0c      	ite	eq
 8002c50:	2301      	moveq	r3, #1
 8002c52:	2300      	movne	r3, #0
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	2ba0      	cmp	r3, #160	; 0xa0
 8002c62:	d005      	beq.n	8002c70 <HAL_I2C_IsDeviceReady+0x188>
 8002c64:	7dfb      	ldrb	r3, [r7, #23]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d102      	bne.n	8002c70 <HAL_I2C_IsDeviceReady+0x188>
 8002c6a:	7dbb      	ldrb	r3, [r7, #22]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d0cd      	beq.n	8002c0c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2220      	movs	r2, #32
 8002c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	f003 0302 	and.w	r3, r3, #2
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d129      	bne.n	8002cda <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c94:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c96:	2300      	movs	r3, #0
 8002c98:	613b      	str	r3, [r7, #16]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	695b      	ldr	r3, [r3, #20]
 8002ca0:	613b      	str	r3, [r7, #16]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	613b      	str	r3, [r7, #16]
 8002caa:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	9300      	str	r3, [sp, #0]
 8002cb0:	2319      	movs	r3, #25
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	4921      	ldr	r1, [pc, #132]	; (8002d3c <HAL_I2C_IsDeviceReady+0x254>)
 8002cb6:	68f8      	ldr	r0, [r7, #12]
 8002cb8:	f000 f8c6 	bl	8002e48 <I2C_WaitOnFlagUntilTimeout>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e036      	b.n	8002d34 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2220      	movs	r2, #32
 8002cca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	e02c      	b.n	8002d34 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ce8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002cf2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	9300      	str	r3, [sp, #0]
 8002cf8:	2319      	movs	r3, #25
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	490f      	ldr	r1, [pc, #60]	; (8002d3c <HAL_I2C_IsDeviceReady+0x254>)
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f000 f8a2 	bl	8002e48 <I2C_WaitOnFlagUntilTimeout>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e012      	b.n	8002d34 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	3301      	adds	r3, #1
 8002d12:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002d14:	69ba      	ldr	r2, [r7, #24]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	f4ff af32 	bcc.w	8002b82 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2220      	movs	r2, #32
 8002d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e000      	b.n	8002d34 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002d32:	2302      	movs	r3, #2
  }
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3720      	adds	r7, #32
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	00100002 	.word	0x00100002
 8002d40:	ffff0000 	.word	0xffff0000

08002d44 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b088      	sub	sp, #32
 8002d48:	af02      	add	r7, sp, #8
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	607a      	str	r2, [r7, #4]
 8002d4e:	603b      	str	r3, [r7, #0]
 8002d50:	460b      	mov	r3, r1
 8002d52:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d58:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	2b08      	cmp	r3, #8
 8002d5e:	d006      	beq.n	8002d6e <I2C_MasterRequestWrite+0x2a>
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d003      	beq.n	8002d6e <I2C_MasterRequestWrite+0x2a>
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002d6c:	d108      	bne.n	8002d80 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d7c:	601a      	str	r2, [r3, #0]
 8002d7e:	e00b      	b.n	8002d98 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d84:	2b12      	cmp	r3, #18
 8002d86:	d107      	bne.n	8002d98 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d96:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	f000 f84f 	bl	8002e48 <I2C_WaitOnFlagUntilTimeout>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d00d      	beq.n	8002dcc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dbe:	d103      	bne.n	8002dc8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002dc6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e035      	b.n	8002e38 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002dd4:	d108      	bne.n	8002de8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002dd6:	897b      	ldrh	r3, [r7, #10]
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	461a      	mov	r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002de4:	611a      	str	r2, [r3, #16]
 8002de6:	e01b      	b.n	8002e20 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002de8:	897b      	ldrh	r3, [r7, #10]
 8002dea:	11db      	asrs	r3, r3, #7
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	f003 0306 	and.w	r3, r3, #6
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	f063 030f 	orn	r3, r3, #15
 8002df8:	b2da      	uxtb	r2, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	490e      	ldr	r1, [pc, #56]	; (8002e40 <I2C_MasterRequestWrite+0xfc>)
 8002e06:	68f8      	ldr	r0, [r7, #12]
 8002e08:	f000 f875 	bl	8002ef6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e010      	b.n	8002e38 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002e16:	897b      	ldrh	r3, [r7, #10]
 8002e18:	b2da      	uxtb	r2, r3
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	4907      	ldr	r1, [pc, #28]	; (8002e44 <I2C_MasterRequestWrite+0x100>)
 8002e26:	68f8      	ldr	r0, [r7, #12]
 8002e28:	f000 f865 	bl	8002ef6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d001      	beq.n	8002e36 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e000      	b.n	8002e38 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002e36:	2300      	movs	r3, #0
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3718      	adds	r7, #24
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	00010008 	.word	0x00010008
 8002e44:	00010002 	.word	0x00010002

08002e48 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	60b9      	str	r1, [r7, #8]
 8002e52:	603b      	str	r3, [r7, #0]
 8002e54:	4613      	mov	r3, r2
 8002e56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e58:	e025      	b.n	8002ea6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e60:	d021      	beq.n	8002ea6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e62:	f7fe fd3b 	bl	80018dc <HAL_GetTick>
 8002e66:	4602      	mov	r2, r0
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	683a      	ldr	r2, [r7, #0]
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d302      	bcc.n	8002e78 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d116      	bne.n	8002ea6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2220      	movs	r2, #32
 8002e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e92:	f043 0220 	orr.w	r2, r3, #32
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e023      	b.n	8002eee <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	0c1b      	lsrs	r3, r3, #16
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d10d      	bne.n	8002ecc <I2C_WaitOnFlagUntilTimeout+0x84>
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	695b      	ldr	r3, [r3, #20]
 8002eb6:	43da      	mvns	r2, r3
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	4013      	ands	r3, r2
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	bf0c      	ite	eq
 8002ec2:	2301      	moveq	r3, #1
 8002ec4:	2300      	movne	r3, #0
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	461a      	mov	r2, r3
 8002eca:	e00c      	b.n	8002ee6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	699b      	ldr	r3, [r3, #24]
 8002ed2:	43da      	mvns	r2, r3
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	bf0c      	ite	eq
 8002ede:	2301      	moveq	r3, #1
 8002ee0:	2300      	movne	r3, #0
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	79fb      	ldrb	r3, [r7, #7]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d0b6      	beq.n	8002e5a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002eec:	2300      	movs	r3, #0
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3710      	adds	r7, #16
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}

08002ef6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002ef6:	b580      	push	{r7, lr}
 8002ef8:	b084      	sub	sp, #16
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	60f8      	str	r0, [r7, #12]
 8002efe:	60b9      	str	r1, [r7, #8]
 8002f00:	607a      	str	r2, [r7, #4]
 8002f02:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f04:	e051      	b.n	8002faa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	695b      	ldr	r3, [r3, #20]
 8002f0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f14:	d123      	bne.n	8002f5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f24:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f2e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2200      	movs	r2, #0
 8002f34:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2220      	movs	r2, #32
 8002f3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2200      	movs	r2, #0
 8002f42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4a:	f043 0204 	orr.w	r2, r3, #4
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e046      	b.n	8002fec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f64:	d021      	beq.n	8002faa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f66:	f7fe fcb9 	bl	80018dc <HAL_GetTick>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d302      	bcc.n	8002f7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d116      	bne.n	8002faa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2220      	movs	r2, #32
 8002f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f96:	f043 0220 	orr.w	r2, r3, #32
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e020      	b.n	8002fec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	0c1b      	lsrs	r3, r3, #16
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d10c      	bne.n	8002fce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	695b      	ldr	r3, [r3, #20]
 8002fba:	43da      	mvns	r2, r3
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	bf14      	ite	ne
 8002fc6:	2301      	movne	r3, #1
 8002fc8:	2300      	moveq	r3, #0
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	e00b      	b.n	8002fe6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	699b      	ldr	r3, [r3, #24]
 8002fd4:	43da      	mvns	r2, r3
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	4013      	ands	r3, r2
 8002fda:	b29b      	uxth	r3, r3
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	bf14      	ite	ne
 8002fe0:	2301      	movne	r3, #1
 8002fe2:	2300      	moveq	r3, #0
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d18d      	bne.n	8002f06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3710      	adds	r7, #16
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003000:	e02d      	b.n	800305e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003002:	68f8      	ldr	r0, [r7, #12]
 8003004:	f000 f878 	bl	80030f8 <I2C_IsAcknowledgeFailed>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e02d      	b.n	800306e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003018:	d021      	beq.n	800305e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800301a:	f7fe fc5f 	bl	80018dc <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	68ba      	ldr	r2, [r7, #8]
 8003026:	429a      	cmp	r2, r3
 8003028:	d302      	bcc.n	8003030 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d116      	bne.n	800305e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2200      	movs	r2, #0
 8003034:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2220      	movs	r2, #32
 800303a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304a:	f043 0220 	orr.w	r2, r3, #32
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e007      	b.n	800306e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	695b      	ldr	r3, [r3, #20]
 8003064:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003068:	2b80      	cmp	r3, #128	; 0x80
 800306a:	d1ca      	bne.n	8003002 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}

08003076 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b084      	sub	sp, #16
 800307a:	af00      	add	r7, sp, #0
 800307c:	60f8      	str	r0, [r7, #12]
 800307e:	60b9      	str	r1, [r7, #8]
 8003080:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003082:	e02d      	b.n	80030e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003084:	68f8      	ldr	r0, [r7, #12]
 8003086:	f000 f837 	bl	80030f8 <I2C_IsAcknowledgeFailed>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d001      	beq.n	8003094 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e02d      	b.n	80030f0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800309a:	d021      	beq.n	80030e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800309c:	f7fe fc1e 	bl	80018dc <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	68ba      	ldr	r2, [r7, #8]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d302      	bcc.n	80030b2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d116      	bne.n	80030e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2200      	movs	r2, #0
 80030b6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2220      	movs	r2, #32
 80030bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030cc:	f043 0220 	orr.w	r2, r3, #32
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2200      	movs	r2, #0
 80030d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e007      	b.n	80030f0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	695b      	ldr	r3, [r3, #20]
 80030e6:	f003 0304 	and.w	r3, r3, #4
 80030ea:	2b04      	cmp	r3, #4
 80030ec:	d1ca      	bne.n	8003084 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800310a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800310e:	d11b      	bne.n	8003148 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003118:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2220      	movs	r2, #32
 8003124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003134:	f043 0204 	orr.w	r2, r3, #4
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e000      	b.n	800314a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	370c      	adds	r7, #12
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
	...

08003158 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b086      	sub	sp, #24
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d101      	bne.n	800316a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e25b      	b.n	8003622 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0301 	and.w	r3, r3, #1
 8003172:	2b00      	cmp	r3, #0
 8003174:	d075      	beq.n	8003262 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003176:	4ba3      	ldr	r3, [pc, #652]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	f003 030c 	and.w	r3, r3, #12
 800317e:	2b04      	cmp	r3, #4
 8003180:	d00c      	beq.n	800319c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003182:	4ba0      	ldr	r3, [pc, #640]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800318a:	2b08      	cmp	r3, #8
 800318c:	d112      	bne.n	80031b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800318e:	4b9d      	ldr	r3, [pc, #628]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003196:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800319a:	d10b      	bne.n	80031b4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800319c:	4b99      	ldr	r3, [pc, #612]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d05b      	beq.n	8003260 <HAL_RCC_OscConfig+0x108>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d157      	bne.n	8003260 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e236      	b.n	8003622 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031bc:	d106      	bne.n	80031cc <HAL_RCC_OscConfig+0x74>
 80031be:	4b91      	ldr	r3, [pc, #580]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a90      	ldr	r2, [pc, #576]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 80031c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031c8:	6013      	str	r3, [r2, #0]
 80031ca:	e01d      	b.n	8003208 <HAL_RCC_OscConfig+0xb0>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031d4:	d10c      	bne.n	80031f0 <HAL_RCC_OscConfig+0x98>
 80031d6:	4b8b      	ldr	r3, [pc, #556]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a8a      	ldr	r2, [pc, #552]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 80031dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031e0:	6013      	str	r3, [r2, #0]
 80031e2:	4b88      	ldr	r3, [pc, #544]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a87      	ldr	r2, [pc, #540]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 80031e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031ec:	6013      	str	r3, [r2, #0]
 80031ee:	e00b      	b.n	8003208 <HAL_RCC_OscConfig+0xb0>
 80031f0:	4b84      	ldr	r3, [pc, #528]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a83      	ldr	r2, [pc, #524]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 80031f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031fa:	6013      	str	r3, [r2, #0]
 80031fc:	4b81      	ldr	r3, [pc, #516]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a80      	ldr	r2, [pc, #512]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 8003202:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003206:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d013      	beq.n	8003238 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003210:	f7fe fb64 	bl	80018dc <HAL_GetTick>
 8003214:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003216:	e008      	b.n	800322a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003218:	f7fe fb60 	bl	80018dc <HAL_GetTick>
 800321c:	4602      	mov	r2, r0
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	2b64      	cmp	r3, #100	; 0x64
 8003224:	d901      	bls.n	800322a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003226:	2303      	movs	r3, #3
 8003228:	e1fb      	b.n	8003622 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800322a:	4b76      	ldr	r3, [pc, #472]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d0f0      	beq.n	8003218 <HAL_RCC_OscConfig+0xc0>
 8003236:	e014      	b.n	8003262 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003238:	f7fe fb50 	bl	80018dc <HAL_GetTick>
 800323c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800323e:	e008      	b.n	8003252 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003240:	f7fe fb4c 	bl	80018dc <HAL_GetTick>
 8003244:	4602      	mov	r2, r0
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	2b64      	cmp	r3, #100	; 0x64
 800324c:	d901      	bls.n	8003252 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e1e7      	b.n	8003622 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003252:	4b6c      	ldr	r3, [pc, #432]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d1f0      	bne.n	8003240 <HAL_RCC_OscConfig+0xe8>
 800325e:	e000      	b.n	8003262 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003260:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0302 	and.w	r3, r3, #2
 800326a:	2b00      	cmp	r3, #0
 800326c:	d063      	beq.n	8003336 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800326e:	4b65      	ldr	r3, [pc, #404]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	f003 030c 	and.w	r3, r3, #12
 8003276:	2b00      	cmp	r3, #0
 8003278:	d00b      	beq.n	8003292 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800327a:	4b62      	ldr	r3, [pc, #392]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003282:	2b08      	cmp	r3, #8
 8003284:	d11c      	bne.n	80032c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003286:	4b5f      	ldr	r3, [pc, #380]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d116      	bne.n	80032c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003292:	4b5c      	ldr	r3, [pc, #368]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 0302 	and.w	r3, r3, #2
 800329a:	2b00      	cmp	r3, #0
 800329c:	d005      	beq.n	80032aa <HAL_RCC_OscConfig+0x152>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d001      	beq.n	80032aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e1bb      	b.n	8003622 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032aa:	4b56      	ldr	r3, [pc, #344]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	00db      	lsls	r3, r3, #3
 80032b8:	4952      	ldr	r1, [pc, #328]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032be:	e03a      	b.n	8003336 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d020      	beq.n	800330a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032c8:	4b4f      	ldr	r3, [pc, #316]	; (8003408 <HAL_RCC_OscConfig+0x2b0>)
 80032ca:	2201      	movs	r2, #1
 80032cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ce:	f7fe fb05 	bl	80018dc <HAL_GetTick>
 80032d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032d4:	e008      	b.n	80032e8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032d6:	f7fe fb01 	bl	80018dc <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d901      	bls.n	80032e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e19c      	b.n	8003622 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032e8:	4b46      	ldr	r3, [pc, #280]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 0302 	and.w	r3, r3, #2
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d0f0      	beq.n	80032d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032f4:	4b43      	ldr	r3, [pc, #268]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	691b      	ldr	r3, [r3, #16]
 8003300:	00db      	lsls	r3, r3, #3
 8003302:	4940      	ldr	r1, [pc, #256]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 8003304:	4313      	orrs	r3, r2
 8003306:	600b      	str	r3, [r1, #0]
 8003308:	e015      	b.n	8003336 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800330a:	4b3f      	ldr	r3, [pc, #252]	; (8003408 <HAL_RCC_OscConfig+0x2b0>)
 800330c:	2200      	movs	r2, #0
 800330e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003310:	f7fe fae4 	bl	80018dc <HAL_GetTick>
 8003314:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003316:	e008      	b.n	800332a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003318:	f7fe fae0 	bl	80018dc <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b02      	cmp	r3, #2
 8003324:	d901      	bls.n	800332a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	e17b      	b.n	8003622 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800332a:	4b36      	ldr	r3, [pc, #216]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0302 	and.w	r3, r3, #2
 8003332:	2b00      	cmp	r3, #0
 8003334:	d1f0      	bne.n	8003318 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0308 	and.w	r3, r3, #8
 800333e:	2b00      	cmp	r3, #0
 8003340:	d030      	beq.n	80033a4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d016      	beq.n	8003378 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800334a:	4b30      	ldr	r3, [pc, #192]	; (800340c <HAL_RCC_OscConfig+0x2b4>)
 800334c:	2201      	movs	r2, #1
 800334e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003350:	f7fe fac4 	bl	80018dc <HAL_GetTick>
 8003354:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003356:	e008      	b.n	800336a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003358:	f7fe fac0 	bl	80018dc <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	2b02      	cmp	r3, #2
 8003364:	d901      	bls.n	800336a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003366:	2303      	movs	r3, #3
 8003368:	e15b      	b.n	8003622 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800336a:	4b26      	ldr	r3, [pc, #152]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 800336c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800336e:	f003 0302 	and.w	r3, r3, #2
 8003372:	2b00      	cmp	r3, #0
 8003374:	d0f0      	beq.n	8003358 <HAL_RCC_OscConfig+0x200>
 8003376:	e015      	b.n	80033a4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003378:	4b24      	ldr	r3, [pc, #144]	; (800340c <HAL_RCC_OscConfig+0x2b4>)
 800337a:	2200      	movs	r2, #0
 800337c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800337e:	f7fe faad 	bl	80018dc <HAL_GetTick>
 8003382:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003384:	e008      	b.n	8003398 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003386:	f7fe faa9 	bl	80018dc <HAL_GetTick>
 800338a:	4602      	mov	r2, r0
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	2b02      	cmp	r3, #2
 8003392:	d901      	bls.n	8003398 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003394:	2303      	movs	r3, #3
 8003396:	e144      	b.n	8003622 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003398:	4b1a      	ldr	r3, [pc, #104]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 800339a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800339c:	f003 0302 	and.w	r3, r3, #2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d1f0      	bne.n	8003386 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0304 	and.w	r3, r3, #4
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	f000 80a0 	beq.w	80034f2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033b2:	2300      	movs	r3, #0
 80033b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033b6:	4b13      	ldr	r3, [pc, #76]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 80033b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d10f      	bne.n	80033e2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033c2:	2300      	movs	r3, #0
 80033c4:	60bb      	str	r3, [r7, #8]
 80033c6:	4b0f      	ldr	r3, [pc, #60]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 80033c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ca:	4a0e      	ldr	r2, [pc, #56]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 80033cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033d0:	6413      	str	r3, [r2, #64]	; 0x40
 80033d2:	4b0c      	ldr	r3, [pc, #48]	; (8003404 <HAL_RCC_OscConfig+0x2ac>)
 80033d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033da:	60bb      	str	r3, [r7, #8]
 80033dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033de:	2301      	movs	r3, #1
 80033e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033e2:	4b0b      	ldr	r3, [pc, #44]	; (8003410 <HAL_RCC_OscConfig+0x2b8>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d121      	bne.n	8003432 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033ee:	4b08      	ldr	r3, [pc, #32]	; (8003410 <HAL_RCC_OscConfig+0x2b8>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a07      	ldr	r2, [pc, #28]	; (8003410 <HAL_RCC_OscConfig+0x2b8>)
 80033f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033fa:	f7fe fa6f 	bl	80018dc <HAL_GetTick>
 80033fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003400:	e011      	b.n	8003426 <HAL_RCC_OscConfig+0x2ce>
 8003402:	bf00      	nop
 8003404:	40023800 	.word	0x40023800
 8003408:	42470000 	.word	0x42470000
 800340c:	42470e80 	.word	0x42470e80
 8003410:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003414:	f7fe fa62 	bl	80018dc <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	2b02      	cmp	r3, #2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e0fd      	b.n	8003622 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003426:	4b81      	ldr	r3, [pc, #516]	; (800362c <HAL_RCC_OscConfig+0x4d4>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800342e:	2b00      	cmp	r3, #0
 8003430:	d0f0      	beq.n	8003414 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	2b01      	cmp	r3, #1
 8003438:	d106      	bne.n	8003448 <HAL_RCC_OscConfig+0x2f0>
 800343a:	4b7d      	ldr	r3, [pc, #500]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 800343c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800343e:	4a7c      	ldr	r2, [pc, #496]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 8003440:	f043 0301 	orr.w	r3, r3, #1
 8003444:	6713      	str	r3, [r2, #112]	; 0x70
 8003446:	e01c      	b.n	8003482 <HAL_RCC_OscConfig+0x32a>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	2b05      	cmp	r3, #5
 800344e:	d10c      	bne.n	800346a <HAL_RCC_OscConfig+0x312>
 8003450:	4b77      	ldr	r3, [pc, #476]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 8003452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003454:	4a76      	ldr	r2, [pc, #472]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 8003456:	f043 0304 	orr.w	r3, r3, #4
 800345a:	6713      	str	r3, [r2, #112]	; 0x70
 800345c:	4b74      	ldr	r3, [pc, #464]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 800345e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003460:	4a73      	ldr	r2, [pc, #460]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 8003462:	f043 0301 	orr.w	r3, r3, #1
 8003466:	6713      	str	r3, [r2, #112]	; 0x70
 8003468:	e00b      	b.n	8003482 <HAL_RCC_OscConfig+0x32a>
 800346a:	4b71      	ldr	r3, [pc, #452]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 800346c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800346e:	4a70      	ldr	r2, [pc, #448]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 8003470:	f023 0301 	bic.w	r3, r3, #1
 8003474:	6713      	str	r3, [r2, #112]	; 0x70
 8003476:	4b6e      	ldr	r3, [pc, #440]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 8003478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800347a:	4a6d      	ldr	r2, [pc, #436]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 800347c:	f023 0304 	bic.w	r3, r3, #4
 8003480:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d015      	beq.n	80034b6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800348a:	f7fe fa27 	bl	80018dc <HAL_GetTick>
 800348e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003490:	e00a      	b.n	80034a8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003492:	f7fe fa23 	bl	80018dc <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	f241 3288 	movw	r2, #5000	; 0x1388
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d901      	bls.n	80034a8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e0bc      	b.n	8003622 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034a8:	4b61      	ldr	r3, [pc, #388]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 80034aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ac:	f003 0302 	and.w	r3, r3, #2
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d0ee      	beq.n	8003492 <HAL_RCC_OscConfig+0x33a>
 80034b4:	e014      	b.n	80034e0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034b6:	f7fe fa11 	bl	80018dc <HAL_GetTick>
 80034ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034bc:	e00a      	b.n	80034d4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034be:	f7fe fa0d 	bl	80018dc <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d901      	bls.n	80034d4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80034d0:	2303      	movs	r3, #3
 80034d2:	e0a6      	b.n	8003622 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034d4:	4b56      	ldr	r3, [pc, #344]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 80034d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034d8:	f003 0302 	and.w	r3, r3, #2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1ee      	bne.n	80034be <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034e0:	7dfb      	ldrb	r3, [r7, #23]
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d105      	bne.n	80034f2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034e6:	4b52      	ldr	r3, [pc, #328]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 80034e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ea:	4a51      	ldr	r2, [pc, #324]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 80034ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034f0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	699b      	ldr	r3, [r3, #24]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	f000 8092 	beq.w	8003620 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034fc:	4b4c      	ldr	r3, [pc, #304]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	f003 030c 	and.w	r3, r3, #12
 8003504:	2b08      	cmp	r3, #8
 8003506:	d05c      	beq.n	80035c2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	699b      	ldr	r3, [r3, #24]
 800350c:	2b02      	cmp	r3, #2
 800350e:	d141      	bne.n	8003594 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003510:	4b48      	ldr	r3, [pc, #288]	; (8003634 <HAL_RCC_OscConfig+0x4dc>)
 8003512:	2200      	movs	r2, #0
 8003514:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003516:	f7fe f9e1 	bl	80018dc <HAL_GetTick>
 800351a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800351c:	e008      	b.n	8003530 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800351e:	f7fe f9dd 	bl	80018dc <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	2b02      	cmp	r3, #2
 800352a:	d901      	bls.n	8003530 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e078      	b.n	8003622 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003530:	4b3f      	ldr	r3, [pc, #252]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d1f0      	bne.n	800351e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	69da      	ldr	r2, [r3, #28]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a1b      	ldr	r3, [r3, #32]
 8003544:	431a      	orrs	r2, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354a:	019b      	lsls	r3, r3, #6
 800354c:	431a      	orrs	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003552:	085b      	lsrs	r3, r3, #1
 8003554:	3b01      	subs	r3, #1
 8003556:	041b      	lsls	r3, r3, #16
 8003558:	431a      	orrs	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800355e:	061b      	lsls	r3, r3, #24
 8003560:	4933      	ldr	r1, [pc, #204]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 8003562:	4313      	orrs	r3, r2
 8003564:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003566:	4b33      	ldr	r3, [pc, #204]	; (8003634 <HAL_RCC_OscConfig+0x4dc>)
 8003568:	2201      	movs	r2, #1
 800356a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800356c:	f7fe f9b6 	bl	80018dc <HAL_GetTick>
 8003570:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003572:	e008      	b.n	8003586 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003574:	f7fe f9b2 	bl	80018dc <HAL_GetTick>
 8003578:	4602      	mov	r2, r0
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	2b02      	cmp	r3, #2
 8003580:	d901      	bls.n	8003586 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e04d      	b.n	8003622 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003586:	4b2a      	ldr	r3, [pc, #168]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800358e:	2b00      	cmp	r3, #0
 8003590:	d0f0      	beq.n	8003574 <HAL_RCC_OscConfig+0x41c>
 8003592:	e045      	b.n	8003620 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003594:	4b27      	ldr	r3, [pc, #156]	; (8003634 <HAL_RCC_OscConfig+0x4dc>)
 8003596:	2200      	movs	r2, #0
 8003598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359a:	f7fe f99f 	bl	80018dc <HAL_GetTick>
 800359e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035a0:	e008      	b.n	80035b4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035a2:	f7fe f99b 	bl	80018dc <HAL_GetTick>
 80035a6:	4602      	mov	r2, r0
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d901      	bls.n	80035b4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80035b0:	2303      	movs	r3, #3
 80035b2:	e036      	b.n	8003622 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035b4:	4b1e      	ldr	r3, [pc, #120]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d1f0      	bne.n	80035a2 <HAL_RCC_OscConfig+0x44a>
 80035c0:	e02e      	b.n	8003620 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	699b      	ldr	r3, [r3, #24]
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d101      	bne.n	80035ce <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e029      	b.n	8003622 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80035ce:	4b18      	ldr	r3, [pc, #96]	; (8003630 <HAL_RCC_OscConfig+0x4d8>)
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	69db      	ldr	r3, [r3, #28]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d11c      	bne.n	800361c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d115      	bne.n	800361c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80035f0:	68fa      	ldr	r2, [r7, #12]
 80035f2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80035f6:	4013      	ands	r3, r2
 80035f8:	687a      	ldr	r2, [r7, #4]
 80035fa:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d10d      	bne.n	800361c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800360a:	429a      	cmp	r2, r3
 800360c:	d106      	bne.n	800361c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003618:	429a      	cmp	r2, r3
 800361a:	d001      	beq.n	8003620 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e000      	b.n	8003622 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003620:	2300      	movs	r3, #0
}
 8003622:	4618      	mov	r0, r3
 8003624:	3718      	adds	r7, #24
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	40007000 	.word	0x40007000
 8003630:	40023800 	.word	0x40023800
 8003634:	42470060 	.word	0x42470060

08003638 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d101      	bne.n	800364c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e0cc      	b.n	80037e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800364c:	4b68      	ldr	r3, [pc, #416]	; (80037f0 <HAL_RCC_ClockConfig+0x1b8>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 030f 	and.w	r3, r3, #15
 8003654:	683a      	ldr	r2, [r7, #0]
 8003656:	429a      	cmp	r2, r3
 8003658:	d90c      	bls.n	8003674 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800365a:	4b65      	ldr	r3, [pc, #404]	; (80037f0 <HAL_RCC_ClockConfig+0x1b8>)
 800365c:	683a      	ldr	r2, [r7, #0]
 800365e:	b2d2      	uxtb	r2, r2
 8003660:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003662:	4b63      	ldr	r3, [pc, #396]	; (80037f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 030f 	and.w	r3, r3, #15
 800366a:	683a      	ldr	r2, [r7, #0]
 800366c:	429a      	cmp	r2, r3
 800366e:	d001      	beq.n	8003674 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e0b8      	b.n	80037e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b00      	cmp	r3, #0
 800367e:	d020      	beq.n	80036c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0304 	and.w	r3, r3, #4
 8003688:	2b00      	cmp	r3, #0
 800368a:	d005      	beq.n	8003698 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800368c:	4b59      	ldr	r3, [pc, #356]	; (80037f4 <HAL_RCC_ClockConfig+0x1bc>)
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	4a58      	ldr	r2, [pc, #352]	; (80037f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003692:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003696:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0308 	and.w	r3, r3, #8
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d005      	beq.n	80036b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036a4:	4b53      	ldr	r3, [pc, #332]	; (80037f4 <HAL_RCC_ClockConfig+0x1bc>)
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	4a52      	ldr	r2, [pc, #328]	; (80037f4 <HAL_RCC_ClockConfig+0x1bc>)
 80036aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80036ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036b0:	4b50      	ldr	r3, [pc, #320]	; (80037f4 <HAL_RCC_ClockConfig+0x1bc>)
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	494d      	ldr	r1, [pc, #308]	; (80037f4 <HAL_RCC_ClockConfig+0x1bc>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0301 	and.w	r3, r3, #1
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d044      	beq.n	8003758 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d107      	bne.n	80036e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036d6:	4b47      	ldr	r3, [pc, #284]	; (80037f4 <HAL_RCC_ClockConfig+0x1bc>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d119      	bne.n	8003716 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e07f      	b.n	80037e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d003      	beq.n	80036f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036f2:	2b03      	cmp	r3, #3
 80036f4:	d107      	bne.n	8003706 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036f6:	4b3f      	ldr	r3, [pc, #252]	; (80037f4 <HAL_RCC_ClockConfig+0x1bc>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d109      	bne.n	8003716 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e06f      	b.n	80037e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003706:	4b3b      	ldr	r3, [pc, #236]	; (80037f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	2b00      	cmp	r3, #0
 8003710:	d101      	bne.n	8003716 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e067      	b.n	80037e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003716:	4b37      	ldr	r3, [pc, #220]	; (80037f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	f023 0203 	bic.w	r2, r3, #3
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	4934      	ldr	r1, [pc, #208]	; (80037f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003724:	4313      	orrs	r3, r2
 8003726:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003728:	f7fe f8d8 	bl	80018dc <HAL_GetTick>
 800372c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800372e:	e00a      	b.n	8003746 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003730:	f7fe f8d4 	bl	80018dc <HAL_GetTick>
 8003734:	4602      	mov	r2, r0
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	f241 3288 	movw	r2, #5000	; 0x1388
 800373e:	4293      	cmp	r3, r2
 8003740:	d901      	bls.n	8003746 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e04f      	b.n	80037e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003746:	4b2b      	ldr	r3, [pc, #172]	; (80037f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	f003 020c 	and.w	r2, r3, #12
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	429a      	cmp	r2, r3
 8003756:	d1eb      	bne.n	8003730 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003758:	4b25      	ldr	r3, [pc, #148]	; (80037f0 <HAL_RCC_ClockConfig+0x1b8>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 030f 	and.w	r3, r3, #15
 8003760:	683a      	ldr	r2, [r7, #0]
 8003762:	429a      	cmp	r2, r3
 8003764:	d20c      	bcs.n	8003780 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003766:	4b22      	ldr	r3, [pc, #136]	; (80037f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003768:	683a      	ldr	r2, [r7, #0]
 800376a:	b2d2      	uxtb	r2, r2
 800376c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800376e:	4b20      	ldr	r3, [pc, #128]	; (80037f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 030f 	and.w	r3, r3, #15
 8003776:	683a      	ldr	r2, [r7, #0]
 8003778:	429a      	cmp	r2, r3
 800377a:	d001      	beq.n	8003780 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e032      	b.n	80037e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 0304 	and.w	r3, r3, #4
 8003788:	2b00      	cmp	r3, #0
 800378a:	d008      	beq.n	800379e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800378c:	4b19      	ldr	r3, [pc, #100]	; (80037f4 <HAL_RCC_ClockConfig+0x1bc>)
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	4916      	ldr	r1, [pc, #88]	; (80037f4 <HAL_RCC_ClockConfig+0x1bc>)
 800379a:	4313      	orrs	r3, r2
 800379c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0308 	and.w	r3, r3, #8
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d009      	beq.n	80037be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037aa:	4b12      	ldr	r3, [pc, #72]	; (80037f4 <HAL_RCC_ClockConfig+0x1bc>)
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	691b      	ldr	r3, [r3, #16]
 80037b6:	00db      	lsls	r3, r3, #3
 80037b8:	490e      	ldr	r1, [pc, #56]	; (80037f4 <HAL_RCC_ClockConfig+0x1bc>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80037be:	f000 f821 	bl	8003804 <HAL_RCC_GetSysClockFreq>
 80037c2:	4601      	mov	r1, r0
 80037c4:	4b0b      	ldr	r3, [pc, #44]	; (80037f4 <HAL_RCC_ClockConfig+0x1bc>)
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	091b      	lsrs	r3, r3, #4
 80037ca:	f003 030f 	and.w	r3, r3, #15
 80037ce:	4a0a      	ldr	r2, [pc, #40]	; (80037f8 <HAL_RCC_ClockConfig+0x1c0>)
 80037d0:	5cd3      	ldrb	r3, [r2, r3]
 80037d2:	fa21 f303 	lsr.w	r3, r1, r3
 80037d6:	4a09      	ldr	r2, [pc, #36]	; (80037fc <HAL_RCC_ClockConfig+0x1c4>)
 80037d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80037da:	4b09      	ldr	r3, [pc, #36]	; (8003800 <HAL_RCC_ClockConfig+0x1c8>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4618      	mov	r0, r3
 80037e0:	f7fd ff2e 	bl	8001640 <HAL_InitTick>

  return HAL_OK;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3710      	adds	r7, #16
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	40023c00 	.word	0x40023c00
 80037f4:	40023800 	.word	0x40023800
 80037f8:	0800a168 	.word	0x0800a168
 80037fc:	20000000 	.word	0x20000000
 8003800:	20000004 	.word	0x20000004

08003804 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003806:	b085      	sub	sp, #20
 8003808:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800380a:	2300      	movs	r3, #0
 800380c:	607b      	str	r3, [r7, #4]
 800380e:	2300      	movs	r3, #0
 8003810:	60fb      	str	r3, [r7, #12]
 8003812:	2300      	movs	r3, #0
 8003814:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003816:	2300      	movs	r3, #0
 8003818:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800381a:	4b63      	ldr	r3, [pc, #396]	; (80039a8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f003 030c 	and.w	r3, r3, #12
 8003822:	2b04      	cmp	r3, #4
 8003824:	d007      	beq.n	8003836 <HAL_RCC_GetSysClockFreq+0x32>
 8003826:	2b08      	cmp	r3, #8
 8003828:	d008      	beq.n	800383c <HAL_RCC_GetSysClockFreq+0x38>
 800382a:	2b00      	cmp	r3, #0
 800382c:	f040 80b4 	bne.w	8003998 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003830:	4b5e      	ldr	r3, [pc, #376]	; (80039ac <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003832:	60bb      	str	r3, [r7, #8]
       break;
 8003834:	e0b3      	b.n	800399e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003836:	4b5e      	ldr	r3, [pc, #376]	; (80039b0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003838:	60bb      	str	r3, [r7, #8]
      break;
 800383a:	e0b0      	b.n	800399e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800383c:	4b5a      	ldr	r3, [pc, #360]	; (80039a8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003844:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003846:	4b58      	ldr	r3, [pc, #352]	; (80039a8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d04a      	beq.n	80038e8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003852:	4b55      	ldr	r3, [pc, #340]	; (80039a8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	099b      	lsrs	r3, r3, #6
 8003858:	f04f 0400 	mov.w	r4, #0
 800385c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003860:	f04f 0200 	mov.w	r2, #0
 8003864:	ea03 0501 	and.w	r5, r3, r1
 8003868:	ea04 0602 	and.w	r6, r4, r2
 800386c:	4629      	mov	r1, r5
 800386e:	4632      	mov	r2, r6
 8003870:	f04f 0300 	mov.w	r3, #0
 8003874:	f04f 0400 	mov.w	r4, #0
 8003878:	0154      	lsls	r4, r2, #5
 800387a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800387e:	014b      	lsls	r3, r1, #5
 8003880:	4619      	mov	r1, r3
 8003882:	4622      	mov	r2, r4
 8003884:	1b49      	subs	r1, r1, r5
 8003886:	eb62 0206 	sbc.w	r2, r2, r6
 800388a:	f04f 0300 	mov.w	r3, #0
 800388e:	f04f 0400 	mov.w	r4, #0
 8003892:	0194      	lsls	r4, r2, #6
 8003894:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003898:	018b      	lsls	r3, r1, #6
 800389a:	1a5b      	subs	r3, r3, r1
 800389c:	eb64 0402 	sbc.w	r4, r4, r2
 80038a0:	f04f 0100 	mov.w	r1, #0
 80038a4:	f04f 0200 	mov.w	r2, #0
 80038a8:	00e2      	lsls	r2, r4, #3
 80038aa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80038ae:	00d9      	lsls	r1, r3, #3
 80038b0:	460b      	mov	r3, r1
 80038b2:	4614      	mov	r4, r2
 80038b4:	195b      	adds	r3, r3, r5
 80038b6:	eb44 0406 	adc.w	r4, r4, r6
 80038ba:	f04f 0100 	mov.w	r1, #0
 80038be:	f04f 0200 	mov.w	r2, #0
 80038c2:	0262      	lsls	r2, r4, #9
 80038c4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80038c8:	0259      	lsls	r1, r3, #9
 80038ca:	460b      	mov	r3, r1
 80038cc:	4614      	mov	r4, r2
 80038ce:	4618      	mov	r0, r3
 80038d0:	4621      	mov	r1, r4
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f04f 0400 	mov.w	r4, #0
 80038d8:	461a      	mov	r2, r3
 80038da:	4623      	mov	r3, r4
 80038dc:	f7fc feb4 	bl	8000648 <__aeabi_uldivmod>
 80038e0:	4603      	mov	r3, r0
 80038e2:	460c      	mov	r4, r1
 80038e4:	60fb      	str	r3, [r7, #12]
 80038e6:	e049      	b.n	800397c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038e8:	4b2f      	ldr	r3, [pc, #188]	; (80039a8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	099b      	lsrs	r3, r3, #6
 80038ee:	f04f 0400 	mov.w	r4, #0
 80038f2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80038f6:	f04f 0200 	mov.w	r2, #0
 80038fa:	ea03 0501 	and.w	r5, r3, r1
 80038fe:	ea04 0602 	and.w	r6, r4, r2
 8003902:	4629      	mov	r1, r5
 8003904:	4632      	mov	r2, r6
 8003906:	f04f 0300 	mov.w	r3, #0
 800390a:	f04f 0400 	mov.w	r4, #0
 800390e:	0154      	lsls	r4, r2, #5
 8003910:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003914:	014b      	lsls	r3, r1, #5
 8003916:	4619      	mov	r1, r3
 8003918:	4622      	mov	r2, r4
 800391a:	1b49      	subs	r1, r1, r5
 800391c:	eb62 0206 	sbc.w	r2, r2, r6
 8003920:	f04f 0300 	mov.w	r3, #0
 8003924:	f04f 0400 	mov.w	r4, #0
 8003928:	0194      	lsls	r4, r2, #6
 800392a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800392e:	018b      	lsls	r3, r1, #6
 8003930:	1a5b      	subs	r3, r3, r1
 8003932:	eb64 0402 	sbc.w	r4, r4, r2
 8003936:	f04f 0100 	mov.w	r1, #0
 800393a:	f04f 0200 	mov.w	r2, #0
 800393e:	00e2      	lsls	r2, r4, #3
 8003940:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003944:	00d9      	lsls	r1, r3, #3
 8003946:	460b      	mov	r3, r1
 8003948:	4614      	mov	r4, r2
 800394a:	195b      	adds	r3, r3, r5
 800394c:	eb44 0406 	adc.w	r4, r4, r6
 8003950:	f04f 0100 	mov.w	r1, #0
 8003954:	f04f 0200 	mov.w	r2, #0
 8003958:	02a2      	lsls	r2, r4, #10
 800395a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800395e:	0299      	lsls	r1, r3, #10
 8003960:	460b      	mov	r3, r1
 8003962:	4614      	mov	r4, r2
 8003964:	4618      	mov	r0, r3
 8003966:	4621      	mov	r1, r4
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f04f 0400 	mov.w	r4, #0
 800396e:	461a      	mov	r2, r3
 8003970:	4623      	mov	r3, r4
 8003972:	f7fc fe69 	bl	8000648 <__aeabi_uldivmod>
 8003976:	4603      	mov	r3, r0
 8003978:	460c      	mov	r4, r1
 800397a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800397c:	4b0a      	ldr	r3, [pc, #40]	; (80039a8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	0c1b      	lsrs	r3, r3, #16
 8003982:	f003 0303 	and.w	r3, r3, #3
 8003986:	3301      	adds	r3, #1
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800398c:	68fa      	ldr	r2, [r7, #12]
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	fbb2 f3f3 	udiv	r3, r2, r3
 8003994:	60bb      	str	r3, [r7, #8]
      break;
 8003996:	e002      	b.n	800399e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003998:	4b04      	ldr	r3, [pc, #16]	; (80039ac <HAL_RCC_GetSysClockFreq+0x1a8>)
 800399a:	60bb      	str	r3, [r7, #8]
      break;
 800399c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800399e:	68bb      	ldr	r3, [r7, #8]
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3714      	adds	r7, #20
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039a8:	40023800 	.word	0x40023800
 80039ac:	00f42400 	.word	0x00f42400
 80039b0:	007a1200 	.word	0x007a1200

080039b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039b8:	4b03      	ldr	r3, [pc, #12]	; (80039c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80039ba:	681b      	ldr	r3, [r3, #0]
}
 80039bc:	4618      	mov	r0, r3
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	20000000 	.word	0x20000000

080039cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80039d0:	f7ff fff0 	bl	80039b4 <HAL_RCC_GetHCLKFreq>
 80039d4:	4601      	mov	r1, r0
 80039d6:	4b05      	ldr	r3, [pc, #20]	; (80039ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	0a9b      	lsrs	r3, r3, #10
 80039dc:	f003 0307 	and.w	r3, r3, #7
 80039e0:	4a03      	ldr	r2, [pc, #12]	; (80039f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039e2:	5cd3      	ldrb	r3, [r2, r3]
 80039e4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	40023800 	.word	0x40023800
 80039f0:	0800a178 	.word	0x0800a178

080039f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80039f8:	f7ff ffdc 	bl	80039b4 <HAL_RCC_GetHCLKFreq>
 80039fc:	4601      	mov	r1, r0
 80039fe:	4b05      	ldr	r3, [pc, #20]	; (8003a14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	0b5b      	lsrs	r3, r3, #13
 8003a04:	f003 0307 	and.w	r3, r3, #7
 8003a08:	4a03      	ldr	r2, [pc, #12]	; (8003a18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a0a:	5cd3      	ldrb	r3, [r2, r3]
 8003a0c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	40023800 	.word	0x40023800
 8003a18:	0800a178 	.word	0x0800a178

08003a1c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	220f      	movs	r2, #15
 8003a2a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003a2c:	4b12      	ldr	r3, [pc, #72]	; (8003a78 <HAL_RCC_GetClockConfig+0x5c>)
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f003 0203 	and.w	r2, r3, #3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003a38:	4b0f      	ldr	r3, [pc, #60]	; (8003a78 <HAL_RCC_GetClockConfig+0x5c>)
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003a44:	4b0c      	ldr	r3, [pc, #48]	; (8003a78 <HAL_RCC_GetClockConfig+0x5c>)
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003a50:	4b09      	ldr	r3, [pc, #36]	; (8003a78 <HAL_RCC_GetClockConfig+0x5c>)
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	08db      	lsrs	r3, r3, #3
 8003a56:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003a5e:	4b07      	ldr	r3, [pc, #28]	; (8003a7c <HAL_RCC_GetClockConfig+0x60>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 020f 	and.w	r2, r3, #15
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	601a      	str	r2, [r3, #0]
}
 8003a6a:	bf00      	nop
 8003a6c:	370c      	adds	r7, #12
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	40023800 	.word	0x40023800
 8003a7c:	40023c00 	.word	0x40023c00

08003a80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b082      	sub	sp, #8
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d101      	bne.n	8003a92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e01d      	b.n	8003ace <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d106      	bne.n	8003aac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f7fd fcb8 	bl	800141c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2202      	movs	r2, #2
 8003ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	3304      	adds	r3, #4
 8003abc:	4619      	mov	r1, r3
 8003abe:	4610      	mov	r0, r2
 8003ac0:	f000 fa14 	bl	8003eec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3708      	adds	r7, #8
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ad6:	b480      	push	{r7}
 8003ad8:	b085      	sub	sp, #20
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	68da      	ldr	r2, [r3, #12]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f042 0201 	orr.w	r2, r2, #1
 8003aec:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f003 0307 	and.w	r3, r3, #7
 8003af8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2b06      	cmp	r3, #6
 8003afe:	d007      	beq.n	8003b10 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f042 0201 	orr.w	r2, r2, #1
 8003b0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3714      	adds	r7, #20
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr

08003b1e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b1e:	b580      	push	{r7, lr}
 8003b20:	b082      	sub	sp, #8
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	f003 0302 	and.w	r3, r3, #2
 8003b30:	2b02      	cmp	r3, #2
 8003b32:	d122      	bne.n	8003b7a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	68db      	ldr	r3, [r3, #12]
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d11b      	bne.n	8003b7a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f06f 0202 	mvn.w	r2, #2
 8003b4a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	699b      	ldr	r3, [r3, #24]
 8003b58:	f003 0303 	and.w	r3, r3, #3
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d003      	beq.n	8003b68 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f000 f9a5 	bl	8003eb0 <HAL_TIM_IC_CaptureCallback>
 8003b66:	e005      	b.n	8003b74 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f000 f997 	bl	8003e9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 f9a8 	bl	8003ec4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	691b      	ldr	r3, [r3, #16]
 8003b80:	f003 0304 	and.w	r3, r3, #4
 8003b84:	2b04      	cmp	r3, #4
 8003b86:	d122      	bne.n	8003bce <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	f003 0304 	and.w	r3, r3, #4
 8003b92:	2b04      	cmp	r3, #4
 8003b94:	d11b      	bne.n	8003bce <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f06f 0204 	mvn.w	r2, #4
 8003b9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2202      	movs	r2, #2
 8003ba4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d003      	beq.n	8003bbc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f000 f97b 	bl	8003eb0 <HAL_TIM_IC_CaptureCallback>
 8003bba:	e005      	b.n	8003bc8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f000 f96d 	bl	8003e9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f000 f97e 	bl	8003ec4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	691b      	ldr	r3, [r3, #16]
 8003bd4:	f003 0308 	and.w	r3, r3, #8
 8003bd8:	2b08      	cmp	r3, #8
 8003bda:	d122      	bne.n	8003c22 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	f003 0308 	and.w	r3, r3, #8
 8003be6:	2b08      	cmp	r3, #8
 8003be8:	d11b      	bne.n	8003c22 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f06f 0208 	mvn.w	r2, #8
 8003bf2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2204      	movs	r2, #4
 8003bf8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	69db      	ldr	r3, [r3, #28]
 8003c00:	f003 0303 	and.w	r3, r3, #3
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d003      	beq.n	8003c10 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	f000 f951 	bl	8003eb0 <HAL_TIM_IC_CaptureCallback>
 8003c0e:	e005      	b.n	8003c1c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 f943 	bl	8003e9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 f954 	bl	8003ec4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	f003 0310 	and.w	r3, r3, #16
 8003c2c:	2b10      	cmp	r3, #16
 8003c2e:	d122      	bne.n	8003c76 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	f003 0310 	and.w	r3, r3, #16
 8003c3a:	2b10      	cmp	r3, #16
 8003c3c:	d11b      	bne.n	8003c76 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f06f 0210 	mvn.w	r2, #16
 8003c46:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2208      	movs	r2, #8
 8003c4c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	69db      	ldr	r3, [r3, #28]
 8003c54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d003      	beq.n	8003c64 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f000 f927 	bl	8003eb0 <HAL_TIM_IC_CaptureCallback>
 8003c62:	e005      	b.n	8003c70 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f000 f919 	bl	8003e9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f000 f92a 	bl	8003ec4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	691b      	ldr	r3, [r3, #16]
 8003c7c:	f003 0301 	and.w	r3, r3, #1
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d10e      	bne.n	8003ca2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	68db      	ldr	r3, [r3, #12]
 8003c8a:	f003 0301 	and.w	r3, r3, #1
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d107      	bne.n	8003ca2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f06f 0201 	mvn.w	r2, #1
 8003c9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f7fd fa8b 	bl	80011b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	691b      	ldr	r3, [r3, #16]
 8003ca8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cac:	2b80      	cmp	r3, #128	; 0x80
 8003cae:	d10e      	bne.n	8003cce <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cba:	2b80      	cmp	r3, #128	; 0x80
 8003cbc:	d107      	bne.n	8003cce <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003cc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 facf 	bl	800426c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	691b      	ldr	r3, [r3, #16]
 8003cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cd8:	2b40      	cmp	r3, #64	; 0x40
 8003cda:	d10e      	bne.n	8003cfa <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ce6:	2b40      	cmp	r3, #64	; 0x40
 8003ce8:	d107      	bne.n	8003cfa <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003cf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f000 f8ef 	bl	8003ed8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	691b      	ldr	r3, [r3, #16]
 8003d00:	f003 0320 	and.w	r3, r3, #32
 8003d04:	2b20      	cmp	r3, #32
 8003d06:	d10e      	bne.n	8003d26 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	f003 0320 	and.w	r3, r3, #32
 8003d12:	2b20      	cmp	r3, #32
 8003d14:	d107      	bne.n	8003d26 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f06f 0220 	mvn.w	r2, #32
 8003d1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f000 fa99 	bl	8004258 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d26:	bf00      	nop
 8003d28:	3708      	adds	r7, #8
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}

08003d2e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d2e:	b580      	push	{r7, lr}
 8003d30:	b084      	sub	sp, #16
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
 8003d36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d101      	bne.n	8003d46 <HAL_TIM_ConfigClockSource+0x18>
 8003d42:	2302      	movs	r3, #2
 8003d44:	e0a6      	b.n	8003e94 <HAL_TIM_ConfigClockSource+0x166>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2202      	movs	r2, #2
 8003d52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003d64:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d6c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	68fa      	ldr	r2, [r7, #12]
 8003d74:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2b40      	cmp	r3, #64	; 0x40
 8003d7c:	d067      	beq.n	8003e4e <HAL_TIM_ConfigClockSource+0x120>
 8003d7e:	2b40      	cmp	r3, #64	; 0x40
 8003d80:	d80b      	bhi.n	8003d9a <HAL_TIM_ConfigClockSource+0x6c>
 8003d82:	2b10      	cmp	r3, #16
 8003d84:	d073      	beq.n	8003e6e <HAL_TIM_ConfigClockSource+0x140>
 8003d86:	2b10      	cmp	r3, #16
 8003d88:	d802      	bhi.n	8003d90 <HAL_TIM_ConfigClockSource+0x62>
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d06f      	beq.n	8003e6e <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003d8e:	e078      	b.n	8003e82 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003d90:	2b20      	cmp	r3, #32
 8003d92:	d06c      	beq.n	8003e6e <HAL_TIM_ConfigClockSource+0x140>
 8003d94:	2b30      	cmp	r3, #48	; 0x30
 8003d96:	d06a      	beq.n	8003e6e <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003d98:	e073      	b.n	8003e82 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003d9a:	2b70      	cmp	r3, #112	; 0x70
 8003d9c:	d00d      	beq.n	8003dba <HAL_TIM_ConfigClockSource+0x8c>
 8003d9e:	2b70      	cmp	r3, #112	; 0x70
 8003da0:	d804      	bhi.n	8003dac <HAL_TIM_ConfigClockSource+0x7e>
 8003da2:	2b50      	cmp	r3, #80	; 0x50
 8003da4:	d033      	beq.n	8003e0e <HAL_TIM_ConfigClockSource+0xe0>
 8003da6:	2b60      	cmp	r3, #96	; 0x60
 8003da8:	d041      	beq.n	8003e2e <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003daa:	e06a      	b.n	8003e82 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003dac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003db0:	d066      	beq.n	8003e80 <HAL_TIM_ConfigClockSource+0x152>
 8003db2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003db6:	d017      	beq.n	8003de8 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003db8:	e063      	b.n	8003e82 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6818      	ldr	r0, [r3, #0]
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	6899      	ldr	r1, [r3, #8]
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	685a      	ldr	r2, [r3, #4]
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	f000 f9a9 	bl	8004120 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003ddc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	609a      	str	r2, [r3, #8]
      break;
 8003de6:	e04c      	b.n	8003e82 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6818      	ldr	r0, [r3, #0]
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	6899      	ldr	r1, [r3, #8]
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	685a      	ldr	r2, [r3, #4]
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	f000 f992 	bl	8004120 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	689a      	ldr	r2, [r3, #8]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e0a:	609a      	str	r2, [r3, #8]
      break;
 8003e0c:	e039      	b.n	8003e82 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6818      	ldr	r0, [r3, #0]
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	6859      	ldr	r1, [r3, #4]
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	68db      	ldr	r3, [r3, #12]
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	f000 f906 	bl	800402c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2150      	movs	r1, #80	; 0x50
 8003e26:	4618      	mov	r0, r3
 8003e28:	f000 f95f 	bl	80040ea <TIM_ITRx_SetConfig>
      break;
 8003e2c:	e029      	b.n	8003e82 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6818      	ldr	r0, [r3, #0]
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	6859      	ldr	r1, [r3, #4]
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	f000 f925 	bl	800408a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2160      	movs	r1, #96	; 0x60
 8003e46:	4618      	mov	r0, r3
 8003e48:	f000 f94f 	bl	80040ea <TIM_ITRx_SetConfig>
      break;
 8003e4c:	e019      	b.n	8003e82 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6818      	ldr	r0, [r3, #0]
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	6859      	ldr	r1, [r3, #4]
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	f000 f8e6 	bl	800402c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2140      	movs	r1, #64	; 0x40
 8003e66:	4618      	mov	r0, r3
 8003e68:	f000 f93f 	bl	80040ea <TIM_ITRx_SetConfig>
      break;
 8003e6c:	e009      	b.n	8003e82 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4619      	mov	r1, r3
 8003e78:	4610      	mov	r0, r2
 8003e7a:	f000 f936 	bl	80040ea <TIM_ITRx_SetConfig>
      break;
 8003e7e:	e000      	b.n	8003e82 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003e80:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2201      	movs	r2, #1
 8003e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e92:	2300      	movs	r3, #0
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3710      	adds	r7, #16
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ea4:	bf00      	nop
 8003ea6:	370c      	adds	r7, #12
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr

08003eb0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003eb8:	bf00      	nop
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ecc:	bf00      	nop
 8003ece:	370c      	adds	r7, #12
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr

08003ed8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ee0:	bf00      	nop
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr

08003eec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b085      	sub	sp, #20
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4a40      	ldr	r2, [pc, #256]	; (8004000 <TIM_Base_SetConfig+0x114>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d013      	beq.n	8003f2c <TIM_Base_SetConfig+0x40>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f0a:	d00f      	beq.n	8003f2c <TIM_Base_SetConfig+0x40>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	4a3d      	ldr	r2, [pc, #244]	; (8004004 <TIM_Base_SetConfig+0x118>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d00b      	beq.n	8003f2c <TIM_Base_SetConfig+0x40>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	4a3c      	ldr	r2, [pc, #240]	; (8004008 <TIM_Base_SetConfig+0x11c>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d007      	beq.n	8003f2c <TIM_Base_SetConfig+0x40>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	4a3b      	ldr	r2, [pc, #236]	; (800400c <TIM_Base_SetConfig+0x120>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d003      	beq.n	8003f2c <TIM_Base_SetConfig+0x40>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	4a3a      	ldr	r2, [pc, #232]	; (8004010 <TIM_Base_SetConfig+0x124>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d108      	bne.n	8003f3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	68fa      	ldr	r2, [r7, #12]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a2f      	ldr	r2, [pc, #188]	; (8004000 <TIM_Base_SetConfig+0x114>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d02b      	beq.n	8003f9e <TIM_Base_SetConfig+0xb2>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f4c:	d027      	beq.n	8003f9e <TIM_Base_SetConfig+0xb2>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a2c      	ldr	r2, [pc, #176]	; (8004004 <TIM_Base_SetConfig+0x118>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d023      	beq.n	8003f9e <TIM_Base_SetConfig+0xb2>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a2b      	ldr	r2, [pc, #172]	; (8004008 <TIM_Base_SetConfig+0x11c>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d01f      	beq.n	8003f9e <TIM_Base_SetConfig+0xb2>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a2a      	ldr	r2, [pc, #168]	; (800400c <TIM_Base_SetConfig+0x120>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d01b      	beq.n	8003f9e <TIM_Base_SetConfig+0xb2>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a29      	ldr	r2, [pc, #164]	; (8004010 <TIM_Base_SetConfig+0x124>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d017      	beq.n	8003f9e <TIM_Base_SetConfig+0xb2>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4a28      	ldr	r2, [pc, #160]	; (8004014 <TIM_Base_SetConfig+0x128>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d013      	beq.n	8003f9e <TIM_Base_SetConfig+0xb2>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a27      	ldr	r2, [pc, #156]	; (8004018 <TIM_Base_SetConfig+0x12c>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d00f      	beq.n	8003f9e <TIM_Base_SetConfig+0xb2>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4a26      	ldr	r2, [pc, #152]	; (800401c <TIM_Base_SetConfig+0x130>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d00b      	beq.n	8003f9e <TIM_Base_SetConfig+0xb2>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	4a25      	ldr	r2, [pc, #148]	; (8004020 <TIM_Base_SetConfig+0x134>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d007      	beq.n	8003f9e <TIM_Base_SetConfig+0xb2>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	4a24      	ldr	r2, [pc, #144]	; (8004024 <TIM_Base_SetConfig+0x138>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d003      	beq.n	8003f9e <TIM_Base_SetConfig+0xb2>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	4a23      	ldr	r2, [pc, #140]	; (8004028 <TIM_Base_SetConfig+0x13c>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d108      	bne.n	8003fb0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	695b      	ldr	r3, [r3, #20]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	68fa      	ldr	r2, [r7, #12]
 8003fc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	689a      	ldr	r2, [r3, #8]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	4a0a      	ldr	r2, [pc, #40]	; (8004000 <TIM_Base_SetConfig+0x114>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d003      	beq.n	8003fe4 <TIM_Base_SetConfig+0xf8>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	4a0c      	ldr	r2, [pc, #48]	; (8004010 <TIM_Base_SetConfig+0x124>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d103      	bne.n	8003fec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	691a      	ldr	r2, [r3, #16]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	615a      	str	r2, [r3, #20]
}
 8003ff2:	bf00      	nop
 8003ff4:	3714      	adds	r7, #20
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr
 8003ffe:	bf00      	nop
 8004000:	40010000 	.word	0x40010000
 8004004:	40000400 	.word	0x40000400
 8004008:	40000800 	.word	0x40000800
 800400c:	40000c00 	.word	0x40000c00
 8004010:	40010400 	.word	0x40010400
 8004014:	40014000 	.word	0x40014000
 8004018:	40014400 	.word	0x40014400
 800401c:	40014800 	.word	0x40014800
 8004020:	40001800 	.word	0x40001800
 8004024:	40001c00 	.word	0x40001c00
 8004028:	40002000 	.word	0x40002000

0800402c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800402c:	b480      	push	{r7}
 800402e:	b087      	sub	sp, #28
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6a1b      	ldr	r3, [r3, #32]
 800403c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6a1b      	ldr	r3, [r3, #32]
 8004042:	f023 0201 	bic.w	r2, r3, #1
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	699b      	ldr	r3, [r3, #24]
 800404e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004056:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	011b      	lsls	r3, r3, #4
 800405c:	693a      	ldr	r2, [r7, #16]
 800405e:	4313      	orrs	r3, r2
 8004060:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	f023 030a 	bic.w	r3, r3, #10
 8004068:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800406a:	697a      	ldr	r2, [r7, #20]
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	4313      	orrs	r3, r2
 8004070:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	693a      	ldr	r2, [r7, #16]
 8004076:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	697a      	ldr	r2, [r7, #20]
 800407c:	621a      	str	r2, [r3, #32]
}
 800407e:	bf00      	nop
 8004080:	371c      	adds	r7, #28
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr

0800408a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800408a:	b480      	push	{r7}
 800408c:	b087      	sub	sp, #28
 800408e:	af00      	add	r7, sp, #0
 8004090:	60f8      	str	r0, [r7, #12]
 8004092:	60b9      	str	r1, [r7, #8]
 8004094:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	6a1b      	ldr	r3, [r3, #32]
 800409a:	f023 0210 	bic.w	r2, r3, #16
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	699b      	ldr	r3, [r3, #24]
 80040a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6a1b      	ldr	r3, [r3, #32]
 80040ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80040b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	031b      	lsls	r3, r3, #12
 80040ba:	697a      	ldr	r2, [r7, #20]
 80040bc:	4313      	orrs	r3, r2
 80040be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80040c6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	011b      	lsls	r3, r3, #4
 80040cc:	693a      	ldr	r2, [r7, #16]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	697a      	ldr	r2, [r7, #20]
 80040d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	693a      	ldr	r2, [r7, #16]
 80040dc:	621a      	str	r2, [r3, #32]
}
 80040de:	bf00      	nop
 80040e0:	371c      	adds	r7, #28
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr

080040ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80040ea:	b480      	push	{r7}
 80040ec:	b085      	sub	sp, #20
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	6078      	str	r0, [r7, #4]
 80040f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004100:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004102:	683a      	ldr	r2, [r7, #0]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	4313      	orrs	r3, r2
 8004108:	f043 0307 	orr.w	r3, r3, #7
 800410c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	68fa      	ldr	r2, [r7, #12]
 8004112:	609a      	str	r2, [r3, #8]
}
 8004114:	bf00      	nop
 8004116:	3714      	adds	r7, #20
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr

08004120 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004120:	b480      	push	{r7}
 8004122:	b087      	sub	sp, #28
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
 800412c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800413a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	021a      	lsls	r2, r3, #8
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	431a      	orrs	r2, r3
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	4313      	orrs	r3, r2
 8004148:	697a      	ldr	r2, [r7, #20]
 800414a:	4313      	orrs	r3, r2
 800414c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	697a      	ldr	r2, [r7, #20]
 8004152:	609a      	str	r2, [r3, #8]
}
 8004154:	bf00      	nop
 8004156:	371c      	adds	r7, #28
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004160:	b480      	push	{r7}
 8004162:	b085      	sub	sp, #20
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004170:	2b01      	cmp	r3, #1
 8004172:	d101      	bne.n	8004178 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004174:	2302      	movs	r3, #2
 8004176:	e05a      	b.n	800422e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2202      	movs	r2, #2
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800419e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	68fa      	ldr	r2, [r7, #12]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	68fa      	ldr	r2, [r7, #12]
 80041b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a21      	ldr	r2, [pc, #132]	; (800423c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d022      	beq.n	8004202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041c4:	d01d      	beq.n	8004202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a1d      	ldr	r2, [pc, #116]	; (8004240 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d018      	beq.n	8004202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a1b      	ldr	r2, [pc, #108]	; (8004244 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d013      	beq.n	8004202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a1a      	ldr	r2, [pc, #104]	; (8004248 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d00e      	beq.n	8004202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a18      	ldr	r2, [pc, #96]	; (800424c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d009      	beq.n	8004202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a17      	ldr	r2, [pc, #92]	; (8004250 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d004      	beq.n	8004202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a15      	ldr	r2, [pc, #84]	; (8004254 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d10c      	bne.n	800421c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004208:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	68ba      	ldr	r2, [r7, #8]
 8004210:	4313      	orrs	r3, r2
 8004212:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	68ba      	ldr	r2, [r7, #8]
 800421a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800422c:	2300      	movs	r3, #0
}
 800422e:	4618      	mov	r0, r3
 8004230:	3714      	adds	r7, #20
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	40010000 	.word	0x40010000
 8004240:	40000400 	.word	0x40000400
 8004244:	40000800 	.word	0x40000800
 8004248:	40000c00 	.word	0x40000c00
 800424c:	40010400 	.word	0x40010400
 8004250:	40014000 	.word	0x40014000
 8004254:	40001800 	.word	0x40001800

08004258 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004260:	bf00      	nop
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004274:	bf00      	nop
 8004276:	370c      	adds	r7, #12
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b082      	sub	sp, #8
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d101      	bne.n	8004292 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e03f      	b.n	8004312 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004298:	b2db      	uxtb	r3, r3
 800429a:	2b00      	cmp	r3, #0
 800429c:	d106      	bne.n	80042ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f7fd f8de 	bl	8001468 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2224      	movs	r2, #36	; 0x24
 80042b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	68da      	ldr	r2, [r3, #12]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80042c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f000 fab3 	bl	8004830 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	691a      	ldr	r2, [r3, #16]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80042d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	695a      	ldr	r2, [r3, #20]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80042e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68da      	ldr	r2, [r3, #12]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80042f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2220      	movs	r2, #32
 8004304:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2220      	movs	r2, #32
 800430c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004310:	2300      	movs	r3, #0
}
 8004312:	4618      	mov	r0, r3
 8004314:	3708      	adds	r7, #8
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}

0800431a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800431a:	b480      	push	{r7}
 800431c:	b085      	sub	sp, #20
 800431e:	af00      	add	r7, sp, #0
 8004320:	60f8      	str	r0, [r7, #12]
 8004322:	60b9      	str	r1, [r7, #8]
 8004324:	4613      	mov	r3, r2
 8004326:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800432e:	b2db      	uxtb	r3, r3
 8004330:	2b20      	cmp	r3, #32
 8004332:	d140      	bne.n	80043b6 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d002      	beq.n	8004340 <HAL_UART_Receive_IT+0x26>
 800433a:	88fb      	ldrh	r3, [r7, #6]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d101      	bne.n	8004344 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e039      	b.n	80043b8 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800434a:	2b01      	cmp	r3, #1
 800434c:	d101      	bne.n	8004352 <HAL_UART_Receive_IT+0x38>
 800434e:	2302      	movs	r3, #2
 8004350:	e032      	b.n	80043b8 <HAL_UART_Receive_IT+0x9e>
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2201      	movs	r2, #1
 8004356:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	68ba      	ldr	r2, [r7, #8]
 800435e:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	88fa      	ldrh	r2, [r7, #6]
 8004364:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	88fa      	ldrh	r2, [r7, #6]
 800436a:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2200      	movs	r2, #0
 8004370:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2222      	movs	r2, #34	; 0x22
 8004376:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2200      	movs	r2, #0
 800437e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	68da      	ldr	r2, [r3, #12]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004390:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	695a      	ldr	r2, [r3, #20]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f042 0201 	orr.w	r2, r2, #1
 80043a0:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68da      	ldr	r2, [r3, #12]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f042 0220 	orr.w	r2, r2, #32
 80043b0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80043b2:	2300      	movs	r3, #0
 80043b4:	e000      	b.n	80043b8 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80043b6:	2302      	movs	r3, #2
  }
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3714      	adds	r7, #20
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr

080043c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b088      	sub	sp, #32
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	695b      	ldr	r3, [r3, #20]
 80043e2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80043e4:	2300      	movs	r3, #0
 80043e6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80043e8:	2300      	movs	r3, #0
 80043ea:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	f003 030f 	and.w	r3, r3, #15
 80043f2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d10d      	bne.n	8004416 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	f003 0320 	and.w	r3, r3, #32
 8004400:	2b00      	cmp	r3, #0
 8004402:	d008      	beq.n	8004416 <HAL_UART_IRQHandler+0x52>
 8004404:	69bb      	ldr	r3, [r7, #24]
 8004406:	f003 0320 	and.w	r3, r3, #32
 800440a:	2b00      	cmp	r3, #0
 800440c:	d003      	beq.n	8004416 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 f98c 	bl	800472c <UART_Receive_IT>
      return;
 8004414:	e0d1      	b.n	80045ba <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	2b00      	cmp	r3, #0
 800441a:	f000 80b0 	beq.w	800457e <HAL_UART_IRQHandler+0x1ba>
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	f003 0301 	and.w	r3, r3, #1
 8004424:	2b00      	cmp	r3, #0
 8004426:	d105      	bne.n	8004434 <HAL_UART_IRQHandler+0x70>
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800442e:	2b00      	cmp	r3, #0
 8004430:	f000 80a5 	beq.w	800457e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	f003 0301 	and.w	r3, r3, #1
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00a      	beq.n	8004454 <HAL_UART_IRQHandler+0x90>
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004444:	2b00      	cmp	r3, #0
 8004446:	d005      	beq.n	8004454 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800444c:	f043 0201 	orr.w	r2, r3, #1
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	f003 0304 	and.w	r3, r3, #4
 800445a:	2b00      	cmp	r3, #0
 800445c:	d00a      	beq.n	8004474 <HAL_UART_IRQHandler+0xb0>
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	f003 0301 	and.w	r3, r3, #1
 8004464:	2b00      	cmp	r3, #0
 8004466:	d005      	beq.n	8004474 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800446c:	f043 0202 	orr.w	r2, r3, #2
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004474:	69fb      	ldr	r3, [r7, #28]
 8004476:	f003 0302 	and.w	r3, r3, #2
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00a      	beq.n	8004494 <HAL_UART_IRQHandler+0xd0>
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	f003 0301 	and.w	r3, r3, #1
 8004484:	2b00      	cmp	r3, #0
 8004486:	d005      	beq.n	8004494 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800448c:	f043 0204 	orr.w	r2, r3, #4
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	f003 0308 	and.w	r3, r3, #8
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00f      	beq.n	80044be <HAL_UART_IRQHandler+0xfa>
 800449e:	69bb      	ldr	r3, [r7, #24]
 80044a0:	f003 0320 	and.w	r3, r3, #32
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d104      	bne.n	80044b2 <HAL_UART_IRQHandler+0xee>
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	f003 0301 	and.w	r3, r3, #1
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d005      	beq.n	80044be <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044b6:	f043 0208 	orr.w	r2, r3, #8
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d078      	beq.n	80045b8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044c6:	69fb      	ldr	r3, [r7, #28]
 80044c8:	f003 0320 	and.w	r3, r3, #32
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d007      	beq.n	80044e0 <HAL_UART_IRQHandler+0x11c>
 80044d0:	69bb      	ldr	r3, [r7, #24]
 80044d2:	f003 0320 	and.w	r3, r3, #32
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d002      	beq.n	80044e0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f000 f926 	bl	800472c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	695b      	ldr	r3, [r3, #20]
 80044e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ea:	2b40      	cmp	r3, #64	; 0x40
 80044ec:	bf0c      	ite	eq
 80044ee:	2301      	moveq	r3, #1
 80044f0:	2300      	movne	r3, #0
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044fa:	f003 0308 	and.w	r3, r3, #8
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d102      	bne.n	8004508 <HAL_UART_IRQHandler+0x144>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d031      	beq.n	800456c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f000 f86f 	bl	80045ec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	695b      	ldr	r3, [r3, #20]
 8004514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004518:	2b40      	cmp	r3, #64	; 0x40
 800451a:	d123      	bne.n	8004564 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	695a      	ldr	r2, [r3, #20]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800452a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004530:	2b00      	cmp	r3, #0
 8004532:	d013      	beq.n	800455c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004538:	4a21      	ldr	r2, [pc, #132]	; (80045c0 <HAL_UART_IRQHandler+0x1fc>)
 800453a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004540:	4618      	mov	r0, r3
 8004542:	f7fd fec7 	bl	80022d4 <HAL_DMA_Abort_IT>
 8004546:	4603      	mov	r3, r0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d016      	beq.n	800457a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004550:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004556:	4610      	mov	r0, r2
 8004558:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800455a:	e00e      	b.n	800457a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f000 f83b 	bl	80045d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004562:	e00a      	b.n	800457a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f000 f837 	bl	80045d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800456a:	e006      	b.n	800457a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f000 f833 	bl	80045d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004578:	e01e      	b.n	80045b8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800457a:	bf00      	nop
    return;
 800457c:	e01c      	b.n	80045b8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004584:	2b00      	cmp	r3, #0
 8004586:	d008      	beq.n	800459a <HAL_UART_IRQHandler+0x1d6>
 8004588:	69bb      	ldr	r3, [r7, #24]
 800458a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800458e:	2b00      	cmp	r3, #0
 8004590:	d003      	beq.n	800459a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 f85c 	bl	8004650 <UART_Transmit_IT>
    return;
 8004598:	e00f      	b.n	80045ba <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800459a:	69fb      	ldr	r3, [r7, #28]
 800459c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d00a      	beq.n	80045ba <HAL_UART_IRQHandler+0x1f6>
 80045a4:	69bb      	ldr	r3, [r7, #24]
 80045a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d005      	beq.n	80045ba <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 f8a4 	bl	80046fc <UART_EndTransmit_IT>
    return;
 80045b4:	bf00      	nop
 80045b6:	e000      	b.n	80045ba <HAL_UART_IRQHandler+0x1f6>
    return;
 80045b8:	bf00      	nop
  }
}
 80045ba:	3720      	adds	r7, #32
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	08004629 	.word	0x08004629

080045c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b083      	sub	sp, #12
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68da      	ldr	r2, [r3, #12]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004602:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	695a      	ldr	r2, [r3, #20]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f022 0201 	bic.w	r2, r2, #1
 8004612:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2220      	movs	r2, #32
 8004618:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800461c:	bf00      	nop
 800461e:	370c      	adds	r7, #12
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b084      	sub	sp, #16
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004634:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2200      	movs	r2, #0
 800463a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2200      	movs	r2, #0
 8004640:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004642:	68f8      	ldr	r0, [r7, #12]
 8004644:	f7ff ffc8 	bl	80045d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004648:	bf00      	nop
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004650:	b480      	push	{r7}
 8004652:	b085      	sub	sp, #20
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800465e:	b2db      	uxtb	r3, r3
 8004660:	2b21      	cmp	r3, #33	; 0x21
 8004662:	d144      	bne.n	80046ee <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800466c:	d11a      	bne.n	80046a4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6a1b      	ldr	r3, [r3, #32]
 8004672:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	881b      	ldrh	r3, [r3, #0]
 8004678:	461a      	mov	r2, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004682:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	691b      	ldr	r3, [r3, #16]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d105      	bne.n	8004698 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a1b      	ldr	r3, [r3, #32]
 8004690:	1c9a      	adds	r2, r3, #2
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	621a      	str	r2, [r3, #32]
 8004696:	e00e      	b.n	80046b6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a1b      	ldr	r3, [r3, #32]
 800469c:	1c5a      	adds	r2, r3, #1
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	621a      	str	r2, [r3, #32]
 80046a2:	e008      	b.n	80046b6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a1b      	ldr	r3, [r3, #32]
 80046a8:	1c59      	adds	r1, r3, #1
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	6211      	str	r1, [r2, #32]
 80046ae:	781a      	ldrb	r2, [r3, #0]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	3b01      	subs	r3, #1
 80046be:	b29b      	uxth	r3, r3
 80046c0:	687a      	ldr	r2, [r7, #4]
 80046c2:	4619      	mov	r1, r3
 80046c4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d10f      	bne.n	80046ea <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	68da      	ldr	r2, [r3, #12]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046d8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	68da      	ldr	r2, [r3, #12]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046e8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80046ea:	2300      	movs	r3, #0
 80046ec:	e000      	b.n	80046f0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80046ee:	2302      	movs	r3, #2
  }
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3714      	adds	r7, #20
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr

080046fc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68da      	ldr	r2, [r3, #12]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004712:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2220      	movs	r2, #32
 8004718:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f7ff ff51 	bl	80045c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	4618      	mov	r0, r3
 8004726:	3708      	adds	r7, #8
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800473a:	b2db      	uxtb	r3, r3
 800473c:	2b22      	cmp	r3, #34	; 0x22
 800473e:	d171      	bne.n	8004824 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004748:	d123      	bne.n	8004792 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800474e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	691b      	ldr	r3, [r3, #16]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d10e      	bne.n	8004776 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	b29b      	uxth	r3, r3
 8004760:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004764:	b29a      	uxth	r2, r3
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800476e:	1c9a      	adds	r2, r3, #2
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	629a      	str	r2, [r3, #40]	; 0x28
 8004774:	e029      	b.n	80047ca <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	b29b      	uxth	r3, r3
 800477e:	b2db      	uxtb	r3, r3
 8004780:	b29a      	uxth	r2, r3
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800478a:	1c5a      	adds	r2, r3, #1
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	629a      	str	r2, [r3, #40]	; 0x28
 8004790:	e01b      	b.n	80047ca <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	691b      	ldr	r3, [r3, #16]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d10a      	bne.n	80047b0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	6858      	ldr	r0, [r3, #4]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047a4:	1c59      	adds	r1, r3, #1
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	6291      	str	r1, [r2, #40]	; 0x28
 80047aa:	b2c2      	uxtb	r2, r0
 80047ac:	701a      	strb	r2, [r3, #0]
 80047ae:	e00c      	b.n	80047ca <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	b2da      	uxtb	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047bc:	1c58      	adds	r0, r3, #1
 80047be:	6879      	ldr	r1, [r7, #4]
 80047c0:	6288      	str	r0, [r1, #40]	; 0x28
 80047c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80047c6:	b2d2      	uxtb	r2, r2
 80047c8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	3b01      	subs	r3, #1
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	4619      	mov	r1, r3
 80047d8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d120      	bne.n	8004820 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	68da      	ldr	r2, [r3, #12]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f022 0220 	bic.w	r2, r2, #32
 80047ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	68da      	ldr	r2, [r3, #12]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80047fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	695a      	ldr	r2, [r3, #20]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f022 0201 	bic.w	r2, r2, #1
 800480c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2220      	movs	r2, #32
 8004812:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f004 fbcf 	bl	8008fba <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800481c:	2300      	movs	r3, #0
 800481e:	e002      	b.n	8004826 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004820:	2300      	movs	r3, #0
 8004822:	e000      	b.n	8004826 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004824:	2302      	movs	r3, #2
  }
}
 8004826:	4618      	mov	r0, r3
 8004828:	3710      	adds	r7, #16
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
	...

08004830 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004834:	b085      	sub	sp, #20
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	691b      	ldr	r3, [r3, #16]
 8004840:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	68da      	ldr	r2, [r3, #12]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	430a      	orrs	r2, r1
 800484e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	689a      	ldr	r2, [r3, #8]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	691b      	ldr	r3, [r3, #16]
 8004858:	431a      	orrs	r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	695b      	ldr	r3, [r3, #20]
 800485e:	431a      	orrs	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	69db      	ldr	r3, [r3, #28]
 8004864:	4313      	orrs	r3, r2
 8004866:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004872:	f023 030c 	bic.w	r3, r3, #12
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	6812      	ldr	r2, [r2, #0]
 800487a:	68f9      	ldr	r1, [r7, #12]
 800487c:	430b      	orrs	r3, r1
 800487e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	695b      	ldr	r3, [r3, #20]
 8004886:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	699a      	ldr	r2, [r3, #24]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	430a      	orrs	r2, r1
 8004894:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	69db      	ldr	r3, [r3, #28]
 800489a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800489e:	f040 818b 	bne.w	8004bb8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4ac1      	ldr	r2, [pc, #772]	; (8004bac <UART_SetConfig+0x37c>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d005      	beq.n	80048b8 <UART_SetConfig+0x88>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4abf      	ldr	r2, [pc, #764]	; (8004bb0 <UART_SetConfig+0x380>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	f040 80bd 	bne.w	8004a32 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80048b8:	f7ff f89c 	bl	80039f4 <HAL_RCC_GetPCLK2Freq>
 80048bc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	461d      	mov	r5, r3
 80048c2:	f04f 0600 	mov.w	r6, #0
 80048c6:	46a8      	mov	r8, r5
 80048c8:	46b1      	mov	r9, r6
 80048ca:	eb18 0308 	adds.w	r3, r8, r8
 80048ce:	eb49 0409 	adc.w	r4, r9, r9
 80048d2:	4698      	mov	r8, r3
 80048d4:	46a1      	mov	r9, r4
 80048d6:	eb18 0805 	adds.w	r8, r8, r5
 80048da:	eb49 0906 	adc.w	r9, r9, r6
 80048de:	f04f 0100 	mov.w	r1, #0
 80048e2:	f04f 0200 	mov.w	r2, #0
 80048e6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80048ea:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80048ee:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80048f2:	4688      	mov	r8, r1
 80048f4:	4691      	mov	r9, r2
 80048f6:	eb18 0005 	adds.w	r0, r8, r5
 80048fa:	eb49 0106 	adc.w	r1, r9, r6
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	461d      	mov	r5, r3
 8004904:	f04f 0600 	mov.w	r6, #0
 8004908:	196b      	adds	r3, r5, r5
 800490a:	eb46 0406 	adc.w	r4, r6, r6
 800490e:	461a      	mov	r2, r3
 8004910:	4623      	mov	r3, r4
 8004912:	f7fb fe99 	bl	8000648 <__aeabi_uldivmod>
 8004916:	4603      	mov	r3, r0
 8004918:	460c      	mov	r4, r1
 800491a:	461a      	mov	r2, r3
 800491c:	4ba5      	ldr	r3, [pc, #660]	; (8004bb4 <UART_SetConfig+0x384>)
 800491e:	fba3 2302 	umull	r2, r3, r3, r2
 8004922:	095b      	lsrs	r3, r3, #5
 8004924:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	461d      	mov	r5, r3
 800492c:	f04f 0600 	mov.w	r6, #0
 8004930:	46a9      	mov	r9, r5
 8004932:	46b2      	mov	sl, r6
 8004934:	eb19 0309 	adds.w	r3, r9, r9
 8004938:	eb4a 040a 	adc.w	r4, sl, sl
 800493c:	4699      	mov	r9, r3
 800493e:	46a2      	mov	sl, r4
 8004940:	eb19 0905 	adds.w	r9, r9, r5
 8004944:	eb4a 0a06 	adc.w	sl, sl, r6
 8004948:	f04f 0100 	mov.w	r1, #0
 800494c:	f04f 0200 	mov.w	r2, #0
 8004950:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004954:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004958:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800495c:	4689      	mov	r9, r1
 800495e:	4692      	mov	sl, r2
 8004960:	eb19 0005 	adds.w	r0, r9, r5
 8004964:	eb4a 0106 	adc.w	r1, sl, r6
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	461d      	mov	r5, r3
 800496e:	f04f 0600 	mov.w	r6, #0
 8004972:	196b      	adds	r3, r5, r5
 8004974:	eb46 0406 	adc.w	r4, r6, r6
 8004978:	461a      	mov	r2, r3
 800497a:	4623      	mov	r3, r4
 800497c:	f7fb fe64 	bl	8000648 <__aeabi_uldivmod>
 8004980:	4603      	mov	r3, r0
 8004982:	460c      	mov	r4, r1
 8004984:	461a      	mov	r2, r3
 8004986:	4b8b      	ldr	r3, [pc, #556]	; (8004bb4 <UART_SetConfig+0x384>)
 8004988:	fba3 1302 	umull	r1, r3, r3, r2
 800498c:	095b      	lsrs	r3, r3, #5
 800498e:	2164      	movs	r1, #100	; 0x64
 8004990:	fb01 f303 	mul.w	r3, r1, r3
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	00db      	lsls	r3, r3, #3
 8004998:	3332      	adds	r3, #50	; 0x32
 800499a:	4a86      	ldr	r2, [pc, #536]	; (8004bb4 <UART_SetConfig+0x384>)
 800499c:	fba2 2303 	umull	r2, r3, r2, r3
 80049a0:	095b      	lsrs	r3, r3, #5
 80049a2:	005b      	lsls	r3, r3, #1
 80049a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80049a8:	4498      	add	r8, r3
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	461d      	mov	r5, r3
 80049ae:	f04f 0600 	mov.w	r6, #0
 80049b2:	46a9      	mov	r9, r5
 80049b4:	46b2      	mov	sl, r6
 80049b6:	eb19 0309 	adds.w	r3, r9, r9
 80049ba:	eb4a 040a 	adc.w	r4, sl, sl
 80049be:	4699      	mov	r9, r3
 80049c0:	46a2      	mov	sl, r4
 80049c2:	eb19 0905 	adds.w	r9, r9, r5
 80049c6:	eb4a 0a06 	adc.w	sl, sl, r6
 80049ca:	f04f 0100 	mov.w	r1, #0
 80049ce:	f04f 0200 	mov.w	r2, #0
 80049d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80049d6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80049da:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80049de:	4689      	mov	r9, r1
 80049e0:	4692      	mov	sl, r2
 80049e2:	eb19 0005 	adds.w	r0, r9, r5
 80049e6:	eb4a 0106 	adc.w	r1, sl, r6
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	461d      	mov	r5, r3
 80049f0:	f04f 0600 	mov.w	r6, #0
 80049f4:	196b      	adds	r3, r5, r5
 80049f6:	eb46 0406 	adc.w	r4, r6, r6
 80049fa:	461a      	mov	r2, r3
 80049fc:	4623      	mov	r3, r4
 80049fe:	f7fb fe23 	bl	8000648 <__aeabi_uldivmod>
 8004a02:	4603      	mov	r3, r0
 8004a04:	460c      	mov	r4, r1
 8004a06:	461a      	mov	r2, r3
 8004a08:	4b6a      	ldr	r3, [pc, #424]	; (8004bb4 <UART_SetConfig+0x384>)
 8004a0a:	fba3 1302 	umull	r1, r3, r3, r2
 8004a0e:	095b      	lsrs	r3, r3, #5
 8004a10:	2164      	movs	r1, #100	; 0x64
 8004a12:	fb01 f303 	mul.w	r3, r1, r3
 8004a16:	1ad3      	subs	r3, r2, r3
 8004a18:	00db      	lsls	r3, r3, #3
 8004a1a:	3332      	adds	r3, #50	; 0x32
 8004a1c:	4a65      	ldr	r2, [pc, #404]	; (8004bb4 <UART_SetConfig+0x384>)
 8004a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a22:	095b      	lsrs	r3, r3, #5
 8004a24:	f003 0207 	and.w	r2, r3, #7
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4442      	add	r2, r8
 8004a2e:	609a      	str	r2, [r3, #8]
 8004a30:	e26f      	b.n	8004f12 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004a32:	f7fe ffcb 	bl	80039cc <HAL_RCC_GetPCLK1Freq>
 8004a36:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	461d      	mov	r5, r3
 8004a3c:	f04f 0600 	mov.w	r6, #0
 8004a40:	46a8      	mov	r8, r5
 8004a42:	46b1      	mov	r9, r6
 8004a44:	eb18 0308 	adds.w	r3, r8, r8
 8004a48:	eb49 0409 	adc.w	r4, r9, r9
 8004a4c:	4698      	mov	r8, r3
 8004a4e:	46a1      	mov	r9, r4
 8004a50:	eb18 0805 	adds.w	r8, r8, r5
 8004a54:	eb49 0906 	adc.w	r9, r9, r6
 8004a58:	f04f 0100 	mov.w	r1, #0
 8004a5c:	f04f 0200 	mov.w	r2, #0
 8004a60:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004a64:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004a68:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004a6c:	4688      	mov	r8, r1
 8004a6e:	4691      	mov	r9, r2
 8004a70:	eb18 0005 	adds.w	r0, r8, r5
 8004a74:	eb49 0106 	adc.w	r1, r9, r6
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	461d      	mov	r5, r3
 8004a7e:	f04f 0600 	mov.w	r6, #0
 8004a82:	196b      	adds	r3, r5, r5
 8004a84:	eb46 0406 	adc.w	r4, r6, r6
 8004a88:	461a      	mov	r2, r3
 8004a8a:	4623      	mov	r3, r4
 8004a8c:	f7fb fddc 	bl	8000648 <__aeabi_uldivmod>
 8004a90:	4603      	mov	r3, r0
 8004a92:	460c      	mov	r4, r1
 8004a94:	461a      	mov	r2, r3
 8004a96:	4b47      	ldr	r3, [pc, #284]	; (8004bb4 <UART_SetConfig+0x384>)
 8004a98:	fba3 2302 	umull	r2, r3, r3, r2
 8004a9c:	095b      	lsrs	r3, r3, #5
 8004a9e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	461d      	mov	r5, r3
 8004aa6:	f04f 0600 	mov.w	r6, #0
 8004aaa:	46a9      	mov	r9, r5
 8004aac:	46b2      	mov	sl, r6
 8004aae:	eb19 0309 	adds.w	r3, r9, r9
 8004ab2:	eb4a 040a 	adc.w	r4, sl, sl
 8004ab6:	4699      	mov	r9, r3
 8004ab8:	46a2      	mov	sl, r4
 8004aba:	eb19 0905 	adds.w	r9, r9, r5
 8004abe:	eb4a 0a06 	adc.w	sl, sl, r6
 8004ac2:	f04f 0100 	mov.w	r1, #0
 8004ac6:	f04f 0200 	mov.w	r2, #0
 8004aca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ace:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004ad2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004ad6:	4689      	mov	r9, r1
 8004ad8:	4692      	mov	sl, r2
 8004ada:	eb19 0005 	adds.w	r0, r9, r5
 8004ade:	eb4a 0106 	adc.w	r1, sl, r6
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	461d      	mov	r5, r3
 8004ae8:	f04f 0600 	mov.w	r6, #0
 8004aec:	196b      	adds	r3, r5, r5
 8004aee:	eb46 0406 	adc.w	r4, r6, r6
 8004af2:	461a      	mov	r2, r3
 8004af4:	4623      	mov	r3, r4
 8004af6:	f7fb fda7 	bl	8000648 <__aeabi_uldivmod>
 8004afa:	4603      	mov	r3, r0
 8004afc:	460c      	mov	r4, r1
 8004afe:	461a      	mov	r2, r3
 8004b00:	4b2c      	ldr	r3, [pc, #176]	; (8004bb4 <UART_SetConfig+0x384>)
 8004b02:	fba3 1302 	umull	r1, r3, r3, r2
 8004b06:	095b      	lsrs	r3, r3, #5
 8004b08:	2164      	movs	r1, #100	; 0x64
 8004b0a:	fb01 f303 	mul.w	r3, r1, r3
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	00db      	lsls	r3, r3, #3
 8004b12:	3332      	adds	r3, #50	; 0x32
 8004b14:	4a27      	ldr	r2, [pc, #156]	; (8004bb4 <UART_SetConfig+0x384>)
 8004b16:	fba2 2303 	umull	r2, r3, r2, r3
 8004b1a:	095b      	lsrs	r3, r3, #5
 8004b1c:	005b      	lsls	r3, r3, #1
 8004b1e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004b22:	4498      	add	r8, r3
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	461d      	mov	r5, r3
 8004b28:	f04f 0600 	mov.w	r6, #0
 8004b2c:	46a9      	mov	r9, r5
 8004b2e:	46b2      	mov	sl, r6
 8004b30:	eb19 0309 	adds.w	r3, r9, r9
 8004b34:	eb4a 040a 	adc.w	r4, sl, sl
 8004b38:	4699      	mov	r9, r3
 8004b3a:	46a2      	mov	sl, r4
 8004b3c:	eb19 0905 	adds.w	r9, r9, r5
 8004b40:	eb4a 0a06 	adc.w	sl, sl, r6
 8004b44:	f04f 0100 	mov.w	r1, #0
 8004b48:	f04f 0200 	mov.w	r2, #0
 8004b4c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b50:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004b54:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004b58:	4689      	mov	r9, r1
 8004b5a:	4692      	mov	sl, r2
 8004b5c:	eb19 0005 	adds.w	r0, r9, r5
 8004b60:	eb4a 0106 	adc.w	r1, sl, r6
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	461d      	mov	r5, r3
 8004b6a:	f04f 0600 	mov.w	r6, #0
 8004b6e:	196b      	adds	r3, r5, r5
 8004b70:	eb46 0406 	adc.w	r4, r6, r6
 8004b74:	461a      	mov	r2, r3
 8004b76:	4623      	mov	r3, r4
 8004b78:	f7fb fd66 	bl	8000648 <__aeabi_uldivmod>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	460c      	mov	r4, r1
 8004b80:	461a      	mov	r2, r3
 8004b82:	4b0c      	ldr	r3, [pc, #48]	; (8004bb4 <UART_SetConfig+0x384>)
 8004b84:	fba3 1302 	umull	r1, r3, r3, r2
 8004b88:	095b      	lsrs	r3, r3, #5
 8004b8a:	2164      	movs	r1, #100	; 0x64
 8004b8c:	fb01 f303 	mul.w	r3, r1, r3
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	00db      	lsls	r3, r3, #3
 8004b94:	3332      	adds	r3, #50	; 0x32
 8004b96:	4a07      	ldr	r2, [pc, #28]	; (8004bb4 <UART_SetConfig+0x384>)
 8004b98:	fba2 2303 	umull	r2, r3, r2, r3
 8004b9c:	095b      	lsrs	r3, r3, #5
 8004b9e:	f003 0207 	and.w	r2, r3, #7
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4442      	add	r2, r8
 8004ba8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004baa:	e1b2      	b.n	8004f12 <UART_SetConfig+0x6e2>
 8004bac:	40011000 	.word	0x40011000
 8004bb0:	40011400 	.word	0x40011400
 8004bb4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4ad7      	ldr	r2, [pc, #860]	; (8004f1c <UART_SetConfig+0x6ec>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d005      	beq.n	8004bce <UART_SetConfig+0x39e>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4ad6      	ldr	r2, [pc, #856]	; (8004f20 <UART_SetConfig+0x6f0>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	f040 80d1 	bne.w	8004d70 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004bce:	f7fe ff11 	bl	80039f4 <HAL_RCC_GetPCLK2Freq>
 8004bd2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	469a      	mov	sl, r3
 8004bd8:	f04f 0b00 	mov.w	fp, #0
 8004bdc:	46d0      	mov	r8, sl
 8004bde:	46d9      	mov	r9, fp
 8004be0:	eb18 0308 	adds.w	r3, r8, r8
 8004be4:	eb49 0409 	adc.w	r4, r9, r9
 8004be8:	4698      	mov	r8, r3
 8004bea:	46a1      	mov	r9, r4
 8004bec:	eb18 080a 	adds.w	r8, r8, sl
 8004bf0:	eb49 090b 	adc.w	r9, r9, fp
 8004bf4:	f04f 0100 	mov.w	r1, #0
 8004bf8:	f04f 0200 	mov.w	r2, #0
 8004bfc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004c00:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004c04:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004c08:	4688      	mov	r8, r1
 8004c0a:	4691      	mov	r9, r2
 8004c0c:	eb1a 0508 	adds.w	r5, sl, r8
 8004c10:	eb4b 0609 	adc.w	r6, fp, r9
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	4619      	mov	r1, r3
 8004c1a:	f04f 0200 	mov.w	r2, #0
 8004c1e:	f04f 0300 	mov.w	r3, #0
 8004c22:	f04f 0400 	mov.w	r4, #0
 8004c26:	0094      	lsls	r4, r2, #2
 8004c28:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004c2c:	008b      	lsls	r3, r1, #2
 8004c2e:	461a      	mov	r2, r3
 8004c30:	4623      	mov	r3, r4
 8004c32:	4628      	mov	r0, r5
 8004c34:	4631      	mov	r1, r6
 8004c36:	f7fb fd07 	bl	8000648 <__aeabi_uldivmod>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	460c      	mov	r4, r1
 8004c3e:	461a      	mov	r2, r3
 8004c40:	4bb8      	ldr	r3, [pc, #736]	; (8004f24 <UART_SetConfig+0x6f4>)
 8004c42:	fba3 2302 	umull	r2, r3, r3, r2
 8004c46:	095b      	lsrs	r3, r3, #5
 8004c48:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	469b      	mov	fp, r3
 8004c50:	f04f 0c00 	mov.w	ip, #0
 8004c54:	46d9      	mov	r9, fp
 8004c56:	46e2      	mov	sl, ip
 8004c58:	eb19 0309 	adds.w	r3, r9, r9
 8004c5c:	eb4a 040a 	adc.w	r4, sl, sl
 8004c60:	4699      	mov	r9, r3
 8004c62:	46a2      	mov	sl, r4
 8004c64:	eb19 090b 	adds.w	r9, r9, fp
 8004c68:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004c6c:	f04f 0100 	mov.w	r1, #0
 8004c70:	f04f 0200 	mov.w	r2, #0
 8004c74:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c78:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004c7c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004c80:	4689      	mov	r9, r1
 8004c82:	4692      	mov	sl, r2
 8004c84:	eb1b 0509 	adds.w	r5, fp, r9
 8004c88:	eb4c 060a 	adc.w	r6, ip, sl
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	4619      	mov	r1, r3
 8004c92:	f04f 0200 	mov.w	r2, #0
 8004c96:	f04f 0300 	mov.w	r3, #0
 8004c9a:	f04f 0400 	mov.w	r4, #0
 8004c9e:	0094      	lsls	r4, r2, #2
 8004ca0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004ca4:	008b      	lsls	r3, r1, #2
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	4623      	mov	r3, r4
 8004caa:	4628      	mov	r0, r5
 8004cac:	4631      	mov	r1, r6
 8004cae:	f7fb fccb 	bl	8000648 <__aeabi_uldivmod>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	460c      	mov	r4, r1
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	4b9a      	ldr	r3, [pc, #616]	; (8004f24 <UART_SetConfig+0x6f4>)
 8004cba:	fba3 1302 	umull	r1, r3, r3, r2
 8004cbe:	095b      	lsrs	r3, r3, #5
 8004cc0:	2164      	movs	r1, #100	; 0x64
 8004cc2:	fb01 f303 	mul.w	r3, r1, r3
 8004cc6:	1ad3      	subs	r3, r2, r3
 8004cc8:	011b      	lsls	r3, r3, #4
 8004cca:	3332      	adds	r3, #50	; 0x32
 8004ccc:	4a95      	ldr	r2, [pc, #596]	; (8004f24 <UART_SetConfig+0x6f4>)
 8004cce:	fba2 2303 	umull	r2, r3, r2, r3
 8004cd2:	095b      	lsrs	r3, r3, #5
 8004cd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004cd8:	4498      	add	r8, r3
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	469b      	mov	fp, r3
 8004cde:	f04f 0c00 	mov.w	ip, #0
 8004ce2:	46d9      	mov	r9, fp
 8004ce4:	46e2      	mov	sl, ip
 8004ce6:	eb19 0309 	adds.w	r3, r9, r9
 8004cea:	eb4a 040a 	adc.w	r4, sl, sl
 8004cee:	4699      	mov	r9, r3
 8004cf0:	46a2      	mov	sl, r4
 8004cf2:	eb19 090b 	adds.w	r9, r9, fp
 8004cf6:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004cfa:	f04f 0100 	mov.w	r1, #0
 8004cfe:	f04f 0200 	mov.w	r2, #0
 8004d02:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d06:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004d0a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004d0e:	4689      	mov	r9, r1
 8004d10:	4692      	mov	sl, r2
 8004d12:	eb1b 0509 	adds.w	r5, fp, r9
 8004d16:	eb4c 060a 	adc.w	r6, ip, sl
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	4619      	mov	r1, r3
 8004d20:	f04f 0200 	mov.w	r2, #0
 8004d24:	f04f 0300 	mov.w	r3, #0
 8004d28:	f04f 0400 	mov.w	r4, #0
 8004d2c:	0094      	lsls	r4, r2, #2
 8004d2e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004d32:	008b      	lsls	r3, r1, #2
 8004d34:	461a      	mov	r2, r3
 8004d36:	4623      	mov	r3, r4
 8004d38:	4628      	mov	r0, r5
 8004d3a:	4631      	mov	r1, r6
 8004d3c:	f7fb fc84 	bl	8000648 <__aeabi_uldivmod>
 8004d40:	4603      	mov	r3, r0
 8004d42:	460c      	mov	r4, r1
 8004d44:	461a      	mov	r2, r3
 8004d46:	4b77      	ldr	r3, [pc, #476]	; (8004f24 <UART_SetConfig+0x6f4>)
 8004d48:	fba3 1302 	umull	r1, r3, r3, r2
 8004d4c:	095b      	lsrs	r3, r3, #5
 8004d4e:	2164      	movs	r1, #100	; 0x64
 8004d50:	fb01 f303 	mul.w	r3, r1, r3
 8004d54:	1ad3      	subs	r3, r2, r3
 8004d56:	011b      	lsls	r3, r3, #4
 8004d58:	3332      	adds	r3, #50	; 0x32
 8004d5a:	4a72      	ldr	r2, [pc, #456]	; (8004f24 <UART_SetConfig+0x6f4>)
 8004d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d60:	095b      	lsrs	r3, r3, #5
 8004d62:	f003 020f 	and.w	r2, r3, #15
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4442      	add	r2, r8
 8004d6c:	609a      	str	r2, [r3, #8]
 8004d6e:	e0d0      	b.n	8004f12 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8004d70:	f7fe fe2c 	bl	80039cc <HAL_RCC_GetPCLK1Freq>
 8004d74:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	469a      	mov	sl, r3
 8004d7a:	f04f 0b00 	mov.w	fp, #0
 8004d7e:	46d0      	mov	r8, sl
 8004d80:	46d9      	mov	r9, fp
 8004d82:	eb18 0308 	adds.w	r3, r8, r8
 8004d86:	eb49 0409 	adc.w	r4, r9, r9
 8004d8a:	4698      	mov	r8, r3
 8004d8c:	46a1      	mov	r9, r4
 8004d8e:	eb18 080a 	adds.w	r8, r8, sl
 8004d92:	eb49 090b 	adc.w	r9, r9, fp
 8004d96:	f04f 0100 	mov.w	r1, #0
 8004d9a:	f04f 0200 	mov.w	r2, #0
 8004d9e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004da2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004da6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004daa:	4688      	mov	r8, r1
 8004dac:	4691      	mov	r9, r2
 8004dae:	eb1a 0508 	adds.w	r5, sl, r8
 8004db2:	eb4b 0609 	adc.w	r6, fp, r9
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	4619      	mov	r1, r3
 8004dbc:	f04f 0200 	mov.w	r2, #0
 8004dc0:	f04f 0300 	mov.w	r3, #0
 8004dc4:	f04f 0400 	mov.w	r4, #0
 8004dc8:	0094      	lsls	r4, r2, #2
 8004dca:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004dce:	008b      	lsls	r3, r1, #2
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	4623      	mov	r3, r4
 8004dd4:	4628      	mov	r0, r5
 8004dd6:	4631      	mov	r1, r6
 8004dd8:	f7fb fc36 	bl	8000648 <__aeabi_uldivmod>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	460c      	mov	r4, r1
 8004de0:	461a      	mov	r2, r3
 8004de2:	4b50      	ldr	r3, [pc, #320]	; (8004f24 <UART_SetConfig+0x6f4>)
 8004de4:	fba3 2302 	umull	r2, r3, r3, r2
 8004de8:	095b      	lsrs	r3, r3, #5
 8004dea:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	469b      	mov	fp, r3
 8004df2:	f04f 0c00 	mov.w	ip, #0
 8004df6:	46d9      	mov	r9, fp
 8004df8:	46e2      	mov	sl, ip
 8004dfa:	eb19 0309 	adds.w	r3, r9, r9
 8004dfe:	eb4a 040a 	adc.w	r4, sl, sl
 8004e02:	4699      	mov	r9, r3
 8004e04:	46a2      	mov	sl, r4
 8004e06:	eb19 090b 	adds.w	r9, r9, fp
 8004e0a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004e0e:	f04f 0100 	mov.w	r1, #0
 8004e12:	f04f 0200 	mov.w	r2, #0
 8004e16:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e1a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004e1e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004e22:	4689      	mov	r9, r1
 8004e24:	4692      	mov	sl, r2
 8004e26:	eb1b 0509 	adds.w	r5, fp, r9
 8004e2a:	eb4c 060a 	adc.w	r6, ip, sl
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	4619      	mov	r1, r3
 8004e34:	f04f 0200 	mov.w	r2, #0
 8004e38:	f04f 0300 	mov.w	r3, #0
 8004e3c:	f04f 0400 	mov.w	r4, #0
 8004e40:	0094      	lsls	r4, r2, #2
 8004e42:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004e46:	008b      	lsls	r3, r1, #2
 8004e48:	461a      	mov	r2, r3
 8004e4a:	4623      	mov	r3, r4
 8004e4c:	4628      	mov	r0, r5
 8004e4e:	4631      	mov	r1, r6
 8004e50:	f7fb fbfa 	bl	8000648 <__aeabi_uldivmod>
 8004e54:	4603      	mov	r3, r0
 8004e56:	460c      	mov	r4, r1
 8004e58:	461a      	mov	r2, r3
 8004e5a:	4b32      	ldr	r3, [pc, #200]	; (8004f24 <UART_SetConfig+0x6f4>)
 8004e5c:	fba3 1302 	umull	r1, r3, r3, r2
 8004e60:	095b      	lsrs	r3, r3, #5
 8004e62:	2164      	movs	r1, #100	; 0x64
 8004e64:	fb01 f303 	mul.w	r3, r1, r3
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	011b      	lsls	r3, r3, #4
 8004e6c:	3332      	adds	r3, #50	; 0x32
 8004e6e:	4a2d      	ldr	r2, [pc, #180]	; (8004f24 <UART_SetConfig+0x6f4>)
 8004e70:	fba2 2303 	umull	r2, r3, r2, r3
 8004e74:	095b      	lsrs	r3, r3, #5
 8004e76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e7a:	4498      	add	r8, r3
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	469b      	mov	fp, r3
 8004e80:	f04f 0c00 	mov.w	ip, #0
 8004e84:	46d9      	mov	r9, fp
 8004e86:	46e2      	mov	sl, ip
 8004e88:	eb19 0309 	adds.w	r3, r9, r9
 8004e8c:	eb4a 040a 	adc.w	r4, sl, sl
 8004e90:	4699      	mov	r9, r3
 8004e92:	46a2      	mov	sl, r4
 8004e94:	eb19 090b 	adds.w	r9, r9, fp
 8004e98:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004e9c:	f04f 0100 	mov.w	r1, #0
 8004ea0:	f04f 0200 	mov.w	r2, #0
 8004ea4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ea8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004eac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004eb0:	4689      	mov	r9, r1
 8004eb2:	4692      	mov	sl, r2
 8004eb4:	eb1b 0509 	adds.w	r5, fp, r9
 8004eb8:	eb4c 060a 	adc.w	r6, ip, sl
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	4619      	mov	r1, r3
 8004ec2:	f04f 0200 	mov.w	r2, #0
 8004ec6:	f04f 0300 	mov.w	r3, #0
 8004eca:	f04f 0400 	mov.w	r4, #0
 8004ece:	0094      	lsls	r4, r2, #2
 8004ed0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004ed4:	008b      	lsls	r3, r1, #2
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	4623      	mov	r3, r4
 8004eda:	4628      	mov	r0, r5
 8004edc:	4631      	mov	r1, r6
 8004ede:	f7fb fbb3 	bl	8000648 <__aeabi_uldivmod>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	460c      	mov	r4, r1
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	4b0e      	ldr	r3, [pc, #56]	; (8004f24 <UART_SetConfig+0x6f4>)
 8004eea:	fba3 1302 	umull	r1, r3, r3, r2
 8004eee:	095b      	lsrs	r3, r3, #5
 8004ef0:	2164      	movs	r1, #100	; 0x64
 8004ef2:	fb01 f303 	mul.w	r3, r1, r3
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	011b      	lsls	r3, r3, #4
 8004efa:	3332      	adds	r3, #50	; 0x32
 8004efc:	4a09      	ldr	r2, [pc, #36]	; (8004f24 <UART_SetConfig+0x6f4>)
 8004efe:	fba2 2303 	umull	r2, r3, r2, r3
 8004f02:	095b      	lsrs	r3, r3, #5
 8004f04:	f003 020f 	and.w	r2, r3, #15
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4442      	add	r2, r8
 8004f0e:	609a      	str	r2, [r3, #8]
}
 8004f10:	e7ff      	b.n	8004f12 <UART_SetConfig+0x6e2>
 8004f12:	bf00      	nop
 8004f14:	3714      	adds	r7, #20
 8004f16:	46bd      	mov	sp, r7
 8004f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f1c:	40011000 	.word	0x40011000
 8004f20:	40011400 	.word	0x40011400
 8004f24:	51eb851f 	.word	0x51eb851f

08004f28 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004f28:	b480      	push	{r7}
 8004f2a:	b085      	sub	sp, #20
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	60f8      	str	r0, [r7, #12]
 8004f30:	60b9      	str	r1, [r7, #8]
 8004f32:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	4a07      	ldr	r2, [pc, #28]	; (8004f54 <vApplicationGetIdleTaskMemory+0x2c>)
 8004f38:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	4a06      	ldr	r2, [pc, #24]	; (8004f58 <vApplicationGetIdleTaskMemory+0x30>)
 8004f3e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2280      	movs	r2, #128	; 0x80
 8004f44:	601a      	str	r2, [r3, #0]
}
 8004f46:	bf00      	nop
 8004f48:	3714      	adds	r7, #20
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	200000bc 	.word	0x200000bc
 8004f58:	20000118 	.word	0x20000118

08004f5c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004f5c:	b480      	push	{r7}
 8004f5e:	b085      	sub	sp, #20
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	4a07      	ldr	r2, [pc, #28]	; (8004f88 <vApplicationGetTimerTaskMemory+0x2c>)
 8004f6c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	4a06      	ldr	r2, [pc, #24]	; (8004f8c <vApplicationGetTimerTaskMemory+0x30>)
 8004f72:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004f7a:	601a      	str	r2, [r3, #0]
}
 8004f7c:	bf00      	nop
 8004f7e:	3714      	adds	r7, #20
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr
 8004f88:	20000318 	.word	0x20000318
 8004f8c:	20000374 	.word	0x20000374

08004f90 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	f103 0208 	add.w	r2, r3, #8
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004fa8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	f103 0208 	add.w	r2, r3, #8
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f103 0208 	add.w	r2, r3, #8
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004fc4:	bf00      	nop
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004fde:	bf00      	nop
 8004fe0:	370c      	adds	r7, #12
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr

08004fea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004fea:	b480      	push	{r7}
 8004fec:	b085      	sub	sp, #20
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	6078      	str	r0, [r7, #4]
 8004ff2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	68fa      	ldr	r2, [r7, #12]
 8004ffe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	689a      	ldr	r2, [r3, #8]
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	683a      	ldr	r2, [r7, #0]
 800500e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	683a      	ldr	r2, [r7, #0]
 8005014:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	1c5a      	adds	r2, r3, #1
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	601a      	str	r2, [r3, #0]
}
 8005026:	bf00      	nop
 8005028:	3714      	adds	r7, #20
 800502a:	46bd      	mov	sp, r7
 800502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005030:	4770      	bx	lr

08005032 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005032:	b480      	push	{r7}
 8005034:	b085      	sub	sp, #20
 8005036:	af00      	add	r7, sp, #0
 8005038:	6078      	str	r0, [r7, #4]
 800503a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005048:	d103      	bne.n	8005052 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	691b      	ldr	r3, [r3, #16]
 800504e:	60fb      	str	r3, [r7, #12]
 8005050:	e00c      	b.n	800506c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	3308      	adds	r3, #8
 8005056:	60fb      	str	r3, [r7, #12]
 8005058:	e002      	b.n	8005060 <vListInsert+0x2e>
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	60fb      	str	r3, [r7, #12]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	68ba      	ldr	r2, [r7, #8]
 8005068:	429a      	cmp	r2, r3
 800506a:	d2f6      	bcs.n	800505a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	685a      	ldr	r2, [r3, #4]
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	683a      	ldr	r2, [r7, #0]
 800507a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	68fa      	ldr	r2, [r7, #12]
 8005080:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	683a      	ldr	r2, [r7, #0]
 8005086:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	1c5a      	adds	r2, r3, #1
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	601a      	str	r2, [r3, #0]
}
 8005098:	bf00      	nop
 800509a:	3714      	adds	r7, #20
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80050a4:	b480      	push	{r7}
 80050a6:	b085      	sub	sp, #20
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	691b      	ldr	r3, [r3, #16]
 80050b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	6892      	ldr	r2, [r2, #8]
 80050ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	687a      	ldr	r2, [r7, #4]
 80050c2:	6852      	ldr	r2, [r2, #4]
 80050c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d103      	bne.n	80050d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	689a      	ldr	r2, [r3, #8]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2200      	movs	r2, #0
 80050dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	1e5a      	subs	r2, r3, #1
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3714      	adds	r7, #20
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr

080050f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b084      	sub	sp, #16
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
 8005100:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d109      	bne.n	8005120 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800510c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005110:	f383 8811 	msr	BASEPRI, r3
 8005114:	f3bf 8f6f 	isb	sy
 8005118:	f3bf 8f4f 	dsb	sy
 800511c:	60bb      	str	r3, [r7, #8]
 800511e:	e7fe      	b.n	800511e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8005120:	f002 fa6c 	bl	80075fc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800512c:	68f9      	ldr	r1, [r7, #12]
 800512e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005130:	fb01 f303 	mul.w	r3, r1, r3
 8005134:	441a      	add	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005150:	3b01      	subs	r3, #1
 8005152:	68f9      	ldr	r1, [r7, #12]
 8005154:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005156:	fb01 f303 	mul.w	r3, r1, r3
 800515a:	441a      	add	r2, r3
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	22ff      	movs	r2, #255	; 0xff
 8005164:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	22ff      	movs	r2, #255	; 0xff
 800516c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d114      	bne.n	80051a0 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	691b      	ldr	r3, [r3, #16]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d01a      	beq.n	80051b4 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	3310      	adds	r3, #16
 8005182:	4618      	mov	r0, r3
 8005184:	f001 fa3e 	bl	8006604 <xTaskRemoveFromEventList>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d012      	beq.n	80051b4 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800518e:	4b0d      	ldr	r3, [pc, #52]	; (80051c4 <xQueueGenericReset+0xcc>)
 8005190:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005194:	601a      	str	r2, [r3, #0]
 8005196:	f3bf 8f4f 	dsb	sy
 800519a:	f3bf 8f6f 	isb	sy
 800519e:	e009      	b.n	80051b4 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	3310      	adds	r3, #16
 80051a4:	4618      	mov	r0, r3
 80051a6:	f7ff fef3 	bl	8004f90 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	3324      	adds	r3, #36	; 0x24
 80051ae:	4618      	mov	r0, r3
 80051b0:	f7ff feee 	bl	8004f90 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80051b4:	f002 fa50 	bl	8007658 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80051b8:	2301      	movs	r3, #1
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3710      	adds	r7, #16
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop
 80051c4:	e000ed04 	.word	0xe000ed04

080051c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b08e      	sub	sp, #56	; 0x38
 80051cc:	af02      	add	r7, sp, #8
 80051ce:	60f8      	str	r0, [r7, #12]
 80051d0:	60b9      	str	r1, [r7, #8]
 80051d2:	607a      	str	r2, [r7, #4]
 80051d4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d109      	bne.n	80051f0 <xQueueGenericCreateStatic+0x28>
 80051dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051e0:	f383 8811 	msr	BASEPRI, r3
 80051e4:	f3bf 8f6f 	isb	sy
 80051e8:	f3bf 8f4f 	dsb	sy
 80051ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80051ee:	e7fe      	b.n	80051ee <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d109      	bne.n	800520a <xQueueGenericCreateStatic+0x42>
 80051f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051fa:	f383 8811 	msr	BASEPRI, r3
 80051fe:	f3bf 8f6f 	isb	sy
 8005202:	f3bf 8f4f 	dsb	sy
 8005206:	627b      	str	r3, [r7, #36]	; 0x24
 8005208:	e7fe      	b.n	8005208 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d002      	beq.n	8005216 <xQueueGenericCreateStatic+0x4e>
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d001      	beq.n	800521a <xQueueGenericCreateStatic+0x52>
 8005216:	2301      	movs	r3, #1
 8005218:	e000      	b.n	800521c <xQueueGenericCreateStatic+0x54>
 800521a:	2300      	movs	r3, #0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d109      	bne.n	8005234 <xQueueGenericCreateStatic+0x6c>
 8005220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005224:	f383 8811 	msr	BASEPRI, r3
 8005228:	f3bf 8f6f 	isb	sy
 800522c:	f3bf 8f4f 	dsb	sy
 8005230:	623b      	str	r3, [r7, #32]
 8005232:	e7fe      	b.n	8005232 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d102      	bne.n	8005240 <xQueueGenericCreateStatic+0x78>
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d101      	bne.n	8005244 <xQueueGenericCreateStatic+0x7c>
 8005240:	2301      	movs	r3, #1
 8005242:	e000      	b.n	8005246 <xQueueGenericCreateStatic+0x7e>
 8005244:	2300      	movs	r3, #0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d109      	bne.n	800525e <xQueueGenericCreateStatic+0x96>
 800524a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800524e:	f383 8811 	msr	BASEPRI, r3
 8005252:	f3bf 8f6f 	isb	sy
 8005256:	f3bf 8f4f 	dsb	sy
 800525a:	61fb      	str	r3, [r7, #28]
 800525c:	e7fe      	b.n	800525c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800525e:	2350      	movs	r3, #80	; 0x50
 8005260:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	2b50      	cmp	r3, #80	; 0x50
 8005266:	d009      	beq.n	800527c <xQueueGenericCreateStatic+0xb4>
 8005268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800526c:	f383 8811 	msr	BASEPRI, r3
 8005270:	f3bf 8f6f 	isb	sy
 8005274:	f3bf 8f4f 	dsb	sy
 8005278:	61bb      	str	r3, [r7, #24]
 800527a:	e7fe      	b.n	800527a <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800527c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005284:	2b00      	cmp	r3, #0
 8005286:	d00d      	beq.n	80052a4 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800528a:	2201      	movs	r2, #1
 800528c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005290:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005296:	9300      	str	r3, [sp, #0]
 8005298:	4613      	mov	r3, r2
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	68b9      	ldr	r1, [r7, #8]
 800529e:	68f8      	ldr	r0, [r7, #12]
 80052a0:	f000 f844 	bl	800532c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80052a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3730      	adds	r7, #48	; 0x30
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}

080052ae <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80052ae:	b580      	push	{r7, lr}
 80052b0:	b08a      	sub	sp, #40	; 0x28
 80052b2:	af02      	add	r7, sp, #8
 80052b4:	60f8      	str	r0, [r7, #12]
 80052b6:	60b9      	str	r1, [r7, #8]
 80052b8:	4613      	mov	r3, r2
 80052ba:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d109      	bne.n	80052d6 <xQueueGenericCreate+0x28>
 80052c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052c6:	f383 8811 	msr	BASEPRI, r3
 80052ca:	f3bf 8f6f 	isb	sy
 80052ce:	f3bf 8f4f 	dsb	sy
 80052d2:	613b      	str	r3, [r7, #16]
 80052d4:	e7fe      	b.n	80052d4 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d102      	bne.n	80052e2 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80052dc:	2300      	movs	r3, #0
 80052de:	61fb      	str	r3, [r7, #28]
 80052e0:	e004      	b.n	80052ec <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	68ba      	ldr	r2, [r7, #8]
 80052e6:	fb02 f303 	mul.w	r3, r2, r3
 80052ea:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80052ec:	69fb      	ldr	r3, [r7, #28]
 80052ee:	3350      	adds	r3, #80	; 0x50
 80052f0:	4618      	mov	r0, r3
 80052f2:	f002 fa9d 	bl	8007830 <pvPortMalloc>
 80052f6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80052f8:	69bb      	ldr	r3, [r7, #24]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d011      	beq.n	8005322 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	3350      	adds	r3, #80	; 0x50
 8005306:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005308:	69bb      	ldr	r3, [r7, #24]
 800530a:	2200      	movs	r2, #0
 800530c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005310:	79fa      	ldrb	r2, [r7, #7]
 8005312:	69bb      	ldr	r3, [r7, #24]
 8005314:	9300      	str	r3, [sp, #0]
 8005316:	4613      	mov	r3, r2
 8005318:	697a      	ldr	r2, [r7, #20]
 800531a:	68b9      	ldr	r1, [r7, #8]
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f000 f805 	bl	800532c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005322:	69bb      	ldr	r3, [r7, #24]
	}
 8005324:	4618      	mov	r0, r3
 8005326:	3720      	adds	r7, #32
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}

0800532c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b084      	sub	sp, #16
 8005330:	af00      	add	r7, sp, #0
 8005332:	60f8      	str	r0, [r7, #12]
 8005334:	60b9      	str	r1, [r7, #8]
 8005336:	607a      	str	r2, [r7, #4]
 8005338:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d103      	bne.n	8005348 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	69ba      	ldr	r2, [r7, #24]
 8005344:	601a      	str	r2, [r3, #0]
 8005346:	e002      	b.n	800534e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005348:	69bb      	ldr	r3, [r7, #24]
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005354:	69bb      	ldr	r3, [r7, #24]
 8005356:	68ba      	ldr	r2, [r7, #8]
 8005358:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800535a:	2101      	movs	r1, #1
 800535c:	69b8      	ldr	r0, [r7, #24]
 800535e:	f7ff fecb 	bl	80050f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	78fa      	ldrb	r2, [r7, #3]
 8005366:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800536a:	bf00      	nop
 800536c:	3710      	adds	r7, #16
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
	...

08005374 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b08e      	sub	sp, #56	; 0x38
 8005378:	af00      	add	r7, sp, #0
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	607a      	str	r2, [r7, #4]
 8005380:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005382:	2300      	movs	r3, #0
 8005384:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800538a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800538c:	2b00      	cmp	r3, #0
 800538e:	d109      	bne.n	80053a4 <xQueueGenericSend+0x30>
 8005390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005394:	f383 8811 	msr	BASEPRI, r3
 8005398:	f3bf 8f6f 	isb	sy
 800539c:	f3bf 8f4f 	dsb	sy
 80053a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80053a2:	e7fe      	b.n	80053a2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d103      	bne.n	80053b2 <xQueueGenericSend+0x3e>
 80053aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d101      	bne.n	80053b6 <xQueueGenericSend+0x42>
 80053b2:	2301      	movs	r3, #1
 80053b4:	e000      	b.n	80053b8 <xQueueGenericSend+0x44>
 80053b6:	2300      	movs	r3, #0
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d109      	bne.n	80053d0 <xQueueGenericSend+0x5c>
 80053bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053c0:	f383 8811 	msr	BASEPRI, r3
 80053c4:	f3bf 8f6f 	isb	sy
 80053c8:	f3bf 8f4f 	dsb	sy
 80053cc:	627b      	str	r3, [r7, #36]	; 0x24
 80053ce:	e7fe      	b.n	80053ce <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d103      	bne.n	80053de <xQueueGenericSend+0x6a>
 80053d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d101      	bne.n	80053e2 <xQueueGenericSend+0x6e>
 80053de:	2301      	movs	r3, #1
 80053e0:	e000      	b.n	80053e4 <xQueueGenericSend+0x70>
 80053e2:	2300      	movs	r3, #0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d109      	bne.n	80053fc <xQueueGenericSend+0x88>
 80053e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ec:	f383 8811 	msr	BASEPRI, r3
 80053f0:	f3bf 8f6f 	isb	sy
 80053f4:	f3bf 8f4f 	dsb	sy
 80053f8:	623b      	str	r3, [r7, #32]
 80053fa:	e7fe      	b.n	80053fa <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80053fc:	f001 fab8 	bl	8006970 <xTaskGetSchedulerState>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d102      	bne.n	800540c <xQueueGenericSend+0x98>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d101      	bne.n	8005410 <xQueueGenericSend+0x9c>
 800540c:	2301      	movs	r3, #1
 800540e:	e000      	b.n	8005412 <xQueueGenericSend+0x9e>
 8005410:	2300      	movs	r3, #0
 8005412:	2b00      	cmp	r3, #0
 8005414:	d109      	bne.n	800542a <xQueueGenericSend+0xb6>
 8005416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800541a:	f383 8811 	msr	BASEPRI, r3
 800541e:	f3bf 8f6f 	isb	sy
 8005422:	f3bf 8f4f 	dsb	sy
 8005426:	61fb      	str	r3, [r7, #28]
 8005428:	e7fe      	b.n	8005428 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800542a:	f002 f8e7 	bl	80075fc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800542e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005430:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005434:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005436:	429a      	cmp	r2, r3
 8005438:	d302      	bcc.n	8005440 <xQueueGenericSend+0xcc>
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	2b02      	cmp	r3, #2
 800543e:	d129      	bne.n	8005494 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005440:	683a      	ldr	r2, [r7, #0]
 8005442:	68b9      	ldr	r1, [r7, #8]
 8005444:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005446:	f000 fb1f 	bl	8005a88 <prvCopyDataToQueue>
 800544a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800544c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800544e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005450:	2b00      	cmp	r3, #0
 8005452:	d010      	beq.n	8005476 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005456:	3324      	adds	r3, #36	; 0x24
 8005458:	4618      	mov	r0, r3
 800545a:	f001 f8d3 	bl	8006604 <xTaskRemoveFromEventList>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d013      	beq.n	800548c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005464:	4b3f      	ldr	r3, [pc, #252]	; (8005564 <xQueueGenericSend+0x1f0>)
 8005466:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800546a:	601a      	str	r2, [r3, #0]
 800546c:	f3bf 8f4f 	dsb	sy
 8005470:	f3bf 8f6f 	isb	sy
 8005474:	e00a      	b.n	800548c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005478:	2b00      	cmp	r3, #0
 800547a:	d007      	beq.n	800548c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800547c:	4b39      	ldr	r3, [pc, #228]	; (8005564 <xQueueGenericSend+0x1f0>)
 800547e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005482:	601a      	str	r2, [r3, #0]
 8005484:	f3bf 8f4f 	dsb	sy
 8005488:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800548c:	f002 f8e4 	bl	8007658 <vPortExitCritical>
				return pdPASS;
 8005490:	2301      	movs	r3, #1
 8005492:	e063      	b.n	800555c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d103      	bne.n	80054a2 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800549a:	f002 f8dd 	bl	8007658 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800549e:	2300      	movs	r3, #0
 80054a0:	e05c      	b.n	800555c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80054a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d106      	bne.n	80054b6 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80054a8:	f107 0314 	add.w	r3, r7, #20
 80054ac:	4618      	mov	r0, r3
 80054ae:	f001 f90b 	bl	80066c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80054b2:	2301      	movs	r3, #1
 80054b4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80054b6:	f002 f8cf 	bl	8007658 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80054ba:	f000 fe87 	bl	80061cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80054be:	f002 f89d 	bl	80075fc <vPortEnterCritical>
 80054c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80054c8:	b25b      	sxtb	r3, r3
 80054ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80054ce:	d103      	bne.n	80054d8 <xQueueGenericSend+0x164>
 80054d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80054de:	b25b      	sxtb	r3, r3
 80054e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80054e4:	d103      	bne.n	80054ee <xQueueGenericSend+0x17a>
 80054e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054e8:	2200      	movs	r2, #0
 80054ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054ee:	f002 f8b3 	bl	8007658 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80054f2:	1d3a      	adds	r2, r7, #4
 80054f4:	f107 0314 	add.w	r3, r7, #20
 80054f8:	4611      	mov	r1, r2
 80054fa:	4618      	mov	r0, r3
 80054fc:	f001 f8fa 	bl	80066f4 <xTaskCheckForTimeOut>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d124      	bne.n	8005550 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005506:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005508:	f000 fbb6 	bl	8005c78 <prvIsQueueFull>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d018      	beq.n	8005544 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005514:	3310      	adds	r3, #16
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	4611      	mov	r1, r2
 800551a:	4618      	mov	r0, r3
 800551c:	f001 f824 	bl	8006568 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005520:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005522:	f000 fb41 	bl	8005ba8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005526:	f000 fe5f 	bl	80061e8 <xTaskResumeAll>
 800552a:	4603      	mov	r3, r0
 800552c:	2b00      	cmp	r3, #0
 800552e:	f47f af7c 	bne.w	800542a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8005532:	4b0c      	ldr	r3, [pc, #48]	; (8005564 <xQueueGenericSend+0x1f0>)
 8005534:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005538:	601a      	str	r2, [r3, #0]
 800553a:	f3bf 8f4f 	dsb	sy
 800553e:	f3bf 8f6f 	isb	sy
 8005542:	e772      	b.n	800542a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005544:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005546:	f000 fb2f 	bl	8005ba8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800554a:	f000 fe4d 	bl	80061e8 <xTaskResumeAll>
 800554e:	e76c      	b.n	800542a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005550:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005552:	f000 fb29 	bl	8005ba8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005556:	f000 fe47 	bl	80061e8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800555a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800555c:	4618      	mov	r0, r3
 800555e:	3738      	adds	r7, #56	; 0x38
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}
 8005564:	e000ed04 	.word	0xe000ed04

08005568 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b08e      	sub	sp, #56	; 0x38
 800556c:	af00      	add	r7, sp, #0
 800556e:	60f8      	str	r0, [r7, #12]
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	607a      	str	r2, [r7, #4]
 8005574:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800557a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800557c:	2b00      	cmp	r3, #0
 800557e:	d109      	bne.n	8005594 <xQueueGenericSendFromISR+0x2c>
 8005580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005584:	f383 8811 	msr	BASEPRI, r3
 8005588:	f3bf 8f6f 	isb	sy
 800558c:	f3bf 8f4f 	dsb	sy
 8005590:	627b      	str	r3, [r7, #36]	; 0x24
 8005592:	e7fe      	b.n	8005592 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d103      	bne.n	80055a2 <xQueueGenericSendFromISR+0x3a>
 800559a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800559c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d101      	bne.n	80055a6 <xQueueGenericSendFromISR+0x3e>
 80055a2:	2301      	movs	r3, #1
 80055a4:	e000      	b.n	80055a8 <xQueueGenericSendFromISR+0x40>
 80055a6:	2300      	movs	r3, #0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d109      	bne.n	80055c0 <xQueueGenericSendFromISR+0x58>
 80055ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055b0:	f383 8811 	msr	BASEPRI, r3
 80055b4:	f3bf 8f6f 	isb	sy
 80055b8:	f3bf 8f4f 	dsb	sy
 80055bc:	623b      	str	r3, [r7, #32]
 80055be:	e7fe      	b.n	80055be <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	2b02      	cmp	r3, #2
 80055c4:	d103      	bne.n	80055ce <xQueueGenericSendFromISR+0x66>
 80055c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d101      	bne.n	80055d2 <xQueueGenericSendFromISR+0x6a>
 80055ce:	2301      	movs	r3, #1
 80055d0:	e000      	b.n	80055d4 <xQueueGenericSendFromISR+0x6c>
 80055d2:	2300      	movs	r3, #0
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d109      	bne.n	80055ec <xQueueGenericSendFromISR+0x84>
 80055d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055dc:	f383 8811 	msr	BASEPRI, r3
 80055e0:	f3bf 8f6f 	isb	sy
 80055e4:	f3bf 8f4f 	dsb	sy
 80055e8:	61fb      	str	r3, [r7, #28]
 80055ea:	e7fe      	b.n	80055ea <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80055ec:	f002 f8e2 	bl	80077b4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80055f0:	f3ef 8211 	mrs	r2, BASEPRI
 80055f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f8:	f383 8811 	msr	BASEPRI, r3
 80055fc:	f3bf 8f6f 	isb	sy
 8005600:	f3bf 8f4f 	dsb	sy
 8005604:	61ba      	str	r2, [r7, #24]
 8005606:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005608:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800560a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800560c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800560e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005610:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005614:	429a      	cmp	r2, r3
 8005616:	d302      	bcc.n	800561e <xQueueGenericSendFromISR+0xb6>
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	2b02      	cmp	r3, #2
 800561c:	d12c      	bne.n	8005678 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800561e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005620:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005624:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005628:	683a      	ldr	r2, [r7, #0]
 800562a:	68b9      	ldr	r1, [r7, #8]
 800562c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800562e:	f000 fa2b 	bl	8005a88 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005632:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8005636:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800563a:	d112      	bne.n	8005662 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800563c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800563e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005640:	2b00      	cmp	r3, #0
 8005642:	d016      	beq.n	8005672 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005646:	3324      	adds	r3, #36	; 0x24
 8005648:	4618      	mov	r0, r3
 800564a:	f000 ffdb 	bl	8006604 <xTaskRemoveFromEventList>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d00e      	beq.n	8005672 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d00b      	beq.n	8005672 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2201      	movs	r2, #1
 800565e:	601a      	str	r2, [r3, #0]
 8005660:	e007      	b.n	8005672 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005662:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005666:	3301      	adds	r3, #1
 8005668:	b2db      	uxtb	r3, r3
 800566a:	b25a      	sxtb	r2, r3
 800566c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800566e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005672:	2301      	movs	r3, #1
 8005674:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8005676:	e001      	b.n	800567c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005678:	2300      	movs	r3, #0
 800567a:	637b      	str	r3, [r7, #52]	; 0x34
 800567c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800567e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005686:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005688:	4618      	mov	r0, r3
 800568a:	3738      	adds	r7, #56	; 0x38
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}

08005690 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b08c      	sub	sp, #48	; 0x30
 8005694:	af00      	add	r7, sp, #0
 8005696:	60f8      	str	r0, [r7, #12]
 8005698:	60b9      	str	r1, [r7, #8]
 800569a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800569c:	2300      	movs	r3, #0
 800569e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80056a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d109      	bne.n	80056be <xQueueReceive+0x2e>
	__asm volatile
 80056aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056ae:	f383 8811 	msr	BASEPRI, r3
 80056b2:	f3bf 8f6f 	isb	sy
 80056b6:	f3bf 8f4f 	dsb	sy
 80056ba:	623b      	str	r3, [r7, #32]
 80056bc:	e7fe      	b.n	80056bc <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d103      	bne.n	80056cc <xQueueReceive+0x3c>
 80056c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d101      	bne.n	80056d0 <xQueueReceive+0x40>
 80056cc:	2301      	movs	r3, #1
 80056ce:	e000      	b.n	80056d2 <xQueueReceive+0x42>
 80056d0:	2300      	movs	r3, #0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d109      	bne.n	80056ea <xQueueReceive+0x5a>
 80056d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056da:	f383 8811 	msr	BASEPRI, r3
 80056de:	f3bf 8f6f 	isb	sy
 80056e2:	f3bf 8f4f 	dsb	sy
 80056e6:	61fb      	str	r3, [r7, #28]
 80056e8:	e7fe      	b.n	80056e8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80056ea:	f001 f941 	bl	8006970 <xTaskGetSchedulerState>
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d102      	bne.n	80056fa <xQueueReceive+0x6a>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d101      	bne.n	80056fe <xQueueReceive+0x6e>
 80056fa:	2301      	movs	r3, #1
 80056fc:	e000      	b.n	8005700 <xQueueReceive+0x70>
 80056fe:	2300      	movs	r3, #0
 8005700:	2b00      	cmp	r3, #0
 8005702:	d109      	bne.n	8005718 <xQueueReceive+0x88>
 8005704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005708:	f383 8811 	msr	BASEPRI, r3
 800570c:	f3bf 8f6f 	isb	sy
 8005710:	f3bf 8f4f 	dsb	sy
 8005714:	61bb      	str	r3, [r7, #24]
 8005716:	e7fe      	b.n	8005716 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005718:	f001 ff70 	bl	80075fc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800571c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800571e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005720:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005724:	2b00      	cmp	r3, #0
 8005726:	d01f      	beq.n	8005768 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005728:	68b9      	ldr	r1, [r7, #8]
 800572a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800572c:	f000 fa16 	bl	8005b5c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005732:	1e5a      	subs	r2, r3, #1
 8005734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005736:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800573a:	691b      	ldr	r3, [r3, #16]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d00f      	beq.n	8005760 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005742:	3310      	adds	r3, #16
 8005744:	4618      	mov	r0, r3
 8005746:	f000 ff5d 	bl	8006604 <xTaskRemoveFromEventList>
 800574a:	4603      	mov	r3, r0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d007      	beq.n	8005760 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005750:	4b3c      	ldr	r3, [pc, #240]	; (8005844 <xQueueReceive+0x1b4>)
 8005752:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005756:	601a      	str	r2, [r3, #0]
 8005758:	f3bf 8f4f 	dsb	sy
 800575c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005760:	f001 ff7a 	bl	8007658 <vPortExitCritical>
				return pdPASS;
 8005764:	2301      	movs	r3, #1
 8005766:	e069      	b.n	800583c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d103      	bne.n	8005776 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800576e:	f001 ff73 	bl	8007658 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005772:	2300      	movs	r3, #0
 8005774:	e062      	b.n	800583c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005778:	2b00      	cmp	r3, #0
 800577a:	d106      	bne.n	800578a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800577c:	f107 0310 	add.w	r3, r7, #16
 8005780:	4618      	mov	r0, r3
 8005782:	f000 ffa1 	bl	80066c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005786:	2301      	movs	r3, #1
 8005788:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800578a:	f001 ff65 	bl	8007658 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800578e:	f000 fd1d 	bl	80061cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005792:	f001 ff33 	bl	80075fc <vPortEnterCritical>
 8005796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005798:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800579c:	b25b      	sxtb	r3, r3
 800579e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80057a2:	d103      	bne.n	80057ac <xQueueReceive+0x11c>
 80057a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057a6:	2200      	movs	r2, #0
 80057a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80057b2:	b25b      	sxtb	r3, r3
 80057b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80057b8:	d103      	bne.n	80057c2 <xQueueReceive+0x132>
 80057ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057bc:	2200      	movs	r2, #0
 80057be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80057c2:	f001 ff49 	bl	8007658 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80057c6:	1d3a      	adds	r2, r7, #4
 80057c8:	f107 0310 	add.w	r3, r7, #16
 80057cc:	4611      	mov	r1, r2
 80057ce:	4618      	mov	r0, r3
 80057d0:	f000 ff90 	bl	80066f4 <xTaskCheckForTimeOut>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d123      	bne.n	8005822 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80057da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80057dc:	f000 fa36 	bl	8005c4c <prvIsQueueEmpty>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d017      	beq.n	8005816 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80057e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057e8:	3324      	adds	r3, #36	; 0x24
 80057ea:	687a      	ldr	r2, [r7, #4]
 80057ec:	4611      	mov	r1, r2
 80057ee:	4618      	mov	r0, r3
 80057f0:	f000 feba 	bl	8006568 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80057f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80057f6:	f000 f9d7 	bl	8005ba8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80057fa:	f000 fcf5 	bl	80061e8 <xTaskResumeAll>
 80057fe:	4603      	mov	r3, r0
 8005800:	2b00      	cmp	r3, #0
 8005802:	d189      	bne.n	8005718 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8005804:	4b0f      	ldr	r3, [pc, #60]	; (8005844 <xQueueReceive+0x1b4>)
 8005806:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800580a:	601a      	str	r2, [r3, #0]
 800580c:	f3bf 8f4f 	dsb	sy
 8005810:	f3bf 8f6f 	isb	sy
 8005814:	e780      	b.n	8005718 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005816:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005818:	f000 f9c6 	bl	8005ba8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800581c:	f000 fce4 	bl	80061e8 <xTaskResumeAll>
 8005820:	e77a      	b.n	8005718 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005822:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005824:	f000 f9c0 	bl	8005ba8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005828:	f000 fcde 	bl	80061e8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800582c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800582e:	f000 fa0d 	bl	8005c4c <prvIsQueueEmpty>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	f43f af6f 	beq.w	8005718 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800583a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800583c:	4618      	mov	r0, r3
 800583e:	3730      	adds	r7, #48	; 0x30
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}
 8005844:	e000ed04 	.word	0xe000ed04

08005848 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b08e      	sub	sp, #56	; 0x38
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005852:	2300      	movs	r3, #0
 8005854:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800585a:	2300      	movs	r3, #0
 800585c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800585e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005860:	2b00      	cmp	r3, #0
 8005862:	d109      	bne.n	8005878 <xQueueSemaphoreTake+0x30>
 8005864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005868:	f383 8811 	msr	BASEPRI, r3
 800586c:	f3bf 8f6f 	isb	sy
 8005870:	f3bf 8f4f 	dsb	sy
 8005874:	623b      	str	r3, [r7, #32]
 8005876:	e7fe      	b.n	8005876 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800587a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800587c:	2b00      	cmp	r3, #0
 800587e:	d009      	beq.n	8005894 <xQueueSemaphoreTake+0x4c>
 8005880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005884:	f383 8811 	msr	BASEPRI, r3
 8005888:	f3bf 8f6f 	isb	sy
 800588c:	f3bf 8f4f 	dsb	sy
 8005890:	61fb      	str	r3, [r7, #28]
 8005892:	e7fe      	b.n	8005892 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005894:	f001 f86c 	bl	8006970 <xTaskGetSchedulerState>
 8005898:	4603      	mov	r3, r0
 800589a:	2b00      	cmp	r3, #0
 800589c:	d102      	bne.n	80058a4 <xQueueSemaphoreTake+0x5c>
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d101      	bne.n	80058a8 <xQueueSemaphoreTake+0x60>
 80058a4:	2301      	movs	r3, #1
 80058a6:	e000      	b.n	80058aa <xQueueSemaphoreTake+0x62>
 80058a8:	2300      	movs	r3, #0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d109      	bne.n	80058c2 <xQueueSemaphoreTake+0x7a>
 80058ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058b2:	f383 8811 	msr	BASEPRI, r3
 80058b6:	f3bf 8f6f 	isb	sy
 80058ba:	f3bf 8f4f 	dsb	sy
 80058be:	61bb      	str	r3, [r7, #24]
 80058c0:	e7fe      	b.n	80058c0 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80058c2:	f001 fe9b 	bl	80075fc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80058c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ca:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80058cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d024      	beq.n	800591c <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80058d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058d4:	1e5a      	subs	r2, r3, #1
 80058d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058d8:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80058da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d104      	bne.n	80058ec <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80058e2:	f001 f9b7 	bl	8006c54 <pvTaskIncrementMutexHeldCount>
 80058e6:	4602      	mov	r2, r0
 80058e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058ea:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058ee:	691b      	ldr	r3, [r3, #16]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d00f      	beq.n	8005914 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058f6:	3310      	adds	r3, #16
 80058f8:	4618      	mov	r0, r3
 80058fa:	f000 fe83 	bl	8006604 <xTaskRemoveFromEventList>
 80058fe:	4603      	mov	r3, r0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d007      	beq.n	8005914 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005904:	4b53      	ldr	r3, [pc, #332]	; (8005a54 <xQueueSemaphoreTake+0x20c>)
 8005906:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800590a:	601a      	str	r2, [r3, #0]
 800590c:	f3bf 8f4f 	dsb	sy
 8005910:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005914:	f001 fea0 	bl	8007658 <vPortExitCritical>
				return pdPASS;
 8005918:	2301      	movs	r3, #1
 800591a:	e096      	b.n	8005a4a <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d110      	bne.n	8005944 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005924:	2b00      	cmp	r3, #0
 8005926:	d009      	beq.n	800593c <xQueueSemaphoreTake+0xf4>
 8005928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800592c:	f383 8811 	msr	BASEPRI, r3
 8005930:	f3bf 8f6f 	isb	sy
 8005934:	f3bf 8f4f 	dsb	sy
 8005938:	617b      	str	r3, [r7, #20]
 800593a:	e7fe      	b.n	800593a <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800593c:	f001 fe8c 	bl	8007658 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005940:	2300      	movs	r3, #0
 8005942:	e082      	b.n	8005a4a <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005946:	2b00      	cmp	r3, #0
 8005948:	d106      	bne.n	8005958 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800594a:	f107 030c 	add.w	r3, r7, #12
 800594e:	4618      	mov	r0, r3
 8005950:	f000 feba 	bl	80066c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005954:	2301      	movs	r3, #1
 8005956:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005958:	f001 fe7e 	bl	8007658 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800595c:	f000 fc36 	bl	80061cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005960:	f001 fe4c 	bl	80075fc <vPortEnterCritical>
 8005964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005966:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800596a:	b25b      	sxtb	r3, r3
 800596c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005970:	d103      	bne.n	800597a <xQueueSemaphoreTake+0x132>
 8005972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005974:	2200      	movs	r2, #0
 8005976:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800597a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800597c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005980:	b25b      	sxtb	r3, r3
 8005982:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005986:	d103      	bne.n	8005990 <xQueueSemaphoreTake+0x148>
 8005988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800598a:	2200      	movs	r2, #0
 800598c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005990:	f001 fe62 	bl	8007658 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005994:	463a      	mov	r2, r7
 8005996:	f107 030c 	add.w	r3, r7, #12
 800599a:	4611      	mov	r1, r2
 800599c:	4618      	mov	r0, r3
 800599e:	f000 fea9 	bl	80066f4 <xTaskCheckForTimeOut>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d132      	bne.n	8005a0e <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80059a8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80059aa:	f000 f94f 	bl	8005c4c <prvIsQueueEmpty>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d026      	beq.n	8005a02 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80059b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d109      	bne.n	80059d0 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 80059bc:	f001 fe1e 	bl	80075fc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80059c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	4618      	mov	r0, r3
 80059c6:	f000 fff1 	bl	80069ac <xTaskPriorityInherit>
 80059ca:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80059cc:	f001 fe44 	bl	8007658 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80059d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059d2:	3324      	adds	r3, #36	; 0x24
 80059d4:	683a      	ldr	r2, [r7, #0]
 80059d6:	4611      	mov	r1, r2
 80059d8:	4618      	mov	r0, r3
 80059da:	f000 fdc5 	bl	8006568 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80059de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80059e0:	f000 f8e2 	bl	8005ba8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80059e4:	f000 fc00 	bl	80061e8 <xTaskResumeAll>
 80059e8:	4603      	mov	r3, r0
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	f47f af69 	bne.w	80058c2 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 80059f0:	4b18      	ldr	r3, [pc, #96]	; (8005a54 <xQueueSemaphoreTake+0x20c>)
 80059f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059f6:	601a      	str	r2, [r3, #0]
 80059f8:	f3bf 8f4f 	dsb	sy
 80059fc:	f3bf 8f6f 	isb	sy
 8005a00:	e75f      	b.n	80058c2 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005a02:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005a04:	f000 f8d0 	bl	8005ba8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005a08:	f000 fbee 	bl	80061e8 <xTaskResumeAll>
 8005a0c:	e759      	b.n	80058c2 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005a0e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005a10:	f000 f8ca 	bl	8005ba8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005a14:	f000 fbe8 	bl	80061e8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a18:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005a1a:	f000 f917 	bl	8005c4c <prvIsQueueEmpty>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	f43f af4e 	beq.w	80058c2 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d00d      	beq.n	8005a48 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8005a2c:	f001 fde6 	bl	80075fc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005a30:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005a32:	f000 f811 	bl	8005a58 <prvGetDisinheritPriorityAfterTimeout>
 8005a36:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f001 f888 	bl	8006b54 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005a44:	f001 fe08 	bl	8007658 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005a48:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3738      	adds	r7, #56	; 0x38
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	e000ed04 	.word	0xe000ed04

08005a58 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005a58:	b480      	push	{r7}
 8005a5a:	b085      	sub	sp, #20
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d006      	beq.n	8005a76 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8005a72:	60fb      	str	r3, [r7, #12]
 8005a74:	e001      	b.n	8005a7a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005a76:	2300      	movs	r3, #0
 8005a78:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
	}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3714      	adds	r7, #20
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr

08005a88 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b086      	sub	sp, #24
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	60f8      	str	r0, [r7, #12]
 8005a90:	60b9      	str	r1, [r7, #8]
 8005a92:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005a94:	2300      	movs	r3, #0
 8005a96:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a9c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d10d      	bne.n	8005ac2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d14d      	bne.n	8005b4a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f000 ffe2 	bl	8006a7c <xTaskPriorityDisinherit>
 8005ab8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	609a      	str	r2, [r3, #8]
 8005ac0:	e043      	b.n	8005b4a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d119      	bne.n	8005afc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6858      	ldr	r0, [r3, #4]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad0:	461a      	mov	r2, r3
 8005ad2:	68b9      	ldr	r1, [r7, #8]
 8005ad4:	f003 fe84 	bl	80097e0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	685a      	ldr	r2, [r3, #4]
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae0:	441a      	add	r2, r3
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	685a      	ldr	r2, [r3, #4]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	429a      	cmp	r2, r3
 8005af0:	d32b      	bcc.n	8005b4a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	605a      	str	r2, [r3, #4]
 8005afa:	e026      	b.n	8005b4a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	68d8      	ldr	r0, [r3, #12]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b04:	461a      	mov	r2, r3
 8005b06:	68b9      	ldr	r1, [r7, #8]
 8005b08:	f003 fe6a 	bl	80097e0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	68da      	ldr	r2, [r3, #12]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b14:	425b      	negs	r3, r3
 8005b16:	441a      	add	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	68da      	ldr	r2, [r3, #12]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d207      	bcs.n	8005b38 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	689a      	ldr	r2, [r3, #8]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b30:	425b      	negs	r3, r3
 8005b32:	441a      	add	r2, r3
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2b02      	cmp	r3, #2
 8005b3c:	d105      	bne.n	8005b4a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d002      	beq.n	8005b4a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	3b01      	subs	r3, #1
 8005b48:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	1c5a      	adds	r2, r3, #1
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005b52:	697b      	ldr	r3, [r7, #20]
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3718      	adds	r7, #24
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b082      	sub	sp, #8
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d018      	beq.n	8005ba0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	68da      	ldr	r2, [r3, #12]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b76:	441a      	add	r2, r3
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	68da      	ldr	r2, [r3, #12]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d303      	bcc.n	8005b90 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	68d9      	ldr	r1, [r3, #12]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b98:	461a      	mov	r2, r3
 8005b9a:	6838      	ldr	r0, [r7, #0]
 8005b9c:	f003 fe20 	bl	80097e0 <memcpy>
	}
}
 8005ba0:	bf00      	nop
 8005ba2:	3708      	adds	r7, #8
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005bb0:	f001 fd24 	bl	80075fc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005bba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005bbc:	e011      	b.n	8005be2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d012      	beq.n	8005bec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	3324      	adds	r3, #36	; 0x24
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f000 fd1a 	bl	8006604 <xTaskRemoveFromEventList>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d001      	beq.n	8005bda <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005bd6:	f000 fded 	bl	80067b4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005bda:	7bfb      	ldrb	r3, [r7, #15]
 8005bdc:	3b01      	subs	r3, #1
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005be2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	dce9      	bgt.n	8005bbe <prvUnlockQueue+0x16>
 8005bea:	e000      	b.n	8005bee <prvUnlockQueue+0x46>
					break;
 8005bec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	22ff      	movs	r2, #255	; 0xff
 8005bf2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005bf6:	f001 fd2f 	bl	8007658 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005bfa:	f001 fcff 	bl	80075fc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005c04:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c06:	e011      	b.n	8005c2c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	691b      	ldr	r3, [r3, #16]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d012      	beq.n	8005c36 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	3310      	adds	r3, #16
 8005c14:	4618      	mov	r0, r3
 8005c16:	f000 fcf5 	bl	8006604 <xTaskRemoveFromEventList>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d001      	beq.n	8005c24 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005c20:	f000 fdc8 	bl	80067b4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005c24:	7bbb      	ldrb	r3, [r7, #14]
 8005c26:	3b01      	subs	r3, #1
 8005c28:	b2db      	uxtb	r3, r3
 8005c2a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	dce9      	bgt.n	8005c08 <prvUnlockQueue+0x60>
 8005c34:	e000      	b.n	8005c38 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005c36:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	22ff      	movs	r2, #255	; 0xff
 8005c3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005c40:	f001 fd0a 	bl	8007658 <vPortExitCritical>
}
 8005c44:	bf00      	nop
 8005c46:	3710      	adds	r7, #16
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}

08005c4c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b084      	sub	sp, #16
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005c54:	f001 fcd2 	bl	80075fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d102      	bne.n	8005c66 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005c60:	2301      	movs	r3, #1
 8005c62:	60fb      	str	r3, [r7, #12]
 8005c64:	e001      	b.n	8005c6a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005c66:	2300      	movs	r3, #0
 8005c68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005c6a:	f001 fcf5 	bl	8007658 <vPortExitCritical>

	return xReturn;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3710      	adds	r7, #16
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005c80:	f001 fcbc 	bl	80075fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d102      	bne.n	8005c96 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005c90:	2301      	movs	r3, #1
 8005c92:	60fb      	str	r3, [r7, #12]
 8005c94:	e001      	b.n	8005c9a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005c96:	2300      	movs	r3, #0
 8005c98:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005c9a:	f001 fcdd 	bl	8007658 <vPortExitCritical>

	return xReturn;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3710      	adds	r7, #16
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}

08005ca8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005ca8:	b480      	push	{r7}
 8005caa:	b085      	sub	sp, #20
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	60fb      	str	r3, [r7, #12]
 8005cb6:	e014      	b.n	8005ce2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005cb8:	4a0e      	ldr	r2, [pc, #56]	; (8005cf4 <vQueueAddToRegistry+0x4c>)
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d10b      	bne.n	8005cdc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005cc4:	490b      	ldr	r1, [pc, #44]	; (8005cf4 <vQueueAddToRegistry+0x4c>)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	683a      	ldr	r2, [r7, #0]
 8005cca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005cce:	4a09      	ldr	r2, [pc, #36]	; (8005cf4 <vQueueAddToRegistry+0x4c>)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	00db      	lsls	r3, r3, #3
 8005cd4:	4413      	add	r3, r2
 8005cd6:	687a      	ldr	r2, [r7, #4]
 8005cd8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005cda:	e005      	b.n	8005ce8 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	3301      	adds	r3, #1
 8005ce0:	60fb      	str	r3, [r7, #12]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2b07      	cmp	r3, #7
 8005ce6:	d9e7      	bls.n	8005cb8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005ce8:	bf00      	nop
 8005cea:	3714      	adds	r7, #20
 8005cec:	46bd      	mov	sp, r7
 8005cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf2:	4770      	bx	lr
 8005cf4:	20004cb4 	.word	0x20004cb4

08005cf8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b086      	sub	sp, #24
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	60f8      	str	r0, [r7, #12]
 8005d00:	60b9      	str	r1, [r7, #8]
 8005d02:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005d08:	f001 fc78 	bl	80075fc <vPortEnterCritical>
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005d12:	b25b      	sxtb	r3, r3
 8005d14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d18:	d103      	bne.n	8005d22 <vQueueWaitForMessageRestricted+0x2a>
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d28:	b25b      	sxtb	r3, r3
 8005d2a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d2e:	d103      	bne.n	8005d38 <vQueueWaitForMessageRestricted+0x40>
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d38:	f001 fc8e 	bl	8007658 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d106      	bne.n	8005d52 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	3324      	adds	r3, #36	; 0x24
 8005d48:	687a      	ldr	r2, [r7, #4]
 8005d4a:	68b9      	ldr	r1, [r7, #8]
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f000 fc2f 	bl	80065b0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005d52:	6978      	ldr	r0, [r7, #20]
 8005d54:	f7ff ff28 	bl	8005ba8 <prvUnlockQueue>
	}
 8005d58:	bf00      	nop
 8005d5a:	3718      	adds	r7, #24
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b08e      	sub	sp, #56	; 0x38
 8005d64:	af04      	add	r7, sp, #16
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	60b9      	str	r1, [r7, #8]
 8005d6a:	607a      	str	r2, [r7, #4]
 8005d6c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005d6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d109      	bne.n	8005d88 <xTaskCreateStatic+0x28>
 8005d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d78:	f383 8811 	msr	BASEPRI, r3
 8005d7c:	f3bf 8f6f 	isb	sy
 8005d80:	f3bf 8f4f 	dsb	sy
 8005d84:	623b      	str	r3, [r7, #32]
 8005d86:	e7fe      	b.n	8005d86 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8005d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d109      	bne.n	8005da2 <xTaskCreateStatic+0x42>
 8005d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d92:	f383 8811 	msr	BASEPRI, r3
 8005d96:	f3bf 8f6f 	isb	sy
 8005d9a:	f3bf 8f4f 	dsb	sy
 8005d9e:	61fb      	str	r3, [r7, #28]
 8005da0:	e7fe      	b.n	8005da0 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005da2:	235c      	movs	r3, #92	; 0x5c
 8005da4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	2b5c      	cmp	r3, #92	; 0x5c
 8005daa:	d009      	beq.n	8005dc0 <xTaskCreateStatic+0x60>
 8005dac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db0:	f383 8811 	msr	BASEPRI, r3
 8005db4:	f3bf 8f6f 	isb	sy
 8005db8:	f3bf 8f4f 	dsb	sy
 8005dbc:	61bb      	str	r3, [r7, #24]
 8005dbe:	e7fe      	b.n	8005dbe <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005dc0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d01e      	beq.n	8005e06 <xTaskCreateStatic+0xa6>
 8005dc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d01b      	beq.n	8005e06 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005dce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dd0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005dd6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dda:	2202      	movs	r2, #2
 8005ddc:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005de0:	2300      	movs	r3, #0
 8005de2:	9303      	str	r3, [sp, #12]
 8005de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de6:	9302      	str	r3, [sp, #8]
 8005de8:	f107 0314 	add.w	r3, r7, #20
 8005dec:	9301      	str	r3, [sp, #4]
 8005dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005df0:	9300      	str	r3, [sp, #0]
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	687a      	ldr	r2, [r7, #4]
 8005df6:	68b9      	ldr	r1, [r7, #8]
 8005df8:	68f8      	ldr	r0, [r7, #12]
 8005dfa:	f000 f850 	bl	8005e9e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005dfe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005e00:	f000 f8dc 	bl	8005fbc <prvAddNewTaskToReadyList>
 8005e04:	e001      	b.n	8005e0a <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8005e06:	2300      	movs	r3, #0
 8005e08:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005e0a:	697b      	ldr	r3, [r7, #20]
	}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3728      	adds	r7, #40	; 0x28
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}

08005e14 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b08c      	sub	sp, #48	; 0x30
 8005e18:	af04      	add	r7, sp, #16
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	603b      	str	r3, [r7, #0]
 8005e20:	4613      	mov	r3, r2
 8005e22:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005e24:	88fb      	ldrh	r3, [r7, #6]
 8005e26:	009b      	lsls	r3, r3, #2
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f001 fd01 	bl	8007830 <pvPortMalloc>
 8005e2e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d00e      	beq.n	8005e54 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005e36:	205c      	movs	r0, #92	; 0x5c
 8005e38:	f001 fcfa 	bl	8007830 <pvPortMalloc>
 8005e3c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005e3e:	69fb      	ldr	r3, [r7, #28]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d003      	beq.n	8005e4c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	697a      	ldr	r2, [r7, #20]
 8005e48:	631a      	str	r2, [r3, #48]	; 0x30
 8005e4a:	e005      	b.n	8005e58 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005e4c:	6978      	ldr	r0, [r7, #20]
 8005e4e:	f001 fdb1 	bl	80079b4 <vPortFree>
 8005e52:	e001      	b.n	8005e58 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005e54:	2300      	movs	r3, #0
 8005e56:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005e58:	69fb      	ldr	r3, [r7, #28]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d017      	beq.n	8005e8e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	2200      	movs	r2, #0
 8005e62:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005e66:	88fa      	ldrh	r2, [r7, #6]
 8005e68:	2300      	movs	r3, #0
 8005e6a:	9303      	str	r3, [sp, #12]
 8005e6c:	69fb      	ldr	r3, [r7, #28]
 8005e6e:	9302      	str	r3, [sp, #8]
 8005e70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e72:	9301      	str	r3, [sp, #4]
 8005e74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e76:	9300      	str	r3, [sp, #0]
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	68b9      	ldr	r1, [r7, #8]
 8005e7c:	68f8      	ldr	r0, [r7, #12]
 8005e7e:	f000 f80e 	bl	8005e9e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e82:	69f8      	ldr	r0, [r7, #28]
 8005e84:	f000 f89a 	bl	8005fbc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	61bb      	str	r3, [r7, #24]
 8005e8c:	e002      	b.n	8005e94 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005e8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005e92:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005e94:	69bb      	ldr	r3, [r7, #24]
	}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3720      	adds	r7, #32
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}

08005e9e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005e9e:	b580      	push	{r7, lr}
 8005ea0:	b088      	sub	sp, #32
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	60f8      	str	r0, [r7, #12]
 8005ea6:	60b9      	str	r1, [r7, #8]
 8005ea8:	607a      	str	r2, [r7, #4]
 8005eaa:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eae:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	461a      	mov	r2, r3
 8005eb6:	21a5      	movs	r1, #165	; 0xa5
 8005eb8:	f003 fc9d 	bl	80097f6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ebe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005ec6:	3b01      	subs	r3, #1
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	4413      	add	r3, r2
 8005ecc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005ece:	69bb      	ldr	r3, [r7, #24]
 8005ed0:	f023 0307 	bic.w	r3, r3, #7
 8005ed4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005ed6:	69bb      	ldr	r3, [r7, #24]
 8005ed8:	f003 0307 	and.w	r3, r3, #7
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d009      	beq.n	8005ef4 <prvInitialiseNewTask+0x56>
 8005ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ee4:	f383 8811 	msr	BASEPRI, r3
 8005ee8:	f3bf 8f6f 	isb	sy
 8005eec:	f3bf 8f4f 	dsb	sy
 8005ef0:	617b      	str	r3, [r7, #20]
 8005ef2:	e7fe      	b.n	8005ef2 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d01f      	beq.n	8005f3a <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005efa:	2300      	movs	r3, #0
 8005efc:	61fb      	str	r3, [r7, #28]
 8005efe:	e012      	b.n	8005f26 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005f00:	68ba      	ldr	r2, [r7, #8]
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	4413      	add	r3, r2
 8005f06:	7819      	ldrb	r1, [r3, #0]
 8005f08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f0a:	69fb      	ldr	r3, [r7, #28]
 8005f0c:	4413      	add	r3, r2
 8005f0e:	3334      	adds	r3, #52	; 0x34
 8005f10:	460a      	mov	r2, r1
 8005f12:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005f14:	68ba      	ldr	r2, [r7, #8]
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	4413      	add	r3, r2
 8005f1a:	781b      	ldrb	r3, [r3, #0]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d006      	beq.n	8005f2e <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f20:	69fb      	ldr	r3, [r7, #28]
 8005f22:	3301      	adds	r3, #1
 8005f24:	61fb      	str	r3, [r7, #28]
 8005f26:	69fb      	ldr	r3, [r7, #28]
 8005f28:	2b0f      	cmp	r3, #15
 8005f2a:	d9e9      	bls.n	8005f00 <prvInitialiseNewTask+0x62>
 8005f2c:	e000      	b.n	8005f30 <prvInitialiseNewTask+0x92>
			{
				break;
 8005f2e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f32:	2200      	movs	r2, #0
 8005f34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f38:	e003      	b.n	8005f42 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f44:	2b37      	cmp	r3, #55	; 0x37
 8005f46:	d901      	bls.n	8005f4c <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005f48:	2337      	movs	r3, #55	; 0x37
 8005f4a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f50:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f56:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005f5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f60:	3304      	adds	r3, #4
 8005f62:	4618      	mov	r0, r3
 8005f64:	f7ff f834 	bl	8004fd0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f6a:	3318      	adds	r3, #24
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f7ff f82f 	bl	8004fd0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005f72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f76:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f7a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f80:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f86:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f90:	2200      	movs	r2, #0
 8005f92:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005f96:	683a      	ldr	r2, [r7, #0]
 8005f98:	68f9      	ldr	r1, [r7, #12]
 8005f9a:	69b8      	ldr	r0, [r7, #24]
 8005f9c:	f001 fa08 	bl	80073b0 <pxPortInitialiseStack>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d002      	beq.n	8005fb2 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005fb2:	bf00      	nop
 8005fb4:	3720      	adds	r7, #32
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}
	...

08005fbc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b082      	sub	sp, #8
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005fc4:	f001 fb1a 	bl	80075fc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005fc8:	4b2d      	ldr	r3, [pc, #180]	; (8006080 <prvAddNewTaskToReadyList+0xc4>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	3301      	adds	r3, #1
 8005fce:	4a2c      	ldr	r2, [pc, #176]	; (8006080 <prvAddNewTaskToReadyList+0xc4>)
 8005fd0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005fd2:	4b2c      	ldr	r3, [pc, #176]	; (8006084 <prvAddNewTaskToReadyList+0xc8>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d109      	bne.n	8005fee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005fda:	4a2a      	ldr	r2, [pc, #168]	; (8006084 <prvAddNewTaskToReadyList+0xc8>)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005fe0:	4b27      	ldr	r3, [pc, #156]	; (8006080 <prvAddNewTaskToReadyList+0xc4>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d110      	bne.n	800600a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005fe8:	f000 fc08 	bl	80067fc <prvInitialiseTaskLists>
 8005fec:	e00d      	b.n	800600a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005fee:	4b26      	ldr	r3, [pc, #152]	; (8006088 <prvAddNewTaskToReadyList+0xcc>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d109      	bne.n	800600a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005ff6:	4b23      	ldr	r3, [pc, #140]	; (8006084 <prvAddNewTaskToReadyList+0xc8>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006000:	429a      	cmp	r2, r3
 8006002:	d802      	bhi.n	800600a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006004:	4a1f      	ldr	r2, [pc, #124]	; (8006084 <prvAddNewTaskToReadyList+0xc8>)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800600a:	4b20      	ldr	r3, [pc, #128]	; (800608c <prvAddNewTaskToReadyList+0xd0>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	3301      	adds	r3, #1
 8006010:	4a1e      	ldr	r2, [pc, #120]	; (800608c <prvAddNewTaskToReadyList+0xd0>)
 8006012:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006014:	4b1d      	ldr	r3, [pc, #116]	; (800608c <prvAddNewTaskToReadyList+0xd0>)
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006020:	4b1b      	ldr	r3, [pc, #108]	; (8006090 <prvAddNewTaskToReadyList+0xd4>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	429a      	cmp	r2, r3
 8006026:	d903      	bls.n	8006030 <prvAddNewTaskToReadyList+0x74>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800602c:	4a18      	ldr	r2, [pc, #96]	; (8006090 <prvAddNewTaskToReadyList+0xd4>)
 800602e:	6013      	str	r3, [r2, #0]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006034:	4613      	mov	r3, r2
 8006036:	009b      	lsls	r3, r3, #2
 8006038:	4413      	add	r3, r2
 800603a:	009b      	lsls	r3, r3, #2
 800603c:	4a15      	ldr	r2, [pc, #84]	; (8006094 <prvAddNewTaskToReadyList+0xd8>)
 800603e:	441a      	add	r2, r3
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	3304      	adds	r3, #4
 8006044:	4619      	mov	r1, r3
 8006046:	4610      	mov	r0, r2
 8006048:	f7fe ffcf 	bl	8004fea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800604c:	f001 fb04 	bl	8007658 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006050:	4b0d      	ldr	r3, [pc, #52]	; (8006088 <prvAddNewTaskToReadyList+0xcc>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d00e      	beq.n	8006076 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006058:	4b0a      	ldr	r3, [pc, #40]	; (8006084 <prvAddNewTaskToReadyList+0xc8>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006062:	429a      	cmp	r2, r3
 8006064:	d207      	bcs.n	8006076 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006066:	4b0c      	ldr	r3, [pc, #48]	; (8006098 <prvAddNewTaskToReadyList+0xdc>)
 8006068:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800606c:	601a      	str	r2, [r3, #0]
 800606e:	f3bf 8f4f 	dsb	sy
 8006072:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006076:	bf00      	nop
 8006078:	3708      	adds	r7, #8
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}
 800607e:	bf00      	nop
 8006080:	20000c48 	.word	0x20000c48
 8006084:	20000774 	.word	0x20000774
 8006088:	20000c54 	.word	0x20000c54
 800608c:	20000c64 	.word	0x20000c64
 8006090:	20000c50 	.word	0x20000c50
 8006094:	20000778 	.word	0x20000778
 8006098:	e000ed04 	.word	0xe000ed04

0800609c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800609c:	b580      	push	{r7, lr}
 800609e:	b084      	sub	sp, #16
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80060a4:	2300      	movs	r3, #0
 80060a6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d016      	beq.n	80060dc <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80060ae:	4b13      	ldr	r3, [pc, #76]	; (80060fc <vTaskDelay+0x60>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d009      	beq.n	80060ca <vTaskDelay+0x2e>
 80060b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ba:	f383 8811 	msr	BASEPRI, r3
 80060be:	f3bf 8f6f 	isb	sy
 80060c2:	f3bf 8f4f 	dsb	sy
 80060c6:	60bb      	str	r3, [r7, #8]
 80060c8:	e7fe      	b.n	80060c8 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80060ca:	f000 f87f 	bl	80061cc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80060ce:	2100      	movs	r1, #0
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f000 fdd3 	bl	8006c7c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80060d6:	f000 f887 	bl	80061e8 <xTaskResumeAll>
 80060da:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d107      	bne.n	80060f2 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80060e2:	4b07      	ldr	r3, [pc, #28]	; (8006100 <vTaskDelay+0x64>)
 80060e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060e8:	601a      	str	r2, [r3, #0]
 80060ea:	f3bf 8f4f 	dsb	sy
 80060ee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80060f2:	bf00      	nop
 80060f4:	3710      	adds	r7, #16
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
 80060fa:	bf00      	nop
 80060fc:	20000c70 	.word	0x20000c70
 8006100:	e000ed04 	.word	0xe000ed04

08006104 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b08a      	sub	sp, #40	; 0x28
 8006108:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800610a:	2300      	movs	r3, #0
 800610c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800610e:	2300      	movs	r3, #0
 8006110:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006112:	463a      	mov	r2, r7
 8006114:	1d39      	adds	r1, r7, #4
 8006116:	f107 0308 	add.w	r3, r7, #8
 800611a:	4618      	mov	r0, r3
 800611c:	f7fe ff04 	bl	8004f28 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006120:	6839      	ldr	r1, [r7, #0]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	68ba      	ldr	r2, [r7, #8]
 8006126:	9202      	str	r2, [sp, #8]
 8006128:	9301      	str	r3, [sp, #4]
 800612a:	2300      	movs	r3, #0
 800612c:	9300      	str	r3, [sp, #0]
 800612e:	2300      	movs	r3, #0
 8006130:	460a      	mov	r2, r1
 8006132:	4920      	ldr	r1, [pc, #128]	; (80061b4 <vTaskStartScheduler+0xb0>)
 8006134:	4820      	ldr	r0, [pc, #128]	; (80061b8 <vTaskStartScheduler+0xb4>)
 8006136:	f7ff fe13 	bl	8005d60 <xTaskCreateStatic>
 800613a:	4602      	mov	r2, r0
 800613c:	4b1f      	ldr	r3, [pc, #124]	; (80061bc <vTaskStartScheduler+0xb8>)
 800613e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006140:	4b1e      	ldr	r3, [pc, #120]	; (80061bc <vTaskStartScheduler+0xb8>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d002      	beq.n	800614e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006148:	2301      	movs	r3, #1
 800614a:	617b      	str	r3, [r7, #20]
 800614c:	e001      	b.n	8006152 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800614e:	2300      	movs	r3, #0
 8006150:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	2b01      	cmp	r3, #1
 8006156:	d102      	bne.n	800615e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006158:	f000 fde4 	bl	8006d24 <xTimerCreateTimerTask>
 800615c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	2b01      	cmp	r3, #1
 8006162:	d115      	bne.n	8006190 <vTaskStartScheduler+0x8c>
 8006164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006168:	f383 8811 	msr	BASEPRI, r3
 800616c:	f3bf 8f6f 	isb	sy
 8006170:	f3bf 8f4f 	dsb	sy
 8006174:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006176:	4b12      	ldr	r3, [pc, #72]	; (80061c0 <vTaskStartScheduler+0xbc>)
 8006178:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800617c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800617e:	4b11      	ldr	r3, [pc, #68]	; (80061c4 <vTaskStartScheduler+0xc0>)
 8006180:	2201      	movs	r2, #1
 8006182:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006184:	4b10      	ldr	r3, [pc, #64]	; (80061c8 <vTaskStartScheduler+0xc4>)
 8006186:	2200      	movs	r2, #0
 8006188:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800618a:	f001 f999 	bl	80074c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800618e:	e00d      	b.n	80061ac <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006196:	d109      	bne.n	80061ac <vTaskStartScheduler+0xa8>
 8006198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800619c:	f383 8811 	msr	BASEPRI, r3
 80061a0:	f3bf 8f6f 	isb	sy
 80061a4:	f3bf 8f4f 	dsb	sy
 80061a8:	60fb      	str	r3, [r7, #12]
 80061aa:	e7fe      	b.n	80061aa <vTaskStartScheduler+0xa6>
}
 80061ac:	bf00      	nop
 80061ae:	3718      	adds	r7, #24
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	0800a018 	.word	0x0800a018
 80061b8:	080067cd 	.word	0x080067cd
 80061bc:	20000c6c 	.word	0x20000c6c
 80061c0:	20000c68 	.word	0x20000c68
 80061c4:	20000c54 	.word	0x20000c54
 80061c8:	20000c4c 	.word	0x20000c4c

080061cc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80061cc:	b480      	push	{r7}
 80061ce:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80061d0:	4b04      	ldr	r3, [pc, #16]	; (80061e4 <vTaskSuspendAll+0x18>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	3301      	adds	r3, #1
 80061d6:	4a03      	ldr	r2, [pc, #12]	; (80061e4 <vTaskSuspendAll+0x18>)
 80061d8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80061da:	bf00      	nop
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr
 80061e4:	20000c70 	.word	0x20000c70

080061e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b084      	sub	sp, #16
 80061ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80061ee:	2300      	movs	r3, #0
 80061f0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80061f2:	2300      	movs	r3, #0
 80061f4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80061f6:	4b41      	ldr	r3, [pc, #260]	; (80062fc <xTaskResumeAll+0x114>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d109      	bne.n	8006212 <xTaskResumeAll+0x2a>
 80061fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006202:	f383 8811 	msr	BASEPRI, r3
 8006206:	f3bf 8f6f 	isb	sy
 800620a:	f3bf 8f4f 	dsb	sy
 800620e:	603b      	str	r3, [r7, #0]
 8006210:	e7fe      	b.n	8006210 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006212:	f001 f9f3 	bl	80075fc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006216:	4b39      	ldr	r3, [pc, #228]	; (80062fc <xTaskResumeAll+0x114>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	3b01      	subs	r3, #1
 800621c:	4a37      	ldr	r2, [pc, #220]	; (80062fc <xTaskResumeAll+0x114>)
 800621e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006220:	4b36      	ldr	r3, [pc, #216]	; (80062fc <xTaskResumeAll+0x114>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d162      	bne.n	80062ee <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006228:	4b35      	ldr	r3, [pc, #212]	; (8006300 <xTaskResumeAll+0x118>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d05e      	beq.n	80062ee <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006230:	e02f      	b.n	8006292 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006232:	4b34      	ldr	r3, [pc, #208]	; (8006304 <xTaskResumeAll+0x11c>)
 8006234:	68db      	ldr	r3, [r3, #12]
 8006236:	68db      	ldr	r3, [r3, #12]
 8006238:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	3318      	adds	r3, #24
 800623e:	4618      	mov	r0, r3
 8006240:	f7fe ff30 	bl	80050a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	3304      	adds	r3, #4
 8006248:	4618      	mov	r0, r3
 800624a:	f7fe ff2b 	bl	80050a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006252:	4b2d      	ldr	r3, [pc, #180]	; (8006308 <xTaskResumeAll+0x120>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	429a      	cmp	r2, r3
 8006258:	d903      	bls.n	8006262 <xTaskResumeAll+0x7a>
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800625e:	4a2a      	ldr	r2, [pc, #168]	; (8006308 <xTaskResumeAll+0x120>)
 8006260:	6013      	str	r3, [r2, #0]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006266:	4613      	mov	r3, r2
 8006268:	009b      	lsls	r3, r3, #2
 800626a:	4413      	add	r3, r2
 800626c:	009b      	lsls	r3, r3, #2
 800626e:	4a27      	ldr	r2, [pc, #156]	; (800630c <xTaskResumeAll+0x124>)
 8006270:	441a      	add	r2, r3
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	3304      	adds	r3, #4
 8006276:	4619      	mov	r1, r3
 8006278:	4610      	mov	r0, r2
 800627a:	f7fe feb6 	bl	8004fea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006282:	4b23      	ldr	r3, [pc, #140]	; (8006310 <xTaskResumeAll+0x128>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006288:	429a      	cmp	r2, r3
 800628a:	d302      	bcc.n	8006292 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800628c:	4b21      	ldr	r3, [pc, #132]	; (8006314 <xTaskResumeAll+0x12c>)
 800628e:	2201      	movs	r2, #1
 8006290:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006292:	4b1c      	ldr	r3, [pc, #112]	; (8006304 <xTaskResumeAll+0x11c>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d1cb      	bne.n	8006232 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d001      	beq.n	80062a4 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80062a0:	f000 fb46 	bl	8006930 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80062a4:	4b1c      	ldr	r3, [pc, #112]	; (8006318 <xTaskResumeAll+0x130>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d010      	beq.n	80062d2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80062b0:	f000 f846 	bl	8006340 <xTaskIncrementTick>
 80062b4:	4603      	mov	r3, r0
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d002      	beq.n	80062c0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80062ba:	4b16      	ldr	r3, [pc, #88]	; (8006314 <xTaskResumeAll+0x12c>)
 80062bc:	2201      	movs	r2, #1
 80062be:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	3b01      	subs	r3, #1
 80062c4:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d1f1      	bne.n	80062b0 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80062cc:	4b12      	ldr	r3, [pc, #72]	; (8006318 <xTaskResumeAll+0x130>)
 80062ce:	2200      	movs	r2, #0
 80062d0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80062d2:	4b10      	ldr	r3, [pc, #64]	; (8006314 <xTaskResumeAll+0x12c>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d009      	beq.n	80062ee <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80062da:	2301      	movs	r3, #1
 80062dc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80062de:	4b0f      	ldr	r3, [pc, #60]	; (800631c <xTaskResumeAll+0x134>)
 80062e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062e4:	601a      	str	r2, [r3, #0]
 80062e6:	f3bf 8f4f 	dsb	sy
 80062ea:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80062ee:	f001 f9b3 	bl	8007658 <vPortExitCritical>

	return xAlreadyYielded;
 80062f2:	68bb      	ldr	r3, [r7, #8]
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	3710      	adds	r7, #16
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bd80      	pop	{r7, pc}
 80062fc:	20000c70 	.word	0x20000c70
 8006300:	20000c48 	.word	0x20000c48
 8006304:	20000c08 	.word	0x20000c08
 8006308:	20000c50 	.word	0x20000c50
 800630c:	20000778 	.word	0x20000778
 8006310:	20000774 	.word	0x20000774
 8006314:	20000c5c 	.word	0x20000c5c
 8006318:	20000c58 	.word	0x20000c58
 800631c:	e000ed04 	.word	0xe000ed04

08006320 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006320:	b480      	push	{r7}
 8006322:	b083      	sub	sp, #12
 8006324:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006326:	4b05      	ldr	r3, [pc, #20]	; (800633c <xTaskGetTickCount+0x1c>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800632c:	687b      	ldr	r3, [r7, #4]
}
 800632e:	4618      	mov	r0, r3
 8006330:	370c      	adds	r7, #12
 8006332:	46bd      	mov	sp, r7
 8006334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006338:	4770      	bx	lr
 800633a:	bf00      	nop
 800633c:	20000c4c 	.word	0x20000c4c

08006340 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b086      	sub	sp, #24
 8006344:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006346:	2300      	movs	r3, #0
 8006348:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800634a:	4b4e      	ldr	r3, [pc, #312]	; (8006484 <xTaskIncrementTick+0x144>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	2b00      	cmp	r3, #0
 8006350:	f040 8088 	bne.w	8006464 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006354:	4b4c      	ldr	r3, [pc, #304]	; (8006488 <xTaskIncrementTick+0x148>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	3301      	adds	r3, #1
 800635a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800635c:	4a4a      	ldr	r2, [pc, #296]	; (8006488 <xTaskIncrementTick+0x148>)
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d11f      	bne.n	80063a8 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8006368:	4b48      	ldr	r3, [pc, #288]	; (800648c <xTaskIncrementTick+0x14c>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d009      	beq.n	8006386 <xTaskIncrementTick+0x46>
 8006372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006376:	f383 8811 	msr	BASEPRI, r3
 800637a:	f3bf 8f6f 	isb	sy
 800637e:	f3bf 8f4f 	dsb	sy
 8006382:	603b      	str	r3, [r7, #0]
 8006384:	e7fe      	b.n	8006384 <xTaskIncrementTick+0x44>
 8006386:	4b41      	ldr	r3, [pc, #260]	; (800648c <xTaskIncrementTick+0x14c>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	60fb      	str	r3, [r7, #12]
 800638c:	4b40      	ldr	r3, [pc, #256]	; (8006490 <xTaskIncrementTick+0x150>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a3e      	ldr	r2, [pc, #248]	; (800648c <xTaskIncrementTick+0x14c>)
 8006392:	6013      	str	r3, [r2, #0]
 8006394:	4a3e      	ldr	r2, [pc, #248]	; (8006490 <xTaskIncrementTick+0x150>)
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	6013      	str	r3, [r2, #0]
 800639a:	4b3e      	ldr	r3, [pc, #248]	; (8006494 <xTaskIncrementTick+0x154>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	3301      	adds	r3, #1
 80063a0:	4a3c      	ldr	r2, [pc, #240]	; (8006494 <xTaskIncrementTick+0x154>)
 80063a2:	6013      	str	r3, [r2, #0]
 80063a4:	f000 fac4 	bl	8006930 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80063a8:	4b3b      	ldr	r3, [pc, #236]	; (8006498 <xTaskIncrementTick+0x158>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	693a      	ldr	r2, [r7, #16]
 80063ae:	429a      	cmp	r2, r3
 80063b0:	d349      	bcc.n	8006446 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80063b2:	4b36      	ldr	r3, [pc, #216]	; (800648c <xTaskIncrementTick+0x14c>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d104      	bne.n	80063c6 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063bc:	4b36      	ldr	r3, [pc, #216]	; (8006498 <xTaskIncrementTick+0x158>)
 80063be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80063c2:	601a      	str	r2, [r3, #0]
					break;
 80063c4:	e03f      	b.n	8006446 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063c6:	4b31      	ldr	r3, [pc, #196]	; (800648c <xTaskIncrementTick+0x14c>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	68db      	ldr	r3, [r3, #12]
 80063ce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80063d6:	693a      	ldr	r2, [r7, #16]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	429a      	cmp	r2, r3
 80063dc:	d203      	bcs.n	80063e6 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80063de:	4a2e      	ldr	r2, [pc, #184]	; (8006498 <xTaskIncrementTick+0x158>)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80063e4:	e02f      	b.n	8006446 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	3304      	adds	r3, #4
 80063ea:	4618      	mov	r0, r3
 80063ec:	f7fe fe5a 	bl	80050a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d004      	beq.n	8006402 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	3318      	adds	r3, #24
 80063fc:	4618      	mov	r0, r3
 80063fe:	f7fe fe51 	bl	80050a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006406:	4b25      	ldr	r3, [pc, #148]	; (800649c <xTaskIncrementTick+0x15c>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	429a      	cmp	r2, r3
 800640c:	d903      	bls.n	8006416 <xTaskIncrementTick+0xd6>
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006412:	4a22      	ldr	r2, [pc, #136]	; (800649c <xTaskIncrementTick+0x15c>)
 8006414:	6013      	str	r3, [r2, #0]
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800641a:	4613      	mov	r3, r2
 800641c:	009b      	lsls	r3, r3, #2
 800641e:	4413      	add	r3, r2
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	4a1f      	ldr	r2, [pc, #124]	; (80064a0 <xTaskIncrementTick+0x160>)
 8006424:	441a      	add	r2, r3
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	3304      	adds	r3, #4
 800642a:	4619      	mov	r1, r3
 800642c:	4610      	mov	r0, r2
 800642e:	f7fe fddc 	bl	8004fea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006436:	4b1b      	ldr	r3, [pc, #108]	; (80064a4 <xTaskIncrementTick+0x164>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800643c:	429a      	cmp	r2, r3
 800643e:	d3b8      	bcc.n	80063b2 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8006440:	2301      	movs	r3, #1
 8006442:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006444:	e7b5      	b.n	80063b2 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006446:	4b17      	ldr	r3, [pc, #92]	; (80064a4 <xTaskIncrementTick+0x164>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800644c:	4914      	ldr	r1, [pc, #80]	; (80064a0 <xTaskIncrementTick+0x160>)
 800644e:	4613      	mov	r3, r2
 8006450:	009b      	lsls	r3, r3, #2
 8006452:	4413      	add	r3, r2
 8006454:	009b      	lsls	r3, r3, #2
 8006456:	440b      	add	r3, r1
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	2b01      	cmp	r3, #1
 800645c:	d907      	bls.n	800646e <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800645e:	2301      	movs	r3, #1
 8006460:	617b      	str	r3, [r7, #20]
 8006462:	e004      	b.n	800646e <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006464:	4b10      	ldr	r3, [pc, #64]	; (80064a8 <xTaskIncrementTick+0x168>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	3301      	adds	r3, #1
 800646a:	4a0f      	ldr	r2, [pc, #60]	; (80064a8 <xTaskIncrementTick+0x168>)
 800646c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800646e:	4b0f      	ldr	r3, [pc, #60]	; (80064ac <xTaskIncrementTick+0x16c>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d001      	beq.n	800647a <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8006476:	2301      	movs	r3, #1
 8006478:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800647a:	697b      	ldr	r3, [r7, #20]
}
 800647c:	4618      	mov	r0, r3
 800647e:	3718      	adds	r7, #24
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}
 8006484:	20000c70 	.word	0x20000c70
 8006488:	20000c4c 	.word	0x20000c4c
 800648c:	20000c00 	.word	0x20000c00
 8006490:	20000c04 	.word	0x20000c04
 8006494:	20000c60 	.word	0x20000c60
 8006498:	20000c68 	.word	0x20000c68
 800649c:	20000c50 	.word	0x20000c50
 80064a0:	20000778 	.word	0x20000778
 80064a4:	20000774 	.word	0x20000774
 80064a8:	20000c58 	.word	0x20000c58
 80064ac:	20000c5c 	.word	0x20000c5c

080064b0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80064b0:	b480      	push	{r7}
 80064b2:	b085      	sub	sp, #20
 80064b4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80064b6:	4b27      	ldr	r3, [pc, #156]	; (8006554 <vTaskSwitchContext+0xa4>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d003      	beq.n	80064c6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80064be:	4b26      	ldr	r3, [pc, #152]	; (8006558 <vTaskSwitchContext+0xa8>)
 80064c0:	2201      	movs	r2, #1
 80064c2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80064c4:	e040      	b.n	8006548 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80064c6:	4b24      	ldr	r3, [pc, #144]	; (8006558 <vTaskSwitchContext+0xa8>)
 80064c8:	2200      	movs	r2, #0
 80064ca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064cc:	4b23      	ldr	r3, [pc, #140]	; (800655c <vTaskSwitchContext+0xac>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	60fb      	str	r3, [r7, #12]
 80064d2:	e00f      	b.n	80064f4 <vTaskSwitchContext+0x44>
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d109      	bne.n	80064ee <vTaskSwitchContext+0x3e>
 80064da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064de:	f383 8811 	msr	BASEPRI, r3
 80064e2:	f3bf 8f6f 	isb	sy
 80064e6:	f3bf 8f4f 	dsb	sy
 80064ea:	607b      	str	r3, [r7, #4]
 80064ec:	e7fe      	b.n	80064ec <vTaskSwitchContext+0x3c>
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	3b01      	subs	r3, #1
 80064f2:	60fb      	str	r3, [r7, #12]
 80064f4:	491a      	ldr	r1, [pc, #104]	; (8006560 <vTaskSwitchContext+0xb0>)
 80064f6:	68fa      	ldr	r2, [r7, #12]
 80064f8:	4613      	mov	r3, r2
 80064fa:	009b      	lsls	r3, r3, #2
 80064fc:	4413      	add	r3, r2
 80064fe:	009b      	lsls	r3, r3, #2
 8006500:	440b      	add	r3, r1
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d0e5      	beq.n	80064d4 <vTaskSwitchContext+0x24>
 8006508:	68fa      	ldr	r2, [r7, #12]
 800650a:	4613      	mov	r3, r2
 800650c:	009b      	lsls	r3, r3, #2
 800650e:	4413      	add	r3, r2
 8006510:	009b      	lsls	r3, r3, #2
 8006512:	4a13      	ldr	r2, [pc, #76]	; (8006560 <vTaskSwitchContext+0xb0>)
 8006514:	4413      	add	r3, r2
 8006516:	60bb      	str	r3, [r7, #8]
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	685a      	ldr	r2, [r3, #4]
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	605a      	str	r2, [r3, #4]
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	685a      	ldr	r2, [r3, #4]
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	3308      	adds	r3, #8
 800652a:	429a      	cmp	r2, r3
 800652c:	d104      	bne.n	8006538 <vTaskSwitchContext+0x88>
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	685a      	ldr	r2, [r3, #4]
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	605a      	str	r2, [r3, #4]
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	68db      	ldr	r3, [r3, #12]
 800653e:	4a09      	ldr	r2, [pc, #36]	; (8006564 <vTaskSwitchContext+0xb4>)
 8006540:	6013      	str	r3, [r2, #0]
 8006542:	4a06      	ldr	r2, [pc, #24]	; (800655c <vTaskSwitchContext+0xac>)
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6013      	str	r3, [r2, #0]
}
 8006548:	bf00      	nop
 800654a:	3714      	adds	r7, #20
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr
 8006554:	20000c70 	.word	0x20000c70
 8006558:	20000c5c 	.word	0x20000c5c
 800655c:	20000c50 	.word	0x20000c50
 8006560:	20000778 	.word	0x20000778
 8006564:	20000774 	.word	0x20000774

08006568 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d109      	bne.n	800658c <vTaskPlaceOnEventList+0x24>
 8006578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800657c:	f383 8811 	msr	BASEPRI, r3
 8006580:	f3bf 8f6f 	isb	sy
 8006584:	f3bf 8f4f 	dsb	sy
 8006588:	60fb      	str	r3, [r7, #12]
 800658a:	e7fe      	b.n	800658a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800658c:	4b07      	ldr	r3, [pc, #28]	; (80065ac <vTaskPlaceOnEventList+0x44>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	3318      	adds	r3, #24
 8006592:	4619      	mov	r1, r3
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f7fe fd4c 	bl	8005032 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800659a:	2101      	movs	r1, #1
 800659c:	6838      	ldr	r0, [r7, #0]
 800659e:	f000 fb6d 	bl	8006c7c <prvAddCurrentTaskToDelayedList>
}
 80065a2:	bf00      	nop
 80065a4:	3710      	adds	r7, #16
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	bf00      	nop
 80065ac:	20000774 	.word	0x20000774

080065b0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b086      	sub	sp, #24
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	60f8      	str	r0, [r7, #12]
 80065b8:	60b9      	str	r1, [r7, #8]
 80065ba:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d109      	bne.n	80065d6 <vTaskPlaceOnEventListRestricted+0x26>
 80065c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065c6:	f383 8811 	msr	BASEPRI, r3
 80065ca:	f3bf 8f6f 	isb	sy
 80065ce:	f3bf 8f4f 	dsb	sy
 80065d2:	617b      	str	r3, [r7, #20]
 80065d4:	e7fe      	b.n	80065d4 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80065d6:	4b0a      	ldr	r3, [pc, #40]	; (8006600 <vTaskPlaceOnEventListRestricted+0x50>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	3318      	adds	r3, #24
 80065dc:	4619      	mov	r1, r3
 80065de:	68f8      	ldr	r0, [r7, #12]
 80065e0:	f7fe fd03 	bl	8004fea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d002      	beq.n	80065f0 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 80065ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80065ee:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80065f0:	6879      	ldr	r1, [r7, #4]
 80065f2:	68b8      	ldr	r0, [r7, #8]
 80065f4:	f000 fb42 	bl	8006c7c <prvAddCurrentTaskToDelayedList>
	}
 80065f8:	bf00      	nop
 80065fa:	3718      	adds	r7, #24
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}
 8006600:	20000774 	.word	0x20000774

08006604 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b086      	sub	sp, #24
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	68db      	ldr	r3, [r3, #12]
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d109      	bne.n	800662e <xTaskRemoveFromEventList+0x2a>
 800661a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800661e:	f383 8811 	msr	BASEPRI, r3
 8006622:	f3bf 8f6f 	isb	sy
 8006626:	f3bf 8f4f 	dsb	sy
 800662a:	60fb      	str	r3, [r7, #12]
 800662c:	e7fe      	b.n	800662c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	3318      	adds	r3, #24
 8006632:	4618      	mov	r0, r3
 8006634:	f7fe fd36 	bl	80050a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006638:	4b1d      	ldr	r3, [pc, #116]	; (80066b0 <xTaskRemoveFromEventList+0xac>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d11d      	bne.n	800667c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	3304      	adds	r3, #4
 8006644:	4618      	mov	r0, r3
 8006646:	f7fe fd2d 	bl	80050a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800664e:	4b19      	ldr	r3, [pc, #100]	; (80066b4 <xTaskRemoveFromEventList+0xb0>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	429a      	cmp	r2, r3
 8006654:	d903      	bls.n	800665e <xTaskRemoveFromEventList+0x5a>
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800665a:	4a16      	ldr	r2, [pc, #88]	; (80066b4 <xTaskRemoveFromEventList+0xb0>)
 800665c:	6013      	str	r3, [r2, #0]
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006662:	4613      	mov	r3, r2
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	4413      	add	r3, r2
 8006668:	009b      	lsls	r3, r3, #2
 800666a:	4a13      	ldr	r2, [pc, #76]	; (80066b8 <xTaskRemoveFromEventList+0xb4>)
 800666c:	441a      	add	r2, r3
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	3304      	adds	r3, #4
 8006672:	4619      	mov	r1, r3
 8006674:	4610      	mov	r0, r2
 8006676:	f7fe fcb8 	bl	8004fea <vListInsertEnd>
 800667a:	e005      	b.n	8006688 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	3318      	adds	r3, #24
 8006680:	4619      	mov	r1, r3
 8006682:	480e      	ldr	r0, [pc, #56]	; (80066bc <xTaskRemoveFromEventList+0xb8>)
 8006684:	f7fe fcb1 	bl	8004fea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800668c:	4b0c      	ldr	r3, [pc, #48]	; (80066c0 <xTaskRemoveFromEventList+0xbc>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006692:	429a      	cmp	r2, r3
 8006694:	d905      	bls.n	80066a2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006696:	2301      	movs	r3, #1
 8006698:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800669a:	4b0a      	ldr	r3, [pc, #40]	; (80066c4 <xTaskRemoveFromEventList+0xc0>)
 800669c:	2201      	movs	r2, #1
 800669e:	601a      	str	r2, [r3, #0]
 80066a0:	e001      	b.n	80066a6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80066a2:	2300      	movs	r3, #0
 80066a4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80066a6:	697b      	ldr	r3, [r7, #20]
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3718      	adds	r7, #24
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}
 80066b0:	20000c70 	.word	0x20000c70
 80066b4:	20000c50 	.word	0x20000c50
 80066b8:	20000778 	.word	0x20000778
 80066bc:	20000c08 	.word	0x20000c08
 80066c0:	20000774 	.word	0x20000774
 80066c4:	20000c5c 	.word	0x20000c5c

080066c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80066c8:	b480      	push	{r7}
 80066ca:	b083      	sub	sp, #12
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80066d0:	4b06      	ldr	r3, [pc, #24]	; (80066ec <vTaskInternalSetTimeOutState+0x24>)
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80066d8:	4b05      	ldr	r3, [pc, #20]	; (80066f0 <vTaskInternalSetTimeOutState+0x28>)
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	605a      	str	r2, [r3, #4]
}
 80066e0:	bf00      	nop
 80066e2:	370c      	adds	r7, #12
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr
 80066ec:	20000c60 	.word	0x20000c60
 80066f0:	20000c4c 	.word	0x20000c4c

080066f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b088      	sub	sp, #32
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d109      	bne.n	8006718 <xTaskCheckForTimeOut+0x24>
 8006704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006708:	f383 8811 	msr	BASEPRI, r3
 800670c:	f3bf 8f6f 	isb	sy
 8006710:	f3bf 8f4f 	dsb	sy
 8006714:	613b      	str	r3, [r7, #16]
 8006716:	e7fe      	b.n	8006716 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d109      	bne.n	8006732 <xTaskCheckForTimeOut+0x3e>
 800671e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006722:	f383 8811 	msr	BASEPRI, r3
 8006726:	f3bf 8f6f 	isb	sy
 800672a:	f3bf 8f4f 	dsb	sy
 800672e:	60fb      	str	r3, [r7, #12]
 8006730:	e7fe      	b.n	8006730 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8006732:	f000 ff63 	bl	80075fc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006736:	4b1d      	ldr	r3, [pc, #116]	; (80067ac <xTaskCheckForTimeOut+0xb8>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	69ba      	ldr	r2, [r7, #24]
 8006742:	1ad3      	subs	r3, r2, r3
 8006744:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800674e:	d102      	bne.n	8006756 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006750:	2300      	movs	r3, #0
 8006752:	61fb      	str	r3, [r7, #28]
 8006754:	e023      	b.n	800679e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	4b15      	ldr	r3, [pc, #84]	; (80067b0 <xTaskCheckForTimeOut+0xbc>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	429a      	cmp	r2, r3
 8006760:	d007      	beq.n	8006772 <xTaskCheckForTimeOut+0x7e>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	69ba      	ldr	r2, [r7, #24]
 8006768:	429a      	cmp	r2, r3
 800676a:	d302      	bcc.n	8006772 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800676c:	2301      	movs	r3, #1
 800676e:	61fb      	str	r3, [r7, #28]
 8006770:	e015      	b.n	800679e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	697a      	ldr	r2, [r7, #20]
 8006778:	429a      	cmp	r2, r3
 800677a:	d20b      	bcs.n	8006794 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	681a      	ldr	r2, [r3, #0]
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	1ad2      	subs	r2, r2, r3
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006788:	6878      	ldr	r0, [r7, #4]
 800678a:	f7ff ff9d 	bl	80066c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800678e:	2300      	movs	r3, #0
 8006790:	61fb      	str	r3, [r7, #28]
 8006792:	e004      	b.n	800679e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	2200      	movs	r2, #0
 8006798:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800679a:	2301      	movs	r3, #1
 800679c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800679e:	f000 ff5b 	bl	8007658 <vPortExitCritical>

	return xReturn;
 80067a2:	69fb      	ldr	r3, [r7, #28]
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3720      	adds	r7, #32
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}
 80067ac:	20000c4c 	.word	0x20000c4c
 80067b0:	20000c60 	.word	0x20000c60

080067b4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80067b4:	b480      	push	{r7}
 80067b6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80067b8:	4b03      	ldr	r3, [pc, #12]	; (80067c8 <vTaskMissedYield+0x14>)
 80067ba:	2201      	movs	r2, #1
 80067bc:	601a      	str	r2, [r3, #0]
}
 80067be:	bf00      	nop
 80067c0:	46bd      	mov	sp, r7
 80067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c6:	4770      	bx	lr
 80067c8:	20000c5c 	.word	0x20000c5c

080067cc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b082      	sub	sp, #8
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80067d4:	f000 f852 	bl	800687c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80067d8:	4b06      	ldr	r3, [pc, #24]	; (80067f4 <prvIdleTask+0x28>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	2b01      	cmp	r3, #1
 80067de:	d9f9      	bls.n	80067d4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80067e0:	4b05      	ldr	r3, [pc, #20]	; (80067f8 <prvIdleTask+0x2c>)
 80067e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067e6:	601a      	str	r2, [r3, #0]
 80067e8:	f3bf 8f4f 	dsb	sy
 80067ec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80067f0:	e7f0      	b.n	80067d4 <prvIdleTask+0x8>
 80067f2:	bf00      	nop
 80067f4:	20000778 	.word	0x20000778
 80067f8:	e000ed04 	.word	0xe000ed04

080067fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b082      	sub	sp, #8
 8006800:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006802:	2300      	movs	r3, #0
 8006804:	607b      	str	r3, [r7, #4]
 8006806:	e00c      	b.n	8006822 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006808:	687a      	ldr	r2, [r7, #4]
 800680a:	4613      	mov	r3, r2
 800680c:	009b      	lsls	r3, r3, #2
 800680e:	4413      	add	r3, r2
 8006810:	009b      	lsls	r3, r3, #2
 8006812:	4a12      	ldr	r2, [pc, #72]	; (800685c <prvInitialiseTaskLists+0x60>)
 8006814:	4413      	add	r3, r2
 8006816:	4618      	mov	r0, r3
 8006818:	f7fe fbba 	bl	8004f90 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	3301      	adds	r3, #1
 8006820:	607b      	str	r3, [r7, #4]
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2b37      	cmp	r3, #55	; 0x37
 8006826:	d9ef      	bls.n	8006808 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006828:	480d      	ldr	r0, [pc, #52]	; (8006860 <prvInitialiseTaskLists+0x64>)
 800682a:	f7fe fbb1 	bl	8004f90 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800682e:	480d      	ldr	r0, [pc, #52]	; (8006864 <prvInitialiseTaskLists+0x68>)
 8006830:	f7fe fbae 	bl	8004f90 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006834:	480c      	ldr	r0, [pc, #48]	; (8006868 <prvInitialiseTaskLists+0x6c>)
 8006836:	f7fe fbab 	bl	8004f90 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800683a:	480c      	ldr	r0, [pc, #48]	; (800686c <prvInitialiseTaskLists+0x70>)
 800683c:	f7fe fba8 	bl	8004f90 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006840:	480b      	ldr	r0, [pc, #44]	; (8006870 <prvInitialiseTaskLists+0x74>)
 8006842:	f7fe fba5 	bl	8004f90 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006846:	4b0b      	ldr	r3, [pc, #44]	; (8006874 <prvInitialiseTaskLists+0x78>)
 8006848:	4a05      	ldr	r2, [pc, #20]	; (8006860 <prvInitialiseTaskLists+0x64>)
 800684a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800684c:	4b0a      	ldr	r3, [pc, #40]	; (8006878 <prvInitialiseTaskLists+0x7c>)
 800684e:	4a05      	ldr	r2, [pc, #20]	; (8006864 <prvInitialiseTaskLists+0x68>)
 8006850:	601a      	str	r2, [r3, #0]
}
 8006852:	bf00      	nop
 8006854:	3708      	adds	r7, #8
 8006856:	46bd      	mov	sp, r7
 8006858:	bd80      	pop	{r7, pc}
 800685a:	bf00      	nop
 800685c:	20000778 	.word	0x20000778
 8006860:	20000bd8 	.word	0x20000bd8
 8006864:	20000bec 	.word	0x20000bec
 8006868:	20000c08 	.word	0x20000c08
 800686c:	20000c1c 	.word	0x20000c1c
 8006870:	20000c34 	.word	0x20000c34
 8006874:	20000c00 	.word	0x20000c00
 8006878:	20000c04 	.word	0x20000c04

0800687c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b082      	sub	sp, #8
 8006880:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006882:	e019      	b.n	80068b8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006884:	f000 feba 	bl	80075fc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006888:	4b0f      	ldr	r3, [pc, #60]	; (80068c8 <prvCheckTasksWaitingTermination+0x4c>)
 800688a:	68db      	ldr	r3, [r3, #12]
 800688c:	68db      	ldr	r3, [r3, #12]
 800688e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	3304      	adds	r3, #4
 8006894:	4618      	mov	r0, r3
 8006896:	f7fe fc05 	bl	80050a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800689a:	4b0c      	ldr	r3, [pc, #48]	; (80068cc <prvCheckTasksWaitingTermination+0x50>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	3b01      	subs	r3, #1
 80068a0:	4a0a      	ldr	r2, [pc, #40]	; (80068cc <prvCheckTasksWaitingTermination+0x50>)
 80068a2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80068a4:	4b0a      	ldr	r3, [pc, #40]	; (80068d0 <prvCheckTasksWaitingTermination+0x54>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	3b01      	subs	r3, #1
 80068aa:	4a09      	ldr	r2, [pc, #36]	; (80068d0 <prvCheckTasksWaitingTermination+0x54>)
 80068ac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80068ae:	f000 fed3 	bl	8007658 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f000 f80e 	bl	80068d4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80068b8:	4b05      	ldr	r3, [pc, #20]	; (80068d0 <prvCheckTasksWaitingTermination+0x54>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d1e1      	bne.n	8006884 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80068c0:	bf00      	nop
 80068c2:	3708      	adds	r7, #8
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}
 80068c8:	20000c1c 	.word	0x20000c1c
 80068cc:	20000c48 	.word	0x20000c48
 80068d0:	20000c30 	.word	0x20000c30

080068d4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d108      	bne.n	80068f8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068ea:	4618      	mov	r0, r3
 80068ec:	f001 f862 	bl	80079b4 <vPortFree>
				vPortFree( pxTCB );
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f001 f85f 	bl	80079b4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80068f6:	e017      	b.n	8006928 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d103      	bne.n	800690a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f001 f856 	bl	80079b4 <vPortFree>
	}
 8006908:	e00e      	b.n	8006928 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006910:	2b02      	cmp	r3, #2
 8006912:	d009      	beq.n	8006928 <prvDeleteTCB+0x54>
 8006914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006918:	f383 8811 	msr	BASEPRI, r3
 800691c:	f3bf 8f6f 	isb	sy
 8006920:	f3bf 8f4f 	dsb	sy
 8006924:	60fb      	str	r3, [r7, #12]
 8006926:	e7fe      	b.n	8006926 <prvDeleteTCB+0x52>
	}
 8006928:	bf00      	nop
 800692a:	3710      	adds	r7, #16
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}

08006930 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006930:	b480      	push	{r7}
 8006932:	b083      	sub	sp, #12
 8006934:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006936:	4b0c      	ldr	r3, [pc, #48]	; (8006968 <prvResetNextTaskUnblockTime+0x38>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d104      	bne.n	800694a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006940:	4b0a      	ldr	r3, [pc, #40]	; (800696c <prvResetNextTaskUnblockTime+0x3c>)
 8006942:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006946:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006948:	e008      	b.n	800695c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800694a:	4b07      	ldr	r3, [pc, #28]	; (8006968 <prvResetNextTaskUnblockTime+0x38>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	68db      	ldr	r3, [r3, #12]
 8006950:	68db      	ldr	r3, [r3, #12]
 8006952:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	4a04      	ldr	r2, [pc, #16]	; (800696c <prvResetNextTaskUnblockTime+0x3c>)
 800695a:	6013      	str	r3, [r2, #0]
}
 800695c:	bf00      	nop
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr
 8006968:	20000c00 	.word	0x20000c00
 800696c:	20000c68 	.word	0x20000c68

08006970 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006976:	4b0b      	ldr	r3, [pc, #44]	; (80069a4 <xTaskGetSchedulerState+0x34>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d102      	bne.n	8006984 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800697e:	2301      	movs	r3, #1
 8006980:	607b      	str	r3, [r7, #4]
 8006982:	e008      	b.n	8006996 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006984:	4b08      	ldr	r3, [pc, #32]	; (80069a8 <xTaskGetSchedulerState+0x38>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d102      	bne.n	8006992 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800698c:	2302      	movs	r3, #2
 800698e:	607b      	str	r3, [r7, #4]
 8006990:	e001      	b.n	8006996 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006992:	2300      	movs	r3, #0
 8006994:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006996:	687b      	ldr	r3, [r7, #4]
	}
 8006998:	4618      	mov	r0, r3
 800699a:	370c      	adds	r7, #12
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr
 80069a4:	20000c54 	.word	0x20000c54
 80069a8:	20000c70 	.word	0x20000c70

080069ac <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b084      	sub	sp, #16
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80069b8:	2300      	movs	r3, #0
 80069ba:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d051      	beq.n	8006a66 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069c6:	4b2a      	ldr	r3, [pc, #168]	; (8006a70 <xTaskPriorityInherit+0xc4>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d241      	bcs.n	8006a54 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	699b      	ldr	r3, [r3, #24]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	db06      	blt.n	80069e6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069d8:	4b25      	ldr	r3, [pc, #148]	; (8006a70 <xTaskPriorityInherit+0xc4>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069de:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	6959      	ldr	r1, [r3, #20]
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069ee:	4613      	mov	r3, r2
 80069f0:	009b      	lsls	r3, r3, #2
 80069f2:	4413      	add	r3, r2
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	4a1f      	ldr	r2, [pc, #124]	; (8006a74 <xTaskPriorityInherit+0xc8>)
 80069f8:	4413      	add	r3, r2
 80069fa:	4299      	cmp	r1, r3
 80069fc:	d122      	bne.n	8006a44 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	3304      	adds	r3, #4
 8006a02:	4618      	mov	r0, r3
 8006a04:	f7fe fb4e 	bl	80050a4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006a08:	4b19      	ldr	r3, [pc, #100]	; (8006a70 <xTaskPriorityInherit+0xc4>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a16:	4b18      	ldr	r3, [pc, #96]	; (8006a78 <xTaskPriorityInherit+0xcc>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d903      	bls.n	8006a26 <xTaskPriorityInherit+0x7a>
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a22:	4a15      	ldr	r2, [pc, #84]	; (8006a78 <xTaskPriorityInherit+0xcc>)
 8006a24:	6013      	str	r3, [r2, #0]
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a2a:	4613      	mov	r3, r2
 8006a2c:	009b      	lsls	r3, r3, #2
 8006a2e:	4413      	add	r3, r2
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	4a10      	ldr	r2, [pc, #64]	; (8006a74 <xTaskPriorityInherit+0xc8>)
 8006a34:	441a      	add	r2, r3
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	3304      	adds	r3, #4
 8006a3a:	4619      	mov	r1, r3
 8006a3c:	4610      	mov	r0, r2
 8006a3e:	f7fe fad4 	bl	8004fea <vListInsertEnd>
 8006a42:	e004      	b.n	8006a4e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006a44:	4b0a      	ldr	r3, [pc, #40]	; (8006a70 <xTaskPriorityInherit+0xc4>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	60fb      	str	r3, [r7, #12]
 8006a52:	e008      	b.n	8006a66 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006a58:	4b05      	ldr	r3, [pc, #20]	; (8006a70 <xTaskPriorityInherit+0xc4>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	d201      	bcs.n	8006a66 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006a62:	2301      	movs	r3, #1
 8006a64:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006a66:	68fb      	ldr	r3, [r7, #12]
	}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3710      	adds	r7, #16
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}
 8006a70:	20000774 	.word	0x20000774
 8006a74:	20000778 	.word	0x20000778
 8006a78:	20000c50 	.word	0x20000c50

08006a7c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b086      	sub	sp, #24
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d054      	beq.n	8006b3c <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006a92:	4b2d      	ldr	r3, [pc, #180]	; (8006b48 <xTaskPriorityDisinherit+0xcc>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	693a      	ldr	r2, [r7, #16]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d009      	beq.n	8006ab0 <xTaskPriorityDisinherit+0x34>
 8006a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aa0:	f383 8811 	msr	BASEPRI, r3
 8006aa4:	f3bf 8f6f 	isb	sy
 8006aa8:	f3bf 8f4f 	dsb	sy
 8006aac:	60fb      	str	r3, [r7, #12]
 8006aae:	e7fe      	b.n	8006aae <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d109      	bne.n	8006acc <xTaskPriorityDisinherit+0x50>
 8006ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006abc:	f383 8811 	msr	BASEPRI, r3
 8006ac0:	f3bf 8f6f 	isb	sy
 8006ac4:	f3bf 8f4f 	dsb	sy
 8006ac8:	60bb      	str	r3, [r7, #8]
 8006aca:	e7fe      	b.n	8006aca <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ad0:	1e5a      	subs	r2, r3, #1
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d02c      	beq.n	8006b3c <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d128      	bne.n	8006b3c <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	3304      	adds	r3, #4
 8006aee:	4618      	mov	r0, r3
 8006af0:	f7fe fad8 	bl	80050a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006af8:	693b      	ldr	r3, [r7, #16]
 8006afa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b00:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006b04:	693b      	ldr	r3, [r7, #16]
 8006b06:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b0c:	4b0f      	ldr	r3, [pc, #60]	; (8006b4c <xTaskPriorityDisinherit+0xd0>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d903      	bls.n	8006b1c <xTaskPriorityDisinherit+0xa0>
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b18:	4a0c      	ldr	r2, [pc, #48]	; (8006b4c <xTaskPriorityDisinherit+0xd0>)
 8006b1a:	6013      	str	r3, [r2, #0]
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b20:	4613      	mov	r3, r2
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	4413      	add	r3, r2
 8006b26:	009b      	lsls	r3, r3, #2
 8006b28:	4a09      	ldr	r2, [pc, #36]	; (8006b50 <xTaskPriorityDisinherit+0xd4>)
 8006b2a:	441a      	add	r2, r3
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	3304      	adds	r3, #4
 8006b30:	4619      	mov	r1, r3
 8006b32:	4610      	mov	r0, r2
 8006b34:	f7fe fa59 	bl	8004fea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006b3c:	697b      	ldr	r3, [r7, #20]
	}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3718      	adds	r7, #24
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop
 8006b48:	20000774 	.word	0x20000774
 8006b4c:	20000c50 	.word	0x20000c50
 8006b50:	20000778 	.word	0x20000778

08006b54 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b088      	sub	sp, #32
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006b62:	2301      	movs	r3, #1
 8006b64:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d068      	beq.n	8006c3e <vTaskPriorityDisinheritAfterTimeout+0xea>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006b6c:	69bb      	ldr	r3, [r7, #24]
 8006b6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d109      	bne.n	8006b88 <vTaskPriorityDisinheritAfterTimeout+0x34>
 8006b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b78:	f383 8811 	msr	BASEPRI, r3
 8006b7c:	f3bf 8f6f 	isb	sy
 8006b80:	f3bf 8f4f 	dsb	sy
 8006b84:	60fb      	str	r3, [r7, #12]
 8006b86:	e7fe      	b.n	8006b86 <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006b88:	69bb      	ldr	r3, [r7, #24]
 8006b8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b8c:	683a      	ldr	r2, [r7, #0]
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d902      	bls.n	8006b98 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	61fb      	str	r3, [r7, #28]
 8006b96:	e002      	b.n	8006b9e <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006b98:	69bb      	ldr	r3, [r7, #24]
 8006b9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b9c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006b9e:	69bb      	ldr	r3, [r7, #24]
 8006ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ba2:	69fa      	ldr	r2, [r7, #28]
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d04a      	beq.n	8006c3e <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006ba8:	69bb      	ldr	r3, [r7, #24]
 8006baa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bac:	697a      	ldr	r2, [r7, #20]
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	d145      	bne.n	8006c3e <vTaskPriorityDisinheritAfterTimeout+0xea>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006bb2:	4b25      	ldr	r3, [pc, #148]	; (8006c48 <vTaskPriorityDisinheritAfterTimeout+0xf4>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	69ba      	ldr	r2, [r7, #24]
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d109      	bne.n	8006bd0 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 8006bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bc0:	f383 8811 	msr	BASEPRI, r3
 8006bc4:	f3bf 8f6f 	isb	sy
 8006bc8:	f3bf 8f4f 	dsb	sy
 8006bcc:	60bb      	str	r3, [r7, #8]
 8006bce:	e7fe      	b.n	8006bce <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006bd0:	69bb      	ldr	r3, [r7, #24]
 8006bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bd4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006bd6:	69bb      	ldr	r3, [r7, #24]
 8006bd8:	69fa      	ldr	r2, [r7, #28]
 8006bda:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006bdc:	69bb      	ldr	r3, [r7, #24]
 8006bde:	699b      	ldr	r3, [r3, #24]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	db04      	blt.n	8006bee <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006be4:	69fb      	ldr	r3, [r7, #28]
 8006be6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006bea:	69bb      	ldr	r3, [r7, #24]
 8006bec:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	6959      	ldr	r1, [r3, #20]
 8006bf2:	693a      	ldr	r2, [r7, #16]
 8006bf4:	4613      	mov	r3, r2
 8006bf6:	009b      	lsls	r3, r3, #2
 8006bf8:	4413      	add	r3, r2
 8006bfa:	009b      	lsls	r3, r3, #2
 8006bfc:	4a13      	ldr	r2, [pc, #76]	; (8006c4c <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8006bfe:	4413      	add	r3, r2
 8006c00:	4299      	cmp	r1, r3
 8006c02:	d11c      	bne.n	8006c3e <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c04:	69bb      	ldr	r3, [r7, #24]
 8006c06:	3304      	adds	r3, #4
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f7fe fa4b 	bl	80050a4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006c0e:	69bb      	ldr	r3, [r7, #24]
 8006c10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c12:	4b0f      	ldr	r3, [pc, #60]	; (8006c50 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	429a      	cmp	r2, r3
 8006c18:	d903      	bls.n	8006c22 <vTaskPriorityDisinheritAfterTimeout+0xce>
 8006c1a:	69bb      	ldr	r3, [r7, #24]
 8006c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c1e:	4a0c      	ldr	r2, [pc, #48]	; (8006c50 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006c20:	6013      	str	r3, [r2, #0]
 8006c22:	69bb      	ldr	r3, [r7, #24]
 8006c24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c26:	4613      	mov	r3, r2
 8006c28:	009b      	lsls	r3, r3, #2
 8006c2a:	4413      	add	r3, r2
 8006c2c:	009b      	lsls	r3, r3, #2
 8006c2e:	4a07      	ldr	r2, [pc, #28]	; (8006c4c <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8006c30:	441a      	add	r2, r3
 8006c32:	69bb      	ldr	r3, [r7, #24]
 8006c34:	3304      	adds	r3, #4
 8006c36:	4619      	mov	r1, r3
 8006c38:	4610      	mov	r0, r2
 8006c3a:	f7fe f9d6 	bl	8004fea <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006c3e:	bf00      	nop
 8006c40:	3720      	adds	r7, #32
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	20000774 	.word	0x20000774
 8006c4c:	20000778 	.word	0x20000778
 8006c50:	20000c50 	.word	0x20000c50

08006c54 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006c54:	b480      	push	{r7}
 8006c56:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006c58:	4b07      	ldr	r3, [pc, #28]	; (8006c78 <pvTaskIncrementMutexHeldCount+0x24>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d004      	beq.n	8006c6a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006c60:	4b05      	ldr	r3, [pc, #20]	; (8006c78 <pvTaskIncrementMutexHeldCount+0x24>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006c66:	3201      	adds	r2, #1
 8006c68:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8006c6a:	4b03      	ldr	r3, [pc, #12]	; (8006c78 <pvTaskIncrementMutexHeldCount+0x24>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
	}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	46bd      	mov	sp, r7
 8006c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c76:	4770      	bx	lr
 8006c78:	20000774 	.word	0x20000774

08006c7c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b084      	sub	sp, #16
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006c86:	4b21      	ldr	r3, [pc, #132]	; (8006d0c <prvAddCurrentTaskToDelayedList+0x90>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c8c:	4b20      	ldr	r3, [pc, #128]	; (8006d10 <prvAddCurrentTaskToDelayedList+0x94>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	3304      	adds	r3, #4
 8006c92:	4618      	mov	r0, r3
 8006c94:	f7fe fa06 	bl	80050a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c9e:	d10a      	bne.n	8006cb6 <prvAddCurrentTaskToDelayedList+0x3a>
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d007      	beq.n	8006cb6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ca6:	4b1a      	ldr	r3, [pc, #104]	; (8006d10 <prvAddCurrentTaskToDelayedList+0x94>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	3304      	adds	r3, #4
 8006cac:	4619      	mov	r1, r3
 8006cae:	4819      	ldr	r0, [pc, #100]	; (8006d14 <prvAddCurrentTaskToDelayedList+0x98>)
 8006cb0:	f7fe f99b 	bl	8004fea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006cb4:	e026      	b.n	8006d04 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006cb6:	68fa      	ldr	r2, [r7, #12]
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	4413      	add	r3, r2
 8006cbc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006cbe:	4b14      	ldr	r3, [pc, #80]	; (8006d10 <prvAddCurrentTaskToDelayedList+0x94>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68ba      	ldr	r2, [r7, #8]
 8006cc4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006cc6:	68ba      	ldr	r2, [r7, #8]
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d209      	bcs.n	8006ce2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006cce:	4b12      	ldr	r3, [pc, #72]	; (8006d18 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	4b0f      	ldr	r3, [pc, #60]	; (8006d10 <prvAddCurrentTaskToDelayedList+0x94>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	3304      	adds	r3, #4
 8006cd8:	4619      	mov	r1, r3
 8006cda:	4610      	mov	r0, r2
 8006cdc:	f7fe f9a9 	bl	8005032 <vListInsert>
}
 8006ce0:	e010      	b.n	8006d04 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ce2:	4b0e      	ldr	r3, [pc, #56]	; (8006d1c <prvAddCurrentTaskToDelayedList+0xa0>)
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	4b0a      	ldr	r3, [pc, #40]	; (8006d10 <prvAddCurrentTaskToDelayedList+0x94>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	3304      	adds	r3, #4
 8006cec:	4619      	mov	r1, r3
 8006cee:	4610      	mov	r0, r2
 8006cf0:	f7fe f99f 	bl	8005032 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006cf4:	4b0a      	ldr	r3, [pc, #40]	; (8006d20 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	68ba      	ldr	r2, [r7, #8]
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d202      	bcs.n	8006d04 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006cfe:	4a08      	ldr	r2, [pc, #32]	; (8006d20 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	6013      	str	r3, [r2, #0]
}
 8006d04:	bf00      	nop
 8006d06:	3710      	adds	r7, #16
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}
 8006d0c:	20000c4c 	.word	0x20000c4c
 8006d10:	20000774 	.word	0x20000774
 8006d14:	20000c34 	.word	0x20000c34
 8006d18:	20000c04 	.word	0x20000c04
 8006d1c:	20000c00 	.word	0x20000c00
 8006d20:	20000c68 	.word	0x20000c68

08006d24 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b08a      	sub	sp, #40	; 0x28
 8006d28:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006d2e:	f000 faff 	bl	8007330 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006d32:	4b1c      	ldr	r3, [pc, #112]	; (8006da4 <xTimerCreateTimerTask+0x80>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d021      	beq.n	8006d7e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006d42:	1d3a      	adds	r2, r7, #4
 8006d44:	f107 0108 	add.w	r1, r7, #8
 8006d48:	f107 030c 	add.w	r3, r7, #12
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f7fe f905 	bl	8004f5c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006d52:	6879      	ldr	r1, [r7, #4]
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	68fa      	ldr	r2, [r7, #12]
 8006d58:	9202      	str	r2, [sp, #8]
 8006d5a:	9301      	str	r3, [sp, #4]
 8006d5c:	2302      	movs	r3, #2
 8006d5e:	9300      	str	r3, [sp, #0]
 8006d60:	2300      	movs	r3, #0
 8006d62:	460a      	mov	r2, r1
 8006d64:	4910      	ldr	r1, [pc, #64]	; (8006da8 <xTimerCreateTimerTask+0x84>)
 8006d66:	4811      	ldr	r0, [pc, #68]	; (8006dac <xTimerCreateTimerTask+0x88>)
 8006d68:	f7fe fffa 	bl	8005d60 <xTaskCreateStatic>
 8006d6c:	4602      	mov	r2, r0
 8006d6e:	4b10      	ldr	r3, [pc, #64]	; (8006db0 <xTimerCreateTimerTask+0x8c>)
 8006d70:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006d72:	4b0f      	ldr	r3, [pc, #60]	; (8006db0 <xTimerCreateTimerTask+0x8c>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d001      	beq.n	8006d7e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d109      	bne.n	8006d98 <xTimerCreateTimerTask+0x74>
 8006d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d88:	f383 8811 	msr	BASEPRI, r3
 8006d8c:	f3bf 8f6f 	isb	sy
 8006d90:	f3bf 8f4f 	dsb	sy
 8006d94:	613b      	str	r3, [r7, #16]
 8006d96:	e7fe      	b.n	8006d96 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8006d98:	697b      	ldr	r3, [r7, #20]
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	3718      	adds	r7, #24
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop
 8006da4:	20000ca4 	.word	0x20000ca4
 8006da8:	0800a020 	.word	0x0800a020
 8006dac:	08006ee5 	.word	0x08006ee5
 8006db0:	20000ca8 	.word	0x20000ca8

08006db4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b08a      	sub	sp, #40	; 0x28
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	60f8      	str	r0, [r7, #12]
 8006dbc:	60b9      	str	r1, [r7, #8]
 8006dbe:	607a      	str	r2, [r7, #4]
 8006dc0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d109      	bne.n	8006de0 <xTimerGenericCommand+0x2c>
 8006dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dd0:	f383 8811 	msr	BASEPRI, r3
 8006dd4:	f3bf 8f6f 	isb	sy
 8006dd8:	f3bf 8f4f 	dsb	sy
 8006ddc:	623b      	str	r3, [r7, #32]
 8006dde:	e7fe      	b.n	8006dde <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006de0:	4b19      	ldr	r3, [pc, #100]	; (8006e48 <xTimerGenericCommand+0x94>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d02a      	beq.n	8006e3e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	2b05      	cmp	r3, #5
 8006df8:	dc18      	bgt.n	8006e2c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006dfa:	f7ff fdb9 	bl	8006970 <xTaskGetSchedulerState>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2b02      	cmp	r3, #2
 8006e02:	d109      	bne.n	8006e18 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006e04:	4b10      	ldr	r3, [pc, #64]	; (8006e48 <xTimerGenericCommand+0x94>)
 8006e06:	6818      	ldr	r0, [r3, #0]
 8006e08:	f107 0110 	add.w	r1, r7, #16
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e10:	f7fe fab0 	bl	8005374 <xQueueGenericSend>
 8006e14:	6278      	str	r0, [r7, #36]	; 0x24
 8006e16:	e012      	b.n	8006e3e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006e18:	4b0b      	ldr	r3, [pc, #44]	; (8006e48 <xTimerGenericCommand+0x94>)
 8006e1a:	6818      	ldr	r0, [r3, #0]
 8006e1c:	f107 0110 	add.w	r1, r7, #16
 8006e20:	2300      	movs	r3, #0
 8006e22:	2200      	movs	r2, #0
 8006e24:	f7fe faa6 	bl	8005374 <xQueueGenericSend>
 8006e28:	6278      	str	r0, [r7, #36]	; 0x24
 8006e2a:	e008      	b.n	8006e3e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006e2c:	4b06      	ldr	r3, [pc, #24]	; (8006e48 <xTimerGenericCommand+0x94>)
 8006e2e:	6818      	ldr	r0, [r3, #0]
 8006e30:	f107 0110 	add.w	r1, r7, #16
 8006e34:	2300      	movs	r3, #0
 8006e36:	683a      	ldr	r2, [r7, #0]
 8006e38:	f7fe fb96 	bl	8005568 <xQueueGenericSendFromISR>
 8006e3c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3728      	adds	r7, #40	; 0x28
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}
 8006e48:	20000ca4 	.word	0x20000ca4

08006e4c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b088      	sub	sp, #32
 8006e50:	af02      	add	r7, sp, #8
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e56:	4b22      	ldr	r3, [pc, #136]	; (8006ee0 <prvProcessExpiredTimer+0x94>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	68db      	ldr	r3, [r3, #12]
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	3304      	adds	r3, #4
 8006e64:	4618      	mov	r0, r3
 8006e66:	f7fe f91d 	bl	80050a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e70:	f003 0304 	and.w	r3, r3, #4
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d021      	beq.n	8006ebc <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	699a      	ldr	r2, [r3, #24]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	18d1      	adds	r1, r2, r3
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	683a      	ldr	r2, [r7, #0]
 8006e84:	6978      	ldr	r0, [r7, #20]
 8006e86:	f000 f8d1 	bl	800702c <prvInsertTimerInActiveList>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d01e      	beq.n	8006ece <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e90:	2300      	movs	r3, #0
 8006e92:	9300      	str	r3, [sp, #0]
 8006e94:	2300      	movs	r3, #0
 8006e96:	687a      	ldr	r2, [r7, #4]
 8006e98:	2100      	movs	r1, #0
 8006e9a:	6978      	ldr	r0, [r7, #20]
 8006e9c:	f7ff ff8a 	bl	8006db4 <xTimerGenericCommand>
 8006ea0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006ea2:	693b      	ldr	r3, [r7, #16]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d112      	bne.n	8006ece <prvProcessExpiredTimer+0x82>
 8006ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eac:	f383 8811 	msr	BASEPRI, r3
 8006eb0:	f3bf 8f6f 	isb	sy
 8006eb4:	f3bf 8f4f 	dsb	sy
 8006eb8:	60fb      	str	r3, [r7, #12]
 8006eba:	e7fe      	b.n	8006eba <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006ec2:	f023 0301 	bic.w	r3, r3, #1
 8006ec6:	b2da      	uxtb	r2, r3
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	6a1b      	ldr	r3, [r3, #32]
 8006ed2:	6978      	ldr	r0, [r7, #20]
 8006ed4:	4798      	blx	r3
}
 8006ed6:	bf00      	nop
 8006ed8:	3718      	adds	r7, #24
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}
 8006ede:	bf00      	nop
 8006ee0:	20000c9c 	.word	0x20000c9c

08006ee4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b084      	sub	sp, #16
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006eec:	f107 0308 	add.w	r3, r7, #8
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f000 f857 	bl	8006fa4 <prvGetNextExpireTime>
 8006ef6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	4619      	mov	r1, r3
 8006efc:	68f8      	ldr	r0, [r7, #12]
 8006efe:	f000 f803 	bl	8006f08 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006f02:	f000 f8d5 	bl	80070b0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006f06:	e7f1      	b.n	8006eec <prvTimerTask+0x8>

08006f08 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006f12:	f7ff f95b 	bl	80061cc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006f16:	f107 0308 	add.w	r3, r7, #8
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	f000 f866 	bl	8006fec <prvSampleTimeNow>
 8006f20:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d130      	bne.n	8006f8a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d10a      	bne.n	8006f44 <prvProcessTimerOrBlockTask+0x3c>
 8006f2e:	687a      	ldr	r2, [r7, #4]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	429a      	cmp	r2, r3
 8006f34:	d806      	bhi.n	8006f44 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006f36:	f7ff f957 	bl	80061e8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006f3a:	68f9      	ldr	r1, [r7, #12]
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f7ff ff85 	bl	8006e4c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006f42:	e024      	b.n	8006f8e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d008      	beq.n	8006f5c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006f4a:	4b13      	ldr	r3, [pc, #76]	; (8006f98 <prvProcessTimerOrBlockTask+0x90>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d101      	bne.n	8006f58 <prvProcessTimerOrBlockTask+0x50>
 8006f54:	2301      	movs	r3, #1
 8006f56:	e000      	b.n	8006f5a <prvProcessTimerOrBlockTask+0x52>
 8006f58:	2300      	movs	r3, #0
 8006f5a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006f5c:	4b0f      	ldr	r3, [pc, #60]	; (8006f9c <prvProcessTimerOrBlockTask+0x94>)
 8006f5e:	6818      	ldr	r0, [r3, #0]
 8006f60:	687a      	ldr	r2, [r7, #4]
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	1ad3      	subs	r3, r2, r3
 8006f66:	683a      	ldr	r2, [r7, #0]
 8006f68:	4619      	mov	r1, r3
 8006f6a:	f7fe fec5 	bl	8005cf8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006f6e:	f7ff f93b 	bl	80061e8 <xTaskResumeAll>
 8006f72:	4603      	mov	r3, r0
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d10a      	bne.n	8006f8e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006f78:	4b09      	ldr	r3, [pc, #36]	; (8006fa0 <prvProcessTimerOrBlockTask+0x98>)
 8006f7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f7e:	601a      	str	r2, [r3, #0]
 8006f80:	f3bf 8f4f 	dsb	sy
 8006f84:	f3bf 8f6f 	isb	sy
}
 8006f88:	e001      	b.n	8006f8e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006f8a:	f7ff f92d 	bl	80061e8 <xTaskResumeAll>
}
 8006f8e:	bf00      	nop
 8006f90:	3710      	adds	r7, #16
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}
 8006f96:	bf00      	nop
 8006f98:	20000ca0 	.word	0x20000ca0
 8006f9c:	20000ca4 	.word	0x20000ca4
 8006fa0:	e000ed04 	.word	0xe000ed04

08006fa4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b085      	sub	sp, #20
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006fac:	4b0e      	ldr	r3, [pc, #56]	; (8006fe8 <prvGetNextExpireTime+0x44>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d101      	bne.n	8006fba <prvGetNextExpireTime+0x16>
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	e000      	b.n	8006fbc <prvGetNextExpireTime+0x18>
 8006fba:	2200      	movs	r2, #0
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d105      	bne.n	8006fd4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006fc8:	4b07      	ldr	r3, [pc, #28]	; (8006fe8 <prvGetNextExpireTime+0x44>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68db      	ldr	r3, [r3, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	60fb      	str	r3, [r7, #12]
 8006fd2:	e001      	b.n	8006fd8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3714      	adds	r7, #20
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe4:	4770      	bx	lr
 8006fe6:	bf00      	nop
 8006fe8:	20000c9c 	.word	0x20000c9c

08006fec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b084      	sub	sp, #16
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006ff4:	f7ff f994 	bl	8006320 <xTaskGetTickCount>
 8006ff8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006ffa:	4b0b      	ldr	r3, [pc, #44]	; (8007028 <prvSampleTimeNow+0x3c>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	68fa      	ldr	r2, [r7, #12]
 8007000:	429a      	cmp	r2, r3
 8007002:	d205      	bcs.n	8007010 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007004:	f000 f930 	bl	8007268 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2201      	movs	r2, #1
 800700c:	601a      	str	r2, [r3, #0]
 800700e:	e002      	b.n	8007016 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2200      	movs	r2, #0
 8007014:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007016:	4a04      	ldr	r2, [pc, #16]	; (8007028 <prvSampleTimeNow+0x3c>)
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800701c:	68fb      	ldr	r3, [r7, #12]
}
 800701e:	4618      	mov	r0, r3
 8007020:	3710      	adds	r7, #16
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}
 8007026:	bf00      	nop
 8007028:	20000cac 	.word	0x20000cac

0800702c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b086      	sub	sp, #24
 8007030:	af00      	add	r7, sp, #0
 8007032:	60f8      	str	r0, [r7, #12]
 8007034:	60b9      	str	r1, [r7, #8]
 8007036:	607a      	str	r2, [r7, #4]
 8007038:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800703a:	2300      	movs	r3, #0
 800703c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	68ba      	ldr	r2, [r7, #8]
 8007042:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	68fa      	ldr	r2, [r7, #12]
 8007048:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800704a:	68ba      	ldr	r2, [r7, #8]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	429a      	cmp	r2, r3
 8007050:	d812      	bhi.n	8007078 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007052:	687a      	ldr	r2, [r7, #4]
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	1ad2      	subs	r2, r2, r3
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	699b      	ldr	r3, [r3, #24]
 800705c:	429a      	cmp	r2, r3
 800705e:	d302      	bcc.n	8007066 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007060:	2301      	movs	r3, #1
 8007062:	617b      	str	r3, [r7, #20]
 8007064:	e01b      	b.n	800709e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007066:	4b10      	ldr	r3, [pc, #64]	; (80070a8 <prvInsertTimerInActiveList+0x7c>)
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	3304      	adds	r3, #4
 800706e:	4619      	mov	r1, r3
 8007070:	4610      	mov	r0, r2
 8007072:	f7fd ffde 	bl	8005032 <vListInsert>
 8007076:	e012      	b.n	800709e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	429a      	cmp	r2, r3
 800707e:	d206      	bcs.n	800708e <prvInsertTimerInActiveList+0x62>
 8007080:	68ba      	ldr	r2, [r7, #8]
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	429a      	cmp	r2, r3
 8007086:	d302      	bcc.n	800708e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007088:	2301      	movs	r3, #1
 800708a:	617b      	str	r3, [r7, #20]
 800708c:	e007      	b.n	800709e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800708e:	4b07      	ldr	r3, [pc, #28]	; (80070ac <prvInsertTimerInActiveList+0x80>)
 8007090:	681a      	ldr	r2, [r3, #0]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	3304      	adds	r3, #4
 8007096:	4619      	mov	r1, r3
 8007098:	4610      	mov	r0, r2
 800709a:	f7fd ffca 	bl	8005032 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800709e:	697b      	ldr	r3, [r7, #20]
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3718      	adds	r7, #24
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}
 80070a8:	20000ca0 	.word	0x20000ca0
 80070ac:	20000c9c 	.word	0x20000c9c

080070b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b08e      	sub	sp, #56	; 0x38
 80070b4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80070b6:	e0c6      	b.n	8007246 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	da17      	bge.n	80070ee <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80070be:	1d3b      	adds	r3, r7, #4
 80070c0:	3304      	adds	r3, #4
 80070c2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80070c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d109      	bne.n	80070de <prvProcessReceivedCommands+0x2e>
 80070ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070ce:	f383 8811 	msr	BASEPRI, r3
 80070d2:	f3bf 8f6f 	isb	sy
 80070d6:	f3bf 8f4f 	dsb	sy
 80070da:	61fb      	str	r3, [r7, #28]
 80070dc:	e7fe      	b.n	80070dc <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80070de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80070e4:	6850      	ldr	r0, [r2, #4]
 80070e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80070e8:	6892      	ldr	r2, [r2, #8]
 80070ea:	4611      	mov	r1, r2
 80070ec:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	f2c0 80a7 	blt.w	8007244 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80070fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070fc:	695b      	ldr	r3, [r3, #20]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d004      	beq.n	800710c <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007104:	3304      	adds	r3, #4
 8007106:	4618      	mov	r0, r3
 8007108:	f7fd ffcc 	bl	80050a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800710c:	463b      	mov	r3, r7
 800710e:	4618      	mov	r0, r3
 8007110:	f7ff ff6c 	bl	8006fec <prvSampleTimeNow>
 8007114:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2b09      	cmp	r3, #9
 800711a:	f200 8094 	bhi.w	8007246 <prvProcessReceivedCommands+0x196>
 800711e:	a201      	add	r2, pc, #4	; (adr r2, 8007124 <prvProcessReceivedCommands+0x74>)
 8007120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007124:	0800714d 	.word	0x0800714d
 8007128:	0800714d 	.word	0x0800714d
 800712c:	0800714d 	.word	0x0800714d
 8007130:	080071bf 	.word	0x080071bf
 8007134:	080071d3 	.word	0x080071d3
 8007138:	0800721b 	.word	0x0800721b
 800713c:	0800714d 	.word	0x0800714d
 8007140:	0800714d 	.word	0x0800714d
 8007144:	080071bf 	.word	0x080071bf
 8007148:	080071d3 	.word	0x080071d3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800714c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800714e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007152:	f043 0301 	orr.w	r3, r3, #1
 8007156:	b2da      	uxtb	r2, r3
 8007158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800715a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800715e:	68ba      	ldr	r2, [r7, #8]
 8007160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007162:	699b      	ldr	r3, [r3, #24]
 8007164:	18d1      	adds	r1, r2, r3
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800716a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800716c:	f7ff ff5e 	bl	800702c <prvInsertTimerInActiveList>
 8007170:	4603      	mov	r3, r0
 8007172:	2b00      	cmp	r3, #0
 8007174:	d067      	beq.n	8007246 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007178:	6a1b      	ldr	r3, [r3, #32]
 800717a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800717c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800717e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007180:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007184:	f003 0304 	and.w	r3, r3, #4
 8007188:	2b00      	cmp	r3, #0
 800718a:	d05c      	beq.n	8007246 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800718c:	68ba      	ldr	r2, [r7, #8]
 800718e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007190:	699b      	ldr	r3, [r3, #24]
 8007192:	441a      	add	r2, r3
 8007194:	2300      	movs	r3, #0
 8007196:	9300      	str	r3, [sp, #0]
 8007198:	2300      	movs	r3, #0
 800719a:	2100      	movs	r1, #0
 800719c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800719e:	f7ff fe09 	bl	8006db4 <xTimerGenericCommand>
 80071a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80071a4:	6a3b      	ldr	r3, [r7, #32]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d14d      	bne.n	8007246 <prvProcessReceivedCommands+0x196>
 80071aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ae:	f383 8811 	msr	BASEPRI, r3
 80071b2:	f3bf 8f6f 	isb	sy
 80071b6:	f3bf 8f4f 	dsb	sy
 80071ba:	61bb      	str	r3, [r7, #24]
 80071bc:	e7fe      	b.n	80071bc <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80071be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80071c4:	f023 0301 	bic.w	r3, r3, #1
 80071c8:	b2da      	uxtb	r2, r3
 80071ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071cc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80071d0:	e039      	b.n	8007246 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80071d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80071d8:	f043 0301 	orr.w	r3, r3, #1
 80071dc:	b2da      	uxtb	r2, r3
 80071de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071e0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80071e4:	68ba      	ldr	r2, [r7, #8]
 80071e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071e8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80071ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ec:	699b      	ldr	r3, [r3, #24]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d109      	bne.n	8007206 <prvProcessReceivedCommands+0x156>
 80071f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071f6:	f383 8811 	msr	BASEPRI, r3
 80071fa:	f3bf 8f6f 	isb	sy
 80071fe:	f3bf 8f4f 	dsb	sy
 8007202:	617b      	str	r3, [r7, #20]
 8007204:	e7fe      	b.n	8007204 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007208:	699a      	ldr	r2, [r3, #24]
 800720a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800720c:	18d1      	adds	r1, r2, r3
 800720e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007210:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007212:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007214:	f7ff ff0a 	bl	800702c <prvInsertTimerInActiveList>
					break;
 8007218:	e015      	b.n	8007246 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800721a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800721c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007220:	f003 0302 	and.w	r3, r3, #2
 8007224:	2b00      	cmp	r3, #0
 8007226:	d103      	bne.n	8007230 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8007228:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800722a:	f000 fbc3 	bl	80079b4 <vPortFree>
 800722e:	e00a      	b.n	8007246 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007232:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007236:	f023 0301 	bic.w	r3, r3, #1
 800723a:	b2da      	uxtb	r2, r3
 800723c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800723e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007242:	e000      	b.n	8007246 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007244:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007246:	4b07      	ldr	r3, [pc, #28]	; (8007264 <prvProcessReceivedCommands+0x1b4>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	1d39      	adds	r1, r7, #4
 800724c:	2200      	movs	r2, #0
 800724e:	4618      	mov	r0, r3
 8007250:	f7fe fa1e 	bl	8005690 <xQueueReceive>
 8007254:	4603      	mov	r3, r0
 8007256:	2b00      	cmp	r3, #0
 8007258:	f47f af2e 	bne.w	80070b8 <prvProcessReceivedCommands+0x8>
	}
}
 800725c:	bf00      	nop
 800725e:	3730      	adds	r7, #48	; 0x30
 8007260:	46bd      	mov	sp, r7
 8007262:	bd80      	pop	{r7, pc}
 8007264:	20000ca4 	.word	0x20000ca4

08007268 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b088      	sub	sp, #32
 800726c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800726e:	e047      	b.n	8007300 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007270:	4b2d      	ldr	r3, [pc, #180]	; (8007328 <prvSwitchTimerLists+0xc0>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	68db      	ldr	r3, [r3, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800727a:	4b2b      	ldr	r3, [pc, #172]	; (8007328 <prvSwitchTimerLists+0xc0>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	68db      	ldr	r3, [r3, #12]
 8007280:	68db      	ldr	r3, [r3, #12]
 8007282:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	3304      	adds	r3, #4
 8007288:	4618      	mov	r0, r3
 800728a:	f7fd ff0b 	bl	80050a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	6a1b      	ldr	r3, [r3, #32]
 8007292:	68f8      	ldr	r0, [r7, #12]
 8007294:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800729c:	f003 0304 	and.w	r3, r3, #4
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d02d      	beq.n	8007300 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	699b      	ldr	r3, [r3, #24]
 80072a8:	693a      	ldr	r2, [r7, #16]
 80072aa:	4413      	add	r3, r2
 80072ac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80072ae:	68ba      	ldr	r2, [r7, #8]
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	429a      	cmp	r2, r3
 80072b4:	d90e      	bls.n	80072d4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	68ba      	ldr	r2, [r7, #8]
 80072ba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	68fa      	ldr	r2, [r7, #12]
 80072c0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80072c2:	4b19      	ldr	r3, [pc, #100]	; (8007328 <prvSwitchTimerLists+0xc0>)
 80072c4:	681a      	ldr	r2, [r3, #0]
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	3304      	adds	r3, #4
 80072ca:	4619      	mov	r1, r3
 80072cc:	4610      	mov	r0, r2
 80072ce:	f7fd feb0 	bl	8005032 <vListInsert>
 80072d2:	e015      	b.n	8007300 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80072d4:	2300      	movs	r3, #0
 80072d6:	9300      	str	r3, [sp, #0]
 80072d8:	2300      	movs	r3, #0
 80072da:	693a      	ldr	r2, [r7, #16]
 80072dc:	2100      	movs	r1, #0
 80072de:	68f8      	ldr	r0, [r7, #12]
 80072e0:	f7ff fd68 	bl	8006db4 <xTimerGenericCommand>
 80072e4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d109      	bne.n	8007300 <prvSwitchTimerLists+0x98>
 80072ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f0:	f383 8811 	msr	BASEPRI, r3
 80072f4:	f3bf 8f6f 	isb	sy
 80072f8:	f3bf 8f4f 	dsb	sy
 80072fc:	603b      	str	r3, [r7, #0]
 80072fe:	e7fe      	b.n	80072fe <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007300:	4b09      	ldr	r3, [pc, #36]	; (8007328 <prvSwitchTimerLists+0xc0>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d1b2      	bne.n	8007270 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800730a:	4b07      	ldr	r3, [pc, #28]	; (8007328 <prvSwitchTimerLists+0xc0>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007310:	4b06      	ldr	r3, [pc, #24]	; (800732c <prvSwitchTimerLists+0xc4>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a04      	ldr	r2, [pc, #16]	; (8007328 <prvSwitchTimerLists+0xc0>)
 8007316:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007318:	4a04      	ldr	r2, [pc, #16]	; (800732c <prvSwitchTimerLists+0xc4>)
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	6013      	str	r3, [r2, #0]
}
 800731e:	bf00      	nop
 8007320:	3718      	adds	r7, #24
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}
 8007326:	bf00      	nop
 8007328:	20000c9c 	.word	0x20000c9c
 800732c:	20000ca0 	.word	0x20000ca0

08007330 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b082      	sub	sp, #8
 8007334:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007336:	f000 f961 	bl	80075fc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800733a:	4b15      	ldr	r3, [pc, #84]	; (8007390 <prvCheckForValidListAndQueue+0x60>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d120      	bne.n	8007384 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007342:	4814      	ldr	r0, [pc, #80]	; (8007394 <prvCheckForValidListAndQueue+0x64>)
 8007344:	f7fd fe24 	bl	8004f90 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007348:	4813      	ldr	r0, [pc, #76]	; (8007398 <prvCheckForValidListAndQueue+0x68>)
 800734a:	f7fd fe21 	bl	8004f90 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800734e:	4b13      	ldr	r3, [pc, #76]	; (800739c <prvCheckForValidListAndQueue+0x6c>)
 8007350:	4a10      	ldr	r2, [pc, #64]	; (8007394 <prvCheckForValidListAndQueue+0x64>)
 8007352:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007354:	4b12      	ldr	r3, [pc, #72]	; (80073a0 <prvCheckForValidListAndQueue+0x70>)
 8007356:	4a10      	ldr	r2, [pc, #64]	; (8007398 <prvCheckForValidListAndQueue+0x68>)
 8007358:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800735a:	2300      	movs	r3, #0
 800735c:	9300      	str	r3, [sp, #0]
 800735e:	4b11      	ldr	r3, [pc, #68]	; (80073a4 <prvCheckForValidListAndQueue+0x74>)
 8007360:	4a11      	ldr	r2, [pc, #68]	; (80073a8 <prvCheckForValidListAndQueue+0x78>)
 8007362:	2110      	movs	r1, #16
 8007364:	200a      	movs	r0, #10
 8007366:	f7fd ff2f 	bl	80051c8 <xQueueGenericCreateStatic>
 800736a:	4602      	mov	r2, r0
 800736c:	4b08      	ldr	r3, [pc, #32]	; (8007390 <prvCheckForValidListAndQueue+0x60>)
 800736e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007370:	4b07      	ldr	r3, [pc, #28]	; (8007390 <prvCheckForValidListAndQueue+0x60>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d005      	beq.n	8007384 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007378:	4b05      	ldr	r3, [pc, #20]	; (8007390 <prvCheckForValidListAndQueue+0x60>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	490b      	ldr	r1, [pc, #44]	; (80073ac <prvCheckForValidListAndQueue+0x7c>)
 800737e:	4618      	mov	r0, r3
 8007380:	f7fe fc92 	bl	8005ca8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007384:	f000 f968 	bl	8007658 <vPortExitCritical>
}
 8007388:	bf00      	nop
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}
 800738e:	bf00      	nop
 8007390:	20000ca4 	.word	0x20000ca4
 8007394:	20000c74 	.word	0x20000c74
 8007398:	20000c88 	.word	0x20000c88
 800739c:	20000c9c 	.word	0x20000c9c
 80073a0:	20000ca0 	.word	0x20000ca0
 80073a4:	20000d50 	.word	0x20000d50
 80073a8:	20000cb0 	.word	0x20000cb0
 80073ac:	0800a028 	.word	0x0800a028

080073b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80073b0:	b480      	push	{r7}
 80073b2:	b085      	sub	sp, #20
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	60f8      	str	r0, [r7, #12]
 80073b8:	60b9      	str	r1, [r7, #8]
 80073ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	3b04      	subs	r3, #4
 80073c0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80073c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	3b04      	subs	r3, #4
 80073ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	f023 0201 	bic.w	r2, r3, #1
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	3b04      	subs	r3, #4
 80073de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80073e0:	4a0c      	ldr	r2, [pc, #48]	; (8007414 <pxPortInitialiseStack+0x64>)
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	3b14      	subs	r3, #20
 80073ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80073ec:	687a      	ldr	r2, [r7, #4]
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	3b04      	subs	r3, #4
 80073f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f06f 0202 	mvn.w	r2, #2
 80073fe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	3b20      	subs	r3, #32
 8007404:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007406:	68fb      	ldr	r3, [r7, #12]
}
 8007408:	4618      	mov	r0, r3
 800740a:	3714      	adds	r7, #20
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	4770      	bx	lr
 8007414:	08007419 	.word	0x08007419

08007418 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007418:	b480      	push	{r7}
 800741a:	b085      	sub	sp, #20
 800741c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800741e:	2300      	movs	r3, #0
 8007420:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007422:	4b11      	ldr	r3, [pc, #68]	; (8007468 <prvTaskExitError+0x50>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800742a:	d009      	beq.n	8007440 <prvTaskExitError+0x28>
 800742c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007430:	f383 8811 	msr	BASEPRI, r3
 8007434:	f3bf 8f6f 	isb	sy
 8007438:	f3bf 8f4f 	dsb	sy
 800743c:	60fb      	str	r3, [r7, #12]
 800743e:	e7fe      	b.n	800743e <prvTaskExitError+0x26>
 8007440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007444:	f383 8811 	msr	BASEPRI, r3
 8007448:	f3bf 8f6f 	isb	sy
 800744c:	f3bf 8f4f 	dsb	sy
 8007450:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007452:	bf00      	nop
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d0fc      	beq.n	8007454 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800745a:	bf00      	nop
 800745c:	3714      	adds	r7, #20
 800745e:	46bd      	mov	sp, r7
 8007460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007464:	4770      	bx	lr
 8007466:	bf00      	nop
 8007468:	2000000c 	.word	0x2000000c
 800746c:	00000000 	.word	0x00000000

08007470 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007470:	4b07      	ldr	r3, [pc, #28]	; (8007490 <pxCurrentTCBConst2>)
 8007472:	6819      	ldr	r1, [r3, #0]
 8007474:	6808      	ldr	r0, [r1, #0]
 8007476:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800747a:	f380 8809 	msr	PSP, r0
 800747e:	f3bf 8f6f 	isb	sy
 8007482:	f04f 0000 	mov.w	r0, #0
 8007486:	f380 8811 	msr	BASEPRI, r0
 800748a:	4770      	bx	lr
 800748c:	f3af 8000 	nop.w

08007490 <pxCurrentTCBConst2>:
 8007490:	20000774 	.word	0x20000774
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007494:	bf00      	nop
 8007496:	bf00      	nop

08007498 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007498:	4808      	ldr	r0, [pc, #32]	; (80074bc <prvPortStartFirstTask+0x24>)
 800749a:	6800      	ldr	r0, [r0, #0]
 800749c:	6800      	ldr	r0, [r0, #0]
 800749e:	f380 8808 	msr	MSP, r0
 80074a2:	f04f 0000 	mov.w	r0, #0
 80074a6:	f380 8814 	msr	CONTROL, r0
 80074aa:	b662      	cpsie	i
 80074ac:	b661      	cpsie	f
 80074ae:	f3bf 8f4f 	dsb	sy
 80074b2:	f3bf 8f6f 	isb	sy
 80074b6:	df00      	svc	0
 80074b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80074ba:	bf00      	nop
 80074bc:	e000ed08 	.word	0xe000ed08

080074c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b086      	sub	sp, #24
 80074c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80074c6:	4b44      	ldr	r3, [pc, #272]	; (80075d8 <xPortStartScheduler+0x118>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a44      	ldr	r2, [pc, #272]	; (80075dc <xPortStartScheduler+0x11c>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d109      	bne.n	80074e4 <xPortStartScheduler+0x24>
 80074d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074d4:	f383 8811 	msr	BASEPRI, r3
 80074d8:	f3bf 8f6f 	isb	sy
 80074dc:	f3bf 8f4f 	dsb	sy
 80074e0:	613b      	str	r3, [r7, #16]
 80074e2:	e7fe      	b.n	80074e2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80074e4:	4b3c      	ldr	r3, [pc, #240]	; (80075d8 <xPortStartScheduler+0x118>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a3d      	ldr	r2, [pc, #244]	; (80075e0 <xPortStartScheduler+0x120>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d109      	bne.n	8007502 <xPortStartScheduler+0x42>
 80074ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074f2:	f383 8811 	msr	BASEPRI, r3
 80074f6:	f3bf 8f6f 	isb	sy
 80074fa:	f3bf 8f4f 	dsb	sy
 80074fe:	60fb      	str	r3, [r7, #12]
 8007500:	e7fe      	b.n	8007500 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007502:	4b38      	ldr	r3, [pc, #224]	; (80075e4 <xPortStartScheduler+0x124>)
 8007504:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	781b      	ldrb	r3, [r3, #0]
 800750a:	b2db      	uxtb	r3, r3
 800750c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	22ff      	movs	r2, #255	; 0xff
 8007512:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	781b      	ldrb	r3, [r3, #0]
 8007518:	b2db      	uxtb	r3, r3
 800751a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800751c:	78fb      	ldrb	r3, [r7, #3]
 800751e:	b2db      	uxtb	r3, r3
 8007520:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007524:	b2da      	uxtb	r2, r3
 8007526:	4b30      	ldr	r3, [pc, #192]	; (80075e8 <xPortStartScheduler+0x128>)
 8007528:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800752a:	4b30      	ldr	r3, [pc, #192]	; (80075ec <xPortStartScheduler+0x12c>)
 800752c:	2207      	movs	r2, #7
 800752e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007530:	e009      	b.n	8007546 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8007532:	4b2e      	ldr	r3, [pc, #184]	; (80075ec <xPortStartScheduler+0x12c>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	3b01      	subs	r3, #1
 8007538:	4a2c      	ldr	r2, [pc, #176]	; (80075ec <xPortStartScheduler+0x12c>)
 800753a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800753c:	78fb      	ldrb	r3, [r7, #3]
 800753e:	b2db      	uxtb	r3, r3
 8007540:	005b      	lsls	r3, r3, #1
 8007542:	b2db      	uxtb	r3, r3
 8007544:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007546:	78fb      	ldrb	r3, [r7, #3]
 8007548:	b2db      	uxtb	r3, r3
 800754a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800754e:	2b80      	cmp	r3, #128	; 0x80
 8007550:	d0ef      	beq.n	8007532 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007552:	4b26      	ldr	r3, [pc, #152]	; (80075ec <xPortStartScheduler+0x12c>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f1c3 0307 	rsb	r3, r3, #7
 800755a:	2b04      	cmp	r3, #4
 800755c:	d009      	beq.n	8007572 <xPortStartScheduler+0xb2>
 800755e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007562:	f383 8811 	msr	BASEPRI, r3
 8007566:	f3bf 8f6f 	isb	sy
 800756a:	f3bf 8f4f 	dsb	sy
 800756e:	60bb      	str	r3, [r7, #8]
 8007570:	e7fe      	b.n	8007570 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007572:	4b1e      	ldr	r3, [pc, #120]	; (80075ec <xPortStartScheduler+0x12c>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	021b      	lsls	r3, r3, #8
 8007578:	4a1c      	ldr	r2, [pc, #112]	; (80075ec <xPortStartScheduler+0x12c>)
 800757a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800757c:	4b1b      	ldr	r3, [pc, #108]	; (80075ec <xPortStartScheduler+0x12c>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007584:	4a19      	ldr	r2, [pc, #100]	; (80075ec <xPortStartScheduler+0x12c>)
 8007586:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	b2da      	uxtb	r2, r3
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007590:	4b17      	ldr	r3, [pc, #92]	; (80075f0 <xPortStartScheduler+0x130>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a16      	ldr	r2, [pc, #88]	; (80075f0 <xPortStartScheduler+0x130>)
 8007596:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800759a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800759c:	4b14      	ldr	r3, [pc, #80]	; (80075f0 <xPortStartScheduler+0x130>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a13      	ldr	r2, [pc, #76]	; (80075f0 <xPortStartScheduler+0x130>)
 80075a2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80075a6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80075a8:	f000 f8d6 	bl	8007758 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80075ac:	4b11      	ldr	r3, [pc, #68]	; (80075f4 <xPortStartScheduler+0x134>)
 80075ae:	2200      	movs	r2, #0
 80075b0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80075b2:	f000 f8f5 	bl	80077a0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80075b6:	4b10      	ldr	r3, [pc, #64]	; (80075f8 <xPortStartScheduler+0x138>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4a0f      	ldr	r2, [pc, #60]	; (80075f8 <xPortStartScheduler+0x138>)
 80075bc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80075c0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80075c2:	f7ff ff69 	bl	8007498 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80075c6:	f7fe ff73 	bl	80064b0 <vTaskSwitchContext>
	prvTaskExitError();
 80075ca:	f7ff ff25 	bl	8007418 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80075ce:	2300      	movs	r3, #0
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3718      	adds	r7, #24
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}
 80075d8:	e000ed00 	.word	0xe000ed00
 80075dc:	410fc271 	.word	0x410fc271
 80075e0:	410fc270 	.word	0x410fc270
 80075e4:	e000e400 	.word	0xe000e400
 80075e8:	20000da0 	.word	0x20000da0
 80075ec:	20000da4 	.word	0x20000da4
 80075f0:	e000ed20 	.word	0xe000ed20
 80075f4:	2000000c 	.word	0x2000000c
 80075f8:	e000ef34 	.word	0xe000ef34

080075fc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80075fc:	b480      	push	{r7}
 80075fe:	b083      	sub	sp, #12
 8007600:	af00      	add	r7, sp, #0
 8007602:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007606:	f383 8811 	msr	BASEPRI, r3
 800760a:	f3bf 8f6f 	isb	sy
 800760e:	f3bf 8f4f 	dsb	sy
 8007612:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007614:	4b0e      	ldr	r3, [pc, #56]	; (8007650 <vPortEnterCritical+0x54>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	3301      	adds	r3, #1
 800761a:	4a0d      	ldr	r2, [pc, #52]	; (8007650 <vPortEnterCritical+0x54>)
 800761c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800761e:	4b0c      	ldr	r3, [pc, #48]	; (8007650 <vPortEnterCritical+0x54>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	2b01      	cmp	r3, #1
 8007624:	d10e      	bne.n	8007644 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007626:	4b0b      	ldr	r3, [pc, #44]	; (8007654 <vPortEnterCritical+0x58>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	b2db      	uxtb	r3, r3
 800762c:	2b00      	cmp	r3, #0
 800762e:	d009      	beq.n	8007644 <vPortEnterCritical+0x48>
 8007630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007634:	f383 8811 	msr	BASEPRI, r3
 8007638:	f3bf 8f6f 	isb	sy
 800763c:	f3bf 8f4f 	dsb	sy
 8007640:	603b      	str	r3, [r7, #0]
 8007642:	e7fe      	b.n	8007642 <vPortEnterCritical+0x46>
	}
}
 8007644:	bf00      	nop
 8007646:	370c      	adds	r7, #12
 8007648:	46bd      	mov	sp, r7
 800764a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764e:	4770      	bx	lr
 8007650:	2000000c 	.word	0x2000000c
 8007654:	e000ed04 	.word	0xe000ed04

08007658 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007658:	b480      	push	{r7}
 800765a:	b083      	sub	sp, #12
 800765c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800765e:	4b11      	ldr	r3, [pc, #68]	; (80076a4 <vPortExitCritical+0x4c>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d109      	bne.n	800767a <vPortExitCritical+0x22>
 8007666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800766a:	f383 8811 	msr	BASEPRI, r3
 800766e:	f3bf 8f6f 	isb	sy
 8007672:	f3bf 8f4f 	dsb	sy
 8007676:	607b      	str	r3, [r7, #4]
 8007678:	e7fe      	b.n	8007678 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800767a:	4b0a      	ldr	r3, [pc, #40]	; (80076a4 <vPortExitCritical+0x4c>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	3b01      	subs	r3, #1
 8007680:	4a08      	ldr	r2, [pc, #32]	; (80076a4 <vPortExitCritical+0x4c>)
 8007682:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007684:	4b07      	ldr	r3, [pc, #28]	; (80076a4 <vPortExitCritical+0x4c>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d104      	bne.n	8007696 <vPortExitCritical+0x3e>
 800768c:	2300      	movs	r3, #0
 800768e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8007696:	bf00      	nop
 8007698:	370c      	adds	r7, #12
 800769a:	46bd      	mov	sp, r7
 800769c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a0:	4770      	bx	lr
 80076a2:	bf00      	nop
 80076a4:	2000000c 	.word	0x2000000c
	...

080076b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80076b0:	f3ef 8009 	mrs	r0, PSP
 80076b4:	f3bf 8f6f 	isb	sy
 80076b8:	4b15      	ldr	r3, [pc, #84]	; (8007710 <pxCurrentTCBConst>)
 80076ba:	681a      	ldr	r2, [r3, #0]
 80076bc:	f01e 0f10 	tst.w	lr, #16
 80076c0:	bf08      	it	eq
 80076c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80076c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076ca:	6010      	str	r0, [r2, #0]
 80076cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80076d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80076d4:	f380 8811 	msr	BASEPRI, r0
 80076d8:	f3bf 8f4f 	dsb	sy
 80076dc:	f3bf 8f6f 	isb	sy
 80076e0:	f7fe fee6 	bl	80064b0 <vTaskSwitchContext>
 80076e4:	f04f 0000 	mov.w	r0, #0
 80076e8:	f380 8811 	msr	BASEPRI, r0
 80076ec:	bc09      	pop	{r0, r3}
 80076ee:	6819      	ldr	r1, [r3, #0]
 80076f0:	6808      	ldr	r0, [r1, #0]
 80076f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076f6:	f01e 0f10 	tst.w	lr, #16
 80076fa:	bf08      	it	eq
 80076fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007700:	f380 8809 	msr	PSP, r0
 8007704:	f3bf 8f6f 	isb	sy
 8007708:	4770      	bx	lr
 800770a:	bf00      	nop
 800770c:	f3af 8000 	nop.w

08007710 <pxCurrentTCBConst>:
 8007710:	20000774 	.word	0x20000774
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007714:	bf00      	nop
 8007716:	bf00      	nop

08007718 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b082      	sub	sp, #8
 800771c:	af00      	add	r7, sp, #0
	__asm volatile
 800771e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007722:	f383 8811 	msr	BASEPRI, r3
 8007726:	f3bf 8f6f 	isb	sy
 800772a:	f3bf 8f4f 	dsb	sy
 800772e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007730:	f7fe fe06 	bl	8006340 <xTaskIncrementTick>
 8007734:	4603      	mov	r3, r0
 8007736:	2b00      	cmp	r3, #0
 8007738:	d003      	beq.n	8007742 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800773a:	4b06      	ldr	r3, [pc, #24]	; (8007754 <SysTick_Handler+0x3c>)
 800773c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007740:	601a      	str	r2, [r3, #0]
 8007742:	2300      	movs	r3, #0
 8007744:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800774c:	bf00      	nop
 800774e:	3708      	adds	r7, #8
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}
 8007754:	e000ed04 	.word	0xe000ed04

08007758 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007758:	b480      	push	{r7}
 800775a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800775c:	4b0b      	ldr	r3, [pc, #44]	; (800778c <vPortSetupTimerInterrupt+0x34>)
 800775e:	2200      	movs	r2, #0
 8007760:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007762:	4b0b      	ldr	r3, [pc, #44]	; (8007790 <vPortSetupTimerInterrupt+0x38>)
 8007764:	2200      	movs	r2, #0
 8007766:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007768:	4b0a      	ldr	r3, [pc, #40]	; (8007794 <vPortSetupTimerInterrupt+0x3c>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a0a      	ldr	r2, [pc, #40]	; (8007798 <vPortSetupTimerInterrupt+0x40>)
 800776e:	fba2 2303 	umull	r2, r3, r2, r3
 8007772:	099b      	lsrs	r3, r3, #6
 8007774:	4a09      	ldr	r2, [pc, #36]	; (800779c <vPortSetupTimerInterrupt+0x44>)
 8007776:	3b01      	subs	r3, #1
 8007778:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800777a:	4b04      	ldr	r3, [pc, #16]	; (800778c <vPortSetupTimerInterrupt+0x34>)
 800777c:	2207      	movs	r2, #7
 800777e:	601a      	str	r2, [r3, #0]
}
 8007780:	bf00      	nop
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr
 800778a:	bf00      	nop
 800778c:	e000e010 	.word	0xe000e010
 8007790:	e000e018 	.word	0xe000e018
 8007794:	20000000 	.word	0x20000000
 8007798:	10624dd3 	.word	0x10624dd3
 800779c:	e000e014 	.word	0xe000e014

080077a0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80077a0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80077b0 <vPortEnableVFP+0x10>
 80077a4:	6801      	ldr	r1, [r0, #0]
 80077a6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80077aa:	6001      	str	r1, [r0, #0]
 80077ac:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80077ae:	bf00      	nop
 80077b0:	e000ed88 	.word	0xe000ed88

080077b4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80077b4:	b480      	push	{r7}
 80077b6:	b085      	sub	sp, #20
 80077b8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80077ba:	f3ef 8305 	mrs	r3, IPSR
 80077be:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	2b0f      	cmp	r3, #15
 80077c4:	d913      	bls.n	80077ee <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80077c6:	4a16      	ldr	r2, [pc, #88]	; (8007820 <vPortValidateInterruptPriority+0x6c>)
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	4413      	add	r3, r2
 80077cc:	781b      	ldrb	r3, [r3, #0]
 80077ce:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80077d0:	4b14      	ldr	r3, [pc, #80]	; (8007824 <vPortValidateInterruptPriority+0x70>)
 80077d2:	781b      	ldrb	r3, [r3, #0]
 80077d4:	7afa      	ldrb	r2, [r7, #11]
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d209      	bcs.n	80077ee <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80077da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077de:	f383 8811 	msr	BASEPRI, r3
 80077e2:	f3bf 8f6f 	isb	sy
 80077e6:	f3bf 8f4f 	dsb	sy
 80077ea:	607b      	str	r3, [r7, #4]
 80077ec:	e7fe      	b.n	80077ec <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80077ee:	4b0e      	ldr	r3, [pc, #56]	; (8007828 <vPortValidateInterruptPriority+0x74>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80077f6:	4b0d      	ldr	r3, [pc, #52]	; (800782c <vPortValidateInterruptPriority+0x78>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	429a      	cmp	r2, r3
 80077fc:	d909      	bls.n	8007812 <vPortValidateInterruptPriority+0x5e>
 80077fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007802:	f383 8811 	msr	BASEPRI, r3
 8007806:	f3bf 8f6f 	isb	sy
 800780a:	f3bf 8f4f 	dsb	sy
 800780e:	603b      	str	r3, [r7, #0]
 8007810:	e7fe      	b.n	8007810 <vPortValidateInterruptPriority+0x5c>
	}
 8007812:	bf00      	nop
 8007814:	3714      	adds	r7, #20
 8007816:	46bd      	mov	sp, r7
 8007818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781c:	4770      	bx	lr
 800781e:	bf00      	nop
 8007820:	e000e3f0 	.word	0xe000e3f0
 8007824:	20000da0 	.word	0x20000da0
 8007828:	e000ed0c 	.word	0xe000ed0c
 800782c:	20000da4 	.word	0x20000da4

08007830 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b08a      	sub	sp, #40	; 0x28
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007838:	2300      	movs	r3, #0
 800783a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800783c:	f7fe fcc6 	bl	80061cc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007840:	4b57      	ldr	r3, [pc, #348]	; (80079a0 <pvPortMalloc+0x170>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d101      	bne.n	800784c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007848:	f000 f90c 	bl	8007a64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800784c:	4b55      	ldr	r3, [pc, #340]	; (80079a4 <pvPortMalloc+0x174>)
 800784e:	681a      	ldr	r2, [r3, #0]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	4013      	ands	r3, r2
 8007854:	2b00      	cmp	r3, #0
 8007856:	f040 808c 	bne.w	8007972 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d01c      	beq.n	800789a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8007860:	2208      	movs	r2, #8
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	4413      	add	r3, r2
 8007866:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f003 0307 	and.w	r3, r3, #7
 800786e:	2b00      	cmp	r3, #0
 8007870:	d013      	beq.n	800789a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	f023 0307 	bic.w	r3, r3, #7
 8007878:	3308      	adds	r3, #8
 800787a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f003 0307 	and.w	r3, r3, #7
 8007882:	2b00      	cmp	r3, #0
 8007884:	d009      	beq.n	800789a <pvPortMalloc+0x6a>
 8007886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800788a:	f383 8811 	msr	BASEPRI, r3
 800788e:	f3bf 8f6f 	isb	sy
 8007892:	f3bf 8f4f 	dsb	sy
 8007896:	617b      	str	r3, [r7, #20]
 8007898:	e7fe      	b.n	8007898 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d068      	beq.n	8007972 <pvPortMalloc+0x142>
 80078a0:	4b41      	ldr	r3, [pc, #260]	; (80079a8 <pvPortMalloc+0x178>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d863      	bhi.n	8007972 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80078aa:	4b40      	ldr	r3, [pc, #256]	; (80079ac <pvPortMalloc+0x17c>)
 80078ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80078ae:	4b3f      	ldr	r3, [pc, #252]	; (80079ac <pvPortMalloc+0x17c>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80078b4:	e004      	b.n	80078c0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80078b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80078ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80078c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	687a      	ldr	r2, [r7, #4]
 80078c6:	429a      	cmp	r2, r3
 80078c8:	d903      	bls.n	80078d2 <pvPortMalloc+0xa2>
 80078ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d1f1      	bne.n	80078b6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80078d2:	4b33      	ldr	r3, [pc, #204]	; (80079a0 <pvPortMalloc+0x170>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078d8:	429a      	cmp	r2, r3
 80078da:	d04a      	beq.n	8007972 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80078dc:	6a3b      	ldr	r3, [r7, #32]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2208      	movs	r2, #8
 80078e2:	4413      	add	r3, r2
 80078e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80078e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e8:	681a      	ldr	r2, [r3, #0]
 80078ea:	6a3b      	ldr	r3, [r7, #32]
 80078ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80078ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078f0:	685a      	ldr	r2, [r3, #4]
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	1ad2      	subs	r2, r2, r3
 80078f6:	2308      	movs	r3, #8
 80078f8:	005b      	lsls	r3, r3, #1
 80078fa:	429a      	cmp	r2, r3
 80078fc:	d91e      	bls.n	800793c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80078fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	4413      	add	r3, r2
 8007904:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007906:	69bb      	ldr	r3, [r7, #24]
 8007908:	f003 0307 	and.w	r3, r3, #7
 800790c:	2b00      	cmp	r3, #0
 800790e:	d009      	beq.n	8007924 <pvPortMalloc+0xf4>
 8007910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007914:	f383 8811 	msr	BASEPRI, r3
 8007918:	f3bf 8f6f 	isb	sy
 800791c:	f3bf 8f4f 	dsb	sy
 8007920:	613b      	str	r3, [r7, #16]
 8007922:	e7fe      	b.n	8007922 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007926:	685a      	ldr	r2, [r3, #4]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	1ad2      	subs	r2, r2, r3
 800792c:	69bb      	ldr	r3, [r7, #24]
 800792e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007932:	687a      	ldr	r2, [r7, #4]
 8007934:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007936:	69b8      	ldr	r0, [r7, #24]
 8007938:	f000 f8f6 	bl	8007b28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800793c:	4b1a      	ldr	r3, [pc, #104]	; (80079a8 <pvPortMalloc+0x178>)
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	1ad3      	subs	r3, r2, r3
 8007946:	4a18      	ldr	r2, [pc, #96]	; (80079a8 <pvPortMalloc+0x178>)
 8007948:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800794a:	4b17      	ldr	r3, [pc, #92]	; (80079a8 <pvPortMalloc+0x178>)
 800794c:	681a      	ldr	r2, [r3, #0]
 800794e:	4b18      	ldr	r3, [pc, #96]	; (80079b0 <pvPortMalloc+0x180>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	429a      	cmp	r2, r3
 8007954:	d203      	bcs.n	800795e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007956:	4b14      	ldr	r3, [pc, #80]	; (80079a8 <pvPortMalloc+0x178>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4a15      	ldr	r2, [pc, #84]	; (80079b0 <pvPortMalloc+0x180>)
 800795c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800795e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007960:	685a      	ldr	r2, [r3, #4]
 8007962:	4b10      	ldr	r3, [pc, #64]	; (80079a4 <pvPortMalloc+0x174>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	431a      	orrs	r2, r3
 8007968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800796a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800796c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800796e:	2200      	movs	r2, #0
 8007970:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007972:	f7fe fc39 	bl	80061e8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007976:	69fb      	ldr	r3, [r7, #28]
 8007978:	f003 0307 	and.w	r3, r3, #7
 800797c:	2b00      	cmp	r3, #0
 800797e:	d009      	beq.n	8007994 <pvPortMalloc+0x164>
 8007980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007984:	f383 8811 	msr	BASEPRI, r3
 8007988:	f3bf 8f6f 	isb	sy
 800798c:	f3bf 8f4f 	dsb	sy
 8007990:	60fb      	str	r3, [r7, #12]
 8007992:	e7fe      	b.n	8007992 <pvPortMalloc+0x162>
	return pvReturn;
 8007994:	69fb      	ldr	r3, [r7, #28]
}
 8007996:	4618      	mov	r0, r3
 8007998:	3728      	adds	r7, #40	; 0x28
 800799a:	46bd      	mov	sp, r7
 800799c:	bd80      	pop	{r7, pc}
 800799e:	bf00      	nop
 80079a0:	200049b0 	.word	0x200049b0
 80079a4:	200049bc 	.word	0x200049bc
 80079a8:	200049b4 	.word	0x200049b4
 80079ac:	200049a8 	.word	0x200049a8
 80079b0:	200049b8 	.word	0x200049b8

080079b4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b086      	sub	sp, #24
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d046      	beq.n	8007a54 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80079c6:	2308      	movs	r3, #8
 80079c8:	425b      	negs	r3, r3
 80079ca:	697a      	ldr	r2, [r7, #20]
 80079cc:	4413      	add	r3, r2
 80079ce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80079d0:	697b      	ldr	r3, [r7, #20]
 80079d2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80079d4:	693b      	ldr	r3, [r7, #16]
 80079d6:	685a      	ldr	r2, [r3, #4]
 80079d8:	4b20      	ldr	r3, [pc, #128]	; (8007a5c <vPortFree+0xa8>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	4013      	ands	r3, r2
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d109      	bne.n	80079f6 <vPortFree+0x42>
 80079e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079e6:	f383 8811 	msr	BASEPRI, r3
 80079ea:	f3bf 8f6f 	isb	sy
 80079ee:	f3bf 8f4f 	dsb	sy
 80079f2:	60fb      	str	r3, [r7, #12]
 80079f4:	e7fe      	b.n	80079f4 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d009      	beq.n	8007a12 <vPortFree+0x5e>
 80079fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a02:	f383 8811 	msr	BASEPRI, r3
 8007a06:	f3bf 8f6f 	isb	sy
 8007a0a:	f3bf 8f4f 	dsb	sy
 8007a0e:	60bb      	str	r3, [r7, #8]
 8007a10:	e7fe      	b.n	8007a10 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	685a      	ldr	r2, [r3, #4]
 8007a16:	4b11      	ldr	r3, [pc, #68]	; (8007a5c <vPortFree+0xa8>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4013      	ands	r3, r2
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d019      	beq.n	8007a54 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d115      	bne.n	8007a54 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007a28:	693b      	ldr	r3, [r7, #16]
 8007a2a:	685a      	ldr	r2, [r3, #4]
 8007a2c:	4b0b      	ldr	r3, [pc, #44]	; (8007a5c <vPortFree+0xa8>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	43db      	mvns	r3, r3
 8007a32:	401a      	ands	r2, r3
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007a38:	f7fe fbc8 	bl	80061cc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	685a      	ldr	r2, [r3, #4]
 8007a40:	4b07      	ldr	r3, [pc, #28]	; (8007a60 <vPortFree+0xac>)
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4413      	add	r3, r2
 8007a46:	4a06      	ldr	r2, [pc, #24]	; (8007a60 <vPortFree+0xac>)
 8007a48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007a4a:	6938      	ldr	r0, [r7, #16]
 8007a4c:	f000 f86c 	bl	8007b28 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007a50:	f7fe fbca 	bl	80061e8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007a54:	bf00      	nop
 8007a56:	3718      	adds	r7, #24
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}
 8007a5c:	200049bc 	.word	0x200049bc
 8007a60:	200049b4 	.word	0x200049b4

08007a64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007a64:	b480      	push	{r7}
 8007a66:	b085      	sub	sp, #20
 8007a68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007a6a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8007a6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007a70:	4b27      	ldr	r3, [pc, #156]	; (8007b10 <prvHeapInit+0xac>)
 8007a72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	f003 0307 	and.w	r3, r3, #7
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d00c      	beq.n	8007a98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	3307      	adds	r3, #7
 8007a82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f023 0307 	bic.w	r3, r3, #7
 8007a8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007a8c:	68ba      	ldr	r2, [r7, #8]
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	1ad3      	subs	r3, r2, r3
 8007a92:	4a1f      	ldr	r2, [pc, #124]	; (8007b10 <prvHeapInit+0xac>)
 8007a94:	4413      	add	r3, r2
 8007a96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007a9c:	4a1d      	ldr	r2, [pc, #116]	; (8007b14 <prvHeapInit+0xb0>)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007aa2:	4b1c      	ldr	r3, [pc, #112]	; (8007b14 <prvHeapInit+0xb0>)
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	68ba      	ldr	r2, [r7, #8]
 8007aac:	4413      	add	r3, r2
 8007aae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007ab0:	2208      	movs	r2, #8
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	1a9b      	subs	r3, r3, r2
 8007ab6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f023 0307 	bic.w	r3, r3, #7
 8007abe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	4a15      	ldr	r2, [pc, #84]	; (8007b18 <prvHeapInit+0xb4>)
 8007ac4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007ac6:	4b14      	ldr	r3, [pc, #80]	; (8007b18 <prvHeapInit+0xb4>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	2200      	movs	r2, #0
 8007acc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007ace:	4b12      	ldr	r3, [pc, #72]	; (8007b18 <prvHeapInit+0xb4>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	68fa      	ldr	r2, [r7, #12]
 8007ade:	1ad2      	subs	r2, r2, r3
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007ae4:	4b0c      	ldr	r3, [pc, #48]	; (8007b18 <prvHeapInit+0xb4>)
 8007ae6:	681a      	ldr	r2, [r3, #0]
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	4a0a      	ldr	r2, [pc, #40]	; (8007b1c <prvHeapInit+0xb8>)
 8007af2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	685b      	ldr	r3, [r3, #4]
 8007af8:	4a09      	ldr	r2, [pc, #36]	; (8007b20 <prvHeapInit+0xbc>)
 8007afa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007afc:	4b09      	ldr	r3, [pc, #36]	; (8007b24 <prvHeapInit+0xc0>)
 8007afe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007b02:	601a      	str	r2, [r3, #0]
}
 8007b04:	bf00      	nop
 8007b06:	3714      	adds	r7, #20
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0e:	4770      	bx	lr
 8007b10:	20000da8 	.word	0x20000da8
 8007b14:	200049a8 	.word	0x200049a8
 8007b18:	200049b0 	.word	0x200049b0
 8007b1c:	200049b8 	.word	0x200049b8
 8007b20:	200049b4 	.word	0x200049b4
 8007b24:	200049bc 	.word	0x200049bc

08007b28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b085      	sub	sp, #20
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007b30:	4b28      	ldr	r3, [pc, #160]	; (8007bd4 <prvInsertBlockIntoFreeList+0xac>)
 8007b32:	60fb      	str	r3, [r7, #12]
 8007b34:	e002      	b.n	8007b3c <prvInsertBlockIntoFreeList+0x14>
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	60fb      	str	r3, [r7, #12]
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	687a      	ldr	r2, [r7, #4]
 8007b42:	429a      	cmp	r2, r3
 8007b44:	d8f7      	bhi.n	8007b36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	68ba      	ldr	r2, [r7, #8]
 8007b50:	4413      	add	r3, r2
 8007b52:	687a      	ldr	r2, [r7, #4]
 8007b54:	429a      	cmp	r2, r3
 8007b56:	d108      	bne.n	8007b6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	685a      	ldr	r2, [r3, #4]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	441a      	add	r2, r3
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	68ba      	ldr	r2, [r7, #8]
 8007b74:	441a      	add	r2, r3
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	d118      	bne.n	8007bb0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681a      	ldr	r2, [r3, #0]
 8007b82:	4b15      	ldr	r3, [pc, #84]	; (8007bd8 <prvInsertBlockIntoFreeList+0xb0>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d00d      	beq.n	8007ba6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	685a      	ldr	r2, [r3, #4]
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	441a      	add	r2, r3
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	681a      	ldr	r2, [r3, #0]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	601a      	str	r2, [r3, #0]
 8007ba4:	e008      	b.n	8007bb8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007ba6:	4b0c      	ldr	r3, [pc, #48]	; (8007bd8 <prvInsertBlockIntoFreeList+0xb0>)
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	601a      	str	r2, [r3, #0]
 8007bae:	e003      	b.n	8007bb8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681a      	ldr	r2, [r3, #0]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007bb8:	68fa      	ldr	r2, [r7, #12]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	d002      	beq.n	8007bc6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	687a      	ldr	r2, [r7, #4]
 8007bc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007bc6:	bf00      	nop
 8007bc8:	3714      	adds	r7, #20
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd0:	4770      	bx	lr
 8007bd2:	bf00      	nop
 8007bd4:	200049a8 	.word	0x200049a8
 8007bd8:	200049b0 	.word	0x200049b0

08007bdc <readAnalog2Values>:
}
uint16_t getAnalogValue1(void){return analogValue1;}
#elif ANALOGINPUTVAL==2
uint16_t analogValue1;
uint16_t analogValue2;
void readAnalog2Values(ADC_HandleTypeDef *adc1,ADC_HandleTypeDef *adc2){
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b084      	sub	sp, #16
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
 8007be4:	6039      	str	r1, [r7, #0]
	static uint32_t filter1=0,filter2=0;
	  HAL_ADC_Start(adc1);
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f7f9 feea 	bl	80019c0 <HAL_ADC_Start>

	  for(int c=0;c<10;c++){
 8007bec:	2300      	movs	r3, #0
 8007bee:	60fb      	str	r3, [r7, #12]
 8007bf0:	e00f      	b.n	8007c12 <readAnalog2Values+0x36>
		  HAL_ADC_PollForConversion(adc1, ADCTIMEOUT);
 8007bf2:	2105      	movs	r1, #5
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f7f9 ffdc 	bl	8001bb2 <HAL_ADC_PollForConversion>
		  filter1+=HAL_ADC_GetValue(adc1);
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f7fa f85d 	bl	8001cba <HAL_ADC_GetValue>
 8007c00:	4602      	mov	r2, r0
 8007c02:	4b23      	ldr	r3, [pc, #140]	; (8007c90 <readAnalog2Values+0xb4>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4413      	add	r3, r2
 8007c08:	4a21      	ldr	r2, [pc, #132]	; (8007c90 <readAnalog2Values+0xb4>)
 8007c0a:	6013      	str	r3, [r2, #0]
	  for(int c=0;c<10;c++){
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	3301      	adds	r3, #1
 8007c10:	60fb      	str	r3, [r7, #12]
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2b09      	cmp	r3, #9
 8007c16:	ddec      	ble.n	8007bf2 <readAnalog2Values+0x16>
	  }
	  analogValue1=(uint16_t)(filter1/10);
 8007c18:	4b1d      	ldr	r3, [pc, #116]	; (8007c90 <readAnalog2Values+0xb4>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a1d      	ldr	r2, [pc, #116]	; (8007c94 <readAnalog2Values+0xb8>)
 8007c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c22:	08db      	lsrs	r3, r3, #3
 8007c24:	b29a      	uxth	r2, r3
 8007c26:	4b1c      	ldr	r3, [pc, #112]	; (8007c98 <readAnalog2Values+0xbc>)
 8007c28:	801a      	strh	r2, [r3, #0]
	  filter1=0;
 8007c2a:	4b19      	ldr	r3, [pc, #100]	; (8007c90 <readAnalog2Values+0xb4>)
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	601a      	str	r2, [r3, #0]
	  HAL_ADC_Stop (adc1);
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f7f9 ff8b 	bl	8001b4c <HAL_ADC_Stop>
	  HAL_ADC_Start(adc2);
 8007c36:	6838      	ldr	r0, [r7, #0]
 8007c38:	f7f9 fec2 	bl	80019c0 <HAL_ADC_Start>
	  for(int c=0;c<10;c++){
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	60bb      	str	r3, [r7, #8]
 8007c40:	e00f      	b.n	8007c62 <readAnalog2Values+0x86>
		  HAL_ADC_PollForConversion(adc2, ADCTIMEOUT);
 8007c42:	2105      	movs	r1, #5
 8007c44:	6838      	ldr	r0, [r7, #0]
 8007c46:	f7f9 ffb4 	bl	8001bb2 <HAL_ADC_PollForConversion>
		  filter2+=HAL_ADC_GetValue(adc2);
 8007c4a:	6838      	ldr	r0, [r7, #0]
 8007c4c:	f7fa f835 	bl	8001cba <HAL_ADC_GetValue>
 8007c50:	4602      	mov	r2, r0
 8007c52:	4b12      	ldr	r3, [pc, #72]	; (8007c9c <readAnalog2Values+0xc0>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4413      	add	r3, r2
 8007c58:	4a10      	ldr	r2, [pc, #64]	; (8007c9c <readAnalog2Values+0xc0>)
 8007c5a:	6013      	str	r3, [r2, #0]
	  for(int c=0;c<10;c++){
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	3301      	adds	r3, #1
 8007c60:	60bb      	str	r3, [r7, #8]
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	2b09      	cmp	r3, #9
 8007c66:	ddec      	ble.n	8007c42 <readAnalog2Values+0x66>
	  }
	  analogValue2=(uint16_t)(filter2/10);
 8007c68:	4b0c      	ldr	r3, [pc, #48]	; (8007c9c <readAnalog2Values+0xc0>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4a09      	ldr	r2, [pc, #36]	; (8007c94 <readAnalog2Values+0xb8>)
 8007c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c72:	08db      	lsrs	r3, r3, #3
 8007c74:	b29a      	uxth	r2, r3
 8007c76:	4b0a      	ldr	r3, [pc, #40]	; (8007ca0 <readAnalog2Values+0xc4>)
 8007c78:	801a      	strh	r2, [r3, #0]
	  filter2=0;
 8007c7a:	4b08      	ldr	r3, [pc, #32]	; (8007c9c <readAnalog2Values+0xc0>)
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	601a      	str	r2, [r3, #0]
	  HAL_ADC_Stop (adc2);
 8007c80:	6838      	ldr	r0, [r7, #0]
 8007c82:	f7f9 ff63 	bl	8001b4c <HAL_ADC_Stop>
}
 8007c86:	bf00      	nop
 8007c88:	3710      	adds	r7, #16
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}
 8007c8e:	bf00      	nop
 8007c90:	200049c0 	.word	0x200049c0
 8007c94:	cccccccd 	.word	0xcccccccd
 8007c98:	20004cf6 	.word	0x20004cf6
 8007c9c:	200049c4 	.word	0x200049c4
 8007ca0:	20004cf4 	.word	0x20004cf4

08007ca4 <getAnalogValue1>:
uint16_t getAnalogValue1(void){return analogValue1;}
 8007ca4:	b480      	push	{r7}
 8007ca6:	af00      	add	r7, sp, #0
 8007ca8:	4b03      	ldr	r3, [pc, #12]	; (8007cb8 <getAnalogValue1+0x14>)
 8007caa:	881b      	ldrh	r3, [r3, #0]
 8007cac:	4618      	mov	r0, r3
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr
 8007cb6:	bf00      	nop
 8007cb8:	20004cf6 	.word	0x20004cf6

08007cbc <getAnalogValue2>:
uint16_t getAnalogValue2(void){return analogValue2;}
 8007cbc:	b480      	push	{r7}
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	4b03      	ldr	r3, [pc, #12]	; (8007cd0 <getAnalogValue2+0x14>)
 8007cc2:	881b      	ldrh	r3, [r3, #0]
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ccc:	4770      	bx	lr
 8007cce:	bf00      	nop
 8007cd0:	20004cf4 	.word	0x20004cf4

08007cd4 <valuesMap>:
 * @param inMax -> input interval maximum value
 * @param outMin -> output interval minumum value
 * @param outMax -> output interval maximum value
 * @return output value
 */
uint16_t valuesMap(uint16_t inValue, uint16_t inMin, uint16_t inMax, uint16_t outMin, uint16_t outMax) {
 8007cd4:	b490      	push	{r4, r7}
 8007cd6:	b082      	sub	sp, #8
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	4604      	mov	r4, r0
 8007cdc:	4608      	mov	r0, r1
 8007cde:	4611      	mov	r1, r2
 8007ce0:	461a      	mov	r2, r3
 8007ce2:	4623      	mov	r3, r4
 8007ce4:	80fb      	strh	r3, [r7, #6]
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	80bb      	strh	r3, [r7, #4]
 8007cea:	460b      	mov	r3, r1
 8007cec:	807b      	strh	r3, [r7, #2]
 8007cee:	4613      	mov	r3, r2
 8007cf0:	803b      	strh	r3, [r7, #0]
	return (inValue - inMin)*(outMax - outMin) / (inMax - inMin) + outMin;
 8007cf2:	88fa      	ldrh	r2, [r7, #6]
 8007cf4:	88bb      	ldrh	r3, [r7, #4]
 8007cf6:	1ad3      	subs	r3, r2, r3
 8007cf8:	8a39      	ldrh	r1, [r7, #16]
 8007cfa:	883a      	ldrh	r2, [r7, #0]
 8007cfc:	1a8a      	subs	r2, r1, r2
 8007cfe:	fb02 f203 	mul.w	r2, r2, r3
 8007d02:	8879      	ldrh	r1, [r7, #2]
 8007d04:	88bb      	ldrh	r3, [r7, #4]
 8007d06:	1acb      	subs	r3, r1, r3
 8007d08:	fb92 f3f3 	sdiv	r3, r2, r3
 8007d0c:	b29a      	uxth	r2, r3
 8007d0e:	883b      	ldrh	r3, [r7, #0]
 8007d10:	4413      	add	r3, r2
 8007d12:	b29b      	uxth	r3, r3
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3708      	adds	r7, #8
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bc90      	pop	{r4, r7}
 8007d1c:	4770      	bx	lr
	...

08007d20 <selectButton_Listenner_For_MenuControl>:
 * @param none
 * @return 0 -> didnt press
 * @return 1 -> short pressed
 * @return 2 -> long pressed
 * */
uint8_t selectButton_Listenner_For_MenuControl(void) {
 8007d20:	b580      	push	{r7, lr}
 8007d22:	af00      	add	r7, sp, #0
	if(READ_SELECT_BTN){
 8007d24:	2101      	movs	r1, #1
 8007d26:	480f      	ldr	r0, [pc, #60]	; (8007d64 <selectButton_Listenner_For_MenuControl+0x44>)
 8007d28:	f7fa fc90 	bl	800264c <HAL_GPIO_ReadPin>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d015      	beq.n	8007d5e <selectButton_Listenner_For_MenuControl+0x3e>
		if(selectbtncounter>=BTN_LONG_PRESS_TIME){ selectbtncounter=0;return 2;}
 8007d32:	4b0d      	ldr	r3, [pc, #52]	; (8007d68 <selectButton_Listenner_For_MenuControl+0x48>)
 8007d34:	881b      	ldrh	r3, [r3, #0]
 8007d36:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007d3a:	d304      	bcc.n	8007d46 <selectButton_Listenner_For_MenuControl+0x26>
 8007d3c:	4b0a      	ldr	r3, [pc, #40]	; (8007d68 <selectButton_Listenner_For_MenuControl+0x48>)
 8007d3e:	2200      	movs	r2, #0
 8007d40:	801a      	strh	r2, [r3, #0]
 8007d42:	2302      	movs	r3, #2
 8007d44:	e00c      	b.n	8007d60 <selectButton_Listenner_For_MenuControl+0x40>
		if(selectbtncounter>=BTN_SHORT_PRESS_TIME){ selectbtncounter=0;return 1;}
 8007d46:	4b08      	ldr	r3, [pc, #32]	; (8007d68 <selectButton_Listenner_For_MenuControl+0x48>)
 8007d48:	881b      	ldrh	r3, [r3, #0]
 8007d4a:	2b09      	cmp	r3, #9
 8007d4c:	d904      	bls.n	8007d58 <selectButton_Listenner_For_MenuControl+0x38>
 8007d4e:	4b06      	ldr	r3, [pc, #24]	; (8007d68 <selectButton_Listenner_For_MenuControl+0x48>)
 8007d50:	2200      	movs	r2, #0
 8007d52:	801a      	strh	r2, [r3, #0]
 8007d54:	2301      	movs	r3, #1
 8007d56:	e003      	b.n	8007d60 <selectButton_Listenner_For_MenuControl+0x40>
		selectbtncounter=0;
 8007d58:	4b03      	ldr	r3, [pc, #12]	; (8007d68 <selectButton_Listenner_For_MenuControl+0x48>)
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	801a      	strh	r2, [r3, #0]
	}
	return 0;
 8007d5e:	2300      	movs	r3, #0
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	bd80      	pop	{r7, pc}
 8007d64:	40020400 	.word	0x40020400
 8007d68:	200049c8 	.word	0x200049c8

08007d6c <plusButton_Listenner_For_MenuControl>:
 * @param none
 * @return 0 -> didnt press
 * @return 1 -> short pressed
 * @return 2 -> long pressed
 * */
uint8_t plusButton_Listenner_For_MenuControl(void) {
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	af00      	add	r7, sp, #0

	if(READ_PLUS_BTN){
 8007d70:	2102      	movs	r1, #2
 8007d72:	480f      	ldr	r0, [pc, #60]	; (8007db0 <plusButton_Listenner_For_MenuControl+0x44>)
 8007d74:	f7fa fc6a 	bl	800264c <HAL_GPIO_ReadPin>
 8007d78:	4603      	mov	r3, r0
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d015      	beq.n	8007daa <plusButton_Listenner_For_MenuControl+0x3e>
		if(plusbtncounter>=BTN_LONG_PRESS_TIME){ plusbtncounter=0;return 2;}
 8007d7e:	4b0d      	ldr	r3, [pc, #52]	; (8007db4 <plusButton_Listenner_For_MenuControl+0x48>)
 8007d80:	881b      	ldrh	r3, [r3, #0]
 8007d82:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007d86:	d304      	bcc.n	8007d92 <plusButton_Listenner_For_MenuControl+0x26>
 8007d88:	4b0a      	ldr	r3, [pc, #40]	; (8007db4 <plusButton_Listenner_For_MenuControl+0x48>)
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	801a      	strh	r2, [r3, #0]
 8007d8e:	2302      	movs	r3, #2
 8007d90:	e00c      	b.n	8007dac <plusButton_Listenner_For_MenuControl+0x40>
		if(plusbtncounter>=BTN_SHORT_PRESS_TIME){ plusbtncounter=0;return 1;}
 8007d92:	4b08      	ldr	r3, [pc, #32]	; (8007db4 <plusButton_Listenner_For_MenuControl+0x48>)
 8007d94:	881b      	ldrh	r3, [r3, #0]
 8007d96:	2b09      	cmp	r3, #9
 8007d98:	d904      	bls.n	8007da4 <plusButton_Listenner_For_MenuControl+0x38>
 8007d9a:	4b06      	ldr	r3, [pc, #24]	; (8007db4 <plusButton_Listenner_For_MenuControl+0x48>)
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	801a      	strh	r2, [r3, #0]
 8007da0:	2301      	movs	r3, #1
 8007da2:	e003      	b.n	8007dac <plusButton_Listenner_For_MenuControl+0x40>
		plusbtncounter=0;
 8007da4:	4b03      	ldr	r3, [pc, #12]	; (8007db4 <plusButton_Listenner_For_MenuControl+0x48>)
 8007da6:	2200      	movs	r2, #0
 8007da8:	801a      	strh	r2, [r3, #0]
	}
	return 0;
 8007daa:	2300      	movs	r3, #0
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	bd80      	pop	{r7, pc}
 8007db0:	40020400 	.word	0x40020400
 8007db4:	200049ca 	.word	0x200049ca

08007db8 <minusButton_Listenner_For_MenuControl>:
 * @param none
 * @return 0 -> didnt press
 * @return 1 -> short pressed
 * @return 2 -> long pressed
 * */
uint8_t minusButton_Listenner_For_MenuControl(void) {
 8007db8:	b580      	push	{r7, lr}
 8007dba:	af00      	add	r7, sp, #0
	if(READ_MINUS_BTN){
 8007dbc:	2120      	movs	r1, #32
 8007dbe:	480f      	ldr	r0, [pc, #60]	; (8007dfc <minusButton_Listenner_For_MenuControl+0x44>)
 8007dc0:	f7fa fc44 	bl	800264c <HAL_GPIO_ReadPin>
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d015      	beq.n	8007df6 <minusButton_Listenner_For_MenuControl+0x3e>
		if(minusbtncounter>=BTN_LONG_PRESS_TIME){ minusbtncounter=0;return 2;}
 8007dca:	4b0d      	ldr	r3, [pc, #52]	; (8007e00 <minusButton_Listenner_For_MenuControl+0x48>)
 8007dcc:	881b      	ldrh	r3, [r3, #0]
 8007dce:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007dd2:	d304      	bcc.n	8007dde <minusButton_Listenner_For_MenuControl+0x26>
 8007dd4:	4b0a      	ldr	r3, [pc, #40]	; (8007e00 <minusButton_Listenner_For_MenuControl+0x48>)
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	801a      	strh	r2, [r3, #0]
 8007dda:	2302      	movs	r3, #2
 8007ddc:	e00c      	b.n	8007df8 <minusButton_Listenner_For_MenuControl+0x40>
		if(minusbtncounter>=BTN_SHORT_PRESS_TIME){ minusbtncounter=0;return 1;}
 8007dde:	4b08      	ldr	r3, [pc, #32]	; (8007e00 <minusButton_Listenner_For_MenuControl+0x48>)
 8007de0:	881b      	ldrh	r3, [r3, #0]
 8007de2:	2b09      	cmp	r3, #9
 8007de4:	d904      	bls.n	8007df0 <minusButton_Listenner_For_MenuControl+0x38>
 8007de6:	4b06      	ldr	r3, [pc, #24]	; (8007e00 <minusButton_Listenner_For_MenuControl+0x48>)
 8007de8:	2200      	movs	r2, #0
 8007dea:	801a      	strh	r2, [r3, #0]
 8007dec:	2301      	movs	r3, #1
 8007dee:	e003      	b.n	8007df8 <minusButton_Listenner_For_MenuControl+0x40>
		minusbtncounter=0;
 8007df0:	4b03      	ldr	r3, [pc, #12]	; (8007e00 <minusButton_Listenner_For_MenuControl+0x48>)
 8007df2:	2200      	movs	r2, #0
 8007df4:	801a      	strh	r2, [r3, #0]
	}
	return 0;
 8007df6:	2300      	movs	r3, #0
}
 8007df8:	4618      	mov	r0, r3
 8007dfa:	bd80      	pop	{r7, pc}
 8007dfc:	40020800 	.word	0x40020800
 8007e00:	200049cc 	.word	0x200049cc

08007e04 <btnParameterInit>:
/* @brief drivers parameter values initalize
 * @param none
 * @return none
 * */
void btnParameterInit(void){
 8007e04:	b580      	push	{r7, lr}
 8007e06:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&BTNCOUNTER);
 8007e08:	4811      	ldr	r0, [pc, #68]	; (8007e50 <btnParameterInit+0x4c>)
 8007e0a:	f7fb fe64 	bl	8003ad6 <HAL_TIM_Base_Start_IT>
	drv1.angle=0;
 8007e0e:	4b11      	ldr	r3, [pc, #68]	; (8007e54 <btnParameterInit+0x50>)
 8007e10:	2200      	movs	r2, #0
 8007e12:	809a      	strh	r2, [r3, #4]
	drv1.pid_kd=0;
 8007e14:	4b0f      	ldr	r3, [pc, #60]	; (8007e54 <btnParameterInit+0x50>)
 8007e16:	2200      	movs	r2, #0
 8007e18:	701a      	strb	r2, [r3, #0]
	drv1.pid_ki=0;
 8007e1a:	4b0e      	ldr	r3, [pc, #56]	; (8007e54 <btnParameterInit+0x50>)
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	705a      	strb	r2, [r3, #1]
	drv1.pid_kp=0;
 8007e20:	4b0c      	ldr	r3, [pc, #48]	; (8007e54 <btnParameterInit+0x50>)
 8007e22:	2200      	movs	r2, #0
 8007e24:	709a      	strb	r2, [r3, #2]
	drv1.factor=0;
 8007e26:	4b0b      	ldr	r3, [pc, #44]	; (8007e54 <btnParameterInit+0x50>)
 8007e28:	2200      	movs	r2, #0
 8007e2a:	70da      	strb	r2, [r3, #3]
	drv2.angle=0;
 8007e2c:	4b0a      	ldr	r3, [pc, #40]	; (8007e58 <btnParameterInit+0x54>)
 8007e2e:	2200      	movs	r2, #0
 8007e30:	809a      	strh	r2, [r3, #4]
	drv2.pid_kd=1;
 8007e32:	4b09      	ldr	r3, [pc, #36]	; (8007e58 <btnParameterInit+0x54>)
 8007e34:	2201      	movs	r2, #1
 8007e36:	701a      	strb	r2, [r3, #0]
	drv2.pid_ki=1;
 8007e38:	4b07      	ldr	r3, [pc, #28]	; (8007e58 <btnParameterInit+0x54>)
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	705a      	strb	r2, [r3, #1]
	drv2.pid_kp=10;
 8007e3e:	4b06      	ldr	r3, [pc, #24]	; (8007e58 <btnParameterInit+0x54>)
 8007e40:	220a      	movs	r2, #10
 8007e42:	709a      	strb	r2, [r3, #2]
	drv2.factor=5;
 8007e44:	4b04      	ldr	r3, [pc, #16]	; (8007e58 <btnParameterInit+0x54>)
 8007e46:	2205      	movs	r2, #5
 8007e48:	70da      	strb	r2, [r3, #3]
}
 8007e4a:	bf00      	nop
 8007e4c:	bd80      	pop	{r7, pc}
 8007e4e:	bf00      	nop
 8007e50:	20004c30 	.word	0x20004c30
 8007e54:	20004cf8 	.word	0x20004cf8
 8007e58:	20004d00 	.word	0x20004d00

08007e5c <setDriver1AngleValue>:
/* @brief set the angle to motor driver 1 interface
 * @param angle -> driver angle value
 * @return none
 * */
void setDriver1AngleValue(uint16_t angle){
 8007e5c:	b480      	push	{r7}
 8007e5e:	b083      	sub	sp, #12
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	4603      	mov	r3, r0
 8007e64:	80fb      	strh	r3, [r7, #6]
	drv1.angle=angle;
 8007e66:	4a04      	ldr	r2, [pc, #16]	; (8007e78 <setDriver1AngleValue+0x1c>)
 8007e68:	88fb      	ldrh	r3, [r7, #6]
 8007e6a:	8093      	strh	r3, [r2, #4]
}
 8007e6c:	bf00      	nop
 8007e6e:	370c      	adds	r7, #12
 8007e70:	46bd      	mov	sp, r7
 8007e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e76:	4770      	bx	lr
 8007e78:	20004cf8 	.word	0x20004cf8

08007e7c <setDriver2AngleValue>:
/* @brief set the angle to motor driver 2 interface
 * @param angle -> driver angle value
 * @return none
 * */
void setDriver2AngleValue(uint16_t angle){
 8007e7c:	b480      	push	{r7}
 8007e7e:	b083      	sub	sp, #12
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	4603      	mov	r3, r0
 8007e84:	80fb      	strh	r3, [r7, #6]
	drv2.angle=angle;
 8007e86:	4a04      	ldr	r2, [pc, #16]	; (8007e98 <setDriver2AngleValue+0x1c>)
 8007e88:	88fb      	ldrh	r3, [r7, #6]
 8007e8a:	8093      	strh	r3, [r2, #4]
}
 8007e8c:	bf00      	nop
 8007e8e:	370c      	adds	r7, #12
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr
 8007e98:	20004d00 	.word	0x20004d00

08007e9c <buttonController>:
/* @brief controlling and sending values of drivers
 * @param none
 * @return none
 * */
void buttonController(void){
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	af00      	add	r7, sp, #0
	static bool selectedMDI=true; //selected motor driver interface
	static uint8_t selectBtnListenner=0,plusBtnListenner=0,minusBtnListenner=0;
	static item=0;
	if(selectedMDI){
 8007ea0:	4b98      	ldr	r3, [pc, #608]	; (8008104 <buttonController+0x268>)
 8007ea2:	781b      	ldrb	r3, [r3, #0]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	f000 80be 	beq.w	8008026 <buttonController+0x18a>
		if(2==selectBtnListenner){ selectedMDI=false; selectedLcd=1; item=0;}
 8007eaa:	4b97      	ldr	r3, [pc, #604]	; (8008108 <buttonController+0x26c>)
 8007eac:	781b      	ldrb	r3, [r3, #0]
 8007eae:	2b02      	cmp	r3, #2
 8007eb0:	d108      	bne.n	8007ec4 <buttonController+0x28>
 8007eb2:	4b94      	ldr	r3, [pc, #592]	; (8008104 <buttonController+0x268>)
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	701a      	strb	r2, [r3, #0]
 8007eb8:	4b94      	ldr	r3, [pc, #592]	; (800810c <buttonController+0x270>)
 8007eba:	2201      	movs	r2, #1
 8007ebc:	701a      	strb	r2, [r3, #0]
 8007ebe:	4b94      	ldr	r3, [pc, #592]	; (8008110 <buttonController+0x274>)
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	601a      	str	r2, [r3, #0]
		if(1==selectBtnListenner){
 8007ec4:	4b90      	ldr	r3, [pc, #576]	; (8008108 <buttonController+0x26c>)
 8007ec6:	781b      	ldrb	r3, [r3, #0]
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d110      	bne.n	8007eee <buttonController+0x52>
			if(item<ITEM_MAX)item++;
 8007ecc:	4b90      	ldr	r3, [pc, #576]	; (8008110 <buttonController+0x274>)
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	2b02      	cmp	r3, #2
 8007ed2:	dc05      	bgt.n	8007ee0 <buttonController+0x44>
 8007ed4:	4b8e      	ldr	r3, [pc, #568]	; (8008110 <buttonController+0x274>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	3301      	adds	r3, #1
 8007eda:	4a8d      	ldr	r2, [pc, #564]	; (8008110 <buttonController+0x274>)
 8007edc:	6013      	str	r3, [r2, #0]
 8007ede:	e006      	b.n	8007eee <buttonController+0x52>
			else if(item==ITEM_MAX)item=0;
 8007ee0:	4b8b      	ldr	r3, [pc, #556]	; (8008110 <buttonController+0x274>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	2b03      	cmp	r3, #3
 8007ee6:	d102      	bne.n	8007eee <buttonController+0x52>
 8007ee8:	4b89      	ldr	r3, [pc, #548]	; (8008110 <buttonController+0x274>)
 8007eea:	2200      	movs	r2, #0
 8007eec:	601a      	str	r2, [r3, #0]
		}
		if(2==plusBtnListenner)selectedLcdItem=0;
 8007eee:	4b89      	ldr	r3, [pc, #548]	; (8008114 <buttonController+0x278>)
 8007ef0:	781b      	ldrb	r3, [r3, #0]
 8007ef2:	2b02      	cmp	r3, #2
 8007ef4:	d102      	bne.n	8007efc <buttonController+0x60>
 8007ef6:	4b88      	ldr	r3, [pc, #544]	; (8008118 <buttonController+0x27c>)
 8007ef8:	2200      	movs	r2, #0
 8007efa:	701a      	strb	r2, [r3, #0]
		if(1==plusBtnListenner){
 8007efc:	4b85      	ldr	r3, [pc, #532]	; (8008114 <buttonController+0x278>)
 8007efe:	781b      	ldrb	r3, [r3, #0]
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d142      	bne.n	8007f8a <buttonController+0xee>
			switch(item){
 8007f04:	4b82      	ldr	r3, [pc, #520]	; (8008110 <buttonController+0x274>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	2b03      	cmp	r3, #3
 8007f0a:	d83e      	bhi.n	8007f8a <buttonController+0xee>
 8007f0c:	a201      	add	r2, pc, #4	; (adr r2, 8007f14 <buttonController+0x78>)
 8007f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f12:	bf00      	nop
 8007f14:	08007f25 	.word	0x08007f25
 8007f18:	08007f3b 	.word	0x08007f3b
 8007f1c:	08007f51 	.word	0x08007f51
 8007f20:	08007f67 	.word	0x08007f67
			case 0: if(drv1.pid_kd<255) drv1.pid_kp++; break;
 8007f24:	4b7d      	ldr	r3, [pc, #500]	; (800811c <buttonController+0x280>)
 8007f26:	781b      	ldrb	r3, [r3, #0]
 8007f28:	2bff      	cmp	r3, #255	; 0xff
 8007f2a:	d027      	beq.n	8007f7c <buttonController+0xe0>
 8007f2c:	4b7b      	ldr	r3, [pc, #492]	; (800811c <buttonController+0x280>)
 8007f2e:	789b      	ldrb	r3, [r3, #2]
 8007f30:	3301      	adds	r3, #1
 8007f32:	b2da      	uxtb	r2, r3
 8007f34:	4b79      	ldr	r3, [pc, #484]	; (800811c <buttonController+0x280>)
 8007f36:	709a      	strb	r2, [r3, #2]
 8007f38:	e020      	b.n	8007f7c <buttonController+0xe0>
			case 1: if(drv1.pid_ki<255) drv1.pid_ki++; break;
 8007f3a:	4b78      	ldr	r3, [pc, #480]	; (800811c <buttonController+0x280>)
 8007f3c:	785b      	ldrb	r3, [r3, #1]
 8007f3e:	2bff      	cmp	r3, #255	; 0xff
 8007f40:	d01e      	beq.n	8007f80 <buttonController+0xe4>
 8007f42:	4b76      	ldr	r3, [pc, #472]	; (800811c <buttonController+0x280>)
 8007f44:	785b      	ldrb	r3, [r3, #1]
 8007f46:	3301      	adds	r3, #1
 8007f48:	b2da      	uxtb	r2, r3
 8007f4a:	4b74      	ldr	r3, [pc, #464]	; (800811c <buttonController+0x280>)
 8007f4c:	705a      	strb	r2, [r3, #1]
 8007f4e:	e017      	b.n	8007f80 <buttonController+0xe4>
			case 2: if(drv1.pid_kp<255) drv1.pid_kd++; break;
 8007f50:	4b72      	ldr	r3, [pc, #456]	; (800811c <buttonController+0x280>)
 8007f52:	789b      	ldrb	r3, [r3, #2]
 8007f54:	2bff      	cmp	r3, #255	; 0xff
 8007f56:	d015      	beq.n	8007f84 <buttonController+0xe8>
 8007f58:	4b70      	ldr	r3, [pc, #448]	; (800811c <buttonController+0x280>)
 8007f5a:	781b      	ldrb	r3, [r3, #0]
 8007f5c:	3301      	adds	r3, #1
 8007f5e:	b2da      	uxtb	r2, r3
 8007f60:	4b6e      	ldr	r3, [pc, #440]	; (800811c <buttonController+0x280>)
 8007f62:	701a      	strb	r2, [r3, #0]
 8007f64:	e00e      	b.n	8007f84 <buttonController+0xe8>
			case 3: if(drv1.factor<255) drv1.factor++; break;
 8007f66:	4b6d      	ldr	r3, [pc, #436]	; (800811c <buttonController+0x280>)
 8007f68:	78db      	ldrb	r3, [r3, #3]
 8007f6a:	2bff      	cmp	r3, #255	; 0xff
 8007f6c:	d00c      	beq.n	8007f88 <buttonController+0xec>
 8007f6e:	4b6b      	ldr	r3, [pc, #428]	; (800811c <buttonController+0x280>)
 8007f70:	78db      	ldrb	r3, [r3, #3]
 8007f72:	3301      	adds	r3, #1
 8007f74:	b2da      	uxtb	r2, r3
 8007f76:	4b69      	ldr	r3, [pc, #420]	; (800811c <buttonController+0x280>)
 8007f78:	70da      	strb	r2, [r3, #3]
 8007f7a:	e005      	b.n	8007f88 <buttonController+0xec>
			case 0: if(drv1.pid_kd<255) drv1.pid_kp++; break;
 8007f7c:	bf00      	nop
 8007f7e:	e004      	b.n	8007f8a <buttonController+0xee>
			case 1: if(drv1.pid_ki<255) drv1.pid_ki++; break;
 8007f80:	bf00      	nop
 8007f82:	e002      	b.n	8007f8a <buttonController+0xee>
			case 2: if(drv1.pid_kp<255) drv1.pid_kd++; break;
 8007f84:	bf00      	nop
 8007f86:	e000      	b.n	8007f8a <buttonController+0xee>
			case 3: if(drv1.factor<255) drv1.factor++; break;
 8007f88:	bf00      	nop
			}
		}
		if(2==minusBtnListenner)selectedLcdItem=1;
 8007f8a:	4b65      	ldr	r3, [pc, #404]	; (8008120 <buttonController+0x284>)
 8007f8c:	781b      	ldrb	r3, [r3, #0]
 8007f8e:	2b02      	cmp	r3, #2
 8007f90:	d102      	bne.n	8007f98 <buttonController+0xfc>
 8007f92:	4b61      	ldr	r3, [pc, #388]	; (8008118 <buttonController+0x27c>)
 8007f94:	2201      	movs	r2, #1
 8007f96:	701a      	strb	r2, [r3, #0]
		if(1==minusBtnListenner){
 8007f98:	4b61      	ldr	r3, [pc, #388]	; (8008120 <buttonController+0x284>)
 8007f9a:	781b      	ldrb	r3, [r3, #0]
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	f040 811a 	bne.w	80081d6 <buttonController+0x33a>
			switch(item){
 8007fa2:	4b5b      	ldr	r3, [pc, #364]	; (8008110 <buttonController+0x274>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	2b03      	cmp	r3, #3
 8007fa8:	f200 8115 	bhi.w	80081d6 <buttonController+0x33a>
 8007fac:	a201      	add	r2, pc, #4	; (adr r2, 8007fb4 <buttonController+0x118>)
 8007fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fb2:	bf00      	nop
 8007fb4:	08007fc5 	.word	0x08007fc5
 8007fb8:	08007fdd 	.word	0x08007fdd
 8007fbc:	08007ff5 	.word	0x08007ff5
 8007fc0:	0800800d 	.word	0x0800800d
			case 0: if(drv1.pid_kd>0) drv1.pid_kp--; break;
 8007fc4:	4b55      	ldr	r3, [pc, #340]	; (800811c <buttonController+0x280>)
 8007fc6:	781b      	ldrb	r3, [r3, #0]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	f000 80f5 	beq.w	80081b8 <buttonController+0x31c>
 8007fce:	4b53      	ldr	r3, [pc, #332]	; (800811c <buttonController+0x280>)
 8007fd0:	789b      	ldrb	r3, [r3, #2]
 8007fd2:	3b01      	subs	r3, #1
 8007fd4:	b2da      	uxtb	r2, r3
 8007fd6:	4b51      	ldr	r3, [pc, #324]	; (800811c <buttonController+0x280>)
 8007fd8:	709a      	strb	r2, [r3, #2]
 8007fda:	e0ed      	b.n	80081b8 <buttonController+0x31c>
			case 1: if(drv1.pid_ki>0) drv1.pid_ki--; break;
 8007fdc:	4b4f      	ldr	r3, [pc, #316]	; (800811c <buttonController+0x280>)
 8007fde:	785b      	ldrb	r3, [r3, #1]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	f000 80eb 	beq.w	80081bc <buttonController+0x320>
 8007fe6:	4b4d      	ldr	r3, [pc, #308]	; (800811c <buttonController+0x280>)
 8007fe8:	785b      	ldrb	r3, [r3, #1]
 8007fea:	3b01      	subs	r3, #1
 8007fec:	b2da      	uxtb	r2, r3
 8007fee:	4b4b      	ldr	r3, [pc, #300]	; (800811c <buttonController+0x280>)
 8007ff0:	705a      	strb	r2, [r3, #1]
 8007ff2:	e0e3      	b.n	80081bc <buttonController+0x320>
			case 2: if(drv1.pid_kp>0) drv1.pid_kd--; break;
 8007ff4:	4b49      	ldr	r3, [pc, #292]	; (800811c <buttonController+0x280>)
 8007ff6:	789b      	ldrb	r3, [r3, #2]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	f000 80e1 	beq.w	80081c0 <buttonController+0x324>
 8007ffe:	4b47      	ldr	r3, [pc, #284]	; (800811c <buttonController+0x280>)
 8008000:	781b      	ldrb	r3, [r3, #0]
 8008002:	3b01      	subs	r3, #1
 8008004:	b2da      	uxtb	r2, r3
 8008006:	4b45      	ldr	r3, [pc, #276]	; (800811c <buttonController+0x280>)
 8008008:	701a      	strb	r2, [r3, #0]
 800800a:	e0d9      	b.n	80081c0 <buttonController+0x324>
			case 3: if(drv1.factor>0) drv1.factor--; break;
 800800c:	4b43      	ldr	r3, [pc, #268]	; (800811c <buttonController+0x280>)
 800800e:	78db      	ldrb	r3, [r3, #3]
 8008010:	2b00      	cmp	r3, #0
 8008012:	f000 80d7 	beq.w	80081c4 <buttonController+0x328>
 8008016:	4b41      	ldr	r3, [pc, #260]	; (800811c <buttonController+0x280>)
 8008018:	78db      	ldrb	r3, [r3, #3]
 800801a:	3b01      	subs	r3, #1
 800801c:	b2da      	uxtb	r2, r3
 800801e:	4b3f      	ldr	r3, [pc, #252]	; (800811c <buttonController+0x280>)
 8008020:	70da      	strb	r2, [r3, #3]
 8008022:	bf00      	nop
 8008024:	e0ce      	b.n	80081c4 <buttonController+0x328>
			}
		}
	}
	else{
		if(2==selectBtnListenner){ selectedMDI=true; selectedLcd=0; item=0;}
 8008026:	4b38      	ldr	r3, [pc, #224]	; (8008108 <buttonController+0x26c>)
 8008028:	781b      	ldrb	r3, [r3, #0]
 800802a:	2b02      	cmp	r3, #2
 800802c:	d108      	bne.n	8008040 <buttonController+0x1a4>
 800802e:	4b35      	ldr	r3, [pc, #212]	; (8008104 <buttonController+0x268>)
 8008030:	2201      	movs	r2, #1
 8008032:	701a      	strb	r2, [r3, #0]
 8008034:	4b35      	ldr	r3, [pc, #212]	; (800810c <buttonController+0x270>)
 8008036:	2200      	movs	r2, #0
 8008038:	701a      	strb	r2, [r3, #0]
 800803a:	4b35      	ldr	r3, [pc, #212]	; (8008110 <buttonController+0x274>)
 800803c:	2200      	movs	r2, #0
 800803e:	601a      	str	r2, [r3, #0]
		if(1==selectBtnListenner){
 8008040:	4b31      	ldr	r3, [pc, #196]	; (8008108 <buttonController+0x26c>)
 8008042:	781b      	ldrb	r3, [r3, #0]
 8008044:	2b01      	cmp	r3, #1
 8008046:	d110      	bne.n	800806a <buttonController+0x1ce>
			if(item<ITEM_MAX)item++;
 8008048:	4b31      	ldr	r3, [pc, #196]	; (8008110 <buttonController+0x274>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	2b02      	cmp	r3, #2
 800804e:	dc05      	bgt.n	800805c <buttonController+0x1c0>
 8008050:	4b2f      	ldr	r3, [pc, #188]	; (8008110 <buttonController+0x274>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	3301      	adds	r3, #1
 8008056:	4a2e      	ldr	r2, [pc, #184]	; (8008110 <buttonController+0x274>)
 8008058:	6013      	str	r3, [r2, #0]
 800805a:	e006      	b.n	800806a <buttonController+0x1ce>
			else if(item==ITEM_MAX)item=0;
 800805c:	4b2c      	ldr	r3, [pc, #176]	; (8008110 <buttonController+0x274>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	2b03      	cmp	r3, #3
 8008062:	d102      	bne.n	800806a <buttonController+0x1ce>
 8008064:	4b2a      	ldr	r3, [pc, #168]	; (8008110 <buttonController+0x274>)
 8008066:	2200      	movs	r2, #0
 8008068:	601a      	str	r2, [r3, #0]
		}
		if(2==plusBtnListenner)selectedLcdItem=0;
 800806a:	4b2a      	ldr	r3, [pc, #168]	; (8008114 <buttonController+0x278>)
 800806c:	781b      	ldrb	r3, [r3, #0]
 800806e:	2b02      	cmp	r3, #2
 8008070:	d102      	bne.n	8008078 <buttonController+0x1dc>
 8008072:	4b29      	ldr	r3, [pc, #164]	; (8008118 <buttonController+0x27c>)
 8008074:	2200      	movs	r2, #0
 8008076:	701a      	strb	r2, [r3, #0]
		if(1==plusBtnListenner){
 8008078:	4b26      	ldr	r3, [pc, #152]	; (8008114 <buttonController+0x278>)
 800807a:	781b      	ldrb	r3, [r3, #0]
 800807c:	2b01      	cmp	r3, #1
 800807e:	d154      	bne.n	800812a <buttonController+0x28e>
			switch(item){
 8008080:	4b23      	ldr	r3, [pc, #140]	; (8008110 <buttonController+0x274>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	2b03      	cmp	r3, #3
 8008086:	d850      	bhi.n	800812a <buttonController+0x28e>
 8008088:	a201      	add	r2, pc, #4	; (adr r2, 8008090 <buttonController+0x1f4>)
 800808a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800808e:	bf00      	nop
 8008090:	080080a1 	.word	0x080080a1
 8008094:	080080b7 	.word	0x080080b7
 8008098:	080080cd 	.word	0x080080cd
 800809c:	080080e3 	.word	0x080080e3
			case 0: if(drv2.pid_kd<255) drv2.pid_kp++; break;
 80080a0:	4b20      	ldr	r3, [pc, #128]	; (8008124 <buttonController+0x288>)
 80080a2:	781b      	ldrb	r3, [r3, #0]
 80080a4:	2bff      	cmp	r3, #255	; 0xff
 80080a6:	d027      	beq.n	80080f8 <buttonController+0x25c>
 80080a8:	4b1e      	ldr	r3, [pc, #120]	; (8008124 <buttonController+0x288>)
 80080aa:	789b      	ldrb	r3, [r3, #2]
 80080ac:	3301      	adds	r3, #1
 80080ae:	b2da      	uxtb	r2, r3
 80080b0:	4b1c      	ldr	r3, [pc, #112]	; (8008124 <buttonController+0x288>)
 80080b2:	709a      	strb	r2, [r3, #2]
 80080b4:	e020      	b.n	80080f8 <buttonController+0x25c>
			case 1: if(drv2.pid_ki<255) drv2.pid_ki++; break;
 80080b6:	4b1b      	ldr	r3, [pc, #108]	; (8008124 <buttonController+0x288>)
 80080b8:	785b      	ldrb	r3, [r3, #1]
 80080ba:	2bff      	cmp	r3, #255	; 0xff
 80080bc:	d01e      	beq.n	80080fc <buttonController+0x260>
 80080be:	4b19      	ldr	r3, [pc, #100]	; (8008124 <buttonController+0x288>)
 80080c0:	785b      	ldrb	r3, [r3, #1]
 80080c2:	3301      	adds	r3, #1
 80080c4:	b2da      	uxtb	r2, r3
 80080c6:	4b17      	ldr	r3, [pc, #92]	; (8008124 <buttonController+0x288>)
 80080c8:	705a      	strb	r2, [r3, #1]
 80080ca:	e017      	b.n	80080fc <buttonController+0x260>
			case 2: if(drv2.pid_kp<255) drv2.pid_kd++; break;
 80080cc:	4b15      	ldr	r3, [pc, #84]	; (8008124 <buttonController+0x288>)
 80080ce:	789b      	ldrb	r3, [r3, #2]
 80080d0:	2bff      	cmp	r3, #255	; 0xff
 80080d2:	d015      	beq.n	8008100 <buttonController+0x264>
 80080d4:	4b13      	ldr	r3, [pc, #76]	; (8008124 <buttonController+0x288>)
 80080d6:	781b      	ldrb	r3, [r3, #0]
 80080d8:	3301      	adds	r3, #1
 80080da:	b2da      	uxtb	r2, r3
 80080dc:	4b11      	ldr	r3, [pc, #68]	; (8008124 <buttonController+0x288>)
 80080de:	701a      	strb	r2, [r3, #0]
 80080e0:	e00e      	b.n	8008100 <buttonController+0x264>
			case 3: if(drv2.factor<255) drv2.factor++; break;
 80080e2:	4b10      	ldr	r3, [pc, #64]	; (8008124 <buttonController+0x288>)
 80080e4:	78db      	ldrb	r3, [r3, #3]
 80080e6:	2bff      	cmp	r3, #255	; 0xff
 80080e8:	d01e      	beq.n	8008128 <buttonController+0x28c>
 80080ea:	4b0e      	ldr	r3, [pc, #56]	; (8008124 <buttonController+0x288>)
 80080ec:	78db      	ldrb	r3, [r3, #3]
 80080ee:	3301      	adds	r3, #1
 80080f0:	b2da      	uxtb	r2, r3
 80080f2:	4b0c      	ldr	r3, [pc, #48]	; (8008124 <buttonController+0x288>)
 80080f4:	70da      	strb	r2, [r3, #3]
 80080f6:	e017      	b.n	8008128 <buttonController+0x28c>
			case 0: if(drv2.pid_kd<255) drv2.pid_kp++; break;
 80080f8:	bf00      	nop
 80080fa:	e016      	b.n	800812a <buttonController+0x28e>
			case 1: if(drv2.pid_ki<255) drv2.pid_ki++; break;
 80080fc:	bf00      	nop
 80080fe:	e014      	b.n	800812a <buttonController+0x28e>
			case 2: if(drv2.pid_kp<255) drv2.pid_kd++; break;
 8008100:	bf00      	nop
 8008102:	e012      	b.n	800812a <buttonController+0x28e>
 8008104:	20000010 	.word	0x20000010
 8008108:	200049d0 	.word	0x200049d0
 800810c:	200049ce 	.word	0x200049ce
 8008110:	200049d4 	.word	0x200049d4
 8008114:	200049d8 	.word	0x200049d8
 8008118:	200049cf 	.word	0x200049cf
 800811c:	20004cf8 	.word	0x20004cf8
 8008120:	200049d9 	.word	0x200049d9
 8008124:	20004d00 	.word	0x20004d00
			case 3: if(drv2.factor<255) drv2.factor++; break;
 8008128:	bf00      	nop
			}
		}
		if(2==minusBtnListenner)selectedLcdItem=1;
 800812a:	4b35      	ldr	r3, [pc, #212]	; (8008200 <buttonController+0x364>)
 800812c:	781b      	ldrb	r3, [r3, #0]
 800812e:	2b02      	cmp	r3, #2
 8008130:	d102      	bne.n	8008138 <buttonController+0x29c>
 8008132:	4b34      	ldr	r3, [pc, #208]	; (8008204 <buttonController+0x368>)
 8008134:	2201      	movs	r2, #1
 8008136:	701a      	strb	r2, [r3, #0]
		if(1==minusBtnListenner){
 8008138:	4b31      	ldr	r3, [pc, #196]	; (8008200 <buttonController+0x364>)
 800813a:	781b      	ldrb	r3, [r3, #0]
 800813c:	2b01      	cmp	r3, #1
 800813e:	d14a      	bne.n	80081d6 <buttonController+0x33a>
			switch(item){
 8008140:	4b31      	ldr	r3, [pc, #196]	; (8008208 <buttonController+0x36c>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	2b03      	cmp	r3, #3
 8008146:	d846      	bhi.n	80081d6 <buttonController+0x33a>
 8008148:	a201      	add	r2, pc, #4	; (adr r2, 8008150 <buttonController+0x2b4>)
 800814a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800814e:	bf00      	nop
 8008150:	08008161 	.word	0x08008161
 8008154:	08008177 	.word	0x08008177
 8008158:	0800818d 	.word	0x0800818d
 800815c:	080081a3 	.word	0x080081a3
			case 0: if(drv2.pid_kd>0) drv2.pid_kp--; break;
 8008160:	4b2a      	ldr	r3, [pc, #168]	; (800820c <buttonController+0x370>)
 8008162:	781b      	ldrb	r3, [r3, #0]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d02f      	beq.n	80081c8 <buttonController+0x32c>
 8008168:	4b28      	ldr	r3, [pc, #160]	; (800820c <buttonController+0x370>)
 800816a:	789b      	ldrb	r3, [r3, #2]
 800816c:	3b01      	subs	r3, #1
 800816e:	b2da      	uxtb	r2, r3
 8008170:	4b26      	ldr	r3, [pc, #152]	; (800820c <buttonController+0x370>)
 8008172:	709a      	strb	r2, [r3, #2]
 8008174:	e028      	b.n	80081c8 <buttonController+0x32c>
			case 1: if(drv2.pid_ki>0) drv2.pid_ki--; break;
 8008176:	4b25      	ldr	r3, [pc, #148]	; (800820c <buttonController+0x370>)
 8008178:	785b      	ldrb	r3, [r3, #1]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d026      	beq.n	80081cc <buttonController+0x330>
 800817e:	4b23      	ldr	r3, [pc, #140]	; (800820c <buttonController+0x370>)
 8008180:	785b      	ldrb	r3, [r3, #1]
 8008182:	3b01      	subs	r3, #1
 8008184:	b2da      	uxtb	r2, r3
 8008186:	4b21      	ldr	r3, [pc, #132]	; (800820c <buttonController+0x370>)
 8008188:	705a      	strb	r2, [r3, #1]
 800818a:	e01f      	b.n	80081cc <buttonController+0x330>
			case 2: if(drv2.pid_kp>0) drv2.pid_kd--; break;
 800818c:	4b1f      	ldr	r3, [pc, #124]	; (800820c <buttonController+0x370>)
 800818e:	789b      	ldrb	r3, [r3, #2]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d01d      	beq.n	80081d0 <buttonController+0x334>
 8008194:	4b1d      	ldr	r3, [pc, #116]	; (800820c <buttonController+0x370>)
 8008196:	781b      	ldrb	r3, [r3, #0]
 8008198:	3b01      	subs	r3, #1
 800819a:	b2da      	uxtb	r2, r3
 800819c:	4b1b      	ldr	r3, [pc, #108]	; (800820c <buttonController+0x370>)
 800819e:	701a      	strb	r2, [r3, #0]
 80081a0:	e016      	b.n	80081d0 <buttonController+0x334>
			case 3: if(drv2.factor>0) drv2.factor--; break;
 80081a2:	4b1a      	ldr	r3, [pc, #104]	; (800820c <buttonController+0x370>)
 80081a4:	78db      	ldrb	r3, [r3, #3]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d014      	beq.n	80081d4 <buttonController+0x338>
 80081aa:	4b18      	ldr	r3, [pc, #96]	; (800820c <buttonController+0x370>)
 80081ac:	78db      	ldrb	r3, [r3, #3]
 80081ae:	3b01      	subs	r3, #1
 80081b0:	b2da      	uxtb	r2, r3
 80081b2:	4b16      	ldr	r3, [pc, #88]	; (800820c <buttonController+0x370>)
 80081b4:	70da      	strb	r2, [r3, #3]
 80081b6:	e00d      	b.n	80081d4 <buttonController+0x338>
			case 0: if(drv1.pid_kd>0) drv1.pid_kp--; break;
 80081b8:	bf00      	nop
 80081ba:	e00c      	b.n	80081d6 <buttonController+0x33a>
			case 1: if(drv1.pid_ki>0) drv1.pid_ki--; break;
 80081bc:	bf00      	nop
 80081be:	e00a      	b.n	80081d6 <buttonController+0x33a>
			case 2: if(drv1.pid_kp>0) drv1.pid_kd--; break;
 80081c0:	bf00      	nop
 80081c2:	e008      	b.n	80081d6 <buttonController+0x33a>
			case 3: if(drv1.factor>0) drv1.factor--; break;
 80081c4:	bf00      	nop
 80081c6:	e006      	b.n	80081d6 <buttonController+0x33a>
			case 0: if(drv2.pid_kd>0) drv2.pid_kp--; break;
 80081c8:	bf00      	nop
 80081ca:	e004      	b.n	80081d6 <buttonController+0x33a>
			case 1: if(drv2.pid_ki>0) drv2.pid_ki--; break;
 80081cc:	bf00      	nop
 80081ce:	e002      	b.n	80081d6 <buttonController+0x33a>
			case 2: if(drv2.pid_kp>0) drv2.pid_kd--; break;
 80081d0:	bf00      	nop
 80081d2:	e000      	b.n	80081d6 <buttonController+0x33a>
			case 3: if(drv2.factor>0) drv2.factor--; break;
 80081d4:	bf00      	nop
			}
		}
	}

	selectBtnListenner=selectButton_Listenner_For_MenuControl();
 80081d6:	f7ff fda3 	bl	8007d20 <selectButton_Listenner_For_MenuControl>
 80081da:	4603      	mov	r3, r0
 80081dc:	461a      	mov	r2, r3
 80081de:	4b0c      	ldr	r3, [pc, #48]	; (8008210 <buttonController+0x374>)
 80081e0:	701a      	strb	r2, [r3, #0]
	plusBtnListenner=plusButton_Listenner_For_MenuControl();
 80081e2:	f7ff fdc3 	bl	8007d6c <plusButton_Listenner_For_MenuControl>
 80081e6:	4603      	mov	r3, r0
 80081e8:	461a      	mov	r2, r3
 80081ea:	4b0a      	ldr	r3, [pc, #40]	; (8008214 <buttonController+0x378>)
 80081ec:	701a      	strb	r2, [r3, #0]
	minusBtnListenner=minusButton_Listenner_For_MenuControl();
 80081ee:	f7ff fde3 	bl	8007db8 <minusButton_Listenner_For_MenuControl>
 80081f2:	4603      	mov	r3, r0
 80081f4:	461a      	mov	r2, r3
 80081f6:	4b02      	ldr	r3, [pc, #8]	; (8008200 <buttonController+0x364>)
 80081f8:	701a      	strb	r2, [r3, #0]
	//"drv1= %x - %x - %x - %x\n",drv1.pid_kd,drv1.pid_ki,drv1.pid_kp,drv1.factor
	//"drv2= %x - %x - %x - %x\n",drv2.pid_kd,drv2.pid_ki,drv2.pid_kp,drv2.factor

}
 80081fa:	bf00      	nop
 80081fc:	bd80      	pop	{r7, pc}
 80081fe:	bf00      	nop
 8008200:	200049d9 	.word	0x200049d9
 8008204:	200049cf 	.word	0x200049cf
 8008208:	200049d4 	.word	0x200049d4
 800820c:	20004d00 	.word	0x20004d00
 8008210:	200049d0 	.word	0x200049d0
 8008214:	200049d8 	.word	0x200049d8

08008218 <transmissionDriver1>:
void transmissionDriver1(void){
 8008218:	b590      	push	{r4, r7, lr}
 800821a:	b083      	sub	sp, #12
 800821c:	af02      	add	r7, sp, #8
	MDI_sendDataChannel1Ver2(drv1.angle,drv1.pid_kp,drv1.pid_ki,drv1.pid_kd,drv1.factor);
 800821e:	4b09      	ldr	r3, [pc, #36]	; (8008244 <transmissionDriver1+0x2c>)
 8008220:	8898      	ldrh	r0, [r3, #4]
 8008222:	4b08      	ldr	r3, [pc, #32]	; (8008244 <transmissionDriver1+0x2c>)
 8008224:	7899      	ldrb	r1, [r3, #2]
 8008226:	4b07      	ldr	r3, [pc, #28]	; (8008244 <transmissionDriver1+0x2c>)
 8008228:	785a      	ldrb	r2, [r3, #1]
 800822a:	4b06      	ldr	r3, [pc, #24]	; (8008244 <transmissionDriver1+0x2c>)
 800822c:	781c      	ldrb	r4, [r3, #0]
 800822e:	4b05      	ldr	r3, [pc, #20]	; (8008244 <transmissionDriver1+0x2c>)
 8008230:	78db      	ldrb	r3, [r3, #3]
 8008232:	9300      	str	r3, [sp, #0]
 8008234:	4623      	mov	r3, r4
 8008236:	f000 fef1 	bl	800901c <MDI_sendDataChannel1Ver2>
}
 800823a:	bf00      	nop
 800823c:	3704      	adds	r7, #4
 800823e:	46bd      	mov	sp, r7
 8008240:	bd90      	pop	{r4, r7, pc}
 8008242:	bf00      	nop
 8008244:	20004cf8 	.word	0x20004cf8

08008248 <transmissionDriver2>:
void transmissionDriver2(void){
 8008248:	b590      	push	{r4, r7, lr}
 800824a:	b083      	sub	sp, #12
 800824c:	af02      	add	r7, sp, #8
	MDI_sendDataChannel2Ver2(drv2.angle,drv2.pid_kp,drv2.pid_ki,drv2.pid_kd,drv2.factor);
 800824e:	4b09      	ldr	r3, [pc, #36]	; (8008274 <transmissionDriver2+0x2c>)
 8008250:	8898      	ldrh	r0, [r3, #4]
 8008252:	4b08      	ldr	r3, [pc, #32]	; (8008274 <transmissionDriver2+0x2c>)
 8008254:	7899      	ldrb	r1, [r3, #2]
 8008256:	4b07      	ldr	r3, [pc, #28]	; (8008274 <transmissionDriver2+0x2c>)
 8008258:	785a      	ldrb	r2, [r3, #1]
 800825a:	4b06      	ldr	r3, [pc, #24]	; (8008274 <transmissionDriver2+0x2c>)
 800825c:	781c      	ldrb	r4, [r3, #0]
 800825e:	4b05      	ldr	r3, [pc, #20]	; (8008274 <transmissionDriver2+0x2c>)
 8008260:	78db      	ldrb	r3, [r3, #3]
 8008262:	9300      	str	r3, [sp, #0]
 8008264:	4623      	mov	r3, r4
 8008266:	f000 ffdd 	bl	8009224 <MDI_sendDataChannel2Ver2>
}
 800826a:	bf00      	nop
 800826c:	3704      	adds	r7, #4
 800826e:	46bd      	mov	sp, r7
 8008270:	bd90      	pop	{r4, r7, pc}
 8008272:	bf00      	nop
 8008274:	20004d00 	.word	0x20004d00

08008278 <getDriver1TransmitVal>:
mD_interface getDriver1TransmitVal(void){
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
	return drv1;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	4a05      	ldr	r2, [pc, #20]	; (8008298 <getDriver1TransmitVal+0x20>)
 8008284:	6811      	ldr	r1, [r2, #0]
 8008286:	6019      	str	r1, [r3, #0]
 8008288:	8892      	ldrh	r2, [r2, #4]
 800828a:	809a      	strh	r2, [r3, #4]
}
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	370c      	adds	r7, #12
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr
 8008298:	20004cf8 	.word	0x20004cf8

0800829c <getDriver2TransmitVal>:
mD_interface getDriver2TransmitVal(void){
 800829c:	b480      	push	{r7}
 800829e:	b083      	sub	sp, #12
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
	return drv2;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	4a05      	ldr	r2, [pc, #20]	; (80082bc <getDriver2TransmitVal+0x20>)
 80082a8:	6811      	ldr	r1, [r2, #0]
 80082aa:	6019      	str	r1, [r3, #0]
 80082ac:	8892      	ldrh	r2, [r2, #4]
 80082ae:	809a      	strh	r2, [r3, #4]
}
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	370c      	adds	r7, #12
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr
 80082bc:	20004d00 	.word	0x20004d00

080082c0 <getSelectedLcdVal>:
uint8_t getSelectedLcdVal(void){return selectedLcd;}
 80082c0:	b480      	push	{r7}
 80082c2:	af00      	add	r7, sp, #0
 80082c4:	4b03      	ldr	r3, [pc, #12]	; (80082d4 <getSelectedLcdVal+0x14>)
 80082c6:	781b      	ldrb	r3, [r3, #0]
 80082c8:	4618      	mov	r0, r3
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr
 80082d2:	bf00      	nop
 80082d4:	200049ce 	.word	0x200049ce

080082d8 <getSelectedLcdItemVal>:
uint8_t getSelectedLcdItemVal(void){return selectedLcdItem;}
 80082d8:	b480      	push	{r7}
 80082da:	af00      	add	r7, sp, #0
 80082dc:	4b03      	ldr	r3, [pc, #12]	; (80082ec <getSelectedLcdItemVal+0x14>)
 80082de:	781b      	ldrb	r3, [r3, #0]
 80082e0:	4618      	mov	r0, r3
 80082e2:	46bd      	mov	sp, r7
 80082e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e8:	4770      	bx	lr
 80082ea:	bf00      	nop
 80082ec:	200049cf 	.word	0x200049cf

080082f0 <lcd_Init>:

/* @brief lcd module initalize
 * @param none
 * @return none
 * */
void lcd_Init(void){
 80082f0:	b590      	push	{r4, r7, lr}
 80082f2:	b095      	sub	sp, #84	; 0x54
 80082f4:	af14      	add	r7, sp, #80	; 0x50
	LCD_i2cDeviceCheck(LCD_I2C_CHANNEL1);
 80082f6:	4c48      	ldr	r4, [pc, #288]	; (8008418 <lcd_Init+0x128>)
 80082f8:	4668      	mov	r0, sp
 80082fa:	f104 0310 	add.w	r3, r4, #16
 80082fe:	2244      	movs	r2, #68	; 0x44
 8008300:	4619      	mov	r1, r3
 8008302:	f001 fa6d 	bl	80097e0 <memcpy>
 8008306:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800830a:	f000 fb2f 	bl	800896c <LCD_i2cDeviceCheck>
	LCD_Init(LCD_I2C_CHANNEL1);
 800830e:	4c42      	ldr	r4, [pc, #264]	; (8008418 <lcd_Init+0x128>)
 8008310:	4668      	mov	r0, sp
 8008312:	f104 0310 	add.w	r3, r4, #16
 8008316:	2244      	movs	r2, #68	; 0x44
 8008318:	4619      	mov	r1, r3
 800831a:	f001 fa61 	bl	80097e0 <memcpy>
 800831e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008322:	f000 fde5 	bl	8008ef0 <LCD_Init>
	LCD_BackLight(LCD_I2C_CHANNEL1,LCD_BL_ON);
 8008326:	4c3c      	ldr	r4, [pc, #240]	; (8008418 <lcd_Init+0x128>)
 8008328:	2308      	movs	r3, #8
 800832a:	9311      	str	r3, [sp, #68]	; 0x44
 800832c:	4668      	mov	r0, sp
 800832e:	f104 0310 	add.w	r3, r4, #16
 8008332:	2244      	movs	r2, #68	; 0x44
 8008334:	4619      	mov	r1, r3
 8008336:	f001 fa53 	bl	80097e0 <memcpy>
 800833a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800833e:	f000 fd9b 	bl	8008e78 <LCD_BackLight>
	LCD_SetCursor(LCD_I2C_CHANNEL1,0,0);
 8008342:	4c35      	ldr	r4, [pc, #212]	; (8008418 <lcd_Init+0x128>)
 8008344:	2300      	movs	r3, #0
 8008346:	9312      	str	r3, [sp, #72]	; 0x48
 8008348:	2300      	movs	r3, #0
 800834a:	9311      	str	r3, [sp, #68]	; 0x44
 800834c:	4668      	mov	r0, sp
 800834e:	f104 0310 	add.w	r3, r4, #16
 8008352:	2244      	movs	r2, #68	; 0x44
 8008354:	4619      	mov	r1, r3
 8008356:	f001 fa43 	bl	80097e0 <memcpy>
 800835a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800835e:	f000 fc15 	bl	8008b8c <LCD_SetCursor>

	LCD_Send_String(LCD_I2C_CHANNEL1,"TEST",STR_NOSLIDE);
 8008362:	4c2d      	ldr	r4, [pc, #180]	; (8008418 <lcd_Init+0x128>)
 8008364:	2300      	movs	r3, #0
 8008366:	9312      	str	r3, [sp, #72]	; 0x48
 8008368:	4b2c      	ldr	r3, [pc, #176]	; (800841c <lcd_Init+0x12c>)
 800836a:	9311      	str	r3, [sp, #68]	; 0x44
 800836c:	4668      	mov	r0, sp
 800836e:	f104 0310 	add.w	r3, r4, #16
 8008372:	2244      	movs	r2, #68	; 0x44
 8008374:	4619      	mov	r1, r3
 8008376:	f001 fa33 	bl	80097e0 <memcpy>
 800837a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800837e:	f000 fc45 	bl	8008c0c <LCD_Send_String>

	LCD_i2cDeviceCheck(LCD_I2C_CHANNEL2);
 8008382:	4c27      	ldr	r4, [pc, #156]	; (8008420 <lcd_Init+0x130>)
 8008384:	4668      	mov	r0, sp
 8008386:	f104 0310 	add.w	r3, r4, #16
 800838a:	2244      	movs	r2, #68	; 0x44
 800838c:	4619      	mov	r1, r3
 800838e:	f001 fa27 	bl	80097e0 <memcpy>
 8008392:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008396:	f000 fae9 	bl	800896c <LCD_i2cDeviceCheck>
	LCD_Init(LCD_I2C_CHANNEL2);
 800839a:	4c21      	ldr	r4, [pc, #132]	; (8008420 <lcd_Init+0x130>)
 800839c:	4668      	mov	r0, sp
 800839e:	f104 0310 	add.w	r3, r4, #16
 80083a2:	2244      	movs	r2, #68	; 0x44
 80083a4:	4619      	mov	r1, r3
 80083a6:	f001 fa1b 	bl	80097e0 <memcpy>
 80083aa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80083ae:	f000 fd9f 	bl	8008ef0 <LCD_Init>
	LCD_BackLight(LCD_I2C_CHANNEL2,LCD_BL_ON);
 80083b2:	4c1b      	ldr	r4, [pc, #108]	; (8008420 <lcd_Init+0x130>)
 80083b4:	2308      	movs	r3, #8
 80083b6:	9311      	str	r3, [sp, #68]	; 0x44
 80083b8:	4668      	mov	r0, sp
 80083ba:	f104 0310 	add.w	r3, r4, #16
 80083be:	2244      	movs	r2, #68	; 0x44
 80083c0:	4619      	mov	r1, r3
 80083c2:	f001 fa0d 	bl	80097e0 <memcpy>
 80083c6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80083ca:	f000 fd55 	bl	8008e78 <LCD_BackLight>
	LCD_SetCursor(LCD_I2C_CHANNEL2,0,0);
 80083ce:	4c14      	ldr	r4, [pc, #80]	; (8008420 <lcd_Init+0x130>)
 80083d0:	2300      	movs	r3, #0
 80083d2:	9312      	str	r3, [sp, #72]	; 0x48
 80083d4:	2300      	movs	r3, #0
 80083d6:	9311      	str	r3, [sp, #68]	; 0x44
 80083d8:	4668      	mov	r0, sp
 80083da:	f104 0310 	add.w	r3, r4, #16
 80083de:	2244      	movs	r2, #68	; 0x44
 80083e0:	4619      	mov	r1, r3
 80083e2:	f001 f9fd 	bl	80097e0 <memcpy>
 80083e6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80083ea:	f000 fbcf 	bl	8008b8c <LCD_SetCursor>

	LCD_Send_String(LCD_I2C_CHANNEL1,"TEST",STR_NOSLIDE);
 80083ee:	4c0a      	ldr	r4, [pc, #40]	; (8008418 <lcd_Init+0x128>)
 80083f0:	2300      	movs	r3, #0
 80083f2:	9312      	str	r3, [sp, #72]	; 0x48
 80083f4:	4b09      	ldr	r3, [pc, #36]	; (800841c <lcd_Init+0x12c>)
 80083f6:	9311      	str	r3, [sp, #68]	; 0x44
 80083f8:	4668      	mov	r0, sp
 80083fa:	f104 0310 	add.w	r3, r4, #16
 80083fe:	2244      	movs	r2, #68	; 0x44
 8008400:	4619      	mov	r1, r3
 8008402:	f001 f9ed 	bl	80097e0 <memcpy>
 8008406:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800840a:	f000 fbff 	bl	8008c0c <LCD_Send_String>

}
 800840e:	bf00      	nop
 8008410:	3704      	adds	r7, #4
 8008412:	46bd      	mov	sp, r7
 8008414:	bd90      	pop	{r4, r7, pc}
 8008416:	bf00      	nop
 8008418:	20004a80 	.word	0x20004a80
 800841c:	0800a030 	.word	0x0800a030
 8008420:	20004ad4 	.word	0x20004ad4

08008424 <printToLcdDrv1Receive>:
void printToLcdDrv1Receive(mD_interface gets,bool isSelected){
 8008424:	b590      	push	{r4, r7, lr}
 8008426:	b099      	sub	sp, #100	; 0x64
 8008428:	af14      	add	r7, sp, #80	; 0x50
 800842a:	f107 0308 	add.w	r3, r7, #8
 800842e:	e883 0003 	stmia.w	r3, {r0, r1}
 8008432:	4613      	mov	r3, r2
 8008434:	71fb      	strb	r3, [r7, #7]
	LCD_SetCursor(LCD_I2C_CHANNEL1,1,1);
 8008436:	4c30      	ldr	r4, [pc, #192]	; (80084f8 <printToLcdDrv1Receive+0xd4>)
 8008438:	2301      	movs	r3, #1
 800843a:	9312      	str	r3, [sp, #72]	; 0x48
 800843c:	2301      	movs	r3, #1
 800843e:	9311      	str	r3, [sp, #68]	; 0x44
 8008440:	4668      	mov	r0, sp
 8008442:	f104 0310 	add.w	r3, r4, #16
 8008446:	2244      	movs	r2, #68	; 0x44
 8008448:	4619      	mov	r1, r3
 800844a:	f001 f9c9 	bl	80097e0 <memcpy>
 800844e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008452:	f000 fb9b 	bl	8008b8c <LCD_SetCursor>
	if(isSelected)	sprintf(lcdBuff,"-Gln1-a:%03d p:%02x",gets.angle,gets.pid_kp);
 8008456:	79fb      	ldrb	r3, [r7, #7]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d007      	beq.n	800846c <printToLcdDrv1Receive+0x48>
 800845c:	89bb      	ldrh	r3, [r7, #12]
 800845e:	461a      	mov	r2, r3
 8008460:	7abb      	ldrb	r3, [r7, #10]
 8008462:	4926      	ldr	r1, [pc, #152]	; (80084fc <printToLcdDrv1Receive+0xd8>)
 8008464:	4826      	ldr	r0, [pc, #152]	; (8008500 <printToLcdDrv1Receive+0xdc>)
 8008466:	f001 f9cf 	bl	8009808 <siprintf>
 800846a:	e006      	b.n	800847a <printToLcdDrv1Receive+0x56>
	else	sprintf(lcdBuff,"Gln1 a:%03d p:%02x",gets.angle,gets.pid_kp);
 800846c:	89bb      	ldrh	r3, [r7, #12]
 800846e:	461a      	mov	r2, r3
 8008470:	7abb      	ldrb	r3, [r7, #10]
 8008472:	4924      	ldr	r1, [pc, #144]	; (8008504 <printToLcdDrv1Receive+0xe0>)
 8008474:	4822      	ldr	r0, [pc, #136]	; (8008500 <printToLcdDrv1Receive+0xdc>)
 8008476:	f001 f9c7 	bl	8009808 <siprintf>
	LCD_Send_String(LCD_I2C_CHANNEL1,lcdBuff,STR_NOSLIDE);
 800847a:	4c1f      	ldr	r4, [pc, #124]	; (80084f8 <printToLcdDrv1Receive+0xd4>)
 800847c:	2300      	movs	r3, #0
 800847e:	9312      	str	r3, [sp, #72]	; 0x48
 8008480:	4b1f      	ldr	r3, [pc, #124]	; (8008500 <printToLcdDrv1Receive+0xdc>)
 8008482:	9311      	str	r3, [sp, #68]	; 0x44
 8008484:	4668      	mov	r0, sp
 8008486:	f104 0310 	add.w	r3, r4, #16
 800848a:	2244      	movs	r2, #68	; 0x44
 800848c:	4619      	mov	r1, r3
 800848e:	f001 f9a7 	bl	80097e0 <memcpy>
 8008492:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008496:	f000 fbb9 	bl	8008c0c <LCD_Send_String>
	LCD_SetCursor(LCD_I2C_CHANNEL1,2,1);
 800849a:	4c17      	ldr	r4, [pc, #92]	; (80084f8 <printToLcdDrv1Receive+0xd4>)
 800849c:	2301      	movs	r3, #1
 800849e:	9312      	str	r3, [sp, #72]	; 0x48
 80084a0:	2302      	movs	r3, #2
 80084a2:	9311      	str	r3, [sp, #68]	; 0x44
 80084a4:	4668      	mov	r0, sp
 80084a6:	f104 0310 	add.w	r3, r4, #16
 80084aa:	2244      	movs	r2, #68	; 0x44
 80084ac:	4619      	mov	r1, r3
 80084ae:	f001 f997 	bl	80097e0 <memcpy>
 80084b2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80084b6:	f000 fb69 	bl	8008b8c <LCD_SetCursor>
	sprintf(lcdBuff,"i:%02x d:%02x f:%02x",gets.pid_ki,gets.pid_kd,gets.factor);
 80084ba:	7a7b      	ldrb	r3, [r7, #9]
 80084bc:	461a      	mov	r2, r3
 80084be:	7a3b      	ldrb	r3, [r7, #8]
 80084c0:	4619      	mov	r1, r3
 80084c2:	7afb      	ldrb	r3, [r7, #11]
 80084c4:	9300      	str	r3, [sp, #0]
 80084c6:	460b      	mov	r3, r1
 80084c8:	490f      	ldr	r1, [pc, #60]	; (8008508 <printToLcdDrv1Receive+0xe4>)
 80084ca:	480d      	ldr	r0, [pc, #52]	; (8008500 <printToLcdDrv1Receive+0xdc>)
 80084cc:	f001 f99c 	bl	8009808 <siprintf>
	LCD_Send_String(LCD_I2C_CHANNEL1,lcdBuff,STR_NOSLIDE);
 80084d0:	4c09      	ldr	r4, [pc, #36]	; (80084f8 <printToLcdDrv1Receive+0xd4>)
 80084d2:	2300      	movs	r3, #0
 80084d4:	9312      	str	r3, [sp, #72]	; 0x48
 80084d6:	4b0a      	ldr	r3, [pc, #40]	; (8008500 <printToLcdDrv1Receive+0xdc>)
 80084d8:	9311      	str	r3, [sp, #68]	; 0x44
 80084da:	4668      	mov	r0, sp
 80084dc:	f104 0310 	add.w	r3, r4, #16
 80084e0:	2244      	movs	r2, #68	; 0x44
 80084e2:	4619      	mov	r1, r3
 80084e4:	f001 f97c 	bl	80097e0 <memcpy>
 80084e8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80084ec:	f000 fb8e 	bl	8008c0c <LCD_Send_String>
}
 80084f0:	bf00      	nop
 80084f2:	3714      	adds	r7, #20
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd90      	pop	{r4, r7, pc}
 80084f8:	20004a80 	.word	0x20004a80
 80084fc:	0800a038 	.word	0x0800a038
 8008500:	20004d08 	.word	0x20004d08
 8008504:	0800a04c 	.word	0x0800a04c
 8008508:	0800a060 	.word	0x0800a060

0800850c <printToLcdDrv1Transmit>:
void printToLcdDrv1Transmit(mD_interface sends,bool isSelected){
 800850c:	b590      	push	{r4, r7, lr}
 800850e:	b099      	sub	sp, #100	; 0x64
 8008510:	af14      	add	r7, sp, #80	; 0x50
 8008512:	f107 0308 	add.w	r3, r7, #8
 8008516:	e883 0003 	stmia.w	r3, {r0, r1}
 800851a:	4613      	mov	r3, r2
 800851c:	71fb      	strb	r3, [r7, #7]
	LCD_SetCursor(LCD_I2C_CHANNEL1,1,1);
 800851e:	4c30      	ldr	r4, [pc, #192]	; (80085e0 <printToLcdDrv1Transmit+0xd4>)
 8008520:	2301      	movs	r3, #1
 8008522:	9312      	str	r3, [sp, #72]	; 0x48
 8008524:	2301      	movs	r3, #1
 8008526:	9311      	str	r3, [sp, #68]	; 0x44
 8008528:	4668      	mov	r0, sp
 800852a:	f104 0310 	add.w	r3, r4, #16
 800852e:	2244      	movs	r2, #68	; 0x44
 8008530:	4619      	mov	r1, r3
 8008532:	f001 f955 	bl	80097e0 <memcpy>
 8008536:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800853a:	f000 fb27 	bl	8008b8c <LCD_SetCursor>
	if(isSelected)	sprintf(lcdBuff,"-Gdn1-a:%03d p:%02x",sends.angle,sends.pid_kp);
 800853e:	79fb      	ldrb	r3, [r7, #7]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d007      	beq.n	8008554 <printToLcdDrv1Transmit+0x48>
 8008544:	89bb      	ldrh	r3, [r7, #12]
 8008546:	461a      	mov	r2, r3
 8008548:	7abb      	ldrb	r3, [r7, #10]
 800854a:	4926      	ldr	r1, [pc, #152]	; (80085e4 <printToLcdDrv1Transmit+0xd8>)
 800854c:	4826      	ldr	r0, [pc, #152]	; (80085e8 <printToLcdDrv1Transmit+0xdc>)
 800854e:	f001 f95b 	bl	8009808 <siprintf>
 8008552:	e006      	b.n	8008562 <printToLcdDrv1Transmit+0x56>
	else sprintf(lcdBuff,"Gdn1 a:%03d p:%02x",sends.angle,sends.pid_kp);
 8008554:	89bb      	ldrh	r3, [r7, #12]
 8008556:	461a      	mov	r2, r3
 8008558:	7abb      	ldrb	r3, [r7, #10]
 800855a:	4924      	ldr	r1, [pc, #144]	; (80085ec <printToLcdDrv1Transmit+0xe0>)
 800855c:	4822      	ldr	r0, [pc, #136]	; (80085e8 <printToLcdDrv1Transmit+0xdc>)
 800855e:	f001 f953 	bl	8009808 <siprintf>
	LCD_Send_String(LCD_I2C_CHANNEL1,lcdBuff,STR_NOSLIDE);
 8008562:	4c1f      	ldr	r4, [pc, #124]	; (80085e0 <printToLcdDrv1Transmit+0xd4>)
 8008564:	2300      	movs	r3, #0
 8008566:	9312      	str	r3, [sp, #72]	; 0x48
 8008568:	4b1f      	ldr	r3, [pc, #124]	; (80085e8 <printToLcdDrv1Transmit+0xdc>)
 800856a:	9311      	str	r3, [sp, #68]	; 0x44
 800856c:	4668      	mov	r0, sp
 800856e:	f104 0310 	add.w	r3, r4, #16
 8008572:	2244      	movs	r2, #68	; 0x44
 8008574:	4619      	mov	r1, r3
 8008576:	f001 f933 	bl	80097e0 <memcpy>
 800857a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800857e:	f000 fb45 	bl	8008c0c <LCD_Send_String>
	LCD_SetCursor(LCD_I2C_CHANNEL1,2,1);
 8008582:	4c17      	ldr	r4, [pc, #92]	; (80085e0 <printToLcdDrv1Transmit+0xd4>)
 8008584:	2301      	movs	r3, #1
 8008586:	9312      	str	r3, [sp, #72]	; 0x48
 8008588:	2302      	movs	r3, #2
 800858a:	9311      	str	r3, [sp, #68]	; 0x44
 800858c:	4668      	mov	r0, sp
 800858e:	f104 0310 	add.w	r3, r4, #16
 8008592:	2244      	movs	r2, #68	; 0x44
 8008594:	4619      	mov	r1, r3
 8008596:	f001 f923 	bl	80097e0 <memcpy>
 800859a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800859e:	f000 faf5 	bl	8008b8c <LCD_SetCursor>
	sprintf(lcdBuff,"i:%02x d:%02x f:%02x",sends.pid_ki,sends.pid_kd,sends.factor);
 80085a2:	7a7b      	ldrb	r3, [r7, #9]
 80085a4:	461a      	mov	r2, r3
 80085a6:	7a3b      	ldrb	r3, [r7, #8]
 80085a8:	4619      	mov	r1, r3
 80085aa:	7afb      	ldrb	r3, [r7, #11]
 80085ac:	9300      	str	r3, [sp, #0]
 80085ae:	460b      	mov	r3, r1
 80085b0:	490f      	ldr	r1, [pc, #60]	; (80085f0 <printToLcdDrv1Transmit+0xe4>)
 80085b2:	480d      	ldr	r0, [pc, #52]	; (80085e8 <printToLcdDrv1Transmit+0xdc>)
 80085b4:	f001 f928 	bl	8009808 <siprintf>
	LCD_Send_String(LCD_I2C_CHANNEL1,lcdBuff,STR_NOSLIDE);
 80085b8:	4c09      	ldr	r4, [pc, #36]	; (80085e0 <printToLcdDrv1Transmit+0xd4>)
 80085ba:	2300      	movs	r3, #0
 80085bc:	9312      	str	r3, [sp, #72]	; 0x48
 80085be:	4b0a      	ldr	r3, [pc, #40]	; (80085e8 <printToLcdDrv1Transmit+0xdc>)
 80085c0:	9311      	str	r3, [sp, #68]	; 0x44
 80085c2:	4668      	mov	r0, sp
 80085c4:	f104 0310 	add.w	r3, r4, #16
 80085c8:	2244      	movs	r2, #68	; 0x44
 80085ca:	4619      	mov	r1, r3
 80085cc:	f001 f908 	bl	80097e0 <memcpy>
 80085d0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80085d4:	f000 fb1a 	bl	8008c0c <LCD_Send_String>
}
 80085d8:	bf00      	nop
 80085da:	3714      	adds	r7, #20
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd90      	pop	{r4, r7, pc}
 80085e0:	20004a80 	.word	0x20004a80
 80085e4:	0800a078 	.word	0x0800a078
 80085e8:	20004d08 	.word	0x20004d08
 80085ec:	0800a08c 	.word	0x0800a08c
 80085f0:	0800a060 	.word	0x0800a060

080085f4 <printToLcdDrv2Receive>:
void printToLcdDrv2Receive(mD_interface gets,bool isSelected){
 80085f4:	b590      	push	{r4, r7, lr}
 80085f6:	b099      	sub	sp, #100	; 0x64
 80085f8:	af14      	add	r7, sp, #80	; 0x50
 80085fa:	f107 0308 	add.w	r3, r7, #8
 80085fe:	e883 0003 	stmia.w	r3, {r0, r1}
 8008602:	4613      	mov	r3, r2
 8008604:	71fb      	strb	r3, [r7, #7]
	LCD_SetCursor(LCD_I2C_CHANNEL2,1,1);
 8008606:	4c30      	ldr	r4, [pc, #192]	; (80086c8 <printToLcdDrv2Receive+0xd4>)
 8008608:	2301      	movs	r3, #1
 800860a:	9312      	str	r3, [sp, #72]	; 0x48
 800860c:	2301      	movs	r3, #1
 800860e:	9311      	str	r3, [sp, #68]	; 0x44
 8008610:	4668      	mov	r0, sp
 8008612:	f104 0310 	add.w	r3, r4, #16
 8008616:	2244      	movs	r2, #68	; 0x44
 8008618:	4619      	mov	r1, r3
 800861a:	f001 f8e1 	bl	80097e0 <memcpy>
 800861e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008622:	f000 fab3 	bl	8008b8c <LCD_SetCursor>
	if(isSelected)	sprintf(lcdBuff,"-Gln2-a:%03d p:%02x",gets.angle,gets.pid_kp);
 8008626:	79fb      	ldrb	r3, [r7, #7]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d007      	beq.n	800863c <printToLcdDrv2Receive+0x48>
 800862c:	89bb      	ldrh	r3, [r7, #12]
 800862e:	461a      	mov	r2, r3
 8008630:	7abb      	ldrb	r3, [r7, #10]
 8008632:	4926      	ldr	r1, [pc, #152]	; (80086cc <printToLcdDrv2Receive+0xd8>)
 8008634:	4826      	ldr	r0, [pc, #152]	; (80086d0 <printToLcdDrv2Receive+0xdc>)
 8008636:	f001 f8e7 	bl	8009808 <siprintf>
 800863a:	e006      	b.n	800864a <printToLcdDrv2Receive+0x56>
	else	sprintf(lcdBuff,"Gln2 a:%03d p:%02x",gets.angle,gets.pid_kp);
 800863c:	89bb      	ldrh	r3, [r7, #12]
 800863e:	461a      	mov	r2, r3
 8008640:	7abb      	ldrb	r3, [r7, #10]
 8008642:	4924      	ldr	r1, [pc, #144]	; (80086d4 <printToLcdDrv2Receive+0xe0>)
 8008644:	4822      	ldr	r0, [pc, #136]	; (80086d0 <printToLcdDrv2Receive+0xdc>)
 8008646:	f001 f8df 	bl	8009808 <siprintf>
	LCD_Send_String(LCD_I2C_CHANNEL2,lcdBuff,STR_NOSLIDE);
 800864a:	4c1f      	ldr	r4, [pc, #124]	; (80086c8 <printToLcdDrv2Receive+0xd4>)
 800864c:	2300      	movs	r3, #0
 800864e:	9312      	str	r3, [sp, #72]	; 0x48
 8008650:	4b1f      	ldr	r3, [pc, #124]	; (80086d0 <printToLcdDrv2Receive+0xdc>)
 8008652:	9311      	str	r3, [sp, #68]	; 0x44
 8008654:	4668      	mov	r0, sp
 8008656:	f104 0310 	add.w	r3, r4, #16
 800865a:	2244      	movs	r2, #68	; 0x44
 800865c:	4619      	mov	r1, r3
 800865e:	f001 f8bf 	bl	80097e0 <memcpy>
 8008662:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008666:	f000 fad1 	bl	8008c0c <LCD_Send_String>
	LCD_SetCursor(LCD_I2C_CHANNEL2,2,1);
 800866a:	4c17      	ldr	r4, [pc, #92]	; (80086c8 <printToLcdDrv2Receive+0xd4>)
 800866c:	2301      	movs	r3, #1
 800866e:	9312      	str	r3, [sp, #72]	; 0x48
 8008670:	2302      	movs	r3, #2
 8008672:	9311      	str	r3, [sp, #68]	; 0x44
 8008674:	4668      	mov	r0, sp
 8008676:	f104 0310 	add.w	r3, r4, #16
 800867a:	2244      	movs	r2, #68	; 0x44
 800867c:	4619      	mov	r1, r3
 800867e:	f001 f8af 	bl	80097e0 <memcpy>
 8008682:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8008686:	f000 fa81 	bl	8008b8c <LCD_SetCursor>
	sprintf(lcdBuff,"i:%02x d:%02x f:%02x",gets.pid_ki,gets.pid_kd,gets.factor);
 800868a:	7a7b      	ldrb	r3, [r7, #9]
 800868c:	461a      	mov	r2, r3
 800868e:	7a3b      	ldrb	r3, [r7, #8]
 8008690:	4619      	mov	r1, r3
 8008692:	7afb      	ldrb	r3, [r7, #11]
 8008694:	9300      	str	r3, [sp, #0]
 8008696:	460b      	mov	r3, r1
 8008698:	490f      	ldr	r1, [pc, #60]	; (80086d8 <printToLcdDrv2Receive+0xe4>)
 800869a:	480d      	ldr	r0, [pc, #52]	; (80086d0 <printToLcdDrv2Receive+0xdc>)
 800869c:	f001 f8b4 	bl	8009808 <siprintf>
	LCD_Send_String(LCD_I2C_CHANNEL2,lcdBuff,STR_NOSLIDE);
 80086a0:	4c09      	ldr	r4, [pc, #36]	; (80086c8 <printToLcdDrv2Receive+0xd4>)
 80086a2:	2300      	movs	r3, #0
 80086a4:	9312      	str	r3, [sp, #72]	; 0x48
 80086a6:	4b0a      	ldr	r3, [pc, #40]	; (80086d0 <printToLcdDrv2Receive+0xdc>)
 80086a8:	9311      	str	r3, [sp, #68]	; 0x44
 80086aa:	4668      	mov	r0, sp
 80086ac:	f104 0310 	add.w	r3, r4, #16
 80086b0:	2244      	movs	r2, #68	; 0x44
 80086b2:	4619      	mov	r1, r3
 80086b4:	f001 f894 	bl	80097e0 <memcpy>
 80086b8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80086bc:	f000 faa6 	bl	8008c0c <LCD_Send_String>
}
 80086c0:	bf00      	nop
 80086c2:	3714      	adds	r7, #20
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd90      	pop	{r4, r7, pc}
 80086c8:	20004ad4 	.word	0x20004ad4
 80086cc:	0800a0a0 	.word	0x0800a0a0
 80086d0:	20004d08 	.word	0x20004d08
 80086d4:	0800a0b4 	.word	0x0800a0b4
 80086d8:	0800a060 	.word	0x0800a060

080086dc <printToLcdDrv2Transmit>:
void printToLcdDrv2Transmit(mD_interface sends,bool isSelected){
 80086dc:	b590      	push	{r4, r7, lr}
 80086de:	b099      	sub	sp, #100	; 0x64
 80086e0:	af14      	add	r7, sp, #80	; 0x50
 80086e2:	f107 0308 	add.w	r3, r7, #8
 80086e6:	e883 0003 	stmia.w	r3, {r0, r1}
 80086ea:	4613      	mov	r3, r2
 80086ec:	71fb      	strb	r3, [r7, #7]
	LCD_SetCursor(LCD_I2C_CHANNEL2,1,1);
 80086ee:	4c30      	ldr	r4, [pc, #192]	; (80087b0 <printToLcdDrv2Transmit+0xd4>)
 80086f0:	2301      	movs	r3, #1
 80086f2:	9312      	str	r3, [sp, #72]	; 0x48
 80086f4:	2301      	movs	r3, #1
 80086f6:	9311      	str	r3, [sp, #68]	; 0x44
 80086f8:	4668      	mov	r0, sp
 80086fa:	f104 0310 	add.w	r3, r4, #16
 80086fe:	2244      	movs	r2, #68	; 0x44
 8008700:	4619      	mov	r1, r3
 8008702:	f001 f86d 	bl	80097e0 <memcpy>
 8008706:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800870a:	f000 fa3f 	bl	8008b8c <LCD_SetCursor>
	if(isSelected)	sprintf(lcdBuff,"-Gdn2-a:%03d p:%02x",sends.angle,sends.pid_kp);
 800870e:	79fb      	ldrb	r3, [r7, #7]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d007      	beq.n	8008724 <printToLcdDrv2Transmit+0x48>
 8008714:	89bb      	ldrh	r3, [r7, #12]
 8008716:	461a      	mov	r2, r3
 8008718:	7abb      	ldrb	r3, [r7, #10]
 800871a:	4926      	ldr	r1, [pc, #152]	; (80087b4 <printToLcdDrv2Transmit+0xd8>)
 800871c:	4826      	ldr	r0, [pc, #152]	; (80087b8 <printToLcdDrv2Transmit+0xdc>)
 800871e:	f001 f873 	bl	8009808 <siprintf>
 8008722:	e006      	b.n	8008732 <printToLcdDrv2Transmit+0x56>
	else	sprintf(lcdBuff,"Gdn2 a:%03d p:%02x",sends.angle,sends.pid_kp);
 8008724:	89bb      	ldrh	r3, [r7, #12]
 8008726:	461a      	mov	r2, r3
 8008728:	7abb      	ldrb	r3, [r7, #10]
 800872a:	4924      	ldr	r1, [pc, #144]	; (80087bc <printToLcdDrv2Transmit+0xe0>)
 800872c:	4822      	ldr	r0, [pc, #136]	; (80087b8 <printToLcdDrv2Transmit+0xdc>)
 800872e:	f001 f86b 	bl	8009808 <siprintf>
	LCD_Send_String(LCD_I2C_CHANNEL2,lcdBuff,STR_NOSLIDE);
 8008732:	4c1f      	ldr	r4, [pc, #124]	; (80087b0 <printToLcdDrv2Transmit+0xd4>)
 8008734:	2300      	movs	r3, #0
 8008736:	9312      	str	r3, [sp, #72]	; 0x48
 8008738:	4b1f      	ldr	r3, [pc, #124]	; (80087b8 <printToLcdDrv2Transmit+0xdc>)
 800873a:	9311      	str	r3, [sp, #68]	; 0x44
 800873c:	4668      	mov	r0, sp
 800873e:	f104 0310 	add.w	r3, r4, #16
 8008742:	2244      	movs	r2, #68	; 0x44
 8008744:	4619      	mov	r1, r3
 8008746:	f001 f84b 	bl	80097e0 <memcpy>
 800874a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800874e:	f000 fa5d 	bl	8008c0c <LCD_Send_String>
	LCD_SetCursor(LCD_I2C_CHANNEL2,2,1);
 8008752:	4c17      	ldr	r4, [pc, #92]	; (80087b0 <printToLcdDrv2Transmit+0xd4>)
 8008754:	2301      	movs	r3, #1
 8008756:	9312      	str	r3, [sp, #72]	; 0x48
 8008758:	2302      	movs	r3, #2
 800875a:	9311      	str	r3, [sp, #68]	; 0x44
 800875c:	4668      	mov	r0, sp
 800875e:	f104 0310 	add.w	r3, r4, #16
 8008762:	2244      	movs	r2, #68	; 0x44
 8008764:	4619      	mov	r1, r3
 8008766:	f001 f83b 	bl	80097e0 <memcpy>
 800876a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800876e:	f000 fa0d 	bl	8008b8c <LCD_SetCursor>
	sprintf(lcdBuff,"i:%02x d:%02x f:%02x",sends.pid_ki,sends.pid_kd,sends.factor);
 8008772:	7a7b      	ldrb	r3, [r7, #9]
 8008774:	461a      	mov	r2, r3
 8008776:	7a3b      	ldrb	r3, [r7, #8]
 8008778:	4619      	mov	r1, r3
 800877a:	7afb      	ldrb	r3, [r7, #11]
 800877c:	9300      	str	r3, [sp, #0]
 800877e:	460b      	mov	r3, r1
 8008780:	490f      	ldr	r1, [pc, #60]	; (80087c0 <printToLcdDrv2Transmit+0xe4>)
 8008782:	480d      	ldr	r0, [pc, #52]	; (80087b8 <printToLcdDrv2Transmit+0xdc>)
 8008784:	f001 f840 	bl	8009808 <siprintf>
	LCD_Send_String(LCD_I2C_CHANNEL2,lcdBuff,STR_NOSLIDE);
 8008788:	4c09      	ldr	r4, [pc, #36]	; (80087b0 <printToLcdDrv2Transmit+0xd4>)
 800878a:	2300      	movs	r3, #0
 800878c:	9312      	str	r3, [sp, #72]	; 0x48
 800878e:	4b0a      	ldr	r3, [pc, #40]	; (80087b8 <printToLcdDrv2Transmit+0xdc>)
 8008790:	9311      	str	r3, [sp, #68]	; 0x44
 8008792:	4668      	mov	r0, sp
 8008794:	f104 0310 	add.w	r3, r4, #16
 8008798:	2244      	movs	r2, #68	; 0x44
 800879a:	4619      	mov	r1, r3
 800879c:	f001 f820 	bl	80097e0 <memcpy>
 80087a0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80087a4:	f000 fa32 	bl	8008c0c <LCD_Send_String>
}
 80087a8:	bf00      	nop
 80087aa:	3714      	adds	r7, #20
 80087ac:	46bd      	mov	sp, r7
 80087ae:	bd90      	pop	{r4, r7, pc}
 80087b0:	20004ad4 	.word	0x20004ad4
 80087b4:	0800a0c8 	.word	0x0800a0c8
 80087b8:	20004d08 	.word	0x20004d08
 80087bc:	0800a0dc 	.word	0x0800a0dc
 80087c0:	0800a060 	.word	0x0800a060

080087c4 <cleanTheLcd>:
void cleanTheLcd(void){
 80087c4:	b590      	push	{r4, r7, lr}
 80087c6:	b093      	sub	sp, #76	; 0x4c
 80087c8:	af12      	add	r7, sp, #72	; 0x48
	LCD_Clear(LCD_I2C_CHANNEL1);
 80087ca:	4c0e      	ldr	r4, [pc, #56]	; (8008804 <cleanTheLcd+0x40>)
 80087cc:	4668      	mov	r0, sp
 80087ce:	f104 0310 	add.w	r3, r4, #16
 80087d2:	2244      	movs	r2, #68	; 0x44
 80087d4:	4619      	mov	r1, r3
 80087d6:	f001 f803 	bl	80097e0 <memcpy>
 80087da:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80087de:	f000 f9ab 	bl	8008b38 <LCD_Clear>
	LCD_Clear(LCD_I2C_CHANNEL2);
 80087e2:	4c09      	ldr	r4, [pc, #36]	; (8008808 <cleanTheLcd+0x44>)
 80087e4:	4668      	mov	r0, sp
 80087e6:	f104 0310 	add.w	r3, r4, #16
 80087ea:	2244      	movs	r2, #68	; 0x44
 80087ec:	4619      	mov	r1, r3
 80087ee:	f000 fff7 	bl	80097e0 <memcpy>
 80087f2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80087f6:	f000 f99f 	bl	8008b38 <LCD_Clear>
}
 80087fa:	bf00      	nop
 80087fc:	3704      	adds	r7, #4
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd90      	pop	{r4, r7, pc}
 8008802:	bf00      	nop
 8008804:	20004a80 	.word	0x20004a80
 8008808:	20004ad4 	.word	0x20004ad4

0800880c <lcdController>:
void lcdController(void){
 800880c:	b590      	push	{r4, r7, lr}
 800880e:	b083      	sub	sp, #12
 8008810:	af00      	add	r7, sp, #0
	static mD_interface temp;
	static uint8_t itemVal=0,statuVal=0;
	if(0==statuVal){
 8008812:	4b53      	ldr	r3, [pc, #332]	; (8008960 <lcdController+0x154>)
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d149      	bne.n	80088ae <lcdController+0xa2>
		if(0==itemVal){
 800881a:	4b52      	ldr	r3, [pc, #328]	; (8008964 <lcdController+0x158>)
 800881c:	781b      	ldrb	r3, [r3, #0]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d122      	bne.n	8008868 <lcdController+0x5c>
			temp=getDriver1TransmitVal();
 8008822:	4c51      	ldr	r4, [pc, #324]	; (8008968 <lcdController+0x15c>)
 8008824:	463b      	mov	r3, r7
 8008826:	4618      	mov	r0, r3
 8008828:	f7ff fd26 	bl	8008278 <getDriver1TransmitVal>
 800882c:	4622      	mov	r2, r4
 800882e:	463b      	mov	r3, r7
 8008830:	6818      	ldr	r0, [r3, #0]
 8008832:	6010      	str	r0, [r2, #0]
 8008834:	889b      	ldrh	r3, [r3, #4]
 8008836:	8093      	strh	r3, [r2, #4]
			printToLcdDrv1Transmit(temp,true);
 8008838:	4b4b      	ldr	r3, [pc, #300]	; (8008968 <lcdController+0x15c>)
 800883a:	2201      	movs	r2, #1
 800883c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008840:	f7ff fe64 	bl	800850c <printToLcdDrv1Transmit>
			temp=getDriver2TransmitVal();
 8008844:	4c48      	ldr	r4, [pc, #288]	; (8008968 <lcdController+0x15c>)
 8008846:	463b      	mov	r3, r7
 8008848:	4618      	mov	r0, r3
 800884a:	f7ff fd27 	bl	800829c <getDriver2TransmitVal>
 800884e:	4622      	mov	r2, r4
 8008850:	463b      	mov	r3, r7
 8008852:	6818      	ldr	r0, [r3, #0]
 8008854:	6010      	str	r0, [r2, #0]
 8008856:	889b      	ldrh	r3, [r3, #4]
 8008858:	8093      	strh	r3, [r2, #4]
			printToLcdDrv2Transmit(temp,false);
 800885a:	4b43      	ldr	r3, [pc, #268]	; (8008968 <lcdController+0x15c>)
 800885c:	2200      	movs	r2, #0
 800885e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008862:	f7ff ff3b 	bl	80086dc <printToLcdDrv2Transmit>
 8008866:	e06b      	b.n	8008940 <lcdController+0x134>

		}else{
			temp=getDriver1ReceiveVal();
 8008868:	4c3f      	ldr	r4, [pc, #252]	; (8008968 <lcdController+0x15c>)
 800886a:	463b      	mov	r3, r7
 800886c:	4618      	mov	r0, r3
 800886e:	f000 fddd 	bl	800942c <getDriver1ReceiveVal>
 8008872:	4622      	mov	r2, r4
 8008874:	463b      	mov	r3, r7
 8008876:	6818      	ldr	r0, [r3, #0]
 8008878:	6010      	str	r0, [r2, #0]
 800887a:	889b      	ldrh	r3, [r3, #4]
 800887c:	8093      	strh	r3, [r2, #4]
			printToLcdDrv1Receive(temp,true);
 800887e:	4b3a      	ldr	r3, [pc, #232]	; (8008968 <lcdController+0x15c>)
 8008880:	2201      	movs	r2, #1
 8008882:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008886:	f7ff fdcd 	bl	8008424 <printToLcdDrv1Receive>
			temp=getDriver2ReceiveVal();
 800888a:	4c37      	ldr	r4, [pc, #220]	; (8008968 <lcdController+0x15c>)
 800888c:	463b      	mov	r3, r7
 800888e:	4618      	mov	r0, r3
 8008890:	f000 fdde 	bl	8009450 <getDriver2ReceiveVal>
 8008894:	4622      	mov	r2, r4
 8008896:	463b      	mov	r3, r7
 8008898:	6818      	ldr	r0, [r3, #0]
 800889a:	6010      	str	r0, [r2, #0]
 800889c:	889b      	ldrh	r3, [r3, #4]
 800889e:	8093      	strh	r3, [r2, #4]
			printToLcdDrv2Receive(temp,false);
 80088a0:	4b31      	ldr	r3, [pc, #196]	; (8008968 <lcdController+0x15c>)
 80088a2:	2200      	movs	r2, #0
 80088a4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80088a8:	f7ff fea4 	bl	80085f4 <printToLcdDrv2Receive>
 80088ac:	e048      	b.n	8008940 <lcdController+0x134>
		}
	}
	else{
		if(0==itemVal){
 80088ae:	4b2d      	ldr	r3, [pc, #180]	; (8008964 <lcdController+0x158>)
 80088b0:	781b      	ldrb	r3, [r3, #0]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d122      	bne.n	80088fc <lcdController+0xf0>
			temp=getDriver2TransmitVal();
 80088b6:	4c2c      	ldr	r4, [pc, #176]	; (8008968 <lcdController+0x15c>)
 80088b8:	463b      	mov	r3, r7
 80088ba:	4618      	mov	r0, r3
 80088bc:	f7ff fcee 	bl	800829c <getDriver2TransmitVal>
 80088c0:	4622      	mov	r2, r4
 80088c2:	463b      	mov	r3, r7
 80088c4:	6818      	ldr	r0, [r3, #0]
 80088c6:	6010      	str	r0, [r2, #0]
 80088c8:	889b      	ldrh	r3, [r3, #4]
 80088ca:	8093      	strh	r3, [r2, #4]
			printToLcdDrv2Transmit(temp,true);
 80088cc:	4b26      	ldr	r3, [pc, #152]	; (8008968 <lcdController+0x15c>)
 80088ce:	2201      	movs	r2, #1
 80088d0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80088d4:	f7ff ff02 	bl	80086dc <printToLcdDrv2Transmit>
			temp=getDriver1TransmitVal();
 80088d8:	4c23      	ldr	r4, [pc, #140]	; (8008968 <lcdController+0x15c>)
 80088da:	463b      	mov	r3, r7
 80088dc:	4618      	mov	r0, r3
 80088de:	f7ff fccb 	bl	8008278 <getDriver1TransmitVal>
 80088e2:	4622      	mov	r2, r4
 80088e4:	463b      	mov	r3, r7
 80088e6:	6818      	ldr	r0, [r3, #0]
 80088e8:	6010      	str	r0, [r2, #0]
 80088ea:	889b      	ldrh	r3, [r3, #4]
 80088ec:	8093      	strh	r3, [r2, #4]
			printToLcdDrv1Transmit(temp,false);
 80088ee:	4b1e      	ldr	r3, [pc, #120]	; (8008968 <lcdController+0x15c>)
 80088f0:	2200      	movs	r2, #0
 80088f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80088f6:	f7ff fe09 	bl	800850c <printToLcdDrv1Transmit>
 80088fa:	e021      	b.n	8008940 <lcdController+0x134>

		}else{
			temp=getDriver2ReceiveVal();
 80088fc:	4c1a      	ldr	r4, [pc, #104]	; (8008968 <lcdController+0x15c>)
 80088fe:	463b      	mov	r3, r7
 8008900:	4618      	mov	r0, r3
 8008902:	f000 fda5 	bl	8009450 <getDriver2ReceiveVal>
 8008906:	4622      	mov	r2, r4
 8008908:	463b      	mov	r3, r7
 800890a:	6818      	ldr	r0, [r3, #0]
 800890c:	6010      	str	r0, [r2, #0]
 800890e:	889b      	ldrh	r3, [r3, #4]
 8008910:	8093      	strh	r3, [r2, #4]
			printToLcdDrv2Receive(temp,true);
 8008912:	4b15      	ldr	r3, [pc, #84]	; (8008968 <lcdController+0x15c>)
 8008914:	2201      	movs	r2, #1
 8008916:	e893 0003 	ldmia.w	r3, {r0, r1}
 800891a:	f7ff fe6b 	bl	80085f4 <printToLcdDrv2Receive>
			temp=getDriver1ReceiveVal();
 800891e:	4c12      	ldr	r4, [pc, #72]	; (8008968 <lcdController+0x15c>)
 8008920:	463b      	mov	r3, r7
 8008922:	4618      	mov	r0, r3
 8008924:	f000 fd82 	bl	800942c <getDriver1ReceiveVal>
 8008928:	4622      	mov	r2, r4
 800892a:	463b      	mov	r3, r7
 800892c:	6818      	ldr	r0, [r3, #0]
 800892e:	6010      	str	r0, [r2, #0]
 8008930:	889b      	ldrh	r3, [r3, #4]
 8008932:	8093      	strh	r3, [r2, #4]
			printToLcdDrv1Receive(temp,false);
 8008934:	4b0c      	ldr	r3, [pc, #48]	; (8008968 <lcdController+0x15c>)
 8008936:	2200      	movs	r2, #0
 8008938:	e893 0003 	ldmia.w	r3, {r0, r1}
 800893c:	f7ff fd72 	bl	8008424 <printToLcdDrv1Receive>
		}
	}
	statuVal=getSelectedLcdVal();
 8008940:	f7ff fcbe 	bl	80082c0 <getSelectedLcdVal>
 8008944:	4603      	mov	r3, r0
 8008946:	461a      	mov	r2, r3
 8008948:	4b05      	ldr	r3, [pc, #20]	; (8008960 <lcdController+0x154>)
 800894a:	701a      	strb	r2, [r3, #0]
	itemVal=getSelectedLcdItemVal();
 800894c:	f7ff fcc4 	bl	80082d8 <getSelectedLcdItemVal>
 8008950:	4603      	mov	r3, r0
 8008952:	461a      	mov	r2, r3
 8008954:	4b03      	ldr	r3, [pc, #12]	; (8008964 <lcdController+0x158>)
 8008956:	701a      	strb	r2, [r3, #0]
}
 8008958:	bf00      	nop
 800895a:	370c      	adds	r7, #12
 800895c:	46bd      	mov	sp, r7
 800895e:	bd90      	pop	{r4, r7, pc}
 8008960:	200049da 	.word	0x200049da
 8008964:	200049db 	.word	0x200049db
 8008968:	200049dc 	.word	0x200049dc

0800896c <LCD_i2cDeviceCheck>:
/**
*@brief: Lcd i2c device check.
*@retval: none
*/
void LCD_i2cDeviceCheck(I2C_HandleTypeDef hi2cx)
{
 800896c:	b084      	sub	sp, #16
 800896e:	b580      	push	{r7, lr}
 8008970:	af00      	add	r7, sp, #0
 8008972:	f107 0c08 	add.w	ip, r7, #8
 8008976:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	/* Checks if target device is ready for communication. */
	/* 3 is number of trials, 1000ms is timeout */
	HAL_Delay(50);
 800897a:	2032      	movs	r0, #50	; 0x32
 800897c:	f7f8 ffba 	bl	80018f4 <HAL_Delay>
	while (HAL_I2C_IsDeviceReady(&hi2cx, i2cDeviceAddr, 3, 1000) != HAL_OK) 
 8008980:	bf00      	nop
 8008982:	4b09      	ldr	r3, [pc, #36]	; (80089a8 <LCD_i2cDeviceCheck+0x3c>)
 8008984:	781b      	ldrb	r3, [r3, #0]
 8008986:	b299      	uxth	r1, r3
 8008988:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800898c:	2203      	movs	r2, #3
 800898e:	f107 0008 	add.w	r0, r7, #8
 8008992:	f7fa f8a9 	bl	8002ae8 <HAL_I2C_IsDeviceReady>
 8008996:	4603      	mov	r3, r0
 8008998:	2b00      	cmp	r3, #0
 800899a:	d1f2      	bne.n	8008982 <LCD_i2cDeviceCheck+0x16>
	{	
		
	}
}
 800899c:	bf00      	nop
 800899e:	46bd      	mov	sp, r7
 80089a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80089a4:	b004      	add	sp, #16
 80089a6:	4770      	bx	lr
 80089a8:	20000011 	.word	0x20000011

080089ac <LCD_Set_Command>:
/**
*@brief: Send commands to lcd.
*@retval: none
*/
void LCD_Set_Command(I2C_HandleTypeDef hi2cx,uint8_t cmd)
{
 80089ac:	b084      	sub	sp, #16
 80089ae:	b580      	push	{r7, lr}
 80089b0:	b082      	sub	sp, #8
 80089b2:	af02      	add	r7, sp, #8
 80089b4:	f107 0c08 	add.w	ip, r7, #8
 80089b8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	data_M = cmd & Mask_Data;        //Most significant bit
 80089bc:	4b25      	ldr	r3, [pc, #148]	; (8008a54 <LCD_Set_Command+0xa8>)
 80089be:	781a      	ldrb	r2, [r3, #0]
 80089c0:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80089c4:	4013      	ands	r3, r2
 80089c6:	b2da      	uxtb	r2, r3
 80089c8:	4b23      	ldr	r3, [pc, #140]	; (8008a58 <LCD_Set_Command+0xac>)
 80089ca:	701a      	strb	r2, [r3, #0]
	data_L = (cmd << 4) & Mask_Data; //Least significant bit
 80089cc:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80089d0:	011b      	lsls	r3, r3, #4
 80089d2:	b25a      	sxtb	r2, r3
 80089d4:	4b1f      	ldr	r3, [pc, #124]	; (8008a54 <LCD_Set_Command+0xa8>)
 80089d6:	781b      	ldrb	r3, [r3, #0]
 80089d8:	b25b      	sxtb	r3, r3
 80089da:	4013      	ands	r3, r2
 80089dc:	b25b      	sxtb	r3, r3
 80089de:	b2da      	uxtb	r2, r3
 80089e0:	4b1e      	ldr	r3, [pc, #120]	; (8008a5c <LCD_Set_Command+0xb0>)
 80089e2:	701a      	strb	r2, [r3, #0]
	
	//For backlight On/off
	data_M |= data_BL;
 80089e4:	4b1c      	ldr	r3, [pc, #112]	; (8008a58 <LCD_Set_Command+0xac>)
 80089e6:	781a      	ldrb	r2, [r3, #0]
 80089e8:	4b1d      	ldr	r3, [pc, #116]	; (8008a60 <LCD_Set_Command+0xb4>)
 80089ea:	781b      	ldrb	r3, [r3, #0]
 80089ec:	4313      	orrs	r3, r2
 80089ee:	b2da      	uxtb	r2, r3
 80089f0:	4b19      	ldr	r3, [pc, #100]	; (8008a58 <LCD_Set_Command+0xac>)
 80089f2:	701a      	strb	r2, [r3, #0]
	data_L |= data_BL;
 80089f4:	4b19      	ldr	r3, [pc, #100]	; (8008a5c <LCD_Set_Command+0xb0>)
 80089f6:	781a      	ldrb	r2, [r3, #0]
 80089f8:	4b19      	ldr	r3, [pc, #100]	; (8008a60 <LCD_Set_Command+0xb4>)
 80089fa:	781b      	ldrb	r3, [r3, #0]
 80089fc:	4313      	orrs	r3, r2
 80089fe:	b2da      	uxtb	r2, r3
 8008a00:	4b16      	ldr	r3, [pc, #88]	; (8008a5c <LCD_Set_Command+0xb0>)
 8008a02:	701a      	strb	r2, [r3, #0]
	
	data[0] = data_M | LCD_E;  //Enable E pin, RS=0
 8008a04:	4b14      	ldr	r3, [pc, #80]	; (8008a58 <LCD_Set_Command+0xac>)
 8008a06:	781b      	ldrb	r3, [r3, #0]
 8008a08:	f043 0304 	orr.w	r3, r3, #4
 8008a0c:	b2da      	uxtb	r2, r3
 8008a0e:	4b15      	ldr	r3, [pc, #84]	; (8008a64 <LCD_Set_Command+0xb8>)
 8008a10:	701a      	strb	r2, [r3, #0]
	data[1] = data_M;          //Disable E pin, RS=0
 8008a12:	4b11      	ldr	r3, [pc, #68]	; (8008a58 <LCD_Set_Command+0xac>)
 8008a14:	781a      	ldrb	r2, [r3, #0]
 8008a16:	4b13      	ldr	r3, [pc, #76]	; (8008a64 <LCD_Set_Command+0xb8>)
 8008a18:	705a      	strb	r2, [r3, #1]
	data[2] = data_L | LCD_E;
 8008a1a:	4b10      	ldr	r3, [pc, #64]	; (8008a5c <LCD_Set_Command+0xb0>)
 8008a1c:	781b      	ldrb	r3, [r3, #0]
 8008a1e:	f043 0304 	orr.w	r3, r3, #4
 8008a22:	b2da      	uxtb	r2, r3
 8008a24:	4b0f      	ldr	r3, [pc, #60]	; (8008a64 <LCD_Set_Command+0xb8>)
 8008a26:	709a      	strb	r2, [r3, #2]
  data[3] = data_L;
 8008a28:	4b0c      	ldr	r3, [pc, #48]	; (8008a5c <LCD_Set_Command+0xb0>)
 8008a2a:	781a      	ldrb	r2, [r3, #0]
 8008a2c:	4b0d      	ldr	r3, [pc, #52]	; (8008a64 <LCD_Set_Command+0xb8>)
 8008a2e:	70da      	strb	r2, [r3, #3]
	
	HAL_I2C_Master_Transmit(&hi2cx, i2cDeviceAddr, (uint8_t*)data, 4, 200);
 8008a30:	4b0d      	ldr	r3, [pc, #52]	; (8008a68 <LCD_Set_Command+0xbc>)
 8008a32:	781b      	ldrb	r3, [r3, #0]
 8008a34:	b299      	uxth	r1, r3
 8008a36:	23c8      	movs	r3, #200	; 0xc8
 8008a38:	9300      	str	r3, [sp, #0]
 8008a3a:	2304      	movs	r3, #4
 8008a3c:	4a09      	ldr	r2, [pc, #36]	; (8008a64 <LCD_Set_Command+0xb8>)
 8008a3e:	f107 0008 	add.w	r0, r7, #8
 8008a42:	f7f9 ff53 	bl	80028ec <HAL_I2C_Master_Transmit>
}
 8008a46:	bf00      	nop
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008a4e:	b004      	add	sp, #16
 8008a50:	4770      	bx	lr
 8008a52:	bf00      	nop
 8008a54:	20000012 	.word	0x20000012
 8008a58:	200049e8 	.word	0x200049e8
 8008a5c:	200049e9 	.word	0x200049e9
 8008a60:	200049ea 	.word	0x200049ea
 8008a64:	200049e4 	.word	0x200049e4
 8008a68:	20000011 	.word	0x20000011

08008a6c <LCD_Write_Data>:
/**
*@brief: Write data to lcd.
*@retval: none
*/
void LCD_Write_Data(I2C_HandleTypeDef hi2cx,uint8_t datax)
{
 8008a6c:	b084      	sub	sp, #16
 8008a6e:	b580      	push	{r7, lr}
 8008a70:	b082      	sub	sp, #8
 8008a72:	af02      	add	r7, sp, #8
 8008a74:	f107 0c08 	add.w	ip, r7, #8
 8008a78:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	data_M = datax & Mask_Data;        //Most significant bit
 8008a7c:	4b28      	ldr	r3, [pc, #160]	; (8008b20 <LCD_Write_Data+0xb4>)
 8008a7e:	781a      	ldrb	r2, [r3, #0]
 8008a80:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8008a84:	4013      	ands	r3, r2
 8008a86:	b2da      	uxtb	r2, r3
 8008a88:	4b26      	ldr	r3, [pc, #152]	; (8008b24 <LCD_Write_Data+0xb8>)
 8008a8a:	701a      	strb	r2, [r3, #0]
	data_L = (datax << 4) & Mask_Data; //Least significant bit
 8008a8c:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8008a90:	011b      	lsls	r3, r3, #4
 8008a92:	b25a      	sxtb	r2, r3
 8008a94:	4b22      	ldr	r3, [pc, #136]	; (8008b20 <LCD_Write_Data+0xb4>)
 8008a96:	781b      	ldrb	r3, [r3, #0]
 8008a98:	b25b      	sxtb	r3, r3
 8008a9a:	4013      	ands	r3, r2
 8008a9c:	b25b      	sxtb	r3, r3
 8008a9e:	b2da      	uxtb	r2, r3
 8008aa0:	4b21      	ldr	r3, [pc, #132]	; (8008b28 <LCD_Write_Data+0xbc>)
 8008aa2:	701a      	strb	r2, [r3, #0]
	
	//For backlight On/off
	data_M |= data_BL;
 8008aa4:	4b1f      	ldr	r3, [pc, #124]	; (8008b24 <LCD_Write_Data+0xb8>)
 8008aa6:	781a      	ldrb	r2, [r3, #0]
 8008aa8:	4b20      	ldr	r3, [pc, #128]	; (8008b2c <LCD_Write_Data+0xc0>)
 8008aaa:	781b      	ldrb	r3, [r3, #0]
 8008aac:	4313      	orrs	r3, r2
 8008aae:	b2da      	uxtb	r2, r3
 8008ab0:	4b1c      	ldr	r3, [pc, #112]	; (8008b24 <LCD_Write_Data+0xb8>)
 8008ab2:	701a      	strb	r2, [r3, #0]
	data_L |= data_BL;
 8008ab4:	4b1c      	ldr	r3, [pc, #112]	; (8008b28 <LCD_Write_Data+0xbc>)
 8008ab6:	781a      	ldrb	r2, [r3, #0]
 8008ab8:	4b1c      	ldr	r3, [pc, #112]	; (8008b2c <LCD_Write_Data+0xc0>)
 8008aba:	781b      	ldrb	r3, [r3, #0]
 8008abc:	4313      	orrs	r3, r2
 8008abe:	b2da      	uxtb	r2, r3
 8008ac0:	4b19      	ldr	r3, [pc, #100]	; (8008b28 <LCD_Write_Data+0xbc>)
 8008ac2:	701a      	strb	r2, [r3, #0]
	 	
	data[0] = data_M | LCD_E|LCD_RS;  //Enable E pin, RS=1
 8008ac4:	4b17      	ldr	r3, [pc, #92]	; (8008b24 <LCD_Write_Data+0xb8>)
 8008ac6:	781b      	ldrb	r3, [r3, #0]
 8008ac8:	f043 0305 	orr.w	r3, r3, #5
 8008acc:	b2da      	uxtb	r2, r3
 8008ace:	4b18      	ldr	r3, [pc, #96]	; (8008b30 <LCD_Write_Data+0xc4>)
 8008ad0:	701a      	strb	r2, [r3, #0]
	data[1] = data_M | LCD_RS;        //Disable E pin, RS=1
 8008ad2:	4b14      	ldr	r3, [pc, #80]	; (8008b24 <LCD_Write_Data+0xb8>)
 8008ad4:	781b      	ldrb	r3, [r3, #0]
 8008ad6:	f043 0301 	orr.w	r3, r3, #1
 8008ada:	b2da      	uxtb	r2, r3
 8008adc:	4b14      	ldr	r3, [pc, #80]	; (8008b30 <LCD_Write_Data+0xc4>)
 8008ade:	705a      	strb	r2, [r3, #1]
	data[2] = data_L | LCD_E|LCD_RS;
 8008ae0:	4b11      	ldr	r3, [pc, #68]	; (8008b28 <LCD_Write_Data+0xbc>)
 8008ae2:	781b      	ldrb	r3, [r3, #0]
 8008ae4:	f043 0305 	orr.w	r3, r3, #5
 8008ae8:	b2da      	uxtb	r2, r3
 8008aea:	4b11      	ldr	r3, [pc, #68]	; (8008b30 <LCD_Write_Data+0xc4>)
 8008aec:	709a      	strb	r2, [r3, #2]
  data[3] = data_L | LCD_RS;  
 8008aee:	4b0e      	ldr	r3, [pc, #56]	; (8008b28 <LCD_Write_Data+0xbc>)
 8008af0:	781b      	ldrb	r3, [r3, #0]
 8008af2:	f043 0301 	orr.w	r3, r3, #1
 8008af6:	b2da      	uxtb	r2, r3
 8008af8:	4b0d      	ldr	r3, [pc, #52]	; (8008b30 <LCD_Write_Data+0xc4>)
 8008afa:	70da      	strb	r2, [r3, #3]
	
	HAL_I2C_Master_Transmit(&hi2cx, i2cDeviceAddr, (uint8_t*)data, 4, 200);
 8008afc:	4b0d      	ldr	r3, [pc, #52]	; (8008b34 <LCD_Write_Data+0xc8>)
 8008afe:	781b      	ldrb	r3, [r3, #0]
 8008b00:	b299      	uxth	r1, r3
 8008b02:	23c8      	movs	r3, #200	; 0xc8
 8008b04:	9300      	str	r3, [sp, #0]
 8008b06:	2304      	movs	r3, #4
 8008b08:	4a09      	ldr	r2, [pc, #36]	; (8008b30 <LCD_Write_Data+0xc4>)
 8008b0a:	f107 0008 	add.w	r0, r7, #8
 8008b0e:	f7f9 feed 	bl	80028ec <HAL_I2C_Master_Transmit>
}
 8008b12:	bf00      	nop
 8008b14:	46bd      	mov	sp, r7
 8008b16:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008b1a:	b004      	add	sp, #16
 8008b1c:	4770      	bx	lr
 8008b1e:	bf00      	nop
 8008b20:	20000012 	.word	0x20000012
 8008b24:	200049e8 	.word	0x200049e8
 8008b28:	200049e9 	.word	0x200049e9
 8008b2c:	200049ea 	.word	0x200049ea
 8008b30:	200049e4 	.word	0x200049e4
 8008b34:	20000011 	.word	0x20000011

08008b38 <LCD_Clear>:
/**
*@brief: Clear lcd display.
*@retval: none
*/
void LCD_Clear(I2C_HandleTypeDef hi2cx)
{
 8008b38:	b084      	sub	sp, #16
 8008b3a:	b580      	push	{r7, lr}
 8008b3c:	b092      	sub	sp, #72	; 0x48
 8008b3e:	af12      	add	r7, sp, #72	; 0x48
 8008b40:	f107 0c08 	add.w	ip, r7, #8
 8008b44:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	LCD_Set_Command(hi2cx,LCD_CLEAR_DISPLAY);
 8008b48:	2301      	movs	r3, #1
 8008b4a:	9311      	str	r3, [sp, #68]	; 0x44
 8008b4c:	4668      	mov	r0, sp
 8008b4e:	f107 0318 	add.w	r3, r7, #24
 8008b52:	2244      	movs	r2, #68	; 0x44
 8008b54:	4619      	mov	r1, r3
 8008b56:	f000 fe43 	bl	80097e0 <memcpy>
 8008b5a:	f107 0308 	add.w	r3, r7, #8
 8008b5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008b60:	f7ff ff24 	bl	80089ac <LCD_Set_Command>
	HAL_Delay(10);
 8008b64:	200a      	movs	r0, #10
 8008b66:	f7f8 fec5 	bl	80018f4 <HAL_Delay>
	str_len = 0;
 8008b6a:	4b06      	ldr	r3, [pc, #24]	; (8008b84 <LCD_Clear+0x4c>)
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	701a      	strb	r2, [r3, #0]
	line_pos = 1;
 8008b70:	4b05      	ldr	r3, [pc, #20]	; (8008b88 <LCD_Clear+0x50>)
 8008b72:	2201      	movs	r2, #1
 8008b74:	701a      	strb	r2, [r3, #0]
}
 8008b76:	bf00      	nop
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008b7e:	b004      	add	sp, #16
 8008b80:	4770      	bx	lr
 8008b82:	bf00      	nop
 8008b84:	200049eb 	.word	0x200049eb
 8008b88:	20000013 	.word	0x20000013

08008b8c <LCD_SetCursor>:
*@brief: Set lcd cursor position.
*@param: line_x: line no, chr_x: character no.
*@retval: none
*/
void LCD_SetCursor(I2C_HandleTypeDef hi2cx,int line_x, int chr_x)
{
 8008b8c:	b084      	sub	sp, #16
 8008b8e:	b580      	push	{r7, lr}
 8008b90:	b092      	sub	sp, #72	; 0x48
 8008b92:	af12      	add	r7, sp, #72	; 0x48
 8008b94:	f107 0c08 	add.w	ip, r7, #8
 8008b98:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  line_pos = line_x; //hold line position.	
 8008b9c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008b9e:	b2da      	uxtb	r2, r3
 8008ba0:	4b18      	ldr	r3, [pc, #96]	; (8008c04 <LCD_SetCursor+0x78>)
 8008ba2:	701a      	strb	r2, [r3, #0]
	
	if(((line_x >=1 && line_x <= line_MAX) && (chr_x >=1 && chr_x <= chr_MAX)))
 8008ba4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	dd25      	ble.n	8008bf6 <LCD_SetCursor+0x6a>
 8008baa:	2302      	movs	r3, #2
 8008bac:	461a      	mov	r2, r3
 8008bae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	dc20      	bgt.n	8008bf6 <LCD_SetCursor+0x6a>
 8008bb4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	dd1d      	ble.n	8008bf6 <LCD_SetCursor+0x6a>
 8008bba:	2310      	movs	r3, #16
 8008bbc:	461a      	mov	r2, r3
 8008bbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	dc18      	bgt.n	8008bf6 <LCD_SetCursor+0x6a>
	{		
		LCD_Set_Command(hi2cx,LCD_SET_DDRAMADDR | Cursor_Data[line_x - 1][chr_x - 1]);
 8008bc4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008bc6:	1e5a      	subs	r2, r3, #1
 8008bc8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008bca:	3b01      	subs	r3, #1
 8008bcc:	490e      	ldr	r1, [pc, #56]	; (8008c08 <LCD_SetCursor+0x7c>)
 8008bce:	0112      	lsls	r2, r2, #4
 8008bd0:	440a      	add	r2, r1
 8008bd2:	4413      	add	r3, r2
 8008bd4:	781b      	ldrb	r3, [r3, #0]
 8008bd6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008bda:	b2db      	uxtb	r3, r3
 8008bdc:	9311      	str	r3, [sp, #68]	; 0x44
 8008bde:	4668      	mov	r0, sp
 8008be0:	f107 0318 	add.w	r3, r7, #24
 8008be4:	2244      	movs	r2, #68	; 0x44
 8008be6:	4619      	mov	r1, r3
 8008be8:	f000 fdfa 	bl	80097e0 <memcpy>
 8008bec:	f107 0308 	add.w	r3, r7, #8
 8008bf0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008bf2:	f7ff fedb 	bl	80089ac <LCD_Set_Command>
	}
}
 8008bf6:	bf00      	nop
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008bfe:	b004      	add	sp, #16
 8008c00:	4770      	bx	lr
 8008c02:	bf00      	nop
 8008c04:	20000013 	.word	0x20000013
 8008c08:	0800a180 	.word	0x0800a180

08008c0c <LCD_Send_String>:
*@brief: Send string data to lcd.
*@param: str[]: string array, mode: str slide/noslide.
*@retval: none
*/
void LCD_Send_String(I2C_HandleTypeDef hi2cx,char str[], uint8_t mode)
{	 
 8008c0c:	b084      	sub	sp, #16
 8008c0e:	b5b0      	push	{r4, r5, r7, lr}
 8008c10:	b09c      	sub	sp, #112	; 0x70
 8008c12:	af14      	add	r7, sp, #80	; 0x50
 8008c14:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8008c18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8008c1c:	466b      	mov	r3, sp
 8008c1e:	461d      	mov	r5, r3
	char *buffer[BFR_MAX];
 8008c20:	2364      	movs	r3, #100	; 0x64
 8008c22:	3b01      	subs	r3, #1
 8008c24:	617b      	str	r3, [r7, #20]
 8008c26:	2364      	movs	r3, #100	; 0x64
 8008c28:	b2d9      	uxtb	r1, r3
 8008c2a:	f04f 0200 	mov.w	r2, #0
 8008c2e:	f04f 0300 	mov.w	r3, #0
 8008c32:	f04f 0400 	mov.w	r4, #0
 8008c36:	0154      	lsls	r4, r2, #5
 8008c38:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008c3c:	014b      	lsls	r3, r1, #5
 8008c3e:	2364      	movs	r3, #100	; 0x64
 8008c40:	b2d9      	uxtb	r1, r3
 8008c42:	f04f 0200 	mov.w	r2, #0
 8008c46:	f04f 0300 	mov.w	r3, #0
 8008c4a:	f04f 0400 	mov.w	r4, #0
 8008c4e:	0154      	lsls	r4, r2, #5
 8008c50:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008c54:	014b      	lsls	r3, r1, #5
 8008c56:	2364      	movs	r3, #100	; 0x64
 8008c58:	009b      	lsls	r3, r3, #2
 8008c5a:	3303      	adds	r3, #3
 8008c5c:	3307      	adds	r3, #7
 8008c5e:	08db      	lsrs	r3, r3, #3
 8008c60:	00db      	lsls	r3, r3, #3
 8008c62:	ebad 0d03 	sub.w	sp, sp, r3
 8008c66:	ab14      	add	r3, sp, #80	; 0x50
 8008c68:	3303      	adds	r3, #3
 8008c6a:	089b      	lsrs	r3, r3, #2
 8008c6c:	009b      	lsls	r3, r3, #2
 8008c6e:	613b      	str	r3, [r7, #16]
	uint8_t i[4] = {chr_MAX,chr_MAX,chr_MAX,chr_MAX}; //i follows the ch position while sliding.
 8008c70:	2310      	movs	r3, #16
 8008c72:	723b      	strb	r3, [r7, #8]
 8008c74:	2310      	movs	r3, #16
 8008c76:	727b      	strb	r3, [r7, #9]
 8008c78:	2310      	movs	r3, #16
 8008c7a:	72bb      	strb	r3, [r7, #10]
 8008c7c:	2310      	movs	r3, #16
 8008c7e:	72fb      	strb	r3, [r7, #11]
   uint8_t c[4] = {0, 0, 0, 0}; //c follows the each ch of the str buffer while sliding.
 8008c80:	2300      	movs	r3, #0
 8008c82:	607b      	str	r3, [r7, #4]
   uint8_t ch_len = 0; //follow the string lenght.
 8008c84:	2300      	movs	r3, #0
 8008c86:	73fb      	strb	r3, [r7, #15]
  str_len = 0;
 8008c88:	4b79      	ldr	r3, [pc, #484]	; (8008e70 <LCD_Send_String+0x264>)
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	701a      	strb	r2, [r3, #0]
	

	switch(mode)
 8008c8e:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d035      	beq.n	8008d02 <LCD_Send_String+0xf6>
 8008c96:	2b01      	cmp	r3, #1
 8008c98:	d039      	beq.n	8008d0e <LCD_Send_String+0x102>
 8008c9a:	e0e0      	b.n	8008e5e <LCD_Send_String+0x252>
	{			
		case STR_NOSLIDE:
			
			while (*str) 
			{
				LCD_Write_Data (hi2cx,*str++);
 8008c9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ca0:	1c5a      	adds	r2, r3, #1
 8008ca2:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8008ca6:	781b      	ldrb	r3, [r3, #0]
 8008ca8:	9311      	str	r3, [sp, #68]	; 0x44
 8008caa:	4668      	mov	r0, sp
 8008cac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008cb0:	2244      	movs	r2, #68	; 0x44
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	f000 fd94 	bl	80097e0 <memcpy>
 8008cb8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008cbc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008cbe:	f7ff fed5 	bl	8008a6c <LCD_Write_Data>
				str_len++;
 8008cc2:	4b6b      	ldr	r3, [pc, #428]	; (8008e70 <LCD_Send_String+0x264>)
 8008cc4:	781b      	ldrb	r3, [r3, #0]
 8008cc6:	3301      	adds	r3, #1
 8008cc8:	b2da      	uxtb	r2, r3
 8008cca:	4b69      	ldr	r3, [pc, #420]	; (8008e70 <LCD_Send_String+0x264>)
 8008ccc:	701a      	strb	r2, [r3, #0]
				if(str_len == chr_MAX)
 8008cce:	4b68      	ldr	r3, [pc, #416]	; (8008e70 <LCD_Send_String+0x264>)
 8008cd0:	781b      	ldrb	r3, [r3, #0]
 8008cd2:	2210      	movs	r2, #16
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d114      	bne.n	8008d02 <LCD_Send_String+0xf6>
				{
					LCD_SetCursor(hi2cx,line_pos + 1, 1);
 8008cd8:	4b66      	ldr	r3, [pc, #408]	; (8008e74 <LCD_Send_String+0x268>)
 8008cda:	781b      	ldrb	r3, [r3, #0]
 8008cdc:	3301      	adds	r3, #1
 8008cde:	2201      	movs	r2, #1
 8008ce0:	9212      	str	r2, [sp, #72]	; 0x48
 8008ce2:	9311      	str	r3, [sp, #68]	; 0x44
 8008ce4:	4668      	mov	r0, sp
 8008ce6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008cea:	2244      	movs	r2, #68	; 0x44
 8008cec:	4619      	mov	r1, r3
 8008cee:	f000 fd77 	bl	80097e0 <memcpy>
 8008cf2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008cf6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008cf8:	f7ff ff48 	bl	8008b8c <LCD_SetCursor>
					str_len = 0;
 8008cfc:	4b5c      	ldr	r3, [pc, #368]	; (8008e70 <LCD_Send_String+0x264>)
 8008cfe:	2200      	movs	r2, #0
 8008d00:	701a      	strb	r2, [r3, #0]
			while (*str) 
 8008d02:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008d06:	781b      	ldrb	r3, [r3, #0]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d1c7      	bne.n	8008c9c <LCD_Send_String+0x90>
				}			
			}	
			
			break;
 8008d0c:	e0a7      	b.n	8008e5e <LCD_Send_String+0x252>
		
		case STR_SLIDE:
		
		  for(int a = 0; a < BFR_MAX; a++)
 8008d0e:	2300      	movs	r3, #0
 8008d10:	61bb      	str	r3, [r7, #24]
 8008d12:	e00b      	b.n	8008d2c <LCD_Send_String+0x120>
		  buffer[a]=str++;
 8008d14:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008d18:	1c5a      	adds	r2, r3, #1
 8008d1a:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8008d1e:	693a      	ldr	r2, [r7, #16]
 8008d20:	69b9      	ldr	r1, [r7, #24]
 8008d22:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		  for(int a = 0; a < BFR_MAX; a++)
 8008d26:	69bb      	ldr	r3, [r7, #24]
 8008d28:	3301      	adds	r3, #1
 8008d2a:	61bb      	str	r3, [r7, #24]
 8008d2c:	2364      	movs	r3, #100	; 0x64
 8008d2e:	461a      	mov	r2, r3
 8008d30:	69bb      	ldr	r3, [r7, #24]
 8008d32:	4293      	cmp	r3, r2
 8008d34:	dbee      	blt.n	8008d14 <LCD_Send_String+0x108>
						
			ch_len = strlen(*buffer);
 8008d36:	693b      	ldr	r3, [r7, #16]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f7f7 fa48 	bl	80001d0 <strlen>
 8008d40:	4603      	mov	r3, r0
 8008d42:	73fb      	strb	r3, [r7, #15]
				 		
			LCD_SetCursor(hi2cx,line_pos, i[line_pos - 1]);
 8008d44:	4b4b      	ldr	r3, [pc, #300]	; (8008e74 <LCD_Send_String+0x268>)
 8008d46:	781b      	ldrb	r3, [r3, #0]
 8008d48:	461a      	mov	r2, r3
 8008d4a:	4b4a      	ldr	r3, [pc, #296]	; (8008e74 <LCD_Send_String+0x268>)
 8008d4c:	781b      	ldrb	r3, [r3, #0]
 8008d4e:	3b01      	subs	r3, #1
 8008d50:	f107 0120 	add.w	r1, r7, #32
 8008d54:	440b      	add	r3, r1
 8008d56:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8008d5a:	9312      	str	r3, [sp, #72]	; 0x48
 8008d5c:	9211      	str	r2, [sp, #68]	; 0x44
 8008d5e:	4668      	mov	r0, sp
 8008d60:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008d64:	2244      	movs	r2, #68	; 0x44
 8008d66:	4619      	mov	r1, r3
 8008d68:	f000 fd3a 	bl	80097e0 <memcpy>
 8008d6c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008d70:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008d72:	f7ff ff0b 	bl	8008b8c <LCD_SetCursor>
				  			
			for(int k = c[line_pos - 1];k < ch_len; k++) 
 8008d76:	4b3f      	ldr	r3, [pc, #252]	; (8008e74 <LCD_Send_String+0x268>)
 8008d78:	781b      	ldrb	r3, [r3, #0]
 8008d7a:	3b01      	subs	r3, #1
 8008d7c:	f107 0220 	add.w	r2, r7, #32
 8008d80:	4413      	add	r3, r2
 8008d82:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8008d86:	61fb      	str	r3, [r7, #28]
 8008d88:	e014      	b.n	8008db4 <LCD_Send_String+0x1a8>
			LCD_Write_Data (hi2cx,*buffer[k]);
 8008d8a:	693b      	ldr	r3, [r7, #16]
 8008d8c:	69fa      	ldr	r2, [r7, #28]
 8008d8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d92:	781b      	ldrb	r3, [r3, #0]
 8008d94:	9311      	str	r3, [sp, #68]	; 0x44
 8008d96:	4668      	mov	r0, sp
 8008d98:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008d9c:	2244      	movs	r2, #68	; 0x44
 8008d9e:	4619      	mov	r1, r3
 8008da0:	f000 fd1e 	bl	80097e0 <memcpy>
 8008da4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008da8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008daa:	f7ff fe5f 	bl	8008a6c <LCD_Write_Data>
			for(int k = c[line_pos - 1];k < ch_len; k++) 
 8008dae:	69fb      	ldr	r3, [r7, #28]
 8008db0:	3301      	adds	r3, #1
 8008db2:	61fb      	str	r3, [r7, #28]
 8008db4:	7bfb      	ldrb	r3, [r7, #15]
 8008db6:	69fa      	ldr	r2, [r7, #28]
 8008db8:	429a      	cmp	r2, r3
 8008dba:	dbe6      	blt.n	8008d8a <LCD_Send_String+0x17e>
								
			i[line_pos - 1]--;
 8008dbc:	4b2d      	ldr	r3, [pc, #180]	; (8008e74 <LCD_Send_String+0x268>)
 8008dbe:	781b      	ldrb	r3, [r3, #0]
 8008dc0:	3b01      	subs	r3, #1
 8008dc2:	f107 0220 	add.w	r2, r7, #32
 8008dc6:	441a      	add	r2, r3
 8008dc8:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8008dcc:	3a01      	subs	r2, #1
 8008dce:	b2d2      	uxtb	r2, r2
 8008dd0:	f107 0120 	add.w	r1, r7, #32
 8008dd4:	440b      	add	r3, r1
 8008dd6:	f803 2c18 	strb.w	r2, [r3, #-24]
      
			if(i[line_pos -1] == 0)
 8008dda:	4b26      	ldr	r3, [pc, #152]	; (8008e74 <LCD_Send_String+0x268>)
 8008ddc:	781b      	ldrb	r3, [r3, #0]
 8008dde:	3b01      	subs	r3, #1
 8008de0:	f107 0220 	add.w	r2, r7, #32
 8008de4:	4413      	add	r3, r2
 8008de6:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d136      	bne.n	8008e5c <LCD_Send_String+0x250>
			{
				i[line_pos - 1] = 1;
 8008dee:	4b21      	ldr	r3, [pc, #132]	; (8008e74 <LCD_Send_String+0x268>)
 8008df0:	781b      	ldrb	r3, [r3, #0]
 8008df2:	3b01      	subs	r3, #1
 8008df4:	f107 0220 	add.w	r2, r7, #32
 8008df8:	4413      	add	r3, r2
 8008dfa:	2201      	movs	r2, #1
 8008dfc:	f803 2c18 	strb.w	r2, [r3, #-24]
				c[line_pos - 1]++;
 8008e00:	4b1c      	ldr	r3, [pc, #112]	; (8008e74 <LCD_Send_String+0x268>)
 8008e02:	781b      	ldrb	r3, [r3, #0]
 8008e04:	3b01      	subs	r3, #1
 8008e06:	f107 0220 	add.w	r2, r7, #32
 8008e0a:	441a      	add	r2, r3
 8008e0c:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 8008e10:	3201      	adds	r2, #1
 8008e12:	b2d2      	uxtb	r2, r2
 8008e14:	f107 0120 	add.w	r1, r7, #32
 8008e18:	440b      	add	r3, r1
 8008e1a:	f803 2c1c 	strb.w	r2, [r3, #-28]
        if(c[line_pos - 1] == ch_len)
 8008e1e:	4b15      	ldr	r3, [pc, #84]	; (8008e74 <LCD_Send_String+0x268>)
 8008e20:	781b      	ldrb	r3, [r3, #0]
 8008e22:	3b01      	subs	r3, #1
 8008e24:	f107 0220 	add.w	r2, r7, #32
 8008e28:	4413      	add	r3, r2
 8008e2a:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8008e2e:	7bfa      	ldrb	r2, [r7, #15]
 8008e30:	429a      	cmp	r2, r3
 8008e32:	d113      	bne.n	8008e5c <LCD_Send_String+0x250>
					{					
						i[line_pos - 1] = chr_MAX;
 8008e34:	4b0f      	ldr	r3, [pc, #60]	; (8008e74 <LCD_Send_String+0x268>)
 8008e36:	781b      	ldrb	r3, [r3, #0]
 8008e38:	3b01      	subs	r3, #1
 8008e3a:	2210      	movs	r2, #16
 8008e3c:	f107 0120 	add.w	r1, r7, #32
 8008e40:	440b      	add	r3, r1
 8008e42:	f803 2c18 	strb.w	r2, [r3, #-24]
						c[line_pos - 1] = 0;
 8008e46:	4b0b      	ldr	r3, [pc, #44]	; (8008e74 <LCD_Send_String+0x268>)
 8008e48:	781b      	ldrb	r3, [r3, #0]
 8008e4a:	3b01      	subs	r3, #1
 8008e4c:	f107 0220 	add.w	r2, r7, #32
 8008e50:	4413      	add	r3, r2
 8008e52:	2200      	movs	r2, #0
 8008e54:	f803 2c1c 	strb.w	r2, [r3, #-28]
						ch_len = 0;						
 8008e58:	2300      	movs	r3, #0
 8008e5a:	73fb      	strb	r3, [r7, #15]
					}												
			}
		 			
			break;	 
 8008e5c:	bf00      	nop
 8008e5e:	46ad      	mov	sp, r5
	}	
}
 8008e60:	bf00      	nop
 8008e62:	3720      	adds	r7, #32
 8008e64:	46bd      	mov	sp, r7
 8008e66:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8008e6a:	b004      	add	sp, #16
 8008e6c:	4770      	bx	lr
 8008e6e:	bf00      	nop
 8008e70:	200049eb 	.word	0x200049eb
 8008e74:	20000013 	.word	0x20000013

08008e78 <LCD_BackLight>:
*@brief: Backlight control
*@param: light_state: BL on/off
*@retval: none
*/
void LCD_BackLight(I2C_HandleTypeDef hi2cx,uint8_t light_state)
{
 8008e78:	b084      	sub	sp, #16
 8008e7a:	b580      	push	{r7, lr}
 8008e7c:	b092      	sub	sp, #72	; 0x48
 8008e7e:	af12      	add	r7, sp, #72	; 0x48
 8008e80:	f107 0c08 	add.w	ip, r7, #8
 8008e84:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if(light_state == LCD_BL_ON)
 8008e88:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8008e8c:	2b08      	cmp	r3, #8
 8008e8e:	d111      	bne.n	8008eb4 <LCD_BackLight+0x3c>
	{
    data_BL = LCD_BL_ON;		
 8008e90:	4b16      	ldr	r3, [pc, #88]	; (8008eec <LCD_BackLight+0x74>)
 8008e92:	2208      	movs	r2, #8
 8008e94:	701a      	strb	r2, [r3, #0]
		LCD_Write_Data(hi2cx,0x20); //Empty character
 8008e96:	2320      	movs	r3, #32
 8008e98:	9311      	str	r3, [sp, #68]	; 0x44
 8008e9a:	4668      	mov	r0, sp
 8008e9c:	f107 0318 	add.w	r3, r7, #24
 8008ea0:	2244      	movs	r2, #68	; 0x44
 8008ea2:	4619      	mov	r1, r3
 8008ea4:	f000 fc9c 	bl	80097e0 <memcpy>
 8008ea8:	f107 0308 	add.w	r3, r7, #8
 8008eac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008eae:	f7ff fddd 	bl	8008a6c <LCD_Write_Data>
	else if (light_state == LCD_BL_OFF)
	{
		data_BL = LCD_BL_OFF;
		LCD_Write_Data(hi2cx,0x20);
	}
}
 8008eb2:	e014      	b.n	8008ede <LCD_BackLight+0x66>
	else if (light_state == LCD_BL_OFF)
 8008eb4:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d110      	bne.n	8008ede <LCD_BackLight+0x66>
		data_BL = LCD_BL_OFF;
 8008ebc:	4b0b      	ldr	r3, [pc, #44]	; (8008eec <LCD_BackLight+0x74>)
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	701a      	strb	r2, [r3, #0]
		LCD_Write_Data(hi2cx,0x20);
 8008ec2:	2320      	movs	r3, #32
 8008ec4:	9311      	str	r3, [sp, #68]	; 0x44
 8008ec6:	4668      	mov	r0, sp
 8008ec8:	f107 0318 	add.w	r3, r7, #24
 8008ecc:	2244      	movs	r2, #68	; 0x44
 8008ece:	4619      	mov	r1, r3
 8008ed0:	f000 fc86 	bl	80097e0 <memcpy>
 8008ed4:	f107 0308 	add.w	r3, r7, #8
 8008ed8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008eda:	f7ff fdc7 	bl	8008a6c <LCD_Write_Data>
}
 8008ede:	bf00      	nop
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008ee6:	b004      	add	sp, #16
 8008ee8:	4770      	bx	lr
 8008eea:	bf00      	nop
 8008eec:	200049ea 	.word	0x200049ea

08008ef0 <LCD_Init>:
/**
*@brief: Lcd initiliazing settings.
*@retval: none
*/
void LCD_Init(I2C_HandleTypeDef hi2cx)
{
 8008ef0:	b084      	sub	sp, #16
 8008ef2:	b580      	push	{r7, lr}
 8008ef4:	b092      	sub	sp, #72	; 0x48
 8008ef6:	af12      	add	r7, sp, #72	; 0x48
 8008ef8:	f107 0c08 	add.w	ip, r7, #8
 8008efc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	LCD_Set_Command(hi2cx,LCD_CLEAR_DISPLAY);
 8008f00:	2301      	movs	r3, #1
 8008f02:	9311      	str	r3, [sp, #68]	; 0x44
 8008f04:	4668      	mov	r0, sp
 8008f06:	f107 0318 	add.w	r3, r7, #24
 8008f0a:	2244      	movs	r2, #68	; 0x44
 8008f0c:	4619      	mov	r1, r3
 8008f0e:	f000 fc67 	bl	80097e0 <memcpy>
 8008f12:	f107 0308 	add.w	r3, r7, #8
 8008f16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008f18:	f7ff fd48 	bl	80089ac <LCD_Set_Command>
	HAL_Delay(1000);
 8008f1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008f20:	f7f8 fce8 	bl	80018f4 <HAL_Delay>
	LCD_Set_Command(hi2cx,LCD_RETURN_HOME);
 8008f24:	2302      	movs	r3, #2
 8008f26:	9311      	str	r3, [sp, #68]	; 0x44
 8008f28:	4668      	mov	r0, sp
 8008f2a:	f107 0318 	add.w	r3, r7, #24
 8008f2e:	2244      	movs	r2, #68	; 0x44
 8008f30:	4619      	mov	r1, r3
 8008f32:	f000 fc55 	bl	80097e0 <memcpy>
 8008f36:	f107 0308 	add.w	r3, r7, #8
 8008f3a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008f3c:	f7ff fd36 	bl	80089ac <LCD_Set_Command>
	HAL_Delay(5);
 8008f40:	2005      	movs	r0, #5
 8008f42:	f7f8 fcd7 	bl	80018f4 <HAL_Delay>
	LCD_Set_Command(hi2cx,LCD_FUNCTION_SET|MODE_4B|MODE_2L|MODE_5X8_DOTS);
 8008f46:	2328      	movs	r3, #40	; 0x28
 8008f48:	9311      	str	r3, [sp, #68]	; 0x44
 8008f4a:	4668      	mov	r0, sp
 8008f4c:	f107 0318 	add.w	r3, r7, #24
 8008f50:	2244      	movs	r2, #68	; 0x44
 8008f52:	4619      	mov	r1, r3
 8008f54:	f000 fc44 	bl	80097e0 <memcpy>
 8008f58:	f107 0308 	add.w	r3, r7, #8
 8008f5c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008f5e:	f7ff fd25 	bl	80089ac <LCD_Set_Command>
	HAL_Delay(5);
 8008f62:	2005      	movs	r0, #5
 8008f64:	f7f8 fcc6 	bl	80018f4 <HAL_Delay>
	LCD_Set_Command(hi2cx,LCD_DISPLAY_CONTROL|DISPLAY_ON|CURSOR_OFF|BLINK_OFF);
 8008f68:	230c      	movs	r3, #12
 8008f6a:	9311      	str	r3, [sp, #68]	; 0x44
 8008f6c:	4668      	mov	r0, sp
 8008f6e:	f107 0318 	add.w	r3, r7, #24
 8008f72:	2244      	movs	r2, #68	; 0x44
 8008f74:	4619      	mov	r1, r3
 8008f76:	f000 fc33 	bl	80097e0 <memcpy>
 8008f7a:	f107 0308 	add.w	r3, r7, #8
 8008f7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008f80:	f7ff fd14 	bl	80089ac <LCD_Set_Command>
	HAL_Delay(5);
 8008f84:	2005      	movs	r0, #5
 8008f86:	f7f8 fcb5 	bl	80018f4 <HAL_Delay>
	LCD_Set_Command(hi2cx,LCD_SET_DDRAMADDR);
 8008f8a:	2380      	movs	r3, #128	; 0x80
 8008f8c:	9311      	str	r3, [sp, #68]	; 0x44
 8008f8e:	4668      	mov	r0, sp
 8008f90:	f107 0318 	add.w	r3, r7, #24
 8008f94:	2244      	movs	r2, #68	; 0x44
 8008f96:	4619      	mov	r1, r3
 8008f98:	f000 fc22 	bl	80097e0 <memcpy>
 8008f9c:	f107 0308 	add.w	r3, r7, #8
 8008fa0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008fa2:	f7ff fd03 	bl	80089ac <LCD_Set_Command>
	HAL_Delay(500);
 8008fa6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008faa:	f7f8 fca3 	bl	80018f4 <HAL_Delay>
}
 8008fae:	bf00      	nop
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008fb6:	b004      	add	sp, #16
 8008fb8:	4770      	bx	lr

08008fba <HAL_UART_RxCpltCallback>:

uint8_t rec1Buff[20];
uint8_t rec2Buff[20];
#endif

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8008fba:	b580      	push	{r7, lr}
 8008fbc:	b082      	sub	sp, #8
 8008fbe:	af00      	add	r7, sp, #0
 8008fc0:	6078      	str	r0, [r7, #4]
	MDI_getDataChannel1_IT(huart);
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f000 f8a6 	bl	8009114 <MDI_getDataChannel1_IT>
	MDI_getDataChannel2_IT(huart);
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f000 f9a7 	bl	800931c <MDI_getDataChannel2_IT>
	CI_getDataChannel_IT(huart);
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	f7f7 fdae 	bl	8000b30 <CI_getDataChannel_IT>
}
 8008fd4:	bf00      	nop
 8008fd6:	3708      	adds	r7, #8
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	bd80      	pop	{r7, pc}

08008fdc <MDI_writeSmallDataWithRegister>:
 * @brief Write small data to Motor Driver
 * @param uartChannel -> get uart channel
 * @param data -> data to write
 * @return none
 */
void MDI_writeSmallDataWithRegister(UART_HandleTypeDef *uartChannel, uint8_t data){
 8008fdc:	b480      	push	{r7}
 8008fde:	b083      	sub	sp, #12
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
 8008fe4:	460b      	mov	r3, r1
 8008fe6:	70fb      	strb	r3, [r7, #3]
	while((uartChannel->Instance->SR & USART_SR_TXE)!=USART_SR_TXE);
 8008fe8:	bf00      	nop
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ff4:	2b80      	cmp	r3, #128	; 0x80
 8008ff6:	d1f8      	bne.n	8008fea <MDI_writeSmallDataWithRegister+0xe>
	uartChannel->Instance->DR=data;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	78fa      	ldrb	r2, [r7, #3]
 8008ffe:	605a      	str	r2, [r3, #4]
	while((uartChannel->Instance->SR & USART_SR_TC)!=USART_SR_TC);
 8009000:	bf00      	nop
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800900c:	2b40      	cmp	r3, #64	; 0x40
 800900e:	d1f8      	bne.n	8009002 <MDI_writeSmallDataWithRegister+0x26>
}
 8009010:	bf00      	nop
 8009012:	370c      	adds	r7, #12
 8009014:	46bd      	mov	sp, r7
 8009016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901a:	4770      	bx	lr

0800901c <MDI_sendDataChannel1Ver2>:
 * @param kd -> get Pid kd value
 * @param factor -> get factor of Pid elements
 * @return none
 */
void MDI_sendDataChannel1Ver2(uint16_t angleVal, uint8_t kp, uint8_t ki,
		uint8_t kd, uint8_t factor) {
 800901c:	b590      	push	{r4, r7, lr}
 800901e:	b089      	sub	sp, #36	; 0x24
 8009020:	af00      	add	r7, sp, #0
 8009022:	4604      	mov	r4, r0
 8009024:	4608      	mov	r0, r1
 8009026:	4611      	mov	r1, r2
 8009028:	461a      	mov	r2, r3
 800902a:	4623      	mov	r3, r4
 800902c:	80fb      	strh	r3, [r7, #6]
 800902e:	4603      	mov	r3, r0
 8009030:	717b      	strb	r3, [r7, #5]
 8009032:	460b      	mov	r3, r1
 8009034:	713b      	strb	r3, [r7, #4]
 8009036:	4613      	mov	r3, r2
 8009038:	70fb      	strb	r3, [r7, #3]
	uint16_t checksumTmp = 0;
 800903a:	2300      	movs	r3, #0
 800903c:	83bb      	strh	r3, [r7, #28]
	uint8_t tmpArr[] = { angleVal >> 8, angleVal & 0xFF };
 800903e:	88fb      	ldrh	r3, [r7, #6]
 8009040:	0a1b      	lsrs	r3, r3, #8
 8009042:	b29b      	uxth	r3, r3
 8009044:	b2db      	uxtb	r3, r3
 8009046:	763b      	strb	r3, [r7, #24]
 8009048:	88fb      	ldrh	r3, [r7, #6]
 800904a:	b2db      	uxtb	r3, r3
 800904c:	767b      	strb	r3, [r7, #25]
	checksumTmp += tmpArr[0];
 800904e:	7e3b      	ldrb	r3, [r7, #24]
 8009050:	b29a      	uxth	r2, r3
 8009052:	8bbb      	ldrh	r3, [r7, #28]
 8009054:	4413      	add	r3, r2
 8009056:	83bb      	strh	r3, [r7, #28]
	checksumTmp += tmpArr[1];
 8009058:	7e7b      	ldrb	r3, [r7, #25]
 800905a:	b29a      	uxth	r2, r3
 800905c:	8bbb      	ldrh	r3, [r7, #28]
 800905e:	4413      	add	r3, r2
 8009060:	83bb      	strh	r3, [r7, #28]
	checksumTmp += kp;
 8009062:	797b      	ldrb	r3, [r7, #5]
 8009064:	b29a      	uxth	r2, r3
 8009066:	8bbb      	ldrh	r3, [r7, #28]
 8009068:	4413      	add	r3, r2
 800906a:	83bb      	strh	r3, [r7, #28]
	checksumTmp += ki;
 800906c:	793b      	ldrb	r3, [r7, #4]
 800906e:	b29a      	uxth	r2, r3
 8009070:	8bbb      	ldrh	r3, [r7, #28]
 8009072:	4413      	add	r3, r2
 8009074:	83bb      	strh	r3, [r7, #28]
	checksumTmp += kd;
 8009076:	78fb      	ldrb	r3, [r7, #3]
 8009078:	b29a      	uxth	r2, r3
 800907a:	8bbb      	ldrh	r3, [r7, #28]
 800907c:	4413      	add	r3, r2
 800907e:	83bb      	strh	r3, [r7, #28]
	checksumTmp += factor;
 8009080:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8009084:	b29a      	uxth	r2, r3
 8009086:	8bbb      	ldrh	r3, [r7, #28]
 8009088:	4413      	add	r3, r2
 800908a:	83bb      	strh	r3, [r7, #28]
	uint8_t tmp = checksumTmp % 256;
 800908c:	8bbb      	ldrh	r3, [r7, #28]
 800908e:	76fb      	strb	r3, [r7, #27]
	uint8_t tmpComp = ~tmp;
 8009090:	7efb      	ldrb	r3, [r7, #27]
 8009092:	43db      	mvns	r3, r3
 8009094:	76bb      	strb	r3, [r7, #26]
	uint8_t sendBuff[10] = { 0XFF, 0XFF, tmpArr[0], tmpArr[1], kp, ki, kd,
 8009096:	23ff      	movs	r3, #255	; 0xff
 8009098:	733b      	strb	r3, [r7, #12]
 800909a:	23ff      	movs	r3, #255	; 0xff
 800909c:	737b      	strb	r3, [r7, #13]
 800909e:	7e3b      	ldrb	r3, [r7, #24]
 80090a0:	73bb      	strb	r3, [r7, #14]
 80090a2:	7e7b      	ldrb	r3, [r7, #25]
 80090a4:	73fb      	strb	r3, [r7, #15]
 80090a6:	797b      	ldrb	r3, [r7, #5]
 80090a8:	743b      	strb	r3, [r7, #16]
 80090aa:	793b      	ldrb	r3, [r7, #4]
 80090ac:	747b      	strb	r3, [r7, #17]
 80090ae:	78fb      	ldrb	r3, [r7, #3]
 80090b0:	74bb      	strb	r3, [r7, #18]
 80090b2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80090b6:	74fb      	strb	r3, [r7, #19]
 80090b8:	7efb      	ldrb	r3, [r7, #27]
 80090ba:	753b      	strb	r3, [r7, #20]
 80090bc:	7ebb      	ldrb	r3, [r7, #26]
 80090be:	757b      	strb	r3, [r7, #21]
			factor, tmp, tmpComp };
	for (uint8_t counter = 0; counter < 10; counter++) {
 80090c0:	2300      	movs	r3, #0
 80090c2:	77fb      	strb	r3, [r7, #31]
 80090c4:	e00f      	b.n	80090e6 <MDI_sendDataChannel1Ver2+0xca>
		MDI_writeSmallDataWithRegister(&MDI_channel1TX, sendBuff[counter]);
 80090c6:	7ffb      	ldrb	r3, [r7, #31]
 80090c8:	f107 0220 	add.w	r2, r7, #32
 80090cc:	4413      	add	r3, r2
 80090ce:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80090d2:	4619      	mov	r1, r3
 80090d4:	4807      	ldr	r0, [pc, #28]	; (80090f4 <MDI_sendDataChannel1Ver2+0xd8>)
 80090d6:	f7ff ff81 	bl	8008fdc <MDI_writeSmallDataWithRegister>
		vTaskDelay(50);
 80090da:	2032      	movs	r0, #50	; 0x32
 80090dc:	f7fc ffde 	bl	800609c <vTaskDelay>
	for (uint8_t counter = 0; counter < 10; counter++) {
 80090e0:	7ffb      	ldrb	r3, [r7, #31]
 80090e2:	3301      	adds	r3, #1
 80090e4:	77fb      	strb	r3, [r7, #31]
 80090e6:	7ffb      	ldrb	r3, [r7, #31]
 80090e8:	2b09      	cmp	r3, #9
 80090ea:	d9ec      	bls.n	80090c6 <MDI_sendDataChannel1Ver2+0xaa>
	}
}
 80090ec:	bf00      	nop
 80090ee:	3724      	adds	r7, #36	; 0x24
 80090f0:	46bd      	mov	sp, r7
 80090f2:	bd90      	pop	{r4, r7, pc}
 80090f4:	20004bb0 	.word	0x20004bb0

080090f8 <MDI_enableGetDataChannel1>:
uint8_t  getTmpCH1 = 0;
/**
 * @brief set enable for MDI channel 1 receive
 * @return none
 */
void MDI_enableGetDataChannel1(void){
 80090f8:	b580      	push	{r7, lr}
 80090fa:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&MDI_channel1RX,&getTmpCH1,1);
 80090fc:	2201      	movs	r2, #1
 80090fe:	4903      	ldr	r1, [pc, #12]	; (800910c <MDI_enableGetDataChannel1+0x14>)
 8009100:	4803      	ldr	r0, [pc, #12]	; (8009110 <MDI_enableGetDataChannel1+0x18>)
 8009102:	f7fb f90a 	bl	800431a <HAL_UART_Receive_IT>
}
 8009106:	bf00      	nop
 8009108:	bd80      	pop	{r7, pc}
 800910a:	bf00      	nop
 800910c:	200049ec 	.word	0x200049ec
 8009110:	20004bb0 	.word	0x20004bb0

08009114 <MDI_getDataChannel1_IT>:
static uint8_t tmpArr1[10];
/**
 * @brief get to Motor Driver 1 values
 * @return none
 */
void MDI_getDataChannel1_IT(UART_HandleTypeDef *callBackHandle) {
 8009114:	b580      	push	{r7, lr}
 8009116:	b086      	sub	sp, #24
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
	volatile UART_HandleTypeDef *tmpHandle;
	tmpHandle = &MDI_channel1RX;
 800911c:	4b3b      	ldr	r3, [pc, #236]	; (800920c <MDI_getDataChannel1_IT+0xf8>)
 800911e:	613b      	str	r3, [r7, #16]
	if(callBackHandle->Instance == tmpHandle->Instance){
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681a      	ldr	r2, [r3, #0]
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	429a      	cmp	r2, r3
 800912a:	d16a      	bne.n	8009202 <MDI_getDataChannel1_IT+0xee>
		static uint8_t counter = 0, getTmpBeff = 0;
			if (0xFF == getTmpCH1 && 0xFF == getTmpBeff) {
 800912c:	4b38      	ldr	r3, [pc, #224]	; (8009210 <MDI_getDataChannel1_IT+0xfc>)
 800912e:	781b      	ldrb	r3, [r3, #0]
 8009130:	2bff      	cmp	r3, #255	; 0xff
 8009132:	d10c      	bne.n	800914e <MDI_getDataChannel1_IT+0x3a>
 8009134:	4b37      	ldr	r3, [pc, #220]	; (8009214 <MDI_getDataChannel1_IT+0x100>)
 8009136:	781b      	ldrb	r3, [r3, #0]
 8009138:	2bff      	cmp	r3, #255	; 0xff
 800913a:	d108      	bne.n	800914e <MDI_getDataChannel1_IT+0x3a>
					tmpArr1[0] = 0xFF;
 800913c:	4b36      	ldr	r3, [pc, #216]	; (8009218 <MDI_getDataChannel1_IT+0x104>)
 800913e:	22ff      	movs	r2, #255	; 0xff
 8009140:	701a      	strb	r2, [r3, #0]
					tmpArr1[1] = 0xFF;
 8009142:	4b35      	ldr	r3, [pc, #212]	; (8009218 <MDI_getDataChannel1_IT+0x104>)
 8009144:	22ff      	movs	r2, #255	; 0xff
 8009146:	705a      	strb	r2, [r3, #1]
					counter = 1;
 8009148:	4b34      	ldr	r3, [pc, #208]	; (800921c <MDI_getDataChannel1_IT+0x108>)
 800914a:	2201      	movs	r2, #1
 800914c:	701a      	strb	r2, [r3, #0]
				}
				tmpArr1[counter] = getTmpCH1;
 800914e:	4b33      	ldr	r3, [pc, #204]	; (800921c <MDI_getDataChannel1_IT+0x108>)
 8009150:	781b      	ldrb	r3, [r3, #0]
 8009152:	461a      	mov	r2, r3
 8009154:	4b2e      	ldr	r3, [pc, #184]	; (8009210 <MDI_getDataChannel1_IT+0xfc>)
 8009156:	7819      	ldrb	r1, [r3, #0]
 8009158:	4b2f      	ldr	r3, [pc, #188]	; (8009218 <MDI_getDataChannel1_IT+0x104>)
 800915a:	5499      	strb	r1, [r3, r2]
				getTmpBeff = getTmpCH1;
 800915c:	4b2c      	ldr	r3, [pc, #176]	; (8009210 <MDI_getDataChannel1_IT+0xfc>)
 800915e:	781a      	ldrb	r2, [r3, #0]
 8009160:	4b2c      	ldr	r3, [pc, #176]	; (8009214 <MDI_getDataChannel1_IT+0x100>)
 8009162:	701a      	strb	r2, [r3, #0]
				counter++;
 8009164:	4b2d      	ldr	r3, [pc, #180]	; (800921c <MDI_getDataChannel1_IT+0x108>)
 8009166:	781b      	ldrb	r3, [r3, #0]
 8009168:	3301      	adds	r3, #1
 800916a:	b2da      	uxtb	r2, r3
 800916c:	4b2b      	ldr	r3, [pc, #172]	; (800921c <MDI_getDataChannel1_IT+0x108>)
 800916e:	701a      	strb	r2, [r3, #0]
				if (counter > 9) {
 8009170:	4b2a      	ldr	r3, [pc, #168]	; (800921c <MDI_getDataChannel1_IT+0x108>)
 8009172:	781b      	ldrb	r3, [r3, #0]
 8009174:	2b09      	cmp	r3, #9
 8009176:	d93f      	bls.n	80091f8 <MDI_getDataChannel1_IT+0xe4>
					counter = 0;
 8009178:	4b28      	ldr	r3, [pc, #160]	; (800921c <MDI_getDataChannel1_IT+0x108>)
 800917a:	2200      	movs	r2, #0
 800917c:	701a      	strb	r2, [r3, #0]
					uint16_t checksumTmp = 0;
 800917e:	2300      	movs	r3, #0
 8009180:	82fb      	strh	r3, [r7, #22]
					for (uint8_t c = 2; c < 8; c++)
 8009182:	2302      	movs	r3, #2
 8009184:	757b      	strb	r3, [r7, #21]
 8009186:	e009      	b.n	800919c <MDI_getDataChannel1_IT+0x88>
						checksumTmp += tmpArr1[c];
 8009188:	7d7b      	ldrb	r3, [r7, #21]
 800918a:	4a23      	ldr	r2, [pc, #140]	; (8009218 <MDI_getDataChannel1_IT+0x104>)
 800918c:	5cd3      	ldrb	r3, [r2, r3]
 800918e:	b29a      	uxth	r2, r3
 8009190:	8afb      	ldrh	r3, [r7, #22]
 8009192:	4413      	add	r3, r2
 8009194:	82fb      	strh	r3, [r7, #22]
					for (uint8_t c = 2; c < 8; c++)
 8009196:	7d7b      	ldrb	r3, [r7, #21]
 8009198:	3301      	adds	r3, #1
 800919a:	757b      	strb	r3, [r7, #21]
 800919c:	7d7b      	ldrb	r3, [r7, #21]
 800919e:	2b07      	cmp	r3, #7
 80091a0:	d9f2      	bls.n	8009188 <MDI_getDataChannel1_IT+0x74>
					uint8_t tmp = checksumTmp % 256;
 80091a2:	8afb      	ldrh	r3, [r7, #22]
 80091a4:	73fb      	strb	r3, [r7, #15]
					uint8_t tmpComp = ~tmp;
 80091a6:	7bfb      	ldrb	r3, [r7, #15]
 80091a8:	43db      	mvns	r3, r3
 80091aa:	73bb      	strb	r3, [r7, #14]
					if (tmp == tmpArr1[8] && tmpComp == tmpArr1[9]) {
 80091ac:	4b1a      	ldr	r3, [pc, #104]	; (8009218 <MDI_getDataChannel1_IT+0x104>)
 80091ae:	7a1b      	ldrb	r3, [r3, #8]
 80091b0:	7bfa      	ldrb	r2, [r7, #15]
 80091b2:	429a      	cmp	r2, r3
 80091b4:	d120      	bne.n	80091f8 <MDI_getDataChannel1_IT+0xe4>
 80091b6:	4b18      	ldr	r3, [pc, #96]	; (8009218 <MDI_getDataChannel1_IT+0x104>)
 80091b8:	7a5b      	ldrb	r3, [r3, #9]
 80091ba:	7bba      	ldrb	r2, [r7, #14]
 80091bc:	429a      	cmp	r2, r3
 80091be:	d11b      	bne.n	80091f8 <MDI_getDataChannel1_IT+0xe4>
						driver1.angle = ((uint16_t) tmpArr1[2] << 8) | tmpArr1[3];
 80091c0:	4b15      	ldr	r3, [pc, #84]	; (8009218 <MDI_getDataChannel1_IT+0x104>)
 80091c2:	789b      	ldrb	r3, [r3, #2]
 80091c4:	021b      	lsls	r3, r3, #8
 80091c6:	b21a      	sxth	r2, r3
 80091c8:	4b13      	ldr	r3, [pc, #76]	; (8009218 <MDI_getDataChannel1_IT+0x104>)
 80091ca:	78db      	ldrb	r3, [r3, #3]
 80091cc:	b21b      	sxth	r3, r3
 80091ce:	4313      	orrs	r3, r2
 80091d0:	b21b      	sxth	r3, r3
 80091d2:	b29a      	uxth	r2, r3
 80091d4:	4b12      	ldr	r3, [pc, #72]	; (8009220 <MDI_getDataChannel1_IT+0x10c>)
 80091d6:	809a      	strh	r2, [r3, #4]
						driver1.pid_kp = tmpArr1[4];
 80091d8:	4b0f      	ldr	r3, [pc, #60]	; (8009218 <MDI_getDataChannel1_IT+0x104>)
 80091da:	791a      	ldrb	r2, [r3, #4]
 80091dc:	4b10      	ldr	r3, [pc, #64]	; (8009220 <MDI_getDataChannel1_IT+0x10c>)
 80091de:	709a      	strb	r2, [r3, #2]
						driver1.pid_ki = tmpArr1[5];
 80091e0:	4b0d      	ldr	r3, [pc, #52]	; (8009218 <MDI_getDataChannel1_IT+0x104>)
 80091e2:	795a      	ldrb	r2, [r3, #5]
 80091e4:	4b0e      	ldr	r3, [pc, #56]	; (8009220 <MDI_getDataChannel1_IT+0x10c>)
 80091e6:	705a      	strb	r2, [r3, #1]
						driver1.pid_kd = tmpArr1[6];
 80091e8:	4b0b      	ldr	r3, [pc, #44]	; (8009218 <MDI_getDataChannel1_IT+0x104>)
 80091ea:	799a      	ldrb	r2, [r3, #6]
 80091ec:	4b0c      	ldr	r3, [pc, #48]	; (8009220 <MDI_getDataChannel1_IT+0x10c>)
 80091ee:	701a      	strb	r2, [r3, #0]
						driver1.factor = tmpArr1[7];
 80091f0:	4b09      	ldr	r3, [pc, #36]	; (8009218 <MDI_getDataChannel1_IT+0x104>)
 80091f2:	79da      	ldrb	r2, [r3, #7]
 80091f4:	4b0a      	ldr	r3, [pc, #40]	; (8009220 <MDI_getDataChannel1_IT+0x10c>)
 80091f6:	70da      	strb	r2, [r3, #3]
					}
				}
				HAL_UART_Receive_IT(callBackHandle, &getTmpCH1, 1);
 80091f8:	2201      	movs	r2, #1
 80091fa:	4905      	ldr	r1, [pc, #20]	; (8009210 <MDI_getDataChannel1_IT+0xfc>)
 80091fc:	6878      	ldr	r0, [r7, #4]
 80091fe:	f7fb f88c 	bl	800431a <HAL_UART_Receive_IT>
	}
}
 8009202:	bf00      	nop
 8009204:	3718      	adds	r7, #24
 8009206:	46bd      	mov	sp, r7
 8009208:	bd80      	pop	{r7, pc}
 800920a:	bf00      	nop
 800920c:	20004bb0 	.word	0x20004bb0
 8009210:	200049ec 	.word	0x200049ec
 8009214:	20004a06 	.word	0x20004a06
 8009218:	200049f0 	.word	0x200049f0
 800921c:	20004a07 	.word	0x20004a07
 8009220:	20004d24 	.word	0x20004d24

08009224 <MDI_sendDataChannel2Ver2>:
 * @param kd -> get Pid kd value
 * @param factor -> get factor of Pid elements
 * @return none
 */
void MDI_sendDataChannel2Ver2(uint16_t angleVal, uint8_t kp, uint8_t ki,
		uint8_t kd, uint8_t factor) {
 8009224:	b590      	push	{r4, r7, lr}
 8009226:	b089      	sub	sp, #36	; 0x24
 8009228:	af00      	add	r7, sp, #0
 800922a:	4604      	mov	r4, r0
 800922c:	4608      	mov	r0, r1
 800922e:	4611      	mov	r1, r2
 8009230:	461a      	mov	r2, r3
 8009232:	4623      	mov	r3, r4
 8009234:	80fb      	strh	r3, [r7, #6]
 8009236:	4603      	mov	r3, r0
 8009238:	717b      	strb	r3, [r7, #5]
 800923a:	460b      	mov	r3, r1
 800923c:	713b      	strb	r3, [r7, #4]
 800923e:	4613      	mov	r3, r2
 8009240:	70fb      	strb	r3, [r7, #3]
	uint16_t checksumTmp = 0;
 8009242:	2300      	movs	r3, #0
 8009244:	83bb      	strh	r3, [r7, #28]
	uint8_t tmpArr[] = { angleVal >> 8, angleVal & 0xFF };
 8009246:	88fb      	ldrh	r3, [r7, #6]
 8009248:	0a1b      	lsrs	r3, r3, #8
 800924a:	b29b      	uxth	r3, r3
 800924c:	b2db      	uxtb	r3, r3
 800924e:	763b      	strb	r3, [r7, #24]
 8009250:	88fb      	ldrh	r3, [r7, #6]
 8009252:	b2db      	uxtb	r3, r3
 8009254:	767b      	strb	r3, [r7, #25]
	checksumTmp += tmpArr[0];
 8009256:	7e3b      	ldrb	r3, [r7, #24]
 8009258:	b29a      	uxth	r2, r3
 800925a:	8bbb      	ldrh	r3, [r7, #28]
 800925c:	4413      	add	r3, r2
 800925e:	83bb      	strh	r3, [r7, #28]
	checksumTmp += tmpArr[1];
 8009260:	7e7b      	ldrb	r3, [r7, #25]
 8009262:	b29a      	uxth	r2, r3
 8009264:	8bbb      	ldrh	r3, [r7, #28]
 8009266:	4413      	add	r3, r2
 8009268:	83bb      	strh	r3, [r7, #28]
	checksumTmp += kp;
 800926a:	797b      	ldrb	r3, [r7, #5]
 800926c:	b29a      	uxth	r2, r3
 800926e:	8bbb      	ldrh	r3, [r7, #28]
 8009270:	4413      	add	r3, r2
 8009272:	83bb      	strh	r3, [r7, #28]
	checksumTmp += ki;
 8009274:	793b      	ldrb	r3, [r7, #4]
 8009276:	b29a      	uxth	r2, r3
 8009278:	8bbb      	ldrh	r3, [r7, #28]
 800927a:	4413      	add	r3, r2
 800927c:	83bb      	strh	r3, [r7, #28]
	checksumTmp += kd;
 800927e:	78fb      	ldrb	r3, [r7, #3]
 8009280:	b29a      	uxth	r2, r3
 8009282:	8bbb      	ldrh	r3, [r7, #28]
 8009284:	4413      	add	r3, r2
 8009286:	83bb      	strh	r3, [r7, #28]
	checksumTmp += factor;
 8009288:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800928c:	b29a      	uxth	r2, r3
 800928e:	8bbb      	ldrh	r3, [r7, #28]
 8009290:	4413      	add	r3, r2
 8009292:	83bb      	strh	r3, [r7, #28]
	uint8_t tmp = checksumTmp % 256;
 8009294:	8bbb      	ldrh	r3, [r7, #28]
 8009296:	76fb      	strb	r3, [r7, #27]
	uint8_t tmpComp = ~tmp;
 8009298:	7efb      	ldrb	r3, [r7, #27]
 800929a:	43db      	mvns	r3, r3
 800929c:	76bb      	strb	r3, [r7, #26]
	uint8_t sendBuff[10] = { 0XFF, 0XFF, tmpArr[0], tmpArr[1], kp, ki, kd,
 800929e:	23ff      	movs	r3, #255	; 0xff
 80092a0:	733b      	strb	r3, [r7, #12]
 80092a2:	23ff      	movs	r3, #255	; 0xff
 80092a4:	737b      	strb	r3, [r7, #13]
 80092a6:	7e3b      	ldrb	r3, [r7, #24]
 80092a8:	73bb      	strb	r3, [r7, #14]
 80092aa:	7e7b      	ldrb	r3, [r7, #25]
 80092ac:	73fb      	strb	r3, [r7, #15]
 80092ae:	797b      	ldrb	r3, [r7, #5]
 80092b0:	743b      	strb	r3, [r7, #16]
 80092b2:	793b      	ldrb	r3, [r7, #4]
 80092b4:	747b      	strb	r3, [r7, #17]
 80092b6:	78fb      	ldrb	r3, [r7, #3]
 80092b8:	74bb      	strb	r3, [r7, #18]
 80092ba:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80092be:	74fb      	strb	r3, [r7, #19]
 80092c0:	7efb      	ldrb	r3, [r7, #27]
 80092c2:	753b      	strb	r3, [r7, #20]
 80092c4:	7ebb      	ldrb	r3, [r7, #26]
 80092c6:	757b      	strb	r3, [r7, #21]
			factor, tmp, tmpComp };
	for (uint8_t counter = 0; counter < 10; counter++) {
 80092c8:	2300      	movs	r3, #0
 80092ca:	77fb      	strb	r3, [r7, #31]
 80092cc:	e00f      	b.n	80092ee <MDI_sendDataChannel2Ver2+0xca>
		MDI_writeSmallDataWithRegister(&MDI_channel2TX, sendBuff[counter]);
 80092ce:	7ffb      	ldrb	r3, [r7, #31]
 80092d0:	f107 0220 	add.w	r2, r7, #32
 80092d4:	4413      	add	r3, r2
 80092d6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80092da:	4619      	mov	r1, r3
 80092dc:	4807      	ldr	r0, [pc, #28]	; (80092fc <MDI_sendDataChannel2Ver2+0xd8>)
 80092de:	f7ff fe7d 	bl	8008fdc <MDI_writeSmallDataWithRegister>
		vTaskDelay(50);
 80092e2:	2032      	movs	r0, #50	; 0x32
 80092e4:	f7fc feda 	bl	800609c <vTaskDelay>
	for (uint8_t counter = 0; counter < 10; counter++) {
 80092e8:	7ffb      	ldrb	r3, [r7, #31]
 80092ea:	3301      	adds	r3, #1
 80092ec:	77fb      	strb	r3, [r7, #31]
 80092ee:	7ffb      	ldrb	r3, [r7, #31]
 80092f0:	2b09      	cmp	r3, #9
 80092f2:	d9ec      	bls.n	80092ce <MDI_sendDataChannel2Ver2+0xaa>
	}
}
 80092f4:	bf00      	nop
 80092f6:	3724      	adds	r7, #36	; 0x24
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bd90      	pop	{r4, r7, pc}
 80092fc:	20004b28 	.word	0x20004b28

08009300 <MDI_enableGetDataChannel2>:
/**
 * @brief set enable for MDI channel 2 receive
 * @return none
 */
uint8_t  getTmpCH2 = 0;
void MDI_enableGetDataChannel2(void){
 8009300:	b580      	push	{r7, lr}
 8009302:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&MDI_channel2RX,&getTmpCH2,1);
 8009304:	2201      	movs	r2, #1
 8009306:	4903      	ldr	r1, [pc, #12]	; (8009314 <MDI_enableGetDataChannel2+0x14>)
 8009308:	4803      	ldr	r0, [pc, #12]	; (8009318 <MDI_enableGetDataChannel2+0x18>)
 800930a:	f7fb f806 	bl	800431a <HAL_UART_Receive_IT>
}
 800930e:	bf00      	nop
 8009310:	bd80      	pop	{r7, pc}
 8009312:	bf00      	nop
 8009314:	200049fa 	.word	0x200049fa
 8009318:	20004b28 	.word	0x20004b28

0800931c <MDI_getDataChannel2_IT>:
/**
 * @brief get to Motor Driver 2 values
 * @return callBackHandle-> get u(s)art handle
 */
static uint8_t tmpArr2[10];
void MDI_getDataChannel2_IT(UART_HandleTypeDef *callBackHandle) {
 800931c:	b580      	push	{r7, lr}
 800931e:	b086      	sub	sp, #24
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
	volatile UART_HandleTypeDef *tmpHandle;
	tmpHandle = &MDI_channel2RX;
 8009324:	4b3b      	ldr	r3, [pc, #236]	; (8009414 <MDI_getDataChannel2_IT+0xf8>)
 8009326:	613b      	str	r3, [r7, #16]
	if(callBackHandle->Instance == tmpHandle->Instance){
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681a      	ldr	r2, [r3, #0]
 800932c:	693b      	ldr	r3, [r7, #16]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	429a      	cmp	r2, r3
 8009332:	d16a      	bne.n	800940a <MDI_getDataChannel2_IT+0xee>
		static uint8_t counter = 0, getTmpBeff = 0;
			if (0xFF == getTmpCH2 && 0xFF == getTmpBeff) {
 8009334:	4b38      	ldr	r3, [pc, #224]	; (8009418 <MDI_getDataChannel2_IT+0xfc>)
 8009336:	781b      	ldrb	r3, [r3, #0]
 8009338:	2bff      	cmp	r3, #255	; 0xff
 800933a:	d10c      	bne.n	8009356 <MDI_getDataChannel2_IT+0x3a>
 800933c:	4b37      	ldr	r3, [pc, #220]	; (800941c <MDI_getDataChannel2_IT+0x100>)
 800933e:	781b      	ldrb	r3, [r3, #0]
 8009340:	2bff      	cmp	r3, #255	; 0xff
 8009342:	d108      	bne.n	8009356 <MDI_getDataChannel2_IT+0x3a>
				tmpArr2[0] = 0xFF;
 8009344:	4b36      	ldr	r3, [pc, #216]	; (8009420 <MDI_getDataChannel2_IT+0x104>)
 8009346:	22ff      	movs	r2, #255	; 0xff
 8009348:	701a      	strb	r2, [r3, #0]
				tmpArr2[1] = 0xFF;
 800934a:	4b35      	ldr	r3, [pc, #212]	; (8009420 <MDI_getDataChannel2_IT+0x104>)
 800934c:	22ff      	movs	r2, #255	; 0xff
 800934e:	705a      	strb	r2, [r3, #1]
				counter = 1;
 8009350:	4b34      	ldr	r3, [pc, #208]	; (8009424 <MDI_getDataChannel2_IT+0x108>)
 8009352:	2201      	movs	r2, #1
 8009354:	701a      	strb	r2, [r3, #0]
			}
			tmpArr2[counter] = getTmpCH2;
 8009356:	4b33      	ldr	r3, [pc, #204]	; (8009424 <MDI_getDataChannel2_IT+0x108>)
 8009358:	781b      	ldrb	r3, [r3, #0]
 800935a:	461a      	mov	r2, r3
 800935c:	4b2e      	ldr	r3, [pc, #184]	; (8009418 <MDI_getDataChannel2_IT+0xfc>)
 800935e:	7819      	ldrb	r1, [r3, #0]
 8009360:	4b2f      	ldr	r3, [pc, #188]	; (8009420 <MDI_getDataChannel2_IT+0x104>)
 8009362:	5499      	strb	r1, [r3, r2]
			getTmpBeff = getTmpCH2;
 8009364:	4b2c      	ldr	r3, [pc, #176]	; (8009418 <MDI_getDataChannel2_IT+0xfc>)
 8009366:	781a      	ldrb	r2, [r3, #0]
 8009368:	4b2c      	ldr	r3, [pc, #176]	; (800941c <MDI_getDataChannel2_IT+0x100>)
 800936a:	701a      	strb	r2, [r3, #0]
			counter++;
 800936c:	4b2d      	ldr	r3, [pc, #180]	; (8009424 <MDI_getDataChannel2_IT+0x108>)
 800936e:	781b      	ldrb	r3, [r3, #0]
 8009370:	3301      	adds	r3, #1
 8009372:	b2da      	uxtb	r2, r3
 8009374:	4b2b      	ldr	r3, [pc, #172]	; (8009424 <MDI_getDataChannel2_IT+0x108>)
 8009376:	701a      	strb	r2, [r3, #0]
			if (counter > 9) {
 8009378:	4b2a      	ldr	r3, [pc, #168]	; (8009424 <MDI_getDataChannel2_IT+0x108>)
 800937a:	781b      	ldrb	r3, [r3, #0]
 800937c:	2b09      	cmp	r3, #9
 800937e:	d93f      	bls.n	8009400 <MDI_getDataChannel2_IT+0xe4>
				counter = 0;
 8009380:	4b28      	ldr	r3, [pc, #160]	; (8009424 <MDI_getDataChannel2_IT+0x108>)
 8009382:	2200      	movs	r2, #0
 8009384:	701a      	strb	r2, [r3, #0]
				uint16_t checksumTmp = 0;
 8009386:	2300      	movs	r3, #0
 8009388:	82fb      	strh	r3, [r7, #22]
				for (uint8_t c = 2; c < 8; c++)
 800938a:	2302      	movs	r3, #2
 800938c:	757b      	strb	r3, [r7, #21]
 800938e:	e009      	b.n	80093a4 <MDI_getDataChannel2_IT+0x88>
					checksumTmp += tmpArr2[c];
 8009390:	7d7b      	ldrb	r3, [r7, #21]
 8009392:	4a23      	ldr	r2, [pc, #140]	; (8009420 <MDI_getDataChannel2_IT+0x104>)
 8009394:	5cd3      	ldrb	r3, [r2, r3]
 8009396:	b29a      	uxth	r2, r3
 8009398:	8afb      	ldrh	r3, [r7, #22]
 800939a:	4413      	add	r3, r2
 800939c:	82fb      	strh	r3, [r7, #22]
				for (uint8_t c = 2; c < 8; c++)
 800939e:	7d7b      	ldrb	r3, [r7, #21]
 80093a0:	3301      	adds	r3, #1
 80093a2:	757b      	strb	r3, [r7, #21]
 80093a4:	7d7b      	ldrb	r3, [r7, #21]
 80093a6:	2b07      	cmp	r3, #7
 80093a8:	d9f2      	bls.n	8009390 <MDI_getDataChannel2_IT+0x74>
				uint8_t tmp = checksumTmp % 256;
 80093aa:	8afb      	ldrh	r3, [r7, #22]
 80093ac:	73fb      	strb	r3, [r7, #15]
				uint8_t tmpComp = ~tmp;
 80093ae:	7bfb      	ldrb	r3, [r7, #15]
 80093b0:	43db      	mvns	r3, r3
 80093b2:	73bb      	strb	r3, [r7, #14]
				if (tmp == tmpArr2[8] && tmpComp == tmpArr2[9]) {
 80093b4:	4b1a      	ldr	r3, [pc, #104]	; (8009420 <MDI_getDataChannel2_IT+0x104>)
 80093b6:	7a1b      	ldrb	r3, [r3, #8]
 80093b8:	7bfa      	ldrb	r2, [r7, #15]
 80093ba:	429a      	cmp	r2, r3
 80093bc:	d120      	bne.n	8009400 <MDI_getDataChannel2_IT+0xe4>
 80093be:	4b18      	ldr	r3, [pc, #96]	; (8009420 <MDI_getDataChannel2_IT+0x104>)
 80093c0:	7a5b      	ldrb	r3, [r3, #9]
 80093c2:	7bba      	ldrb	r2, [r7, #14]
 80093c4:	429a      	cmp	r2, r3
 80093c6:	d11b      	bne.n	8009400 <MDI_getDataChannel2_IT+0xe4>
					driver2.angle = ((uint16_t) tmpArr2[2] << 8) | tmpArr2[3];
 80093c8:	4b15      	ldr	r3, [pc, #84]	; (8009420 <MDI_getDataChannel2_IT+0x104>)
 80093ca:	789b      	ldrb	r3, [r3, #2]
 80093cc:	021b      	lsls	r3, r3, #8
 80093ce:	b21a      	sxth	r2, r3
 80093d0:	4b13      	ldr	r3, [pc, #76]	; (8009420 <MDI_getDataChannel2_IT+0x104>)
 80093d2:	78db      	ldrb	r3, [r3, #3]
 80093d4:	b21b      	sxth	r3, r3
 80093d6:	4313      	orrs	r3, r2
 80093d8:	b21b      	sxth	r3, r3
 80093da:	b29a      	uxth	r2, r3
 80093dc:	4b12      	ldr	r3, [pc, #72]	; (8009428 <MDI_getDataChannel2_IT+0x10c>)
 80093de:	809a      	strh	r2, [r3, #4]
					driver2.pid_kp = tmpArr2[4];
 80093e0:	4b0f      	ldr	r3, [pc, #60]	; (8009420 <MDI_getDataChannel2_IT+0x104>)
 80093e2:	791a      	ldrb	r2, [r3, #4]
 80093e4:	4b10      	ldr	r3, [pc, #64]	; (8009428 <MDI_getDataChannel2_IT+0x10c>)
 80093e6:	709a      	strb	r2, [r3, #2]
					driver2.pid_ki = tmpArr2[5];
 80093e8:	4b0d      	ldr	r3, [pc, #52]	; (8009420 <MDI_getDataChannel2_IT+0x104>)
 80093ea:	795a      	ldrb	r2, [r3, #5]
 80093ec:	4b0e      	ldr	r3, [pc, #56]	; (8009428 <MDI_getDataChannel2_IT+0x10c>)
 80093ee:	705a      	strb	r2, [r3, #1]
					driver2.pid_kd = tmpArr2[6];
 80093f0:	4b0b      	ldr	r3, [pc, #44]	; (8009420 <MDI_getDataChannel2_IT+0x104>)
 80093f2:	799a      	ldrb	r2, [r3, #6]
 80093f4:	4b0c      	ldr	r3, [pc, #48]	; (8009428 <MDI_getDataChannel2_IT+0x10c>)
 80093f6:	701a      	strb	r2, [r3, #0]
					driver2.factor = tmpArr2[7];
 80093f8:	4b09      	ldr	r3, [pc, #36]	; (8009420 <MDI_getDataChannel2_IT+0x104>)
 80093fa:	79da      	ldrb	r2, [r3, #7]
 80093fc:	4b0a      	ldr	r3, [pc, #40]	; (8009428 <MDI_getDataChannel2_IT+0x10c>)
 80093fe:	70da      	strb	r2, [r3, #3]
				}
			}
			HAL_UART_Receive_IT(callBackHandle, &getTmpCH2, 1);
 8009400:	2201      	movs	r2, #1
 8009402:	4905      	ldr	r1, [pc, #20]	; (8009418 <MDI_getDataChannel2_IT+0xfc>)
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f7fa ff88 	bl	800431a <HAL_UART_Receive_IT>
	}
}
 800940a:	bf00      	nop
 800940c:	3718      	adds	r7, #24
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}
 8009412:	bf00      	nop
 8009414:	20004b28 	.word	0x20004b28
 8009418:	200049fa 	.word	0x200049fa
 800941c:	20004a08 	.word	0x20004a08
 8009420:	200049fc 	.word	0x200049fc
 8009424:	20004a09 	.word	0x20004a09
 8009428:	20004d1c 	.word	0x20004d1c

0800942c <getDriver1ReceiveVal>:
}
uint16_t getDriver2angle(void) {
	return driver2.factor;
}

mD_interface getDriver1ReceiveVal(void) {
 800942c:	b480      	push	{r7}
 800942e:	b083      	sub	sp, #12
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
	return driver1;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	4a05      	ldr	r2, [pc, #20]	; (800944c <getDriver1ReceiveVal+0x20>)
 8009438:	6811      	ldr	r1, [r2, #0]
 800943a:	6019      	str	r1, [r3, #0]
 800943c:	8892      	ldrh	r2, [r2, #4]
 800943e:	809a      	strh	r2, [r3, #4]
}
 8009440:	6878      	ldr	r0, [r7, #4]
 8009442:	370c      	adds	r7, #12
 8009444:	46bd      	mov	sp, r7
 8009446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944a:	4770      	bx	lr
 800944c:	20004d24 	.word	0x20004d24

08009450 <getDriver2ReceiveVal>:
mD_interface getDriver2ReceiveVal(void) {
 8009450:	b480      	push	{r7}
 8009452:	b083      	sub	sp, #12
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
	return driver2;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	4a05      	ldr	r2, [pc, #20]	; (8009470 <getDriver2ReceiveVal+0x20>)
 800945c:	6811      	ldr	r1, [r2, #0]
 800945e:	6019      	str	r1, [r3, #0]
 8009460:	8892      	ldrh	r2, [r2, #4]
 8009462:	809a      	strh	r2, [r3, #4]
}
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	370c      	adds	r7, #12
 8009468:	46bd      	mov	sp, r7
 800946a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946e:	4770      	bx	lr
 8009470:	20004d1c 	.word	0x20004d1c

08009474 <tasks_init>:
void getDataUartComputerTask(void *params);

xSemaphoreHandle uart1SemphrHandle=NULL;
xSemaphoreHandle uart2SemphrHandle=NULL;
xSemaphoreHandle uart3SemphrHandle=NULL;
void tasks_init(void){
 8009474:	b580      	push	{r7, lr}
 8009476:	b082      	sub	sp, #8
 8009478:	af02      	add	r7, sp, #8
	 * @param usStackDepth-> stack size
	 * @param pvParameters-> function parameters
	 * @param uxPriority -> Priority
	 * @param pxCreatedTask -> handle so id
	 * */
	vSemaphoreCreateBinary(uart1SemphrHandle);
 800947a:	2203      	movs	r2, #3
 800947c:	2100      	movs	r1, #0
 800947e:	2001      	movs	r0, #1
 8009480:	f7fb ff15 	bl	80052ae <xQueueGenericCreate>
 8009484:	4602      	mov	r2, r0
 8009486:	4b51      	ldr	r3, [pc, #324]	; (80095cc <tasks_init+0x158>)
 8009488:	601a      	str	r2, [r3, #0]
 800948a:	4b50      	ldr	r3, [pc, #320]	; (80095cc <tasks_init+0x158>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d006      	beq.n	80094a0 <tasks_init+0x2c>
 8009492:	4b4e      	ldr	r3, [pc, #312]	; (80095cc <tasks_init+0x158>)
 8009494:	6818      	ldr	r0, [r3, #0]
 8009496:	2300      	movs	r3, #0
 8009498:	2200      	movs	r2, #0
 800949a:	2100      	movs	r1, #0
 800949c:	f7fb ff6a 	bl	8005374 <xQueueGenericSend>
	vSemaphoreCreateBinary(uart2SemphrHandle);
 80094a0:	2203      	movs	r2, #3
 80094a2:	2100      	movs	r1, #0
 80094a4:	2001      	movs	r0, #1
 80094a6:	f7fb ff02 	bl	80052ae <xQueueGenericCreate>
 80094aa:	4602      	mov	r2, r0
 80094ac:	4b48      	ldr	r3, [pc, #288]	; (80095d0 <tasks_init+0x15c>)
 80094ae:	601a      	str	r2, [r3, #0]
 80094b0:	4b47      	ldr	r3, [pc, #284]	; (80095d0 <tasks_init+0x15c>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d006      	beq.n	80094c6 <tasks_init+0x52>
 80094b8:	4b45      	ldr	r3, [pc, #276]	; (80095d0 <tasks_init+0x15c>)
 80094ba:	6818      	ldr	r0, [r3, #0]
 80094bc:	2300      	movs	r3, #0
 80094be:	2200      	movs	r2, #0
 80094c0:	2100      	movs	r1, #0
 80094c2:	f7fb ff57 	bl	8005374 <xQueueGenericSend>
	vSemaphoreCreateBinary(uart3SemphrHandle);
 80094c6:	2203      	movs	r2, #3
 80094c8:	2100      	movs	r1, #0
 80094ca:	2001      	movs	r0, #1
 80094cc:	f7fb feef 	bl	80052ae <xQueueGenericCreate>
 80094d0:	4602      	mov	r2, r0
 80094d2:	4b40      	ldr	r3, [pc, #256]	; (80095d4 <tasks_init+0x160>)
 80094d4:	601a      	str	r2, [r3, #0]
 80094d6:	4b3f      	ldr	r3, [pc, #252]	; (80095d4 <tasks_init+0x160>)
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d006      	beq.n	80094ec <tasks_init+0x78>
 80094de:	4b3d      	ldr	r3, [pc, #244]	; (80095d4 <tasks_init+0x160>)
 80094e0:	6818      	ldr	r0, [r3, #0]
 80094e2:	2300      	movs	r3, #0
 80094e4:	2200      	movs	r2, #0
 80094e6:	2100      	movs	r1, #0
 80094e8:	f7fb ff44 	bl	8005374 <xQueueGenericSend>


	if(uart1SemphrHandle!=NULL && uart2SemphrHandle!=NULL && uart3SemphrHandle!=NULL){
 80094ec:	4b37      	ldr	r3, [pc, #220]	; (80095cc <tasks_init+0x158>)
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d067      	beq.n	80095c4 <tasks_init+0x150>
 80094f4:	4b36      	ldr	r3, [pc, #216]	; (80095d0 <tasks_init+0x15c>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d063      	beq.n	80095c4 <tasks_init+0x150>
 80094fc:	4b35      	ldr	r3, [pc, #212]	; (80095d4 <tasks_init+0x160>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d05f      	beq.n	80095c4 <tasks_init+0x150>

		xTaskCreate(sendDataUartComputerTask, "send Uart C", configMINIMAL_STACK_SIZE*2, NULL,  55 , NULL);
 8009504:	2300      	movs	r3, #0
 8009506:	9301      	str	r3, [sp, #4]
 8009508:	2337      	movs	r3, #55	; 0x37
 800950a:	9300      	str	r3, [sp, #0]
 800950c:	2300      	movs	r3, #0
 800950e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009512:	4931      	ldr	r1, [pc, #196]	; (80095d8 <tasks_init+0x164>)
 8009514:	4831      	ldr	r0, [pc, #196]	; (80095dc <tasks_init+0x168>)
 8009516:	f7fc fc7d 	bl	8005e14 <xTaskCreate>
		xTaskCreate(getDataUartComputerTask, "get Uart C", configMINIMAL_STACK_SIZE*2, NULL,  55 , NULL);
 800951a:	2300      	movs	r3, #0
 800951c:	9301      	str	r3, [sp, #4]
 800951e:	2337      	movs	r3, #55	; 0x37
 8009520:	9300      	str	r3, [sp, #0]
 8009522:	2300      	movs	r3, #0
 8009524:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009528:	492d      	ldr	r1, [pc, #180]	; (80095e0 <tasks_init+0x16c>)
 800952a:	482e      	ldr	r0, [pc, #184]	; (80095e4 <tasks_init+0x170>)
 800952c:	f7fc fc72 	bl	8005e14 <xTaskCreate>
		xTaskCreate(sendDataUart1Task, "send Uart 1", configMINIMAL_STACK_SIZE, NULL,  55 , NULL);
 8009530:	2300      	movs	r3, #0
 8009532:	9301      	str	r3, [sp, #4]
 8009534:	2337      	movs	r3, #55	; 0x37
 8009536:	9300      	str	r3, [sp, #0]
 8009538:	2300      	movs	r3, #0
 800953a:	2280      	movs	r2, #128	; 0x80
 800953c:	492a      	ldr	r1, [pc, #168]	; (80095e8 <tasks_init+0x174>)
 800953e:	482b      	ldr	r0, [pc, #172]	; (80095ec <tasks_init+0x178>)
 8009540:	f7fc fc68 	bl	8005e14 <xTaskCreate>
		xTaskCreate(sendDataUart2Task, "send Uart 2", configMINIMAL_STACK_SIZE, NULL,  55 , NULL);
 8009544:	2300      	movs	r3, #0
 8009546:	9301      	str	r3, [sp, #4]
 8009548:	2337      	movs	r3, #55	; 0x37
 800954a:	9300      	str	r3, [sp, #0]
 800954c:	2300      	movs	r3, #0
 800954e:	2280      	movs	r2, #128	; 0x80
 8009550:	4927      	ldr	r1, [pc, #156]	; (80095f0 <tasks_init+0x17c>)
 8009552:	4828      	ldr	r0, [pc, #160]	; (80095f4 <tasks_init+0x180>)
 8009554:	f7fc fc5e 	bl	8005e14 <xTaskCreate>
		xTaskCreate(getDataUart1Task, "get Uart 1", configMINIMAL_STACK_SIZE, NULL,  55, NULL);
 8009558:	2300      	movs	r3, #0
 800955a:	9301      	str	r3, [sp, #4]
 800955c:	2337      	movs	r3, #55	; 0x37
 800955e:	9300      	str	r3, [sp, #0]
 8009560:	2300      	movs	r3, #0
 8009562:	2280      	movs	r2, #128	; 0x80
 8009564:	4924      	ldr	r1, [pc, #144]	; (80095f8 <tasks_init+0x184>)
 8009566:	4825      	ldr	r0, [pc, #148]	; (80095fc <tasks_init+0x188>)
 8009568:	f7fc fc54 	bl	8005e14 <xTaskCreate>
		xTaskCreate(getDataUart2Task, "get Uart 2", configMINIMAL_STACK_SIZE, NULL,  55 , NULL);
 800956c:	2300      	movs	r3, #0
 800956e:	9301      	str	r3, [sp, #4]
 8009570:	2337      	movs	r3, #55	; 0x37
 8009572:	9300      	str	r3, [sp, #0]
 8009574:	2300      	movs	r3, #0
 8009576:	2280      	movs	r2, #128	; 0x80
 8009578:	4921      	ldr	r1, [pc, #132]	; (8009600 <tasks_init+0x18c>)
 800957a:	4822      	ldr	r0, [pc, #136]	; (8009604 <tasks_init+0x190>)
 800957c:	f7fc fc4a 	bl	8005e14 <xTaskCreate>
		xTaskCreate(adcReadTask, "adc read", configMINIMAL_STACK_SIZE, NULL,   55, NULL);
 8009580:	2300      	movs	r3, #0
 8009582:	9301      	str	r3, [sp, #4]
 8009584:	2337      	movs	r3, #55	; 0x37
 8009586:	9300      	str	r3, [sp, #0]
 8009588:	2300      	movs	r3, #0
 800958a:	2280      	movs	r2, #128	; 0x80
 800958c:	491e      	ldr	r1, [pc, #120]	; (8009608 <tasks_init+0x194>)
 800958e:	481f      	ldr	r0, [pc, #124]	; (800960c <tasks_init+0x198>)
 8009590:	f7fc fc40 	bl	8005e14 <xTaskCreate>
		xTaskCreate(lcdTask, "lcd controller", configMINIMAL_STACK_SIZE*2, NULL,  55 , NULL);
 8009594:	2300      	movs	r3, #0
 8009596:	9301      	str	r3, [sp, #4]
 8009598:	2337      	movs	r3, #55	; 0x37
 800959a:	9300      	str	r3, [sp, #0]
 800959c:	2300      	movs	r3, #0
 800959e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80095a2:	491b      	ldr	r1, [pc, #108]	; (8009610 <tasks_init+0x19c>)
 80095a4:	481b      	ldr	r0, [pc, #108]	; (8009614 <tasks_init+0x1a0>)
 80095a6:	f7fc fc35 	bl	8005e14 <xTaskCreate>
		xTaskCreate(buttonControlTask, "button controller", configMINIMAL_STACK_SIZE*2, NULL,  55 , NULL);
 80095aa:	2300      	movs	r3, #0
 80095ac:	9301      	str	r3, [sp, #4]
 80095ae:	2337      	movs	r3, #55	; 0x37
 80095b0:	9300      	str	r3, [sp, #0]
 80095b2:	2300      	movs	r3, #0
 80095b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80095b8:	4917      	ldr	r1, [pc, #92]	; (8009618 <tasks_init+0x1a4>)
 80095ba:	4818      	ldr	r0, [pc, #96]	; (800961c <tasks_init+0x1a8>)
 80095bc:	f7fc fc2a 	bl	8005e14 <xTaskCreate>



		vTaskStartScheduler();
 80095c0:	f7fc fda0 	bl	8006104 <vTaskStartScheduler>
	}
}
 80095c4:	bf00      	nop
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}
 80095ca:	bf00      	nop
 80095cc:	20004a0c 	.word	0x20004a0c
 80095d0:	20004a10 	.word	0x20004a10
 80095d4:	20004a14 	.word	0x20004a14
 80095d8:	0800a0f0 	.word	0x0800a0f0
 80095dc:	08009621 	.word	0x08009621
 80095e0:	0800a0fc 	.word	0x0800a0fc
 80095e4:	08009631 	.word	0x08009631
 80095e8:	0800a108 	.word	0x0800a108
 80095ec:	08009661 	.word	0x08009661
 80095f0:	0800a114 	.word	0x0800a114
 80095f4:	0800966f 	.word	0x0800966f
 80095f8:	0800a120 	.word	0x0800a120
 80095fc:	0800967d 	.word	0x0800967d
 8009600:	0800a12c 	.word	0x0800a12c
 8009604:	080096ad 	.word	0x080096ad
 8009608:	0800a138 	.word	0x0800a138
 800960c:	080096dd 	.word	0x080096dd
 8009610:	0800a144 	.word	0x0800a144
 8009614:	08009751 	.word	0x08009751
 8009618:	0800a154 	.word	0x0800a154
 800961c:	08009773 	.word	0x08009773

08009620 <sendDataUartComputerTask>:


void sendDataUartComputerTask(void *params){
 8009620:	b580      	push	{r7, lr}
 8009622:	b082      	sub	sp, #8
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
	//uint8_t batt;
	while(1){
		testCIsend();
 8009628:	f7f7 fa3a 	bl	8000aa0 <testCIsend>
 800962c:	e7fc      	b.n	8009628 <sendDataUartComputerTask+0x8>
	...

08009630 <getDataUartComputerTask>:
		//batt=rand()%1;
		//CI_sendDataChannel(0x11,1,1,1,90);

		}
}
void getDataUartComputerTask(void *params){
 8009630:	b580      	push	{r7, lr}
 8009632:	b082      	sub	sp, #8
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
	while(1){
		xSemaphoreTake(uart3SemphrHandle, portMAX_DELAY);
 8009638:	4b08      	ldr	r3, [pc, #32]	; (800965c <getDataUartComputerTask+0x2c>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8009640:	4618      	mov	r0, r3
 8009642:	f7fc f901 	bl	8005848 <xQueueSemaphoreTake>
		CI_enableGetDataChannel();
 8009646:	f7f7 fa65 	bl	8000b14 <CI_enableGetDataChannel>
		xSemaphoreGive(uart3SemphrHandle);
 800964a:	4b04      	ldr	r3, [pc, #16]	; (800965c <getDataUartComputerTask+0x2c>)
 800964c:	6818      	ldr	r0, [r3, #0]
 800964e:	2300      	movs	r3, #0
 8009650:	2200      	movs	r2, #0
 8009652:	2100      	movs	r1, #0
 8009654:	f7fb fe8e 	bl	8005374 <xQueueGenericSend>
		xSemaphoreTake(uart3SemphrHandle, portMAX_DELAY);
 8009658:	e7ee      	b.n	8009638 <getDataUartComputerTask+0x8>
 800965a:	bf00      	nop
 800965c:	20004a14 	.word	0x20004a14

08009660 <sendDataUart1Task>:

	}
}
void sendDataUart1Task(void *params){
 8009660:	b580      	push	{r7, lr}
 8009662:	b082      	sub	sp, #8
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]

	while(1){
			transmissionDriver1();
 8009668:	f7fe fdd6 	bl	8008218 <transmissionDriver1>
 800966c:	e7fc      	b.n	8009668 <sendDataUart1Task+0x8>

0800966e <sendDataUart2Task>:

	}
}
void sendDataUart2Task(void *params){
 800966e:	b580      	push	{r7, lr}
 8009670:	b082      	sub	sp, #8
 8009672:	af00      	add	r7, sp, #0
 8009674:	6078      	str	r0, [r7, #4]
	while(1){
			transmissionDriver2();
 8009676:	f7fe fde7 	bl	8008248 <transmissionDriver2>
 800967a:	e7fc      	b.n	8009676 <sendDataUart2Task+0x8>

0800967c <getDataUart1Task>:
	}
}
void getDataUart1Task(void *params){
 800967c:	b580      	push	{r7, lr}
 800967e:	b082      	sub	sp, #8
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
	while(1){
		xSemaphoreTake(uart1SemphrHandle, portMAX_DELAY);
 8009684:	4b08      	ldr	r3, [pc, #32]	; (80096a8 <getDataUart1Task+0x2c>)
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800968c:	4618      	mov	r0, r3
 800968e:	f7fc f8db 	bl	8005848 <xQueueSemaphoreTake>
		MDI_enableGetDataChannel1();
 8009692:	f7ff fd31 	bl	80090f8 <MDI_enableGetDataChannel1>
		xSemaphoreGive(uart1SemphrHandle);
 8009696:	4b04      	ldr	r3, [pc, #16]	; (80096a8 <getDataUart1Task+0x2c>)
 8009698:	6818      	ldr	r0, [r3, #0]
 800969a:	2300      	movs	r3, #0
 800969c:	2200      	movs	r2, #0
 800969e:	2100      	movs	r1, #0
 80096a0:	f7fb fe68 	bl	8005374 <xQueueGenericSend>
		xSemaphoreTake(uart1SemphrHandle, portMAX_DELAY);
 80096a4:	e7ee      	b.n	8009684 <getDataUart1Task+0x8>
 80096a6:	bf00      	nop
 80096a8:	20004a0c 	.word	0x20004a0c

080096ac <getDataUart2Task>:

	}
}
void getDataUart2Task(void *params){
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b082      	sub	sp, #8
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
	while(1){
		xSemaphoreTake(uart2SemphrHandle, portMAX_DELAY);
 80096b4:	4b08      	ldr	r3, [pc, #32]	; (80096d8 <getDataUart2Task+0x2c>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80096bc:	4618      	mov	r0, r3
 80096be:	f7fc f8c3 	bl	8005848 <xQueueSemaphoreTake>
		MDI_enableGetDataChannel2();
 80096c2:	f7ff fe1d 	bl	8009300 <MDI_enableGetDataChannel2>
		xSemaphoreGive(uart2SemphrHandle);
 80096c6:	4b04      	ldr	r3, [pc, #16]	; (80096d8 <getDataUart2Task+0x2c>)
 80096c8:	6818      	ldr	r0, [r3, #0]
 80096ca:	2300      	movs	r3, #0
 80096cc:	2200      	movs	r2, #0
 80096ce:	2100      	movs	r1, #0
 80096d0:	f7fb fe50 	bl	8005374 <xQueueGenericSend>
		xSemaphoreTake(uart2SemphrHandle, portMAX_DELAY);
 80096d4:	e7ee      	b.n	80096b4 <getDataUart2Task+0x8>
 80096d6:	bf00      	nop
 80096d8:	20004a10 	.word	0x20004a10

080096dc <adcReadTask>:
	}
}
void adcReadTask(void *params){
 80096dc:	b580      	push	{r7, lr}
 80096de:	b086      	sub	sp, #24
 80096e0:	af02      	add	r7, sp, #8
 80096e2:	6078      	str	r0, [r7, #4]
	uint16_t val1,val2;
	while(1){
		readAnalog2Values(&ADCREADCH1,&ADCREADCH2);
 80096e4:	4918      	ldr	r1, [pc, #96]	; (8009748 <adcReadTask+0x6c>)
 80096e6:	4819      	ldr	r0, [pc, #100]	; (800974c <adcReadTask+0x70>)
 80096e8:	f7fe fa78 	bl	8007bdc <readAnalog2Values>
			val1=valuesMap(getAnalogValue1(),0,4095,140,860);
 80096ec:	f7fe fada 	bl	8007ca4 <getAnalogValue1>
 80096f0:	4603      	mov	r3, r0
 80096f2:	4618      	mov	r0, r3
 80096f4:	f44f 7357 	mov.w	r3, #860	; 0x35c
 80096f8:	9300      	str	r3, [sp, #0]
 80096fa:	238c      	movs	r3, #140	; 0x8c
 80096fc:	f640 72ff 	movw	r2, #4095	; 0xfff
 8009700:	2100      	movs	r1, #0
 8009702:	f7fe fae7 	bl	8007cd4 <valuesMap>
 8009706:	4603      	mov	r3, r0
 8009708:	81fb      	strh	r3, [r7, #14]
			setDriver1AngleValue(val1);
 800970a:	89fb      	ldrh	r3, [r7, #14]
 800970c:	4618      	mov	r0, r3
 800970e:	f7fe fba5 	bl	8007e5c <setDriver1AngleValue>
			vTaskDelay(10);
 8009712:	200a      	movs	r0, #10
 8009714:	f7fc fcc2 	bl	800609c <vTaskDelay>
			val2=valuesMap(getAnalogValue2(),0,4095,140,860);
 8009718:	f7fe fad0 	bl	8007cbc <getAnalogValue2>
 800971c:	4603      	mov	r3, r0
 800971e:	4618      	mov	r0, r3
 8009720:	f44f 7357 	mov.w	r3, #860	; 0x35c
 8009724:	9300      	str	r3, [sp, #0]
 8009726:	238c      	movs	r3, #140	; 0x8c
 8009728:	f640 72ff 	movw	r2, #4095	; 0xfff
 800972c:	2100      	movs	r1, #0
 800972e:	f7fe fad1 	bl	8007cd4 <valuesMap>
 8009732:	4603      	mov	r3, r0
 8009734:	81bb      	strh	r3, [r7, #12]
			setDriver2AngleValue(val2);
 8009736:	89bb      	ldrh	r3, [r7, #12]
 8009738:	4618      	mov	r0, r3
 800973a:	f7fe fb9f 	bl	8007e7c <setDriver2AngleValue>
			vTaskDelay(10);
 800973e:	200a      	movs	r0, #10
 8009740:	f7fc fcac 	bl	800609c <vTaskDelay>
		readAnalog2Values(&ADCREADCH1,&ADCREADCH2);
 8009744:	e7ce      	b.n	80096e4 <adcReadTask+0x8>
 8009746:	bf00      	nop
 8009748:	20004a38 	.word	0x20004a38
 800974c:	20004b68 	.word	0x20004b68

08009750 <lcdTask>:
	}
}
void lcdTask(void *params){
 8009750:	b580      	push	{r7, lr}
 8009752:	b082      	sub	sp, #8
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
	lcd_Init();
 8009758:	f7fe fdca 	bl	80082f0 <lcd_Init>
	while(1){
	  	lcdController();
 800975c:	f7ff f856 	bl	800880c <lcdController>
	  	vTaskDelay(200);
 8009760:	20c8      	movs	r0, #200	; 0xc8
 8009762:	f7fc fc9b 	bl	800609c <vTaskDelay>
	  	cleanTheLcd();
 8009766:	f7ff f82d 	bl	80087c4 <cleanTheLcd>
	  	vTaskDelay(5);
 800976a:	2005      	movs	r0, #5
 800976c:	f7fc fc96 	bl	800609c <vTaskDelay>
	  	lcdController();
 8009770:	e7f4      	b.n	800975c <lcdTask+0xc>

08009772 <buttonControlTask>:
	}

}
void buttonControlTask(void *params){
 8009772:	b580      	push	{r7, lr}
 8009774:	b082      	sub	sp, #8
 8009776:	af00      	add	r7, sp, #0
 8009778:	6078      	str	r0, [r7, #4]
	btnParameterInit();
 800977a:	f7fe fb43 	bl	8007e04 <btnParameterInit>
	while(1){
		buttonController();
 800977e:	f7fe fb8d 	bl	8007e9c <buttonController>
		vTaskDelay(50);
 8009782:	2032      	movs	r0, #50	; 0x32
 8009784:	f7fc fc8a 	bl	800609c <vTaskDelay>
		buttonController();
 8009788:	e7f9      	b.n	800977e <buttonControlTask+0xc>
	...

0800978c <__errno>:
 800978c:	4b01      	ldr	r3, [pc, #4]	; (8009794 <__errno+0x8>)
 800978e:	6818      	ldr	r0, [r3, #0]
 8009790:	4770      	bx	lr
 8009792:	bf00      	nop
 8009794:	20000014 	.word	0x20000014

08009798 <__libc_init_array>:
 8009798:	b570      	push	{r4, r5, r6, lr}
 800979a:	4e0d      	ldr	r6, [pc, #52]	; (80097d0 <__libc_init_array+0x38>)
 800979c:	4c0d      	ldr	r4, [pc, #52]	; (80097d4 <__libc_init_array+0x3c>)
 800979e:	1ba4      	subs	r4, r4, r6
 80097a0:	10a4      	asrs	r4, r4, #2
 80097a2:	2500      	movs	r5, #0
 80097a4:	42a5      	cmp	r5, r4
 80097a6:	d109      	bne.n	80097bc <__libc_init_array+0x24>
 80097a8:	4e0b      	ldr	r6, [pc, #44]	; (80097d8 <__libc_init_array+0x40>)
 80097aa:	4c0c      	ldr	r4, [pc, #48]	; (80097dc <__libc_init_array+0x44>)
 80097ac:	f000 fc28 	bl	800a000 <_init>
 80097b0:	1ba4      	subs	r4, r4, r6
 80097b2:	10a4      	asrs	r4, r4, #2
 80097b4:	2500      	movs	r5, #0
 80097b6:	42a5      	cmp	r5, r4
 80097b8:	d105      	bne.n	80097c6 <__libc_init_array+0x2e>
 80097ba:	bd70      	pop	{r4, r5, r6, pc}
 80097bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80097c0:	4798      	blx	r3
 80097c2:	3501      	adds	r5, #1
 80097c4:	e7ee      	b.n	80097a4 <__libc_init_array+0xc>
 80097c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80097ca:	4798      	blx	r3
 80097cc:	3501      	adds	r5, #1
 80097ce:	e7f2      	b.n	80097b6 <__libc_init_array+0x1e>
 80097d0:	0800a1dc 	.word	0x0800a1dc
 80097d4:	0800a1dc 	.word	0x0800a1dc
 80097d8:	0800a1dc 	.word	0x0800a1dc
 80097dc:	0800a1e0 	.word	0x0800a1e0

080097e0 <memcpy>:
 80097e0:	b510      	push	{r4, lr}
 80097e2:	1e43      	subs	r3, r0, #1
 80097e4:	440a      	add	r2, r1
 80097e6:	4291      	cmp	r1, r2
 80097e8:	d100      	bne.n	80097ec <memcpy+0xc>
 80097ea:	bd10      	pop	{r4, pc}
 80097ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80097f4:	e7f7      	b.n	80097e6 <memcpy+0x6>

080097f6 <memset>:
 80097f6:	4402      	add	r2, r0
 80097f8:	4603      	mov	r3, r0
 80097fa:	4293      	cmp	r3, r2
 80097fc:	d100      	bne.n	8009800 <memset+0xa>
 80097fe:	4770      	bx	lr
 8009800:	f803 1b01 	strb.w	r1, [r3], #1
 8009804:	e7f9      	b.n	80097fa <memset+0x4>
	...

08009808 <siprintf>:
 8009808:	b40e      	push	{r1, r2, r3}
 800980a:	b500      	push	{lr}
 800980c:	b09c      	sub	sp, #112	; 0x70
 800980e:	ab1d      	add	r3, sp, #116	; 0x74
 8009810:	9002      	str	r0, [sp, #8]
 8009812:	9006      	str	r0, [sp, #24]
 8009814:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009818:	4809      	ldr	r0, [pc, #36]	; (8009840 <siprintf+0x38>)
 800981a:	9107      	str	r1, [sp, #28]
 800981c:	9104      	str	r1, [sp, #16]
 800981e:	4909      	ldr	r1, [pc, #36]	; (8009844 <siprintf+0x3c>)
 8009820:	f853 2b04 	ldr.w	r2, [r3], #4
 8009824:	9105      	str	r1, [sp, #20]
 8009826:	6800      	ldr	r0, [r0, #0]
 8009828:	9301      	str	r3, [sp, #4]
 800982a:	a902      	add	r1, sp, #8
 800982c:	f000 f866 	bl	80098fc <_svfiprintf_r>
 8009830:	9b02      	ldr	r3, [sp, #8]
 8009832:	2200      	movs	r2, #0
 8009834:	701a      	strb	r2, [r3, #0]
 8009836:	b01c      	add	sp, #112	; 0x70
 8009838:	f85d eb04 	ldr.w	lr, [sp], #4
 800983c:	b003      	add	sp, #12
 800983e:	4770      	bx	lr
 8009840:	20000014 	.word	0x20000014
 8009844:	ffff0208 	.word	0xffff0208

08009848 <__ssputs_r>:
 8009848:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800984c:	688e      	ldr	r6, [r1, #8]
 800984e:	429e      	cmp	r6, r3
 8009850:	4682      	mov	sl, r0
 8009852:	460c      	mov	r4, r1
 8009854:	4690      	mov	r8, r2
 8009856:	4699      	mov	r9, r3
 8009858:	d837      	bhi.n	80098ca <__ssputs_r+0x82>
 800985a:	898a      	ldrh	r2, [r1, #12]
 800985c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009860:	d031      	beq.n	80098c6 <__ssputs_r+0x7e>
 8009862:	6825      	ldr	r5, [r4, #0]
 8009864:	6909      	ldr	r1, [r1, #16]
 8009866:	1a6f      	subs	r7, r5, r1
 8009868:	6965      	ldr	r5, [r4, #20]
 800986a:	2302      	movs	r3, #2
 800986c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009870:	fb95 f5f3 	sdiv	r5, r5, r3
 8009874:	f109 0301 	add.w	r3, r9, #1
 8009878:	443b      	add	r3, r7
 800987a:	429d      	cmp	r5, r3
 800987c:	bf38      	it	cc
 800987e:	461d      	movcc	r5, r3
 8009880:	0553      	lsls	r3, r2, #21
 8009882:	d530      	bpl.n	80098e6 <__ssputs_r+0x9e>
 8009884:	4629      	mov	r1, r5
 8009886:	f000 fb21 	bl	8009ecc <_malloc_r>
 800988a:	4606      	mov	r6, r0
 800988c:	b950      	cbnz	r0, 80098a4 <__ssputs_r+0x5c>
 800988e:	230c      	movs	r3, #12
 8009890:	f8ca 3000 	str.w	r3, [sl]
 8009894:	89a3      	ldrh	r3, [r4, #12]
 8009896:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800989a:	81a3      	strh	r3, [r4, #12]
 800989c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80098a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098a4:	463a      	mov	r2, r7
 80098a6:	6921      	ldr	r1, [r4, #16]
 80098a8:	f7ff ff9a 	bl	80097e0 <memcpy>
 80098ac:	89a3      	ldrh	r3, [r4, #12]
 80098ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80098b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098b6:	81a3      	strh	r3, [r4, #12]
 80098b8:	6126      	str	r6, [r4, #16]
 80098ba:	6165      	str	r5, [r4, #20]
 80098bc:	443e      	add	r6, r7
 80098be:	1bed      	subs	r5, r5, r7
 80098c0:	6026      	str	r6, [r4, #0]
 80098c2:	60a5      	str	r5, [r4, #8]
 80098c4:	464e      	mov	r6, r9
 80098c6:	454e      	cmp	r6, r9
 80098c8:	d900      	bls.n	80098cc <__ssputs_r+0x84>
 80098ca:	464e      	mov	r6, r9
 80098cc:	4632      	mov	r2, r6
 80098ce:	4641      	mov	r1, r8
 80098d0:	6820      	ldr	r0, [r4, #0]
 80098d2:	f000 fa93 	bl	8009dfc <memmove>
 80098d6:	68a3      	ldr	r3, [r4, #8]
 80098d8:	1b9b      	subs	r3, r3, r6
 80098da:	60a3      	str	r3, [r4, #8]
 80098dc:	6823      	ldr	r3, [r4, #0]
 80098de:	441e      	add	r6, r3
 80098e0:	6026      	str	r6, [r4, #0]
 80098e2:	2000      	movs	r0, #0
 80098e4:	e7dc      	b.n	80098a0 <__ssputs_r+0x58>
 80098e6:	462a      	mov	r2, r5
 80098e8:	f000 fb4a 	bl	8009f80 <_realloc_r>
 80098ec:	4606      	mov	r6, r0
 80098ee:	2800      	cmp	r0, #0
 80098f0:	d1e2      	bne.n	80098b8 <__ssputs_r+0x70>
 80098f2:	6921      	ldr	r1, [r4, #16]
 80098f4:	4650      	mov	r0, sl
 80098f6:	f000 fa9b 	bl	8009e30 <_free_r>
 80098fa:	e7c8      	b.n	800988e <__ssputs_r+0x46>

080098fc <_svfiprintf_r>:
 80098fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009900:	461d      	mov	r5, r3
 8009902:	898b      	ldrh	r3, [r1, #12]
 8009904:	061f      	lsls	r7, r3, #24
 8009906:	b09d      	sub	sp, #116	; 0x74
 8009908:	4680      	mov	r8, r0
 800990a:	460c      	mov	r4, r1
 800990c:	4616      	mov	r6, r2
 800990e:	d50f      	bpl.n	8009930 <_svfiprintf_r+0x34>
 8009910:	690b      	ldr	r3, [r1, #16]
 8009912:	b96b      	cbnz	r3, 8009930 <_svfiprintf_r+0x34>
 8009914:	2140      	movs	r1, #64	; 0x40
 8009916:	f000 fad9 	bl	8009ecc <_malloc_r>
 800991a:	6020      	str	r0, [r4, #0]
 800991c:	6120      	str	r0, [r4, #16]
 800991e:	b928      	cbnz	r0, 800992c <_svfiprintf_r+0x30>
 8009920:	230c      	movs	r3, #12
 8009922:	f8c8 3000 	str.w	r3, [r8]
 8009926:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800992a:	e0c8      	b.n	8009abe <_svfiprintf_r+0x1c2>
 800992c:	2340      	movs	r3, #64	; 0x40
 800992e:	6163      	str	r3, [r4, #20]
 8009930:	2300      	movs	r3, #0
 8009932:	9309      	str	r3, [sp, #36]	; 0x24
 8009934:	2320      	movs	r3, #32
 8009936:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800993a:	2330      	movs	r3, #48	; 0x30
 800993c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009940:	9503      	str	r5, [sp, #12]
 8009942:	f04f 0b01 	mov.w	fp, #1
 8009946:	4637      	mov	r7, r6
 8009948:	463d      	mov	r5, r7
 800994a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800994e:	b10b      	cbz	r3, 8009954 <_svfiprintf_r+0x58>
 8009950:	2b25      	cmp	r3, #37	; 0x25
 8009952:	d13e      	bne.n	80099d2 <_svfiprintf_r+0xd6>
 8009954:	ebb7 0a06 	subs.w	sl, r7, r6
 8009958:	d00b      	beq.n	8009972 <_svfiprintf_r+0x76>
 800995a:	4653      	mov	r3, sl
 800995c:	4632      	mov	r2, r6
 800995e:	4621      	mov	r1, r4
 8009960:	4640      	mov	r0, r8
 8009962:	f7ff ff71 	bl	8009848 <__ssputs_r>
 8009966:	3001      	adds	r0, #1
 8009968:	f000 80a4 	beq.w	8009ab4 <_svfiprintf_r+0x1b8>
 800996c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800996e:	4453      	add	r3, sl
 8009970:	9309      	str	r3, [sp, #36]	; 0x24
 8009972:	783b      	ldrb	r3, [r7, #0]
 8009974:	2b00      	cmp	r3, #0
 8009976:	f000 809d 	beq.w	8009ab4 <_svfiprintf_r+0x1b8>
 800997a:	2300      	movs	r3, #0
 800997c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009980:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009984:	9304      	str	r3, [sp, #16]
 8009986:	9307      	str	r3, [sp, #28]
 8009988:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800998c:	931a      	str	r3, [sp, #104]	; 0x68
 800998e:	462f      	mov	r7, r5
 8009990:	2205      	movs	r2, #5
 8009992:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009996:	4850      	ldr	r0, [pc, #320]	; (8009ad8 <_svfiprintf_r+0x1dc>)
 8009998:	f7f6 fc22 	bl	80001e0 <memchr>
 800999c:	9b04      	ldr	r3, [sp, #16]
 800999e:	b9d0      	cbnz	r0, 80099d6 <_svfiprintf_r+0xda>
 80099a0:	06d9      	lsls	r1, r3, #27
 80099a2:	bf44      	itt	mi
 80099a4:	2220      	movmi	r2, #32
 80099a6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80099aa:	071a      	lsls	r2, r3, #28
 80099ac:	bf44      	itt	mi
 80099ae:	222b      	movmi	r2, #43	; 0x2b
 80099b0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80099b4:	782a      	ldrb	r2, [r5, #0]
 80099b6:	2a2a      	cmp	r2, #42	; 0x2a
 80099b8:	d015      	beq.n	80099e6 <_svfiprintf_r+0xea>
 80099ba:	9a07      	ldr	r2, [sp, #28]
 80099bc:	462f      	mov	r7, r5
 80099be:	2000      	movs	r0, #0
 80099c0:	250a      	movs	r5, #10
 80099c2:	4639      	mov	r1, r7
 80099c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099c8:	3b30      	subs	r3, #48	; 0x30
 80099ca:	2b09      	cmp	r3, #9
 80099cc:	d94d      	bls.n	8009a6a <_svfiprintf_r+0x16e>
 80099ce:	b1b8      	cbz	r0, 8009a00 <_svfiprintf_r+0x104>
 80099d0:	e00f      	b.n	80099f2 <_svfiprintf_r+0xf6>
 80099d2:	462f      	mov	r7, r5
 80099d4:	e7b8      	b.n	8009948 <_svfiprintf_r+0x4c>
 80099d6:	4a40      	ldr	r2, [pc, #256]	; (8009ad8 <_svfiprintf_r+0x1dc>)
 80099d8:	1a80      	subs	r0, r0, r2
 80099da:	fa0b f000 	lsl.w	r0, fp, r0
 80099de:	4318      	orrs	r0, r3
 80099e0:	9004      	str	r0, [sp, #16]
 80099e2:	463d      	mov	r5, r7
 80099e4:	e7d3      	b.n	800998e <_svfiprintf_r+0x92>
 80099e6:	9a03      	ldr	r2, [sp, #12]
 80099e8:	1d11      	adds	r1, r2, #4
 80099ea:	6812      	ldr	r2, [r2, #0]
 80099ec:	9103      	str	r1, [sp, #12]
 80099ee:	2a00      	cmp	r2, #0
 80099f0:	db01      	blt.n	80099f6 <_svfiprintf_r+0xfa>
 80099f2:	9207      	str	r2, [sp, #28]
 80099f4:	e004      	b.n	8009a00 <_svfiprintf_r+0x104>
 80099f6:	4252      	negs	r2, r2
 80099f8:	f043 0302 	orr.w	r3, r3, #2
 80099fc:	9207      	str	r2, [sp, #28]
 80099fe:	9304      	str	r3, [sp, #16]
 8009a00:	783b      	ldrb	r3, [r7, #0]
 8009a02:	2b2e      	cmp	r3, #46	; 0x2e
 8009a04:	d10c      	bne.n	8009a20 <_svfiprintf_r+0x124>
 8009a06:	787b      	ldrb	r3, [r7, #1]
 8009a08:	2b2a      	cmp	r3, #42	; 0x2a
 8009a0a:	d133      	bne.n	8009a74 <_svfiprintf_r+0x178>
 8009a0c:	9b03      	ldr	r3, [sp, #12]
 8009a0e:	1d1a      	adds	r2, r3, #4
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	9203      	str	r2, [sp, #12]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	bfb8      	it	lt
 8009a18:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009a1c:	3702      	adds	r7, #2
 8009a1e:	9305      	str	r3, [sp, #20]
 8009a20:	4d2e      	ldr	r5, [pc, #184]	; (8009adc <_svfiprintf_r+0x1e0>)
 8009a22:	7839      	ldrb	r1, [r7, #0]
 8009a24:	2203      	movs	r2, #3
 8009a26:	4628      	mov	r0, r5
 8009a28:	f7f6 fbda 	bl	80001e0 <memchr>
 8009a2c:	b138      	cbz	r0, 8009a3e <_svfiprintf_r+0x142>
 8009a2e:	2340      	movs	r3, #64	; 0x40
 8009a30:	1b40      	subs	r0, r0, r5
 8009a32:	fa03 f000 	lsl.w	r0, r3, r0
 8009a36:	9b04      	ldr	r3, [sp, #16]
 8009a38:	4303      	orrs	r3, r0
 8009a3a:	3701      	adds	r7, #1
 8009a3c:	9304      	str	r3, [sp, #16]
 8009a3e:	7839      	ldrb	r1, [r7, #0]
 8009a40:	4827      	ldr	r0, [pc, #156]	; (8009ae0 <_svfiprintf_r+0x1e4>)
 8009a42:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a46:	2206      	movs	r2, #6
 8009a48:	1c7e      	adds	r6, r7, #1
 8009a4a:	f7f6 fbc9 	bl	80001e0 <memchr>
 8009a4e:	2800      	cmp	r0, #0
 8009a50:	d038      	beq.n	8009ac4 <_svfiprintf_r+0x1c8>
 8009a52:	4b24      	ldr	r3, [pc, #144]	; (8009ae4 <_svfiprintf_r+0x1e8>)
 8009a54:	bb13      	cbnz	r3, 8009a9c <_svfiprintf_r+0x1a0>
 8009a56:	9b03      	ldr	r3, [sp, #12]
 8009a58:	3307      	adds	r3, #7
 8009a5a:	f023 0307 	bic.w	r3, r3, #7
 8009a5e:	3308      	adds	r3, #8
 8009a60:	9303      	str	r3, [sp, #12]
 8009a62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a64:	444b      	add	r3, r9
 8009a66:	9309      	str	r3, [sp, #36]	; 0x24
 8009a68:	e76d      	b.n	8009946 <_svfiprintf_r+0x4a>
 8009a6a:	fb05 3202 	mla	r2, r5, r2, r3
 8009a6e:	2001      	movs	r0, #1
 8009a70:	460f      	mov	r7, r1
 8009a72:	e7a6      	b.n	80099c2 <_svfiprintf_r+0xc6>
 8009a74:	2300      	movs	r3, #0
 8009a76:	3701      	adds	r7, #1
 8009a78:	9305      	str	r3, [sp, #20]
 8009a7a:	4619      	mov	r1, r3
 8009a7c:	250a      	movs	r5, #10
 8009a7e:	4638      	mov	r0, r7
 8009a80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a84:	3a30      	subs	r2, #48	; 0x30
 8009a86:	2a09      	cmp	r2, #9
 8009a88:	d903      	bls.n	8009a92 <_svfiprintf_r+0x196>
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d0c8      	beq.n	8009a20 <_svfiprintf_r+0x124>
 8009a8e:	9105      	str	r1, [sp, #20]
 8009a90:	e7c6      	b.n	8009a20 <_svfiprintf_r+0x124>
 8009a92:	fb05 2101 	mla	r1, r5, r1, r2
 8009a96:	2301      	movs	r3, #1
 8009a98:	4607      	mov	r7, r0
 8009a9a:	e7f0      	b.n	8009a7e <_svfiprintf_r+0x182>
 8009a9c:	ab03      	add	r3, sp, #12
 8009a9e:	9300      	str	r3, [sp, #0]
 8009aa0:	4622      	mov	r2, r4
 8009aa2:	4b11      	ldr	r3, [pc, #68]	; (8009ae8 <_svfiprintf_r+0x1ec>)
 8009aa4:	a904      	add	r1, sp, #16
 8009aa6:	4640      	mov	r0, r8
 8009aa8:	f3af 8000 	nop.w
 8009aac:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009ab0:	4681      	mov	r9, r0
 8009ab2:	d1d6      	bne.n	8009a62 <_svfiprintf_r+0x166>
 8009ab4:	89a3      	ldrh	r3, [r4, #12]
 8009ab6:	065b      	lsls	r3, r3, #25
 8009ab8:	f53f af35 	bmi.w	8009926 <_svfiprintf_r+0x2a>
 8009abc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009abe:	b01d      	add	sp, #116	; 0x74
 8009ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ac4:	ab03      	add	r3, sp, #12
 8009ac6:	9300      	str	r3, [sp, #0]
 8009ac8:	4622      	mov	r2, r4
 8009aca:	4b07      	ldr	r3, [pc, #28]	; (8009ae8 <_svfiprintf_r+0x1ec>)
 8009acc:	a904      	add	r1, sp, #16
 8009ace:	4640      	mov	r0, r8
 8009ad0:	f000 f882 	bl	8009bd8 <_printf_i>
 8009ad4:	e7ea      	b.n	8009aac <_svfiprintf_r+0x1b0>
 8009ad6:	bf00      	nop
 8009ad8:	0800a1a0 	.word	0x0800a1a0
 8009adc:	0800a1a6 	.word	0x0800a1a6
 8009ae0:	0800a1aa 	.word	0x0800a1aa
 8009ae4:	00000000 	.word	0x00000000
 8009ae8:	08009849 	.word	0x08009849

08009aec <_printf_common>:
 8009aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009af0:	4691      	mov	r9, r2
 8009af2:	461f      	mov	r7, r3
 8009af4:	688a      	ldr	r2, [r1, #8]
 8009af6:	690b      	ldr	r3, [r1, #16]
 8009af8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009afc:	4293      	cmp	r3, r2
 8009afe:	bfb8      	it	lt
 8009b00:	4613      	movlt	r3, r2
 8009b02:	f8c9 3000 	str.w	r3, [r9]
 8009b06:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009b0a:	4606      	mov	r6, r0
 8009b0c:	460c      	mov	r4, r1
 8009b0e:	b112      	cbz	r2, 8009b16 <_printf_common+0x2a>
 8009b10:	3301      	adds	r3, #1
 8009b12:	f8c9 3000 	str.w	r3, [r9]
 8009b16:	6823      	ldr	r3, [r4, #0]
 8009b18:	0699      	lsls	r1, r3, #26
 8009b1a:	bf42      	ittt	mi
 8009b1c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009b20:	3302      	addmi	r3, #2
 8009b22:	f8c9 3000 	strmi.w	r3, [r9]
 8009b26:	6825      	ldr	r5, [r4, #0]
 8009b28:	f015 0506 	ands.w	r5, r5, #6
 8009b2c:	d107      	bne.n	8009b3e <_printf_common+0x52>
 8009b2e:	f104 0a19 	add.w	sl, r4, #25
 8009b32:	68e3      	ldr	r3, [r4, #12]
 8009b34:	f8d9 2000 	ldr.w	r2, [r9]
 8009b38:	1a9b      	subs	r3, r3, r2
 8009b3a:	42ab      	cmp	r3, r5
 8009b3c:	dc28      	bgt.n	8009b90 <_printf_common+0xa4>
 8009b3e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009b42:	6822      	ldr	r2, [r4, #0]
 8009b44:	3300      	adds	r3, #0
 8009b46:	bf18      	it	ne
 8009b48:	2301      	movne	r3, #1
 8009b4a:	0692      	lsls	r2, r2, #26
 8009b4c:	d42d      	bmi.n	8009baa <_printf_common+0xbe>
 8009b4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009b52:	4639      	mov	r1, r7
 8009b54:	4630      	mov	r0, r6
 8009b56:	47c0      	blx	r8
 8009b58:	3001      	adds	r0, #1
 8009b5a:	d020      	beq.n	8009b9e <_printf_common+0xb2>
 8009b5c:	6823      	ldr	r3, [r4, #0]
 8009b5e:	68e5      	ldr	r5, [r4, #12]
 8009b60:	f8d9 2000 	ldr.w	r2, [r9]
 8009b64:	f003 0306 	and.w	r3, r3, #6
 8009b68:	2b04      	cmp	r3, #4
 8009b6a:	bf08      	it	eq
 8009b6c:	1aad      	subeq	r5, r5, r2
 8009b6e:	68a3      	ldr	r3, [r4, #8]
 8009b70:	6922      	ldr	r2, [r4, #16]
 8009b72:	bf0c      	ite	eq
 8009b74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009b78:	2500      	movne	r5, #0
 8009b7a:	4293      	cmp	r3, r2
 8009b7c:	bfc4      	itt	gt
 8009b7e:	1a9b      	subgt	r3, r3, r2
 8009b80:	18ed      	addgt	r5, r5, r3
 8009b82:	f04f 0900 	mov.w	r9, #0
 8009b86:	341a      	adds	r4, #26
 8009b88:	454d      	cmp	r5, r9
 8009b8a:	d11a      	bne.n	8009bc2 <_printf_common+0xd6>
 8009b8c:	2000      	movs	r0, #0
 8009b8e:	e008      	b.n	8009ba2 <_printf_common+0xb6>
 8009b90:	2301      	movs	r3, #1
 8009b92:	4652      	mov	r2, sl
 8009b94:	4639      	mov	r1, r7
 8009b96:	4630      	mov	r0, r6
 8009b98:	47c0      	blx	r8
 8009b9a:	3001      	adds	r0, #1
 8009b9c:	d103      	bne.n	8009ba6 <_printf_common+0xba>
 8009b9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ba6:	3501      	adds	r5, #1
 8009ba8:	e7c3      	b.n	8009b32 <_printf_common+0x46>
 8009baa:	18e1      	adds	r1, r4, r3
 8009bac:	1c5a      	adds	r2, r3, #1
 8009bae:	2030      	movs	r0, #48	; 0x30
 8009bb0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009bb4:	4422      	add	r2, r4
 8009bb6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009bba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009bbe:	3302      	adds	r3, #2
 8009bc0:	e7c5      	b.n	8009b4e <_printf_common+0x62>
 8009bc2:	2301      	movs	r3, #1
 8009bc4:	4622      	mov	r2, r4
 8009bc6:	4639      	mov	r1, r7
 8009bc8:	4630      	mov	r0, r6
 8009bca:	47c0      	blx	r8
 8009bcc:	3001      	adds	r0, #1
 8009bce:	d0e6      	beq.n	8009b9e <_printf_common+0xb2>
 8009bd0:	f109 0901 	add.w	r9, r9, #1
 8009bd4:	e7d8      	b.n	8009b88 <_printf_common+0x9c>
	...

08009bd8 <_printf_i>:
 8009bd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009bdc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009be0:	460c      	mov	r4, r1
 8009be2:	7e09      	ldrb	r1, [r1, #24]
 8009be4:	b085      	sub	sp, #20
 8009be6:	296e      	cmp	r1, #110	; 0x6e
 8009be8:	4617      	mov	r7, r2
 8009bea:	4606      	mov	r6, r0
 8009bec:	4698      	mov	r8, r3
 8009bee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009bf0:	f000 80b3 	beq.w	8009d5a <_printf_i+0x182>
 8009bf4:	d822      	bhi.n	8009c3c <_printf_i+0x64>
 8009bf6:	2963      	cmp	r1, #99	; 0x63
 8009bf8:	d036      	beq.n	8009c68 <_printf_i+0x90>
 8009bfa:	d80a      	bhi.n	8009c12 <_printf_i+0x3a>
 8009bfc:	2900      	cmp	r1, #0
 8009bfe:	f000 80b9 	beq.w	8009d74 <_printf_i+0x19c>
 8009c02:	2958      	cmp	r1, #88	; 0x58
 8009c04:	f000 8083 	beq.w	8009d0e <_printf_i+0x136>
 8009c08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009c0c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009c10:	e032      	b.n	8009c78 <_printf_i+0xa0>
 8009c12:	2964      	cmp	r1, #100	; 0x64
 8009c14:	d001      	beq.n	8009c1a <_printf_i+0x42>
 8009c16:	2969      	cmp	r1, #105	; 0x69
 8009c18:	d1f6      	bne.n	8009c08 <_printf_i+0x30>
 8009c1a:	6820      	ldr	r0, [r4, #0]
 8009c1c:	6813      	ldr	r3, [r2, #0]
 8009c1e:	0605      	lsls	r5, r0, #24
 8009c20:	f103 0104 	add.w	r1, r3, #4
 8009c24:	d52a      	bpl.n	8009c7c <_printf_i+0xa4>
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	6011      	str	r1, [r2, #0]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	da03      	bge.n	8009c36 <_printf_i+0x5e>
 8009c2e:	222d      	movs	r2, #45	; 0x2d
 8009c30:	425b      	negs	r3, r3
 8009c32:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009c36:	486f      	ldr	r0, [pc, #444]	; (8009df4 <_printf_i+0x21c>)
 8009c38:	220a      	movs	r2, #10
 8009c3a:	e039      	b.n	8009cb0 <_printf_i+0xd8>
 8009c3c:	2973      	cmp	r1, #115	; 0x73
 8009c3e:	f000 809d 	beq.w	8009d7c <_printf_i+0x1a4>
 8009c42:	d808      	bhi.n	8009c56 <_printf_i+0x7e>
 8009c44:	296f      	cmp	r1, #111	; 0x6f
 8009c46:	d020      	beq.n	8009c8a <_printf_i+0xb2>
 8009c48:	2970      	cmp	r1, #112	; 0x70
 8009c4a:	d1dd      	bne.n	8009c08 <_printf_i+0x30>
 8009c4c:	6823      	ldr	r3, [r4, #0]
 8009c4e:	f043 0320 	orr.w	r3, r3, #32
 8009c52:	6023      	str	r3, [r4, #0]
 8009c54:	e003      	b.n	8009c5e <_printf_i+0x86>
 8009c56:	2975      	cmp	r1, #117	; 0x75
 8009c58:	d017      	beq.n	8009c8a <_printf_i+0xb2>
 8009c5a:	2978      	cmp	r1, #120	; 0x78
 8009c5c:	d1d4      	bne.n	8009c08 <_printf_i+0x30>
 8009c5e:	2378      	movs	r3, #120	; 0x78
 8009c60:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009c64:	4864      	ldr	r0, [pc, #400]	; (8009df8 <_printf_i+0x220>)
 8009c66:	e055      	b.n	8009d14 <_printf_i+0x13c>
 8009c68:	6813      	ldr	r3, [r2, #0]
 8009c6a:	1d19      	adds	r1, r3, #4
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	6011      	str	r1, [r2, #0]
 8009c70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009c74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009c78:	2301      	movs	r3, #1
 8009c7a:	e08c      	b.n	8009d96 <_printf_i+0x1be>
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	6011      	str	r1, [r2, #0]
 8009c80:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009c84:	bf18      	it	ne
 8009c86:	b21b      	sxthne	r3, r3
 8009c88:	e7cf      	b.n	8009c2a <_printf_i+0x52>
 8009c8a:	6813      	ldr	r3, [r2, #0]
 8009c8c:	6825      	ldr	r5, [r4, #0]
 8009c8e:	1d18      	adds	r0, r3, #4
 8009c90:	6010      	str	r0, [r2, #0]
 8009c92:	0628      	lsls	r0, r5, #24
 8009c94:	d501      	bpl.n	8009c9a <_printf_i+0xc2>
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	e002      	b.n	8009ca0 <_printf_i+0xc8>
 8009c9a:	0668      	lsls	r0, r5, #25
 8009c9c:	d5fb      	bpl.n	8009c96 <_printf_i+0xbe>
 8009c9e:	881b      	ldrh	r3, [r3, #0]
 8009ca0:	4854      	ldr	r0, [pc, #336]	; (8009df4 <_printf_i+0x21c>)
 8009ca2:	296f      	cmp	r1, #111	; 0x6f
 8009ca4:	bf14      	ite	ne
 8009ca6:	220a      	movne	r2, #10
 8009ca8:	2208      	moveq	r2, #8
 8009caa:	2100      	movs	r1, #0
 8009cac:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009cb0:	6865      	ldr	r5, [r4, #4]
 8009cb2:	60a5      	str	r5, [r4, #8]
 8009cb4:	2d00      	cmp	r5, #0
 8009cb6:	f2c0 8095 	blt.w	8009de4 <_printf_i+0x20c>
 8009cba:	6821      	ldr	r1, [r4, #0]
 8009cbc:	f021 0104 	bic.w	r1, r1, #4
 8009cc0:	6021      	str	r1, [r4, #0]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d13d      	bne.n	8009d42 <_printf_i+0x16a>
 8009cc6:	2d00      	cmp	r5, #0
 8009cc8:	f040 808e 	bne.w	8009de8 <_printf_i+0x210>
 8009ccc:	4665      	mov	r5, ip
 8009cce:	2a08      	cmp	r2, #8
 8009cd0:	d10b      	bne.n	8009cea <_printf_i+0x112>
 8009cd2:	6823      	ldr	r3, [r4, #0]
 8009cd4:	07db      	lsls	r3, r3, #31
 8009cd6:	d508      	bpl.n	8009cea <_printf_i+0x112>
 8009cd8:	6923      	ldr	r3, [r4, #16]
 8009cda:	6862      	ldr	r2, [r4, #4]
 8009cdc:	429a      	cmp	r2, r3
 8009cde:	bfde      	ittt	le
 8009ce0:	2330      	movle	r3, #48	; 0x30
 8009ce2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009ce6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009cea:	ebac 0305 	sub.w	r3, ip, r5
 8009cee:	6123      	str	r3, [r4, #16]
 8009cf0:	f8cd 8000 	str.w	r8, [sp]
 8009cf4:	463b      	mov	r3, r7
 8009cf6:	aa03      	add	r2, sp, #12
 8009cf8:	4621      	mov	r1, r4
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	f7ff fef6 	bl	8009aec <_printf_common>
 8009d00:	3001      	adds	r0, #1
 8009d02:	d14d      	bne.n	8009da0 <_printf_i+0x1c8>
 8009d04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009d08:	b005      	add	sp, #20
 8009d0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d0e:	4839      	ldr	r0, [pc, #228]	; (8009df4 <_printf_i+0x21c>)
 8009d10:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009d14:	6813      	ldr	r3, [r2, #0]
 8009d16:	6821      	ldr	r1, [r4, #0]
 8009d18:	1d1d      	adds	r5, r3, #4
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	6015      	str	r5, [r2, #0]
 8009d1e:	060a      	lsls	r2, r1, #24
 8009d20:	d50b      	bpl.n	8009d3a <_printf_i+0x162>
 8009d22:	07ca      	lsls	r2, r1, #31
 8009d24:	bf44      	itt	mi
 8009d26:	f041 0120 	orrmi.w	r1, r1, #32
 8009d2a:	6021      	strmi	r1, [r4, #0]
 8009d2c:	b91b      	cbnz	r3, 8009d36 <_printf_i+0x15e>
 8009d2e:	6822      	ldr	r2, [r4, #0]
 8009d30:	f022 0220 	bic.w	r2, r2, #32
 8009d34:	6022      	str	r2, [r4, #0]
 8009d36:	2210      	movs	r2, #16
 8009d38:	e7b7      	b.n	8009caa <_printf_i+0xd2>
 8009d3a:	064d      	lsls	r5, r1, #25
 8009d3c:	bf48      	it	mi
 8009d3e:	b29b      	uxthmi	r3, r3
 8009d40:	e7ef      	b.n	8009d22 <_printf_i+0x14a>
 8009d42:	4665      	mov	r5, ip
 8009d44:	fbb3 f1f2 	udiv	r1, r3, r2
 8009d48:	fb02 3311 	mls	r3, r2, r1, r3
 8009d4c:	5cc3      	ldrb	r3, [r0, r3]
 8009d4e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009d52:	460b      	mov	r3, r1
 8009d54:	2900      	cmp	r1, #0
 8009d56:	d1f5      	bne.n	8009d44 <_printf_i+0x16c>
 8009d58:	e7b9      	b.n	8009cce <_printf_i+0xf6>
 8009d5a:	6813      	ldr	r3, [r2, #0]
 8009d5c:	6825      	ldr	r5, [r4, #0]
 8009d5e:	6961      	ldr	r1, [r4, #20]
 8009d60:	1d18      	adds	r0, r3, #4
 8009d62:	6010      	str	r0, [r2, #0]
 8009d64:	0628      	lsls	r0, r5, #24
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	d501      	bpl.n	8009d6e <_printf_i+0x196>
 8009d6a:	6019      	str	r1, [r3, #0]
 8009d6c:	e002      	b.n	8009d74 <_printf_i+0x19c>
 8009d6e:	066a      	lsls	r2, r5, #25
 8009d70:	d5fb      	bpl.n	8009d6a <_printf_i+0x192>
 8009d72:	8019      	strh	r1, [r3, #0]
 8009d74:	2300      	movs	r3, #0
 8009d76:	6123      	str	r3, [r4, #16]
 8009d78:	4665      	mov	r5, ip
 8009d7a:	e7b9      	b.n	8009cf0 <_printf_i+0x118>
 8009d7c:	6813      	ldr	r3, [r2, #0]
 8009d7e:	1d19      	adds	r1, r3, #4
 8009d80:	6011      	str	r1, [r2, #0]
 8009d82:	681d      	ldr	r5, [r3, #0]
 8009d84:	6862      	ldr	r2, [r4, #4]
 8009d86:	2100      	movs	r1, #0
 8009d88:	4628      	mov	r0, r5
 8009d8a:	f7f6 fa29 	bl	80001e0 <memchr>
 8009d8e:	b108      	cbz	r0, 8009d94 <_printf_i+0x1bc>
 8009d90:	1b40      	subs	r0, r0, r5
 8009d92:	6060      	str	r0, [r4, #4]
 8009d94:	6863      	ldr	r3, [r4, #4]
 8009d96:	6123      	str	r3, [r4, #16]
 8009d98:	2300      	movs	r3, #0
 8009d9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d9e:	e7a7      	b.n	8009cf0 <_printf_i+0x118>
 8009da0:	6923      	ldr	r3, [r4, #16]
 8009da2:	462a      	mov	r2, r5
 8009da4:	4639      	mov	r1, r7
 8009da6:	4630      	mov	r0, r6
 8009da8:	47c0      	blx	r8
 8009daa:	3001      	adds	r0, #1
 8009dac:	d0aa      	beq.n	8009d04 <_printf_i+0x12c>
 8009dae:	6823      	ldr	r3, [r4, #0]
 8009db0:	079b      	lsls	r3, r3, #30
 8009db2:	d413      	bmi.n	8009ddc <_printf_i+0x204>
 8009db4:	68e0      	ldr	r0, [r4, #12]
 8009db6:	9b03      	ldr	r3, [sp, #12]
 8009db8:	4298      	cmp	r0, r3
 8009dba:	bfb8      	it	lt
 8009dbc:	4618      	movlt	r0, r3
 8009dbe:	e7a3      	b.n	8009d08 <_printf_i+0x130>
 8009dc0:	2301      	movs	r3, #1
 8009dc2:	464a      	mov	r2, r9
 8009dc4:	4639      	mov	r1, r7
 8009dc6:	4630      	mov	r0, r6
 8009dc8:	47c0      	blx	r8
 8009dca:	3001      	adds	r0, #1
 8009dcc:	d09a      	beq.n	8009d04 <_printf_i+0x12c>
 8009dce:	3501      	adds	r5, #1
 8009dd0:	68e3      	ldr	r3, [r4, #12]
 8009dd2:	9a03      	ldr	r2, [sp, #12]
 8009dd4:	1a9b      	subs	r3, r3, r2
 8009dd6:	42ab      	cmp	r3, r5
 8009dd8:	dcf2      	bgt.n	8009dc0 <_printf_i+0x1e8>
 8009dda:	e7eb      	b.n	8009db4 <_printf_i+0x1dc>
 8009ddc:	2500      	movs	r5, #0
 8009dde:	f104 0919 	add.w	r9, r4, #25
 8009de2:	e7f5      	b.n	8009dd0 <_printf_i+0x1f8>
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d1ac      	bne.n	8009d42 <_printf_i+0x16a>
 8009de8:	7803      	ldrb	r3, [r0, #0]
 8009dea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009dee:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009df2:	e76c      	b.n	8009cce <_printf_i+0xf6>
 8009df4:	0800a1b1 	.word	0x0800a1b1
 8009df8:	0800a1c2 	.word	0x0800a1c2

08009dfc <memmove>:
 8009dfc:	4288      	cmp	r0, r1
 8009dfe:	b510      	push	{r4, lr}
 8009e00:	eb01 0302 	add.w	r3, r1, r2
 8009e04:	d807      	bhi.n	8009e16 <memmove+0x1a>
 8009e06:	1e42      	subs	r2, r0, #1
 8009e08:	4299      	cmp	r1, r3
 8009e0a:	d00a      	beq.n	8009e22 <memmove+0x26>
 8009e0c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e10:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009e14:	e7f8      	b.n	8009e08 <memmove+0xc>
 8009e16:	4283      	cmp	r3, r0
 8009e18:	d9f5      	bls.n	8009e06 <memmove+0xa>
 8009e1a:	1881      	adds	r1, r0, r2
 8009e1c:	1ad2      	subs	r2, r2, r3
 8009e1e:	42d3      	cmn	r3, r2
 8009e20:	d100      	bne.n	8009e24 <memmove+0x28>
 8009e22:	bd10      	pop	{r4, pc}
 8009e24:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e28:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009e2c:	e7f7      	b.n	8009e1e <memmove+0x22>
	...

08009e30 <_free_r>:
 8009e30:	b538      	push	{r3, r4, r5, lr}
 8009e32:	4605      	mov	r5, r0
 8009e34:	2900      	cmp	r1, #0
 8009e36:	d045      	beq.n	8009ec4 <_free_r+0x94>
 8009e38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e3c:	1f0c      	subs	r4, r1, #4
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	bfb8      	it	lt
 8009e42:	18e4      	addlt	r4, r4, r3
 8009e44:	f000 f8d2 	bl	8009fec <__malloc_lock>
 8009e48:	4a1f      	ldr	r2, [pc, #124]	; (8009ec8 <_free_r+0x98>)
 8009e4a:	6813      	ldr	r3, [r2, #0]
 8009e4c:	4610      	mov	r0, r2
 8009e4e:	b933      	cbnz	r3, 8009e5e <_free_r+0x2e>
 8009e50:	6063      	str	r3, [r4, #4]
 8009e52:	6014      	str	r4, [r2, #0]
 8009e54:	4628      	mov	r0, r5
 8009e56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e5a:	f000 b8c8 	b.w	8009fee <__malloc_unlock>
 8009e5e:	42a3      	cmp	r3, r4
 8009e60:	d90c      	bls.n	8009e7c <_free_r+0x4c>
 8009e62:	6821      	ldr	r1, [r4, #0]
 8009e64:	1862      	adds	r2, r4, r1
 8009e66:	4293      	cmp	r3, r2
 8009e68:	bf04      	itt	eq
 8009e6a:	681a      	ldreq	r2, [r3, #0]
 8009e6c:	685b      	ldreq	r3, [r3, #4]
 8009e6e:	6063      	str	r3, [r4, #4]
 8009e70:	bf04      	itt	eq
 8009e72:	1852      	addeq	r2, r2, r1
 8009e74:	6022      	streq	r2, [r4, #0]
 8009e76:	6004      	str	r4, [r0, #0]
 8009e78:	e7ec      	b.n	8009e54 <_free_r+0x24>
 8009e7a:	4613      	mov	r3, r2
 8009e7c:	685a      	ldr	r2, [r3, #4]
 8009e7e:	b10a      	cbz	r2, 8009e84 <_free_r+0x54>
 8009e80:	42a2      	cmp	r2, r4
 8009e82:	d9fa      	bls.n	8009e7a <_free_r+0x4a>
 8009e84:	6819      	ldr	r1, [r3, #0]
 8009e86:	1858      	adds	r0, r3, r1
 8009e88:	42a0      	cmp	r0, r4
 8009e8a:	d10b      	bne.n	8009ea4 <_free_r+0x74>
 8009e8c:	6820      	ldr	r0, [r4, #0]
 8009e8e:	4401      	add	r1, r0
 8009e90:	1858      	adds	r0, r3, r1
 8009e92:	4282      	cmp	r2, r0
 8009e94:	6019      	str	r1, [r3, #0]
 8009e96:	d1dd      	bne.n	8009e54 <_free_r+0x24>
 8009e98:	6810      	ldr	r0, [r2, #0]
 8009e9a:	6852      	ldr	r2, [r2, #4]
 8009e9c:	605a      	str	r2, [r3, #4]
 8009e9e:	4401      	add	r1, r0
 8009ea0:	6019      	str	r1, [r3, #0]
 8009ea2:	e7d7      	b.n	8009e54 <_free_r+0x24>
 8009ea4:	d902      	bls.n	8009eac <_free_r+0x7c>
 8009ea6:	230c      	movs	r3, #12
 8009ea8:	602b      	str	r3, [r5, #0]
 8009eaa:	e7d3      	b.n	8009e54 <_free_r+0x24>
 8009eac:	6820      	ldr	r0, [r4, #0]
 8009eae:	1821      	adds	r1, r4, r0
 8009eb0:	428a      	cmp	r2, r1
 8009eb2:	bf04      	itt	eq
 8009eb4:	6811      	ldreq	r1, [r2, #0]
 8009eb6:	6852      	ldreq	r2, [r2, #4]
 8009eb8:	6062      	str	r2, [r4, #4]
 8009eba:	bf04      	itt	eq
 8009ebc:	1809      	addeq	r1, r1, r0
 8009ebe:	6021      	streq	r1, [r4, #0]
 8009ec0:	605c      	str	r4, [r3, #4]
 8009ec2:	e7c7      	b.n	8009e54 <_free_r+0x24>
 8009ec4:	bd38      	pop	{r3, r4, r5, pc}
 8009ec6:	bf00      	nop
 8009ec8:	20004a18 	.word	0x20004a18

08009ecc <_malloc_r>:
 8009ecc:	b570      	push	{r4, r5, r6, lr}
 8009ece:	1ccd      	adds	r5, r1, #3
 8009ed0:	f025 0503 	bic.w	r5, r5, #3
 8009ed4:	3508      	adds	r5, #8
 8009ed6:	2d0c      	cmp	r5, #12
 8009ed8:	bf38      	it	cc
 8009eda:	250c      	movcc	r5, #12
 8009edc:	2d00      	cmp	r5, #0
 8009ede:	4606      	mov	r6, r0
 8009ee0:	db01      	blt.n	8009ee6 <_malloc_r+0x1a>
 8009ee2:	42a9      	cmp	r1, r5
 8009ee4:	d903      	bls.n	8009eee <_malloc_r+0x22>
 8009ee6:	230c      	movs	r3, #12
 8009ee8:	6033      	str	r3, [r6, #0]
 8009eea:	2000      	movs	r0, #0
 8009eec:	bd70      	pop	{r4, r5, r6, pc}
 8009eee:	f000 f87d 	bl	8009fec <__malloc_lock>
 8009ef2:	4a21      	ldr	r2, [pc, #132]	; (8009f78 <_malloc_r+0xac>)
 8009ef4:	6814      	ldr	r4, [r2, #0]
 8009ef6:	4621      	mov	r1, r4
 8009ef8:	b991      	cbnz	r1, 8009f20 <_malloc_r+0x54>
 8009efa:	4c20      	ldr	r4, [pc, #128]	; (8009f7c <_malloc_r+0xb0>)
 8009efc:	6823      	ldr	r3, [r4, #0]
 8009efe:	b91b      	cbnz	r3, 8009f08 <_malloc_r+0x3c>
 8009f00:	4630      	mov	r0, r6
 8009f02:	f000 f863 	bl	8009fcc <_sbrk_r>
 8009f06:	6020      	str	r0, [r4, #0]
 8009f08:	4629      	mov	r1, r5
 8009f0a:	4630      	mov	r0, r6
 8009f0c:	f000 f85e 	bl	8009fcc <_sbrk_r>
 8009f10:	1c43      	adds	r3, r0, #1
 8009f12:	d124      	bne.n	8009f5e <_malloc_r+0x92>
 8009f14:	230c      	movs	r3, #12
 8009f16:	6033      	str	r3, [r6, #0]
 8009f18:	4630      	mov	r0, r6
 8009f1a:	f000 f868 	bl	8009fee <__malloc_unlock>
 8009f1e:	e7e4      	b.n	8009eea <_malloc_r+0x1e>
 8009f20:	680b      	ldr	r3, [r1, #0]
 8009f22:	1b5b      	subs	r3, r3, r5
 8009f24:	d418      	bmi.n	8009f58 <_malloc_r+0x8c>
 8009f26:	2b0b      	cmp	r3, #11
 8009f28:	d90f      	bls.n	8009f4a <_malloc_r+0x7e>
 8009f2a:	600b      	str	r3, [r1, #0]
 8009f2c:	50cd      	str	r5, [r1, r3]
 8009f2e:	18cc      	adds	r4, r1, r3
 8009f30:	4630      	mov	r0, r6
 8009f32:	f000 f85c 	bl	8009fee <__malloc_unlock>
 8009f36:	f104 000b 	add.w	r0, r4, #11
 8009f3a:	1d23      	adds	r3, r4, #4
 8009f3c:	f020 0007 	bic.w	r0, r0, #7
 8009f40:	1ac3      	subs	r3, r0, r3
 8009f42:	d0d3      	beq.n	8009eec <_malloc_r+0x20>
 8009f44:	425a      	negs	r2, r3
 8009f46:	50e2      	str	r2, [r4, r3]
 8009f48:	e7d0      	b.n	8009eec <_malloc_r+0x20>
 8009f4a:	428c      	cmp	r4, r1
 8009f4c:	684b      	ldr	r3, [r1, #4]
 8009f4e:	bf16      	itet	ne
 8009f50:	6063      	strne	r3, [r4, #4]
 8009f52:	6013      	streq	r3, [r2, #0]
 8009f54:	460c      	movne	r4, r1
 8009f56:	e7eb      	b.n	8009f30 <_malloc_r+0x64>
 8009f58:	460c      	mov	r4, r1
 8009f5a:	6849      	ldr	r1, [r1, #4]
 8009f5c:	e7cc      	b.n	8009ef8 <_malloc_r+0x2c>
 8009f5e:	1cc4      	adds	r4, r0, #3
 8009f60:	f024 0403 	bic.w	r4, r4, #3
 8009f64:	42a0      	cmp	r0, r4
 8009f66:	d005      	beq.n	8009f74 <_malloc_r+0xa8>
 8009f68:	1a21      	subs	r1, r4, r0
 8009f6a:	4630      	mov	r0, r6
 8009f6c:	f000 f82e 	bl	8009fcc <_sbrk_r>
 8009f70:	3001      	adds	r0, #1
 8009f72:	d0cf      	beq.n	8009f14 <_malloc_r+0x48>
 8009f74:	6025      	str	r5, [r4, #0]
 8009f76:	e7db      	b.n	8009f30 <_malloc_r+0x64>
 8009f78:	20004a18 	.word	0x20004a18
 8009f7c:	20004a1c 	.word	0x20004a1c

08009f80 <_realloc_r>:
 8009f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f82:	4607      	mov	r7, r0
 8009f84:	4614      	mov	r4, r2
 8009f86:	460e      	mov	r6, r1
 8009f88:	b921      	cbnz	r1, 8009f94 <_realloc_r+0x14>
 8009f8a:	4611      	mov	r1, r2
 8009f8c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009f90:	f7ff bf9c 	b.w	8009ecc <_malloc_r>
 8009f94:	b922      	cbnz	r2, 8009fa0 <_realloc_r+0x20>
 8009f96:	f7ff ff4b 	bl	8009e30 <_free_r>
 8009f9a:	4625      	mov	r5, r4
 8009f9c:	4628      	mov	r0, r5
 8009f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fa0:	f000 f826 	bl	8009ff0 <_malloc_usable_size_r>
 8009fa4:	42a0      	cmp	r0, r4
 8009fa6:	d20f      	bcs.n	8009fc8 <_realloc_r+0x48>
 8009fa8:	4621      	mov	r1, r4
 8009faa:	4638      	mov	r0, r7
 8009fac:	f7ff ff8e 	bl	8009ecc <_malloc_r>
 8009fb0:	4605      	mov	r5, r0
 8009fb2:	2800      	cmp	r0, #0
 8009fb4:	d0f2      	beq.n	8009f9c <_realloc_r+0x1c>
 8009fb6:	4631      	mov	r1, r6
 8009fb8:	4622      	mov	r2, r4
 8009fba:	f7ff fc11 	bl	80097e0 <memcpy>
 8009fbe:	4631      	mov	r1, r6
 8009fc0:	4638      	mov	r0, r7
 8009fc2:	f7ff ff35 	bl	8009e30 <_free_r>
 8009fc6:	e7e9      	b.n	8009f9c <_realloc_r+0x1c>
 8009fc8:	4635      	mov	r5, r6
 8009fca:	e7e7      	b.n	8009f9c <_realloc_r+0x1c>

08009fcc <_sbrk_r>:
 8009fcc:	b538      	push	{r3, r4, r5, lr}
 8009fce:	4c06      	ldr	r4, [pc, #24]	; (8009fe8 <_sbrk_r+0x1c>)
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	4605      	mov	r5, r0
 8009fd4:	4608      	mov	r0, r1
 8009fd6:	6023      	str	r3, [r4, #0]
 8009fd8:	f7f7 fbd4 	bl	8001784 <_sbrk>
 8009fdc:	1c43      	adds	r3, r0, #1
 8009fde:	d102      	bne.n	8009fe6 <_sbrk_r+0x1a>
 8009fe0:	6823      	ldr	r3, [r4, #0]
 8009fe2:	b103      	cbz	r3, 8009fe6 <_sbrk_r+0x1a>
 8009fe4:	602b      	str	r3, [r5, #0]
 8009fe6:	bd38      	pop	{r3, r4, r5, pc}
 8009fe8:	20004d5c 	.word	0x20004d5c

08009fec <__malloc_lock>:
 8009fec:	4770      	bx	lr

08009fee <__malloc_unlock>:
 8009fee:	4770      	bx	lr

08009ff0 <_malloc_usable_size_r>:
 8009ff0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ff4:	1f18      	subs	r0, r3, #4
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	bfbc      	itt	lt
 8009ffa:	580b      	ldrlt	r3, [r1, r0]
 8009ffc:	18c0      	addlt	r0, r0, r3
 8009ffe:	4770      	bx	lr

0800a000 <_init>:
 800a000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a002:	bf00      	nop
 800a004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a006:	bc08      	pop	{r3}
 800a008:	469e      	mov	lr, r3
 800a00a:	4770      	bx	lr

0800a00c <_fini>:
 800a00c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a00e:	bf00      	nop
 800a010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a012:	bc08      	pop	{r3}
 800a014:	469e      	mov	lr, r3
 800a016:	4770      	bx	lr
