
Final_ARM_proj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f15c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003284  0801f32c  0801f32c  0002032c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080225b0  080225b0  000241cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080225b0  080225b0  000235b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080225b8  080225b8  000241cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080225b8  080225b8  000235b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080225bc  080225bc  000235bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  080225c0  00024000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000008c  0802264c  0002408c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  2000012c  080226ec  0002412c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00027cac  200001e0  0802278c  000241e0  2**5
                  ALLOC
 12 ._user_heap_stack 00000604  20027e8c  0802278c  00024e8c  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000241cc  2**0
                  CONTENTS, READONLY
 14 .debug_info   00044058  00000000  00000000  000241fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00009fc2  00000000  00000000  00068254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000031d8  00000000  00000000  00072218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002745  00000000  00000000  000753f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001737d  00000000  00000000  00077b35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0004ec36  00000000  00000000  0008eeb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0012790d  00000000  00000000  000ddae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  002053f5  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000d864  00000000  00000000  00205438  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000049  00000000  00000000  00212c9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801f314 	.word	0x0801f314

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0801f314 	.word	0x0801f314

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e0:	f002 f8eb 	bl	80027ba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e4:	f000 f8d2 	bl	800078c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e8:	f000 fc24 	bl	8000e34 <MX_GPIO_Init>
  MX_DMA_Init();
 80005ec:	f000 fbc0 	bl	8000d70 <MX_DMA_Init>
  MX_I2C1_Init();
 80005f0:	f000 f9d2 	bl	8000998 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80005f4:	f000 fb5e 	bl	8000cb4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005f8:	f000 fb8c 	bl	8000d14 <MX_USB_OTG_FS_PCD_Init>
  MX_USART2_UART_Init();
 80005fc:	f000 fb2a 	bl	8000c54 <MX_USART2_UART_Init>
  MX_CRC_Init();
 8000600:	f000 f97e 	bl	8000900 <MX_CRC_Init>
  MX_I2C4_Init();
 8000604:	f000 fa08 	bl	8000a18 <MX_I2C4_Init>
  MX_SPI1_Init();
 8000608:	f000 fa46 	bl	8000a98 <MX_SPI1_Init>
  MX_ADC1_Init();
 800060c:	f000 f926 	bl	800085c <MX_ADC1_Init>
  MX_TIM7_Init();
 8000610:	f000 faba 	bl	8000b88 <MX_TIM7_Init>
  MX_UART4_Init();
 8000614:	f000 faee 	bl	8000bf4 <MX_UART4_Init>
  MX_DAC_Init();
 8000618:	f000 f994 	bl	8000944 <MX_DAC_Init>
  MX_SPI4_Init();
 800061c:	f000 fa7a 	bl	8000b14 <MX_SPI4_Init>
  // SPI Slave start to listen

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000620:	f00e fb36 	bl	800ec90 <osKernelInitialize>

  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of UartRx */
  UartRxHandle = osSemaphoreNew(1, 0, &UartRx_attributes);
 8000624:	4a39      	ldr	r2, [pc, #228]	@ (800070c <main+0x130>)
 8000626:	2100      	movs	r1, #0
 8000628:	2001      	movs	r0, #1
 800062a:	f00e fddf 	bl	800f1ec <osSemaphoreNew>
 800062e:	4603      	mov	r3, r0
 8000630:	4a37      	ldr	r2, [pc, #220]	@ (8000710 <main+0x134>)
 8000632:	6013      	str	r3, [r2, #0]

  /* creation of UartTx */
  UartTxHandle = osSemaphoreNew(1, 0, &UartTx_attributes);
 8000634:	4a37      	ldr	r2, [pc, #220]	@ (8000714 <main+0x138>)
 8000636:	2100      	movs	r1, #0
 8000638:	2001      	movs	r0, #1
 800063a:	f00e fdd7 	bl	800f1ec <osSemaphoreNew>
 800063e:	4603      	mov	r3, r0
 8000640:	4a35      	ldr	r2, [pc, #212]	@ (8000718 <main+0x13c>)
 8000642:	6013      	str	r3, [r2, #0]

  /* creation of I2cRx */
  I2cRxHandle = osSemaphoreNew(1, 0, &I2cRx_attributes);
 8000644:	4a35      	ldr	r2, [pc, #212]	@ (800071c <main+0x140>)
 8000646:	2100      	movs	r1, #0
 8000648:	2001      	movs	r0, #1
 800064a:	f00e fdcf 	bl	800f1ec <osSemaphoreNew>
 800064e:	4603      	mov	r3, r0
 8000650:	4a33      	ldr	r2, [pc, #204]	@ (8000720 <main+0x144>)
 8000652:	6013      	str	r3, [r2, #0]

  /* creation of I2cTx */
  I2cTxHandle = osSemaphoreNew(1, 0, &I2cTx_attributes);
 8000654:	4a33      	ldr	r2, [pc, #204]	@ (8000724 <main+0x148>)
 8000656:	2100      	movs	r1, #0
 8000658:	2001      	movs	r0, #1
 800065a:	f00e fdc7 	bl	800f1ec <osSemaphoreNew>
 800065e:	4603      	mov	r3, r0
 8000660:	4a31      	ldr	r2, [pc, #196]	@ (8000728 <main+0x14c>)
 8000662:	6013      	str	r3, [r2, #0]

  /* creation of SpiRx */
  SpiRxHandle = osSemaphoreNew(1, 0, &SpiRx_attributes);
 8000664:	4a31      	ldr	r2, [pc, #196]	@ (800072c <main+0x150>)
 8000666:	2100      	movs	r1, #0
 8000668:	2001      	movs	r0, #1
 800066a:	f00e fdbf 	bl	800f1ec <osSemaphoreNew>
 800066e:	4603      	mov	r3, r0
 8000670:	4a2f      	ldr	r2, [pc, #188]	@ (8000730 <main+0x154>)
 8000672:	6013      	str	r3, [r2, #0]

  /* creation of AdcSem */
  AdcSemHandle = osSemaphoreNew(1, 0, &AdcSem_attributes);
 8000674:	4a2f      	ldr	r2, [pc, #188]	@ (8000734 <main+0x158>)
 8000676:	2100      	movs	r1, #0
 8000678:	2001      	movs	r0, #1
 800067a:	f00e fdb7 	bl	800f1ec <osSemaphoreNew>
 800067e:	4603      	mov	r3, r0
 8000680:	4a2d      	ldr	r2, [pc, #180]	@ (8000738 <main+0x15c>)
 8000682:	6013      	str	r3, [r2, #0]

  /* creation of TimSem */
  TimSemHandle = osSemaphoreNew(1, 0, &TimSem_attributes);
 8000684:	4a2d      	ldr	r2, [pc, #180]	@ (800073c <main+0x160>)
 8000686:	2100      	movs	r1, #0
 8000688:	2001      	movs	r0, #1
 800068a:	f00e fdaf 	bl	800f1ec <osSemaphoreNew>
 800068e:	4603      	mov	r3, r0
 8000690:	4a2b      	ldr	r2, [pc, #172]	@ (8000740 <main+0x164>)
 8000692:	6013      	str	r3, [r2, #0]

  /* creation of SpiTx */
  SpiTxHandle = osSemaphoreNew(1, 0, &SpiTx_attributes);
 8000694:	4a2b      	ldr	r2, [pc, #172]	@ (8000744 <main+0x168>)
 8000696:	2100      	movs	r1, #0
 8000698:	2001      	movs	r0, #1
 800069a:	f00e fda7 	bl	800f1ec <osSemaphoreNew>
 800069e:	4603      	mov	r3, r0
 80006a0:	4a29      	ldr	r2, [pc, #164]	@ (8000748 <main+0x16c>)
 80006a2:	6013      	str	r3, [r2, #0]

  /* creation of SpiSlaveRx */
  SpiSlaveRxHandle = osSemaphoreNew(1, 0, &SpiSlaveRx_attributes);
 80006a4:	4a29      	ldr	r2, [pc, #164]	@ (800074c <main+0x170>)
 80006a6:	2100      	movs	r1, #0
 80006a8:	2001      	movs	r0, #1
 80006aa:	f00e fd9f 	bl	800f1ec <osSemaphoreNew>
 80006ae:	4603      	mov	r3, r0
 80006b0:	4a27      	ldr	r2, [pc, #156]	@ (8000750 <main+0x174>)
 80006b2:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of testsQ */
  testsQHandle = osMessageQueueNew (16, 4, &testsQ_attributes);
 80006b4:	4a27      	ldr	r2, [pc, #156]	@ (8000754 <main+0x178>)
 80006b6:	2104      	movs	r1, #4
 80006b8:	2010      	movs	r0, #16
 80006ba:	f00e fef1 	bl	800f4a0 <osMessageQueueNew>
 80006be:	4603      	mov	r3, r0
 80006c0:	4a25      	ldr	r2, [pc, #148]	@ (8000758 <main+0x17c>)
 80006c2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(lwip_initiation, NULL, &defaultTask_attributes);
 80006c4:	4a25      	ldr	r2, [pc, #148]	@ (800075c <main+0x180>)
 80006c6:	2100      	movs	r1, #0
 80006c8:	4825      	ldr	r0, [pc, #148]	@ (8000760 <main+0x184>)
 80006ca:	f00e fb73 	bl	800edb4 <osThreadNew>
 80006ce:	4603      	mov	r3, r0
 80006d0:	4a24      	ldr	r2, [pc, #144]	@ (8000764 <main+0x188>)
 80006d2:	6013      	str	r3, [r2, #0]

  /* creation of blink_task */
  blink_taskHandle = osThreadNew(blinking_blue, NULL, &blink_task_attributes);
 80006d4:	4a24      	ldr	r2, [pc, #144]	@ (8000768 <main+0x18c>)
 80006d6:	2100      	movs	r1, #0
 80006d8:	4824      	ldr	r0, [pc, #144]	@ (800076c <main+0x190>)
 80006da:	f00e fb6b 	bl	800edb4 <osThreadNew>
 80006de:	4603      	mov	r3, r0
 80006e0:	4a23      	ldr	r2, [pc, #140]	@ (8000770 <main+0x194>)
 80006e2:	6013      	str	r3, [r2, #0]

  /* creation of udp_task */
  udp_taskHandle = osThreadNew(udp_function, NULL, &udp_task_attributes);
 80006e4:	4a23      	ldr	r2, [pc, #140]	@ (8000774 <main+0x198>)
 80006e6:	2100      	movs	r1, #0
 80006e8:	4823      	ldr	r0, [pc, #140]	@ (8000778 <main+0x19c>)
 80006ea:	f00e fb63 	bl	800edb4 <osThreadNew>
 80006ee:	4603      	mov	r3, r0
 80006f0:	4a22      	ldr	r2, [pc, #136]	@ (800077c <main+0x1a0>)
 80006f2:	6013      	str	r3, [r2, #0]

  /* creation of performing_task */
  performing_taskHandle = osThreadNew(perform_tests, NULL, &performing_task_attributes);
 80006f4:	4a22      	ldr	r2, [pc, #136]	@ (8000780 <main+0x1a4>)
 80006f6:	2100      	movs	r1, #0
 80006f8:	4822      	ldr	r0, [pc, #136]	@ (8000784 <main+0x1a8>)
 80006fa:	f00e fb5b 	bl	800edb4 <osThreadNew>
 80006fe:	4603      	mov	r3, r0
 8000700:	4a21      	ldr	r2, [pc, #132]	@ (8000788 <main+0x1ac>)
 8000702:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000704:	f00e faf8 	bl	800ecf8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000708:	bf00      	nop
 800070a:	e7fd      	b.n	8000708 <main+0x12c>
 800070c:	080222f4 	.word	0x080222f4
 8000710:	20000dc4 	.word	0x20000dc4
 8000714:	08022304 	.word	0x08022304
 8000718:	20000dc8 	.word	0x20000dc8
 800071c:	08022314 	.word	0x08022314
 8000720:	20000dcc 	.word	0x20000dcc
 8000724:	08022324 	.word	0x08022324
 8000728:	20000dd0 	.word	0x20000dd0
 800072c:	08022334 	.word	0x08022334
 8000730:	20000dd4 	.word	0x20000dd4
 8000734:	08022344 	.word	0x08022344
 8000738:	20000dd8 	.word	0x20000dd8
 800073c:	08022354 	.word	0x08022354
 8000740:	20000ddc 	.word	0x20000ddc
 8000744:	08022364 	.word	0x08022364
 8000748:	20000de0 	.word	0x20000de0
 800074c:	08022374 	.word	0x08022374
 8000750:	20000de4 	.word	0x20000de4
 8000754:	080222dc 	.word	0x080222dc
 8000758:	20000dc0 	.word	0x20000dc0
 800075c:	0802224c 	.word	0x0802224c
 8000760:	08001241 	.word	0x08001241
 8000764:	20000db0 	.word	0x20000db0
 8000768:	08022270 	.word	0x08022270
 800076c:	08001255 	.word	0x08001255
 8000770:	20000db4 	.word	0x20000db4
 8000774:	08022294 	.word	0x08022294
 8000778:	08001299 	.word	0x08001299
 800077c:	20000db8 	.word	0x20000db8
 8000780:	080222b8 	.word	0x080222b8
 8000784:	080012ad 	.word	0x080012ad
 8000788:	20000dbc 	.word	0x20000dbc

0800078c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b094      	sub	sp, #80	@ 0x50
 8000790:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000792:	f107 0320 	add.w	r3, r7, #32
 8000796:	2230      	movs	r2, #48	@ 0x30
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f01d feb9 	bl	801e512 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a0:	f107 030c 	add.w	r3, r7, #12
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]
 80007ae:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80007b0:	f007 fe0c 	bl	80083cc <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007b4:	4b27      	ldr	r3, [pc, #156]	@ (8000854 <SystemClock_Config+0xc8>)
 80007b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b8:	4a26      	ldr	r2, [pc, #152]	@ (8000854 <SystemClock_Config+0xc8>)
 80007ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007be:	6413      	str	r3, [r2, #64]	@ 0x40
 80007c0:	4b24      	ldr	r3, [pc, #144]	@ (8000854 <SystemClock_Config+0xc8>)
 80007c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007c8:	60bb      	str	r3, [r7, #8]
 80007ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007cc:	4b22      	ldr	r3, [pc, #136]	@ (8000858 <SystemClock_Config+0xcc>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007d4:	4a20      	ldr	r2, [pc, #128]	@ (8000858 <SystemClock_Config+0xcc>)
 80007d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007da:	6013      	str	r3, [r2, #0]
 80007dc:	4b1e      	ldr	r3, [pc, #120]	@ (8000858 <SystemClock_Config+0xcc>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007e4:	607b      	str	r3, [r7, #4]
 80007e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007e8:	2301      	movs	r3, #1
 80007ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007ec:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80007f0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007f2:	2302      	movs	r3, #2
 80007f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007f6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007fc:	2304      	movs	r3, #4
 80007fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000800:	2348      	movs	r3, #72	@ 0x48
 8000802:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000804:	2302      	movs	r3, #2
 8000806:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000808:	2303      	movs	r3, #3
 800080a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800080c:	f107 0320 	add.w	r3, r7, #32
 8000810:	4618      	mov	r0, r3
 8000812:	f007 fdeb 	bl	80083ec <HAL_RCC_OscConfig>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800081c:	f000 fe06 	bl	800142c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000820:	230f      	movs	r3, #15
 8000822:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000824:	2302      	movs	r3, #2
 8000826:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000828:	2300      	movs	r3, #0
 800082a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800082c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000830:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000832:	2300      	movs	r3, #0
 8000834:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000836:	f107 030c 	add.w	r3, r7, #12
 800083a:	2102      	movs	r1, #2
 800083c:	4618      	mov	r0, r3
 800083e:	f008 f879 	bl	8008934 <HAL_RCC_ClockConfig>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000848:	f000 fdf0 	bl	800142c <Error_Handler>
  }
}
 800084c:	bf00      	nop
 800084e:	3750      	adds	r7, #80	@ 0x50
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	40023800 	.word	0x40023800
 8000858:	40007000 	.word	0x40007000

0800085c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000862:	463b      	mov	r3, r7
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	605a      	str	r2, [r3, #4]
 800086a:	609a      	str	r2, [r3, #8]
 800086c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800086e:	4b21      	ldr	r3, [pc, #132]	@ (80008f4 <MX_ADC1_Init+0x98>)
 8000870:	4a21      	ldr	r2, [pc, #132]	@ (80008f8 <MX_ADC1_Init+0x9c>)
 8000872:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000874:	4b1f      	ldr	r3, [pc, #124]	@ (80008f4 <MX_ADC1_Init+0x98>)
 8000876:	2200      	movs	r2, #0
 8000878:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 800087a:	4b1e      	ldr	r3, [pc, #120]	@ (80008f4 <MX_ADC1_Init+0x98>)
 800087c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000880:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000882:	4b1c      	ldr	r3, [pc, #112]	@ (80008f4 <MX_ADC1_Init+0x98>)
 8000884:	2201      	movs	r2, #1
 8000886:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000888:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <MX_ADC1_Init+0x98>)
 800088a:	2200      	movs	r2, #0
 800088c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800088e:	4b19      	ldr	r3, [pc, #100]	@ (80008f4 <MX_ADC1_Init+0x98>)
 8000890:	2200      	movs	r2, #0
 8000892:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000896:	4b17      	ldr	r3, [pc, #92]	@ (80008f4 <MX_ADC1_Init+0x98>)
 8000898:	2200      	movs	r2, #0
 800089a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800089c:	4b15      	ldr	r3, [pc, #84]	@ (80008f4 <MX_ADC1_Init+0x98>)
 800089e:	4a17      	ldr	r2, [pc, #92]	@ (80008fc <MX_ADC1_Init+0xa0>)
 80008a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008a2:	4b14      	ldr	r3, [pc, #80]	@ (80008f4 <MX_ADC1_Init+0x98>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80008a8:	4b12      	ldr	r3, [pc, #72]	@ (80008f4 <MX_ADC1_Init+0x98>)
 80008aa:	2201      	movs	r2, #1
 80008ac:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80008ae:	4b11      	ldr	r3, [pc, #68]	@ (80008f4 <MX_ADC1_Init+0x98>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008b6:	4b0f      	ldr	r3, [pc, #60]	@ (80008f4 <MX_ADC1_Init+0x98>)
 80008b8:	2201      	movs	r2, #1
 80008ba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008bc:	480d      	ldr	r0, [pc, #52]	@ (80008f4 <MX_ADC1_Init+0x98>)
 80008be:	f001 ffcd 	bl	800285c <HAL_ADC_Init>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80008c8:	f000 fdb0 	bl	800142c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80008cc:	230a      	movs	r3, #10
 80008ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008d0:	2301      	movs	r3, #1
 80008d2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80008d4:	2300      	movs	r3, #0
 80008d6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008d8:	463b      	mov	r3, r7
 80008da:	4619      	mov	r1, r3
 80008dc:	4805      	ldr	r0, [pc, #20]	@ (80008f4 <MX_ADC1_Init+0x98>)
 80008de:	f002 fa3f 	bl	8002d60 <HAL_ADC_ConfigChannel>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80008e8:	f000 fda0 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008ec:	bf00      	nop
 80008ee:	3710      	adds	r7, #16
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	200001fc 	.word	0x200001fc
 80008f8:	40012000 	.word	0x40012000
 80008fc:	0f000001 	.word	0x0f000001

08000900 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000904:	4b0d      	ldr	r3, [pc, #52]	@ (800093c <MX_CRC_Init+0x3c>)
 8000906:	4a0e      	ldr	r2, [pc, #56]	@ (8000940 <MX_CRC_Init+0x40>)
 8000908:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800090a:	4b0c      	ldr	r3, [pc, #48]	@ (800093c <MX_CRC_Init+0x3c>)
 800090c:	2200      	movs	r2, #0
 800090e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000910:	4b0a      	ldr	r3, [pc, #40]	@ (800093c <MX_CRC_Init+0x3c>)
 8000912:	2200      	movs	r2, #0
 8000914:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000916:	4b09      	ldr	r3, [pc, #36]	@ (800093c <MX_CRC_Init+0x3c>)
 8000918:	2200      	movs	r2, #0
 800091a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800091c:	4b07      	ldr	r3, [pc, #28]	@ (800093c <MX_CRC_Init+0x3c>)
 800091e:	2200      	movs	r2, #0
 8000920:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000922:	4b06      	ldr	r3, [pc, #24]	@ (800093c <MX_CRC_Init+0x3c>)
 8000924:	2201      	movs	r2, #1
 8000926:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000928:	4804      	ldr	r0, [pc, #16]	@ (800093c <MX_CRC_Init+0x3c>)
 800092a:	f002 fd8b 	bl	8003444 <HAL_CRC_Init>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000934:	f000 fd7a 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000938:	bf00      	nop
 800093a:	bd80      	pop	{r7, pc}
 800093c:	20000244 	.word	0x20000244
 8000940:	40023000 	.word	0x40023000

08000944 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800094a:	463b      	mov	r3, r7
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
 8000950:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000952:	4b0f      	ldr	r3, [pc, #60]	@ (8000990 <MX_DAC_Init+0x4c>)
 8000954:	4a0f      	ldr	r2, [pc, #60]	@ (8000994 <MX_DAC_Init+0x50>)
 8000956:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000958:	480d      	ldr	r0, [pc, #52]	@ (8000990 <MX_DAC_Init+0x4c>)
 800095a:	f002 ff7d 	bl	8003858 <HAL_DAC_Init>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000964:	f000 fd62 	bl	800142c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000968:	2300      	movs	r3, #0
 800096a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800096c:	2300      	movs	r3, #0
 800096e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000970:	463b      	mov	r3, r7
 8000972:	2200      	movs	r2, #0
 8000974:	4619      	mov	r1, r3
 8000976:	4806      	ldr	r0, [pc, #24]	@ (8000990 <MX_DAC_Init+0x4c>)
 8000978:	f003 f871 	bl	8003a5e <HAL_DAC_ConfigChannel>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000982:	f000 fd53 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000986:	bf00      	nop
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	20000268 	.word	0x20000268
 8000994:	40007400 	.word	0x40007400

08000998 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800099c:	4b1b      	ldr	r3, [pc, #108]	@ (8000a0c <MX_I2C1_Init+0x74>)
 800099e:	4a1c      	ldr	r2, [pc, #112]	@ (8000a10 <MX_I2C1_Init+0x78>)
 80009a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 80009a2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009a4:	4a1b      	ldr	r2, [pc, #108]	@ (8000a14 <MX_I2C1_Init+0x7c>)
 80009a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 240;
 80009a8:	4b18      	ldr	r3, [pc, #96]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009aa:	22f0      	movs	r2, #240	@ 0xf0
 80009ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009ae:	4b17      	ldr	r3, [pc, #92]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009b0:	2201      	movs	r2, #1
 80009b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009b4:	4b15      	ldr	r3, [pc, #84]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80009ba:	4b14      	ldr	r3, [pc, #80]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009bc:	2200      	movs	r2, #0
 80009be:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009c0:	4b12      	ldr	r3, [pc, #72]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009c6:	4b11      	ldr	r3, [pc, #68]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009cc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009d2:	480e      	ldr	r0, [pc, #56]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009d4:	f005 faae 	bl	8005f34 <HAL_I2C_Init>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80009de:	f000 fd25 	bl	800142c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009e2:	2100      	movs	r1, #0
 80009e4:	4809      	ldr	r0, [pc, #36]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009e6:	f007 fb1f 	bl	8008028 <HAL_I2CEx_ConfigAnalogFilter>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80009f0:	f000 fd1c 	bl	800142c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80009f4:	2100      	movs	r1, #0
 80009f6:	4805      	ldr	r0, [pc, #20]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009f8:	f007 fb61 	bl	80080be <HAL_I2CEx_ConfigDigitalFilter>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a02:	f000 fd13 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a06:	bf00      	nop
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	2000027c 	.word	0x2000027c
 8000a10:	40005400 	.word	0x40005400
 8000a14:	00808cd2 	.word	0x00808cd2

08000a18 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8000a1c:	4b1b      	ldr	r3, [pc, #108]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a1e:	4a1c      	ldr	r2, [pc, #112]	@ (8000a90 <MX_I2C4_Init+0x78>)
 8000a20:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00808CD2;
 8000a22:	4b1a      	ldr	r3, [pc, #104]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a24:	4a1b      	ldr	r2, [pc, #108]	@ (8000a94 <MX_I2C4_Init+0x7c>)
 8000a26:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8000a28:	4b18      	ldr	r3, [pc, #96]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a2e:	4b17      	ldr	r3, [pc, #92]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a30:	2201      	movs	r2, #1
 8000a32:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a34:	4b15      	ldr	r3, [pc, #84]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8000a3a:	4b14      	ldr	r3, [pc, #80]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a40:	4b12      	ldr	r3, [pc, #72]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a46:	4b11      	ldr	r3, [pc, #68]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8000a52:	480e      	ldr	r0, [pc, #56]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a54:	f005 fa6e 	bl	8005f34 <HAL_I2C_Init>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8000a5e:	f000 fce5 	bl	800142c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a62:	2100      	movs	r1, #0
 8000a64:	4809      	ldr	r0, [pc, #36]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a66:	f007 fadf 	bl	8008028 <HAL_I2CEx_ConfigAnalogFilter>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8000a70:	f000 fcdc 	bl	800142c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8000a74:	2100      	movs	r1, #0
 8000a76:	4805      	ldr	r0, [pc, #20]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a78:	f007 fb21 	bl	80080be <HAL_I2CEx_ConfigDigitalFilter>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8000a82:	f000 fcd3 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8000a86:	bf00      	nop
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	200002d0 	.word	0x200002d0
 8000a90:	40006000 	.word	0x40006000
 8000a94:	00808cd2 	.word	0x00808cd2

08000a98 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000a9c:	4b1b      	ldr	r3, [pc, #108]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000a9e:	4a1c      	ldr	r2, [pc, #112]	@ (8000b10 <MX_SPI1_Init+0x78>)
 8000aa0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000aa2:	4b1a      	ldr	r3, [pc, #104]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000aa4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000aa8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000aaa:	4b18      	ldr	r3, [pc, #96]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ab0:	4b16      	ldr	r3, [pc, #88]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000ab2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000ab6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000ab8:	4b14      	ldr	r3, [pc, #80]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000aba:	2202      	movs	r2, #2
 8000abc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000abe:	4b13      	ldr	r3, [pc, #76]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ac4:	4b11      	ldr	r3, [pc, #68]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000ac6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000aca:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000acc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000ace:	2230      	movs	r2, #48	@ 0x30
 8000ad0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ade:	4b0b      	ldr	r3, [pc, #44]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000ae4:	4b09      	ldr	r3, [pc, #36]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000ae6:	2207      	movs	r2, #7
 8000ae8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000aea:	4b08      	ldr	r3, [pc, #32]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000af0:	4b06      	ldr	r3, [pc, #24]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000af2:	2208      	movs	r2, #8
 8000af4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000af6:	4805      	ldr	r0, [pc, #20]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000af8:	f008 fd64 	bl	80095c4 <HAL_SPI_Init>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000b02:	f000 fc93 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	200003e4 	.word	0x200003e4
 8000b10:	40013000 	.word	0x40013000

08000b14 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8000b18:	4b19      	ldr	r3, [pc, #100]	@ (8000b80 <MX_SPI4_Init+0x6c>)
 8000b1a:	4a1a      	ldr	r2, [pc, #104]	@ (8000b84 <MX_SPI4_Init+0x70>)
 8000b1c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_SLAVE;
 8000b1e:	4b18      	ldr	r3, [pc, #96]	@ (8000b80 <MX_SPI4_Init+0x6c>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8000b24:	4b16      	ldr	r3, [pc, #88]	@ (8000b80 <MX_SPI4_Init+0x6c>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b2a:	4b15      	ldr	r3, [pc, #84]	@ (8000b80 <MX_SPI4_Init+0x6c>)
 8000b2c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000b30:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000b32:	4b13      	ldr	r3, [pc, #76]	@ (8000b80 <MX_SPI4_Init+0x6c>)
 8000b34:	2202      	movs	r2, #2
 8000b36:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b38:	4b11      	ldr	r3, [pc, #68]	@ (8000b80 <MX_SPI4_Init+0x6c>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8000b3e:	4b10      	ldr	r3, [pc, #64]	@ (8000b80 <MX_SPI4_Init+0x6c>)
 8000b40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b44:	619a      	str	r2, [r3, #24]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b46:	4b0e      	ldr	r3, [pc, #56]	@ (8000b80 <MX_SPI4_Init+0x6c>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b80 <MX_SPI4_Init+0x6c>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b52:	4b0b      	ldr	r3, [pc, #44]	@ (8000b80 <MX_SPI4_Init+0x6c>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8000b58:	4b09      	ldr	r3, [pc, #36]	@ (8000b80 <MX_SPI4_Init+0x6c>)
 8000b5a:	2207      	movs	r2, #7
 8000b5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b5e:	4b08      	ldr	r3, [pc, #32]	@ (8000b80 <MX_SPI4_Init+0x6c>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000b64:	4b06      	ldr	r3, [pc, #24]	@ (8000b80 <MX_SPI4_Init+0x6c>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000b6a:	4805      	ldr	r0, [pc, #20]	@ (8000b80 <MX_SPI4_Init+0x6c>)
 8000b6c:	f008 fd2a 	bl	80095c4 <HAL_SPI_Init>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_SPI4_Init+0x66>
  {
    Error_Handler();
 8000b76:	f000 fc59 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	20000448 	.word	0x20000448
 8000b84:	40013400 	.word	0x40013400

08000b88 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b8e:	1d3b      	adds	r3, r7, #4
 8000b90:	2200      	movs	r2, #0
 8000b92:	601a      	str	r2, [r3, #0]
 8000b94:	605a      	str	r2, [r3, #4]
 8000b96:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000b98:	4b14      	ldr	r3, [pc, #80]	@ (8000bec <MX_TIM7_Init+0x64>)
 8000b9a:	4a15      	ldr	r2, [pc, #84]	@ (8000bf0 <MX_TIM7_Init+0x68>)
 8000b9c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 48000 - 1;
 8000b9e:	4b13      	ldr	r3, [pc, #76]	@ (8000bec <MX_TIM7_Init+0x64>)
 8000ba0:	f64b 327f 	movw	r2, #47999	@ 0xbb7f
 8000ba4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ba6:	4b11      	ldr	r3, [pc, #68]	@ (8000bec <MX_TIM7_Init+0x64>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 100 - 1;
 8000bac:	4b0f      	ldr	r3, [pc, #60]	@ (8000bec <MX_TIM7_Init+0x64>)
 8000bae:	2263      	movs	r2, #99	@ 0x63
 8000bb0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000bec <MX_TIM7_Init+0x64>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000bb8:	480c      	ldr	r0, [pc, #48]	@ (8000bec <MX_TIM7_Init+0x64>)
 8000bba:	f00a fb6d 	bl	800b298 <HAL_TIM_Base_Init>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d001      	beq.n	8000bc8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8000bc4:	f000 fc32 	bl	800142c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000bd0:	1d3b      	adds	r3, r7, #4
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4805      	ldr	r0, [pc, #20]	@ (8000bec <MX_TIM7_Init+0x64>)
 8000bd6:	f00a fe35 	bl	800b844 <HAL_TIMEx_MasterConfigSynchronization>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8000be0:	f000 fc24 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000be4:	bf00      	nop
 8000be6:	3710      	adds	r7, #16
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	2000062c 	.word	0x2000062c
 8000bf0:	40001400 	.word	0x40001400

08000bf4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000bf8:	4b14      	ldr	r3, [pc, #80]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000bfa:	4a15      	ldr	r2, [pc, #84]	@ (8000c50 <MX_UART4_Init+0x5c>)
 8000bfc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000bfe:	4b13      	ldr	r3, [pc, #76]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c04:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000c06:	4b11      	ldr	r3, [pc, #68]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000c0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000c12:	4b0e      	ldr	r3, [pc, #56]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000c18:	4b0c      	ldr	r3, [pc, #48]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c1a:	220c      	movs	r2, #12
 8000c1c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c24:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c2a:	4b08      	ldr	r3, [pc, #32]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c30:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000c36:	4805      	ldr	r0, [pc, #20]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c38:	f00a feb0 	bl	800b99c <HAL_UART_Init>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8000c42:	f000 fbf3 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000678 	.word	0x20000678
 8000c50:	40004c00 	.word	0x40004c00

08000c54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c58:	4b14      	ldr	r3, [pc, #80]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c5a:	4a15      	ldr	r2, [pc, #84]	@ (8000cb0 <MX_USART2_UART_Init+0x5c>)
 8000c5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c5e:	4b13      	ldr	r3, [pc, #76]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c66:	4b11      	ldr	r3, [pc, #68]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c72:	4b0e      	ldr	r3, [pc, #56]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c78:	4b0c      	ldr	r3, [pc, #48]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c7a:	220c      	movs	r2, #12
 8000c7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c84:	4b09      	ldr	r3, [pc, #36]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c8a:	4b08      	ldr	r3, [pc, #32]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c90:	4b06      	ldr	r3, [pc, #24]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c96:	4805      	ldr	r0, [pc, #20]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c98:	f00a fe80 	bl	800b99c <HAL_UART_Init>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000ca2:	f000 fbc3 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ca6:	bf00      	nop
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	20000700 	.word	0x20000700
 8000cb0:	40004400 	.word	0x40004400

08000cb4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000cb8:	4b14      	ldr	r3, [pc, #80]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cba:	4a15      	ldr	r2, [pc, #84]	@ (8000d10 <MX_USART3_UART_Init+0x5c>)
 8000cbc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000cbe:	4b13      	ldr	r3, [pc, #76]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cc0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000cc4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000cc6:	4b11      	ldr	r3, [pc, #68]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ccc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cda:	220c      	movs	r2, #12
 8000cdc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cde:	4b0b      	ldr	r3, [pc, #44]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ce4:	4b09      	ldr	r3, [pc, #36]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cea:	4b08      	ldr	r3, [pc, #32]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cf0:	4b06      	ldr	r3, [pc, #24]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000cf6:	4805      	ldr	r0, [pc, #20]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cf8:	f00a fe50 	bl	800b99c <HAL_UART_Init>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000d02:	f000 fb93 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20000788 	.word	0x20000788
 8000d10:	40004800 	.word	0x40004800

08000d14 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000d18:	4b14      	ldr	r3, [pc, #80]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d1a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000d1e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000d20:	4b12      	ldr	r3, [pc, #72]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d22:	2206      	movs	r2, #6
 8000d24:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000d26:	4b11      	ldr	r3, [pc, #68]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d28:	2202      	movs	r2, #2
 8000d2a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000d32:	4b0e      	ldr	r3, [pc, #56]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d34:	2202      	movs	r2, #2
 8000d36:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000d38:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000d3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000d44:	4b09      	ldr	r3, [pc, #36]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000d4a:	4b08      	ldr	r3, [pc, #32]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000d50:	4b06      	ldr	r3, [pc, #24]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000d56:	4805      	ldr	r0, [pc, #20]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d58:	f007 f9fd 	bl	8008156 <HAL_PCD_Init>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000d62:	f000 fb63 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000d66:	bf00      	nop
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	200008d0 	.word	0x200008d0

08000d70 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d76:	4b2e      	ldr	r3, [pc, #184]	@ (8000e30 <MX_DMA_Init+0xc0>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7a:	4a2d      	ldr	r2, [pc, #180]	@ (8000e30 <MX_DMA_Init+0xc0>)
 8000d7c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d82:	4b2b      	ldr	r3, [pc, #172]	@ (8000e30 <MX_DMA_Init+0xc0>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d8a:	607b      	str	r3, [r7, #4]
 8000d8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d8e:	4b28      	ldr	r3, [pc, #160]	@ (8000e30 <MX_DMA_Init+0xc0>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d92:	4a27      	ldr	r2, [pc, #156]	@ (8000e30 <MX_DMA_Init+0xc0>)
 8000d94:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d9a:	4b25      	ldr	r3, [pc, #148]	@ (8000e30 <MX_DMA_Init+0xc0>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000da2:	603b      	str	r3, [r7, #0]
 8000da4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 6, 0);
 8000da6:	2200      	movs	r2, #0
 8000da8:	2106      	movs	r1, #6
 8000daa:	200b      	movs	r0, #11
 8000dac:	f002 fb12 	bl	80033d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000db0:	200b      	movs	r0, #11
 8000db2:	f002 fb2b 	bl	800340c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 6, 0);
 8000db6:	2200      	movs	r2, #0
 8000db8:	2106      	movs	r1, #6
 8000dba:	200d      	movs	r0, #13
 8000dbc:	f002 fb0a 	bl	80033d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000dc0:	200d      	movs	r0, #13
 8000dc2:	f002 fb23 	bl	800340c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2106      	movs	r1, #6
 8000dca:	2010      	movs	r0, #16
 8000dcc:	f002 fb02 	bl	80033d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000dd0:	2010      	movs	r0, #16
 8000dd2:	f002 fb1b 	bl	800340c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 6, 0);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2106      	movs	r1, #6
 8000dda:	2011      	movs	r0, #17
 8000ddc:	f002 fafa 	bl	80033d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000de0:	2011      	movs	r0, #17
 8000de2:	f002 fb13 	bl	800340c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 6, 0);
 8000de6:	2200      	movs	r2, #0
 8000de8:	2106      	movs	r1, #6
 8000dea:	2038      	movs	r0, #56	@ 0x38
 8000dec:	f002 faf2 	bl	80033d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000df0:	2038      	movs	r0, #56	@ 0x38
 8000df2:	f002 fb0b 	bl	800340c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 6, 0);
 8000df6:	2200      	movs	r2, #0
 8000df8:	2106      	movs	r1, #6
 8000dfa:	2039      	movs	r0, #57	@ 0x39
 8000dfc:	f002 faea 	bl	80033d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000e00:	2039      	movs	r0, #57	@ 0x39
 8000e02:	f002 fb03 	bl	800340c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 6, 0);
 8000e06:	2200      	movs	r2, #0
 8000e08:	2106      	movs	r1, #6
 8000e0a:	203a      	movs	r0, #58	@ 0x3a
 8000e0c:	f002 fae2 	bl	80033d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000e10:	203a      	movs	r0, #58	@ 0x3a
 8000e12:	f002 fafb 	bl	800340c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 6, 0);
 8000e16:	2200      	movs	r2, #0
 8000e18:	2106      	movs	r1, #6
 8000e1a:	203b      	movs	r0, #59	@ 0x3b
 8000e1c:	f002 fada 	bl	80033d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000e20:	203b      	movs	r0, #59	@ 0x3b
 8000e22:	f002 faf3 	bl	800340c <HAL_NVIC_EnableIRQ>

}
 8000e26:	bf00      	nop
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40023800 	.word	0x40023800

08000e34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b08e      	sub	sp, #56	@ 0x38
 8000e38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e3e:	2200      	movs	r2, #0
 8000e40:	601a      	str	r2, [r3, #0]
 8000e42:	605a      	str	r2, [r3, #4]
 8000e44:	609a      	str	r2, [r3, #8]
 8000e46:	60da      	str	r2, [r3, #12]
 8000e48:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e4a:	4b59      	ldr	r3, [pc, #356]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4e:	4a58      	ldr	r2, [pc, #352]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000e50:	f043 0310 	orr.w	r3, r3, #16
 8000e54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e56:	4b56      	ldr	r3, [pc, #344]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5a:	f003 0310 	and.w	r3, r3, #16
 8000e5e:	623b      	str	r3, [r7, #32]
 8000e60:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e62:	4b53      	ldr	r3, [pc, #332]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e66:	4a52      	ldr	r2, [pc, #328]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000e68:	f043 0304 	orr.w	r3, r3, #4
 8000e6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e6e:	4b50      	ldr	r3, [pc, #320]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e72:	f003 0304 	and.w	r3, r3, #4
 8000e76:	61fb      	str	r3, [r7, #28]
 8000e78:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e7a:	4b4d      	ldr	r3, [pc, #308]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7e:	4a4c      	ldr	r2, [pc, #304]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000e80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e86:	4b4a      	ldr	r3, [pc, #296]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e8e:	61bb      	str	r3, [r7, #24]
 8000e90:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e92:	4b47      	ldr	r3, [pc, #284]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e96:	4a46      	ldr	r2, [pc, #280]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000e98:	f043 0301 	orr.w	r3, r3, #1
 8000e9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e9e:	4b44      	ldr	r3, [pc, #272]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	f003 0301 	and.w	r3, r3, #1
 8000ea6:	617b      	str	r3, [r7, #20]
 8000ea8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eaa:	4b41      	ldr	r3, [pc, #260]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eae:	4a40      	ldr	r2, [pc, #256]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000eb0:	f043 0302 	orr.w	r3, r3, #2
 8000eb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eb6:	4b3e      	ldr	r3, [pc, #248]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eba:	f003 0302 	and.w	r3, r3, #2
 8000ebe:	613b      	str	r3, [r7, #16]
 8000ec0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ec2:	4b3b      	ldr	r3, [pc, #236]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec6:	4a3a      	ldr	r2, [pc, #232]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000ec8:	f043 0320 	orr.w	r3, r3, #32
 8000ecc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ece:	4b38      	ldr	r3, [pc, #224]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed2:	f003 0320 	and.w	r3, r3, #32
 8000ed6:	60fb      	str	r3, [r7, #12]
 8000ed8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000eda:	4b35      	ldr	r3, [pc, #212]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ede:	4a34      	ldr	r2, [pc, #208]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000ee0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ee4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ee6:	4b32      	ldr	r3, [pc, #200]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000eee:	60bb      	str	r3, [r7, #8]
 8000ef0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ef2:	4b2f      	ldr	r3, [pc, #188]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef6:	4a2e      	ldr	r2, [pc, #184]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000ef8:	f043 0308 	orr.w	r3, r3, #8
 8000efc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efe:	4b2c      	ldr	r3, [pc, #176]	@ (8000fb0 <MX_GPIO_Init+0x17c>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f02:	f003 0308 	and.w	r3, r3, #8
 8000f06:	607b      	str	r3, [r7, #4]
 8000f08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000f10:	4828      	ldr	r0, [pc, #160]	@ (8000fb4 <MX_GPIO_Init+0x180>)
 8000f12:	f004 ffb7 	bl	8005e84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8000f16:	2201      	movs	r2, #1
 8000f18:	2101      	movs	r1, #1
 8000f1a:	4827      	ldr	r0, [pc, #156]	@ (8000fb8 <MX_GPIO_Init+0x184>)
 8000f1c:	f004 ffb2 	bl	8005e84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8000f20:	2200      	movs	r2, #0
 8000f22:	2140      	movs	r1, #64	@ 0x40
 8000f24:	4824      	ldr	r0, [pc, #144]	@ (8000fb8 <MX_GPIO_Init+0x184>)
 8000f26:	f004 ffad 	bl	8005e84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000f2a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f30:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000f3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f3e:	4619      	mov	r1, r3
 8000f40:	481e      	ldr	r0, [pc, #120]	@ (8000fbc <MX_GPIO_Init+0x188>)
 8000f42:	f004 fce7 	bl	8005914 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000f46:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000f4a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f54:	2300      	movs	r3, #0
 8000f56:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4815      	ldr	r0, [pc, #84]	@ (8000fb4 <MX_GPIO_Init+0x180>)
 8000f60:	f004 fcd8 	bl	8005914 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin PG6 */
  GPIO_InitStruct.Pin = CS_Pin|GPIO_PIN_6;
 8000f64:	2341      	movs	r3, #65	@ 0x41
 8000f66:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f70:	2300      	movs	r3, #0
 8000f72:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f78:	4619      	mov	r1, r3
 8000f7a:	480f      	ldr	r0, [pc, #60]	@ (8000fb8 <MX_GPIO_Init+0x184>)
 8000f7c:	f004 fcca 	bl	8005914 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000f80:	2380      	movs	r3, #128	@ 0x80
 8000f82:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f84:	2300      	movs	r3, #0
 8000f86:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000f8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f90:	4619      	mov	r1, r3
 8000f92:	4809      	ldr	r0, [pc, #36]	@ (8000fb8 <MX_GPIO_Init+0x184>)
 8000f94:	f004 fcbe 	bl	8005914 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000f98:	2200      	movs	r2, #0
 8000f9a:	2105      	movs	r1, #5
 8000f9c:	2028      	movs	r0, #40	@ 0x28
 8000f9e:	f002 fa19 	bl	80033d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000fa2:	2028      	movs	r0, #40	@ 0x28
 8000fa4:	f002 fa32 	bl	800340c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fa8:	bf00      	nop
 8000faa:	3738      	adds	r7, #56	@ 0x38
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	40023800 	.word	0x40023800
 8000fb4:	40020400 	.word	0x40020400
 8000fb8:	40021800 	.word	0x40021800
 8000fbc:	40020800 	.word	0x40020800

08000fc0 <vApplicationStackOverflowHook>:
 *
 * @param xTask Task handle of the task whose stack overflowed.
 * @param pcTaskName Pointer to the name of the task whose stack overflowed.
 */
void vApplicationStackOverflowHook(TaskHandle_t xTask, signed char *pcTaskName)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	6039      	str	r1, [r7, #0]
    // A stack overflow has been detected. This is a critical error.
    // The system is in an unstable state.

    printf("\n\r!!! STACK OVERFLOW DETECTED !!!\n\r");
 8000fca:	4811      	ldr	r0, [pc, #68]	@ (8001010 <vApplicationStackOverflowHook+0x50>)
 8000fcc:	f01d fa3c 	bl	801e448 <iprintf>
    printf("Task: %s\n\r", pcTaskName);
 8000fd0:	6839      	ldr	r1, [r7, #0]
 8000fd2:	4810      	ldr	r0, [pc, #64]	@ (8001014 <vApplicationStackOverflowHook+0x54>)
 8000fd4:	f01d fa38 	bl	801e448 <iprintf>
    printf("Handle: 0x%lX\n\r", (uint32_t)xTask);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	4619      	mov	r1, r3
 8000fdc:	480e      	ldr	r0, [pc, #56]	@ (8001018 <vApplicationStackOverflowHook+0x58>)
 8000fde:	f01d fa33 	bl	801e448 <iprintf>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000fe6:	b672      	cpsid	i
 8000fe8:	f383 8811 	msr	BASEPRI, r3
 8000fec:	f3bf 8f6f 	isb	sy
 8000ff0:	f3bf 8f4f 	dsb	sy
 8000ff4:	b662      	cpsie	i
 8000ff6:	60fb      	str	r3, [r7, #12]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000ff8:	bf00      	nop
    // Disable interrupts to prevent further execution and potential damage
    taskDISABLE_INTERRUPTS();
    for(;;)
    {
        // RED LED toggle for visual indication
    	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8000ffa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ffe:	4807      	ldr	r0, [pc, #28]	@ (800101c <vApplicationStackOverflowHook+0x5c>)
 8001000:	f004 ff59 	bl	8005eb6 <HAL_GPIO_TogglePin>
        osDelay(1000);
 8001004:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001008:	f00d ff7a 	bl	800ef00 <osDelay>
    	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800100c:	bf00      	nop
 800100e:	e7f4      	b.n	8000ffa <vApplicationStackOverflowHook+0x3a>
 8001010:	0801f3b4 	.word	0x0801f3b4
 8001014:	0801f3d8 	.word	0x0801f3d8
 8001018:	0801f3e4 	.word	0x0801f3e4
 800101c:	40020400 	.word	0x40020400

08001020 <udp_receive_init>:
    }
}

void udp_receive_init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
    udp_pcb_handle = udp_new();
 8001024:	f019 fe36 	bl	801ac94 <udp_new>
 8001028:	4603      	mov	r3, r0
 800102a:	4a13      	ldr	r2, [pc, #76]	@ (8001078 <udp_receive_init+0x58>)
 800102c:	6013      	str	r3, [r2, #0]
    if (!udp_pcb_handle) {
 800102e:	4b12      	ldr	r3, [pc, #72]	@ (8001078 <udp_receive_init+0x58>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d103      	bne.n	800103e <udp_receive_init+0x1e>
        printf("Failed to create UDP PCB\n\r");
 8001036:	4811      	ldr	r0, [pc, #68]	@ (800107c <udp_receive_init+0x5c>)
 8001038:	f01d fa06 	bl	801e448 <iprintf>
        return;
 800103c:	e01a      	b.n	8001074 <udp_receive_init+0x54>
    }

    if (udp_bind(udp_pcb_handle, IP_ADDR_ANY, LOCAL_PORT) != ERR_OK) {
 800103e:	4b0e      	ldr	r3, [pc, #56]	@ (8001078 <udp_receive_init+0x58>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f241 328d 	movw	r2, #5005	@ 0x138d
 8001046:	490e      	ldr	r1, [pc, #56]	@ (8001080 <udp_receive_init+0x60>)
 8001048:	4618      	mov	r0, r3
 800104a:	f019 fd7b 	bl	801ab44 <udp_bind>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d003      	beq.n	800105c <udp_receive_init+0x3c>
        printf("UDP bind failed\n\r");
 8001054:	480b      	ldr	r0, [pc, #44]	@ (8001084 <udp_receive_init+0x64>)
 8001056:	f01d f9f7 	bl	801e448 <iprintf>
        return;
 800105a:	e00b      	b.n	8001074 <udp_receive_init+0x54>
    }

    udp_recv(udp_pcb_handle, udp_receive_callback, NULL);
 800105c:	4b06      	ldr	r3, [pc, #24]	@ (8001078 <udp_receive_init+0x58>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	2200      	movs	r2, #0
 8001062:	4909      	ldr	r1, [pc, #36]	@ (8001088 <udp_receive_init+0x68>)
 8001064:	4618      	mov	r0, r3
 8001066:	f019 fdf5 	bl	801ac54 <udp_recv>
    printf("UDP ready, listening on port %d\n\r", LOCAL_PORT);
 800106a:	f241 318d 	movw	r1, #5005	@ 0x138d
 800106e:	4807      	ldr	r0, [pc, #28]	@ (800108c <udp_receive_init+0x6c>)
 8001070:	f01d f9ea 	bl	801e448 <iprintf>
}
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000de8 	.word	0x20000de8
 800107c:	0801f3f4 	.word	0x0801f3f4
 8001080:	080224c0 	.word	0x080224c0
 8001084:	0801f410 	.word	0x0801f410
 8001088:	08001091 	.word	0x08001091
 800108c:	0801f424 	.word	0x0801f424

08001090 <udp_receive_callback>:
 * 1. alters it to a test_command_t struct
 * 2. sends it to execution queue.
 *
 * */
void udp_receive_callback(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b08e      	sub	sp, #56	@ 0x38
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
 800109c:	603b      	str	r3, [r7, #0]
    if (p != NULL) {
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d05e      	beq.n	8001162 <udp_receive_callback+0xd2>
        // Copy the sender's IP address
        ip_addr_copy(g_server_addr, *addr);
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a35      	ldr	r2, [pc, #212]	@ (8001180 <udp_receive_callback+0xf0>)
 80010aa:	6013      	str	r3, [r2, #0]
        // Copy the sender's port
        g_server_port = port;
 80010ac:	4a35      	ldr	r2, [pc, #212]	@ (8001184 <udp_receive_callback+0xf4>)
 80010ae:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80010b2:	8013      	strh	r3, [r2, #0]

        if (p->len >= sizeof(test_command_t))
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	895b      	ldrh	r3, [r3, #10]
 80010b8:	f5b3 7f83 	cmp.w	r3, #262	@ 0x106
 80010bc:	d942      	bls.n	8001144 <udp_receive_callback+0xb4>
        {
            test_command_t *cmd = (test_command_t *)pvPortMalloc(sizeof(test_command_t));
 80010be:	f240 1007 	movw	r0, #263	@ 0x107
 80010c2:	f011 fcd1 	bl	8012a68 <pvPortMalloc>
 80010c6:	4603      	mov	r3, r0
 80010c8:	637b      	str	r3, [r7, #52]	@ 0x34
            if (cmd != NULL)
 80010ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d02a      	beq.n	8001126 <udp_receive_callback+0x96>
            {
			   // Copy the data from the pbuf payload to the allocated memory
			   memcpy(cmd, p->payload, sizeof(test_command_t)); // Only copy the struct size
 80010d0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	f240 1207 	movw	r2, #263	@ 0x107
 80010da:	4619      	mov	r1, r3
 80010dc:	f01d faed 	bl	801e6ba <memcpy>

	            // Send the POINTER to the newly allocated and copied* data to the queue
	            if (xQueueSendToBack(testsQHandle, &cmd, 1) != pdPASS) // Pass address of pointer
 80010e0:	4b29      	ldr	r3, [pc, #164]	@ (8001188 <udp_receive_callback+0xf8>)
 80010e2:	6818      	ldr	r0, [r3, #0]
 80010e4:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 80010e8:	2300      	movs	r3, #0
 80010ea:	2201      	movs	r2, #1
 80010ec:	f00e feb8 	bl	800fe60 <xQueueGenericSend>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d00f      	beq.n	8001116 <udp_receive_callback+0x86>
	            {
	            	result_pro_t response={NULL, TEST_ERR};
 80010f6:	2300      	movs	r3, #0
 80010f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010fe:	863b      	strh	r3, [r7, #48]	@ 0x30
	            	send_response(response);
 8001100:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001104:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001108:	f000 f844 	bl	8001194 <send_response>
	                vPortFree(cmd); // If send fails, free the allocated memory
 800110c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800110e:	4618      	mov	r0, r3
 8001110:	f011 fd78 	bl	8012c04 <vPortFree>
 8001114:	e021      	b.n	800115a <udp_receive_callback+0xca>
	            } else {
	                // notify if successfully sent to queue
	                xTaskNotifyGive(performing_taskHandle);
 8001116:	4b1d      	ldr	r3, [pc, #116]	@ (800118c <udp_receive_callback+0xfc>)
 8001118:	6818      	ldr	r0, [r3, #0]
 800111a:	2300      	movs	r3, #0
 800111c:	2202      	movs	r2, #2
 800111e:	2100      	movs	r1, #0
 8001120:	f010 fde2 	bl	8011ce8 <xTaskGenericNotify>
 8001124:	e019      	b.n	800115a <udp_receive_callback+0xca>
	            }
            }
            else{
            	result_pro_t response={NULL, TEST_ERR};
 8001126:	2300      	movs	r3, #0
 8001128:	627b      	str	r3, [r7, #36]	@ 0x24
 800112a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800112e:	853b      	strh	r3, [r7, #40]	@ 0x28
            	send_response(response);
 8001130:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001134:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001138:	f000 f82c 	bl	8001194 <send_response>
                printf("Failed to allocate memory for test_command_t!\n\r"); // Debug printf
 800113c:	4814      	ldr	r0, [pc, #80]	@ (8001190 <udp_receive_callback+0x100>)
 800113e:	f01d f983 	bl	801e448 <iprintf>
 8001142:	e00a      	b.n	800115a <udp_receive_callback+0xca>
            }
        } else {
        	result_pro_t response={NULL, TEST_ERR};
 8001144:	2300      	movs	r3, #0
 8001146:	61fb      	str	r3, [r7, #28]
 8001148:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800114c:	843b      	strh	r3, [r7, #32]
        	send_response(response);
 800114e:	f107 031c 	add.w	r3, r7, #28
 8001152:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001156:	f000 f81d 	bl	8001194 <send_response>
        }
        pbuf_free(p);
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f013 fbfe 	bl	801495c <pbuf_free>
    }
    else{
    	result_pro_t response={NULL, TEST_ERR};
    	send_response(response);
    }
}
 8001160:	e00a      	b.n	8001178 <udp_receive_callback+0xe8>
    	result_pro_t response={NULL, TEST_ERR};
 8001162:	2300      	movs	r3, #0
 8001164:	617b      	str	r3, [r7, #20]
 8001166:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800116a:	833b      	strh	r3, [r7, #24]
    	send_response(response);
 800116c:	f107 0314 	add.w	r3, r7, #20
 8001170:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001174:	f000 f80e 	bl	8001194 <send_response>
}
 8001178:	bf00      	nop
 800117a:	3738      	adds	r7, #56	@ 0x38
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000dec 	.word	0x20000dec
 8001184:	20000df0 	.word	0x20000df0
 8001188:	20000dc0 	.word	0x20000dc0
 800118c:	20000dbc 	.word	0x20000dbc
 8001190:	0801f448 	.word	0x0801f448

08001194 <send_response>:

int send_response(result_pro_t result)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	463b      	mov	r3, r7
 800119c:	e883 0003 	stmia.w	r3, {r0, r1}
    // Check if we have a valid sender address
    if (ip_addr_isany(&g_server_addr) == 0)
 80011a0:	4b19      	ldr	r3, [pc, #100]	@ (8001208 <send_response+0x74>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d029      	beq.n	80011fc <send_response+0x68>
    {
        // Create a new pbuf for the response data
        struct pbuf* p = pbuf_alloc(PBUF_TRANSPORT, sizeof(result_pro_t), PBUF_RAM);
 80011a8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80011ac:	2106      	movs	r1, #6
 80011ae:	2036      	movs	r0, #54	@ 0x36
 80011b0:	f013 f8f0 	bl	8014394 <pbuf_alloc>
 80011b4:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d01c      	beq.n	80011f6 <send_response+0x62>
        {
            // Copy the result struct into the pbuf payload
            memcpy(p->payload, &result, sizeof(result_pro_t));
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	461a      	mov	r2, r3
 80011c2:	463b      	mov	r3, r7
 80011c4:	6818      	ldr	r0, [r3, #0]
 80011c6:	6010      	str	r0, [r2, #0]
 80011c8:	889b      	ldrh	r3, [r3, #4]
 80011ca:	8093      	strh	r3, [r2, #4]

            // Send the response to the stored address and port
            if(udp_sendto(udp_pcb_handle, p, &g_server_addr, g_server_port) != ERR_OK)
 80011cc:	4b0f      	ldr	r3, [pc, #60]	@ (800120c <send_response+0x78>)
 80011ce:	6818      	ldr	r0, [r3, #0]
 80011d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001210 <send_response+0x7c>)
 80011d2:	881b      	ldrh	r3, [r3, #0]
 80011d4:	4a0c      	ldr	r2, [pc, #48]	@ (8001208 <send_response+0x74>)
 80011d6:	68f9      	ldr	r1, [r7, #12]
 80011d8:	f019 fafe 	bl	801a7d8 <udp_sendto>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d005      	beq.n	80011ee <send_response+0x5a>
            {
                pbuf_free(p);
 80011e2:	68f8      	ldr	r0, [r7, #12]
 80011e4:	f013 fbba 	bl	801495c <pbuf_free>
            	return -1;
 80011e8:	f04f 33ff 	mov.w	r3, #4294967295
 80011ec:	e008      	b.n	8001200 <send_response+0x6c>
            }
            // Free the pbuf
            pbuf_free(p);
 80011ee:	68f8      	ldr	r0, [r7, #12]
 80011f0:	f013 fbb4 	bl	801495c <pbuf_free>
        }
    }
    else{
    	return -1;
    }
}
 80011f4:	e004      	b.n	8001200 <send_response+0x6c>
        	return -1;
 80011f6:	f04f 33ff 	mov.w	r3, #4294967295
 80011fa:	e001      	b.n	8001200 <send_response+0x6c>
    	return -1;
 80011fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001200:	4618      	mov	r0, r3
 8001202:	3710      	adds	r7, #16
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20000dec 	.word	0x20000dec
 800120c:	20000de8 	.word	0x20000de8
 8001210:	20000df0 	.word	0x20000df0

08001214 <calculate_crc>:


uint32_t calculate_crc(uint8_t *data, size_t length) {
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
    // HAL_CRC_Calculate expects 32-bit words, so convert length
    uint32_t word_count = (length + 3) / 4; // Round up
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	3303      	adds	r3, #3
 8001222:	089b      	lsrs	r3, r3, #2
 8001224:	60fb      	str	r3, [r7, #12]
    return HAL_CRC_Calculate(&hcrc, (uint32_t *)data, word_count);
 8001226:	68fa      	ldr	r2, [r7, #12]
 8001228:	6879      	ldr	r1, [r7, #4]
 800122a:	4804      	ldr	r0, [pc, #16]	@ (800123c <calculate_crc+0x28>)
 800122c:	f002 f96e 	bl	800350c <HAL_CRC_Calculate>
 8001230:	4603      	mov	r3, r0
}
 8001232:	4618      	mov	r0, r3
 8001234:	3710      	adds	r7, #16
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20000244 	.word	0x20000244

08001240 <lwip_initiation>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_lwip_initiation */
void lwip_initiation(void *argument)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8001248:	f00c fec2 	bl	800dfd0 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800124c:	2001      	movs	r0, #1
 800124e:	f00d fe57 	bl	800ef00 <osDelay>
 8001252:	e7fb      	b.n	800124c <lwip_initiation+0xc>

08001254 <blinking_blue>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_blinking_blue */
void blinking_blue(void *argument)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN blinking_blue */
  /* Infinite loop */
  for(;;)
  {
	/* visual heartbeat */
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 800125c:	2180      	movs	r1, #128	@ 0x80
 800125e:	4804      	ldr	r0, [pc, #16]	@ (8001270 <blinking_blue+0x1c>)
 8001260:	f004 fe29 	bl	8005eb6 <HAL_GPIO_TogglePin>
    osDelay(1000);
 8001264:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001268:	f00d fe4a 	bl	800ef00 <osDelay>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 800126c:	bf00      	nop
 800126e:	e7f5      	b.n	800125c <blinking_blue+0x8>
 8001270:	40020400 	.word	0x40020400

08001274 <__io_putchar>:
  /* USER CODE END blinking_blue */
}

/* USER CODE BEGIN Header_udp_function */
int __io_putchar(int ch)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800127c:	1d39      	adds	r1, r7, #4
 800127e:	f04f 33ff 	mov.w	r3, #4294967295
 8001282:	2201      	movs	r2, #1
 8001284:	4803      	ldr	r0, [pc, #12]	@ (8001294 <__io_putchar+0x20>)
 8001286:	f00a fbd7 	bl	800ba38 <HAL_UART_Transmit>
    return ch;
 800128a:	687b      	ldr	r3, [r7, #4]
}
 800128c:	4618      	mov	r0, r3
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	20000788 	.word	0x20000788

08001298 <udp_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_udp_function */
void udp_function(void *argument)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN udp_function */
	udp_receive_init();
 80012a0:	f7ff febe 	bl	8001020 <udp_receive_init>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80012a4:	2001      	movs	r0, #1
 80012a6:	f00d fe2b 	bl	800ef00 <osDelay>
 80012aa:	e7fb      	b.n	80012a4 <udp_function+0xc>

080012ac <perform_tests>:
* @param argument: Not used (using queue instead)
* @retval None
*/
/* USER CODE END Header_perform_tests */
void perform_tests(void *argument)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b086      	sub	sp, #24
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
	test_command_t *cmd;

  /* Infinite loop */
  for(;;)
  {
	ulTaskNotifyTake(pdTRUE, portMAX_DELAY); // waiting for a notification
 80012b4:	f04f 31ff 	mov.w	r1, #4294967295
 80012b8:	2001      	movs	r0, #1
 80012ba:	f010 fcc9 	bl	8011c50 <ulTaskNotifyTake>

	if (xQueueReceive(testsQHandle, &cmd, 0) != pdPASS)
 80012be:	4b40      	ldr	r3, [pc, #256]	@ (80013c0 <perform_tests+0x114>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f107 0114 	add.w	r1, r7, #20
 80012c6:	2200      	movs	r2, #0
 80012c8:	4618      	mov	r0, r3
 80012ca:	f00f f80f 	bl	80102ec <xQueueReceive>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d003      	beq.n	80012dc <perform_tests+0x30>
	{
		printf("perform_tests: No test command received\n\r");
 80012d4:	483b      	ldr	r0, [pc, #236]	@ (80013c4 <perform_tests+0x118>)
 80012d6:	f01d f8b7 	bl	801e448 <iprintf>
 80012da:	e7eb      	b.n	80012b4 <perform_tests+0x8>
		continue;
	}
	result_pro_t response;

	if(cmd->bit_pattern_length > MAX_BIT_PATTERN_LENGTH || cmd->test_id == NULL || cmd->iterations < 1){
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d003      	beq.n	80012ec <perform_tests+0x40>
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	795b      	ldrb	r3, [r3, #5]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d108      	bne.n	80012fe <perform_tests+0x52>
		response.test_result =TEST_ERR;
 80012ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012f0:	823b      	strh	r3, [r7, #16]
		send_response(response);
 80012f2:	f107 030c 	add.w	r3, r7, #12
 80012f6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80012fa:	f7ff ff4b 	bl	8001194 <send_response>
	}
	response.test_id = cmd->test_id;
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	60fb      	str	r3, [r7, #12]

	switch (cmd->peripheral){
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	791b      	ldrb	r3, [r3, #4]
 8001308:	3b01      	subs	r3, #1
 800130a:	2b0f      	cmp	r3, #15
 800130c:	d845      	bhi.n	800139a <perform_tests+0xee>
 800130e:	a201      	add	r2, pc, #4	@ (adr r2, 8001314 <perform_tests+0x68>)
 8001310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001314:	08001355 	.word	0x08001355
 8001318:	08001363 	.word	0x08001363
 800131c:	0800139b 	.word	0x0800139b
 8001320:	08001371 	.word	0x08001371
 8001324:	0800139b 	.word	0x0800139b
 8001328:	0800139b 	.word	0x0800139b
 800132c:	0800139b 	.word	0x0800139b
 8001330:	0800137f 	.word	0x0800137f
 8001334:	0800139b 	.word	0x0800139b
 8001338:	0800139b 	.word	0x0800139b
 800133c:	0800139b 	.word	0x0800139b
 8001340:	0800139b 	.word	0x0800139b
 8001344:	0800139b 	.word	0x0800139b
 8001348:	0800139b 	.word	0x0800139b
 800134c:	0800139b 	.word	0x0800139b
 8001350:	0800138d 	.word	0x0800138d
	case TIMER:
		response.test_result = timer_testing(cmd);
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	4618      	mov	r0, r3
 8001358:	f01c fd7c 	bl	801de54 <timer_testing>
 800135c:	4603      	mov	r3, r0
 800135e:	823b      	strh	r3, [r7, #16]
		break;
 8001360:	e01f      	b.n	80013a2 <perform_tests+0xf6>
	case UART:
		response.test_result = uart_testing(cmd);
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	4618      	mov	r0, r3
 8001366:	f01c fdab 	bl	801dec0 <uart_testing>
 800136a:	4603      	mov	r3, r0
 800136c:	823b      	strh	r3, [r7, #16]
		break;
 800136e:	e018      	b.n	80013a2 <perform_tests+0xf6>
	case SPI:
		response.test_result = spi_testing(cmd);
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	4618      	mov	r0, r3
 8001374:	f01c fbb6 	bl	801dae4 <spi_testing>
 8001378:	4603      	mov	r3, r0
 800137a:	823b      	strh	r3, [r7, #16]
		break;
 800137c:	e011      	b.n	80013a2 <perform_tests+0xf6>
	case I2C:
		response.test_result = i2c_testing(cmd);
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	4618      	mov	r0, r3
 8001382:	f01c f947 	bl	801d614 <i2c_testing>
 8001386:	4603      	mov	r3, r0
 8001388:	823b      	strh	r3, [r7, #16]
		break;
 800138a:	e00a      	b.n	80013a2 <perform_tests+0xf6>
	case ADC_P:
		response.test_result = adc_testing(cmd);
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	4618      	mov	r0, r3
 8001390:	f01c f880 	bl	801d494 <adc_testing>
 8001394:	4603      	mov	r3, r0
 8001396:	823b      	strh	r3, [r7, #16]
		break;
 8001398:	e003      	b.n	80013a2 <perform_tests+0xf6>
	default:
		response.test_result = TEST_ERR;
 800139a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800139e:	823b      	strh	r3, [r7, #16]
        break;
 80013a0:	bf00      	nop
	}
    vPortFree(cmd);
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f011 fc2d 	bl	8012c04 <vPortFree>
    osDelay(1);
 80013aa:	2001      	movs	r0, #1
 80013ac:	f00d fda8 	bl	800ef00 <osDelay>
    send_response(response);
 80013b0:	f107 030c 	add.w	r3, r7, #12
 80013b4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80013b8:	f7ff feec 	bl	8001194 <send_response>
  {
 80013bc:	e77a      	b.n	80012b4 <perform_tests+0x8>
 80013be:	bf00      	nop
 80013c0:	20000dc0 	.word	0x20000dc0
 80013c4:	0801f478 	.word	0x0801f478

080013c8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a11      	ldr	r2, [pc, #68]	@ (800141c <HAL_TIM_PeriodElapsedCallback+0x54>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d101      	bne.n	80013de <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80013da:	f001 f9fb 	bl	80027d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM7)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a0f      	ldr	r2, [pc, #60]	@ (8001420 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d114      	bne.n	8001412 <HAL_TIM_PeriodElapsedCallback+0x4a>
  {
	    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80013e8:	2300      	movs	r3, #0
 80013ea:	60fb      	str	r3, [r7, #12]

	    // Use the ISR-safe function to give the semaphore
	    xSemaphoreGiveFromISR(TimSemHandle, &xHigherPriorityTaskWoken);
 80013ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001424 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f107 020c 	add.w	r2, r7, #12
 80013f4:	4611      	mov	r1, r2
 80013f6:	4618      	mov	r0, r3
 80013f8:	f00e fedf 	bl	80101ba <xQueueGiveFromISR>

	    // Call this if a higher priority task was unblocked
	    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d007      	beq.n	8001412 <HAL_TIM_PeriodElapsedCallback+0x4a>
 8001402:	4b09      	ldr	r3, [pc, #36]	@ (8001428 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001404:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	f3bf 8f4f 	dsb	sy
 800140e:	f3bf 8f6f 	isb	sy
  }
  /* USER CODE END Callback 1 */
}
 8001412:	bf00      	nop
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	40001000 	.word	0x40001000
 8001420:	40001400 	.word	0x40001400
 8001424:	20000ddc 	.word	0x20000ddc
 8001428:	e000ed04 	.word	0xe000ed04

0800142c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001430:	b672      	cpsid	i
}
 8001432:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001434:	bf00      	nop
 8001436:	e7fd      	b.n	8001434 <Error_Handler+0x8>

08001438 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800143e:	4b19      	ldr	r3, [pc, #100]	@ (80014a4 <HAL_MspInit+0x6c>)
 8001440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001442:	4a18      	ldr	r2, [pc, #96]	@ (80014a4 <HAL_MspInit+0x6c>)
 8001444:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001448:	6413      	str	r3, [r2, #64]	@ 0x40
 800144a:	4b16      	ldr	r3, [pc, #88]	@ (80014a4 <HAL_MspInit+0x6c>)
 800144c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800144e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001452:	607b      	str	r3, [r7, #4]
 8001454:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001456:	4b13      	ldr	r3, [pc, #76]	@ (80014a4 <HAL_MspInit+0x6c>)
 8001458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800145a:	4a12      	ldr	r2, [pc, #72]	@ (80014a4 <HAL_MspInit+0x6c>)
 800145c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001460:	6453      	str	r3, [r2, #68]	@ 0x44
 8001462:	4b10      	ldr	r3, [pc, #64]	@ (80014a4 <HAL_MspInit+0x6c>)
 8001464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001466:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800146a:	603b      	str	r3, [r7, #0]
 800146c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800146e:	2200      	movs	r2, #0
 8001470:	210f      	movs	r1, #15
 8001472:	f06f 0001 	mvn.w	r0, #1
 8001476:	f001 ffad 	bl	80033d4 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 800147a:	2200      	movs	r2, #0
 800147c:	2105      	movs	r1, #5
 800147e:	2005      	movs	r0, #5
 8001480:	f001 ffa8 	bl	80033d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001484:	2005      	movs	r0, #5
 8001486:	f001 ffc1 	bl	800340c <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 5, 0);
 800148a:	2200      	movs	r2, #0
 800148c:	2105      	movs	r1, #5
 800148e:	2051      	movs	r0, #81	@ 0x51
 8001490:	f001 ffa0 	bl	80033d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8001494:	2051      	movs	r0, #81	@ 0x51
 8001496:	f001 ffb9 	bl	800340c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800149a:	bf00      	nop
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	40023800 	.word	0x40023800

080014a8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08a      	sub	sp, #40	@ 0x28
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b0:	f107 0314 	add.w	r3, r7, #20
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	609a      	str	r2, [r3, #8]
 80014bc:	60da      	str	r2, [r3, #12]
 80014be:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a19      	ldr	r2, [pc, #100]	@ (800152c <HAL_ADC_MspInit+0x84>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d12b      	bne.n	8001522 <HAL_ADC_MspInit+0x7a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014ca:	4b19      	ldr	r3, [pc, #100]	@ (8001530 <HAL_ADC_MspInit+0x88>)
 80014cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ce:	4a18      	ldr	r2, [pc, #96]	@ (8001530 <HAL_ADC_MspInit+0x88>)
 80014d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80014d6:	4b16      	ldr	r3, [pc, #88]	@ (8001530 <HAL_ADC_MspInit+0x88>)
 80014d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014de:	613b      	str	r3, [r7, #16]
 80014e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014e2:	4b13      	ldr	r3, [pc, #76]	@ (8001530 <HAL_ADC_MspInit+0x88>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	4a12      	ldr	r2, [pc, #72]	@ (8001530 <HAL_ADC_MspInit+0x88>)
 80014e8:	f043 0304 	orr.w	r3, r3, #4
 80014ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ee:	4b10      	ldr	r3, [pc, #64]	@ (8001530 <HAL_ADC_MspInit+0x88>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f2:	f003 0304 	and.w	r3, r3, #4
 80014f6:	60fb      	str	r3, [r7, #12]
 80014f8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014fa:	2301      	movs	r3, #1
 80014fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014fe:	2303      	movs	r3, #3
 8001500:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001502:	2300      	movs	r3, #0
 8001504:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001506:	f107 0314 	add.w	r3, r7, #20
 800150a:	4619      	mov	r1, r3
 800150c:	4809      	ldr	r0, [pc, #36]	@ (8001534 <HAL_ADC_MspInit+0x8c>)
 800150e:	f004 fa01 	bl	8005914 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8001512:	2200      	movs	r2, #0
 8001514:	2105      	movs	r1, #5
 8001516:	2012      	movs	r0, #18
 8001518:	f001 ff5c 	bl	80033d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800151c:	2012      	movs	r0, #18
 800151e:	f001 ff75 	bl	800340c <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001522:	bf00      	nop
 8001524:	3728      	adds	r7, #40	@ 0x28
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40012000 	.word	0x40012000
 8001530:	40023800 	.word	0x40023800
 8001534:	40020800 	.word	0x40020800

08001538 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001538:	b480      	push	{r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a0a      	ldr	r2, [pc, #40]	@ (8001570 <HAL_CRC_MspInit+0x38>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d10b      	bne.n	8001562 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800154a:	4b0a      	ldr	r3, [pc, #40]	@ (8001574 <HAL_CRC_MspInit+0x3c>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154e:	4a09      	ldr	r2, [pc, #36]	@ (8001574 <HAL_CRC_MspInit+0x3c>)
 8001550:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001554:	6313      	str	r3, [r2, #48]	@ 0x30
 8001556:	4b07      	ldr	r3, [pc, #28]	@ (8001574 <HAL_CRC_MspInit+0x3c>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800155e:	60fb      	str	r3, [r7, #12]
 8001560:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001562:	bf00      	nop
 8001564:	3714      	adds	r7, #20
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	40023000 	.word	0x40023000
 8001574:	40023800 	.word	0x40023800

08001578 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b08a      	sub	sp, #40	@ 0x28
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001580:	f107 0314 	add.w	r3, r7, #20
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
 800158a:	609a      	str	r2, [r3, #8]
 800158c:	60da      	str	r2, [r3, #12]
 800158e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a19      	ldr	r2, [pc, #100]	@ (80015fc <HAL_DAC_MspInit+0x84>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d12b      	bne.n	80015f2 <HAL_DAC_MspInit+0x7a>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800159a:	4b19      	ldr	r3, [pc, #100]	@ (8001600 <HAL_DAC_MspInit+0x88>)
 800159c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159e:	4a18      	ldr	r2, [pc, #96]	@ (8001600 <HAL_DAC_MspInit+0x88>)
 80015a0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80015a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80015a6:	4b16      	ldr	r3, [pc, #88]	@ (8001600 <HAL_DAC_MspInit+0x88>)
 80015a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80015ae:	613b      	str	r3, [r7, #16]
 80015b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b2:	4b13      	ldr	r3, [pc, #76]	@ (8001600 <HAL_DAC_MspInit+0x88>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	4a12      	ldr	r2, [pc, #72]	@ (8001600 <HAL_DAC_MspInit+0x88>)
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015be:	4b10      	ldr	r3, [pc, #64]	@ (8001600 <HAL_DAC_MspInit+0x88>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80015ca:	2310      	movs	r3, #16
 80015cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015ce:	2303      	movs	r3, #3
 80015d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d6:	f107 0314 	add.w	r3, r7, #20
 80015da:	4619      	mov	r1, r3
 80015dc:	4809      	ldr	r0, [pc, #36]	@ (8001604 <HAL_DAC_MspInit+0x8c>)
 80015de:	f004 f999 	bl	8005914 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 80015e2:	2200      	movs	r2, #0
 80015e4:	2105      	movs	r1, #5
 80015e6:	2036      	movs	r0, #54	@ 0x36
 80015e8:	f001 fef4 	bl	80033d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015ec:	2036      	movs	r0, #54	@ 0x36
 80015ee:	f001 ff0d 	bl	800340c <HAL_NVIC_EnableIRQ>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 80015f2:	bf00      	nop
 80015f4:	3728      	adds	r7, #40	@ 0x28
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40007400 	.word	0x40007400
 8001600:	40023800 	.word	0x40023800
 8001604:	40020000 	.word	0x40020000

08001608 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b0ac      	sub	sp, #176	@ 0xb0
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001610:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
 8001618:	605a      	str	r2, [r3, #4]
 800161a:	609a      	str	r2, [r3, #8]
 800161c:	60da      	str	r2, [r3, #12]
 800161e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001620:	f107 0318 	add.w	r3, r7, #24
 8001624:	2284      	movs	r2, #132	@ 0x84
 8001626:	2100      	movs	r1, #0
 8001628:	4618      	mov	r0, r3
 800162a:	f01c ff72 	bl	801e512 <memset>
  if(hi2c->Instance==I2C1)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a82      	ldr	r2, [pc, #520]	@ (800183c <HAL_I2C_MspInit+0x234>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d17b      	bne.n	8001730 <HAL_I2C_MspInit+0x128>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001638:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800163c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800163e:	2300      	movs	r3, #0
 8001640:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001642:	f107 0318 	add.w	r3, r7, #24
 8001646:	4618      	mov	r0, r3
 8001648:	f007 fbcc 	bl	8008de4 <HAL_RCCEx_PeriphCLKConfig>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001652:	f7ff feeb 	bl	800142c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001656:	4b7a      	ldr	r3, [pc, #488]	@ (8001840 <HAL_I2C_MspInit+0x238>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165a:	4a79      	ldr	r2, [pc, #484]	@ (8001840 <HAL_I2C_MspInit+0x238>)
 800165c:	f043 0302 	orr.w	r3, r3, #2
 8001660:	6313      	str	r3, [r2, #48]	@ 0x30
 8001662:	4b77      	ldr	r3, [pc, #476]	@ (8001840 <HAL_I2C_MspInit+0x238>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001666:	f003 0302 	and.w	r3, r3, #2
 800166a:	617b      	str	r3, [r7, #20]
 800166c:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800166e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001672:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001676:	2312      	movs	r3, #18
 8001678:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800167c:	2301      	movs	r3, #1
 800167e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001682:	2303      	movs	r3, #3
 8001684:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001688:	2304      	movs	r3, #4
 800168a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800168e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001692:	4619      	mov	r1, r3
 8001694:	486b      	ldr	r0, [pc, #428]	@ (8001844 <HAL_I2C_MspInit+0x23c>)
 8001696:	f004 f93d 	bl	8005914 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800169a:	4b69      	ldr	r3, [pc, #420]	@ (8001840 <HAL_I2C_MspInit+0x238>)
 800169c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169e:	4a68      	ldr	r2, [pc, #416]	@ (8001840 <HAL_I2C_MspInit+0x238>)
 80016a0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016a6:	4b66      	ldr	r3, [pc, #408]	@ (8001840 <HAL_I2C_MspInit+0x238>)
 80016a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016ae:	613b      	str	r3, [r7, #16]
 80016b0:	693b      	ldr	r3, [r7, #16]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80016b2:	4b65      	ldr	r3, [pc, #404]	@ (8001848 <HAL_I2C_MspInit+0x240>)
 80016b4:	4a65      	ldr	r2, [pc, #404]	@ (800184c <HAL_I2C_MspInit+0x244>)
 80016b6:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80016b8:	4b63      	ldr	r3, [pc, #396]	@ (8001848 <HAL_I2C_MspInit+0x240>)
 80016ba:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80016be:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016c0:	4b61      	ldr	r3, [pc, #388]	@ (8001848 <HAL_I2C_MspInit+0x240>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016c6:	4b60      	ldr	r3, [pc, #384]	@ (8001848 <HAL_I2C_MspInit+0x240>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80016cc:	4b5e      	ldr	r3, [pc, #376]	@ (8001848 <HAL_I2C_MspInit+0x240>)
 80016ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016d2:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016d4:	4b5c      	ldr	r3, [pc, #368]	@ (8001848 <HAL_I2C_MspInit+0x240>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016da:	4b5b      	ldr	r3, [pc, #364]	@ (8001848 <HAL_I2C_MspInit+0x240>)
 80016dc:	2200      	movs	r2, #0
 80016de:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80016e0:	4b59      	ldr	r3, [pc, #356]	@ (8001848 <HAL_I2C_MspInit+0x240>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80016e6:	4b58      	ldr	r3, [pc, #352]	@ (8001848 <HAL_I2C_MspInit+0x240>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016ec:	4b56      	ldr	r3, [pc, #344]	@ (8001848 <HAL_I2C_MspInit+0x240>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80016f2:	4855      	ldr	r0, [pc, #340]	@ (8001848 <HAL_I2C_MspInit+0x240>)
 80016f4:	f002 fa16 	bl	8003b24 <HAL_DMA_Init>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <HAL_I2C_MspInit+0xfa>
    {
      Error_Handler();
 80016fe:	f7ff fe95 	bl	800142c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4a50      	ldr	r2, [pc, #320]	@ (8001848 <HAL_I2C_MspInit+0x240>)
 8001706:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001708:	4a4f      	ldr	r2, [pc, #316]	@ (8001848 <HAL_I2C_MspInit+0x240>)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 800170e:	2200      	movs	r2, #0
 8001710:	2105      	movs	r1, #5
 8001712:	201f      	movs	r0, #31
 8001714:	f001 fe5e 	bl	80033d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001718:	201f      	movs	r0, #31
 800171a:	f001 fe77 	bl	800340c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 800171e:	2200      	movs	r2, #0
 8001720:	2105      	movs	r1, #5
 8001722:	2020      	movs	r0, #32
 8001724:	f001 fe56 	bl	80033d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001728:	2020      	movs	r0, #32
 800172a:	f001 fe6f 	bl	800340c <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C4_MspInit 1 */

    /* USER CODE END I2C4_MspInit 1 */
  }

}
 800172e:	e080      	b.n	8001832 <HAL_I2C_MspInit+0x22a>
  else if(hi2c->Instance==I2C4)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a46      	ldr	r2, [pc, #280]	@ (8001850 <HAL_I2C_MspInit+0x248>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d17b      	bne.n	8001832 <HAL_I2C_MspInit+0x22a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 800173a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800173e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001740:	2300      	movs	r3, #0
 8001742:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001746:	f107 0318 	add.w	r3, r7, #24
 800174a:	4618      	mov	r0, r3
 800174c:	f007 fb4a 	bl	8008de4 <HAL_RCCEx_PeriphCLKConfig>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <HAL_I2C_MspInit+0x152>
      Error_Handler();
 8001756:	f7ff fe69 	bl	800142c <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800175a:	4b39      	ldr	r3, [pc, #228]	@ (8001840 <HAL_I2C_MspInit+0x238>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175e:	4a38      	ldr	r2, [pc, #224]	@ (8001840 <HAL_I2C_MspInit+0x238>)
 8001760:	f043 0320 	orr.w	r3, r3, #32
 8001764:	6313      	str	r3, [r2, #48]	@ 0x30
 8001766:	4b36      	ldr	r3, [pc, #216]	@ (8001840 <HAL_I2C_MspInit+0x238>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176a:	f003 0320 	and.w	r3, r3, #32
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001772:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001776:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800177a:	2312      	movs	r3, #18
 800177c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001780:	2301      	movs	r3, #1
 8001782:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001786:	2303      	movs	r3, #3
 8001788:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 800178c:	2304      	movs	r3, #4
 800178e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001792:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001796:	4619      	mov	r1, r3
 8001798:	482e      	ldr	r0, [pc, #184]	@ (8001854 <HAL_I2C_MspInit+0x24c>)
 800179a:	f004 f8bb 	bl	8005914 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 800179e:	4b28      	ldr	r3, [pc, #160]	@ (8001840 <HAL_I2C_MspInit+0x238>)
 80017a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a2:	4a27      	ldr	r2, [pc, #156]	@ (8001840 <HAL_I2C_MspInit+0x238>)
 80017a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80017a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80017aa:	4b25      	ldr	r3, [pc, #148]	@ (8001840 <HAL_I2C_MspInit+0x238>)
 80017ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80017b2:	60bb      	str	r3, [r7, #8]
 80017b4:	68bb      	ldr	r3, [r7, #8]
    hdma_i2c4_tx.Instance = DMA1_Stream5;
 80017b6:	4b28      	ldr	r3, [pc, #160]	@ (8001858 <HAL_I2C_MspInit+0x250>)
 80017b8:	4a28      	ldr	r2, [pc, #160]	@ (800185c <HAL_I2C_MspInit+0x254>)
 80017ba:	601a      	str	r2, [r3, #0]
    hdma_i2c4_tx.Init.Channel = DMA_CHANNEL_2;
 80017bc:	4b26      	ldr	r3, [pc, #152]	@ (8001858 <HAL_I2C_MspInit+0x250>)
 80017be:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80017c2:	605a      	str	r2, [r3, #4]
    hdma_i2c4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017c4:	4b24      	ldr	r3, [pc, #144]	@ (8001858 <HAL_I2C_MspInit+0x250>)
 80017c6:	2240      	movs	r2, #64	@ 0x40
 80017c8:	609a      	str	r2, [r3, #8]
    hdma_i2c4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017ca:	4b23      	ldr	r3, [pc, #140]	@ (8001858 <HAL_I2C_MspInit+0x250>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	60da      	str	r2, [r3, #12]
    hdma_i2c4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80017d0:	4b21      	ldr	r3, [pc, #132]	@ (8001858 <HAL_I2C_MspInit+0x250>)
 80017d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017d6:	611a      	str	r2, [r3, #16]
    hdma_i2c4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001858 <HAL_I2C_MspInit+0x250>)
 80017da:	2200      	movs	r2, #0
 80017dc:	615a      	str	r2, [r3, #20]
    hdma_i2c4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017de:	4b1e      	ldr	r3, [pc, #120]	@ (8001858 <HAL_I2C_MspInit+0x250>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	619a      	str	r2, [r3, #24]
    hdma_i2c4_tx.Init.Mode = DMA_NORMAL;
 80017e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001858 <HAL_I2C_MspInit+0x250>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	61da      	str	r2, [r3, #28]
    hdma_i2c4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80017ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001858 <HAL_I2C_MspInit+0x250>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	621a      	str	r2, [r3, #32]
    hdma_i2c4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017f0:	4b19      	ldr	r3, [pc, #100]	@ (8001858 <HAL_I2C_MspInit+0x250>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c4_tx) != HAL_OK)
 80017f6:	4818      	ldr	r0, [pc, #96]	@ (8001858 <HAL_I2C_MspInit+0x250>)
 80017f8:	f002 f994 	bl	8003b24 <HAL_DMA_Init>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <HAL_I2C_MspInit+0x1fe>
      Error_Handler();
 8001802:	f7ff fe13 	bl	800142c <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c4_tx);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a13      	ldr	r2, [pc, #76]	@ (8001858 <HAL_I2C_MspInit+0x250>)
 800180a:	639a      	str	r2, [r3, #56]	@ 0x38
 800180c:	4a12      	ldr	r2, [pc, #72]	@ (8001858 <HAL_I2C_MspInit+0x250>)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 5, 0);
 8001812:	2200      	movs	r2, #0
 8001814:	2105      	movs	r1, #5
 8001816:	205f      	movs	r0, #95	@ 0x5f
 8001818:	f001 fddc 	bl	80033d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_EV_IRQn);
 800181c:	205f      	movs	r0, #95	@ 0x5f
 800181e:	f001 fdf5 	bl	800340c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C4_ER_IRQn, 5, 0);
 8001822:	2200      	movs	r2, #0
 8001824:	2105      	movs	r1, #5
 8001826:	2060      	movs	r0, #96	@ 0x60
 8001828:	f001 fdd4 	bl	80033d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
 800182c:	2060      	movs	r0, #96	@ 0x60
 800182e:	f001 fded 	bl	800340c <HAL_NVIC_EnableIRQ>
}
 8001832:	bf00      	nop
 8001834:	37b0      	adds	r7, #176	@ 0xb0
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40005400 	.word	0x40005400
 8001840:	40023800 	.word	0x40023800
 8001844:	40020400 	.word	0x40020400
 8001848:	20000324 	.word	0x20000324
 800184c:	40026010 	.word	0x40026010
 8001850:	40006000 	.word	0x40006000
 8001854:	40021400 	.word	0x40021400
 8001858:	20000384 	.word	0x20000384
 800185c:	40026088 	.word	0x40026088

08001860 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a21      	ldr	r2, [pc, #132]	@ (80018f4 <HAL_I2C_MspDeInit+0x94>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d11b      	bne.n	80018aa <HAL_I2C_MspDeInit+0x4a>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001872:	4b21      	ldr	r3, [pc, #132]	@ (80018f8 <HAL_I2C_MspDeInit+0x98>)
 8001874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001876:	4a20      	ldr	r2, [pc, #128]	@ (80018f8 <HAL_I2C_MspDeInit+0x98>)
 8001878:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800187c:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 800187e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001882:	481e      	ldr	r0, [pc, #120]	@ (80018fc <HAL_I2C_MspDeInit+0x9c>)
 8001884:	f004 f9f2 	bl	8005c6c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8001888:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800188c:	481b      	ldr	r0, [pc, #108]	@ (80018fc <HAL_I2C_MspDeInit+0x9c>)
 800188e:	f004 f9ed 	bl	8005c6c <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmarx);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001896:	4618      	mov	r0, r3
 8001898:	f002 f9f2 	bl	8003c80 <HAL_DMA_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 800189c:	201f      	movs	r0, #31
 800189e:	f001 fdc3 	bl	8003428 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 80018a2:	2020      	movs	r0, #32
 80018a4:	f001 fdc0 	bl	8003428 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C4_MspDeInit 1 */

    /* USER CODE END I2C4_MspDeInit 1 */
  }

}
 80018a8:	e01f      	b.n	80018ea <HAL_I2C_MspDeInit+0x8a>
  else if(hi2c->Instance==I2C4)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a14      	ldr	r2, [pc, #80]	@ (8001900 <HAL_I2C_MspDeInit+0xa0>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d11a      	bne.n	80018ea <HAL_I2C_MspDeInit+0x8a>
    __HAL_RCC_I2C4_CLK_DISABLE();
 80018b4:	4b10      	ldr	r3, [pc, #64]	@ (80018f8 <HAL_I2C_MspDeInit+0x98>)
 80018b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b8:	4a0f      	ldr	r2, [pc, #60]	@ (80018f8 <HAL_I2C_MspDeInit+0x98>)
 80018ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80018be:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_14);
 80018c0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80018c4:	480f      	ldr	r0, [pc, #60]	@ (8001904 <HAL_I2C_MspDeInit+0xa4>)
 80018c6:	f004 f9d1 	bl	8005c6c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_15);
 80018ca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80018ce:	480d      	ldr	r0, [pc, #52]	@ (8001904 <HAL_I2C_MspDeInit+0xa4>)
 80018d0:	f004 f9cc 	bl	8005c6c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hi2c->hdmatx);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018d8:	4618      	mov	r0, r3
 80018da:	f002 f9d1 	bl	8003c80 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(I2C4_EV_IRQn);
 80018de:	205f      	movs	r0, #95	@ 0x5f
 80018e0:	f001 fda2 	bl	8003428 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C4_ER_IRQn);
 80018e4:	2060      	movs	r0, #96	@ 0x60
 80018e6:	f001 fd9f 	bl	8003428 <HAL_NVIC_DisableIRQ>
}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40005400 	.word	0x40005400
 80018f8:	40023800 	.word	0x40023800
 80018fc:	40020400 	.word	0x40020400
 8001900:	40006000 	.word	0x40006000
 8001904:	40021400 	.word	0x40021400

08001908 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b08c      	sub	sp, #48	@ 0x30
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001910:	f107 031c 	add.w	r3, r7, #28
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	60da      	str	r2, [r3, #12]
 800191e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4aa1      	ldr	r2, [pc, #644]	@ (8001bac <HAL_SPI_MspInit+0x2a4>)
 8001926:	4293      	cmp	r3, r2
 8001928:	f040 80a9 	bne.w	8001a7e <HAL_SPI_MspInit+0x176>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800192c:	4ba0      	ldr	r3, [pc, #640]	@ (8001bb0 <HAL_SPI_MspInit+0x2a8>)
 800192e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001930:	4a9f      	ldr	r2, [pc, #636]	@ (8001bb0 <HAL_SPI_MspInit+0x2a8>)
 8001932:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001936:	6453      	str	r3, [r2, #68]	@ 0x44
 8001938:	4b9d      	ldr	r3, [pc, #628]	@ (8001bb0 <HAL_SPI_MspInit+0x2a8>)
 800193a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800193c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001940:	61bb      	str	r3, [r7, #24]
 8001942:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001944:	4b9a      	ldr	r3, [pc, #616]	@ (8001bb0 <HAL_SPI_MspInit+0x2a8>)
 8001946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001948:	4a99      	ldr	r2, [pc, #612]	@ (8001bb0 <HAL_SPI_MspInit+0x2a8>)
 800194a:	f043 0301 	orr.w	r3, r3, #1
 800194e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001950:	4b97      	ldr	r3, [pc, #604]	@ (8001bb0 <HAL_SPI_MspInit+0x2a8>)
 8001952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001954:	f003 0301 	and.w	r3, r3, #1
 8001958:	617b      	str	r3, [r7, #20]
 800195a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800195c:	4b94      	ldr	r3, [pc, #592]	@ (8001bb0 <HAL_SPI_MspInit+0x2a8>)
 800195e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001960:	4a93      	ldr	r2, [pc, #588]	@ (8001bb0 <HAL_SPI_MspInit+0x2a8>)
 8001962:	f043 0302 	orr.w	r3, r3, #2
 8001966:	6313      	str	r3, [r2, #48]	@ 0x30
 8001968:	4b91      	ldr	r3, [pc, #580]	@ (8001bb0 <HAL_SPI_MspInit+0x2a8>)
 800196a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196c:	f003 0302 	and.w	r3, r3, #2
 8001970:	613b      	str	r3, [r7, #16]
 8001972:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001974:	2360      	movs	r3, #96	@ 0x60
 8001976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001978:	2302      	movs	r3, #2
 800197a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001980:	2303      	movs	r3, #3
 8001982:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001984:	2305      	movs	r3, #5
 8001986:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001988:	f107 031c 	add.w	r3, r7, #28
 800198c:	4619      	mov	r1, r3
 800198e:	4889      	ldr	r0, [pc, #548]	@ (8001bb4 <HAL_SPI_MspInit+0x2ac>)
 8001990:	f003 ffc0 	bl	8005914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001994:	2320      	movs	r3, #32
 8001996:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001998:	2302      	movs	r3, #2
 800199a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199c:	2300      	movs	r3, #0
 800199e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019a0:	2303      	movs	r3, #3
 80019a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019a4:	2305      	movs	r3, #5
 80019a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019a8:	f107 031c 	add.w	r3, r7, #28
 80019ac:	4619      	mov	r1, r3
 80019ae:	4882      	ldr	r0, [pc, #520]	@ (8001bb8 <HAL_SPI_MspInit+0x2b0>)
 80019b0:	f003 ffb0 	bl	8005914 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
 80019b4:	4b81      	ldr	r3, [pc, #516]	@ (8001bbc <HAL_SPI_MspInit+0x2b4>)
 80019b6:	4a82      	ldr	r2, [pc, #520]	@ (8001bc0 <HAL_SPI_MspInit+0x2b8>)
 80019b8:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 80019ba:	4b80      	ldr	r3, [pc, #512]	@ (8001bbc <HAL_SPI_MspInit+0x2b4>)
 80019bc:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80019c0:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019c2:	4b7e      	ldr	r3, [pc, #504]	@ (8001bbc <HAL_SPI_MspInit+0x2b4>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019c8:	4b7c      	ldr	r3, [pc, #496]	@ (8001bbc <HAL_SPI_MspInit+0x2b4>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019ce:	4b7b      	ldr	r3, [pc, #492]	@ (8001bbc <HAL_SPI_MspInit+0x2b4>)
 80019d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019d4:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019d6:	4b79      	ldr	r3, [pc, #484]	@ (8001bbc <HAL_SPI_MspInit+0x2b4>)
 80019d8:	2200      	movs	r2, #0
 80019da:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019dc:	4b77      	ldr	r3, [pc, #476]	@ (8001bbc <HAL_SPI_MspInit+0x2b4>)
 80019de:	2200      	movs	r2, #0
 80019e0:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80019e2:	4b76      	ldr	r3, [pc, #472]	@ (8001bbc <HAL_SPI_MspInit+0x2b4>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80019e8:	4b74      	ldr	r3, [pc, #464]	@ (8001bbc <HAL_SPI_MspInit+0x2b4>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019ee:	4b73      	ldr	r3, [pc, #460]	@ (8001bbc <HAL_SPI_MspInit+0x2b4>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80019f4:	4871      	ldr	r0, [pc, #452]	@ (8001bbc <HAL_SPI_MspInit+0x2b4>)
 80019f6:	f002 f895 	bl	8003b24 <HAL_DMA_Init>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <HAL_SPI_MspInit+0xfc>
    {
      Error_Handler();
 8001a00:	f7ff fd14 	bl	800142c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	4a6d      	ldr	r2, [pc, #436]	@ (8001bbc <HAL_SPI_MspInit+0x2b4>)
 8001a08:	659a      	str	r2, [r3, #88]	@ 0x58
 8001a0a:	4a6c      	ldr	r2, [pc, #432]	@ (8001bbc <HAL_SPI_MspInit+0x2b4>)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001a10:	4b6c      	ldr	r3, [pc, #432]	@ (8001bc4 <HAL_SPI_MspInit+0x2bc>)
 8001a12:	4a6d      	ldr	r2, [pc, #436]	@ (8001bc8 <HAL_SPI_MspInit+0x2c0>)
 8001a14:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001a16:	4b6b      	ldr	r3, [pc, #428]	@ (8001bc4 <HAL_SPI_MspInit+0x2bc>)
 8001a18:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001a1c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a1e:	4b69      	ldr	r3, [pc, #420]	@ (8001bc4 <HAL_SPI_MspInit+0x2bc>)
 8001a20:	2240      	movs	r2, #64	@ 0x40
 8001a22:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a24:	4b67      	ldr	r3, [pc, #412]	@ (8001bc4 <HAL_SPI_MspInit+0x2bc>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a2a:	4b66      	ldr	r3, [pc, #408]	@ (8001bc4 <HAL_SPI_MspInit+0x2bc>)
 8001a2c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a30:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a32:	4b64      	ldr	r3, [pc, #400]	@ (8001bc4 <HAL_SPI_MspInit+0x2bc>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a38:	4b62      	ldr	r3, [pc, #392]	@ (8001bc4 <HAL_SPI_MspInit+0x2bc>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001a3e:	4b61      	ldr	r3, [pc, #388]	@ (8001bc4 <HAL_SPI_MspInit+0x2bc>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a44:	4b5f      	ldr	r3, [pc, #380]	@ (8001bc4 <HAL_SPI_MspInit+0x2bc>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a4a:	4b5e      	ldr	r3, [pc, #376]	@ (8001bc4 <HAL_SPI_MspInit+0x2bc>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001a50:	485c      	ldr	r0, [pc, #368]	@ (8001bc4 <HAL_SPI_MspInit+0x2bc>)
 8001a52:	f002 f867 	bl	8003b24 <HAL_DMA_Init>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <HAL_SPI_MspInit+0x158>
    {
      Error_Handler();
 8001a5c:	f7ff fce6 	bl	800142c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	4a58      	ldr	r2, [pc, #352]	@ (8001bc4 <HAL_SPI_MspInit+0x2bc>)
 8001a64:	655a      	str	r2, [r3, #84]	@ 0x54
 8001a66:	4a57      	ldr	r2, [pc, #348]	@ (8001bc4 <HAL_SPI_MspInit+0x2bc>)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 6, 0);
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	2106      	movs	r1, #6
 8001a70:	2023      	movs	r0, #35	@ 0x23
 8001a72:	f001 fcaf 	bl	80033d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001a76:	2023      	movs	r0, #35	@ 0x23
 8001a78:	f001 fcc8 	bl	800340c <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI4_MspInit 1 */

    /* USER CODE END SPI4_MspInit 1 */
  }

}
 8001a7c:	e091      	b.n	8001ba2 <HAL_SPI_MspInit+0x29a>
  else if(hspi->Instance==SPI4)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a52      	ldr	r2, [pc, #328]	@ (8001bcc <HAL_SPI_MspInit+0x2c4>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	f040 808c 	bne.w	8001ba2 <HAL_SPI_MspInit+0x29a>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001a8a:	4b49      	ldr	r3, [pc, #292]	@ (8001bb0 <HAL_SPI_MspInit+0x2a8>)
 8001a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a8e:	4a48      	ldr	r2, [pc, #288]	@ (8001bb0 <HAL_SPI_MspInit+0x2a8>)
 8001a90:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001a94:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a96:	4b46      	ldr	r3, [pc, #280]	@ (8001bb0 <HAL_SPI_MspInit+0x2a8>)
 8001a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001aa2:	4b43      	ldr	r3, [pc, #268]	@ (8001bb0 <HAL_SPI_MspInit+0x2a8>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa6:	4a42      	ldr	r2, [pc, #264]	@ (8001bb0 <HAL_SPI_MspInit+0x2a8>)
 8001aa8:	f043 0310 	orr.w	r3, r3, #16
 8001aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aae:	4b40      	ldr	r3, [pc, #256]	@ (8001bb0 <HAL_SPI_MspInit+0x2a8>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	f003 0310 	and.w	r3, r3, #16
 8001ab6:	60bb      	str	r3, [r7, #8]
 8001ab8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001aba:	2364      	movs	r3, #100	@ 0x64
 8001abc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001abe:	2302      	movs	r3, #2
 8001ac0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001aca:	2305      	movs	r3, #5
 8001acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ace:	f107 031c 	add.w	r3, r7, #28
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	483e      	ldr	r0, [pc, #248]	@ (8001bd0 <HAL_SPI_MspInit+0x2c8>)
 8001ad6:	f003 ff1d 	bl	8005914 <HAL_GPIO_Init>
    hdma_spi4_rx.Instance = DMA2_Stream0;
 8001ada:	4b3e      	ldr	r3, [pc, #248]	@ (8001bd4 <HAL_SPI_MspInit+0x2cc>)
 8001adc:	4a3e      	ldr	r2, [pc, #248]	@ (8001bd8 <HAL_SPI_MspInit+0x2d0>)
 8001ade:	601a      	str	r2, [r3, #0]
    hdma_spi4_rx.Init.Channel = DMA_CHANNEL_4;
 8001ae0:	4b3c      	ldr	r3, [pc, #240]	@ (8001bd4 <HAL_SPI_MspInit+0x2cc>)
 8001ae2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001ae6:	605a      	str	r2, [r3, #4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ae8:	4b3a      	ldr	r3, [pc, #232]	@ (8001bd4 <HAL_SPI_MspInit+0x2cc>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	609a      	str	r2, [r3, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001aee:	4b39      	ldr	r3, [pc, #228]	@ (8001bd4 <HAL_SPI_MspInit+0x2cc>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	60da      	str	r2, [r3, #12]
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001af4:	4b37      	ldr	r3, [pc, #220]	@ (8001bd4 <HAL_SPI_MspInit+0x2cc>)
 8001af6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001afa:	611a      	str	r2, [r3, #16]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001afc:	4b35      	ldr	r3, [pc, #212]	@ (8001bd4 <HAL_SPI_MspInit+0x2cc>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	615a      	str	r2, [r3, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b02:	4b34      	ldr	r3, [pc, #208]	@ (8001bd4 <HAL_SPI_MspInit+0x2cc>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	619a      	str	r2, [r3, #24]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 8001b08:	4b32      	ldr	r3, [pc, #200]	@ (8001bd4 <HAL_SPI_MspInit+0x2cc>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	61da      	str	r2, [r3, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001b0e:	4b31      	ldr	r3, [pc, #196]	@ (8001bd4 <HAL_SPI_MspInit+0x2cc>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	621a      	str	r2, [r3, #32]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b14:	4b2f      	ldr	r3, [pc, #188]	@ (8001bd4 <HAL_SPI_MspInit+0x2cc>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 8001b1a:	482e      	ldr	r0, [pc, #184]	@ (8001bd4 <HAL_SPI_MspInit+0x2cc>)
 8001b1c:	f002 f802 	bl	8003b24 <HAL_DMA_Init>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <HAL_SPI_MspInit+0x222>
      Error_Handler();
 8001b26:	f7ff fc81 	bl	800142c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi4_rx);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a29      	ldr	r2, [pc, #164]	@ (8001bd4 <HAL_SPI_MspInit+0x2cc>)
 8001b2e:	659a      	str	r2, [r3, #88]	@ 0x58
 8001b30:	4a28      	ldr	r2, [pc, #160]	@ (8001bd4 <HAL_SPI_MspInit+0x2cc>)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi4_tx.Instance = DMA2_Stream1;
 8001b36:	4b29      	ldr	r3, [pc, #164]	@ (8001bdc <HAL_SPI_MspInit+0x2d4>)
 8001b38:	4a29      	ldr	r2, [pc, #164]	@ (8001be0 <HAL_SPI_MspInit+0x2d8>)
 8001b3a:	601a      	str	r2, [r3, #0]
    hdma_spi4_tx.Init.Channel = DMA_CHANNEL_4;
 8001b3c:	4b27      	ldr	r3, [pc, #156]	@ (8001bdc <HAL_SPI_MspInit+0x2d4>)
 8001b3e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001b42:	605a      	str	r2, [r3, #4]
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b44:	4b25      	ldr	r3, [pc, #148]	@ (8001bdc <HAL_SPI_MspInit+0x2d4>)
 8001b46:	2240      	movs	r2, #64	@ 0x40
 8001b48:	609a      	str	r2, [r3, #8]
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b4a:	4b24      	ldr	r3, [pc, #144]	@ (8001bdc <HAL_SPI_MspInit+0x2d4>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	60da      	str	r2, [r3, #12]
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b50:	4b22      	ldr	r3, [pc, #136]	@ (8001bdc <HAL_SPI_MspInit+0x2d4>)
 8001b52:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b56:	611a      	str	r2, [r3, #16]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b58:	4b20      	ldr	r3, [pc, #128]	@ (8001bdc <HAL_SPI_MspInit+0x2d4>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	615a      	str	r2, [r3, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b5e:	4b1f      	ldr	r3, [pc, #124]	@ (8001bdc <HAL_SPI_MspInit+0x2d4>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	619a      	str	r2, [r3, #24]
    hdma_spi4_tx.Init.Mode = DMA_NORMAL;
 8001b64:	4b1d      	ldr	r3, [pc, #116]	@ (8001bdc <HAL_SPI_MspInit+0x2d4>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	61da      	str	r2, [r3, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001b6a:	4b1c      	ldr	r3, [pc, #112]	@ (8001bdc <HAL_SPI_MspInit+0x2d4>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	621a      	str	r2, [r3, #32]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b70:	4b1a      	ldr	r3, [pc, #104]	@ (8001bdc <HAL_SPI_MspInit+0x2d4>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 8001b76:	4819      	ldr	r0, [pc, #100]	@ (8001bdc <HAL_SPI_MspInit+0x2d4>)
 8001b78:	f001 ffd4 	bl	8003b24 <HAL_DMA_Init>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <HAL_SPI_MspInit+0x27e>
      Error_Handler();
 8001b82:	f7ff fc53 	bl	800142c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi4_tx);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a14      	ldr	r2, [pc, #80]	@ (8001bdc <HAL_SPI_MspInit+0x2d4>)
 8001b8a:	655a      	str	r2, [r3, #84]	@ 0x54
 8001b8c:	4a13      	ldr	r2, [pc, #76]	@ (8001bdc <HAL_SPI_MspInit+0x2d4>)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI4_IRQn, 5, 0);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2105      	movs	r1, #5
 8001b96:	2054      	movs	r0, #84	@ 0x54
 8001b98:	f001 fc1c 	bl	80033d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8001b9c:	2054      	movs	r0, #84	@ 0x54
 8001b9e:	f001 fc35 	bl	800340c <HAL_NVIC_EnableIRQ>
}
 8001ba2:	bf00      	nop
 8001ba4:	3730      	adds	r7, #48	@ 0x30
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40013000 	.word	0x40013000
 8001bb0:	40023800 	.word	0x40023800
 8001bb4:	40020000 	.word	0x40020000
 8001bb8:	40020400 	.word	0x40020400
 8001bbc:	200004ac 	.word	0x200004ac
 8001bc0:	40026440 	.word	0x40026440
 8001bc4:	2000050c 	.word	0x2000050c
 8001bc8:	40026458 	.word	0x40026458
 8001bcc:	40013400 	.word	0x40013400
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	2000056c 	.word	0x2000056c
 8001bd8:	40026410 	.word	0x40026410
 8001bdc:	200005cc 	.word	0x200005cc
 8001be0:	40026428 	.word	0x40026428

08001be4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a0d      	ldr	r2, [pc, #52]	@ (8001c28 <HAL_TIM_Base_MspInit+0x44>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d113      	bne.n	8001c1e <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM7_MspInit 0 */

    /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8001c2c <HAL_TIM_Base_MspInit+0x48>)
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfa:	4a0c      	ldr	r2, [pc, #48]	@ (8001c2c <HAL_TIM_Base_MspInit+0x48>)
 8001bfc:	f043 0320 	orr.w	r3, r3, #32
 8001c00:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c02:	4b0a      	ldr	r3, [pc, #40]	@ (8001c2c <HAL_TIM_Base_MspInit+0x48>)
 8001c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c06:	f003 0320 	and.w	r3, r3, #32
 8001c0a:	60fb      	str	r3, [r7, #12]
 8001c0c:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8001c0e:	2200      	movs	r2, #0
 8001c10:	2105      	movs	r1, #5
 8001c12:	2037      	movs	r0, #55	@ 0x37
 8001c14:	f001 fbde 	bl	80033d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001c18:	2037      	movs	r0, #55	@ 0x37
 8001c1a:	f001 fbf7 	bl	800340c <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM7_MspInit 1 */

  }

}
 8001c1e:	bf00      	nop
 8001c20:	3710      	adds	r7, #16
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	40001400 	.word	0x40001400
 8001c2c:	40023800 	.word	0x40023800

08001c30 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b0b0      	sub	sp, #192	@ 0xc0
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c38:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	60da      	str	r2, [r3, #12]
 8001c46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c48:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c4c:	2284      	movs	r2, #132	@ 0x84
 8001c4e:	2100      	movs	r1, #0
 8001c50:	4618      	mov	r0, r3
 8001c52:	f01c fc5e 	bl	801e512 <memset>
  if(huart->Instance==UART4)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4aaf      	ldr	r2, [pc, #700]	@ (8001f18 <HAL_UART_MspInit+0x2e8>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	f040 8095 	bne.w	8001d8c <HAL_UART_MspInit+0x15c>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001c62:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c66:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_SYSCLK;
 8001c68:	2340      	movs	r3, #64	@ 0x40
 8001c6a:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c6c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c70:	4618      	mov	r0, r3
 8001c72:	f007 f8b7 	bl	8008de4 <HAL_RCCEx_PeriphCLKConfig>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8001c7c:	f7ff fbd6 	bl	800142c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001c80:	4ba6      	ldr	r3, [pc, #664]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c84:	4aa5      	ldr	r2, [pc, #660]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001c86:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001c8a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c8c:	4ba3      	ldr	r3, [pc, #652]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c90:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c94:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c98:	4ba0      	ldr	r3, [pc, #640]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9c:	4a9f      	ldr	r2, [pc, #636]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001c9e:	f043 0301 	orr.w	r3, r3, #1
 8001ca2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ca4:	4b9d      	ldr	r3, [pc, #628]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca8:	f003 0301 	and.w	r3, r3, #1
 8001cac:	623b      	str	r3, [r7, #32]
 8001cae:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cb0:	4b9a      	ldr	r3, [pc, #616]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb4:	4a99      	ldr	r2, [pc, #612]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001cb6:	f043 0304 	orr.w	r3, r3, #4
 8001cba:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cbc:	4b97      	ldr	r3, [pc, #604]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc0:	f003 0304 	and.w	r3, r3, #4
 8001cc4:	61fb      	str	r3, [r7, #28]
 8001cc6:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0/WKUP     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001ce0:	2308      	movs	r3, #8
 8001ce2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001cea:	4619      	mov	r1, r3
 8001cec:	488c      	ldr	r0, [pc, #560]	@ (8001f20 <HAL_UART_MspInit+0x2f0>)
 8001cee:	f003 fe11 	bl	8005914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001cf2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001cf6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d00:	2300      	movs	r3, #0
 8001d02:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d06:	2303      	movs	r3, #3
 8001d08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001d0c:	2308      	movs	r3, #8
 8001d0e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d12:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001d16:	4619      	mov	r1, r3
 8001d18:	4882      	ldr	r0, [pc, #520]	@ (8001f24 <HAL_UART_MspInit+0x2f4>)
 8001d1a:	f003 fdfb 	bl	8005914 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8001d1e:	4b82      	ldr	r3, [pc, #520]	@ (8001f28 <HAL_UART_MspInit+0x2f8>)
 8001d20:	4a82      	ldr	r2, [pc, #520]	@ (8001f2c <HAL_UART_MspInit+0x2fc>)
 8001d22:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8001d24:	4b80      	ldr	r3, [pc, #512]	@ (8001f28 <HAL_UART_MspInit+0x2f8>)
 8001d26:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001d2a:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d2c:	4b7e      	ldr	r3, [pc, #504]	@ (8001f28 <HAL_UART_MspInit+0x2f8>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d32:	4b7d      	ldr	r3, [pc, #500]	@ (8001f28 <HAL_UART_MspInit+0x2f8>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d38:	4b7b      	ldr	r3, [pc, #492]	@ (8001f28 <HAL_UART_MspInit+0x2f8>)
 8001d3a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d3e:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d40:	4b79      	ldr	r3, [pc, #484]	@ (8001f28 <HAL_UART_MspInit+0x2f8>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d46:	4b78      	ldr	r3, [pc, #480]	@ (8001f28 <HAL_UART_MspInit+0x2f8>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8001d4c:	4b76      	ldr	r3, [pc, #472]	@ (8001f28 <HAL_UART_MspInit+0x2f8>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d52:	4b75      	ldr	r3, [pc, #468]	@ (8001f28 <HAL_UART_MspInit+0x2f8>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d58:	4b73      	ldr	r3, [pc, #460]	@ (8001f28 <HAL_UART_MspInit+0x2f8>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001d5e:	4872      	ldr	r0, [pc, #456]	@ (8001f28 <HAL_UART_MspInit+0x2f8>)
 8001d60:	f001 fee0 	bl	8003b24 <HAL_DMA_Init>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 8001d6a:	f7ff fb5f 	bl	800142c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4a6d      	ldr	r2, [pc, #436]	@ (8001f28 <HAL_UART_MspInit+0x2f8>)
 8001d72:	675a      	str	r2, [r3, #116]	@ 0x74
 8001d74:	4a6c      	ldr	r2, [pc, #432]	@ (8001f28 <HAL_UART_MspInit+0x2f8>)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 6, 0);
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	2106      	movs	r1, #6
 8001d7e:	2034      	movs	r0, #52	@ 0x34
 8001d80:	f001 fb28 	bl	80033d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001d84:	2034      	movs	r0, #52	@ 0x34
 8001d86:	f001 fb41 	bl	800340c <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001d8a:	e0c0      	b.n	8001f0e <HAL_UART_MspInit+0x2de>
  else if(huart->Instance==USART2)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a67      	ldr	r2, [pc, #412]	@ (8001f30 <HAL_UART_MspInit+0x300>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d171      	bne.n	8001e7a <HAL_UART_MspInit+0x24a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001d96:	2380      	movs	r3, #128	@ 0x80
 8001d98:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8001d9a:	2304      	movs	r3, #4
 8001d9c:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d9e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001da2:	4618      	mov	r0, r3
 8001da4:	f007 f81e 	bl	8008de4 <HAL_RCCEx_PeriphCLKConfig>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <HAL_UART_MspInit+0x182>
      Error_Handler();
 8001dae:	f7ff fb3d 	bl	800142c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001db2:	4b5a      	ldr	r3, [pc, #360]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db6:	4a59      	ldr	r2, [pc, #356]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001db8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dbe:	4b57      	ldr	r3, [pc, #348]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dc6:	61bb      	str	r3, [r7, #24]
 8001dc8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dca:	4b54      	ldr	r3, [pc, #336]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	4a53      	ldr	r2, [pc, #332]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001dd0:	f043 0308 	orr.w	r3, r3, #8
 8001dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dd6:	4b51      	ldr	r3, [pc, #324]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dda:	f003 0308 	and.w	r3, r3, #8
 8001dde:	617b      	str	r3, [r7, #20]
 8001de0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001de2:	2360      	movs	r3, #96	@ 0x60
 8001de4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de8:	2302      	movs	r3, #2
 8001dea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dee:	2300      	movs	r3, #0
 8001df0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df4:	2303      	movs	r3, #3
 8001df6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dfa:	2307      	movs	r3, #7
 8001dfc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e00:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001e04:	4619      	mov	r1, r3
 8001e06:	484b      	ldr	r0, [pc, #300]	@ (8001f34 <HAL_UART_MspInit+0x304>)
 8001e08:	f003 fd84 	bl	8005914 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001e0c:	4b4a      	ldr	r3, [pc, #296]	@ (8001f38 <HAL_UART_MspInit+0x308>)
 8001e0e:	4a4b      	ldr	r2, [pc, #300]	@ (8001f3c <HAL_UART_MspInit+0x30c>)
 8001e10:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001e12:	4b49      	ldr	r3, [pc, #292]	@ (8001f38 <HAL_UART_MspInit+0x308>)
 8001e14:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001e18:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e1a:	4b47      	ldr	r3, [pc, #284]	@ (8001f38 <HAL_UART_MspInit+0x308>)
 8001e1c:	2240      	movs	r2, #64	@ 0x40
 8001e1e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e20:	4b45      	ldr	r3, [pc, #276]	@ (8001f38 <HAL_UART_MspInit+0x308>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e26:	4b44      	ldr	r3, [pc, #272]	@ (8001f38 <HAL_UART_MspInit+0x308>)
 8001e28:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e2c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e2e:	4b42      	ldr	r3, [pc, #264]	@ (8001f38 <HAL_UART_MspInit+0x308>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e34:	4b40      	ldr	r3, [pc, #256]	@ (8001f38 <HAL_UART_MspInit+0x308>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001e3a:	4b3f      	ldr	r3, [pc, #252]	@ (8001f38 <HAL_UART_MspInit+0x308>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e40:	4b3d      	ldr	r3, [pc, #244]	@ (8001f38 <HAL_UART_MspInit+0x308>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e46:	4b3c      	ldr	r3, [pc, #240]	@ (8001f38 <HAL_UART_MspInit+0x308>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001e4c:	483a      	ldr	r0, [pc, #232]	@ (8001f38 <HAL_UART_MspInit+0x308>)
 8001e4e:	f001 fe69 	bl	8003b24 <HAL_DMA_Init>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <HAL_UART_MspInit+0x22c>
      Error_Handler();
 8001e58:	f7ff fae8 	bl	800142c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	4a36      	ldr	r2, [pc, #216]	@ (8001f38 <HAL_UART_MspInit+0x308>)
 8001e60:	671a      	str	r2, [r3, #112]	@ 0x70
 8001e62:	4a35      	ldr	r2, [pc, #212]	@ (8001f38 <HAL_UART_MspInit+0x308>)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 8001e68:	2200      	movs	r2, #0
 8001e6a:	2106      	movs	r1, #6
 8001e6c:	2026      	movs	r0, #38	@ 0x26
 8001e6e:	f001 fab1 	bl	80033d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e72:	2026      	movs	r0, #38	@ 0x26
 8001e74:	f001 faca 	bl	800340c <HAL_NVIC_EnableIRQ>
}
 8001e78:	e049      	b.n	8001f0e <HAL_UART_MspInit+0x2de>
  else if(huart->Instance==USART3)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a30      	ldr	r2, [pc, #192]	@ (8001f40 <HAL_UART_MspInit+0x310>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d144      	bne.n	8001f0e <HAL_UART_MspInit+0x2de>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001e84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e88:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e8e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e92:	4618      	mov	r0, r3
 8001e94:	f006 ffa6 	bl	8008de4 <HAL_RCCEx_PeriphCLKConfig>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <HAL_UART_MspInit+0x272>
      Error_Handler();
 8001e9e:	f7ff fac5 	bl	800142c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ea2:	4b1e      	ldr	r3, [pc, #120]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea6:	4a1d      	ldr	r2, [pc, #116]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001ea8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001eac:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eae:	4b1b      	ldr	r3, [pc, #108]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001eb6:	613b      	str	r3, [r7, #16]
 8001eb8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eba:	4b18      	ldr	r3, [pc, #96]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ebe:	4a17      	ldr	r2, [pc, #92]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001ec0:	f043 0308 	orr.w	r3, r3, #8
 8001ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ec6:	4b15      	ldr	r3, [pc, #84]	@ (8001f1c <HAL_UART_MspInit+0x2ec>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eca:	f003 0308 	and.w	r3, r3, #8
 8001ece:	60fb      	str	r3, [r7, #12]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001ed2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ed6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eda:	2302      	movs	r3, #2
 8001edc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001eec:	2307      	movs	r3, #7
 8001eee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ef2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	480e      	ldr	r0, [pc, #56]	@ (8001f34 <HAL_UART_MspInit+0x304>)
 8001efa:	f003 fd0b 	bl	8005914 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001efe:	2200      	movs	r2, #0
 8001f00:	2105      	movs	r1, #5
 8001f02:	2027      	movs	r0, #39	@ 0x27
 8001f04:	f001 fa66 	bl	80033d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001f08:	2027      	movs	r0, #39	@ 0x27
 8001f0a:	f001 fa7f 	bl	800340c <HAL_NVIC_EnableIRQ>
}
 8001f0e:	bf00      	nop
 8001f10:	37c0      	adds	r7, #192	@ 0xc0
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	40004c00 	.word	0x40004c00
 8001f1c:	40023800 	.word	0x40023800
 8001f20:	40020000 	.word	0x40020000
 8001f24:	40020800 	.word	0x40020800
 8001f28:	20000810 	.word	0x20000810
 8001f2c:	40026040 	.word	0x40026040
 8001f30:	40004400 	.word	0x40004400
 8001f34:	40020c00 	.word	0x40020c00
 8001f38:	20000870 	.word	0x20000870
 8001f3c:	400260a0 	.word	0x400260a0
 8001f40:	40004800 	.word	0x40004800

08001f44 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b0ac      	sub	sp, #176	@ 0xb0
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f4c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	605a      	str	r2, [r3, #4]
 8001f56:	609a      	str	r2, [r3, #8]
 8001f58:	60da      	str	r2, [r3, #12]
 8001f5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f5c:	f107 0318 	add.w	r3, r7, #24
 8001f60:	2284      	movs	r2, #132	@ 0x84
 8001f62:	2100      	movs	r1, #0
 8001f64:	4618      	mov	r0, r3
 8001f66:	f01c fad4 	bl	801e512 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f72:	d159      	bne.n	8002028 <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001f74:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001f78:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f80:	f107 0318 	add.w	r3, r7, #24
 8001f84:	4618      	mov	r0, r3
 8001f86:	f006 ff2d 	bl	8008de4 <HAL_RCCEx_PeriphCLKConfig>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001f90:	f7ff fa4c 	bl	800142c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f94:	4b26      	ldr	r3, [pc, #152]	@ (8002030 <HAL_PCD_MspInit+0xec>)
 8001f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f98:	4a25      	ldr	r2, [pc, #148]	@ (8002030 <HAL_PCD_MspInit+0xec>)
 8001f9a:	f043 0301 	orr.w	r3, r3, #1
 8001f9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fa0:	4b23      	ldr	r3, [pc, #140]	@ (8002030 <HAL_PCD_MspInit+0xec>)
 8001fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa4:	f003 0301 	and.w	r3, r3, #1
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001fac:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001fb0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001fc6:	230a      	movs	r3, #10
 8001fc8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fcc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	4818      	ldr	r0, [pc, #96]	@ (8002034 <HAL_PCD_MspInit+0xf0>)
 8001fd4:	f003 fc9e 	bl	8005914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001fd8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001fdc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001fec:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	4810      	ldr	r0, [pc, #64]	@ (8002034 <HAL_PCD_MspInit+0xf0>)
 8001ff4:	f003 fc8e 	bl	8005914 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001ff8:	4b0d      	ldr	r3, [pc, #52]	@ (8002030 <HAL_PCD_MspInit+0xec>)
 8001ffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ffc:	4a0c      	ldr	r2, [pc, #48]	@ (8002030 <HAL_PCD_MspInit+0xec>)
 8001ffe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002002:	6353      	str	r3, [r2, #52]	@ 0x34
 8002004:	4b0a      	ldr	r3, [pc, #40]	@ (8002030 <HAL_PCD_MspInit+0xec>)
 8002006:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002008:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800200c:	613b      	str	r3, [r7, #16]
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	4b07      	ldr	r3, [pc, #28]	@ (8002030 <HAL_PCD_MspInit+0xec>)
 8002012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002014:	4a06      	ldr	r2, [pc, #24]	@ (8002030 <HAL_PCD_MspInit+0xec>)
 8002016:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800201a:	6453      	str	r3, [r2, #68]	@ 0x44
 800201c:	4b04      	ldr	r3, [pc, #16]	@ (8002030 <HAL_PCD_MspInit+0xec>)
 800201e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002020:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002028:	bf00      	nop
 800202a:	37b0      	adds	r7, #176	@ 0xb0
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	40023800 	.word	0x40023800
 8002034:	40020000 	.word	0x40020000

08002038 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b08e      	sub	sp, #56	@ 0x38
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002040:	2300      	movs	r3, #0
 8002042:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002044:	2300      	movs	r3, #0
 8002046:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002048:	4b33      	ldr	r3, [pc, #204]	@ (8002118 <HAL_InitTick+0xe0>)
 800204a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204c:	4a32      	ldr	r2, [pc, #200]	@ (8002118 <HAL_InitTick+0xe0>)
 800204e:	f043 0310 	orr.w	r3, r3, #16
 8002052:	6413      	str	r3, [r2, #64]	@ 0x40
 8002054:	4b30      	ldr	r3, [pc, #192]	@ (8002118 <HAL_InitTick+0xe0>)
 8002056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002058:	f003 0310 	and.w	r3, r3, #16
 800205c:	60fb      	str	r3, [r7, #12]
 800205e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002060:	f107 0210 	add.w	r2, r7, #16
 8002064:	f107 0314 	add.w	r3, r7, #20
 8002068:	4611      	mov	r1, r2
 800206a:	4618      	mov	r0, r3
 800206c:	f006 fe88 	bl	8008d80 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002070:	6a3b      	ldr	r3, [r7, #32]
 8002072:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002076:	2b00      	cmp	r3, #0
 8002078:	d103      	bne.n	8002082 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800207a:	f006 fe59 	bl	8008d30 <HAL_RCC_GetPCLK1Freq>
 800207e:	6378      	str	r0, [r7, #52]	@ 0x34
 8002080:	e004      	b.n	800208c <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002082:	f006 fe55 	bl	8008d30 <HAL_RCC_GetPCLK1Freq>
 8002086:	4603      	mov	r3, r0
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800208c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800208e:	4a23      	ldr	r2, [pc, #140]	@ (800211c <HAL_InitTick+0xe4>)
 8002090:	fba2 2303 	umull	r2, r3, r2, r3
 8002094:	0c9b      	lsrs	r3, r3, #18
 8002096:	3b01      	subs	r3, #1
 8002098:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800209a:	4b21      	ldr	r3, [pc, #132]	@ (8002120 <HAL_InitTick+0xe8>)
 800209c:	4a21      	ldr	r2, [pc, #132]	@ (8002124 <HAL_InitTick+0xec>)
 800209e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80020a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002120 <HAL_InitTick+0xe8>)
 80020a2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80020a6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80020a8:	4a1d      	ldr	r2, [pc, #116]	@ (8002120 <HAL_InitTick+0xe8>)
 80020aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ac:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80020ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002120 <HAL_InitTick+0xe8>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002120 <HAL_InitTick+0xe8>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020ba:	4b19      	ldr	r3, [pc, #100]	@ (8002120 <HAL_InitTick+0xe8>)
 80020bc:	2200      	movs	r2, #0
 80020be:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80020c0:	4817      	ldr	r0, [pc, #92]	@ (8002120 <HAL_InitTick+0xe8>)
 80020c2:	f009 f8e9 	bl	800b298 <HAL_TIM_Base_Init>
 80020c6:	4603      	mov	r3, r0
 80020c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80020cc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d11b      	bne.n	800210c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80020d4:	4812      	ldr	r0, [pc, #72]	@ (8002120 <HAL_InitTick+0xe8>)
 80020d6:	f009 f937 	bl	800b348 <HAL_TIM_Base_Start_IT>
 80020da:	4603      	mov	r3, r0
 80020dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80020e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d111      	bne.n	800210c <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80020e8:	2036      	movs	r0, #54	@ 0x36
 80020ea:	f001 f98f 	bl	800340c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2b0f      	cmp	r3, #15
 80020f2:	d808      	bhi.n	8002106 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80020f4:	2200      	movs	r2, #0
 80020f6:	6879      	ldr	r1, [r7, #4]
 80020f8:	2036      	movs	r0, #54	@ 0x36
 80020fa:	f001 f96b 	bl	80033d4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002128 <HAL_InitTick+0xf0>)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6013      	str	r3, [r2, #0]
 8002104:	e002      	b.n	800210c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800210c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002110:	4618      	mov	r0, r3
 8002112:	3738      	adds	r7, #56	@ 0x38
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	40023800 	.word	0x40023800
 800211c:	431bde83 	.word	0x431bde83
 8002120:	20000df4 	.word	0x20000df4
 8002124:	40001000 	.word	0x40001000
 8002128:	20000004 	.word	0x20000004

0800212c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002130:	bf00      	nop
 8002132:	e7fd      	b.n	8002130 <NMI_Handler+0x4>

08002134 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	printf("!!! HARD FAULT HANDLER !!!\n\r");
 800213a:	4809      	ldr	r0, [pc, #36]	@ (8002160 <HardFault_Handler+0x2c>)
 800213c:	f01c f984 	bl	801e448 <iprintf>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
    // RED LED toggle for visual indication
  	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8002140:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002144:	4807      	ldr	r0, [pc, #28]	@ (8002164 <HardFault_Handler+0x30>)
 8002146:	f003 feb6 	bl	8005eb6 <HAL_GPIO_TogglePin>
  	for(volatile int i=0; i<1000000; i++);
 800214a:	2300      	movs	r3, #0
 800214c:	607b      	str	r3, [r7, #4]
 800214e:	e002      	b.n	8002156 <HardFault_Handler+0x22>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	3301      	adds	r3, #1
 8002154:	607b      	str	r3, [r7, #4]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	4a03      	ldr	r2, [pc, #12]	@ (8002168 <HardFault_Handler+0x34>)
 800215a:	4293      	cmp	r3, r2
 800215c:	ddf8      	ble.n	8002150 <HardFault_Handler+0x1c>
  	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800215e:	e7ef      	b.n	8002140 <HardFault_Handler+0xc>
 8002160:	0801f4a4 	.word	0x0801f4a4
 8002164:	40020400 	.word	0x40020400
 8002168:	000f423f 	.word	0x000f423f

0800216c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	  printf("!!! HARD FAULT HANDLER !!!\n\r");
 8002170:	4802      	ldr	r0, [pc, #8]	@ (800217c <MemManage_Handler+0x10>)
 8002172:	f01c f969 	bl	801e448 <iprintf>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002176:	bf00      	nop
 8002178:	e7fd      	b.n	8002176 <MemManage_Handler+0xa>
 800217a:	bf00      	nop
 800217c:	0801f4a4 	.word	0x0801f4a4

08002180 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	  printf("!!! HARD FAULT HANDLER !!!\n\r");
 8002184:	4802      	ldr	r0, [pc, #8]	@ (8002190 <BusFault_Handler+0x10>)
 8002186:	f01c f95f 	bl	801e448 <iprintf>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800218a:	bf00      	nop
 800218c:	e7fd      	b.n	800218a <BusFault_Handler+0xa>
 800218e:	bf00      	nop
 8002190:	0801f4a4 	.word	0x0801f4a4

08002194 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002198:	bf00      	nop
 800219a:	e7fd      	b.n	8002198 <UsageFault_Handler+0x4>

0800219c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021a0:	bf00      	nop
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr

080021aa <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80021aa:	b480      	push	{r7}
 80021ac:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80021ae:	bf00      	nop
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80021bc:	4802      	ldr	r0, [pc, #8]	@ (80021c8 <DMA1_Stream0_IRQHandler+0x10>)
 80021be:	f001 feaf 	bl	8003f20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	20000324 	.word	0x20000324

080021cc <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80021d0:	4802      	ldr	r0, [pc, #8]	@ (80021dc <DMA1_Stream2_IRQHandler+0x10>)
 80021d2:	f001 fea5 	bl	8003f20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000810 	.word	0x20000810

080021e0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_tx);
 80021e4:	4802      	ldr	r0, [pc, #8]	@ (80021f0 <DMA1_Stream5_IRQHandler+0x10>)
 80021e6:	f001 fe9b 	bl	8003f20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	20000384 	.word	0x20000384

080021f4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80021f8:	4802      	ldr	r0, [pc, #8]	@ (8002204 <DMA1_Stream6_IRQHandler+0x10>)
 80021fa:	f001 fe91 	bl	8003f20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	20000870 	.word	0x20000870

08002208 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800220c:	4802      	ldr	r0, [pc, #8]	@ (8002218 <ADC_IRQHandler+0x10>)
 800220e:	f000 fc75 	bl	8002afc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002212:	bf00      	nop
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	200001fc 	.word	0x200001fc

0800221c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002220:	4802      	ldr	r0, [pc, #8]	@ (800222c <I2C1_EV_IRQHandler+0x10>)
 8002222:	f004 f9fb 	bl	800661c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002226:	bf00      	nop
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	2000027c 	.word	0x2000027c

08002230 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002234:	4802      	ldr	r0, [pc, #8]	@ (8002240 <I2C1_ER_IRQHandler+0x10>)
 8002236:	f004 fa0b 	bl	8006650 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	2000027c 	.word	0x2000027c

08002244 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002248:	4802      	ldr	r0, [pc, #8]	@ (8002254 <SPI1_IRQHandler+0x10>)
 800224a:	f008 faf9 	bl	800a840 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	200003e4 	.word	0x200003e4

08002258 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800225c:	4802      	ldr	r0, [pc, #8]	@ (8002268 <USART2_IRQHandler+0x10>)
 800225e:	f009 fed1 	bl	800c004 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000700 	.word	0x20000700

0800226c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002270:	4802      	ldr	r0, [pc, #8]	@ (800227c <USART3_IRQHandler+0x10>)
 8002272:	f009 fec7 	bl	800c004 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	20000788 	.word	0x20000788

08002280 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8002284:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002288:	f003 fe30 	bl	8005eec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800228c:	bf00      	nop
 800228e:	bd80      	pop	{r7, pc}

08002290 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002294:	4802      	ldr	r0, [pc, #8]	@ (80022a0 <UART4_IRQHandler+0x10>)
 8002296:	f009 feb5 	bl	800c004 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800229a:	bf00      	nop
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	20000678 	.word	0x20000678

080022a4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 80022a8:	4b06      	ldr	r3, [pc, #24]	@ (80022c4 <TIM6_DAC_IRQHandler+0x20>)
 80022aa:	791b      	ldrb	r3, [r3, #4]
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d002      	beq.n	80022b8 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 80022b2:	4804      	ldr	r0, [pc, #16]	@ (80022c4 <TIM6_DAC_IRQHandler+0x20>)
 80022b4:	f001 fb49 	bl	800394a <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 80022b8:	4803      	ldr	r0, [pc, #12]	@ (80022c8 <TIM6_DAC_IRQHandler+0x24>)
 80022ba:	f009 f8ed 	bl	800b498 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80022be:	bf00      	nop
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20000268 	.word	0x20000268
 80022c8:	20000df4 	.word	0x20000df4

080022cc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80022d0:	4802      	ldr	r0, [pc, #8]	@ (80022dc <TIM7_IRQHandler+0x10>)
 80022d2:	f009 f8e1 	bl	800b498 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80022d6:	bf00      	nop
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	2000062c 	.word	0x2000062c

080022e0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 80022e4:	4802      	ldr	r0, [pc, #8]	@ (80022f0 <DMA2_Stream0_IRQHandler+0x10>)
 80022e6:	f001 fe1b 	bl	8003f20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80022ea:	bf00      	nop
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	2000056c 	.word	0x2000056c

080022f4 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 80022f8:	4802      	ldr	r0, [pc, #8]	@ (8002304 <DMA2_Stream1_IRQHandler+0x10>)
 80022fa:	f001 fe11 	bl	8003f20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80022fe:	bf00      	nop
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	200005cc 	.word	0x200005cc

08002308 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800230c:	4802      	ldr	r0, [pc, #8]	@ (8002318 <DMA2_Stream2_IRQHandler+0x10>)
 800230e:	f001 fe07 	bl	8003f20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002312:	bf00      	nop
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	200004ac 	.word	0x200004ac

0800231c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002320:	4802      	ldr	r0, [pc, #8]	@ (800232c <DMA2_Stream3_IRQHandler+0x10>)
 8002322:	f001 fdfd 	bl	8003f20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002326:	bf00      	nop
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	2000050c 	.word	0x2000050c

08002330 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */
//	printf("ETH_IRQHandler was called\n\r");
  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002334:	4802      	ldr	r0, [pc, #8]	@ (8002340 <ETH_IRQHandler+0x10>)
 8002336:	f002 fc05 	bl	8004b44 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800233a:	bf00      	nop
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	2000a1cc 	.word	0x2000a1cc

08002344 <ETH_WKUP_IRQHandler>:

/**
  * @brief This function handles Ethernet wake-up interrupt through EXTI line 19.
  */
void ETH_WKUP_IRQHandler(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_WKUP_IRQn 0 */

  /* USER CODE END ETH_WKUP_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002348:	4802      	ldr	r0, [pc, #8]	@ (8002354 <ETH_WKUP_IRQHandler+0x10>)
 800234a:	f002 fbfb 	bl	8004b44 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_WKUP_IRQn 1 */

  /* USER CODE END ETH_WKUP_IRQn 1 */
}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	2000a1cc 	.word	0x2000a1cc

08002358 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 800235c:	bf00      	nop
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
	...

08002368 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 800236c:	4802      	ldr	r0, [pc, #8]	@ (8002378 <SPI4_IRQHandler+0x10>)
 800236e:	f008 fa67 	bl	800a840 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 8002372:	bf00      	nop
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	20000448 	.word	0x20000448

0800237c <I2C4_EV_IRQHandler>:

/**
  * @brief This function handles I2C4 event interrupt.
  */
void I2C4_EV_IRQHandler(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_EV_IRQn 0 */

  /* USER CODE END I2C4_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c4);
 8002380:	4802      	ldr	r0, [pc, #8]	@ (800238c <I2C4_EV_IRQHandler+0x10>)
 8002382:	f004 f94b 	bl	800661c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C4_EV_IRQn 1 */

  /* USER CODE END I2C4_EV_IRQn 1 */
}
 8002386:	bf00      	nop
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	200002d0 	.word	0x200002d0

08002390 <I2C4_ER_IRQHandler>:

/**
  * @brief This function handles I2C4 error interrupt.
  */
void I2C4_ER_IRQHandler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_ER_IRQn 0 */

  /* USER CODE END I2C4_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c4);
 8002394:	4802      	ldr	r0, [pc, #8]	@ (80023a0 <I2C4_ER_IRQHandler+0x10>)
 8002396:	f004 f95b 	bl	8006650 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C4_ER_IRQn 1 */

  /* USER CODE END I2C4_ER_IRQn 1 */
}
 800239a:	bf00      	nop
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	200002d0 	.word	0x200002d0

080023a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  return 1;
 80023a8:	2301      	movs	r3, #1
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr

080023b4 <_kill>:

int _kill(int pid, int sig)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023be:	4b05      	ldr	r3, [pc, #20]	@ (80023d4 <_kill+0x20>)
 80023c0:	2216      	movs	r2, #22
 80023c2:	601a      	str	r2, [r3, #0]
  return -1;
 80023c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr
 80023d4:	20027e7c 	.word	0x20027e7c

080023d8 <_exit>:

void _exit (int status)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023e0:	f04f 31ff 	mov.w	r1, #4294967295
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7ff ffe5 	bl	80023b4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80023ea:	bf00      	nop
 80023ec:	e7fd      	b.n	80023ea <_exit+0x12>

080023ee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b086      	sub	sp, #24
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	60f8      	str	r0, [r7, #12]
 80023f6:	60b9      	str	r1, [r7, #8]
 80023f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023fa:	2300      	movs	r3, #0
 80023fc:	617b      	str	r3, [r7, #20]
 80023fe:	e00a      	b.n	8002416 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002400:	f3af 8000 	nop.w
 8002404:	4601      	mov	r1, r0
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	1c5a      	adds	r2, r3, #1
 800240a:	60ba      	str	r2, [r7, #8]
 800240c:	b2ca      	uxtb	r2, r1
 800240e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	3301      	adds	r3, #1
 8002414:	617b      	str	r3, [r7, #20]
 8002416:	697a      	ldr	r2, [r7, #20]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	429a      	cmp	r2, r3
 800241c:	dbf0      	blt.n	8002400 <_read+0x12>
  }

  return len;
 800241e:	687b      	ldr	r3, [r7, #4]
}
 8002420:	4618      	mov	r0, r3
 8002422:	3718      	adds	r7, #24
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}

08002428 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b086      	sub	sp, #24
 800242c:	af00      	add	r7, sp, #0
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002434:	2300      	movs	r3, #0
 8002436:	617b      	str	r3, [r7, #20]
 8002438:	e009      	b.n	800244e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	1c5a      	adds	r2, r3, #1
 800243e:	60ba      	str	r2, [r7, #8]
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	4618      	mov	r0, r3
 8002444:	f7fe ff16 	bl	8001274 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	3301      	adds	r3, #1
 800244c:	617b      	str	r3, [r7, #20]
 800244e:	697a      	ldr	r2, [r7, #20]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	429a      	cmp	r2, r3
 8002454:	dbf1      	blt.n	800243a <_write+0x12>
  }
  return len;
 8002456:	687b      	ldr	r3, [r7, #4]
}
 8002458:	4618      	mov	r0, r3
 800245a:	3718      	adds	r7, #24
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}

08002460 <_close>:

int _close(int file)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002468:	f04f 33ff 	mov.w	r3, #4294967295
}
 800246c:	4618      	mov	r0, r3
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002488:	605a      	str	r2, [r3, #4]
  return 0;
 800248a:	2300      	movs	r3, #0
}
 800248c:	4618      	mov	r0, r3
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <_isatty>:

int _isatty(int file)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024a0:	2301      	movs	r3, #1
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	370c      	adds	r7, #12
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr

080024ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024ae:	b480      	push	{r7}
 80024b0:	b085      	sub	sp, #20
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	60f8      	str	r0, [r7, #12]
 80024b6:	60b9      	str	r1, [r7, #8]
 80024b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024ba:	2300      	movs	r3, #0
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3714      	adds	r7, #20
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b087      	sub	sp, #28
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024d0:	4a14      	ldr	r2, [pc, #80]	@ (8002524 <_sbrk+0x5c>)
 80024d2:	4b15      	ldr	r3, [pc, #84]	@ (8002528 <_sbrk+0x60>)
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024dc:	4b13      	ldr	r3, [pc, #76]	@ (800252c <_sbrk+0x64>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d102      	bne.n	80024ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024e4:	4b11      	ldr	r3, [pc, #68]	@ (800252c <_sbrk+0x64>)
 80024e6:	4a12      	ldr	r2, [pc, #72]	@ (8002530 <_sbrk+0x68>)
 80024e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ea:	4b10      	ldr	r3, [pc, #64]	@ (800252c <_sbrk+0x64>)
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4413      	add	r3, r2
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d205      	bcs.n	8002504 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80024f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002534 <_sbrk+0x6c>)
 80024fa:	220c      	movs	r2, #12
 80024fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002502:	e009      	b.n	8002518 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002504:	4b09      	ldr	r3, [pc, #36]	@ (800252c <_sbrk+0x64>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800250a:	4b08      	ldr	r3, [pc, #32]	@ (800252c <_sbrk+0x64>)
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4413      	add	r3, r2
 8002512:	4a06      	ldr	r2, [pc, #24]	@ (800252c <_sbrk+0x64>)
 8002514:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002516:	68fb      	ldr	r3, [r7, #12]
}
 8002518:	4618      	mov	r0, r3
 800251a:	371c      	adds	r7, #28
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr
 8002524:	20050000 	.word	0x20050000
 8002528:	00000400 	.word	0x00000400
 800252c:	20000e40 	.word	0x20000e40
 8002530:	20027e90 	.word	0x20027e90
 8002534:	20027e7c 	.word	0x20027e7c

08002538 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800253c:	4b06      	ldr	r3, [pc, #24]	@ (8002558 <SystemInit+0x20>)
 800253e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002542:	4a05      	ldr	r2, [pc, #20]	@ (8002558 <SystemInit+0x20>)
 8002544:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002548:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800254c:	bf00      	nop
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	e000ed00 	.word	0xe000ed00

0800255c <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 800255c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002594 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002560:	f7ff ffea 	bl	8002538 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002564:	480c      	ldr	r0, [pc, #48]	@ (8002598 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002566:	490d      	ldr	r1, [pc, #52]	@ (800259c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002568:	4a0d      	ldr	r2, [pc, #52]	@ (80025a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800256a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800256c:	e002      	b.n	8002574 <LoopCopyDataInit>

0800256e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800256e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002570:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002572:	3304      	adds	r3, #4

08002574 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002574:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002576:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002578:	d3f9      	bcc.n	800256e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800257a:	4a0a      	ldr	r2, [pc, #40]	@ (80025a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800257c:	4c0a      	ldr	r4, [pc, #40]	@ (80025a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800257e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002580:	e001      	b.n	8002586 <LoopFillZerobss>

08002582 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002582:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002584:	3204      	adds	r2, #4

08002586 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002586:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002588:	d3fb      	bcc.n	8002582 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800258a:	f01c f86f 	bl	801e66c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800258e:	f7fe f825 	bl	80005dc <main>
  bx  lr    
 8002592:	4770      	bx	lr
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8002594:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002598:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800259c:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80025a0:	080225c0 	.word	0x080225c0
  ldr r2, =_sbss
 80025a4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80025a8:	20027e8c 	.word	0x20027e8c

080025ac <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025ac:	e7fe      	b.n	80025ac <CAN1_RX0_IRQHandler>

080025ae <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 80025ae:	b480      	push	{r7}
 80025b0:	b083      	sub	sp, #12
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
 80025b6:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00b      	beq.n	80025d6 <LAN8742_RegisterBusIO+0x28>
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d007      	beq.n	80025d6 <LAN8742_RegisterBusIO+0x28>
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d003      	beq.n	80025d6 <LAN8742_RegisterBusIO+0x28>
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d102      	bne.n	80025dc <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 80025d6:	f04f 33ff 	mov.w	r3, #4294967295
 80025da:	e014      	b.n	8002606 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685a      	ldr	r2, [r3, #4]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	68da      	ldr	r2, [r3, #12]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	689a      	ldr	r2, [r3, #8]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	691a      	ldr	r2, [r3, #16]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8002604:	2300      	movs	r3, #0
}
 8002606:	4618      	mov	r0, r3
 8002608:	370c      	adds	r7, #12
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr

08002612 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8002612:	b580      	push	{r7, lr}
 8002614:	b086      	sub	sp, #24
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 800261a:	2300      	movs	r3, #0
 800261c:	60fb      	str	r3, [r7, #12]
 800261e:	2300      	movs	r3, #0
 8002620:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8002622:	2300      	movs	r3, #0
 8002624:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d139      	bne.n	80026a2 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d002      	beq.n	800263c <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2220      	movs	r2, #32
 8002640:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002642:	2300      	movs	r3, #0
 8002644:	617b      	str	r3, [r7, #20]
 8002646:	e01c      	b.n	8002682 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	695b      	ldr	r3, [r3, #20]
 800264c:	f107 020c 	add.w	r2, r7, #12
 8002650:	2112      	movs	r1, #18
 8002652:	6978      	ldr	r0, [r7, #20]
 8002654:	4798      	blx	r3
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	da03      	bge.n	8002664 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 800265c:	f06f 0304 	mvn.w	r3, #4
 8002660:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8002662:	e00b      	b.n	800267c <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f003 031f 	and.w	r3, r3, #31
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	429a      	cmp	r2, r3
 800266e:	d105      	bne.n	800267c <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8002676:	2300      	movs	r3, #0
 8002678:	613b      	str	r3, [r7, #16]
         break;
 800267a:	e005      	b.n	8002688 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	3301      	adds	r3, #1
 8002680:	617b      	str	r3, [r7, #20]
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	2b1f      	cmp	r3, #31
 8002686:	d9df      	bls.n	8002648 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2b1f      	cmp	r3, #31
 800268e:	d902      	bls.n	8002696 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002690:	f06f 0302 	mvn.w	r3, #2
 8002694:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d102      	bne.n	80026a2 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2201      	movs	r2, #1
 80026a0:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 80026a2:	693b      	ldr	r3, [r7, #16]
 }
 80026a4:	4618      	mov	r0, r3
 80026a6:	3718      	adds	r7, #24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}

080026ac <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 80026b4:	2300      	movs	r3, #0
 80026b6:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	695b      	ldr	r3, [r3, #20]
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	6810      	ldr	r0, [r2, #0]
 80026c0:	f107 020c 	add.w	r2, r7, #12
 80026c4:	2101      	movs	r1, #1
 80026c6:	4798      	blx	r3
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	da02      	bge.n	80026d4 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 80026ce:	f06f 0304 	mvn.w	r3, #4
 80026d2:	e06e      	b.n	80027b2 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	695b      	ldr	r3, [r3, #20]
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	6810      	ldr	r0, [r2, #0]
 80026dc:	f107 020c 	add.w	r2, r7, #12
 80026e0:	2101      	movs	r1, #1
 80026e2:	4798      	blx	r3
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	da02      	bge.n	80026f0 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 80026ea:	f06f 0304 	mvn.w	r3, #4
 80026ee:	e060      	b.n	80027b2 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f003 0304 	and.w	r3, r3, #4
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d101      	bne.n	80026fe <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e059      	b.n	80027b2 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	695b      	ldr	r3, [r3, #20]
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	6810      	ldr	r0, [r2, #0]
 8002706:	f107 020c 	add.w	r2, r7, #12
 800270a:	2100      	movs	r1, #0
 800270c:	4798      	blx	r3
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	da02      	bge.n	800271a <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002714:	f06f 0304 	mvn.w	r3, #4
 8002718:	e04b      	b.n	80027b2 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d11b      	bne.n	800275c <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800272a:	2b00      	cmp	r3, #0
 800272c:	d006      	beq.n	800273c <LAN8742_GetLinkState+0x90>
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002738:	2302      	movs	r3, #2
 800273a:	e03a      	b.n	80027b2 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002746:	2303      	movs	r3, #3
 8002748:	e033      	b.n	80027b2 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002754:	2304      	movs	r3, #4
 8002756:	e02c      	b.n	80027b2 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002758:	2305      	movs	r3, #5
 800275a:	e02a      	b.n	80027b2 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	695b      	ldr	r3, [r3, #20]
 8002760:	687a      	ldr	r2, [r7, #4]
 8002762:	6810      	ldr	r0, [r2, #0]
 8002764:	f107 020c 	add.w	r2, r7, #12
 8002768:	211f      	movs	r1, #31
 800276a:	4798      	blx	r3
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	da02      	bge.n	8002778 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8002772:	f06f 0304 	mvn.w	r3, #4
 8002776:	e01c      	b.n	80027b2 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d101      	bne.n	8002786 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8002782:	2306      	movs	r3, #6
 8002784:	e015      	b.n	80027b2 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	f003 031c 	and.w	r3, r3, #28
 800278c:	2b18      	cmp	r3, #24
 800278e:	d101      	bne.n	8002794 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002790:	2302      	movs	r3, #2
 8002792:	e00e      	b.n	80027b2 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f003 031c 	and.w	r3, r3, #28
 800279a:	2b08      	cmp	r3, #8
 800279c:	d101      	bne.n	80027a2 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800279e:	2303      	movs	r3, #3
 80027a0:	e007      	b.n	80027b2 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	f003 031c 	and.w	r3, r3, #28
 80027a8:	2b14      	cmp	r3, #20
 80027aa:	d101      	bne.n	80027b0 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80027ac:	2304      	movs	r3, #4
 80027ae:	e000      	b.n	80027b2 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80027b0:	2305      	movs	r3, #5
    }
  }
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3710      	adds	r7, #16
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}

080027ba <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027ba:	b580      	push	{r7, lr}
 80027bc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027be:	2003      	movs	r0, #3
 80027c0:	f000 fdfd 	bl	80033be <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027c4:	2005      	movs	r0, #5
 80027c6:	f7ff fc37 	bl	8002038 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027ca:	f7fe fe35 	bl	8001438 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027ce:	2300      	movs	r3, #0
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027d8:	4b06      	ldr	r3, [pc, #24]	@ (80027f4 <HAL_IncTick+0x20>)
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	461a      	mov	r2, r3
 80027de:	4b06      	ldr	r3, [pc, #24]	@ (80027f8 <HAL_IncTick+0x24>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4413      	add	r3, r2
 80027e4:	4a04      	ldr	r2, [pc, #16]	@ (80027f8 <HAL_IncTick+0x24>)
 80027e6:	6013      	str	r3, [r2, #0]
}
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	20000008 	.word	0x20000008
 80027f8:	20000e44 	.word	0x20000e44

080027fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002800:	4b03      	ldr	r3, [pc, #12]	@ (8002810 <HAL_GetTick+0x14>)
 8002802:	681b      	ldr	r3, [r3, #0]
}
 8002804:	4618      	mov	r0, r3
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	20000e44 	.word	0x20000e44

08002814 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800281c:	f7ff ffee 	bl	80027fc <HAL_GetTick>
 8002820:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800282c:	d005      	beq.n	800283a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800282e:	4b0a      	ldr	r3, [pc, #40]	@ (8002858 <HAL_Delay+0x44>)
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	461a      	mov	r2, r3
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	4413      	add	r3, r2
 8002838:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800283a:	bf00      	nop
 800283c:	f7ff ffde 	bl	80027fc <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	68fa      	ldr	r2, [r7, #12]
 8002848:	429a      	cmp	r2, r3
 800284a:	d8f7      	bhi.n	800283c <HAL_Delay+0x28>
  {
  }
}
 800284c:	bf00      	nop
 800284e:	bf00      	nop
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	20000008 	.word	0x20000008

0800285c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002864:	2300      	movs	r3, #0
 8002866:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d101      	bne.n	8002872 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e031      	b.n	80028d6 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002876:	2b00      	cmp	r3, #0
 8002878:	d109      	bne.n	800288e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f7fe fe14 	bl	80014a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002892:	f003 0310 	and.w	r3, r3, #16
 8002896:	2b00      	cmp	r3, #0
 8002898:	d116      	bne.n	80028c8 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800289e:	4b10      	ldr	r3, [pc, #64]	@ (80028e0 <HAL_ADC_Init+0x84>)
 80028a0:	4013      	ands	r3, r2
 80028a2:	f043 0202 	orr.w	r2, r3, #2
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 fbb2 	bl	8003014 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2200      	movs	r2, #0
 80028b4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ba:	f023 0303 	bic.w	r3, r3, #3
 80028be:	f043 0201 	orr.w	r2, r3, #1
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	641a      	str	r2, [r3, #64]	@ 0x40
 80028c6:	e001      	b.n	80028cc <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80028d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3710      	adds	r7, #16
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	ffffeefd 	.word	0xffffeefd

080028e4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d101      	bne.n	80028fa <HAL_ADC_Stop+0x16>
 80028f6:	2302      	movs	r3, #2
 80028f8:	e01f      	b.n	800293a <HAL_ADC_Stop+0x56>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2201      	movs	r2, #1
 80028fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	689a      	ldr	r2, [r3, #8]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f022 0201 	bic.w	r2, r2, #1
 8002910:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	2b00      	cmp	r3, #0
 800291e:	d107      	bne.n	8002930 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002924:	4b08      	ldr	r3, [pc, #32]	@ (8002948 <HAL_ADC_Stop+0x64>)
 8002926:	4013      	ands	r3, r2
 8002928:	f043 0201 	orr.w	r2, r3, #1
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002938:	2300      	movs	r3, #0
}
 800293a:	4618      	mov	r0, r3
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	ffffeefe 	.word	0xffffeefe

0800294c <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 800294c:	b480      	push	{r7}
 800294e:	b085      	sub	sp, #20
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002954:	2300      	movs	r3, #0
 8002956:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800295e:	2b01      	cmp	r3, #1
 8002960:	d101      	bne.n	8002966 <HAL_ADC_Start_IT+0x1a>
 8002962:	2302      	movs	r3, #2
 8002964:	e0b5      	b.n	8002ad2 <HAL_ADC_Start_IT+0x186>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	2b01      	cmp	r3, #1
 800297a:	d018      	beq.n	80029ae <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	689a      	ldr	r2, [r3, #8]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f042 0201 	orr.w	r2, r2, #1
 800298a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800298c:	4b54      	ldr	r3, [pc, #336]	@ (8002ae0 <HAL_ADC_Start_IT+0x194>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a54      	ldr	r2, [pc, #336]	@ (8002ae4 <HAL_ADC_Start_IT+0x198>)
 8002992:	fba2 2303 	umull	r2, r3, r2, r3
 8002996:	0c9a      	lsrs	r2, r3, #18
 8002998:	4613      	mov	r3, r2
 800299a:	005b      	lsls	r3, r3, #1
 800299c:	4413      	add	r3, r2
 800299e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80029a0:	e002      	b.n	80029a8 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	3b01      	subs	r3, #1
 80029a6:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d1f9      	bne.n	80029a2 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f003 0301 	and.w	r3, r3, #1
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d17d      	bne.n	8002ab8 <HAL_ADC_Start_IT+0x16c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029c0:	4b49      	ldr	r3, [pc, #292]	@ (8002ae8 <HAL_ADC_Start_IT+0x19c>)
 80029c2:	4013      	ands	r3, r2
 80029c4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d007      	beq.n	80029ea <HAL_ADC_Start_IT+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029de:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80029e2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029f6:	d106      	bne.n	8002a06 <HAL_ADC_Start_IT+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029fc:	f023 0206 	bic.w	r2, r3, #6
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	645a      	str	r2, [r3, #68]	@ 0x44
 8002a04:	e002      	b.n	8002a0c <HAL_ADC_Start_IT+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002a1c:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	6859      	ldr	r1, [r3, #4]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	4b30      	ldr	r3, [pc, #192]	@ (8002aec <HAL_ADC_Start_IT+0x1a0>)
 8002a2a:	430b      	orrs	r3, r1
 8002a2c:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002a2e:	4b30      	ldr	r3, [pc, #192]	@ (8002af0 <HAL_ADC_Start_IT+0x1a4>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f003 031f 	and.w	r3, r3, #31
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d10f      	bne.n	8002a5a <HAL_ADC_Start_IT+0x10e>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d143      	bne.n	8002ad0 <HAL_ADC_Start_IT+0x184>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	689a      	ldr	r2, [r3, #8]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002a56:	609a      	str	r2, [r3, #8]
 8002a58:	e03a      	b.n	8002ad0 <HAL_ADC_Start_IT+0x184>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a25      	ldr	r2, [pc, #148]	@ (8002af4 <HAL_ADC_Start_IT+0x1a8>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d10e      	bne.n	8002a82 <HAL_ADC_Start_IT+0x136>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d107      	bne.n	8002a82 <HAL_ADC_Start_IT+0x136>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002a80:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002a82:	4b1b      	ldr	r3, [pc, #108]	@ (8002af0 <HAL_ADC_Start_IT+0x1a4>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f003 0310 	and.w	r3, r3, #16
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d120      	bne.n	8002ad0 <HAL_ADC_Start_IT+0x184>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a19      	ldr	r2, [pc, #100]	@ (8002af8 <HAL_ADC_Start_IT+0x1ac>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d11b      	bne.n	8002ad0 <HAL_ADC_Start_IT+0x184>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d114      	bne.n	8002ad0 <HAL_ADC_Start_IT+0x184>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	689a      	ldr	r2, [r3, #8]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002ab4:	609a      	str	r2, [r3, #8]
 8002ab6:	e00b      	b.n	8002ad0 <HAL_ADC_Start_IT+0x184>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002abc:	f043 0210 	orr.w	r2, r3, #16
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac8:	f043 0201 	orr.w	r2, r3, #1
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002ad0:	2300      	movs	r3, #0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3714      	adds	r7, #20
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr
 8002ade:	bf00      	nop
 8002ae0:	20000000 	.word	0x20000000
 8002ae4:	431bde83 	.word	0x431bde83
 8002ae8:	fffff8fe 	.word	0xfffff8fe
 8002aec:	04000020 	.word	0x04000020
 8002af0:	40012300 	.word	0x40012300
 8002af4:	40012000 	.word	0x40012000
 8002af8:	40012200 	.word	0x40012200

08002afc <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b086      	sub	sp, #24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8002b04:	2300      	movs	r3, #0
 8002b06:	617b      	str	r3, [r7, #20]
 8002b08:	2300      	movs	r3, #0
 8002b0a:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f003 0302 	and.w	r3, r3, #2
 8002b22:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	f003 0320 	and.w	r3, r3, #32
 8002b2a:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d049      	beq.n	8002bc6 <HAL_ADC_IRQHandler+0xca>
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d046      	beq.n	8002bc6 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b3c:	f003 0310 	and.w	r3, r3, #16
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d105      	bne.n	8002b50 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b48:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d12b      	bne.n	8002bb6 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d127      	bne.n	8002bb6 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b6c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d006      	beq.n	8002b82 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d119      	bne.n	8002bb6 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f022 0220 	bic.w	r2, r2, #32
 8002b90:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b96:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d105      	bne.n	8002bb6 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bae:	f043 0201 	orr.w	r2, r3, #1
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f01a fd0a 	bl	801d5d0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f06f 0212 	mvn.w	r2, #18
 8002bc4:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f003 0304 	and.w	r3, r3, #4
 8002bcc:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bd4:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d057      	beq.n	8002c8c <HAL_ADC_IRQHandler+0x190>
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d054      	beq.n	8002c8c <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be6:	f003 0310 	and.w	r3, r3, #16
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d105      	bne.n	8002bfa <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf2:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d139      	bne.n	8002c7c <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c0e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d006      	beq.n	8002c24 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d12b      	bne.n	8002c7c <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d124      	bne.n	8002c7c <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d11d      	bne.n	8002c7c <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d119      	bne.n	8002c7c <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	685a      	ldr	r2, [r3, #4]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c56:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d105      	bne.n	8002c7c <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c74:	f043 0201 	orr.w	r2, r3, #1
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f000 fac3 	bl	8003208 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f06f 020c 	mvn.w	r2, #12
 8002c8a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f003 0301 	and.w	r3, r3, #1
 8002c92:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c9a:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d017      	beq.n	8002cd2 <HAL_ADC_IRQHandler+0x1d6>
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d014      	beq.n	8002cd2 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0301 	and.w	r3, r3, #1
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d10d      	bne.n	8002cd2 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cba:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 f837 	bl	8002d36 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f06f 0201 	mvn.w	r2, #1
 8002cd0:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f003 0320 	and.w	r3, r3, #32
 8002cd8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002ce0:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d015      	beq.n	8002d14 <HAL_ADC_IRQHandler+0x218>
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d012      	beq.n	8002d14 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cf2:	f043 0202 	orr.w	r2, r3, #2
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f06f 0220 	mvn.w	r2, #32
 8002d02:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f000 f820 	bl	8002d4a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f06f 0220 	mvn.w	r2, #32
 8002d12:	601a      	str	r2, [r3, #0]
  }
}
 8002d14:	bf00      	nop
 8002d16:	3718      	adds	r7, #24
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	370c      	adds	r7, #12
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr

08002d36 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002d36:	b480      	push	{r7}
 8002d38:	b083      	sub	sp, #12
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002d3e:	bf00      	nop
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	b083      	sub	sp, #12
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002d52:	bf00      	nop
 8002d54:	370c      	adds	r7, #12
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
	...

08002d60 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d101      	bne.n	8002d7c <HAL_ADC_ConfigChannel+0x1c>
 8002d78:	2302      	movs	r3, #2
 8002d7a:	e13a      	b.n	8002ff2 <HAL_ADC_ConfigChannel+0x292>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2b09      	cmp	r3, #9
 8002d8a:	d93a      	bls.n	8002e02 <HAL_ADC_ConfigChannel+0xa2>
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d94:	d035      	beq.n	8002e02 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	68d9      	ldr	r1, [r3, #12]
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	461a      	mov	r2, r3
 8002da4:	4613      	mov	r3, r2
 8002da6:	005b      	lsls	r3, r3, #1
 8002da8:	4413      	add	r3, r2
 8002daa:	3b1e      	subs	r3, #30
 8002dac:	2207      	movs	r2, #7
 8002dae:	fa02 f303 	lsl.w	r3, r2, r3
 8002db2:	43da      	mvns	r2, r3
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	400a      	ands	r2, r1
 8002dba:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a8f      	ldr	r2, [pc, #572]	@ (8003000 <HAL_ADC_ConfigChannel+0x2a0>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d10a      	bne.n	8002ddc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	68d9      	ldr	r1, [r3, #12]
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	061a      	lsls	r2, r3, #24
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002dda:	e039      	b.n	8002e50 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	68d9      	ldr	r1, [r3, #12]
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	689a      	ldr	r2, [r3, #8]
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	b29b      	uxth	r3, r3
 8002dec:	4618      	mov	r0, r3
 8002dee:	4603      	mov	r3, r0
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	4403      	add	r3, r0
 8002df4:	3b1e      	subs	r3, #30
 8002df6:	409a      	lsls	r2, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	430a      	orrs	r2, r1
 8002dfe:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e00:	e026      	b.n	8002e50 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	6919      	ldr	r1, [r3, #16]
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	b29b      	uxth	r3, r3
 8002e0e:	461a      	mov	r2, r3
 8002e10:	4613      	mov	r3, r2
 8002e12:	005b      	lsls	r3, r3, #1
 8002e14:	4413      	add	r3, r2
 8002e16:	f003 031f 	and.w	r3, r3, #31
 8002e1a:	2207      	movs	r2, #7
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	43da      	mvns	r2, r3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	400a      	ands	r2, r1
 8002e28:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	6919      	ldr	r1, [r3, #16]
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	689a      	ldr	r2, [r3, #8]
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	005b      	lsls	r3, r3, #1
 8002e40:	4403      	add	r3, r0
 8002e42:	f003 031f 	and.w	r3, r3, #31
 8002e46:	409a      	lsls	r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	430a      	orrs	r2, r1
 8002e4e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	2b06      	cmp	r3, #6
 8002e56:	d824      	bhi.n	8002ea2 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	685a      	ldr	r2, [r3, #4]
 8002e62:	4613      	mov	r3, r2
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	4413      	add	r3, r2
 8002e68:	3b05      	subs	r3, #5
 8002e6a:	221f      	movs	r2, #31
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	43da      	mvns	r2, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	400a      	ands	r2, r1
 8002e78:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	4618      	mov	r0, r3
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685a      	ldr	r2, [r3, #4]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	4413      	add	r3, r2
 8002e92:	3b05      	subs	r3, #5
 8002e94:	fa00 f203 	lsl.w	r2, r0, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002ea0:	e04c      	b.n	8002f3c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	2b0c      	cmp	r3, #12
 8002ea8:	d824      	bhi.n	8002ef4 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685a      	ldr	r2, [r3, #4]
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	4413      	add	r3, r2
 8002eba:	3b23      	subs	r3, #35	@ 0x23
 8002ebc:	221f      	movs	r2, #31
 8002ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec2:	43da      	mvns	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	400a      	ands	r2, r1
 8002eca:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	4618      	mov	r0, r3
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	685a      	ldr	r2, [r3, #4]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	4413      	add	r3, r2
 8002ee4:	3b23      	subs	r3, #35	@ 0x23
 8002ee6:	fa00 f203 	lsl.w	r2, r0, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	430a      	orrs	r2, r1
 8002ef0:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ef2:	e023      	b.n	8002f3c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	685a      	ldr	r2, [r3, #4]
 8002efe:	4613      	mov	r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	4413      	add	r3, r2
 8002f04:	3b41      	subs	r3, #65	@ 0x41
 8002f06:	221f      	movs	r2, #31
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	43da      	mvns	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	400a      	ands	r2, r1
 8002f14:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	4618      	mov	r0, r3
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685a      	ldr	r2, [r3, #4]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	4413      	add	r3, r2
 8002f2e:	3b41      	subs	r3, #65	@ 0x41
 8002f30:	fa00 f203 	lsl.w	r2, r0, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a30      	ldr	r2, [pc, #192]	@ (8003004 <HAL_ADC_ConfigChannel+0x2a4>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d10a      	bne.n	8002f5c <HAL_ADC_ConfigChannel+0x1fc>
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002f4e:	d105      	bne.n	8002f5c <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002f50:	4b2d      	ldr	r3, [pc, #180]	@ (8003008 <HAL_ADC_ConfigChannel+0x2a8>)
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	4a2c      	ldr	r2, [pc, #176]	@ (8003008 <HAL_ADC_ConfigChannel+0x2a8>)
 8002f56:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002f5a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a28      	ldr	r2, [pc, #160]	@ (8003004 <HAL_ADC_ConfigChannel+0x2a4>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d10f      	bne.n	8002f86 <HAL_ADC_ConfigChannel+0x226>
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2b12      	cmp	r3, #18
 8002f6c:	d10b      	bne.n	8002f86 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002f6e:	4b26      	ldr	r3, [pc, #152]	@ (8003008 <HAL_ADC_ConfigChannel+0x2a8>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	4a25      	ldr	r2, [pc, #148]	@ (8003008 <HAL_ADC_ConfigChannel+0x2a8>)
 8002f74:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002f78:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002f7a:	4b23      	ldr	r3, [pc, #140]	@ (8003008 <HAL_ADC_ConfigChannel+0x2a8>)
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	4a22      	ldr	r2, [pc, #136]	@ (8003008 <HAL_ADC_ConfigChannel+0x2a8>)
 8002f80:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f84:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a1e      	ldr	r2, [pc, #120]	@ (8003004 <HAL_ADC_ConfigChannel+0x2a4>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d12b      	bne.n	8002fe8 <HAL_ADC_ConfigChannel+0x288>
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a1a      	ldr	r2, [pc, #104]	@ (8003000 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d003      	beq.n	8002fa2 <HAL_ADC_ConfigChannel+0x242>
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2b11      	cmp	r3, #17
 8002fa0:	d122      	bne.n	8002fe8 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002fa2:	4b19      	ldr	r3, [pc, #100]	@ (8003008 <HAL_ADC_ConfigChannel+0x2a8>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	4a18      	ldr	r2, [pc, #96]	@ (8003008 <HAL_ADC_ConfigChannel+0x2a8>)
 8002fa8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002fac:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002fae:	4b16      	ldr	r3, [pc, #88]	@ (8003008 <HAL_ADC_ConfigChannel+0x2a8>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	4a15      	ldr	r2, [pc, #84]	@ (8003008 <HAL_ADC_ConfigChannel+0x2a8>)
 8002fb4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002fb8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a10      	ldr	r2, [pc, #64]	@ (8003000 <HAL_ADC_ConfigChannel+0x2a0>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d111      	bne.n	8002fe8 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002fc4:	4b11      	ldr	r3, [pc, #68]	@ (800300c <HAL_ADC_ConfigChannel+0x2ac>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a11      	ldr	r2, [pc, #68]	@ (8003010 <HAL_ADC_ConfigChannel+0x2b0>)
 8002fca:	fba2 2303 	umull	r2, r3, r2, r3
 8002fce:	0c9a      	lsrs	r2, r3, #18
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	4413      	add	r3, r2
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002fda:	e002      	b.n	8002fe2 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	3b01      	subs	r3, #1
 8002fe0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d1f9      	bne.n	8002fdc <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr
 8002ffe:	bf00      	nop
 8003000:	10000012 	.word	0x10000012
 8003004:	40012000 	.word	0x40012000
 8003008:	40012300 	.word	0x40012300
 800300c:	20000000 	.word	0x20000000
 8003010:	431bde83 	.word	0x431bde83

08003014 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800301c:	4b78      	ldr	r3, [pc, #480]	@ (8003200 <ADC_Init+0x1ec>)
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	4a77      	ldr	r2, [pc, #476]	@ (8003200 <ADC_Init+0x1ec>)
 8003022:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003026:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003028:	4b75      	ldr	r3, [pc, #468]	@ (8003200 <ADC_Init+0x1ec>)
 800302a:	685a      	ldr	r2, [r3, #4]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	4973      	ldr	r1, [pc, #460]	@ (8003200 <ADC_Init+0x1ec>)
 8003032:	4313      	orrs	r3, r2
 8003034:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	685a      	ldr	r2, [r3, #4]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003044:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	6859      	ldr	r1, [r3, #4]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	691b      	ldr	r3, [r3, #16]
 8003050:	021a      	lsls	r2, r3, #8
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	430a      	orrs	r2, r1
 8003058:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	685a      	ldr	r2, [r3, #4]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003068:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	6859      	ldr	r1, [r3, #4]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	430a      	orrs	r2, r1
 800307a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	689a      	ldr	r2, [r3, #8]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800308a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	6899      	ldr	r1, [r3, #8]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	68da      	ldr	r2, [r3, #12]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	430a      	orrs	r2, r1
 800309c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030a2:	4a58      	ldr	r2, [pc, #352]	@ (8003204 <ADC_Init+0x1f0>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d022      	beq.n	80030ee <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	689a      	ldr	r2, [r3, #8]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030b6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	6899      	ldr	r1, [r3, #8]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	430a      	orrs	r2, r1
 80030c8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80030d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	6899      	ldr	r1, [r3, #8]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	430a      	orrs	r2, r1
 80030ea:	609a      	str	r2, [r3, #8]
 80030ec:	e00f      	b.n	800310e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	689a      	ldr	r2, [r3, #8]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	689a      	ldr	r2, [r3, #8]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800310c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	689a      	ldr	r2, [r3, #8]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f022 0202 	bic.w	r2, r2, #2
 800311c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	6899      	ldr	r1, [r3, #8]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	699b      	ldr	r3, [r3, #24]
 8003128:	005a      	lsls	r2, r3, #1
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	430a      	orrs	r2, r1
 8003130:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d01b      	beq.n	8003174 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	685a      	ldr	r2, [r3, #4]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800314a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	685a      	ldr	r2, [r3, #4]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800315a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	6859      	ldr	r1, [r3, #4]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003166:	3b01      	subs	r3, #1
 8003168:	035a      	lsls	r2, r3, #13
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	430a      	orrs	r2, r1
 8003170:	605a      	str	r2, [r3, #4]
 8003172:	e007      	b.n	8003184 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	685a      	ldr	r2, [r3, #4]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003182:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003192:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	69db      	ldr	r3, [r3, #28]
 800319e:	3b01      	subs	r3, #1
 80031a0:	051a      	lsls	r2, r3, #20
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	430a      	orrs	r2, r1
 80031a8:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	689a      	ldr	r2, [r3, #8]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80031b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	6899      	ldr	r1, [r3, #8]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80031c6:	025a      	lsls	r2, r3, #9
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	430a      	orrs	r2, r1
 80031ce:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	689a      	ldr	r2, [r3, #8]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	6899      	ldr	r1, [r3, #8]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	695b      	ldr	r3, [r3, #20]
 80031ea:	029a      	lsls	r2, r3, #10
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	430a      	orrs	r2, r1
 80031f2:	609a      	str	r2, [r3, #8]
}
 80031f4:	bf00      	nop
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr
 8003200:	40012300 	.word	0x40012300
 8003204:	0f000001 	.word	0x0f000001

08003208 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003210:	bf00      	nop
 8003212:	370c      	adds	r7, #12
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr

0800321c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800321c:	b480      	push	{r7}
 800321e:	b085      	sub	sp, #20
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f003 0307 	and.w	r3, r3, #7
 800322a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800322c:	4b0b      	ldr	r3, [pc, #44]	@ (800325c <__NVIC_SetPriorityGrouping+0x40>)
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003232:	68ba      	ldr	r2, [r7, #8]
 8003234:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003238:	4013      	ands	r3, r2
 800323a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003244:	4b06      	ldr	r3, [pc, #24]	@ (8003260 <__NVIC_SetPriorityGrouping+0x44>)
 8003246:	4313      	orrs	r3, r2
 8003248:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800324a:	4a04      	ldr	r2, [pc, #16]	@ (800325c <__NVIC_SetPriorityGrouping+0x40>)
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	60d3      	str	r3, [r2, #12]
}
 8003250:	bf00      	nop
 8003252:	3714      	adds	r7, #20
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr
 800325c:	e000ed00 	.word	0xe000ed00
 8003260:	05fa0000 	.word	0x05fa0000

08003264 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003264:	b480      	push	{r7}
 8003266:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003268:	4b04      	ldr	r3, [pc, #16]	@ (800327c <__NVIC_GetPriorityGrouping+0x18>)
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	0a1b      	lsrs	r3, r3, #8
 800326e:	f003 0307 	and.w	r3, r3, #7
}
 8003272:	4618      	mov	r0, r3
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr
 800327c:	e000ed00 	.word	0xe000ed00

08003280 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	4603      	mov	r3, r0
 8003288:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800328a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800328e:	2b00      	cmp	r3, #0
 8003290:	db0b      	blt.n	80032aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003292:	79fb      	ldrb	r3, [r7, #7]
 8003294:	f003 021f 	and.w	r2, r3, #31
 8003298:	4907      	ldr	r1, [pc, #28]	@ (80032b8 <__NVIC_EnableIRQ+0x38>)
 800329a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800329e:	095b      	lsrs	r3, r3, #5
 80032a0:	2001      	movs	r0, #1
 80032a2:	fa00 f202 	lsl.w	r2, r0, r2
 80032a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80032aa:	bf00      	nop
 80032ac:	370c      	adds	r7, #12
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	e000e100 	.word	0xe000e100

080032bc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	4603      	mov	r3, r0
 80032c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	db12      	blt.n	80032f4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032ce:	79fb      	ldrb	r3, [r7, #7]
 80032d0:	f003 021f 	and.w	r2, r3, #31
 80032d4:	490a      	ldr	r1, [pc, #40]	@ (8003300 <__NVIC_DisableIRQ+0x44>)
 80032d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032da:	095b      	lsrs	r3, r3, #5
 80032dc:	2001      	movs	r0, #1
 80032de:	fa00 f202 	lsl.w	r2, r0, r2
 80032e2:	3320      	adds	r3, #32
 80032e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80032e8:	f3bf 8f4f 	dsb	sy
}
 80032ec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80032ee:	f3bf 8f6f 	isb	sy
}
 80032f2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80032f4:	bf00      	nop
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr
 8003300:	e000e100 	.word	0xe000e100

08003304 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	4603      	mov	r3, r0
 800330c:	6039      	str	r1, [r7, #0]
 800330e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003310:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003314:	2b00      	cmp	r3, #0
 8003316:	db0a      	blt.n	800332e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	b2da      	uxtb	r2, r3
 800331c:	490c      	ldr	r1, [pc, #48]	@ (8003350 <__NVIC_SetPriority+0x4c>)
 800331e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003322:	0112      	lsls	r2, r2, #4
 8003324:	b2d2      	uxtb	r2, r2
 8003326:	440b      	add	r3, r1
 8003328:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800332c:	e00a      	b.n	8003344 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	b2da      	uxtb	r2, r3
 8003332:	4908      	ldr	r1, [pc, #32]	@ (8003354 <__NVIC_SetPriority+0x50>)
 8003334:	79fb      	ldrb	r3, [r7, #7]
 8003336:	f003 030f 	and.w	r3, r3, #15
 800333a:	3b04      	subs	r3, #4
 800333c:	0112      	lsls	r2, r2, #4
 800333e:	b2d2      	uxtb	r2, r2
 8003340:	440b      	add	r3, r1
 8003342:	761a      	strb	r2, [r3, #24]
}
 8003344:	bf00      	nop
 8003346:	370c      	adds	r7, #12
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr
 8003350:	e000e100 	.word	0xe000e100
 8003354:	e000ed00 	.word	0xe000ed00

08003358 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003358:	b480      	push	{r7}
 800335a:	b089      	sub	sp, #36	@ 0x24
 800335c:	af00      	add	r7, sp, #0
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	60b9      	str	r1, [r7, #8]
 8003362:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f003 0307 	and.w	r3, r3, #7
 800336a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	f1c3 0307 	rsb	r3, r3, #7
 8003372:	2b04      	cmp	r3, #4
 8003374:	bf28      	it	cs
 8003376:	2304      	movcs	r3, #4
 8003378:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	3304      	adds	r3, #4
 800337e:	2b06      	cmp	r3, #6
 8003380:	d902      	bls.n	8003388 <NVIC_EncodePriority+0x30>
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	3b03      	subs	r3, #3
 8003386:	e000      	b.n	800338a <NVIC_EncodePriority+0x32>
 8003388:	2300      	movs	r3, #0
 800338a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800338c:	f04f 32ff 	mov.w	r2, #4294967295
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	fa02 f303 	lsl.w	r3, r2, r3
 8003396:	43da      	mvns	r2, r3
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	401a      	ands	r2, r3
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033a0:	f04f 31ff 	mov.w	r1, #4294967295
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	fa01 f303 	lsl.w	r3, r1, r3
 80033aa:	43d9      	mvns	r1, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033b0:	4313      	orrs	r3, r2
         );
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3724      	adds	r7, #36	@ 0x24
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr

080033be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033be:	b580      	push	{r7, lr}
 80033c0:	b082      	sub	sp, #8
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f7ff ff28 	bl	800321c <__NVIC_SetPriorityGrouping>
}
 80033cc:	bf00      	nop
 80033ce:	3708      	adds	r7, #8
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b086      	sub	sp, #24
 80033d8:	af00      	add	r7, sp, #0
 80033da:	4603      	mov	r3, r0
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
 80033e0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80033e2:	2300      	movs	r3, #0
 80033e4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033e6:	f7ff ff3d 	bl	8003264 <__NVIC_GetPriorityGrouping>
 80033ea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	68b9      	ldr	r1, [r7, #8]
 80033f0:	6978      	ldr	r0, [r7, #20]
 80033f2:	f7ff ffb1 	bl	8003358 <NVIC_EncodePriority>
 80033f6:	4602      	mov	r2, r0
 80033f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033fc:	4611      	mov	r1, r2
 80033fe:	4618      	mov	r0, r3
 8003400:	f7ff ff80 	bl	8003304 <__NVIC_SetPriority>
}
 8003404:	bf00      	nop
 8003406:	3718      	adds	r7, #24
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}

0800340c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	4603      	mov	r3, r0
 8003414:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341a:	4618      	mov	r0, r3
 800341c:	f7ff ff30 	bl	8003280 <__NVIC_EnableIRQ>
}
 8003420:	bf00      	nop
 8003422:	3708      	adds	r7, #8
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}

08003428 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
 800342e:	4603      	mov	r3, r0
 8003430:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003436:	4618      	mov	r0, r3
 8003438:	f7ff ff40 	bl	80032bc <__NVIC_DisableIRQ>
}
 800343c:	bf00      	nop
 800343e:	3708      	adds	r7, #8
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}

08003444 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d101      	bne.n	8003456 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e054      	b.n	8003500 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	7f5b      	ldrb	r3, [r3, #29]
 800345a:	b2db      	uxtb	r3, r3
 800345c:	2b00      	cmp	r3, #0
 800345e:	d105      	bne.n	800346c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2200      	movs	r2, #0
 8003464:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f7fe f866 	bl	8001538 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2202      	movs	r2, #2
 8003470:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	791b      	ldrb	r3, [r3, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10c      	bne.n	8003494 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a22      	ldr	r2, [pc, #136]	@ (8003508 <HAL_CRC_Init+0xc4>)
 8003480:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	689a      	ldr	r2, [r3, #8]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f022 0218 	bic.w	r2, r2, #24
 8003490:	609a      	str	r2, [r3, #8]
 8003492:	e00c      	b.n	80034ae <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6899      	ldr	r1, [r3, #8]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	461a      	mov	r2, r3
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 f94c 	bl	800373c <HAL_CRCEx_Polynomial_Set>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e028      	b.n	8003500 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	795b      	ldrb	r3, [r3, #5]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d105      	bne.n	80034c2 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f04f 32ff 	mov.w	r2, #4294967295
 80034be:	611a      	str	r2, [r3, #16]
 80034c0:	e004      	b.n	80034cc <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	6912      	ldr	r2, [r2, #16]
 80034ca:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	695a      	ldr	r2, [r3, #20]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	430a      	orrs	r2, r1
 80034e0:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	699a      	ldr	r2, [r3, #24]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	430a      	orrs	r2, r1
 80034f6:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2201      	movs	r2, #1
 80034fc:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80034fe:	2300      	movs	r3, #0
}
 8003500:	4618      	mov	r0, r3
 8003502:	3708      	adds	r7, #8
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}
 8003508:	04c11db7 	.word	0x04c11db7

0800350c <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b086      	sub	sp, #24
 8003510:	af00      	add	r7, sp, #0
 8003512:	60f8      	str	r0, [r7, #12]
 8003514:	60b9      	str	r1, [r7, #8]
 8003516:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8003518:	2300      	movs	r3, #0
 800351a:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2202      	movs	r2, #2
 8003520:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	689a      	ldr	r2, [r3, #8]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f042 0201 	orr.w	r2, r2, #1
 8003530:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6a1b      	ldr	r3, [r3, #32]
 8003536:	2b03      	cmp	r3, #3
 8003538:	d006      	beq.n	8003548 <HAL_CRC_Calculate+0x3c>
 800353a:	2b03      	cmp	r3, #3
 800353c:	d829      	bhi.n	8003592 <HAL_CRC_Calculate+0x86>
 800353e:	2b01      	cmp	r3, #1
 8003540:	d019      	beq.n	8003576 <HAL_CRC_Calculate+0x6a>
 8003542:	2b02      	cmp	r3, #2
 8003544:	d01e      	beq.n	8003584 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8003546:	e024      	b.n	8003592 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 8003548:	2300      	movs	r3, #0
 800354a:	617b      	str	r3, [r7, #20]
 800354c:	e00a      	b.n	8003564 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	68ba      	ldr	r2, [r7, #8]
 8003554:	441a      	add	r2, r3
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	6812      	ldr	r2, [r2, #0]
 800355c:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	3301      	adds	r3, #1
 8003562:	617b      	str	r3, [r7, #20]
 8003564:	697a      	ldr	r2, [r7, #20]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	429a      	cmp	r2, r3
 800356a:	d3f0      	bcc.n	800354e <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	613b      	str	r3, [r7, #16]
      break;
 8003574:	e00e      	b.n	8003594 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	68b9      	ldr	r1, [r7, #8]
 800357a:	68f8      	ldr	r0, [r7, #12]
 800357c:	f000 f812 	bl	80035a4 <CRC_Handle_8>
 8003580:	6138      	str	r0, [r7, #16]
      break;
 8003582:	e007      	b.n	8003594 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	68b9      	ldr	r1, [r7, #8]
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f000 f89d 	bl	80036c8 <CRC_Handle_16>
 800358e:	6138      	str	r0, [r7, #16]
      break;
 8003590:	e000      	b.n	8003594 <HAL_CRC_Calculate+0x88>
      break;
 8003592:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2201      	movs	r2, #1
 8003598:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800359a:	693b      	ldr	r3, [r7, #16]
}
 800359c:	4618      	mov	r0, r3
 800359e:	3718      	adds	r7, #24
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}

080035a4 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b089      	sub	sp, #36	@ 0x24
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	60b9      	str	r1, [r7, #8]
 80035ae:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 80035b0:	2300      	movs	r3, #0
 80035b2:	61fb      	str	r3, [r7, #28]
 80035b4:	e023      	b.n	80035fe <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	68ba      	ldr	r2, [r7, #8]
 80035bc:	4413      	add	r3, r2
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	3301      	adds	r3, #1
 80035c8:	68b9      	ldr	r1, [r7, #8]
 80035ca:	440b      	add	r3, r1
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80035d0:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	3302      	adds	r3, #2
 80035d8:	68b9      	ldr	r1, [r7, #8]
 80035da:	440b      	add	r3, r1
 80035dc:	781b      	ldrb	r3, [r3, #0]
 80035de:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80035e0:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	3303      	adds	r3, #3
 80035e8:	68b9      	ldr	r1, [r7, #8]
 80035ea:	440b      	add	r3, r1
 80035ec:	781b      	ldrb	r3, [r3, #0]
 80035ee:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80035f4:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80035f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	3301      	adds	r3, #1
 80035fc:	61fb      	str	r3, [r7, #28]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	089b      	lsrs	r3, r3, #2
 8003602:	69fa      	ldr	r2, [r7, #28]
 8003604:	429a      	cmp	r2, r3
 8003606:	d3d6      	bcc.n	80035b6 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f003 0303 	and.w	r3, r3, #3
 800360e:	2b00      	cmp	r3, #0
 8003610:	d051      	beq.n	80036b6 <CRC_Handle_8+0x112>
  {
    if ((BufferLength % 4U) == 1U)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f003 0303 	and.w	r3, r3, #3
 8003618:	2b01      	cmp	r3, #1
 800361a:	d108      	bne.n	800362e <CRC_Handle_8+0x8a>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	68ba      	ldr	r2, [r7, #8]
 8003622:	4413      	add	r3, r2
 8003624:	68fa      	ldr	r2, [r7, #12]
 8003626:	6812      	ldr	r2, [r2, #0]
 8003628:	781b      	ldrb	r3, [r3, #0]
 800362a:	7013      	strb	r3, [r2, #0]
 800362c:	e043      	b.n	80036b6 <CRC_Handle_8+0x112>
    }
    else if ((BufferLength % 4U) == 2U)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f003 0303 	and.w	r3, r3, #3
 8003634:	2b02      	cmp	r3, #2
 8003636:	d118      	bne.n	800366a <CRC_Handle_8+0xc6>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	68ba      	ldr	r2, [r7, #8]
 800363e:	4413      	add	r3, r2
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	b21b      	sxth	r3, r3
 8003644:	021b      	lsls	r3, r3, #8
 8003646:	b21a      	sxth	r2, r3
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	3301      	adds	r3, #1
 800364e:	68b9      	ldr	r1, [r7, #8]
 8003650:	440b      	add	r3, r1
 8003652:	781b      	ldrb	r3, [r3, #0]
 8003654:	b21b      	sxth	r3, r3
 8003656:	4313      	orrs	r3, r2
 8003658:	b21b      	sxth	r3, r3
 800365a:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	8b7a      	ldrh	r2, [r7, #26]
 8003666:	801a      	strh	r2, [r3, #0]
 8003668:	e025      	b.n	80036b6 <CRC_Handle_8+0x112>
    }
    else if ((BufferLength % 4U) == 3U)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	f003 0303 	and.w	r3, r3, #3
 8003670:	2b03      	cmp	r3, #3
 8003672:	d120      	bne.n	80036b6 <CRC_Handle_8+0x112>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	68ba      	ldr	r2, [r7, #8]
 800367a:	4413      	add	r3, r2
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	b21b      	sxth	r3, r3
 8003680:	021b      	lsls	r3, r3, #8
 8003682:	b21a      	sxth	r2, r3
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	3301      	adds	r3, #1
 800368a:	68b9      	ldr	r1, [r7, #8]
 800368c:	440b      	add	r3, r1
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	b21b      	sxth	r3, r3
 8003692:	4313      	orrs	r3, r2
 8003694:	b21b      	sxth	r3, r3
 8003696:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	8b7a      	ldrh	r2, [r7, #26]
 80036a2:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 80036a4:	69fb      	ldr	r3, [r7, #28]
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	3302      	adds	r3, #2
 80036aa:	68ba      	ldr	r2, [r7, #8]
 80036ac:	4413      	add	r3, r2
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	6812      	ldr	r2, [r2, #0]
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	7013      	strb	r3, [r2, #0]
      /* Nothing to do */
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3724      	adds	r7, #36	@ 0x24
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr

080036c8 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b087      	sub	sp, #28
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 80036d4:	2300      	movs	r3, #0
 80036d6:	617b      	str	r3, [r7, #20]
 80036d8:	e013      	b.n	8003702 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	68ba      	ldr	r2, [r7, #8]
 80036e0:	4413      	add	r3, r2
 80036e2:	881b      	ldrh	r3, [r3, #0]
 80036e4:	041a      	lsls	r2, r3, #16
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	3302      	adds	r3, #2
 80036ec:	68b9      	ldr	r1, [r7, #8]
 80036ee:	440b      	add	r3, r1
 80036f0:	881b      	ldrh	r3, [r3, #0]
 80036f2:	4619      	mov	r1, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	430a      	orrs	r2, r1
 80036fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	3301      	adds	r3, #1
 8003700:	617b      	str	r3, [r7, #20]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	085b      	lsrs	r3, r3, #1
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	429a      	cmp	r2, r3
 800370a:	d3e6      	bcc.n	80036da <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f003 0301 	and.w	r3, r3, #1
 8003712:	2b00      	cmp	r3, #0
 8003714:	d009      	beq.n	800372a <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	68ba      	ldr	r2, [r7, #8]
 8003722:	4413      	add	r3, r2
 8003724:	881a      	ldrh	r2, [r3, #0]
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
}
 8003730:	4618      	mov	r0, r3
 8003732:	371c      	adds	r7, #28
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800373c:	b480      	push	{r7}
 800373e:	b087      	sub	sp, #28
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003748:	2300      	movs	r3, #0
 800374a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800374c:	231f      	movs	r3, #31
 800374e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	f003 0301 	and.w	r3, r3, #1
 8003756:	2b00      	cmp	r3, #0
 8003758:	d102      	bne.n	8003760 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	75fb      	strb	r3, [r7, #23]
 800375e:	e063      	b.n	8003828 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003760:	bf00      	nop
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	1e5a      	subs	r2, r3, #1
 8003766:	613a      	str	r2, [r7, #16]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d009      	beq.n	8003780 <HAL_CRCEx_Polynomial_Set+0x44>
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	f003 031f 	and.w	r3, r3, #31
 8003772:	68ba      	ldr	r2, [r7, #8]
 8003774:	fa22 f303 	lsr.w	r3, r2, r3
 8003778:	f003 0301 	and.w	r3, r3, #1
 800377c:	2b00      	cmp	r3, #0
 800377e:	d0f0      	beq.n	8003762 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2b18      	cmp	r3, #24
 8003784:	d846      	bhi.n	8003814 <HAL_CRCEx_Polynomial_Set+0xd8>
 8003786:	a201      	add	r2, pc, #4	@ (adr r2, 800378c <HAL_CRCEx_Polynomial_Set+0x50>)
 8003788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800378c:	0800381b 	.word	0x0800381b
 8003790:	08003815 	.word	0x08003815
 8003794:	08003815 	.word	0x08003815
 8003798:	08003815 	.word	0x08003815
 800379c:	08003815 	.word	0x08003815
 80037a0:	08003815 	.word	0x08003815
 80037a4:	08003815 	.word	0x08003815
 80037a8:	08003815 	.word	0x08003815
 80037ac:	08003809 	.word	0x08003809
 80037b0:	08003815 	.word	0x08003815
 80037b4:	08003815 	.word	0x08003815
 80037b8:	08003815 	.word	0x08003815
 80037bc:	08003815 	.word	0x08003815
 80037c0:	08003815 	.word	0x08003815
 80037c4:	08003815 	.word	0x08003815
 80037c8:	08003815 	.word	0x08003815
 80037cc:	080037fd 	.word	0x080037fd
 80037d0:	08003815 	.word	0x08003815
 80037d4:	08003815 	.word	0x08003815
 80037d8:	08003815 	.word	0x08003815
 80037dc:	08003815 	.word	0x08003815
 80037e0:	08003815 	.word	0x08003815
 80037e4:	08003815 	.word	0x08003815
 80037e8:	08003815 	.word	0x08003815
 80037ec:	080037f1 	.word	0x080037f1
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	2b06      	cmp	r3, #6
 80037f4:	d913      	bls.n	800381e <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80037fa:	e010      	b.n	800381e <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	2b07      	cmp	r3, #7
 8003800:	d90f      	bls.n	8003822 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003806:	e00c      	b.n	8003822 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	2b0f      	cmp	r3, #15
 800380c:	d90b      	bls.n	8003826 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8003812:	e008      	b.n	8003826 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	75fb      	strb	r3, [r7, #23]
        break;
 8003818:	e006      	b.n	8003828 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800381a:	bf00      	nop
 800381c:	e004      	b.n	8003828 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800381e:	bf00      	nop
 8003820:	e002      	b.n	8003828 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003822:	bf00      	nop
 8003824:	e000      	b.n	8003828 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8003826:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8003828:	7dfb      	ldrb	r3, [r7, #23]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d10d      	bne.n	800384a <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	68ba      	ldr	r2, [r7, #8]
 8003834:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	f023 0118 	bic.w	r1, r3, #24
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	430a      	orrs	r2, r1
 8003848:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800384a:	7dfb      	ldrb	r3, [r7, #23]
}
 800384c:	4618      	mov	r0, r3
 800384e:	371c      	adds	r7, #28
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr

08003858 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b082      	sub	sp, #8
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d101      	bne.n	800386a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e014      	b.n	8003894 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	791b      	ldrb	r3, [r3, #4]
 800386e:	b2db      	uxtb	r3, r3
 8003870:	2b00      	cmp	r3, #0
 8003872:	d105      	bne.n	8003880 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f7fd fe7c 	bl	8001578 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2202      	movs	r2, #2
 8003884:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2201      	movs	r2, #1
 8003890:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	3708      	adds	r7, #8
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d101      	bne.n	80038b0 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e046      	b.n	800393e <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	795b      	ldrb	r3, [r3, #5]
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d101      	bne.n	80038bc <HAL_DAC_Start+0x20>
 80038b8:	2302      	movs	r3, #2
 80038ba:	e040      	b.n	800393e <HAL_DAC_Start+0xa2>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2201      	movs	r2, #1
 80038c0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2202      	movs	r2, #2
 80038c6:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	6819      	ldr	r1, [r3, #0]
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	f003 0310 	and.w	r3, r3, #16
 80038d4:	2201      	movs	r2, #1
 80038d6:	409a      	lsls	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	430a      	orrs	r2, r1
 80038de:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d10f      	bne.n	8003906 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 80038f0:	2b3c      	cmp	r3, #60	@ 0x3c
 80038f2:	d11d      	bne.n	8003930 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	685a      	ldr	r2, [r3, #4]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f042 0201 	orr.w	r2, r2, #1
 8003902:	605a      	str	r2, [r3, #4]
 8003904:	e014      	b.n	8003930 <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	f003 0310 	and.w	r3, r3, #16
 8003916:	213c      	movs	r1, #60	@ 0x3c
 8003918:	fa01 f303 	lsl.w	r3, r1, r3
 800391c:	429a      	cmp	r2, r3
 800391e:	d107      	bne.n	8003930 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	685a      	ldr	r2, [r3, #4]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f042 0202 	orr.w	r2, r2, #2
 800392e:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800393c:	2300      	movs	r3, #0
}
 800393e:	4618      	mov	r0, r3
 8003940:	370c      	adds	r7, #12
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr

0800394a <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 800394a:	b580      	push	{r7, lr}
 800394c:	b084      	sub	sp, #16
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003960:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003968:	2b00      	cmp	r3, #0
 800396a:	d01d      	beq.n	80039a8 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d018      	beq.n	80039a8 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2204      	movs	r2, #4
 800397a:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	691b      	ldr	r3, [r3, #16]
 8003980:	f043 0201 	orr.w	r2, r3, #1
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003990:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80039a0:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f000 f851 	bl	8003a4a <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d01d      	beq.n	80039ee <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d018      	beq.n	80039ee <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2204      	movs	r2, #4
 80039c0:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	f043 0202 	orr.w	r2, r3, #2
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80039d6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80039e6:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f000 f891 	bl	8003b10 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 80039ee:	bf00      	nop
 80039f0:	3710      	adds	r7, #16
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80039f6:	b480      	push	{r7}
 80039f8:	b087      	sub	sp, #28
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	60f8      	str	r0, [r7, #12]
 80039fe:	60b9      	str	r1, [r7, #8]
 8003a00:	607a      	str	r2, [r7, #4]
 8003a02:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003a04:	2300      	movs	r3, #0
 8003a06:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d101      	bne.n	8003a12 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e015      	b.n	8003a3e <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d105      	bne.n	8003a2a <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003a1e:	697a      	ldr	r2, [r7, #20]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	4413      	add	r3, r2
 8003a24:	3308      	adds	r3, #8
 8003a26:	617b      	str	r3, [r7, #20]
 8003a28:	e004      	b.n	8003a34 <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003a2a:	697a      	ldr	r2, [r7, #20]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4413      	add	r3, r2
 8003a30:	3314      	adds	r3, #20
 8003a32:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	461a      	mov	r2, r3
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	371c      	adds	r7, #28
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr

08003a4a <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003a4a:	b480      	push	{r7}
 8003a4c:	b083      	sub	sp, #12
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8003a52:	bf00      	nop
 8003a54:	370c      	adds	r7, #12
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr

08003a5e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003a5e:	b480      	push	{r7}
 8003a60:	b089      	sub	sp, #36	@ 0x24
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	60f8      	str	r0, [r7, #12]
 8003a66:	60b9      	str	r1, [r7, #8]
 8003a68:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d002      	beq.n	8003a7a <HAL_DAC_ConfigChannel+0x1c>
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d101      	bne.n	8003a7e <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e042      	b.n	8003b04 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	795b      	ldrb	r3, [r3, #5]
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d101      	bne.n	8003a8a <HAL_DAC_ConfigChannel+0x2c>
 8003a86:	2302      	movs	r3, #2
 8003a88:	e03c      	b.n	8003b04 <HAL_DAC_ConfigChannel+0xa6>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2202      	movs	r2, #2
 8003a94:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f003 0310 	and.w	r3, r3, #16
 8003aa4:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003aa8:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8003aac:	43db      	mvns	r3, r3
 8003aae:	69ba      	ldr	r2, [r7, #24]
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f003 0310 	and.w	r3, r3, #16
 8003ac6:	697a      	ldr	r2, [r7, #20]
 8003ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8003acc:	69ba      	ldr	r2, [r7, #24]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	69ba      	ldr	r2, [r7, #24]
 8003ad8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	6819      	ldr	r1, [r3, #0]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f003 0310 	and.w	r3, r3, #16
 8003ae6:	22c0      	movs	r2, #192	@ 0xc0
 8003ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aec:	43da      	mvns	r2, r3
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	400a      	ands	r2, r1
 8003af4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2201      	movs	r2, #1
 8003afa:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003b02:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	3724      	adds	r7, #36	@ 0x24
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr

08003b10 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003b18:	bf00      	nop
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b086      	sub	sp, #24
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b30:	f7fe fe64 	bl	80027fc <HAL_GetTick>
 8003b34:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d101      	bne.n	8003b40 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e099      	b.n	8003c74 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2202      	movs	r2, #2
 8003b44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 0201 	bic.w	r2, r2, #1
 8003b5e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b60:	e00f      	b.n	8003b82 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b62:	f7fe fe4b 	bl	80027fc <HAL_GetTick>
 8003b66:	4602      	mov	r2, r0
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	1ad3      	subs	r3, r2, r3
 8003b6c:	2b05      	cmp	r3, #5
 8003b6e:	d908      	bls.n	8003b82 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2220      	movs	r2, #32
 8003b74:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2203      	movs	r2, #3
 8003b7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e078      	b.n	8003c74 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0301 	and.w	r3, r3, #1
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d1e8      	bne.n	8003b62 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b98:	697a      	ldr	r2, [r7, #20]
 8003b9a:	4b38      	ldr	r3, [pc, #224]	@ (8003c7c <HAL_DMA_Init+0x158>)
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685a      	ldr	r2, [r3, #4]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bc6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a1b      	ldr	r3, [r3, #32]
 8003bcc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bce:	697a      	ldr	r2, [r7, #20]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd8:	2b04      	cmp	r3, #4
 8003bda:	d107      	bne.n	8003bec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be4:	4313      	orrs	r3, r2
 8003be6:	697a      	ldr	r2, [r7, #20]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	697a      	ldr	r2, [r7, #20]
 8003bf2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	695b      	ldr	r3, [r3, #20]
 8003bfa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	f023 0307 	bic.w	r3, r3, #7
 8003c02:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c08:	697a      	ldr	r2, [r7, #20]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c12:	2b04      	cmp	r3, #4
 8003c14:	d117      	bne.n	8003c46 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c1a:	697a      	ldr	r2, [r7, #20]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d00e      	beq.n	8003c46 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f000 fb81 	bl	8004330 <DMA_CheckFifoParam>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d008      	beq.n	8003c46 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2240      	movs	r2, #64	@ 0x40
 8003c38:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003c42:	2301      	movs	r3, #1
 8003c44:	e016      	b.n	8003c74 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	697a      	ldr	r2, [r7, #20]
 8003c4c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 fb38 	bl	80042c4 <DMA_CalcBaseAndBitshift>
 8003c54:	4603      	mov	r3, r0
 8003c56:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c5c:	223f      	movs	r2, #63	@ 0x3f
 8003c5e:	409a      	lsls	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003c72:	2300      	movs	r3, #0
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3718      	adds	r7, #24
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	f010803f 	.word	0xf010803f

08003c80 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d101      	bne.n	8003c92 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e050      	b.n	8003d34 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d101      	bne.n	8003ca2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003c9e:	2302      	movs	r3, #2
 8003ca0:	e048      	b.n	8003d34 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f022 0201 	bic.w	r2, r2, #1
 8003cb0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2221      	movs	r2, #33	@ 0x21
 8003ce0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 faee 	bl	80042c4 <DMA_CalcBaseAndBitshift>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf0:	223f      	movs	r2, #63	@ 0x3f
 8003cf2:	409a      	lsls	r2, r3
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2200      	movs	r2, #0
 8003d02:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2200      	movs	r2, #0
 8003d14:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3710      	adds	r7, #16
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b086      	sub	sp, #24
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]
 8003d48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d52:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	d101      	bne.n	8003d62 <HAL_DMA_Start_IT+0x26>
 8003d5e:	2302      	movs	r3, #2
 8003d60:	e048      	b.n	8003df4 <HAL_DMA_Start_IT+0xb8>
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d137      	bne.n	8003de6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2202      	movs	r2, #2
 8003d7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2200      	movs	r2, #0
 8003d82:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	68b9      	ldr	r1, [r7, #8]
 8003d8a:	68f8      	ldr	r0, [r7, #12]
 8003d8c:	f000 fa6c 	bl	8004268 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d94:	223f      	movs	r2, #63	@ 0x3f
 8003d96:	409a      	lsls	r2, r3
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f042 0216 	orr.w	r2, r2, #22
 8003daa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	695a      	ldr	r2, [r3, #20]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003dba:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d007      	beq.n	8003dd4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f042 0208 	orr.w	r2, r2, #8
 8003dd2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f042 0201 	orr.w	r2, r2, #1
 8003de2:	601a      	str	r2, [r3, #0]
 8003de4:	e005      	b.n	8003df2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003dee:	2302      	movs	r3, #2
 8003df0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003df2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3718      	adds	r7, #24
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e08:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003e0a:	f7fe fcf7 	bl	80027fc <HAL_GetTick>
 8003e0e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d008      	beq.n	8003e2e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2280      	movs	r2, #128	@ 0x80
 8003e20:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e052      	b.n	8003ed4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f022 0216 	bic.w	r2, r2, #22
 8003e3c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	695a      	ldr	r2, [r3, #20]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e4c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d103      	bne.n	8003e5e <HAL_DMA_Abort+0x62>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d007      	beq.n	8003e6e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f022 0208 	bic.w	r2, r2, #8
 8003e6c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 0201 	bic.w	r2, r2, #1
 8003e7c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e7e:	e013      	b.n	8003ea8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e80:	f7fe fcbc 	bl	80027fc <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	2b05      	cmp	r3, #5
 8003e8c:	d90c      	bls.n	8003ea8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2220      	movs	r2, #32
 8003e92:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2203      	movs	r2, #3
 8003e98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	e015      	b.n	8003ed4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d1e4      	bne.n	8003e80 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eba:	223f      	movs	r2, #63	@ 0x3f
 8003ebc:	409a      	lsls	r2, r3
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8003ed2:	2300      	movs	r3, #0
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d004      	beq.n	8003efa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2280      	movs	r2, #128	@ 0x80
 8003ef4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e00c      	b.n	8003f14 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2205      	movs	r2, #5
 8003efe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f022 0201 	bic.w	r2, r2, #1
 8003f10:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003f12:	2300      	movs	r3, #0
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b086      	sub	sp, #24
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003f2c:	4b8e      	ldr	r3, [pc, #568]	@ (8004168 <HAL_DMA_IRQHandler+0x248>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a8e      	ldr	r2, [pc, #568]	@ (800416c <HAL_DMA_IRQHandler+0x24c>)
 8003f32:	fba2 2303 	umull	r2, r3, r2, r3
 8003f36:	0a9b      	lsrs	r3, r3, #10
 8003f38:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f3e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f4a:	2208      	movs	r2, #8
 8003f4c:	409a      	lsls	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	4013      	ands	r3, r2
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d01a      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0304 	and.w	r3, r3, #4
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d013      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f022 0204 	bic.w	r2, r2, #4
 8003f72:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f78:	2208      	movs	r2, #8
 8003f7a:	409a      	lsls	r2, r3
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f84:	f043 0201 	orr.w	r2, r3, #1
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f90:	2201      	movs	r2, #1
 8003f92:	409a      	lsls	r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	4013      	ands	r3, r2
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d012      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00b      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fae:	2201      	movs	r2, #1
 8003fb0:	409a      	lsls	r2, r3
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fba:	f043 0202 	orr.w	r2, r3, #2
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc6:	2204      	movs	r2, #4
 8003fc8:	409a      	lsls	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	4013      	ands	r3, r2
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d012      	beq.n	8003ff8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d00b      	beq.n	8003ff8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fe4:	2204      	movs	r2, #4
 8003fe6:	409a      	lsls	r2, r3
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ff0:	f043 0204 	orr.w	r2, r3, #4
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ffc:	2210      	movs	r2, #16
 8003ffe:	409a      	lsls	r2, r3
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	4013      	ands	r3, r2
 8004004:	2b00      	cmp	r3, #0
 8004006:	d043      	beq.n	8004090 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0308 	and.w	r3, r3, #8
 8004012:	2b00      	cmp	r3, #0
 8004014:	d03c      	beq.n	8004090 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800401a:	2210      	movs	r2, #16
 800401c:	409a      	lsls	r2, r3
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d018      	beq.n	8004062 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d108      	bne.n	8004050 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004042:	2b00      	cmp	r3, #0
 8004044:	d024      	beq.n	8004090 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	4798      	blx	r3
 800404e:	e01f      	b.n	8004090 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004054:	2b00      	cmp	r3, #0
 8004056:	d01b      	beq.n	8004090 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	4798      	blx	r3
 8004060:	e016      	b.n	8004090 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800406c:	2b00      	cmp	r3, #0
 800406e:	d107      	bne.n	8004080 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f022 0208 	bic.w	r2, r2, #8
 800407e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004084:	2b00      	cmp	r3, #0
 8004086:	d003      	beq.n	8004090 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004094:	2220      	movs	r2, #32
 8004096:	409a      	lsls	r2, r3
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	4013      	ands	r3, r2
 800409c:	2b00      	cmp	r3, #0
 800409e:	f000 808f 	beq.w	80041c0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0310 	and.w	r3, r3, #16
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	f000 8087 	beq.w	80041c0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040b6:	2220      	movs	r2, #32
 80040b8:	409a      	lsls	r2, r3
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	2b05      	cmp	r3, #5
 80040c8:	d136      	bne.n	8004138 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f022 0216 	bic.w	r2, r2, #22
 80040d8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	695a      	ldr	r2, [r3, #20]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80040e8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d103      	bne.n	80040fa <HAL_DMA_IRQHandler+0x1da>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d007      	beq.n	800410a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f022 0208 	bic.w	r2, r2, #8
 8004108:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800410e:	223f      	movs	r2, #63	@ 0x3f
 8004110:	409a      	lsls	r2, r3
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2201      	movs	r2, #1
 800411a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800412a:	2b00      	cmp	r3, #0
 800412c:	d07e      	beq.n	800422c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	4798      	blx	r3
        }
        return;
 8004136:	e079      	b.n	800422c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d01d      	beq.n	8004182 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d10d      	bne.n	8004170 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004158:	2b00      	cmp	r3, #0
 800415a:	d031      	beq.n	80041c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	4798      	blx	r3
 8004164:	e02c      	b.n	80041c0 <HAL_DMA_IRQHandler+0x2a0>
 8004166:	bf00      	nop
 8004168:	20000000 	.word	0x20000000
 800416c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004174:	2b00      	cmp	r3, #0
 8004176:	d023      	beq.n	80041c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	4798      	blx	r3
 8004180:	e01e      	b.n	80041c0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800418c:	2b00      	cmp	r3, #0
 800418e:	d10f      	bne.n	80041b0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f022 0210 	bic.w	r2, r2, #16
 800419e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d003      	beq.n	80041c0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d032      	beq.n	800422e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041cc:	f003 0301 	and.w	r3, r3, #1
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d022      	beq.n	800421a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2205      	movs	r2, #5
 80041d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f022 0201 	bic.w	r2, r2, #1
 80041ea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	3301      	adds	r3, #1
 80041f0:	60bb      	str	r3, [r7, #8]
 80041f2:	697a      	ldr	r2, [r7, #20]
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d307      	bcc.n	8004208 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0301 	and.w	r3, r3, #1
 8004202:	2b00      	cmp	r3, #0
 8004204:	d1f2      	bne.n	80041ec <HAL_DMA_IRQHandler+0x2cc>
 8004206:	e000      	b.n	800420a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004208:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800421e:	2b00      	cmp	r3, #0
 8004220:	d005      	beq.n	800422e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	4798      	blx	r3
 800422a:	e000      	b.n	800422e <HAL_DMA_IRQHandler+0x30e>
        return;
 800422c:	bf00      	nop
    }
  }
}
 800422e:	3718      	adds	r7, #24
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004242:	b2db      	uxtb	r3, r3
}
 8004244:	4618      	mov	r0, r3
 8004246:	370c      	adds	r7, #12
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800425c:	4618      	mov	r0, r3
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004268:	b480      	push	{r7}
 800426a:	b085      	sub	sp, #20
 800426c:	af00      	add	r7, sp, #0
 800426e:	60f8      	str	r0, [r7, #12]
 8004270:	60b9      	str	r1, [r7, #8]
 8004272:	607a      	str	r2, [r7, #4]
 8004274:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004284:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	683a      	ldr	r2, [r7, #0]
 800428c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	2b40      	cmp	r3, #64	@ 0x40
 8004294:	d108      	bne.n	80042a8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	68ba      	ldr	r2, [r7, #8]
 80042a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80042a6:	e007      	b.n	80042b8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	68ba      	ldr	r2, [r7, #8]
 80042ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	60da      	str	r2, [r3, #12]
}
 80042b8:	bf00      	nop
 80042ba:	3714      	adds	r7, #20
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr

080042c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b085      	sub	sp, #20
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	3b10      	subs	r3, #16
 80042d4:	4a13      	ldr	r2, [pc, #76]	@ (8004324 <DMA_CalcBaseAndBitshift+0x60>)
 80042d6:	fba2 2303 	umull	r2, r3, r2, r3
 80042da:	091b      	lsrs	r3, r3, #4
 80042dc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80042de:	4a12      	ldr	r2, [pc, #72]	@ (8004328 <DMA_CalcBaseAndBitshift+0x64>)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	4413      	add	r3, r2
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	461a      	mov	r2, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2b03      	cmp	r3, #3
 80042f0:	d908      	bls.n	8004304 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	461a      	mov	r2, r3
 80042f8:	4b0c      	ldr	r3, [pc, #48]	@ (800432c <DMA_CalcBaseAndBitshift+0x68>)
 80042fa:	4013      	ands	r3, r2
 80042fc:	1d1a      	adds	r2, r3, #4
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	659a      	str	r2, [r3, #88]	@ 0x58
 8004302:	e006      	b.n	8004312 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	461a      	mov	r2, r3
 800430a:	4b08      	ldr	r3, [pc, #32]	@ (800432c <DMA_CalcBaseAndBitshift+0x68>)
 800430c:	4013      	ands	r3, r2
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004316:	4618      	mov	r0, r3
 8004318:	3714      	adds	r7, #20
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr
 8004322:	bf00      	nop
 8004324:	aaaaaaab 	.word	0xaaaaaaab
 8004328:	0802239c 	.word	0x0802239c
 800432c:	fffffc00 	.word	0xfffffc00

08004330 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004330:	b480      	push	{r7}
 8004332:	b085      	sub	sp, #20
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004338:	2300      	movs	r3, #0
 800433a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004340:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d11f      	bne.n	800438a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	2b03      	cmp	r3, #3
 800434e:	d856      	bhi.n	80043fe <DMA_CheckFifoParam+0xce>
 8004350:	a201      	add	r2, pc, #4	@ (adr r2, 8004358 <DMA_CheckFifoParam+0x28>)
 8004352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004356:	bf00      	nop
 8004358:	08004369 	.word	0x08004369
 800435c:	0800437b 	.word	0x0800437b
 8004360:	08004369 	.word	0x08004369
 8004364:	080043ff 	.word	0x080043ff
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800436c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004370:	2b00      	cmp	r3, #0
 8004372:	d046      	beq.n	8004402 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004378:	e043      	b.n	8004402 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800437e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004382:	d140      	bne.n	8004406 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004388:	e03d      	b.n	8004406 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	699b      	ldr	r3, [r3, #24]
 800438e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004392:	d121      	bne.n	80043d8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	2b03      	cmp	r3, #3
 8004398:	d837      	bhi.n	800440a <DMA_CheckFifoParam+0xda>
 800439a:	a201      	add	r2, pc, #4	@ (adr r2, 80043a0 <DMA_CheckFifoParam+0x70>)
 800439c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043a0:	080043b1 	.word	0x080043b1
 80043a4:	080043b7 	.word	0x080043b7
 80043a8:	080043b1 	.word	0x080043b1
 80043ac:	080043c9 	.word	0x080043c9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	73fb      	strb	r3, [r7, #15]
      break;
 80043b4:	e030      	b.n	8004418 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d025      	beq.n	800440e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043c6:	e022      	b.n	800440e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043cc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80043d0:	d11f      	bne.n	8004412 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80043d6:	e01c      	b.n	8004412 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	2b02      	cmp	r3, #2
 80043dc:	d903      	bls.n	80043e6 <DMA_CheckFifoParam+0xb6>
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	2b03      	cmp	r3, #3
 80043e2:	d003      	beq.n	80043ec <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80043e4:	e018      	b.n	8004418 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	73fb      	strb	r3, [r7, #15]
      break;
 80043ea:	e015      	b.n	8004418 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d00e      	beq.n	8004416 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	73fb      	strb	r3, [r7, #15]
      break;
 80043fc:	e00b      	b.n	8004416 <DMA_CheckFifoParam+0xe6>
      break;
 80043fe:	bf00      	nop
 8004400:	e00a      	b.n	8004418 <DMA_CheckFifoParam+0xe8>
      break;
 8004402:	bf00      	nop
 8004404:	e008      	b.n	8004418 <DMA_CheckFifoParam+0xe8>
      break;
 8004406:	bf00      	nop
 8004408:	e006      	b.n	8004418 <DMA_CheckFifoParam+0xe8>
      break;
 800440a:	bf00      	nop
 800440c:	e004      	b.n	8004418 <DMA_CheckFifoParam+0xe8>
      break;
 800440e:	bf00      	nop
 8004410:	e002      	b.n	8004418 <DMA_CheckFifoParam+0xe8>
      break;   
 8004412:	bf00      	nop
 8004414:	e000      	b.n	8004418 <DMA_CheckFifoParam+0xe8>
      break;
 8004416:	bf00      	nop
    }
  } 
  
  return status; 
 8004418:	7bfb      	ldrb	r3, [r7, #15]
}
 800441a:	4618      	mov	r0, r3
 800441c:	3714      	adds	r7, #20
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr
 8004426:	bf00      	nop

08004428 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d101      	bne.n	800443a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e086      	b.n	8004548 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004440:	2b00      	cmp	r3, #0
 8004442:	d106      	bne.n	8004452 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2220      	movs	r2, #32
 8004448:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f00a f9f7 	bl	800e840 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004452:	4b3f      	ldr	r3, [pc, #252]	@ (8004550 <HAL_ETH_Init+0x128>)
 8004454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004456:	4a3e      	ldr	r2, [pc, #248]	@ (8004550 <HAL_ETH_Init+0x128>)
 8004458:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800445c:	6453      	str	r3, [r2, #68]	@ 0x44
 800445e:	4b3c      	ldr	r3, [pc, #240]	@ (8004550 <HAL_ETH_Init+0x128>)
 8004460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004462:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004466:	60bb      	str	r3, [r7, #8]
 8004468:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800446a:	4b3a      	ldr	r3, [pc, #232]	@ (8004554 <HAL_ETH_Init+0x12c>)
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	4a39      	ldr	r2, [pc, #228]	@ (8004554 <HAL_ETH_Init+0x12c>)
 8004470:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004474:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004476:	4b37      	ldr	r3, [pc, #220]	@ (8004554 <HAL_ETH_Init+0x12c>)
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	4935      	ldr	r1, [pc, #212]	@ (8004554 <HAL_ETH_Init+0x12c>)
 8004480:	4313      	orrs	r3, r2
 8004482:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8004484:	4b33      	ldr	r3, [pc, #204]	@ (8004554 <HAL_ETH_Init+0x12c>)
 8004486:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	6812      	ldr	r2, [r2, #0]
 8004496:	f043 0301 	orr.w	r3, r3, #1
 800449a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800449e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80044a0:	f7fe f9ac 	bl	80027fc <HAL_GetTick>
 80044a4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80044a6:	e011      	b.n	80044cc <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80044a8:	f7fe f9a8 	bl	80027fc <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80044b6:	d909      	bls.n	80044cc <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2204      	movs	r2, #4
 80044bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	22e0      	movs	r2, #224	@ 0xe0
 80044c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e03d      	b.n	8004548 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 0301 	and.w	r3, r3, #1
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1e4      	bne.n	80044a8 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f000 ff5c 	bl	800539c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f001 f807 	bl	80054f8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f001 f85d 	bl	80055aa <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	461a      	mov	r2, r3
 80044f6:	2100      	movs	r1, #0
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f000 ffc5 	bl	8005488 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 800450c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	4b0f      	ldr	r3, [pc, #60]	@ (8004558 <HAL_ETH_Init+0x130>)
 800451c:	430b      	orrs	r3, r1
 800451e:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8004532:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2210      	movs	r2, #16
 8004542:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004546:	2300      	movs	r3, #0
}
 8004548:	4618      	mov	r0, r3
 800454a:	3710      	adds	r7, #16
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}
 8004550:	40023800 	.word	0x40023800
 8004554:	40013800 	.word	0x40013800
 8004558:	00020060 	.word	0x00020060

0800455c <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b084      	sub	sp, #16
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800456a:	2b10      	cmp	r3, #16
 800456c:	d15f      	bne.n	800462e <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2220      	movs	r2, #32
 8004572:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2201      	movs	r2, #1
 800457a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2204      	movs	r2, #4
 8004580:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 f9f6 	bl	8004974 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004590:	2001      	movs	r0, #1
 8004592:	f7fe f93f 	bl	8002814 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	68fa      	ldr	r2, [r7, #12]
 800459c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045a6:	699b      	ldr	r3, [r3, #24]
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	6812      	ldr	r2, [r2, #0]
 80045ac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80045b0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80045b4:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	687a      	ldr	r2, [r7, #4]
 80045c2:	6812      	ldr	r2, [r2, #0]
 80045c4:	f043 0302 	orr.w	r3, r3, #2
 80045c8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80045cc:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 fd80 	bl	80050d4 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f042 0208 	orr.w	r2, r2, #8
 80045e2:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80045ec:	2001      	movs	r0, #1
 80045ee:	f7fe f911 	bl	8002814 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f042 0204 	orr.w	r2, r2, #4
 8004608:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004612:	69d9      	ldr	r1, [r3, #28]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	4b07      	ldr	r3, [pc, #28]	@ (8004638 <HAL_ETH_Start_IT+0xdc>)
 800461a:	430b      	orrs	r3, r1
 800461c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004620:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2240      	movs	r2, #64	@ 0x40
 8004626:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 800462a:	2300      	movs	r3, #0
 800462c:	e000      	b.n	8004630 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
  }
}
 8004630:	4618      	mov	r0, r3
 8004632:	3710      	adds	r7, #16
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}
 8004638:	0001a0c1 	.word	0x0001a0c1

0800463c <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b086      	sub	sp, #24
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800464a:	2b40      	cmp	r3, #64	@ 0x40
 800464c:	d16e      	bne.n	800472c <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2220      	movs	r2, #32
 8004652:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800465e:	69d9      	ldr	r1, [r3, #28]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	4b34      	ldr	r3, [pc, #208]	@ (8004738 <HAL_ETH_Stop_IT+0xfc>)
 8004666:	400b      	ands	r3, r1
 8004668:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800466c:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004676:	699b      	ldr	r3, [r3, #24]
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	6812      	ldr	r2, [r2, #0]
 800467c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004680:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004684:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	6812      	ldr	r2, [r2, #0]
 8004694:	f023 0302 	bic.w	r3, r3, #2
 8004698:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800469c:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f022 0204 	bic.w	r2, r2, #4
 80046ac:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80046b6:	2001      	movs	r0, #1
 80046b8:	f7fe f8ac 	bl	8002814 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	693a      	ldr	r2, [r7, #16]
 80046c2:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 fd05 	bl	80050d4 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f022 0208 	bic.w	r2, r2, #8
 80046d8:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80046e2:	2001      	movs	r0, #1
 80046e4:	f7fe f896 	bl	8002814 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	693a      	ldr	r2, [r7, #16]
 80046ee:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80046f0:	2300      	movs	r3, #0
 80046f2:	617b      	str	r3, [r7, #20]
 80046f4:	e00e      	b.n	8004714 <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	697a      	ldr	r2, [r7, #20]
 80046fa:	3212      	adds	r2, #18
 80046fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004700:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	3301      	adds	r3, #1
 8004712:	617b      	str	r3, [r7, #20]
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	2b03      	cmp	r3, #3
 8004718:	d9ed      	bls.n	80046f6 <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2210      	movs	r2, #16
 8004724:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8004728:	2300      	movs	r3, #0
 800472a:	e000      	b.n	800472e <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
  }
}
 800472e:	4618      	mov	r0, r3
 8004730:	3718      	adds	r7, #24
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	fffe5f3e 	.word	0xfffe5f3e

0800473c <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b082      	sub	sp, #8
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d109      	bne.n	8004760 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004752:	f043 0201 	orr.w	r2, r3, #1
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	e045      	b.n	80047ec <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004766:	2b40      	cmp	r3, #64	@ 0x40
 8004768:	d13f      	bne.n	80047ea <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8004772:	2201      	movs	r2, #1
 8004774:	6839      	ldr	r1, [r7, #0]
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f000 ff86 	bl	8005688 <ETH_Prepare_Tx_Descriptors>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d009      	beq.n	8004796 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004788:	f043 0202 	orr.w	r2, r3, #2
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e02a      	b.n	80047ec <HAL_ETH_Transmit_IT+0xb0>
  __ASM volatile ("dsb 0xF":::"memory");
 8004796:	f3bf 8f4f 	dsb	sy
}
 800479a:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a0:	1c5a      	adds	r2, r3, #1
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	629a      	str	r2, [r3, #40]	@ 0x28
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047aa:	2b03      	cmp	r3, #3
 80047ac:	d904      	bls.n	80047b8 <HAL_ETH_Transmit_IT+0x7c>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047b2:	1f1a      	subs	r2, r3, #4
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047c0:	695b      	ldr	r3, [r3, #20]
 80047c2:	f003 0304 	and.w	r3, r3, #4
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00d      	beq.n	80047e6 <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047d2:	461a      	mov	r2, r3
 80047d4:	2304      	movs	r3, #4
 80047d6:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047e0:	461a      	mov	r2, r3
 80047e2:	2300      	movs	r3, #0
 80047e4:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 80047e6:	2300      	movs	r3, #0
 80047e8:	e000      	b.n	80047ec <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
  }
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3708      	adds	r7, #8
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b088      	sub	sp, #32
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 80047fe:	2300      	movs	r3, #0
 8004800:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8004802:	2300      	movs	r3, #0
 8004804:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d109      	bne.n	8004820 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004812:	f043 0201 	orr.w	r2, r3, #1
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e0a4      	b.n	800496a <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004826:	2b40      	cmp	r3, #64	@ 0x40
 8004828:	d001      	beq.n	800482e <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	e09d      	b.n	800496a <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004832:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	69fa      	ldr	r2, [r7, #28]
 8004838:	3212      	adds	r2, #18
 800483a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800483e:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004844:	f1c3 0304 	rsb	r3, r3, #4
 8004848:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800484a:	e066      	b.n	800491a <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004854:	2b00      	cmp	r3, #0
 8004856:	d007      	beq.n	8004868 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	69da      	ldr	r2, [r3, #28]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	699a      	ldr	r2, [r3, #24]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8004868:	69bb      	ldr	r3, [r7, #24]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004870:	2b00      	cmp	r3, #0
 8004872:	d103      	bne.n	800487c <HAL_ETH_ReadData+0x88>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004878:	2b00      	cmp	r3, #0
 800487a:	d03c      	beq.n	80048f6 <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004884:	2b00      	cmp	r3, #0
 8004886:	d005      	beq.n	8004894 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	0c1b      	lsrs	r3, r3, #16
 800489a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800489e:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d005      	beq.n	80048b8 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 80048ac:	69bb      	ldr	r3, [r7, #24]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 80048b4:	2301      	movs	r3, #1
 80048b6:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 80048b8:	69bb      	ldr	r3, [r7, #24]
 80048ba:	689a      	ldr	r2, [r3, #8]
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 80048cc:	69bb      	ldr	r3, [r7, #24]
 80048ce:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80048d0:	461a      	mov	r2, r3
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	f00a f987 	bl	800ebe8 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048de:	1c5a      	adds	r2, r3, #1
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	441a      	add	r2, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 80048f0:	69bb      	ldr	r3, [r7, #24]
 80048f2:	2200      	movs	r2, #0
 80048f4:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80048f6:	69fb      	ldr	r3, [r7, #28]
 80048f8:	3301      	adds	r3, #1
 80048fa:	61fb      	str	r3, [r7, #28]
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	2b03      	cmp	r3, #3
 8004900:	d902      	bls.n	8004908 <HAL_ETH_ReadData+0x114>
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	3b04      	subs	r3, #4
 8004906:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	69fa      	ldr	r2, [r7, #28]
 800490c:	3212      	adds	r2, #18
 800490e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004912:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	3301      	adds	r3, #1
 8004918:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800491a:	69bb      	ldr	r3, [r7, #24]
 800491c:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 800491e:	2b00      	cmp	r3, #0
 8004920:	db06      	blt.n	8004930 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004922:	697a      	ldr	r2, [r7, #20]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	429a      	cmp	r2, r3
 8004928:	d202      	bcs.n	8004930 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 800492a:	7cfb      	ldrb	r3, [r7, #19]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d08d      	beq.n	800484c <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	441a      	add	r2, r3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004940:	2b00      	cmp	r3, #0
 8004942:	d002      	beq.n	800494a <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f000 f815 	bl	8004974 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	69fa      	ldr	r2, [r7, #28]
 800494e:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8004950:	7cfb      	ldrb	r3, [r7, #19]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d108      	bne.n	8004968 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2200      	movs	r2, #0
 8004962:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004964:	2300      	movs	r3, #0
 8004966:	e000      	b.n	800496a <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
}
 800496a:	4618      	mov	r0, r3
 800496c:	3720      	adds	r7, #32
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
	...

08004974 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b088      	sub	sp, #32
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 800497c:	2300      	movs	r3, #0
 800497e:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8004980:	2301      	movs	r3, #1
 8004982:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004988:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	69fa      	ldr	r2, [r7, #28]
 800498e:	3212      	adds	r2, #18
 8004990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004994:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800499a:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 800499c:	e042      	b.n	8004a24 <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	6a1b      	ldr	r3, [r3, #32]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d112      	bne.n	80049cc <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 80049a6:	f107 0308 	add.w	r3, r7, #8
 80049aa:	4618      	mov	r0, r3
 80049ac:	f00a f8ec 	bl	800eb88 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d102      	bne.n	80049bc <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 80049b6:	2300      	movs	r3, #0
 80049b8:	74fb      	strb	r3, [r7, #19]
 80049ba:	e007      	b.n	80049cc <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	461a      	mov	r2, r3
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	461a      	mov	r2, r3
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 80049cc:	7cfb      	ldrb	r3, [r7, #19]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d028      	beq.n	8004a24 <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d106      	bne.n	80049e8 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	695a      	ldr	r2, [r3, #20]
 80049de:	4b26      	ldr	r3, [pc, #152]	@ (8004a78 <ETH_UpdateDescriptor+0x104>)
 80049e0:	4313      	orrs	r3, r2
 80049e2:	697a      	ldr	r2, [r7, #20]
 80049e4:	6053      	str	r3, [r2, #4]
 80049e6:	e005      	b.n	80049f4 <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	695b      	ldr	r3, [r3, #20]
 80049ec:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004a00:	69fb      	ldr	r3, [r7, #28]
 8004a02:	3301      	adds	r3, #1
 8004a04:	61fb      	str	r3, [r7, #28]
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	2b03      	cmp	r3, #3
 8004a0a:	d902      	bls.n	8004a12 <ETH_UpdateDescriptor+0x9e>
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	3b04      	subs	r3, #4
 8004a10:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	69fa      	ldr	r2, [r7, #28]
 8004a16:	3212      	adds	r2, #18
 8004a18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a1c:	617b      	str	r3, [r7, #20]
      desccount--;
 8004a1e:	69bb      	ldr	r3, [r7, #24]
 8004a20:	3b01      	subs	r3, #1
 8004a22:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8004a24:	69bb      	ldr	r3, [r7, #24]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d002      	beq.n	8004a30 <ETH_UpdateDescriptor+0xbc>
 8004a2a:	7cfb      	ldrb	r3, [r7, #19]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d1b6      	bne.n	800499e <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a34:	69ba      	ldr	r2, [r7, #24]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d01a      	beq.n	8004a70 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8004a3a:	69fb      	ldr	r3, [r7, #28]
 8004a3c:	3303      	adds	r3, #3
 8004a3e:	f003 0303 	and.w	r3, r3, #3
 8004a42:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8004a44:	f3bf 8f5f 	dmb	sy
}
 8004a48:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6919      	ldr	r1, [r3, #16]
 8004a4e:	68fa      	ldr	r2, [r7, #12]
 8004a50:	4613      	mov	r3, r2
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	4413      	add	r3, r2
 8004a56:	00db      	lsls	r3, r3, #3
 8004a58:	18ca      	adds	r2, r1, r3
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a62:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	69fa      	ldr	r2, [r7, #28]
 8004a68:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	69ba      	ldr	r2, [r7, #24]
 8004a6e:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8004a70:	bf00      	nop
 8004a72:	3720      	adds	r7, #32
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	80004000 	.word	0x80004000

08004a7c <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b086      	sub	sp, #24
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	3318      	adds	r3, #24
 8004a88:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a8e:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a94:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8004a96:	2301      	movs	r3, #1
 8004a98:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8004a9a:	e047      	b.n	8004b2c <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	3b01      	subs	r3, #1
 8004aa4:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8004aa6:	68ba      	ldr	r2, [r7, #8]
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	3304      	adds	r3, #4
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	4413      	add	r3, r2
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d10a      	bne.n	8004acc <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	3301      	adds	r3, #1
 8004aba:	613b      	str	r3, [r7, #16]
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	2b03      	cmp	r3, #3
 8004ac0:	d902      	bls.n	8004ac8 <HAL_ETH_ReleaseTxPacket+0x4c>
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	3b04      	subs	r3, #4
 8004ac6:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8004acc:	7bbb      	ldrb	r3, [r7, #14]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d02c      	beq.n	8004b2c <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	68d9      	ldr	r1, [r3, #12]
 8004ad6:	693a      	ldr	r2, [r7, #16]
 8004ad8:	4613      	mov	r3, r2
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	4413      	add	r3, r2
 8004ade:	00db      	lsls	r3, r3, #3
 8004ae0:	440b      	add	r3, r1
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	db1f      	blt.n	8004b28 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8004ae8:	68ba      	ldr	r2, [r7, #8]
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	3304      	adds	r3, #4
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	4413      	add	r3, r2
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	4618      	mov	r0, r3
 8004af6:	f00a f8b9 	bl	800ec6c <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8004afa:	68ba      	ldr	r2, [r7, #8]
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	3304      	adds	r3, #4
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	4413      	add	r3, r2
 8004b04:	2200      	movs	r2, #0
 8004b06:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	613b      	str	r3, [r7, #16]
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	2b03      	cmp	r3, #3
 8004b12:	d902      	bls.n	8004b1a <HAL_ETH_ReleaseTxPacket+0x9e>
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	3b04      	subs	r3, #4
 8004b18:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	697a      	ldr	r2, [r7, #20]
 8004b1e:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	693a      	ldr	r2, [r7, #16]
 8004b24:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004b26:	e001      	b.n	8004b2c <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d002      	beq.n	8004b38 <HAL_ETH_ReleaseTxPacket+0xbc>
 8004b32:	7bfb      	ldrb	r3, [r7, #15]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d1b1      	bne.n	8004a9c <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8004b38:	2300      	movs	r3, #0
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3718      	adds	r7, #24
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
	...

08004b44 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b086      	sub	sp, #24
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b52:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b68:	69db      	ldr	r3, [r3, #28]
 8004b6a:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8004b6c:	4b4b      	ldr	r3, [pc, #300]	@ (8004c9c <HAL_ETH_IRQHandler+0x158>)
 8004b6e:	695b      	ldr	r3, [r3, #20]
 8004b70:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d00e      	beq.n	8004b9a <HAL_ETH_IRQHandler+0x56>
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d009      	beq.n	8004b9a <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b8e:	461a      	mov	r2, r3
 8004b90:	4b43      	ldr	r3, [pc, #268]	@ (8004ca0 <HAL_ETH_IRQHandler+0x15c>)
 8004b92:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	f009 fb93 	bl	800e2c0 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	f003 0301 	and.w	r3, r3, #1
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d00f      	beq.n	8004bc4 <HAL_ETH_IRQHandler+0x80>
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f003 0301 	and.w	r3, r3, #1
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d00a      	beq.n	8004bc4 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8004bbc:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f009 fb8e 	bl	800e2e0 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d042      	beq.n	8004c54 <HAL_ETH_IRQHandler+0x110>
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d03d      	beq.n	8004c54 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bde:	f043 0208 	orr.w	r2, r3, #8
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d01a      	beq.n	8004c28 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004bfa:	695a      	ldr	r2, [r3, #20]
 8004bfc:	4b29      	ldr	r3, [pc, #164]	@ (8004ca4 <HAL_ETH_IRQHandler+0x160>)
 8004bfe:	4013      	ands	r3, r2
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c0e:	69db      	ldr	r3, [r3, #28]
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	6812      	ldr	r2, [r2, #0]
 8004c14:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8004c18:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004c1c:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	22e0      	movs	r2, #224	@ 0xe0
 8004c22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8004c26:	e012      	b.n	8004c4e <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c30:	695a      	ldr	r2, [r3, #20]
 8004c32:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004c36:	4013      	ands	r3, r2
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c46:	461a      	mov	r2, r3
 8004c48:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004c4c:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f009 fb56 	bl	800e300 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	f003 0308 	and.w	r3, r3, #8
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d00e      	beq.n	8004c7c <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c64:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 f81a 	bl	8004ca8 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d006      	beq.n	8004c94 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8004c86:	4b05      	ldr	r3, [pc, #20]	@ (8004c9c <HAL_ETH_IRQHandler+0x158>)
 8004c88:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004c8c:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 f814 	bl	8004cbc <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8004c94:	bf00      	nop
 8004c96:	3718      	adds	r7, #24
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	40013c00 	.word	0x40013c00
 8004ca0:	00010040 	.word	0x00010040
 8004ca4:	007e2000 	.word	0x007e2000

08004ca8 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8004cb0:	bf00      	nop
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8004cc4:	bf00      	nop
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b086      	sub	sp, #24
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	607a      	str	r2, [r7, #4]
 8004cdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	691b      	ldr	r3, [r3, #16]
 8004ce4:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	f003 031c 	and.w	r3, r3, #28
 8004cec:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	02db      	lsls	r3, r3, #11
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	697a      	ldr	r2, [r7, #20]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	019b      	lsls	r3, r3, #6
 8004cfe:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	f023 0302 	bic.w	r3, r3, #2
 8004d0e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	f043 0301 	orr.w	r3, r3, #1
 8004d16:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	697a      	ldr	r2, [r7, #20]
 8004d1e:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8004d20:	f7fd fd6c 	bl	80027fc <HAL_GetTick>
 8004d24:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004d26:	e00d      	b.n	8004d44 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8004d28:	f7fd fd68 	bl	80027fc <HAL_GetTick>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d36:	d301      	bcc.n	8004d3c <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e010      	b.n	8004d5e <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	f003 0301 	and.w	r3, r3, #1
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d1ec      	bne.n	8004d28 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	695b      	ldr	r3, [r3, #20]
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	461a      	mov	r2, r3
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004d5c:	2300      	movs	r3, #0
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3718      	adds	r7, #24
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}

08004d66 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8004d66:	b580      	push	{r7, lr}
 8004d68:	b086      	sub	sp, #24
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	60f8      	str	r0, [r7, #12]
 8004d6e:	60b9      	str	r1, [r7, #8]
 8004d70:	607a      	str	r2, [r7, #4]
 8004d72:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	691b      	ldr	r3, [r3, #16]
 8004d7a:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	f003 031c 	and.w	r3, r3, #28
 8004d82:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	02db      	lsls	r3, r3, #11
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	697a      	ldr	r2, [r7, #20]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	019b      	lsls	r3, r3, #6
 8004d94:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8004d98:	697a      	ldr	r2, [r7, #20]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	f043 0302 	orr.w	r3, r3, #2
 8004da4:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	f043 0301 	orr.w	r3, r3, #1
 8004dac:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	b29a      	uxth	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	697a      	ldr	r2, [r7, #20]
 8004dbe:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004dc0:	f7fd fd1c 	bl	80027fc <HAL_GetTick>
 8004dc4:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004dc6:	e00d      	b.n	8004de4 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8004dc8:	f7fd fd18 	bl	80027fc <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dd6:	d301      	bcc.n	8004ddc <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e009      	b.n	8004df0 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	f003 0301 	and.w	r3, r3, #1
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d1ec      	bne.n	8004dc8 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8004dee:	2300      	movs	r3, #0
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3718      	adds	r7, #24
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d101      	bne.n	8004e0c <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	e0e6      	b.n	8004fda <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 0310 	and.w	r3, r3, #16
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	bf14      	ite	ne
 8004e1a:	2301      	movne	r3, #1
 8004e1c:	2300      	moveq	r3, #0
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	461a      	mov	r2, r3
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	bf0c      	ite	eq
 8004e44:	2301      	moveq	r3, #1
 8004e46:	2300      	movne	r3, #0
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	bf14      	ite	ne
 8004e60:	2301      	movne	r3, #1
 8004e62:	2300      	moveq	r3, #0
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	bf0c      	ite	eq
 8004e7a:	2301      	moveq	r3, #1
 8004e7c:	2300      	movne	r3, #0
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	461a      	mov	r2, r3
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	bf14      	ite	ne
 8004e94:	2301      	movne	r3, #1
 8004e96:	2300      	moveq	r3, #0
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	461a      	mov	r2, r3
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	bf0c      	ite	eq
 8004eca:	2301      	moveq	r3, #1
 8004ecc:	2300      	movne	r3, #0
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	bf0c      	ite	eq
 8004ee4:	2301      	moveq	r3, #1
 8004ee6:	2300      	movne	r3, #0
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	461a      	mov	r2, r3
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	bf14      	ite	ne
 8004efe:	2301      	movne	r3, #1
 8004f00:	2300      	moveq	r3, #0
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	461a      	mov	r2, r3
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	bf14      	ite	ne
 8004f26:	2301      	movne	r3, #1
 8004f28:	2300      	moveq	r3, #0
 8004f2a:	b2db      	uxtb	r3, r3
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	bf14      	ite	ne
 8004f40:	2301      	movne	r3, #1
 8004f42:	2300      	moveq	r3, #0
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	461a      	mov	r2, r3
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	699b      	ldr	r3, [r3, #24]
 8004f52:	f003 0302 	and.w	r3, r3, #2
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	bf14      	ite	ne
 8004f5a:	2301      	movne	r3, #1
 8004f5c:	2300      	moveq	r3, #0
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	461a      	mov	r2, r3
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	699b      	ldr	r3, [r3, #24]
 8004f6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	bf0c      	ite	eq
 8004f76:	2301      	moveq	r3, #1
 8004f78:	2300      	movne	r3, #0
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	699b      	ldr	r3, [r3, #24]
 8004f8a:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	699b      	ldr	r3, [r3, #24]
 8004f98:	0c1b      	lsrs	r3, r3, #16
 8004f9a:	b29a      	uxth	r2, r3
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	699b      	ldr	r3, [r3, #24]
 8004fa6:	f003 0304 	and.w	r3, r3, #4
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	bf14      	ite	ne
 8004fae:	2301      	movne	r3, #1
 8004fb0:	2300      	moveq	r3, #0
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	699b      	ldr	r3, [r3, #24]
 8004fc2:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	bf14      	ite	ne
 8004fca:	2301      	movne	r3, #1
 8004fcc:	2300      	moveq	r3, #0
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8004fd8:	2300      	movs	r3, #0
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	370c      	adds	r7, #12
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr

08004fe6 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004fe6:	b580      	push	{r7, lr}
 8004fe8:	b082      	sub	sp, #8
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
 8004fee:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d101      	bne.n	8004ffa <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e00b      	b.n	8005012 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005000:	2b10      	cmp	r3, #16
 8005002:	d105      	bne.n	8005010 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8005004:	6839      	ldr	r1, [r7, #0]
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f000 f88a 	bl	8005120 <ETH_SetMACConfig>

    return HAL_OK;
 800500c:	2300      	movs	r3, #0
 800500e:	e000      	b.n	8005012 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8005010:	2301      	movs	r3, #1
  }
}
 8005012:	4618      	mov	r0, r3
 8005014:	3708      	adds	r7, #8
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
	...

0800501c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	691b      	ldr	r3, [r3, #16]
 800502a:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f023 031c 	bic.w	r3, r3, #28
 8005032:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8005034:	f003 fe70 	bl	8008d18 <HAL_RCC_GetHCLKFreq>
 8005038:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	4a14      	ldr	r2, [pc, #80]	@ (8005090 <HAL_ETH_SetMDIOClockRange+0x74>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d804      	bhi.n	800504c <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f043 0308 	orr.w	r3, r3, #8
 8005048:	60fb      	str	r3, [r7, #12]
 800504a:	e019      	b.n	8005080 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	4a11      	ldr	r2, [pc, #68]	@ (8005094 <HAL_ETH_SetMDIOClockRange+0x78>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d204      	bcs.n	800505e <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f043 030c 	orr.w	r3, r3, #12
 800505a:	60fb      	str	r3, [r7, #12]
 800505c:	e010      	b.n	8005080 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	4a0d      	ldr	r2, [pc, #52]	@ (8005098 <HAL_ETH_SetMDIOClockRange+0x7c>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d90c      	bls.n	8005080 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	4a0c      	ldr	r2, [pc, #48]	@ (800509c <HAL_ETH_SetMDIOClockRange+0x80>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d804      	bhi.n	8005078 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f043 0304 	orr.w	r3, r3, #4
 8005074:	60fb      	str	r3, [r7, #12]
 8005076:	e003      	b.n	8005080 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f043 0310 	orr.w	r3, r3, #16
 800507e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68fa      	ldr	r2, [r7, #12]
 8005086:	611a      	str	r2, [r3, #16]
}
 8005088:	bf00      	nop
 800508a:	3710      	adds	r7, #16
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}
 8005090:	02160ebf 	.word	0x02160ebf
 8005094:	03938700 	.word	0x03938700
 8005098:	05f5e0ff 	.word	0x05f5e0ff
 800509c:	08f0d17f 	.word	0x08f0d17f

080050a0 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	370c      	adds	r7, #12
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr

080050ba <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 80050ba:	b480      	push	{r7}
 80050bc:	b083      	sub	sp, #12
 80050be:	af00      	add	r7, sp, #0
 80050c0:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	370c      	adds	r7, #12
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80050dc:	2300      	movs	r3, #0
 80050de:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	6812      	ldr	r2, [r2, #0]
 80050ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050f2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80050f6:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005100:	699b      	ldr	r3, [r3, #24]
 8005102:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005104:	2001      	movs	r0, #1
 8005106:	f7fd fb85 	bl	8002814 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005114:	6193      	str	r3, [r2, #24]
}
 8005116:	bf00      	nop
 8005118:	3710      	adds	r7, #16
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
	...

08005120 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005132:	68fa      	ldr	r2, [r7, #12]
 8005134:	4b53      	ldr	r3, [pc, #332]	@ (8005284 <ETH_SetMACConfig+0x164>)
 8005136:	4013      	ands	r3, r2
 8005138:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	7b9b      	ldrb	r3, [r3, #14]
 800513e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8005140:	683a      	ldr	r2, [r7, #0]
 8005142:	7c12      	ldrb	r2, [r2, #16]
 8005144:	2a00      	cmp	r2, #0
 8005146:	d102      	bne.n	800514e <ETH_SetMACConfig+0x2e>
 8005148:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800514c:	e000      	b.n	8005150 <ETH_SetMACConfig+0x30>
 800514e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8005150:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8005152:	683a      	ldr	r2, [r7, #0]
 8005154:	7c52      	ldrb	r2, [r2, #17]
 8005156:	2a00      	cmp	r2, #0
 8005158:	d102      	bne.n	8005160 <ETH_SetMACConfig+0x40>
 800515a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800515e:	e000      	b.n	8005162 <ETH_SetMACConfig+0x42>
 8005160:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8005162:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8005168:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	7fdb      	ldrb	r3, [r3, #31]
 800516e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8005170:	431a      	orrs	r2, r3
                        macconf->Speed |
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8005176:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005178:	683a      	ldr	r2, [r7, #0]
 800517a:	7f92      	ldrb	r2, [r2, #30]
 800517c:	2a00      	cmp	r2, #0
 800517e:	d102      	bne.n	8005186 <ETH_SetMACConfig+0x66>
 8005180:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005184:	e000      	b.n	8005188 <ETH_SetMACConfig+0x68>
 8005186:	2200      	movs	r2, #0
                        macconf->Speed |
 8005188:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	7f1b      	ldrb	r3, [r3, #28]
 800518e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005190:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8005196:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	791b      	ldrb	r3, [r3, #4]
 800519c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800519e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80051a0:	683a      	ldr	r2, [r7, #0]
 80051a2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80051a6:	2a00      	cmp	r2, #0
 80051a8:	d102      	bne.n	80051b0 <ETH_SetMACConfig+0x90>
 80051aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80051ae:	e000      	b.n	80051b2 <ETH_SetMACConfig+0x92>
 80051b0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80051b2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	7bdb      	ldrb	r3, [r3, #15]
 80051b8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80051ba:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80051c0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80051c8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80051ca:	4313      	orrs	r3, r2
 80051cc:	68fa      	ldr	r2, [r7, #12]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68fa      	ldr	r2, [r7, #12]
 80051d8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80051e2:	2001      	movs	r0, #1
 80051e4:	f7fd fb16 	bl	8002814 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	68fa      	ldr	r2, [r7, #12]
 80051ee:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	699b      	ldr	r3, [r3, #24]
 80051f6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80051f8:	68fa      	ldr	r2, [r7, #12]
 80051fa:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80051fe:	4013      	ands	r3, r2
 8005200:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005206:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8005208:	683a      	ldr	r2, [r7, #0]
 800520a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800520e:	2a00      	cmp	r2, #0
 8005210:	d101      	bne.n	8005216 <ETH_SetMACConfig+0xf6>
 8005212:	2280      	movs	r2, #128	@ 0x80
 8005214:	e000      	b.n	8005218 <ETH_SetMACConfig+0xf8>
 8005216:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005218:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800521e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8005220:	683a      	ldr	r2, [r7, #0]
 8005222:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8005226:	2a01      	cmp	r2, #1
 8005228:	d101      	bne.n	800522e <ETH_SetMACConfig+0x10e>
 800522a:	2208      	movs	r2, #8
 800522c:	e000      	b.n	8005230 <ETH_SetMACConfig+0x110>
 800522e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8005230:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8005232:	683a      	ldr	r2, [r7, #0]
 8005234:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8005238:	2a01      	cmp	r2, #1
 800523a:	d101      	bne.n	8005240 <ETH_SetMACConfig+0x120>
 800523c:	2204      	movs	r2, #4
 800523e:	e000      	b.n	8005242 <ETH_SetMACConfig+0x122>
 8005240:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8005242:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8005244:	683a      	ldr	r2, [r7, #0]
 8005246:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800524a:	2a01      	cmp	r2, #1
 800524c:	d101      	bne.n	8005252 <ETH_SetMACConfig+0x132>
 800524e:	2202      	movs	r2, #2
 8005250:	e000      	b.n	8005254 <ETH_SetMACConfig+0x134>
 8005252:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005254:	4313      	orrs	r3, r2
 8005256:	68fa      	ldr	r2, [r7, #12]
 8005258:	4313      	orrs	r3, r2
 800525a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68fa      	ldr	r2, [r7, #12]
 8005262:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	699b      	ldr	r3, [r3, #24]
 800526a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800526c:	2001      	movs	r0, #1
 800526e:	f7fd fad1 	bl	8002814 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68fa      	ldr	r2, [r7, #12]
 8005278:	619a      	str	r2, [r3, #24]
}
 800527a:	bf00      	nop
 800527c:	3710      	adds	r7, #16
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	fd20810f 	.word	0xfd20810f

08005288 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b084      	sub	sp, #16
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800529a:	699b      	ldr	r3, [r3, #24]
 800529c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800529e:	68fa      	ldr	r2, [r7, #12]
 80052a0:	4b3d      	ldr	r3, [pc, #244]	@ (8005398 <ETH_SetDMAConfig+0x110>)
 80052a2:	4013      	ands	r3, r2
 80052a4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	7b1b      	ldrb	r3, [r3, #12]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d102      	bne.n	80052b4 <ETH_SetDMAConfig+0x2c>
 80052ae:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80052b2:	e000      	b.n	80052b6 <ETH_SetDMAConfig+0x2e>
 80052b4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	7b5b      	ldrb	r3, [r3, #13]
 80052ba:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80052bc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80052be:	683a      	ldr	r2, [r7, #0]
 80052c0:	7f52      	ldrb	r2, [r2, #29]
 80052c2:	2a00      	cmp	r2, #0
 80052c4:	d102      	bne.n	80052cc <ETH_SetDMAConfig+0x44>
 80052c6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80052ca:	e000      	b.n	80052ce <ETH_SetDMAConfig+0x46>
 80052cc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80052ce:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	7b9b      	ldrb	r3, [r3, #14]
 80052d4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80052d6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80052dc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	7f1b      	ldrb	r3, [r3, #28]
 80052e2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80052e4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	7f9b      	ldrb	r3, [r3, #30]
 80052ea:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80052ec:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80052f2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80052fa:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80052fc:	4313      	orrs	r3, r2
 80052fe:	68fa      	ldr	r2, [r7, #12]
 8005300:	4313      	orrs	r3, r2
 8005302:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800530c:	461a      	mov	r2, r3
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800531a:	699b      	ldr	r3, [r3, #24]
 800531c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800531e:	2001      	movs	r0, #1
 8005320:	f7fd fa78 	bl	8002814 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800532c:	461a      	mov	r2, r3
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	791b      	ldrb	r3, [r3, #4]
 8005336:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800533c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8005342:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8005348:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005350:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8005352:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005358:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800535a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8005360:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	6812      	ldr	r2, [r2, #0]
 8005366:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800536a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800536e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800537c:	2001      	movs	r0, #1
 800537e:	f7fd fa49 	bl	8002814 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800538a:	461a      	mov	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6013      	str	r3, [r2, #0]
}
 8005390:	bf00      	nop
 8005392:	3710      	adds	r7, #16
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}
 8005398:	f8de3f23 	.word	0xf8de3f23

0800539c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b0a6      	sub	sp, #152	@ 0x98
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80053a4:	2301      	movs	r3, #1
 80053a6:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80053aa:	2301      	movs	r3, #1
 80053ac:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80053b0:	2300      	movs	r3, #0
 80053b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80053b4:	2300      	movs	r3, #0
 80053b6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80053ba:	2301      	movs	r3, #1
 80053bc:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80053c0:	2300      	movs	r3, #0
 80053c2:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80053c6:	2301      	movs	r3, #1
 80053c8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80053cc:	2301      	movs	r3, #1
 80053ce:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80053d2:	2300      	movs	r3, #0
 80053d4:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80053d8:	2300      	movs	r3, #0
 80053da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80053de:	2300      	movs	r3, #0
 80053e0:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80053e2:	2300      	movs	r3, #0
 80053e4:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80053e8:	2300      	movs	r3, #0
 80053ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80053ec:	2300      	movs	r3, #0
 80053ee:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80053f2:	2300      	movs	r3, #0
 80053f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80053f8:	2300      	movs	r3, #0
 80053fa:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80053fe:	2300      	movs	r3, #0
 8005400:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8005404:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005408:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800540a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800540e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8005410:	2300      	movs	r3, #0
 8005412:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005416:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800541a:	4619      	mov	r1, r3
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	f7ff fe7f 	bl	8005120 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8005422:	2301      	movs	r3, #1
 8005424:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8005426:	2301      	movs	r3, #1
 8005428:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800542a:	2301      	movs	r3, #1
 800542c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8005430:	2301      	movs	r3, #1
 8005432:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8005434:	2300      	movs	r3, #0
 8005436:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8005438:	2300      	movs	r3, #0
 800543a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800543e:	2300      	movs	r3, #0
 8005440:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8005444:	2300      	movs	r3, #0
 8005446:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8005448:	2301      	movs	r3, #1
 800544a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800544e:	2301      	movs	r3, #1
 8005450:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8005452:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005456:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005458:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800545c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800545e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005462:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8005464:	2301      	movs	r3, #1
 8005466:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800546a:	2300      	movs	r3, #0
 800546c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800546e:	2300      	movs	r3, #0
 8005470:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8005472:	f107 0308 	add.w	r3, r7, #8
 8005476:	4619      	mov	r1, r3
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f7ff ff05 	bl	8005288 <ETH_SetDMAConfig>
}
 800547e:	bf00      	nop
 8005480:	3798      	adds	r7, #152	@ 0x98
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
	...

08005488 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005488:	b480      	push	{r7}
 800548a:	b087      	sub	sp, #28
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	3305      	adds	r3, #5
 8005498:	781b      	ldrb	r3, [r3, #0]
 800549a:	021b      	lsls	r3, r3, #8
 800549c:	687a      	ldr	r2, [r7, #4]
 800549e:	3204      	adds	r2, #4
 80054a0:	7812      	ldrb	r2, [r2, #0]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80054a6:	68ba      	ldr	r2, [r7, #8]
 80054a8:	4b11      	ldr	r3, [pc, #68]	@ (80054f0 <ETH_MACAddressConfig+0x68>)
 80054aa:	4413      	add	r3, r2
 80054ac:	461a      	mov	r2, r3
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	3303      	adds	r3, #3
 80054b6:	781b      	ldrb	r3, [r3, #0]
 80054b8:	061a      	lsls	r2, r3, #24
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	3302      	adds	r3, #2
 80054be:	781b      	ldrb	r3, [r3, #0]
 80054c0:	041b      	lsls	r3, r3, #16
 80054c2:	431a      	orrs	r2, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	3301      	adds	r3, #1
 80054c8:	781b      	ldrb	r3, [r3, #0]
 80054ca:	021b      	lsls	r3, r3, #8
 80054cc:	4313      	orrs	r3, r2
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	7812      	ldrb	r2, [r2, #0]
 80054d2:	4313      	orrs	r3, r2
 80054d4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80054d6:	68ba      	ldr	r2, [r7, #8]
 80054d8:	4b06      	ldr	r3, [pc, #24]	@ (80054f4 <ETH_MACAddressConfig+0x6c>)
 80054da:	4413      	add	r3, r2
 80054dc:	461a      	mov	r2, r3
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	6013      	str	r3, [r2, #0]
}
 80054e2:	bf00      	nop
 80054e4:	371c      	adds	r7, #28
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	40028040 	.word	0x40028040
 80054f4:	40028044 	.word	0x40028044

080054f8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b085      	sub	sp, #20
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005500:	2300      	movs	r3, #0
 8005502:	60fb      	str	r3, [r7, #12]
 8005504:	e03e      	b.n	8005584 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	68d9      	ldr	r1, [r3, #12]
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	4613      	mov	r3, r2
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	4413      	add	r3, r2
 8005512:	00db      	lsls	r3, r3, #3
 8005514:	440b      	add	r3, r1
 8005516:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	2200      	movs	r2, #0
 800551c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	2200      	movs	r2, #0
 8005522:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	2200      	movs	r2, #0
 8005528:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	2200      	movs	r2, #0
 800552e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8005530:	68b9      	ldr	r1, [r7, #8]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	68fa      	ldr	r2, [r7, #12]
 8005536:	3206      	adds	r2, #6
 8005538:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2b02      	cmp	r3, #2
 800554c:	d80c      	bhi.n	8005568 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	68d9      	ldr	r1, [r3, #12]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	1c5a      	adds	r2, r3, #1
 8005556:	4613      	mov	r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	4413      	add	r3, r2
 800555c:	00db      	lsls	r3, r3, #3
 800555e:	440b      	add	r3, r1
 8005560:	461a      	mov	r2, r3
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	60da      	str	r2, [r3, #12]
 8005566:	e004      	b.n	8005572 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	461a      	mov	r2, r3
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	3301      	adds	r3, #1
 8005582:	60fb      	str	r3, [r7, #12]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2b03      	cmp	r3, #3
 8005588:	d9bd      	bls.n	8005506 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	68da      	ldr	r2, [r3, #12]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800559c:	611a      	str	r2, [r3, #16]
}
 800559e:	bf00      	nop
 80055a0:	3714      	adds	r7, #20
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr

080055aa <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80055aa:	b480      	push	{r7}
 80055ac:	b085      	sub	sp, #20
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80055b2:	2300      	movs	r3, #0
 80055b4:	60fb      	str	r3, [r7, #12]
 80055b6:	e048      	b.n	800564a <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6919      	ldr	r1, [r3, #16]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	4613      	mov	r3, r2
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	4413      	add	r3, r2
 80055c4:	00db      	lsls	r3, r3, #3
 80055c6:	440b      	add	r3, r1
 80055c8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	2200      	movs	r2, #0
 80055ce:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	2200      	movs	r2, #0
 80055d4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	2200      	movs	r2, #0
 80055da:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	2200      	movs	r2, #0
 80055e0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	2200      	movs	r2, #0
 80055e6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	2200      	movs	r2, #0
 80055ec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80055f4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	695b      	ldr	r3, [r3, #20]
 80055fa:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800560e:	68b9      	ldr	r1, [r7, #8]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	3212      	adds	r2, #18
 8005616:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2b02      	cmp	r3, #2
 800561e:	d80c      	bhi.n	800563a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6919      	ldr	r1, [r3, #16]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	1c5a      	adds	r2, r3, #1
 8005628:	4613      	mov	r3, r2
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	4413      	add	r3, r2
 800562e:	00db      	lsls	r3, r3, #3
 8005630:	440b      	add	r3, r1
 8005632:	461a      	mov	r2, r3
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	60da      	str	r2, [r3, #12]
 8005638:	e004      	b.n	8005644 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	691b      	ldr	r3, [r3, #16]
 800563e:	461a      	mov	r2, r3
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	3301      	adds	r3, #1
 8005648:	60fb      	str	r3, [r7, #12]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2b03      	cmp	r3, #3
 800564e:	d9b3      	bls.n	80055b8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2200      	movs	r2, #0
 8005660:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2200      	movs	r2, #0
 800566c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	691a      	ldr	r2, [r3, #16]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800567a:	60da      	str	r2, [r3, #12]
}
 800567c:	bf00      	nop
 800567e:	3714      	adds	r7, #20
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8005688:	b480      	push	{r7}
 800568a:	b091      	sub	sp, #68	@ 0x44
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	3318      	adds	r3, #24
 8005698:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800569a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800569c:	691b      	ldr	r3, [r3, #16]
 800569e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80056a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a2:	691b      	ldr	r3, [r3, #16]
 80056a4:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 80056a6:	2300      	movs	r3, #0
 80056a8:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80056aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80056ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056b2:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 80056ba:	2300      	movs	r3, #0
 80056bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80056be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80056c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80056ca:	d007      	beq.n	80056dc <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80056cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056d0:	3304      	adds	r3, #4
 80056d2:	009b      	lsls	r3, r3, #2
 80056d4:	4413      	add	r3, r2
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d001      	beq.n	80056e0 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80056dc:	2302      	movs	r3, #2
 80056de:	e111      	b.n	8005904 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 80056e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056e2:	3301      	adds	r3, #1
 80056e4:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 80056e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	461a      	mov	r2, r3
 80056ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ee:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 80056f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f2:	685a      	ldr	r2, [r3, #4]
 80056f4:	4b86      	ldr	r3, [pc, #536]	@ (8005910 <ETH_Prepare_Tx_Descriptors+0x288>)
 80056f6:	4013      	ands	r3, r2
 80056f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056fa:	6852      	ldr	r2, [r2, #4]
 80056fc:	431a      	orrs	r2, r3
 80056fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005700:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 0301 	and.w	r3, r3, #1
 800570a:	2b00      	cmp	r3, #0
 800570c:	d008      	beq.n	8005720 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 800570e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	695b      	ldr	r3, [r3, #20]
 800571a:	431a      	orrs	r2, r3
 800571c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800571e:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f003 0320 	and.w	r3, r3, #32
 8005728:	2b00      	cmp	r3, #0
 800572a:	d008      	beq.n	800573e <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 800572c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	691b      	ldr	r3, [r3, #16]
 8005738:	431a      	orrs	r2, r3
 800573a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800573c:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 0304 	and.w	r3, r3, #4
 8005746:	2b00      	cmp	r3, #0
 8005748:	d005      	beq.n	8005756 <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 800574a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005754:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8005756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800575e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005760:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8005762:	e082      	b.n	800586a <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8005764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800576c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800576e:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d006      	beq.n	8005784 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800577e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005780:	601a      	str	r2, [r3, #0]
 8005782:	e005      	b.n	8005790 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800578c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800578e:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8005790:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005792:	3301      	adds	r3, #1
 8005794:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005796:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005798:	2b03      	cmp	r3, #3
 800579a:	d902      	bls.n	80057a2 <ETH_Prepare_Tx_Descriptors+0x11a>
 800579c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800579e:	3b04      	subs	r3, #4
 80057a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80057a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80057a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057aa:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80057ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80057b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80057b8:	d007      	beq.n	80057ca <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80057ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057be:	3304      	adds	r3, #4
 80057c0:	009b      	lsls	r3, r3, #2
 80057c2:	4413      	add	r3, r2
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d029      	beq.n	800581e <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 80057ca:	6a3b      	ldr	r3, [r7, #32]
 80057cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80057ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80057d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057d6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 80057d8:	2300      	movs	r3, #0
 80057da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80057dc:	e019      	b.n	8005812 <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 80057de:	f3bf 8f5f 	dmb	sy
}
 80057e2:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80057e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80057ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ee:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80057f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057f2:	3301      	adds	r3, #1
 80057f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057f8:	2b03      	cmp	r3, #3
 80057fa:	d902      	bls.n	8005802 <ETH_Prepare_Tx_Descriptors+0x17a>
 80057fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057fe:	3b04      	subs	r3, #4
 8005800:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005804:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800580a:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 800580c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800580e:	3301      	adds	r3, #1
 8005810:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005812:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005814:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005816:	429a      	cmp	r2, r3
 8005818:	d3e1      	bcc.n	80057de <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 800581a:	2302      	movs	r3, #2
 800581c:	e072      	b.n	8005904 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 800581e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005828:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 800582a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800582c:	3301      	adds	r3, #1
 800582e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8005830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8005836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	461a      	mov	r2, r3
 800583c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800583e:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8005840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005842:	685a      	ldr	r2, [r3, #4]
 8005844:	4b32      	ldr	r3, [pc, #200]	@ (8005910 <ETH_Prepare_Tx_Descriptors+0x288>)
 8005846:	4013      	ands	r3, r2
 8005848:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800584a:	6852      	ldr	r2, [r2, #4]
 800584c:	431a      	orrs	r2, r3
 800584e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005850:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8005852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005854:	3301      	adds	r3, #1
 8005856:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8005858:	f3bf 8f5f 	dmb	sy
}
 800585c:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 800585e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005868:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 800586a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	2b00      	cmp	r3, #0
 8005870:	f47f af78 	bne.w	8005764 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d006      	beq.n	8005888 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800587a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005884:	601a      	str	r2, [r3, #0]
 8005886:	e005      	b.n	8005894 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005892:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8005894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800589c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800589e:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 80058a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a2:	6a3a      	ldr	r2, [r7, #32]
 80058a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058a8:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 80058aa:	f3bf 8f5f 	dmb	sy
}
 80058ae:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80058b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80058b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ba:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 80058bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80058c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80058c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058c4:	3304      	adds	r3, #4
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	440b      	add	r3, r1
 80058ca:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80058cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ce:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80058d0:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058d2:	f3ef 8310 	mrs	r3, PRIMASK
 80058d6:	613b      	str	r3, [r7, #16]
  return(result);
 80058d8:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80058da:	61fb      	str	r3, [r7, #28]
 80058dc:	2301      	movs	r3, #1
 80058de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	f383 8810 	msr	PRIMASK, r3
}
 80058e6:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 80058e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80058ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ee:	4413      	add	r3, r2
 80058f0:	1c5a      	adds	r2, r3, #1
 80058f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f4:	629a      	str	r2, [r3, #40]	@ 0x28
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058fa:	69bb      	ldr	r3, [r7, #24]
 80058fc:	f383 8810 	msr	PRIMASK, r3
}
 8005900:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8005902:	2300      	movs	r3, #0
}
 8005904:	4618      	mov	r0, r3
 8005906:	3744      	adds	r7, #68	@ 0x44
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr
 8005910:	ffffe000 	.word	0xffffe000

08005914 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005914:	b480      	push	{r7}
 8005916:	b089      	sub	sp, #36	@ 0x24
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800591e:	2300      	movs	r3, #0
 8005920:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005922:	2300      	movs	r3, #0
 8005924:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005926:	2300      	movs	r3, #0
 8005928:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800592a:	2300      	movs	r3, #0
 800592c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800592e:	2300      	movs	r3, #0
 8005930:	61fb      	str	r3, [r7, #28]
 8005932:	e175      	b.n	8005c20 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005934:	2201      	movs	r2, #1
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	fa02 f303 	lsl.w	r3, r2, r3
 800593c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	697a      	ldr	r2, [r7, #20]
 8005944:	4013      	ands	r3, r2
 8005946:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8005948:	693a      	ldr	r2, [r7, #16]
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	429a      	cmp	r2, r3
 800594e:	f040 8164 	bne.w	8005c1a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	f003 0303 	and.w	r3, r3, #3
 800595a:	2b01      	cmp	r3, #1
 800595c:	d005      	beq.n	800596a <HAL_GPIO_Init+0x56>
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	f003 0303 	and.w	r3, r3, #3
 8005966:	2b02      	cmp	r3, #2
 8005968:	d130      	bne.n	80059cc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	005b      	lsls	r3, r3, #1
 8005974:	2203      	movs	r2, #3
 8005976:	fa02 f303 	lsl.w	r3, r2, r3
 800597a:	43db      	mvns	r3, r3
 800597c:	69ba      	ldr	r2, [r7, #24]
 800597e:	4013      	ands	r3, r2
 8005980:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	68da      	ldr	r2, [r3, #12]
 8005986:	69fb      	ldr	r3, [r7, #28]
 8005988:	005b      	lsls	r3, r3, #1
 800598a:	fa02 f303 	lsl.w	r3, r2, r3
 800598e:	69ba      	ldr	r2, [r7, #24]
 8005990:	4313      	orrs	r3, r2
 8005992:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	69ba      	ldr	r2, [r7, #24]
 8005998:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80059a0:	2201      	movs	r2, #1
 80059a2:	69fb      	ldr	r3, [r7, #28]
 80059a4:	fa02 f303 	lsl.w	r3, r2, r3
 80059a8:	43db      	mvns	r3, r3
 80059aa:	69ba      	ldr	r2, [r7, #24]
 80059ac:	4013      	ands	r3, r2
 80059ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	091b      	lsrs	r3, r3, #4
 80059b6:	f003 0201 	and.w	r2, r3, #1
 80059ba:	69fb      	ldr	r3, [r7, #28]
 80059bc:	fa02 f303 	lsl.w	r3, r2, r3
 80059c0:	69ba      	ldr	r2, [r7, #24]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	69ba      	ldr	r2, [r7, #24]
 80059ca:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	f003 0303 	and.w	r3, r3, #3
 80059d4:	2b03      	cmp	r3, #3
 80059d6:	d017      	beq.n	8005a08 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	005b      	lsls	r3, r3, #1
 80059e2:	2203      	movs	r2, #3
 80059e4:	fa02 f303 	lsl.w	r3, r2, r3
 80059e8:	43db      	mvns	r3, r3
 80059ea:	69ba      	ldr	r2, [r7, #24]
 80059ec:	4013      	ands	r3, r2
 80059ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	689a      	ldr	r2, [r3, #8]
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	005b      	lsls	r3, r3, #1
 80059f8:	fa02 f303 	lsl.w	r3, r2, r3
 80059fc:	69ba      	ldr	r2, [r7, #24]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	69ba      	ldr	r2, [r7, #24]
 8005a06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	f003 0303 	and.w	r3, r3, #3
 8005a10:	2b02      	cmp	r3, #2
 8005a12:	d123      	bne.n	8005a5c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	08da      	lsrs	r2, r3, #3
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	3208      	adds	r2, #8
 8005a1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	f003 0307 	and.w	r3, r3, #7
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	220f      	movs	r2, #15
 8005a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a30:	43db      	mvns	r3, r3
 8005a32:	69ba      	ldr	r2, [r7, #24]
 8005a34:	4013      	ands	r3, r2
 8005a36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	691a      	ldr	r2, [r3, #16]
 8005a3c:	69fb      	ldr	r3, [r7, #28]
 8005a3e:	f003 0307 	and.w	r3, r3, #7
 8005a42:	009b      	lsls	r3, r3, #2
 8005a44:	fa02 f303 	lsl.w	r3, r2, r3
 8005a48:	69ba      	ldr	r2, [r7, #24]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005a4e:	69fb      	ldr	r3, [r7, #28]
 8005a50:	08da      	lsrs	r2, r3, #3
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	3208      	adds	r2, #8
 8005a56:	69b9      	ldr	r1, [r7, #24]
 8005a58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005a62:	69fb      	ldr	r3, [r7, #28]
 8005a64:	005b      	lsls	r3, r3, #1
 8005a66:	2203      	movs	r2, #3
 8005a68:	fa02 f303 	lsl.w	r3, r2, r3
 8005a6c:	43db      	mvns	r3, r3
 8005a6e:	69ba      	ldr	r2, [r7, #24]
 8005a70:	4013      	ands	r3, r2
 8005a72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	f003 0203 	and.w	r2, r3, #3
 8005a7c:	69fb      	ldr	r3, [r7, #28]
 8005a7e:	005b      	lsls	r3, r3, #1
 8005a80:	fa02 f303 	lsl.w	r3, r2, r3
 8005a84:	69ba      	ldr	r2, [r7, #24]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	69ba      	ldr	r2, [r7, #24]
 8005a8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	f000 80be 	beq.w	8005c1a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a9e:	4b66      	ldr	r3, [pc, #408]	@ (8005c38 <HAL_GPIO_Init+0x324>)
 8005aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aa2:	4a65      	ldr	r2, [pc, #404]	@ (8005c38 <HAL_GPIO_Init+0x324>)
 8005aa4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005aa8:	6453      	str	r3, [r2, #68]	@ 0x44
 8005aaa:	4b63      	ldr	r3, [pc, #396]	@ (8005c38 <HAL_GPIO_Init+0x324>)
 8005aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ab2:	60fb      	str	r3, [r7, #12]
 8005ab4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005ab6:	4a61      	ldr	r2, [pc, #388]	@ (8005c3c <HAL_GPIO_Init+0x328>)
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	089b      	lsrs	r3, r3, #2
 8005abc:	3302      	adds	r3, #2
 8005abe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005ac4:	69fb      	ldr	r3, [r7, #28]
 8005ac6:	f003 0303 	and.w	r3, r3, #3
 8005aca:	009b      	lsls	r3, r3, #2
 8005acc:	220f      	movs	r2, #15
 8005ace:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad2:	43db      	mvns	r3, r3
 8005ad4:	69ba      	ldr	r2, [r7, #24]
 8005ad6:	4013      	ands	r3, r2
 8005ad8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a58      	ldr	r2, [pc, #352]	@ (8005c40 <HAL_GPIO_Init+0x32c>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d037      	beq.n	8005b52 <HAL_GPIO_Init+0x23e>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a57      	ldr	r2, [pc, #348]	@ (8005c44 <HAL_GPIO_Init+0x330>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d031      	beq.n	8005b4e <HAL_GPIO_Init+0x23a>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a56      	ldr	r2, [pc, #344]	@ (8005c48 <HAL_GPIO_Init+0x334>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d02b      	beq.n	8005b4a <HAL_GPIO_Init+0x236>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a55      	ldr	r2, [pc, #340]	@ (8005c4c <HAL_GPIO_Init+0x338>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d025      	beq.n	8005b46 <HAL_GPIO_Init+0x232>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a54      	ldr	r2, [pc, #336]	@ (8005c50 <HAL_GPIO_Init+0x33c>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d01f      	beq.n	8005b42 <HAL_GPIO_Init+0x22e>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a53      	ldr	r2, [pc, #332]	@ (8005c54 <HAL_GPIO_Init+0x340>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d019      	beq.n	8005b3e <HAL_GPIO_Init+0x22a>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a52      	ldr	r2, [pc, #328]	@ (8005c58 <HAL_GPIO_Init+0x344>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d013      	beq.n	8005b3a <HAL_GPIO_Init+0x226>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a51      	ldr	r2, [pc, #324]	@ (8005c5c <HAL_GPIO_Init+0x348>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d00d      	beq.n	8005b36 <HAL_GPIO_Init+0x222>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a50      	ldr	r2, [pc, #320]	@ (8005c60 <HAL_GPIO_Init+0x34c>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d007      	beq.n	8005b32 <HAL_GPIO_Init+0x21e>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a4f      	ldr	r2, [pc, #316]	@ (8005c64 <HAL_GPIO_Init+0x350>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d101      	bne.n	8005b2e <HAL_GPIO_Init+0x21a>
 8005b2a:	2309      	movs	r3, #9
 8005b2c:	e012      	b.n	8005b54 <HAL_GPIO_Init+0x240>
 8005b2e:	230a      	movs	r3, #10
 8005b30:	e010      	b.n	8005b54 <HAL_GPIO_Init+0x240>
 8005b32:	2308      	movs	r3, #8
 8005b34:	e00e      	b.n	8005b54 <HAL_GPIO_Init+0x240>
 8005b36:	2307      	movs	r3, #7
 8005b38:	e00c      	b.n	8005b54 <HAL_GPIO_Init+0x240>
 8005b3a:	2306      	movs	r3, #6
 8005b3c:	e00a      	b.n	8005b54 <HAL_GPIO_Init+0x240>
 8005b3e:	2305      	movs	r3, #5
 8005b40:	e008      	b.n	8005b54 <HAL_GPIO_Init+0x240>
 8005b42:	2304      	movs	r3, #4
 8005b44:	e006      	b.n	8005b54 <HAL_GPIO_Init+0x240>
 8005b46:	2303      	movs	r3, #3
 8005b48:	e004      	b.n	8005b54 <HAL_GPIO_Init+0x240>
 8005b4a:	2302      	movs	r3, #2
 8005b4c:	e002      	b.n	8005b54 <HAL_GPIO_Init+0x240>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e000      	b.n	8005b54 <HAL_GPIO_Init+0x240>
 8005b52:	2300      	movs	r3, #0
 8005b54:	69fa      	ldr	r2, [r7, #28]
 8005b56:	f002 0203 	and.w	r2, r2, #3
 8005b5a:	0092      	lsls	r2, r2, #2
 8005b5c:	4093      	lsls	r3, r2
 8005b5e:	69ba      	ldr	r2, [r7, #24]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005b64:	4935      	ldr	r1, [pc, #212]	@ (8005c3c <HAL_GPIO_Init+0x328>)
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	089b      	lsrs	r3, r3, #2
 8005b6a:	3302      	adds	r3, #2
 8005b6c:	69ba      	ldr	r2, [r7, #24]
 8005b6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005b72:	4b3d      	ldr	r3, [pc, #244]	@ (8005c68 <HAL_GPIO_Init+0x354>)
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	43db      	mvns	r3, r3
 8005b7c:	69ba      	ldr	r2, [r7, #24]
 8005b7e:	4013      	ands	r3, r2
 8005b80:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d003      	beq.n	8005b96 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005b8e:	69ba      	ldr	r2, [r7, #24]
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	4313      	orrs	r3, r2
 8005b94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005b96:	4a34      	ldr	r2, [pc, #208]	@ (8005c68 <HAL_GPIO_Init+0x354>)
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005b9c:	4b32      	ldr	r3, [pc, #200]	@ (8005c68 <HAL_GPIO_Init+0x354>)
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	43db      	mvns	r3, r3
 8005ba6:	69ba      	ldr	r2, [r7, #24]
 8005ba8:	4013      	ands	r3, r2
 8005baa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d003      	beq.n	8005bc0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005bb8:	69ba      	ldr	r2, [r7, #24]
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005bc0:	4a29      	ldr	r2, [pc, #164]	@ (8005c68 <HAL_GPIO_Init+0x354>)
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005bc6:	4b28      	ldr	r3, [pc, #160]	@ (8005c68 <HAL_GPIO_Init+0x354>)
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	43db      	mvns	r3, r3
 8005bd0:	69ba      	ldr	r2, [r7, #24]
 8005bd2:	4013      	ands	r3, r2
 8005bd4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d003      	beq.n	8005bea <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005bea:	4a1f      	ldr	r2, [pc, #124]	@ (8005c68 <HAL_GPIO_Init+0x354>)
 8005bec:	69bb      	ldr	r3, [r7, #24]
 8005bee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005bf0:	4b1d      	ldr	r3, [pc, #116]	@ (8005c68 <HAL_GPIO_Init+0x354>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	43db      	mvns	r3, r3
 8005bfa:	69ba      	ldr	r2, [r7, #24]
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d003      	beq.n	8005c14 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005c0c:	69ba      	ldr	r2, [r7, #24]
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005c14:	4a14      	ldr	r2, [pc, #80]	@ (8005c68 <HAL_GPIO_Init+0x354>)
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	3301      	adds	r3, #1
 8005c1e:	61fb      	str	r3, [r7, #28]
 8005c20:	69fb      	ldr	r3, [r7, #28]
 8005c22:	2b0f      	cmp	r3, #15
 8005c24:	f67f ae86 	bls.w	8005934 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005c28:	bf00      	nop
 8005c2a:	bf00      	nop
 8005c2c:	3724      	adds	r7, #36	@ 0x24
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	40023800 	.word	0x40023800
 8005c3c:	40013800 	.word	0x40013800
 8005c40:	40020000 	.word	0x40020000
 8005c44:	40020400 	.word	0x40020400
 8005c48:	40020800 	.word	0x40020800
 8005c4c:	40020c00 	.word	0x40020c00
 8005c50:	40021000 	.word	0x40021000
 8005c54:	40021400 	.word	0x40021400
 8005c58:	40021800 	.word	0x40021800
 8005c5c:	40021c00 	.word	0x40021c00
 8005c60:	40022000 	.word	0x40022000
 8005c64:	40022400 	.word	0x40022400
 8005c68:	40013c00 	.word	0x40013c00

08005c6c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b087      	sub	sp, #28
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8005c76:	2300      	movs	r3, #0
 8005c78:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8005c82:	2300      	movs	r3, #0
 8005c84:	617b      	str	r3, [r7, #20]
 8005c86:	e0d9      	b.n	8005e3c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005c88:	2201      	movs	r2, #1
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c90:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005c92:	683a      	ldr	r2, [r7, #0]
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	4013      	ands	r3, r2
 8005c98:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 8005c9a:	68fa      	ldr	r2, [r7, #12]
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	f040 80c9 	bne.w	8005e36 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8005ca4:	4a6b      	ldr	r2, [pc, #428]	@ (8005e54 <HAL_GPIO_DeInit+0x1e8>)
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	089b      	lsrs	r3, r3, #2
 8005caa:	3302      	adds	r3, #2
 8005cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cb0:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	f003 0303 	and.w	r3, r3, #3
 8005cb8:	009b      	lsls	r3, r3, #2
 8005cba:	220f      	movs	r2, #15
 8005cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc0:	68ba      	ldr	r2, [r7, #8]
 8005cc2:	4013      	ands	r3, r2
 8005cc4:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	4a63      	ldr	r2, [pc, #396]	@ (8005e58 <HAL_GPIO_DeInit+0x1ec>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d037      	beq.n	8005d3e <HAL_GPIO_DeInit+0xd2>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	4a62      	ldr	r2, [pc, #392]	@ (8005e5c <HAL_GPIO_DeInit+0x1f0>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d031      	beq.n	8005d3a <HAL_GPIO_DeInit+0xce>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a61      	ldr	r2, [pc, #388]	@ (8005e60 <HAL_GPIO_DeInit+0x1f4>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d02b      	beq.n	8005d36 <HAL_GPIO_DeInit+0xca>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a60      	ldr	r2, [pc, #384]	@ (8005e64 <HAL_GPIO_DeInit+0x1f8>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d025      	beq.n	8005d32 <HAL_GPIO_DeInit+0xc6>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a5f      	ldr	r2, [pc, #380]	@ (8005e68 <HAL_GPIO_DeInit+0x1fc>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d01f      	beq.n	8005d2e <HAL_GPIO_DeInit+0xc2>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	4a5e      	ldr	r2, [pc, #376]	@ (8005e6c <HAL_GPIO_DeInit+0x200>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d019      	beq.n	8005d2a <HAL_GPIO_DeInit+0xbe>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4a5d      	ldr	r2, [pc, #372]	@ (8005e70 <HAL_GPIO_DeInit+0x204>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d013      	beq.n	8005d26 <HAL_GPIO_DeInit+0xba>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a5c      	ldr	r2, [pc, #368]	@ (8005e74 <HAL_GPIO_DeInit+0x208>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d00d      	beq.n	8005d22 <HAL_GPIO_DeInit+0xb6>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a5b      	ldr	r2, [pc, #364]	@ (8005e78 <HAL_GPIO_DeInit+0x20c>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d007      	beq.n	8005d1e <HAL_GPIO_DeInit+0xb2>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4a5a      	ldr	r2, [pc, #360]	@ (8005e7c <HAL_GPIO_DeInit+0x210>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d101      	bne.n	8005d1a <HAL_GPIO_DeInit+0xae>
 8005d16:	2309      	movs	r3, #9
 8005d18:	e012      	b.n	8005d40 <HAL_GPIO_DeInit+0xd4>
 8005d1a:	230a      	movs	r3, #10
 8005d1c:	e010      	b.n	8005d40 <HAL_GPIO_DeInit+0xd4>
 8005d1e:	2308      	movs	r3, #8
 8005d20:	e00e      	b.n	8005d40 <HAL_GPIO_DeInit+0xd4>
 8005d22:	2307      	movs	r3, #7
 8005d24:	e00c      	b.n	8005d40 <HAL_GPIO_DeInit+0xd4>
 8005d26:	2306      	movs	r3, #6
 8005d28:	e00a      	b.n	8005d40 <HAL_GPIO_DeInit+0xd4>
 8005d2a:	2305      	movs	r3, #5
 8005d2c:	e008      	b.n	8005d40 <HAL_GPIO_DeInit+0xd4>
 8005d2e:	2304      	movs	r3, #4
 8005d30:	e006      	b.n	8005d40 <HAL_GPIO_DeInit+0xd4>
 8005d32:	2303      	movs	r3, #3
 8005d34:	e004      	b.n	8005d40 <HAL_GPIO_DeInit+0xd4>
 8005d36:	2302      	movs	r3, #2
 8005d38:	e002      	b.n	8005d40 <HAL_GPIO_DeInit+0xd4>
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e000      	b.n	8005d40 <HAL_GPIO_DeInit+0xd4>
 8005d3e:	2300      	movs	r3, #0
 8005d40:	697a      	ldr	r2, [r7, #20]
 8005d42:	f002 0203 	and.w	r2, r2, #3
 8005d46:	0092      	lsls	r2, r2, #2
 8005d48:	4093      	lsls	r3, r2
 8005d4a:	68ba      	ldr	r2, [r7, #8]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d132      	bne.n	8005db6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005d50:	4b4b      	ldr	r3, [pc, #300]	@ (8005e80 <HAL_GPIO_DeInit+0x214>)
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	43db      	mvns	r3, r3
 8005d58:	4949      	ldr	r1, [pc, #292]	@ (8005e80 <HAL_GPIO_DeInit+0x214>)
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005d5e:	4b48      	ldr	r3, [pc, #288]	@ (8005e80 <HAL_GPIO_DeInit+0x214>)
 8005d60:	685a      	ldr	r2, [r3, #4]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	43db      	mvns	r3, r3
 8005d66:	4946      	ldr	r1, [pc, #280]	@ (8005e80 <HAL_GPIO_DeInit+0x214>)
 8005d68:	4013      	ands	r3, r2
 8005d6a:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005d6c:	4b44      	ldr	r3, [pc, #272]	@ (8005e80 <HAL_GPIO_DeInit+0x214>)
 8005d6e:	68da      	ldr	r2, [r3, #12]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	43db      	mvns	r3, r3
 8005d74:	4942      	ldr	r1, [pc, #264]	@ (8005e80 <HAL_GPIO_DeInit+0x214>)
 8005d76:	4013      	ands	r3, r2
 8005d78:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005d7a:	4b41      	ldr	r3, [pc, #260]	@ (8005e80 <HAL_GPIO_DeInit+0x214>)
 8005d7c:	689a      	ldr	r2, [r3, #8]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	43db      	mvns	r3, r3
 8005d82:	493f      	ldr	r1, [pc, #252]	@ (8005e80 <HAL_GPIO_DeInit+0x214>)
 8005d84:	4013      	ands	r3, r2
 8005d86:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	f003 0303 	and.w	r3, r3, #3
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	220f      	movs	r2, #15
 8005d92:	fa02 f303 	lsl.w	r3, r2, r3
 8005d96:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8005d98:	4a2e      	ldr	r2, [pc, #184]	@ (8005e54 <HAL_GPIO_DeInit+0x1e8>)
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	089b      	lsrs	r3, r3, #2
 8005d9e:	3302      	adds	r3, #2
 8005da0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	43da      	mvns	r2, r3
 8005da8:	482a      	ldr	r0, [pc, #168]	@ (8005e54 <HAL_GPIO_DeInit+0x1e8>)
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	089b      	lsrs	r3, r3, #2
 8005dae:	400a      	ands	r2, r1
 8005db0:	3302      	adds	r3, #2
 8005db2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681a      	ldr	r2, [r3, #0]
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	005b      	lsls	r3, r3, #1
 8005dbe:	2103      	movs	r1, #3
 8005dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8005dc4:	43db      	mvns	r3, r3
 8005dc6:	401a      	ands	r2, r3
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	08da      	lsrs	r2, r3, #3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	3208      	adds	r2, #8
 8005dd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005dd8:	697b      	ldr	r3, [r7, #20]
 8005dda:	f003 0307 	and.w	r3, r3, #7
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	220f      	movs	r2, #15
 8005de2:	fa02 f303 	lsl.w	r3, r2, r3
 8005de6:	43db      	mvns	r3, r3
 8005de8:	697a      	ldr	r2, [r7, #20]
 8005dea:	08d2      	lsrs	r2, r2, #3
 8005dec:	4019      	ands	r1, r3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	3208      	adds	r2, #8
 8005df2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	68da      	ldr	r2, [r3, #12]
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	005b      	lsls	r3, r3, #1
 8005dfe:	2103      	movs	r1, #3
 8005e00:	fa01 f303 	lsl.w	r3, r1, r3
 8005e04:	43db      	mvns	r3, r3
 8005e06:	401a      	ands	r2, r3
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	685a      	ldr	r2, [r3, #4]
 8005e10:	2101      	movs	r1, #1
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	fa01 f303 	lsl.w	r3, r1, r3
 8005e18:	43db      	mvns	r3, r3
 8005e1a:	401a      	ands	r2, r3
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	689a      	ldr	r2, [r3, #8]
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	005b      	lsls	r3, r3, #1
 8005e28:	2103      	movs	r1, #3
 8005e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8005e2e:	43db      	mvns	r3, r3
 8005e30:	401a      	ands	r2, r3
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	3301      	adds	r3, #1
 8005e3a:	617b      	str	r3, [r7, #20]
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	2b0f      	cmp	r3, #15
 8005e40:	f67f af22 	bls.w	8005c88 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005e44:	bf00      	nop
 8005e46:	bf00      	nop
 8005e48:	371c      	adds	r7, #28
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e50:	4770      	bx	lr
 8005e52:	bf00      	nop
 8005e54:	40013800 	.word	0x40013800
 8005e58:	40020000 	.word	0x40020000
 8005e5c:	40020400 	.word	0x40020400
 8005e60:	40020800 	.word	0x40020800
 8005e64:	40020c00 	.word	0x40020c00
 8005e68:	40021000 	.word	0x40021000
 8005e6c:	40021400 	.word	0x40021400
 8005e70:	40021800 	.word	0x40021800
 8005e74:	40021c00 	.word	0x40021c00
 8005e78:	40022000 	.word	0x40022000
 8005e7c:	40022400 	.word	0x40022400
 8005e80:	40013c00 	.word	0x40013c00

08005e84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b083      	sub	sp, #12
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	460b      	mov	r3, r1
 8005e8e:	807b      	strh	r3, [r7, #2]
 8005e90:	4613      	mov	r3, r2
 8005e92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005e94:	787b      	ldrb	r3, [r7, #1]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d003      	beq.n	8005ea2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005e9a:	887a      	ldrh	r2, [r7, #2]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005ea0:	e003      	b.n	8005eaa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005ea2:	887b      	ldrh	r3, [r7, #2]
 8005ea4:	041a      	lsls	r2, r3, #16
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	619a      	str	r2, [r3, #24]
}
 8005eaa:	bf00      	nop
 8005eac:	370c      	adds	r7, #12
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr

08005eb6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005eb6:	b480      	push	{r7}
 8005eb8:	b085      	sub	sp, #20
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
 8005ebe:	460b      	mov	r3, r1
 8005ec0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	695b      	ldr	r3, [r3, #20]
 8005ec6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005ec8:	887a      	ldrh	r2, [r7, #2]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	4013      	ands	r3, r2
 8005ece:	041a      	lsls	r2, r3, #16
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	43d9      	mvns	r1, r3
 8005ed4:	887b      	ldrh	r3, [r7, #2]
 8005ed6:	400b      	ands	r3, r1
 8005ed8:	431a      	orrs	r2, r3
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	619a      	str	r2, [r3, #24]
}
 8005ede:	bf00      	nop
 8005ee0:	3714      	adds	r7, #20
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr
	...

08005eec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b082      	sub	sp, #8
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005ef6:	4b08      	ldr	r3, [pc, #32]	@ (8005f18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ef8:	695a      	ldr	r2, [r3, #20]
 8005efa:	88fb      	ldrh	r3, [r7, #6]
 8005efc:	4013      	ands	r3, r2
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d006      	beq.n	8005f10 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005f02:	4a05      	ldr	r2, [pc, #20]	@ (8005f18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005f04:	88fb      	ldrh	r3, [r7, #6]
 8005f06:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005f08:	88fb      	ldrh	r3, [r7, #6]
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f000 f806 	bl	8005f1c <HAL_GPIO_EXTI_Callback>
  }
}
 8005f10:	bf00      	nop
 8005f12:	3708      	adds	r7, #8
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	40013c00 	.word	0x40013c00

08005f1c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	4603      	mov	r3, r0
 8005f24:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005f26:	bf00      	nop
 8005f28:	370c      	adds	r7, #12
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr
	...

08005f34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b082      	sub	sp, #8
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d101      	bne.n	8005f46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	e08b      	b.n	800605e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d106      	bne.n	8005f60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f7fb fb54 	bl	8001608 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2224      	movs	r2, #36	@ 0x24
 8005f64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f022 0201 	bic.w	r2, r2, #1
 8005f76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	685a      	ldr	r2, [r3, #4]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005f84:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	689a      	ldr	r2, [r3, #8]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005f94:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	68db      	ldr	r3, [r3, #12]
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d107      	bne.n	8005fae <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	689a      	ldr	r2, [r3, #8]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005faa:	609a      	str	r2, [r3, #8]
 8005fac:	e006      	b.n	8005fbc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	689a      	ldr	r2, [r3, #8]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005fba:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	2b02      	cmp	r3, #2
 8005fc2:	d108      	bne.n	8005fd6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	685a      	ldr	r2, [r3, #4]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fd2:	605a      	str	r2, [r3, #4]
 8005fd4:	e007      	b.n	8005fe6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	685a      	ldr	r2, [r3, #4]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005fe4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	6859      	ldr	r1, [r3, #4]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	4b1d      	ldr	r3, [pc, #116]	@ (8006068 <HAL_I2C_Init+0x134>)
 8005ff2:	430b      	orrs	r3, r1
 8005ff4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	68da      	ldr	r2, [r3, #12]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006004:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	691a      	ldr	r2, [r3, #16]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	695b      	ldr	r3, [r3, #20]
 800600e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	699b      	ldr	r3, [r3, #24]
 8006016:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	430a      	orrs	r2, r1
 800601e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	69d9      	ldr	r1, [r3, #28]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6a1a      	ldr	r2, [r3, #32]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	430a      	orrs	r2, r1
 800602e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f042 0201 	orr.w	r2, r2, #1
 800603e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2220      	movs	r2, #32
 800604a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2200      	movs	r2, #0
 8006058:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800605c:	2300      	movs	r3, #0
}
 800605e:	4618      	mov	r0, r3
 8006060:	3708      	adds	r7, #8
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
 8006066:	bf00      	nop
 8006068:	02008000 	.word	0x02008000

0800606c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b082      	sub	sp, #8
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d101      	bne.n	800607e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e021      	b.n	80060c2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2224      	movs	r2, #36	@ 0x24
 8006082:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f022 0201 	bic.w	r2, r2, #1
 8006094:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f7fb fbe2 	bl	8001860 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2200      	movs	r2, #0
 80060a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2200      	movs	r2, #0
 80060a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2200      	movs	r2, #0
 80060ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2200      	movs	r2, #0
 80060b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2200      	movs	r2, #0
 80060bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80060c0:	2300      	movs	r3, #0
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3708      	adds	r7, #8
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}
	...

080060cc <HAL_I2C_Master_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                            uint16_t Size)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b088      	sub	sp, #32
 80060d0:	af02      	add	r7, sp, #8
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	607a      	str	r2, [r7, #4]
 80060d6:	461a      	mov	r2, r3
 80060d8:	460b      	mov	r3, r1
 80060da:	817b      	strh	r3, [r7, #10]
 80060dc:	4613      	mov	r3, r2
 80060de:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	2b20      	cmp	r3, #32
 80060ea:	d153      	bne.n	8006194 <HAL_I2C_Master_Receive_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	699b      	ldr	r3, [r3, #24]
 80060f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80060f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060fa:	d101      	bne.n	8006100 <HAL_I2C_Master_Receive_IT+0x34>
    {
      return HAL_BUSY;
 80060fc:	2302      	movs	r3, #2
 80060fe:	e04a      	b.n	8006196 <HAL_I2C_Master_Receive_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006106:	2b01      	cmp	r3, #1
 8006108:	d101      	bne.n	800610e <HAL_I2C_Master_Receive_IT+0x42>
 800610a:	2302      	movs	r3, #2
 800610c:	e043      	b.n	8006196 <HAL_I2C_Master_Receive_IT+0xca>
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2201      	movs	r2, #1
 8006112:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	2222      	movs	r2, #34	@ 0x22
 800611a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2210      	movs	r2, #16
 8006122:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2200      	movs	r2, #0
 800612a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	687a      	ldr	r2, [r7, #4]
 8006130:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	893a      	ldrh	r2, [r7, #8]
 8006136:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	4a19      	ldr	r2, [pc, #100]	@ (80061a0 <HAL_I2C_Master_Receive_IT+0xd4>)
 800613c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	4a18      	ldr	r2, [pc, #96]	@ (80061a4 <HAL_I2C_Master_Receive_IT+0xd8>)
 8006142:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006148:	b29b      	uxth	r3, r3
 800614a:	2bff      	cmp	r3, #255	@ 0xff
 800614c:	d906      	bls.n	800615c <HAL_I2C_Master_Receive_IT+0x90>
    {
      hi2c->XferSize = 1U;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2201      	movs	r2, #1
 8006152:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006154:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006158:	617b      	str	r3, [r7, #20]
 800615a:	e007      	b.n	800616c <HAL_I2C_Master_Receive_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006160:	b29a      	uxth	r2, r3
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006166:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800616a:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006170:	b2da      	uxtb	r2, r3
 8006172:	8979      	ldrh	r1, [r7, #10]
 8006174:	4b0c      	ldr	r3, [pc, #48]	@ (80061a8 <HAL_I2C_Master_Receive_IT+0xdc>)
 8006176:	9300      	str	r3, [sp, #0]
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	68f8      	ldr	r0, [r7, #12]
 800617c:	f001 fe40 	bl	8007e00 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006188:	2102      	movs	r1, #2
 800618a:	68f8      	ldr	r0, [r7, #12]
 800618c:	f001 fe6a 	bl	8007e64 <I2C_Enable_IRQ>

    return HAL_OK;
 8006190:	2300      	movs	r3, #0
 8006192:	e000      	b.n	8006196 <HAL_I2C_Master_Receive_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8006194:	2302      	movs	r3, #2
  }
}
 8006196:	4618      	mov	r0, r3
 8006198:	3718      	adds	r7, #24
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
 800619e:	bf00      	nop
 80061a0:	ffff0000 	.word	0xffff0000
 80061a4:	080067bb 	.word	0x080067bb
 80061a8:	80002400 	.word	0x80002400

080061ac <HAL_I2C_Slave_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b084      	sub	sp, #16
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	60f8      	str	r0, [r7, #12]
 80061b4:	60b9      	str	r1, [r7, #8]
 80061b6:	4613      	mov	r3, r2
 80061b8:	80fb      	strh	r3, [r7, #6]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	2b20      	cmp	r3, #32
 80061c4:	d156      	bne.n	8006274 <HAL_I2C_Slave_Transmit_IT+0xc8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	d101      	bne.n	80061d4 <HAL_I2C_Slave_Transmit_IT+0x28>
 80061d0:	2302      	movs	r3, #2
 80061d2:	e050      	b.n	8006276 <HAL_I2C_Slave_Transmit_IT+0xca>
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2201      	movs	r2, #1
 80061d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2221      	movs	r2, #33	@ 0x21
 80061e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2220      	movs	r2, #32
 80061e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2200      	movs	r2, #0
 80061f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	685a      	ldr	r2, [r3, #4]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006200:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	68ba      	ldr	r2, [r7, #8]
 8006206:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	88fa      	ldrh	r2, [r7, #6]
 800620c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006212:	b29a      	uxth	r2, r3
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	4a19      	ldr	r2, [pc, #100]	@ (8006280 <HAL_I2C_Slave_Transmit_IT+0xd4>)
 800621c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	4a18      	ldr	r2, [pc, #96]	@ (8006284 <HAL_I2C_Slave_Transmit_IT+0xd8>)
 8006222:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Preload TX data if no stretch enable */
    if (hi2c->Init.NoStretchMode == I2C_NOSTRETCH_ENABLE)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6a1b      	ldr	r3, [r3, #32]
 8006228:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800622c:	d117      	bne.n	800625e <HAL_I2C_Slave_Transmit_IT+0xb2>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006232:	781a      	ldrb	r2, [r3, #0]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800623e:	1c5a      	adds	r2, r3, #1
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006248:	b29b      	uxth	r3, r3
 800624a:	3b01      	subs	r3, #1
 800624c:	b29a      	uxth	r2, r3
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006256:	3b01      	subs	r3, #1
 8006258:	b29a      	uxth	r2, r3
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2200      	movs	r2, #0
 8006262:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 8006266:	f248 0101 	movw	r1, #32769	@ 0x8001
 800626a:	68f8      	ldr	r0, [r7, #12]
 800626c:	f001 fdfa 	bl	8007e64 <I2C_Enable_IRQ>

    return HAL_OK;
 8006270:	2300      	movs	r3, #0
 8006272:	e000      	b.n	8006276 <HAL_I2C_Slave_Transmit_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8006274:	2302      	movs	r3, #2
  }
}
 8006276:	4618      	mov	r0, r3
 8006278:	3710      	adds	r7, #16
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}
 800627e:	bf00      	nop
 8006280:	ffff0000 	.word	0xffff0000
 8006284:	08006a3f 	.word	0x08006a3f

08006288 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b08a      	sub	sp, #40	@ 0x28
 800628c:	af02      	add	r7, sp, #8
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	607a      	str	r2, [r7, #4]
 8006292:	461a      	mov	r2, r3
 8006294:	460b      	mov	r3, r1
 8006296:	817b      	strh	r3, [r7, #10]
 8006298:	4613      	mov	r3, r2
 800629a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 800629c:	2300      	movs	r3, #0
 800629e:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062a6:	b2db      	uxtb	r3, r3
 80062a8:	2b20      	cmp	r3, #32
 80062aa:	f040 80ef 	bne.w	800648c <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	699b      	ldr	r3, [r3, #24]
 80062b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80062b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062bc:	d101      	bne.n	80062c2 <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 80062be:	2302      	movs	r3, #2
 80062c0:	e0e5      	b.n	800648e <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d101      	bne.n	80062d0 <HAL_I2C_Master_Transmit_DMA+0x48>
 80062cc:	2302      	movs	r3, #2
 80062ce:	e0de      	b.n	800648e <HAL_I2C_Master_Transmit_DMA+0x206>
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2221      	movs	r2, #33	@ 0x21
 80062dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2210      	movs	r2, #16
 80062e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2200      	movs	r2, #0
 80062ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	687a      	ldr	r2, [r7, #4]
 80062f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	893a      	ldrh	r2, [r7, #8]
 80062f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	4a66      	ldr	r2, [pc, #408]	@ (8006498 <HAL_I2C_Master_Transmit_DMA+0x210>)
 80062fe:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	4a66      	ldr	r2, [pc, #408]	@ (800649c <HAL_I2C_Master_Transmit_DMA+0x214>)
 8006304:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800630a:	b29b      	uxth	r3, r3
 800630c:	2bff      	cmp	r3, #255	@ 0xff
 800630e:	d906      	bls.n	800631e <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	22ff      	movs	r2, #255	@ 0xff
 8006314:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006316:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800631a:	61fb      	str	r3, [r7, #28]
 800631c:	e007      	b.n	800632e <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006322:	b29a      	uxth	r2, r3
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006328:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800632c:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006332:	2b00      	cmp	r3, #0
 8006334:	d01a      	beq.n	800636c <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800633a:	781a      	ldrb	r2, [r3, #0]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006346:	1c5a      	adds	r2, r3, #1
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006350:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006356:	b29b      	uxth	r3, r3
 8006358:	3b01      	subs	r3, #1
 800635a:	b29a      	uxth	r2, r3
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006364:	3b01      	subs	r3, #1
 8006366:	b29a      	uxth	r2, r3
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006370:	2b00      	cmp	r3, #0
 8006372:	d074      	beq.n	800645e <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006378:	2b00      	cmp	r3, #0
 800637a:	d022      	beq.n	80063c2 <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006380:	4a47      	ldr	r2, [pc, #284]	@ (80064a0 <HAL_I2C_Master_Transmit_DMA+0x218>)
 8006382:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006388:	4a46      	ldr	r2, [pc, #280]	@ (80064a4 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 800638a:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006390:	2200      	movs	r2, #0
 8006392:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferAbortCallback = NULL;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006398:	2200      	movs	r2, #0
 800639a:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063a4:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 80063ac:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 80063b2:	f7fd fcc3 	bl	8003d3c <HAL_DMA_Start_IT>
 80063b6:	4603      	mov	r3, r0
 80063b8:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80063ba:	7dfb      	ldrb	r3, [r7, #23]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d13a      	bne.n	8006436 <HAL_I2C_Master_Transmit_DMA+0x1ae>
 80063c0:	e013      	b.n	80063ea <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2220      	movs	r2, #32
 80063c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2200      	movs	r2, #0
 80063ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063d6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e051      	b.n	800648e <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063ee:	b2db      	uxtb	r3, r3
 80063f0:	3301      	adds	r3, #1
 80063f2:	b2da      	uxtb	r2, r3
 80063f4:	8979      	ldrh	r1, [r7, #10]
 80063f6:	4b2c      	ldr	r3, [pc, #176]	@ (80064a8 <HAL_I2C_Master_Transmit_DMA+0x220>)
 80063f8:	9300      	str	r3, [sp, #0]
 80063fa:	69fb      	ldr	r3, [r7, #28]
 80063fc:	68f8      	ldr	r0, [r7, #12]
 80063fe:	f001 fcff 	bl	8007e00 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006406:	b29a      	uxth	r2, r3
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800640c:	1ad3      	subs	r3, r2, r3
 800640e:	b29a      	uxth	r2, r3
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2200      	movs	r2, #0
 8006418:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800641c:	2110      	movs	r1, #16
 800641e:	68f8      	ldr	r0, [r7, #12]
 8006420:	f001 fd20 	bl	8007e64 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006432:	601a      	str	r2, [r3, #0]
 8006434:	e028      	b.n	8006488 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2220      	movs	r2, #32
 800643a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800644a:	f043 0210 	orr.w	r2, r3, #16
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2200      	movs	r2, #0
 8006456:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	e017      	b.n	800648e <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	4a12      	ldr	r2, [pc, #72]	@ (80064ac <HAL_I2C_Master_Transmit_DMA+0x224>)
 8006462:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 8006464:	69bb      	ldr	r3, [r7, #24]
 8006466:	b2da      	uxtb	r2, r3
 8006468:	8979      	ldrh	r1, [r7, #10]
 800646a:	4b0f      	ldr	r3, [pc, #60]	@ (80064a8 <HAL_I2C_Master_Transmit_DMA+0x220>)
 800646c:	9300      	str	r3, [sp, #0]
 800646e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006472:	68f8      	ldr	r0, [r7, #12]
 8006474:	f001 fcc4 	bl	8007e00 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2200      	movs	r2, #0
 800647c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006480:	2101      	movs	r1, #1
 8006482:	68f8      	ldr	r0, [r7, #12]
 8006484:	f001 fcee 	bl	8007e64 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8006488:	2300      	movs	r3, #0
 800648a:	e000      	b.n	800648e <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 800648c:	2302      	movs	r3, #2
  }
}
 800648e:	4618      	mov	r0, r3
 8006490:	3720      	adds	r7, #32
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	ffff0000 	.word	0xffff0000
 800649c:	08006c47 	.word	0x08006c47
 80064a0:	08007c73 	.word	0x08007c73
 80064a4:	08007d4f 	.word	0x08007d4f
 80064a8:	80002000 	.word	0x80002000
 80064ac:	080067bb 	.word	0x080067bb

080064b0 <HAL_I2C_Slave_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b086      	sub	sp, #24
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	60f8      	str	r0, [r7, #12]
 80064b8:	60b9      	str	r1, [r7, #8]
 80064ba:	4613      	mov	r3, r2
 80064bc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	2b20      	cmp	r3, #32
 80064c8:	f040 809b 	bne.w	8006602 <HAL_I2C_Slave_Receive_DMA+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d002      	beq.n	80064d8 <HAL_I2C_Slave_Receive_DMA+0x28>
 80064d2:	88fb      	ldrh	r3, [r7, #6]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d105      	bne.n	80064e4 <HAL_I2C_Slave_Receive_DMA+0x34>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80064de:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80064e0:	2301      	movs	r3, #1
 80064e2:	e08f      	b.n	8006604 <HAL_I2C_Slave_Receive_DMA+0x154>
    }
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d101      	bne.n	80064f2 <HAL_I2C_Slave_Receive_DMA+0x42>
 80064ee:	2302      	movs	r3, #2
 80064f0:	e088      	b.n	8006604 <HAL_I2C_Slave_Receive_DMA+0x154>
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2201      	movs	r2, #1
 80064f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2222      	movs	r2, #34	@ 0x22
 80064fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2220      	movs	r2, #32
 8006506:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2200      	movs	r2, #0
 800650e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	68ba      	ldr	r2, [r7, #8]
 8006514:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	88fa      	ldrh	r2, [r7, #6]
 800651a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006520:	b29a      	uxth	r2, r3
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	4a38      	ldr	r2, [pc, #224]	@ (800660c <HAL_I2C_Slave_Receive_DMA+0x15c>)
 800652a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_DMA;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	4a38      	ldr	r2, [pc, #224]	@ (8006610 <HAL_I2C_Slave_Receive_DMA+0x160>)
 8006530:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->hdmarx != NULL)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006536:	2b00      	cmp	r3, #0
 8006538:	d020      	beq.n	800657c <HAL_I2C_Slave_Receive_DMA+0xcc>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800653e:	4a35      	ldr	r2, [pc, #212]	@ (8006614 <HAL_I2C_Slave_Receive_DMA+0x164>)
 8006540:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006546:	4a34      	ldr	r2, [pc, #208]	@ (8006618 <HAL_I2C_Slave_Receive_DMA+0x168>)
 8006548:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800654e:	2200      	movs	r2, #0
 8006550:	641a      	str	r2, [r3, #64]	@ 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006556:	2200      	movs	r2, #0
 8006558:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	3324      	adds	r3, #36	@ 0x24
 8006564:	4619      	mov	r1, r3
 8006566:	68ba      	ldr	r2, [r7, #8]
                                       hi2c->XferSize);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800656c:	f7fd fbe6 	bl	8003d3c <HAL_DMA_Start_IT>
 8006570:	4603      	mov	r3, r0
 8006572:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8006574:	7dfb      	ldrb	r3, [r7, #23]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d12f      	bne.n	80065da <HAL_I2C_Slave_Receive_DMA+0x12a>
 800657a:	e013      	b.n	80065a4 <HAL_I2C_Slave_Receive_DMA+0xf4>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2228      	movs	r2, #40	@ 0x28
 8006580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2200      	movs	r2, #0
 8006588:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006590:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2200      	movs	r2, #0
 800659c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80065a0:	2301      	movs	r3, #1
 80065a2:	e02f      	b.n	8006604 <HAL_I2C_Slave_Receive_DMA+0x154>
    {
      /* Enable Address Acknowledge */
      hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	685a      	ldr	r2, [r3, #4]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80065b2:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2200      	movs	r2, #0
 80065b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, STOP, NACK, ADDR interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80065bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80065c0:	68f8      	ldr	r0, [r7, #12]
 80065c2:	f001 fc4f 	bl	8007e64 <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80065d4:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 80065d6:	2300      	movs	r3, #0
 80065d8:	e014      	b.n	8006604 <HAL_I2C_Slave_Receive_DMA+0x154>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2228      	movs	r2, #40	@ 0x28
 80065de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2200      	movs	r2, #0
 80065e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065ee:	f043 0210 	orr.w	r2, r3, #16
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	2200      	movs	r2, #0
 80065fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	e000      	b.n	8006604 <HAL_I2C_Slave_Receive_DMA+0x154>
  }
  else
  {
    return HAL_BUSY;
 8006602:	2302      	movs	r3, #2
  }
}
 8006604:	4618      	mov	r0, r3
 8006606:	3718      	adds	r7, #24
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}
 800660c:	ffff0000 	.word	0xffff0000
 8006610:	080070e9 	.word	0x080070e9
 8006614:	08007d09 	.word	0x08007d09
 8006618:	08007d4f 	.word	0x08007d4f

0800661c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b084      	sub	sp, #16
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	699b      	ldr	r3, [r3, #24]
 800662a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006638:	2b00      	cmp	r3, #0
 800663a:	d005      	beq.n	8006648 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006640:	68ba      	ldr	r2, [r7, #8]
 8006642:	68f9      	ldr	r1, [r7, #12]
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	4798      	blx	r3
  }
}
 8006648:	bf00      	nop
 800664a:	3710      	adds	r7, #16
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}

08006650 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b086      	sub	sp, #24
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	699b      	ldr	r3, [r3, #24]
 800665e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	0a1b      	lsrs	r3, r3, #8
 800666c:	f003 0301 	and.w	r3, r3, #1
 8006670:	2b00      	cmp	r3, #0
 8006672:	d010      	beq.n	8006696 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	09db      	lsrs	r3, r3, #7
 8006678:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800667c:	2b00      	cmp	r3, #0
 800667e:	d00a      	beq.n	8006696 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006684:	f043 0201 	orr.w	r2, r3, #1
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006694:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	0a9b      	lsrs	r3, r3, #10
 800669a:	f003 0301 	and.w	r3, r3, #1
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d010      	beq.n	80066c4 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	09db      	lsrs	r3, r3, #7
 80066a6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d00a      	beq.n	80066c4 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066b2:	f043 0208 	orr.w	r2, r3, #8
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80066c2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	0a5b      	lsrs	r3, r3, #9
 80066c8:	f003 0301 	and.w	r3, r3, #1
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d010      	beq.n	80066f2 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	09db      	lsrs	r3, r3, #7
 80066d4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d00a      	beq.n	80066f2 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066e0:	f043 0202 	orr.w	r2, r3, #2
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80066f0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066f6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f003 030b 	and.w	r3, r3, #11
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d003      	beq.n	800670a <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8006702:	68f9      	ldr	r1, [r7, #12]
 8006704:	6878      	ldr	r0, [r7, #4]
 8006706:	f001 f979 	bl	80079fc <I2C_ITError>
  }
}
 800670a:	bf00      	nop
 800670c:	3718      	adds	r7, #24
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}

08006712 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006712:	b480      	push	{r7}
 8006714:	b083      	sub	sp, #12
 8006716:	af00      	add	r7, sp, #0
 8006718:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800671a:	bf00      	nop
 800671c:	370c      	adds	r7, #12
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr

08006726 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006726:	b480      	push	{r7}
 8006728:	b083      	sub	sp, #12
 800672a:	af00      	add	r7, sp, #0
 800672c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800672e:	bf00      	nop
 8006730:	370c      	adds	r7, #12
 8006732:	46bd      	mov	sp, r7
 8006734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006738:	4770      	bx	lr

0800673a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800673a:	b480      	push	{r7}
 800673c:	b083      	sub	sp, #12
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
 8006742:	460b      	mov	r3, r1
 8006744:	70fb      	strb	r3, [r7, #3]
 8006746:	4613      	mov	r3, r2
 8006748:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800674a:	bf00      	nop
 800674c:	370c      	adds	r7, #12
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr

08006756 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006756:	b480      	push	{r7}
 8006758:	b083      	sub	sp, #12
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800675e:	bf00      	nop
 8006760:	370c      	adds	r7, #12
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr

0800676a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800676a:	b480      	push	{r7}
 800676c:	b083      	sub	sp, #12
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006772:	bf00      	nop
 8006774:	370c      	adds	r7, #12
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr

0800677e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800677e:	b480      	push	{r7}
 8006780:	b083      	sub	sp, #12
 8006782:	af00      	add	r7, sp, #0
 8006784:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006786:	bf00      	nop
 8006788:	370c      	adds	r7, #12
 800678a:	46bd      	mov	sp, r7
 800678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006790:	4770      	bx	lr

08006792 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006792:	b480      	push	{r7}
 8006794:	b083      	sub	sp, #12
 8006796:	af00      	add	r7, sp, #0
 8006798:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800679a:	bf00      	nop
 800679c:	370c      	adds	r7, #12
 800679e:	46bd      	mov	sp, r7
 80067a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a4:	4770      	bx	lr

080067a6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80067a6:	b480      	push	{r7}
 80067a8:	b083      	sub	sp, #12
 80067aa:	af00      	add	r7, sp, #0
 80067ac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80067ae:	bf00      	nop
 80067b0:	370c      	adds	r7, #12
 80067b2:	46bd      	mov	sp, r7
 80067b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b8:	4770      	bx	lr

080067ba <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80067ba:	b580      	push	{r7, lr}
 80067bc:	b088      	sub	sp, #32
 80067be:	af02      	add	r7, sp, #8
 80067c0:	60f8      	str	r0, [r7, #12]
 80067c2:	60b9      	str	r1, [r7, #8]
 80067c4:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	d101      	bne.n	80067d8 <I2C_Master_ISR_IT+0x1e>
 80067d4:	2302      	movs	r3, #2
 80067d6:	e12e      	b.n	8006a36 <I2C_Master_ISR_IT+0x27c>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2201      	movs	r2, #1
 80067dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	091b      	lsrs	r3, r3, #4
 80067e4:	f003 0301 	and.w	r3, r3, #1
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d013      	beq.n	8006814 <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	091b      	lsrs	r3, r3, #4
 80067f0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d00d      	beq.n	8006814 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	2210      	movs	r2, #16
 80067fe:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006804:	f043 0204 	orr.w	r2, r3, #4
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800680c:	68f8      	ldr	r0, [r7, #12]
 800680e:	f001 fa0c 	bl	8007c2a <I2C_Flush_TXDR>
 8006812:	e0fb      	b.n	8006a0c <I2C_Master_ISR_IT+0x252>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	089b      	lsrs	r3, r3, #2
 8006818:	f003 0301 	and.w	r3, r3, #1
 800681c:	2b00      	cmp	r3, #0
 800681e:	d023      	beq.n	8006868 <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	089b      	lsrs	r3, r3, #2
 8006824:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006828:	2b00      	cmp	r3, #0
 800682a:	d01d      	beq.n	8006868 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800682c:	697b      	ldr	r3, [r7, #20]
 800682e:	f023 0304 	bic.w	r3, r3, #4
 8006832:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800683e:	b2d2      	uxtb	r2, r2
 8006840:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006846:	1c5a      	adds	r2, r3, #1
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006850:	3b01      	subs	r3, #1
 8006852:	b29a      	uxth	r2, r3
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800685c:	b29b      	uxth	r3, r3
 800685e:	3b01      	subs	r3, #1
 8006860:	b29a      	uxth	r2, r3
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006866:	e0d1      	b.n	8006a0c <I2C_Master_ISR_IT+0x252>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	099b      	lsrs	r3, r3, #6
 800686c:	f003 0301 	and.w	r3, r3, #1
 8006870:	2b00      	cmp	r3, #0
 8006872:	d12a      	bne.n	80068ca <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	085b      	lsrs	r3, r3, #1
 8006878:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800687c:	2b00      	cmp	r3, #0
 800687e:	d024      	beq.n	80068ca <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	085b      	lsrs	r3, r3, #1
 8006884:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006888:	2b00      	cmp	r3, #0
 800688a:	d01e      	beq.n	80068ca <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006890:	b29b      	uxth	r3, r3
 8006892:	2b00      	cmp	r3, #0
 8006894:	f000 80ba 	beq.w	8006a0c <I2C_Master_ISR_IT+0x252>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800689c:	781a      	ldrb	r2, [r3, #0]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068a8:	1c5a      	adds	r2, r3, #1
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068b2:	3b01      	subs	r3, #1
 80068b4:	b29a      	uxth	r2, r3
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068be:	b29b      	uxth	r3, r3
 80068c0:	3b01      	subs	r3, #1
 80068c2:	b29a      	uxth	r2, r3
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 80068c8:	e0a0      	b.n	8006a0c <I2C_Master_ISR_IT+0x252>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	09db      	lsrs	r3, r3, #7
 80068ce:	f003 0301 	and.w	r3, r3, #1
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d06b      	beq.n	80069ae <I2C_Master_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	099b      	lsrs	r3, r3, #6
 80068da:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d065      	beq.n	80069ae <I2C_Master_ISR_IT+0x1f4>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068e6:	b29b      	uxth	r3, r3
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d04e      	beq.n	800698a <I2C_Master_ISR_IT+0x1d0>
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d14a      	bne.n	800698a <I2C_Master_ISR_IT+0x1d0>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006900:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006906:	b29b      	uxth	r3, r3
 8006908:	2bff      	cmp	r3, #255	@ 0xff
 800690a:	d91c      	bls.n	8006946 <I2C_Master_ISR_IT+0x18c>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	699b      	ldr	r3, [r3, #24]
 8006912:	0c1b      	lsrs	r3, r3, #16
 8006914:	b2db      	uxtb	r3, r3
 8006916:	f003 0301 	and.w	r3, r3, #1
 800691a:	b2db      	uxtb	r3, r3
 800691c:	2b01      	cmp	r3, #1
 800691e:	d103      	bne.n	8006928 <I2C_Master_ISR_IT+0x16e>
        {
          hi2c->XferSize = 1U;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2201      	movs	r2, #1
 8006924:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006926:	e002      	b.n	800692e <I2C_Master_ISR_IT+0x174>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	22ff      	movs	r2, #255	@ 0xff
 800692c:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006932:	b2da      	uxtb	r2, r3
 8006934:	8a79      	ldrh	r1, [r7, #18]
 8006936:	2300      	movs	r3, #0
 8006938:	9300      	str	r3, [sp, #0]
 800693a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800693e:	68f8      	ldr	r0, [r7, #12]
 8006940:	f001 fa5e 	bl	8007e00 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006944:	e032      	b.n	80069ac <I2C_Master_ISR_IT+0x1f2>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800694a:	b29a      	uxth	r2, r3
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006954:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006958:	d00b      	beq.n	8006972 <I2C_Master_ISR_IT+0x1b8>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800695e:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8006964:	8a79      	ldrh	r1, [r7, #18]
 8006966:	2000      	movs	r0, #0
 8006968:	9000      	str	r0, [sp, #0]
 800696a:	68f8      	ldr	r0, [r7, #12]
 800696c:	f001 fa48 	bl	8007e00 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006970:	e01c      	b.n	80069ac <I2C_Master_ISR_IT+0x1f2>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006976:	b2da      	uxtb	r2, r3
 8006978:	8a79      	ldrh	r1, [r7, #18]
 800697a:	2300      	movs	r3, #0
 800697c:	9300      	str	r3, [sp, #0]
 800697e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006982:	68f8      	ldr	r0, [r7, #12]
 8006984:	f001 fa3c 	bl	8007e00 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006988:	e010      	b.n	80069ac <I2C_Master_ISR_IT+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006994:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006998:	d003      	beq.n	80069a2 <I2C_Master_ISR_IT+0x1e8>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800699a:	68f8      	ldr	r0, [r7, #12]
 800699c:	f000 fd09 	bl	80073b2 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80069a0:	e034      	b.n	8006a0c <I2C_Master_ISR_IT+0x252>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80069a2:	2140      	movs	r1, #64	@ 0x40
 80069a4:	68f8      	ldr	r0, [r7, #12]
 80069a6:	f001 f829 	bl	80079fc <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80069aa:	e02f      	b.n	8006a0c <I2C_Master_ISR_IT+0x252>
 80069ac:	e02e      	b.n	8006a0c <I2C_Master_ISR_IT+0x252>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	099b      	lsrs	r3, r3, #6
 80069b2:	f003 0301 	and.w	r3, r3, #1
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d028      	beq.n	8006a0c <I2C_Master_ISR_IT+0x252>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	099b      	lsrs	r3, r3, #6
 80069be:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d022      	beq.n	8006a0c <I2C_Master_ISR_IT+0x252>
  {
    if (hi2c->XferCount == 0U)
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d119      	bne.n	8006a04 <I2C_Master_ISR_IT+0x24a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80069de:	d015      	beq.n	8006a0c <I2C_Master_ISR_IT+0x252>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80069e8:	d108      	bne.n	80069fc <I2C_Master_ISR_IT+0x242>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	685a      	ldr	r2, [r3, #4]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80069f8:	605a      	str	r2, [r3, #4]
 80069fa:	e007      	b.n	8006a0c <I2C_Master_ISR_IT+0x252>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80069fc:	68f8      	ldr	r0, [r7, #12]
 80069fe:	f000 fcd8 	bl	80073b2 <I2C_ITMasterSeqCplt>
 8006a02:	e003      	b.n	8006a0c <I2C_Master_ISR_IT+0x252>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006a04:	2140      	movs	r1, #64	@ 0x40
 8006a06:	68f8      	ldr	r0, [r7, #12]
 8006a08:	f000 fff8 	bl	80079fc <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	095b      	lsrs	r3, r3, #5
 8006a10:	f003 0301 	and.w	r3, r3, #1
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d009      	beq.n	8006a2c <I2C_Master_ISR_IT+0x272>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	095b      	lsrs	r3, r3, #5
 8006a1c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d003      	beq.n	8006a2c <I2C_Master_ISR_IT+0x272>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8006a24:	6979      	ldr	r1, [r7, #20]
 8006a26:	68f8      	ldr	r0, [r7, #12]
 8006a28:	f000 fd5e 	bl	80074e8 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006a34:	2300      	movs	r3, #0
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3718      	adds	r7, #24
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}

08006a3e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8006a3e:	b580      	push	{r7, lr}
 8006a40:	b086      	sub	sp, #24
 8006a42:	af00      	add	r7, sp, #0
 8006a44:	60f8      	str	r0, [r7, #12]
 8006a46:	60b9      	str	r1, [r7, #8]
 8006a48:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a4e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006a5a:	2b01      	cmp	r3, #1
 8006a5c:	d101      	bne.n	8006a62 <I2C_Slave_ISR_IT+0x24>
 8006a5e:	2302      	movs	r3, #2
 8006a60:	e0ed      	b.n	8006c3e <I2C_Slave_ISR_IT+0x200>
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2201      	movs	r2, #1
 8006a66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	095b      	lsrs	r3, r3, #5
 8006a6e:	f003 0301 	and.w	r3, r3, #1
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d00a      	beq.n	8006a8c <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	095b      	lsrs	r3, r3, #5
 8006a7a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d004      	beq.n	8006a8c <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8006a82:	6939      	ldr	r1, [r7, #16]
 8006a84:	68f8      	ldr	r0, [r7, #12]
 8006a86:	f000 fdf9 	bl	800767c <I2C_ITSlaveCplt>
 8006a8a:	e0d3      	b.n	8006c34 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	091b      	lsrs	r3, r3, #4
 8006a90:	f003 0301 	and.w	r3, r3, #1
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d04d      	beq.n	8006b34 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	091b      	lsrs	r3, r3, #4
 8006a9c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d047      	beq.n	8006b34 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006aa8:	b29b      	uxth	r3, r3
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d128      	bne.n	8006b00 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	2b28      	cmp	r3, #40	@ 0x28
 8006ab8:	d108      	bne.n	8006acc <I2C_Slave_ISR_IT+0x8e>
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ac0:	d104      	bne.n	8006acc <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006ac2:	6939      	ldr	r1, [r7, #16]
 8006ac4:	68f8      	ldr	r0, [r7, #12]
 8006ac6:	f000 ff43 	bl	8007950 <I2C_ITListenCplt>
 8006aca:	e032      	b.n	8006b32 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	2b29      	cmp	r3, #41	@ 0x29
 8006ad6:	d10e      	bne.n	8006af6 <I2C_Slave_ISR_IT+0xb8>
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006ade:	d00a      	beq.n	8006af6 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	2210      	movs	r2, #16
 8006ae6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006ae8:	68f8      	ldr	r0, [r7, #12]
 8006aea:	f001 f89e 	bl	8007c2a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006aee:	68f8      	ldr	r0, [r7, #12]
 8006af0:	f000 fc9c 	bl	800742c <I2C_ITSlaveSeqCplt>
 8006af4:	e01d      	b.n	8006b32 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	2210      	movs	r2, #16
 8006afc:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8006afe:	e096      	b.n	8006c2e <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	2210      	movs	r2, #16
 8006b06:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b0c:	f043 0204 	orr.w	r2, r3, #4
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d004      	beq.n	8006b24 <I2C_Slave_ISR_IT+0xe6>
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b20:	f040 8085 	bne.w	8006c2e <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b28:	4619      	mov	r1, r3
 8006b2a:	68f8      	ldr	r0, [r7, #12]
 8006b2c:	f000 ff66 	bl	80079fc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8006b30:	e07d      	b.n	8006c2e <I2C_Slave_ISR_IT+0x1f0>
 8006b32:	e07c      	b.n	8006c2e <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	089b      	lsrs	r3, r3, #2
 8006b38:	f003 0301 	and.w	r3, r3, #1
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d030      	beq.n	8006ba2 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	089b      	lsrs	r3, r3, #2
 8006b44:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d02a      	beq.n	8006ba2 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d018      	beq.n	8006b88 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b60:	b2d2      	uxtb	r2, r2
 8006b62:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b68:	1c5a      	adds	r2, r3, #1
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b72:	3b01      	subs	r3, #1
 8006b74:	b29a      	uxth	r2, r3
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	3b01      	subs	r3, #1
 8006b82:	b29a      	uxth	r2, r3
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d14f      	bne.n	8006c32 <I2C_Slave_ISR_IT+0x1f4>
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006b98:	d04b      	beq.n	8006c32 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8006b9a:	68f8      	ldr	r0, [r7, #12]
 8006b9c:	f000 fc46 	bl	800742c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8006ba0:	e047      	b.n	8006c32 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	08db      	lsrs	r3, r3, #3
 8006ba6:	f003 0301 	and.w	r3, r3, #1
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d00a      	beq.n	8006bc4 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	08db      	lsrs	r3, r3, #3
 8006bb2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d004      	beq.n	8006bc4 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8006bba:	6939      	ldr	r1, [r7, #16]
 8006bbc:	68f8      	ldr	r0, [r7, #12]
 8006bbe:	f000 fb74 	bl	80072aa <I2C_ITAddrCplt>
 8006bc2:	e037      	b.n	8006c34 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	085b      	lsrs	r3, r3, #1
 8006bc8:	f003 0301 	and.w	r3, r3, #1
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d031      	beq.n	8006c34 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	085b      	lsrs	r3, r3, #1
 8006bd4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d02b      	beq.n	8006c34 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d018      	beq.n	8006c18 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bea:	781a      	ldrb	r2, [r3, #0]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf6:	1c5a      	adds	r2, r3, #1
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	3b01      	subs	r3, #1
 8006c04:	b29a      	uxth	r2, r3
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c0e:	3b01      	subs	r3, #1
 8006c10:	b29a      	uxth	r2, r3
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006c16:	e00d      	b.n	8006c34 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c1e:	d002      	beq.n	8006c26 <I2C_Slave_ISR_IT+0x1e8>
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d106      	bne.n	8006c34 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006c26:	68f8      	ldr	r0, [r7, #12]
 8006c28:	f000 fc00 	bl	800742c <I2C_ITSlaveSeqCplt>
 8006c2c:	e002      	b.n	8006c34 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8006c2e:	bf00      	nop
 8006c30:	e000      	b.n	8006c34 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8006c32:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2200      	movs	r2, #0
 8006c38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006c3c:	2300      	movs	r3, #0
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3718      	adds	r7, #24
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}

08006c46 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8006c46:	b580      	push	{r7, lr}
 8006c48:	b088      	sub	sp, #32
 8006c4a:	af02      	add	r7, sp, #8
 8006c4c:	60f8      	str	r0, [r7, #12]
 8006c4e:	60b9      	str	r1, [r7, #8]
 8006c50:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006c58:	2b01      	cmp	r3, #1
 8006c5a:	d101      	bne.n	8006c60 <I2C_Master_ISR_DMA+0x1a>
 8006c5c:	2302      	movs	r3, #2
 8006c5e:	e0f0      	b.n	8006e42 <I2C_Master_ISR_DMA+0x1fc>
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2201      	movs	r2, #1
 8006c64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	091b      	lsrs	r3, r3, #4
 8006c6c:	f003 0301 	and.w	r3, r3, #1
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d017      	beq.n	8006ca4 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	091b      	lsrs	r3, r3, #4
 8006c78:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d011      	beq.n	8006ca4 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	2210      	movs	r2, #16
 8006c86:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c8c:	f043 0204 	orr.w	r2, r3, #4
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8006c94:	2120      	movs	r1, #32
 8006c96:	68f8      	ldr	r0, [r7, #12]
 8006c98:	f001 f8e4 	bl	8007e64 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006c9c:	68f8      	ldr	r0, [r7, #12]
 8006c9e:	f000 ffc4 	bl	8007c2a <I2C_Flush_TXDR>
 8006ca2:	e0c9      	b.n	8006e38 <I2C_Master_ISR_DMA+0x1f2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	09db      	lsrs	r3, r3, #7
 8006ca8:	f003 0301 	and.w	r3, r3, #1
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	f000 8081 	beq.w	8006db4 <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	099b      	lsrs	r3, r3, #6
 8006cb6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d07a      	beq.n	8006db4 <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ccc:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cd2:	b29b      	uxth	r3, r3
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d05c      	beq.n	8006d92 <I2C_Master_ISR_DMA+0x14c>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	b29b      	uxth	r3, r3
 8006ce0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ce4:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	2bff      	cmp	r3, #255	@ 0xff
 8006cee:	d914      	bls.n	8006d1a <I2C_Master_ISR_DMA+0xd4>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	699b      	ldr	r3, [r3, #24]
 8006cf6:	0c1b      	lsrs	r3, r3, #16
 8006cf8:	b2db      	uxtb	r3, r3
 8006cfa:	f003 0301 	and.w	r3, r3, #1
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	2b01      	cmp	r3, #1
 8006d02:	d103      	bne.n	8006d0c <I2C_Master_ISR_DMA+0xc6>
        {
          hi2c->XferSize = 1U;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	2201      	movs	r2, #1
 8006d08:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006d0a:	e002      	b.n	8006d12 <I2C_Master_ISR_DMA+0xcc>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	22ff      	movs	r2, #255	@ 0xff
 8006d10:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 8006d12:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006d16:	617b      	str	r3, [r7, #20]
 8006d18:	e010      	b.n	8006d3c <I2C_Master_ISR_DMA+0xf6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d1e:	b29a      	uxth	r2, r3
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d28:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006d2c:	d003      	beq.n	8006d36 <I2C_Master_ISR_DMA+0xf0>
        {
          xfermode = hi2c->XferOptions;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d32:	617b      	str	r3, [r7, #20]
 8006d34:	e002      	b.n	8006d3c <I2C_Master_ISR_DMA+0xf6>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8006d36:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006d3a:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d40:	b2da      	uxtb	r2, r3
 8006d42:	8a79      	ldrh	r1, [r7, #18]
 8006d44:	2300      	movs	r3, #0
 8006d46:	9300      	str	r3, [sp, #0]
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	68f8      	ldr	r0, [r7, #12]
 8006d4c:	f001 f858 	bl	8007e00 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d54:	b29a      	uxth	r2, r3
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d5a:	1ad3      	subs	r3, r2, r3
 8006d5c:	b29a      	uxth	r2, r3
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	2b22      	cmp	r3, #34	@ 0x22
 8006d6c:	d108      	bne.n	8006d80 <I2C_Master_ISR_DMA+0x13a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006d7c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006d7e:	e05b      	b.n	8006e38 <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006d8e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006d90:	e052      	b.n	8006e38 <I2C_Master_ISR_DMA+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d9c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006da0:	d003      	beq.n	8006daa <I2C_Master_ISR_DMA+0x164>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8006da2:	68f8      	ldr	r0, [r7, #12]
 8006da4:	f000 fb05 	bl	80073b2 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8006da8:	e046      	b.n	8006e38 <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006daa:	2140      	movs	r1, #64	@ 0x40
 8006dac:	68f8      	ldr	r0, [r7, #12]
 8006dae:	f000 fe25 	bl	80079fc <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8006db2:	e041      	b.n	8006e38 <I2C_Master_ISR_DMA+0x1f2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	099b      	lsrs	r3, r3, #6
 8006db8:	f003 0301 	and.w	r3, r3, #1
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d029      	beq.n	8006e14 <I2C_Master_ISR_DMA+0x1ce>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	099b      	lsrs	r3, r3, #6
 8006dc4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d023      	beq.n	8006e14 <I2C_Master_ISR_DMA+0x1ce>
  {
    if (hi2c->XferCount == 0U)
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d119      	bne.n	8006e0a <I2C_Master_ISR_DMA+0x1c4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	685b      	ldr	r3, [r3, #4]
 8006ddc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006de0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006de4:	d027      	beq.n	8006e36 <I2C_Master_ISR_DMA+0x1f0>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dea:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006dee:	d108      	bne.n	8006e02 <I2C_Master_ISR_DMA+0x1bc>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	685a      	ldr	r2, [r3, #4]
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006dfe:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8006e00:	e019      	b.n	8006e36 <I2C_Master_ISR_DMA+0x1f0>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8006e02:	68f8      	ldr	r0, [r7, #12]
 8006e04:	f000 fad5 	bl	80073b2 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8006e08:	e015      	b.n	8006e36 <I2C_Master_ISR_DMA+0x1f0>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006e0a:	2140      	movs	r1, #64	@ 0x40
 8006e0c:	68f8      	ldr	r0, [r7, #12]
 8006e0e:	f000 fdf5 	bl	80079fc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8006e12:	e010      	b.n	8006e36 <I2C_Master_ISR_DMA+0x1f0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	095b      	lsrs	r3, r3, #5
 8006e18:	f003 0301 	and.w	r3, r3, #1
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d00b      	beq.n	8006e38 <I2C_Master_ISR_DMA+0x1f2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	095b      	lsrs	r3, r3, #5
 8006e24:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d005      	beq.n	8006e38 <I2C_Master_ISR_DMA+0x1f2>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8006e2c:	68b9      	ldr	r1, [r7, #8]
 8006e2e:	68f8      	ldr	r0, [r7, #12]
 8006e30:	f000 fb5a 	bl	80074e8 <I2C_ITMasterCplt>
 8006e34:	e000      	b.n	8006e38 <I2C_Master_ISR_DMA+0x1f2>
    if (hi2c->XferCount == 0U)
 8006e36:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006e40:	2300      	movs	r3, #0
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3718      	adds	r7, #24
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}
	...

08006e4c <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b088      	sub	sp, #32
 8006e50:	af02      	add	r7, sp, #8
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	60b9      	str	r1, [r7, #8]
 8006e56:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8006e58:	4b94      	ldr	r3, [pc, #592]	@ (80070ac <I2C_Mem_ISR_DMA+0x260>)
 8006e5a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006e62:	2b01      	cmp	r3, #1
 8006e64:	d101      	bne.n	8006e6a <I2C_Mem_ISR_DMA+0x1e>
 8006e66:	2302      	movs	r3, #2
 8006e68:	e139      	b.n	80070de <I2C_Mem_ISR_DMA+0x292>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	2201      	movs	r2, #1
 8006e6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	091b      	lsrs	r3, r3, #4
 8006e76:	f003 0301 	and.w	r3, r3, #1
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d017      	beq.n	8006eae <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	091b      	lsrs	r3, r3, #4
 8006e82:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d011      	beq.n	8006eae <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	2210      	movs	r2, #16
 8006e90:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e96:	f043 0204 	orr.w	r2, r3, #4
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8006e9e:	2120      	movs	r1, #32
 8006ea0:	68f8      	ldr	r0, [r7, #12]
 8006ea2:	f000 ffdf 	bl	8007e64 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006ea6:	68f8      	ldr	r0, [r7, #12]
 8006ea8:	f000 febf 	bl	8007c2a <I2C_Flush_TXDR>
 8006eac:	e112      	b.n	80070d4 <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	085b      	lsrs	r3, r3, #1
 8006eb2:	f003 0301 	and.w	r3, r3, #1
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d00f      	beq.n	8006eda <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	085b      	lsrs	r3, r3, #1
 8006ebe:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d009      	beq.n	8006eda <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	68fa      	ldr	r2, [r7, #12]
 8006ecc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006ece:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f04f 32ff 	mov.w	r2, #4294967295
 8006ed6:	651a      	str	r2, [r3, #80]	@ 0x50
 8006ed8:	e0fc      	b.n	80070d4 <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	09db      	lsrs	r3, r3, #7
 8006ede:	f003 0301 	and.w	r3, r3, #1
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d06e      	beq.n	8006fc4 <I2C_Mem_ISR_DMA+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	099b      	lsrs	r3, r3, #6
 8006eea:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d068      	beq.n	8006fc4 <I2C_Mem_ISR_DMA+0x178>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006ef2:	2101      	movs	r1, #1
 8006ef4:	68f8      	ldr	r0, [r7, #12]
 8006ef6:	f001 f839 	bl	8007f6c <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006efa:	2110      	movs	r1, #16
 8006efc:	68f8      	ldr	r0, [r7, #12]
 8006efe:	f000 ffb1 	bl	8007e64 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d056      	beq.n	8006fba <I2C_Mem_ISR_DMA+0x16e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f10:	b29b      	uxth	r3, r3
 8006f12:	2bff      	cmp	r3, #255	@ 0xff
 8006f14:	d91e      	bls.n	8006f54 <I2C_Mem_ISR_DMA+0x108>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	699b      	ldr	r3, [r3, #24]
 8006f1c:	0c1b      	lsrs	r3, r3, #16
 8006f1e:	b2db      	uxtb	r3, r3
 8006f20:	f003 0301 	and.w	r3, r3, #1
 8006f24:	b2db      	uxtb	r3, r3
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d103      	bne.n	8006f32 <I2C_Mem_ISR_DMA+0xe6>
        {
          hi2c->XferSize = 1U;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2201      	movs	r2, #1
 8006f2e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006f30:	e002      	b.n	8006f38 <I2C_Mem_ISR_DMA+0xec>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	22ff      	movs	r2, #255	@ 0xff
 8006f36:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f3c:	b299      	uxth	r1, r3
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f42:	b2da      	uxtb	r2, r3
 8006f44:	2300      	movs	r3, #0
 8006f46:	9300      	str	r3, [sp, #0]
 8006f48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006f4c:	68f8      	ldr	r0, [r7, #12]
 8006f4e:	f000 ff57 	bl	8007e00 <I2C_TransferConfig>
 8006f52:	e011      	b.n	8006f78 <I2C_Mem_ISR_DMA+0x12c>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f58:	b29a      	uxth	r2, r3
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f62:	b299      	uxth	r1, r3
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f68:	b2da      	uxtb	r2, r3
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	9300      	str	r3, [sp, #0]
 8006f6e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006f72:	68f8      	ldr	r0, [r7, #12]
 8006f74:	f000 ff44 	bl	8007e00 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f7c:	b29a      	uxth	r2, r3
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f82:	1ad3      	subs	r3, r2, r3
 8006f84:	b29a      	uxth	r2, r3
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f90:	b2db      	uxtb	r3, r3
 8006f92:	2b22      	cmp	r3, #34	@ 0x22
 8006f94:	d108      	bne.n	8006fa8 <I2C_Mem_ISR_DMA+0x15c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006fa4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006fa6:	e095      	b.n	80070d4 <I2C_Mem_ISR_DMA+0x288>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	681a      	ldr	r2, [r3, #0]
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006fb6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006fb8:	e08c      	b.n	80070d4 <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006fba:	2140      	movs	r1, #64	@ 0x40
 8006fbc:	68f8      	ldr	r0, [r7, #12]
 8006fbe:	f000 fd1d 	bl	80079fc <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8006fc2:	e087      	b.n	80070d4 <I2C_Mem_ISR_DMA+0x288>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	099b      	lsrs	r3, r3, #6
 8006fc8:	f003 0301 	and.w	r3, r3, #1
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d071      	beq.n	80070b4 <I2C_Mem_ISR_DMA+0x268>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	099b      	lsrs	r3, r3, #6
 8006fd4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d06b      	beq.n	80070b4 <I2C_Mem_ISR_DMA+0x268>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006fdc:	2101      	movs	r1, #1
 8006fde:	68f8      	ldr	r0, [r7, #12]
 8006fe0:	f000 ffc4 	bl	8007f6c <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006fe4:	2110      	movs	r1, #16
 8006fe6:	68f8      	ldr	r0, [r7, #12]
 8006fe8:	f000 ff3c 	bl	8007e64 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ff2:	b2db      	uxtb	r3, r3
 8006ff4:	2b22      	cmp	r3, #34	@ 0x22
 8006ff6:	d101      	bne.n	8006ffc <I2C_Mem_ISR_DMA+0x1b0>
    {
      direction = I2C_GENERATE_START_READ;
 8006ff8:	4b2d      	ldr	r3, [pc, #180]	@ (80070b0 <I2C_Mem_ISR_DMA+0x264>)
 8006ffa:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007000:	b29b      	uxth	r3, r3
 8007002:	2bff      	cmp	r3, #255	@ 0xff
 8007004:	d91e      	bls.n	8007044 <I2C_Mem_ISR_DMA+0x1f8>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	699b      	ldr	r3, [r3, #24]
 800700c:	0c1b      	lsrs	r3, r3, #16
 800700e:	b2db      	uxtb	r3, r3
 8007010:	f003 0301 	and.w	r3, r3, #1
 8007014:	b2db      	uxtb	r3, r3
 8007016:	2b01      	cmp	r3, #1
 8007018:	d103      	bne.n	8007022 <I2C_Mem_ISR_DMA+0x1d6>
      {
        hi2c->XferSize = 1U;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2201      	movs	r2, #1
 800701e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8007020:	e002      	b.n	8007028 <I2C_Mem_ISR_DMA+0x1dc>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	22ff      	movs	r2, #255	@ 0xff
 8007026:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800702c:	b299      	uxth	r1, r3
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007032:	b2da      	uxtb	r2, r3
 8007034:	697b      	ldr	r3, [r7, #20]
 8007036:	9300      	str	r3, [sp, #0]
 8007038:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800703c:	68f8      	ldr	r0, [r7, #12]
 800703e:	f000 fedf 	bl	8007e00 <I2C_TransferConfig>
 8007042:	e011      	b.n	8007068 <I2C_Mem_ISR_DMA+0x21c>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007048:	b29a      	uxth	r2, r3
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007052:	b299      	uxth	r1, r3
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007058:	b2da      	uxtb	r2, r3
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	9300      	str	r3, [sp, #0]
 800705e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007062:	68f8      	ldr	r0, [r7, #12]
 8007064:	f000 fecc 	bl	8007e00 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800706c:	b29a      	uxth	r2, r3
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007072:	1ad3      	subs	r3, r2, r3
 8007074:	b29a      	uxth	r2, r3
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007080:	b2db      	uxtb	r3, r3
 8007082:	2b22      	cmp	r3, #34	@ 0x22
 8007084:	d108      	bne.n	8007098 <I2C_Mem_ISR_DMA+0x24c>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007094:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007096:	e01d      	b.n	80070d4 <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	681a      	ldr	r2, [r3, #0]
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80070a6:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80070a8:	e014      	b.n	80070d4 <I2C_Mem_ISR_DMA+0x288>
 80070aa:	bf00      	nop
 80070ac:	80002000 	.word	0x80002000
 80070b0:	80002400 	.word	0x80002400
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	095b      	lsrs	r3, r3, #5
 80070b8:	f003 0301 	and.w	r3, r3, #1
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d009      	beq.n	80070d4 <I2C_Mem_ISR_DMA+0x288>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	095b      	lsrs	r3, r3, #5
 80070c4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d003      	beq.n	80070d4 <I2C_Mem_ISR_DMA+0x288>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80070cc:	68b9      	ldr	r1, [r7, #8]
 80070ce:	68f8      	ldr	r0, [r7, #12]
 80070d0:	f000 fa0a 	bl	80074e8 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2200      	movs	r2, #0
 80070d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80070dc:	2300      	movs	r3, #0
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3718      	adds	r7, #24
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}
 80070e6:	bf00      	nop

080070e8 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b088      	sub	sp, #32
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	60f8      	str	r0, [r7, #12]
 80070f0:	60b9      	str	r1, [r7, #8]
 80070f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070f8:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80070fa:	2300      	movs	r3, #0
 80070fc:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007104:	2b01      	cmp	r3, #1
 8007106:	d101      	bne.n	800710c <I2C_Slave_ISR_DMA+0x24>
 8007108:	2302      	movs	r3, #2
 800710a:	e0ca      	b.n	80072a2 <I2C_Slave_ISR_DMA+0x1ba>
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	095b      	lsrs	r3, r3, #5
 8007118:	f003 0301 	and.w	r3, r3, #1
 800711c:	2b00      	cmp	r3, #0
 800711e:	d00a      	beq.n	8007136 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	095b      	lsrs	r3, r3, #5
 8007124:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007128:	2b00      	cmp	r3, #0
 800712a:	d004      	beq.n	8007136 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800712c:	68b9      	ldr	r1, [r7, #8]
 800712e:	68f8      	ldr	r0, [r7, #12]
 8007130:	f000 faa4 	bl	800767c <I2C_ITSlaveCplt>
 8007134:	e0b0      	b.n	8007298 <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	091b      	lsrs	r3, r3, #4
 800713a:	f003 0301 	and.w	r3, r3, #1
 800713e:	2b00      	cmp	r3, #0
 8007140:	f000 809a 	beq.w	8007278 <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	091b      	lsrs	r3, r3, #4
 8007148:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800714c:	2b00      	cmp	r3, #0
 800714e:	f000 8093 	beq.w	8007278 <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	0b9b      	lsrs	r3, r3, #14
 8007156:	f003 0301 	and.w	r3, r3, #1
 800715a:	2b00      	cmp	r3, #0
 800715c:	d105      	bne.n	800716a <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	0bdb      	lsrs	r3, r3, #15
 8007162:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007166:	2b00      	cmp	r3, #0
 8007168:	d07f      	beq.n	800726a <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800716e:	2b00      	cmp	r3, #0
 8007170:	d00d      	beq.n	800718e <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	0bdb      	lsrs	r3, r3, #15
 8007176:	f003 0301 	and.w	r3, r3, #1
 800717a:	2b00      	cmp	r3, #0
 800717c:	d007      	beq.n	800718e <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d101      	bne.n	800718e <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 800718a:	2301      	movs	r3, #1
 800718c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00d      	beq.n	80071b2 <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	0b9b      	lsrs	r3, r3, #14
 800719a:	f003 0301 	and.w	r3, r3, #1
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d007      	beq.n	80071b2 <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d101      	bne.n	80071b2 <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 80071ae:	2301      	movs	r3, #1
 80071b0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80071b2:	69fb      	ldr	r3, [r7, #28]
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d128      	bne.n	800720a <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071be:	b2db      	uxtb	r3, r3
 80071c0:	2b28      	cmp	r3, #40	@ 0x28
 80071c2:	d108      	bne.n	80071d6 <I2C_Slave_ISR_DMA+0xee>
 80071c4:	69bb      	ldr	r3, [r7, #24]
 80071c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80071ca:	d104      	bne.n	80071d6 <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80071cc:	68b9      	ldr	r1, [r7, #8]
 80071ce:	68f8      	ldr	r0, [r7, #12]
 80071d0:	f000 fbbe 	bl	8007950 <I2C_ITListenCplt>
 80071d4:	e048      	b.n	8007268 <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071dc:	b2db      	uxtb	r3, r3
 80071de:	2b29      	cmp	r3, #41	@ 0x29
 80071e0:	d10e      	bne.n	8007200 <I2C_Slave_ISR_DMA+0x118>
 80071e2:	69bb      	ldr	r3, [r7, #24]
 80071e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80071e8:	d00a      	beq.n	8007200 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	2210      	movs	r2, #16
 80071f0:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80071f2:	68f8      	ldr	r0, [r7, #12]
 80071f4:	f000 fd19 	bl	8007c2a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80071f8:	68f8      	ldr	r0, [r7, #12]
 80071fa:	f000 f917 	bl	800742c <I2C_ITSlaveSeqCplt>
 80071fe:	e033      	b.n	8007268 <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	2210      	movs	r2, #16
 8007206:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8007208:	e034      	b.n	8007274 <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	2210      	movs	r2, #16
 8007210:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007216:	f043 0204 	orr.w	r2, r3, #4
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007224:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d003      	beq.n	8007234 <I2C_Slave_ISR_DMA+0x14c>
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007232:	d11f      	bne.n	8007274 <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007234:	7dfb      	ldrb	r3, [r7, #23]
 8007236:	2b21      	cmp	r3, #33	@ 0x21
 8007238:	d002      	beq.n	8007240 <I2C_Slave_ISR_DMA+0x158>
 800723a:	7dfb      	ldrb	r3, [r7, #23]
 800723c:	2b29      	cmp	r3, #41	@ 0x29
 800723e:	d103      	bne.n	8007248 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2221      	movs	r2, #33	@ 0x21
 8007244:	631a      	str	r2, [r3, #48]	@ 0x30
 8007246:	e008      	b.n	800725a <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007248:	7dfb      	ldrb	r3, [r7, #23]
 800724a:	2b22      	cmp	r3, #34	@ 0x22
 800724c:	d002      	beq.n	8007254 <I2C_Slave_ISR_DMA+0x16c>
 800724e:	7dfb      	ldrb	r3, [r7, #23]
 8007250:	2b2a      	cmp	r3, #42	@ 0x2a
 8007252:	d102      	bne.n	800725a <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2222      	movs	r2, #34	@ 0x22
 8007258:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800725e:	4619      	mov	r1, r3
 8007260:	68f8      	ldr	r0, [r7, #12]
 8007262:	f000 fbcb 	bl	80079fc <I2C_ITError>
      if (treatdmanack == 1U)
 8007266:	e005      	b.n	8007274 <I2C_Slave_ISR_DMA+0x18c>
 8007268:	e004      	b.n	8007274 <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	2210      	movs	r2, #16
 8007270:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007272:	e011      	b.n	8007298 <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 8007274:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007276:	e00f      	b.n	8007298 <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	08db      	lsrs	r3, r3, #3
 800727c:	f003 0301 	and.w	r3, r3, #1
 8007280:	2b00      	cmp	r3, #0
 8007282:	d009      	beq.n	8007298 <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	08db      	lsrs	r3, r3, #3
 8007288:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800728c:	2b00      	cmp	r3, #0
 800728e:	d003      	beq.n	8007298 <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8007290:	68b9      	ldr	r1, [r7, #8]
 8007292:	68f8      	ldr	r0, [r7, #12]
 8007294:	f000 f809 	bl	80072aa <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2200      	movs	r2, #0
 800729c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80072a0:	2300      	movs	r3, #0
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3720      	adds	r7, #32
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}

080072aa <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80072aa:	b580      	push	{r7, lr}
 80072ac:	b084      	sub	sp, #16
 80072ae:	af00      	add	r7, sp, #0
 80072b0:	6078      	str	r0, [r7, #4]
 80072b2:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80072c0:	2b28      	cmp	r3, #40	@ 0x28
 80072c2:	d16a      	bne.n	800739a <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	699b      	ldr	r3, [r3, #24]
 80072ca:	0c1b      	lsrs	r3, r3, #16
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	f003 0301 	and.w	r3, r3, #1
 80072d2:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	699b      	ldr	r3, [r3, #24]
 80072da:	0c1b      	lsrs	r3, r3, #16
 80072dc:	b29b      	uxth	r3, r3
 80072de:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80072e2:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	b29b      	uxth	r3, r3
 80072ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80072f0:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	68db      	ldr	r3, [r3, #12]
 80072f8:	b29b      	uxth	r3, r3
 80072fa:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80072fe:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	68db      	ldr	r3, [r3, #12]
 8007304:	2b02      	cmp	r3, #2
 8007306:	d138      	bne.n	800737a <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8007308:	897b      	ldrh	r3, [r7, #10]
 800730a:	09db      	lsrs	r3, r3, #7
 800730c:	b29a      	uxth	r2, r3
 800730e:	89bb      	ldrh	r3, [r7, #12]
 8007310:	4053      	eors	r3, r2
 8007312:	b29b      	uxth	r3, r3
 8007314:	f003 0306 	and.w	r3, r3, #6
 8007318:	2b00      	cmp	r3, #0
 800731a:	d11c      	bne.n	8007356 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800731c:	897b      	ldrh	r3, [r7, #10]
 800731e:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007324:	1c5a      	adds	r2, r3, #1
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800732e:	2b02      	cmp	r3, #2
 8007330:	d13b      	bne.n	80073aa <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2200      	movs	r2, #0
 8007336:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	2208      	movs	r2, #8
 800733e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2200      	movs	r2, #0
 8007344:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007348:	89ba      	ldrh	r2, [r7, #12]
 800734a:	7bfb      	ldrb	r3, [r7, #15]
 800734c:	4619      	mov	r1, r3
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f7ff f9f3 	bl	800673a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007354:	e029      	b.n	80073aa <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8007356:	893b      	ldrh	r3, [r7, #8]
 8007358:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800735a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f000 fe04 	bl	8007f6c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800736c:	89ba      	ldrh	r2, [r7, #12]
 800736e:	7bfb      	ldrb	r3, [r7, #15]
 8007370:	4619      	mov	r1, r3
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f7ff f9e1 	bl	800673a <HAL_I2C_AddrCallback>
}
 8007378:	e017      	b.n	80073aa <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800737a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	f000 fdf4 	bl	8007f6c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2200      	movs	r2, #0
 8007388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800738c:	89ba      	ldrh	r2, [r7, #12]
 800738e:	7bfb      	ldrb	r3, [r7, #15]
 8007390:	4619      	mov	r1, r3
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f7ff f9d1 	bl	800673a <HAL_I2C_AddrCallback>
}
 8007398:	e007      	b.n	80073aa <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	2208      	movs	r2, #8
 80073a0:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2200      	movs	r2, #0
 80073a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 80073aa:	bf00      	nop
 80073ac:	3710      	adds	r7, #16
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}

080073b2 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80073b2:	b580      	push	{r7, lr}
 80073b4:	b082      	sub	sp, #8
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2200      	movs	r2, #0
 80073be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073c8:	b2db      	uxtb	r3, r3
 80073ca:	2b21      	cmp	r3, #33	@ 0x21
 80073cc:	d115      	bne.n	80073fa <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2220      	movs	r2, #32
 80073d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2211      	movs	r2, #17
 80073da:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2200      	movs	r2, #0
 80073e0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80073e2:	2101      	movs	r1, #1
 80073e4:	6878      	ldr	r0, [r7, #4]
 80073e6:	f000 fdc1 	bl	8007f6c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2200      	movs	r2, #0
 80073ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f016 fa86 	bl	801d904 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80073f8:	e014      	b.n	8007424 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2220      	movs	r2, #32
 80073fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2212      	movs	r2, #18
 8007406:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2200      	movs	r2, #0
 800740c:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800740e:	2102      	movs	r1, #2
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f000 fdab 	bl	8007f6c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f016 fa9a 	bl	801d958 <HAL_I2C_MasterRxCpltCallback>
}
 8007424:	bf00      	nop
 8007426:	3708      	adds	r7, #8
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}

0800742c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b084      	sub	sp, #16
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	0b9b      	lsrs	r3, r3, #14
 8007448:	f003 0301 	and.w	r3, r3, #1
 800744c:	2b00      	cmp	r3, #0
 800744e:	d008      	beq.n	8007462 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	681a      	ldr	r2, [r3, #0]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800745e:	601a      	str	r2, [r3, #0]
 8007460:	e00d      	b.n	800747e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	0bdb      	lsrs	r3, r3, #15
 8007466:	f003 0301 	and.w	r3, r3, #1
 800746a:	2b00      	cmp	r3, #0
 800746c:	d007      	beq.n	800747e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800747c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007484:	b2db      	uxtb	r3, r3
 8007486:	2b29      	cmp	r3, #41	@ 0x29
 8007488:	d112      	bne.n	80074b0 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2228      	movs	r2, #40	@ 0x28
 800748e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2221      	movs	r2, #33	@ 0x21
 8007496:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007498:	2101      	movs	r1, #1
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f000 fd66 	bl	8007f6c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2200      	movs	r2, #0
 80074a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	f7ff f932 	bl	8006712 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80074ae:	e017      	b.n	80074e0 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074b6:	b2db      	uxtb	r3, r3
 80074b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80074ba:	d111      	bne.n	80074e0 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2228      	movs	r2, #40	@ 0x28
 80074c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2222      	movs	r2, #34	@ 0x22
 80074c8:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80074ca:	2102      	movs	r1, #2
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f000 fd4d 	bl	8007f6c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2200      	movs	r2, #0
 80074d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f7ff f923 	bl	8006726 <HAL_I2C_SlaveRxCpltCallback>
}
 80074e0:	bf00      	nop
 80074e2:	3710      	adds	r7, #16
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b086      	sub	sp, #24
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	2220      	movs	r2, #32
 80074fc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007504:	b2db      	uxtb	r3, r3
 8007506:	2b21      	cmp	r3, #33	@ 0x21
 8007508:	d107      	bne.n	800751a <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800750a:	2101      	movs	r1, #1
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 fd2d 	bl	8007f6c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2211      	movs	r2, #17
 8007516:	631a      	str	r2, [r3, #48]	@ 0x30
 8007518:	e00c      	b.n	8007534 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007520:	b2db      	uxtb	r3, r3
 8007522:	2b22      	cmp	r3, #34	@ 0x22
 8007524:	d106      	bne.n	8007534 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007526:	2102      	movs	r1, #2
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 fd1f 	bl	8007f6c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2212      	movs	r2, #18
 8007532:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	6859      	ldr	r1, [r3, #4]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	4b4d      	ldr	r3, [pc, #308]	@ (8007674 <I2C_ITMasterCplt+0x18c>)
 8007540:	400b      	ands	r3, r1
 8007542:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2200      	movs	r2, #0
 8007548:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	4a4a      	ldr	r2, [pc, #296]	@ (8007678 <I2C_ITMasterCplt+0x190>)
 800754e:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	091b      	lsrs	r3, r3, #4
 8007554:	f003 0301 	and.w	r3, r3, #1
 8007558:	2b00      	cmp	r3, #0
 800755a:	d009      	beq.n	8007570 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	2210      	movs	r2, #16
 8007562:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007568:	f043 0204 	orr.w	r2, r3, #4
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007576:	b2db      	uxtb	r3, r3
 8007578:	2b60      	cmp	r3, #96	@ 0x60
 800757a:	d10b      	bne.n	8007594 <I2C_ITMasterCplt+0xac>
 800757c:	697b      	ldr	r3, [r7, #20]
 800757e:	089b      	lsrs	r3, r3, #2
 8007580:	f003 0301 	and.w	r3, r3, #1
 8007584:	2b00      	cmp	r3, #0
 8007586:	d005      	beq.n	8007594 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800758e:	b2db      	uxtb	r3, r3
 8007590:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8007592:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f000 fb48 	bl	8007c2a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800759e:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	2b60      	cmp	r3, #96	@ 0x60
 80075aa:	d002      	beq.n	80075b2 <I2C_ITMasterCplt+0xca>
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d006      	beq.n	80075c0 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075b6:	4619      	mov	r1, r3
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	f000 fa1f 	bl	80079fc <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80075be:	e054      	b.n	800766a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075c6:	b2db      	uxtb	r3, r3
 80075c8:	2b21      	cmp	r3, #33	@ 0x21
 80075ca:	d124      	bne.n	8007616 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2220      	movs	r2, #32
 80075d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2200      	movs	r2, #0
 80075d8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	2b40      	cmp	r3, #64	@ 0x40
 80075e4:	d10b      	bne.n	80075fe <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2200      	movs	r2, #0
 80075ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2200      	movs	r2, #0
 80075f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f7ff f8b7 	bl	800676a <HAL_I2C_MemTxCpltCallback>
}
 80075fc:	e035      	b.n	800766a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2200      	movs	r2, #0
 8007602:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2200      	movs	r2, #0
 800760a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f016 f978 	bl	801d904 <HAL_I2C_MasterTxCpltCallback>
}
 8007614:	e029      	b.n	800766a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800761c:	b2db      	uxtb	r3, r3
 800761e:	2b22      	cmp	r3, #34	@ 0x22
 8007620:	d123      	bne.n	800766a <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2220      	movs	r2, #32
 8007626:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2200      	movs	r2, #0
 800762e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007636:	b2db      	uxtb	r3, r3
 8007638:	2b40      	cmp	r3, #64	@ 0x40
 800763a:	d10b      	bne.n	8007654 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2200      	movs	r2, #0
 8007640:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2200      	movs	r2, #0
 8007648:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	f7ff f896 	bl	800677e <HAL_I2C_MemRxCpltCallback>
}
 8007652:	e00a      	b.n	800766a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2200      	movs	r2, #0
 8007658:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2200      	movs	r2, #0
 8007660:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f016 f977 	bl	801d958 <HAL_I2C_MasterRxCpltCallback>
}
 800766a:	bf00      	nop
 800766c:	3718      	adds	r7, #24
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
 8007672:	bf00      	nop
 8007674:	fe00e800 	.word	0xfe00e800
 8007678:	ffff0000 	.word	0xffff0000

0800767c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b086      	sub	sp, #24
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
 8007684:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007696:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800769e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	2220      	movs	r2, #32
 80076a6:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80076a8:	7afb      	ldrb	r3, [r7, #11]
 80076aa:	2b21      	cmp	r3, #33	@ 0x21
 80076ac:	d002      	beq.n	80076b4 <I2C_ITSlaveCplt+0x38>
 80076ae:	7afb      	ldrb	r3, [r7, #11]
 80076b0:	2b29      	cmp	r3, #41	@ 0x29
 80076b2:	d108      	bne.n	80076c6 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80076b4:	f248 0101 	movw	r1, #32769	@ 0x8001
 80076b8:	6878      	ldr	r0, [r7, #4]
 80076ba:	f000 fc57 	bl	8007f6c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2221      	movs	r2, #33	@ 0x21
 80076c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80076c4:	e019      	b.n	80076fa <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80076c6:	7afb      	ldrb	r3, [r7, #11]
 80076c8:	2b22      	cmp	r3, #34	@ 0x22
 80076ca:	d002      	beq.n	80076d2 <I2C_ITSlaveCplt+0x56>
 80076cc:	7afb      	ldrb	r3, [r7, #11]
 80076ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80076d0:	d108      	bne.n	80076e4 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80076d2:	f248 0102 	movw	r1, #32770	@ 0x8002
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f000 fc48 	bl	8007f6c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2222      	movs	r2, #34	@ 0x22
 80076e0:	631a      	str	r2, [r3, #48]	@ 0x30
 80076e2:	e00a      	b.n	80076fa <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80076e4:	7afb      	ldrb	r3, [r7, #11]
 80076e6:	2b28      	cmp	r3, #40	@ 0x28
 80076e8:	d107      	bne.n	80076fa <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80076ea:	f248 0103 	movw	r1, #32771	@ 0x8003
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f000 fc3c 	bl	8007f6c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2200      	movs	r2, #0
 80076f8:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	685a      	ldr	r2, [r3, #4]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007708:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	6859      	ldr	r1, [r3, #4]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	4b8c      	ldr	r3, [pc, #560]	@ (8007948 <I2C_ITSlaveCplt+0x2cc>)
 8007716:	400b      	ands	r3, r1
 8007718:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f000 fa85 	bl	8007c2a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	0b9b      	lsrs	r3, r3, #14
 8007724:	f003 0301 	and.w	r3, r3, #1
 8007728:	2b00      	cmp	r3, #0
 800772a:	d013      	beq.n	8007754 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	681a      	ldr	r2, [r3, #0]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800773a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007740:	2b00      	cmp	r3, #0
 8007742:	d020      	beq.n	8007786 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	b29a      	uxth	r2, r3
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007752:	e018      	b.n	8007786 <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	0bdb      	lsrs	r3, r3, #15
 8007758:	f003 0301 	and.w	r3, r3, #1
 800775c:	2b00      	cmp	r3, #0
 800775e:	d012      	beq.n	8007786 <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	681a      	ldr	r2, [r3, #0]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800776e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007774:	2b00      	cmp	r3, #0
 8007776:	d006      	beq.n	8007786 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	b29a      	uxth	r2, r3
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	089b      	lsrs	r3, r3, #2
 800778a:	f003 0301 	and.w	r3, r3, #1
 800778e:	2b00      	cmp	r3, #0
 8007790:	d020      	beq.n	80077d4 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8007792:	697b      	ldr	r3, [r7, #20]
 8007794:	f023 0304 	bic.w	r3, r3, #4
 8007798:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077a4:	b2d2      	uxtb	r2, r2
 80077a6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077ac:	1c5a      	adds	r2, r3, #1
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d00c      	beq.n	80077d4 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077be:	3b01      	subs	r3, #1
 80077c0:	b29a      	uxth	r2, r3
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077ca:	b29b      	uxth	r3, r3
 80077cc:	3b01      	subs	r3, #1
 80077ce:	b29a      	uxth	r2, r3
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077d8:	b29b      	uxth	r3, r3
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d005      	beq.n	80077ea <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077e2:	f043 0204 	orr.w	r2, r3, #4
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	091b      	lsrs	r3, r3, #4
 80077ee:	f003 0301 	and.w	r3, r3, #1
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d04a      	beq.n	800788c <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80077f6:	693b      	ldr	r3, [r7, #16]
 80077f8:	091b      	lsrs	r3, r3, #4
 80077fa:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d044      	beq.n	800788c <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007806:	b29b      	uxth	r3, r3
 8007808:	2b00      	cmp	r3, #0
 800780a:	d128      	bne.n	800785e <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007812:	b2db      	uxtb	r3, r3
 8007814:	2b28      	cmp	r3, #40	@ 0x28
 8007816:	d108      	bne.n	800782a <I2C_ITSlaveCplt+0x1ae>
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800781e:	d104      	bne.n	800782a <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007820:	6979      	ldr	r1, [r7, #20]
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f000 f894 	bl	8007950 <I2C_ITListenCplt>
 8007828:	e030      	b.n	800788c <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007830:	b2db      	uxtb	r3, r3
 8007832:	2b29      	cmp	r3, #41	@ 0x29
 8007834:	d10e      	bne.n	8007854 <I2C_ITSlaveCplt+0x1d8>
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800783c:	d00a      	beq.n	8007854 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	2210      	movs	r2, #16
 8007844:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f000 f9ef 	bl	8007c2a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f7ff fded 	bl	800742c <I2C_ITSlaveSeqCplt>
 8007852:	e01b      	b.n	800788c <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	2210      	movs	r2, #16
 800785a:	61da      	str	r2, [r3, #28]
 800785c:	e016      	b.n	800788c <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	2210      	movs	r2, #16
 8007864:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800786a:	f043 0204 	orr.w	r2, r3, #4
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d003      	beq.n	8007880 <I2C_ITSlaveCplt+0x204>
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800787e:	d105      	bne.n	800788c <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007884:	4619      	mov	r1, r3
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f000 f8b8 	bl	80079fc <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2200      	movs	r2, #0
 8007890:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2200      	movs	r2, #0
 8007898:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d010      	beq.n	80078c4 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078a6:	4619      	mov	r1, r3
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f000 f8a7 	bl	80079fc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078b4:	b2db      	uxtb	r3, r3
 80078b6:	2b28      	cmp	r3, #40	@ 0x28
 80078b8:	d141      	bne.n	800793e <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80078ba:	6979      	ldr	r1, [r7, #20]
 80078bc:	6878      	ldr	r0, [r7, #4]
 80078be:	f000 f847 	bl	8007950 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80078c2:	e03c      	b.n	800793e <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078c8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80078cc:	d014      	beq.n	80078f8 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f7ff fdac 	bl	800742c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	4a1d      	ldr	r2, [pc, #116]	@ (800794c <I2C_ITSlaveCplt+0x2d0>)
 80078d8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2220      	movs	r2, #32
 80078de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2200      	movs	r2, #0
 80078e6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2200      	movs	r2, #0
 80078ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f7fe ff30 	bl	8006756 <HAL_I2C_ListenCpltCallback>
}
 80078f6:	e022      	b.n	800793e <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078fe:	b2db      	uxtb	r3, r3
 8007900:	2b22      	cmp	r3, #34	@ 0x22
 8007902:	d10e      	bne.n	8007922 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2220      	movs	r2, #32
 8007908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2200      	movs	r2, #0
 8007916:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f7fe ff03 	bl	8006726 <HAL_I2C_SlaveRxCpltCallback>
}
 8007920:	e00d      	b.n	800793e <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2220      	movs	r2, #32
 8007926:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2200      	movs	r2, #0
 800792e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2200      	movs	r2, #0
 8007934:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f7fe feea 	bl	8006712 <HAL_I2C_SlaveTxCpltCallback>
}
 800793e:	bf00      	nop
 8007940:	3718      	adds	r7, #24
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop
 8007948:	fe00e800 	.word	0xfe00e800
 800794c:	ffff0000 	.word	0xffff0000

08007950 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b082      	sub	sp, #8
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	4a26      	ldr	r2, [pc, #152]	@ (80079f8 <I2C_ITListenCplt+0xa8>)
 800795e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2200      	movs	r2, #0
 8007964:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2220      	movs	r2, #32
 800796a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2200      	movs	r2, #0
 800797a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	089b      	lsrs	r3, r3, #2
 8007980:	f003 0301 	and.w	r3, r3, #1
 8007984:	2b00      	cmp	r3, #0
 8007986:	d022      	beq.n	80079ce <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007992:	b2d2      	uxtb	r2, r2
 8007994:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800799a:	1c5a      	adds	r2, r3, #1
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d012      	beq.n	80079ce <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079ac:	3b01      	subs	r3, #1
 80079ae:	b29a      	uxth	r2, r3
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80079b8:	b29b      	uxth	r3, r3
 80079ba:	3b01      	subs	r3, #1
 80079bc:	b29a      	uxth	r2, r3
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079c6:	f043 0204 	orr.w	r2, r3, #4
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80079ce:	f248 0103 	movw	r1, #32771	@ 0x8003
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f000 faca 	bl	8007f6c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	2210      	movs	r2, #16
 80079de:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f7fe feb4 	bl	8006756 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80079ee:	bf00      	nop
 80079f0:	3708      	adds	r7, #8
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}
 80079f6:	bf00      	nop
 80079f8:	ffff0000 	.word	0xffff0000

080079fc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b084      	sub	sp, #16
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
 8007a04:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a0c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2200      	movs	r2, #0
 8007a12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	4a6d      	ldr	r2, [pc, #436]	@ (8007bd0 <I2C_ITError+0x1d4>)
 8007a1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	431a      	orrs	r2, r3
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8007a2e:	7bfb      	ldrb	r3, [r7, #15]
 8007a30:	2b28      	cmp	r3, #40	@ 0x28
 8007a32:	d005      	beq.n	8007a40 <I2C_ITError+0x44>
 8007a34:	7bfb      	ldrb	r3, [r7, #15]
 8007a36:	2b29      	cmp	r3, #41	@ 0x29
 8007a38:	d002      	beq.n	8007a40 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8007a3a:	7bfb      	ldrb	r3, [r7, #15]
 8007a3c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a3e:	d10b      	bne.n	8007a58 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007a40:	2103      	movs	r1, #3
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f000 fa92 	bl	8007f6c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2228      	movs	r2, #40	@ 0x28
 8007a4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	4a60      	ldr	r2, [pc, #384]	@ (8007bd4 <I2C_ITError+0x1d8>)
 8007a54:	635a      	str	r2, [r3, #52]	@ 0x34
 8007a56:	e030      	b.n	8007aba <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007a58:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f000 fa85 	bl	8007f6c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 f8e1 	bl	8007c2a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a6e:	b2db      	uxtb	r3, r3
 8007a70:	2b60      	cmp	r3, #96	@ 0x60
 8007a72:	d01f      	beq.n	8007ab4 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2220      	movs	r2, #32
 8007a78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	699b      	ldr	r3, [r3, #24]
 8007a82:	f003 0320 	and.w	r3, r3, #32
 8007a86:	2b20      	cmp	r3, #32
 8007a88:	d114      	bne.n	8007ab4 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	699b      	ldr	r3, [r3, #24]
 8007a90:	f003 0310 	and.w	r3, r3, #16
 8007a94:	2b10      	cmp	r3, #16
 8007a96:	d109      	bne.n	8007aac <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	2210      	movs	r2, #16
 8007a9e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007aa4:	f043 0204 	orr.w	r2, r3, #4
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	2220      	movs	r2, #32
 8007ab2:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007abe:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d039      	beq.n	8007b3c <I2C_ITError+0x140>
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	2b11      	cmp	r3, #17
 8007acc:	d002      	beq.n	8007ad4 <I2C_ITError+0xd8>
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	2b21      	cmp	r3, #33	@ 0x21
 8007ad2:	d133      	bne.n	8007b3c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ade:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007ae2:	d107      	bne.n	8007af4 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	681a      	ldr	r2, [r3, #0]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007af2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007af8:	4618      	mov	r0, r3
 8007afa:	f7fc fb9b 	bl	8004234 <HAL_DMA_GetState>
 8007afe:	4603      	mov	r3, r0
 8007b00:	2b01      	cmp	r3, #1
 8007b02:	d017      	beq.n	8007b34 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b08:	4a33      	ldr	r2, [pc, #204]	@ (8007bd8 <I2C_ITError+0x1dc>)
 8007b0a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f7fc f9df 	bl	8003edc <HAL_DMA_Abort_IT>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d04d      	beq.n	8007bc0 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b2a:	687a      	ldr	r2, [r7, #4]
 8007b2c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007b2e:	4610      	mov	r0, r2
 8007b30:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007b32:	e045      	b.n	8007bc0 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f000 f851 	bl	8007bdc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007b3a:	e041      	b.n	8007bc0 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d039      	beq.n	8007bb8 <I2C_ITError+0x1bc>
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	2b12      	cmp	r3, #18
 8007b48:	d002      	beq.n	8007b50 <I2C_ITError+0x154>
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	2b22      	cmp	r3, #34	@ 0x22
 8007b4e:	d133      	bne.n	8007bb8 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b5e:	d107      	bne.n	8007b70 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	681a      	ldr	r2, [r3, #0]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007b6e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b74:	4618      	mov	r0, r3
 8007b76:	f7fc fb5d 	bl	8004234 <HAL_DMA_GetState>
 8007b7a:	4603      	mov	r3, r0
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d017      	beq.n	8007bb0 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b84:	4a14      	ldr	r2, [pc, #80]	@ (8007bd8 <I2C_ITError+0x1dc>)
 8007b86:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b94:	4618      	mov	r0, r3
 8007b96:	f7fc f9a1 	bl	8003edc <HAL_DMA_Abort_IT>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d011      	beq.n	8007bc4 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ba4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ba6:	687a      	ldr	r2, [r7, #4]
 8007ba8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007baa:	4610      	mov	r0, r2
 8007bac:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007bae:	e009      	b.n	8007bc4 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f000 f813 	bl	8007bdc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007bb6:	e005      	b.n	8007bc4 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f000 f80f 	bl	8007bdc <I2C_TreatErrorCallback>
  }
}
 8007bbe:	e002      	b.n	8007bc6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007bc0:	bf00      	nop
 8007bc2:	e000      	b.n	8007bc6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007bc4:	bf00      	nop
}
 8007bc6:	bf00      	nop
 8007bc8:	3710      	adds	r7, #16
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}
 8007bce:	bf00      	nop
 8007bd0:	ffff0000 	.word	0xffff0000
 8007bd4:	08006a3f 	.word	0x08006a3f
 8007bd8:	08007dc3 	.word	0x08007dc3

08007bdc <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b082      	sub	sp, #8
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007bea:	b2db      	uxtb	r3, r3
 8007bec:	2b60      	cmp	r3, #96	@ 0x60
 8007bee:	d10e      	bne.n	8007c0e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2220      	movs	r2, #32
 8007bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2200      	movs	r2, #0
 8007c02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	f7fe fdcd 	bl	80067a6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007c0c:	e009      	b.n	8007c22 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2200      	movs	r2, #0
 8007c12:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2200      	movs	r2, #0
 8007c18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f7fe fdb8 	bl	8006792 <HAL_I2C_ErrorCallback>
}
 8007c22:	bf00      	nop
 8007c24:	3708      	adds	r7, #8
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}

08007c2a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007c2a:	b480      	push	{r7}
 8007c2c:	b083      	sub	sp, #12
 8007c2e:	af00      	add	r7, sp, #0
 8007c30:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	699b      	ldr	r3, [r3, #24]
 8007c38:	f003 0302 	and.w	r3, r3, #2
 8007c3c:	2b02      	cmp	r3, #2
 8007c3e:	d103      	bne.n	8007c48 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	2200      	movs	r2, #0
 8007c46:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	699b      	ldr	r3, [r3, #24]
 8007c4e:	f003 0301 	and.w	r3, r3, #1
 8007c52:	2b01      	cmp	r3, #1
 8007c54:	d007      	beq.n	8007c66 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	699a      	ldr	r2, [r3, #24]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f042 0201 	orr.w	r2, r2, #1
 8007c64:	619a      	str	r2, [r3, #24]
  }
}
 8007c66:	bf00      	nop
 8007c68:	370c      	adds	r7, #12
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c70:	4770      	bx	lr

08007c72 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007c72:	b580      	push	{r7, lr}
 8007c74:	b084      	sub	sp, #16
 8007c76:	af00      	add	r7, sp, #0
 8007c78:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c7e:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	681a      	ldr	r2, [r3, #0]
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007c8e:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c94:	b29b      	uxth	r3, r3
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d104      	bne.n	8007ca4 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007c9a:	2120      	movs	r1, #32
 8007c9c:	68f8      	ldr	r0, [r7, #12]
 8007c9e:	f000 f8e1 	bl	8007e64 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8007ca2:	e02d      	b.n	8007d00 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ca8:	68fa      	ldr	r2, [r7, #12]
 8007caa:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8007cac:	441a      	add	r2, r3
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cb6:	b29b      	uxth	r3, r3
 8007cb8:	2bff      	cmp	r3, #255	@ 0xff
 8007cba:	d903      	bls.n	8007cc4 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	22ff      	movs	r2, #255	@ 0xff
 8007cc0:	851a      	strh	r2, [r3, #40]	@ 0x28
 8007cc2:	e004      	b.n	8007cce <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cc8:	b29a      	uxth	r2, r3
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cd6:	4619      	mov	r1, r3
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	3328      	adds	r3, #40	@ 0x28
 8007cde:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8007ce4:	f7fc f82a 	bl	8003d3c <HAL_DMA_Start_IT>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d004      	beq.n	8007cf8 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8007cee:	2110      	movs	r1, #16
 8007cf0:	68f8      	ldr	r0, [r7, #12]
 8007cf2:	f7ff fe83 	bl	80079fc <I2C_ITError>
}
 8007cf6:	e003      	b.n	8007d00 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8007cf8:	2140      	movs	r1, #64	@ 0x40
 8007cfa:	68f8      	ldr	r0, [r7, #12]
 8007cfc:	f000 f8b2 	bl	8007e64 <I2C_Enable_IRQ>
}
 8007d00:	bf00      	nop
 8007d02:	3710      	adds	r7, #16
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}

08007d08 <I2C_DMASlaveReceiveCplt>:
  * @brief  DMA I2C slave receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b084      	sub	sp, #16
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d14:	60fb      	str	r3, [r7, #12]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d1a:	60bb      	str	r3, [r7, #8]

  if ((I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U) && \
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d10e      	bne.n	8007d46 <I2C_DMASlaveReceiveCplt+0x3e>
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007d2e:	d00a      	beq.n	8007d46 <I2C_DMASlaveReceiveCplt+0x3e>
      (tmpoptions != I2C_NO_OPTION_FRAME))
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	681a      	ldr	r2, [r3, #0]
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007d3e:	601a      	str	r2, [r3, #0]

    /* Call I2C Slave Sequential complete process */
    I2C_ITSlaveSeqCplt(hi2c);
 8007d40:	68f8      	ldr	r0, [r7, #12]
 8007d42:	f7ff fb73 	bl	800742c <I2C_ITSlaveSeqCplt>
  {
    /* No specific action, Master fully manage the generation of STOP condition */
    /* Mean that this generation can arrive at any time, at the end or during DMA process */
    /* So STOP condition should be manage through Interrupt treatment */
  }
}
 8007d46:	bf00      	nop
 8007d48:	3710      	adds	r7, #16
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}

08007d4e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8007d4e:	b580      	push	{r7, lr}
 8007d50:	b084      	sub	sp, #16
 8007d52:	af00      	add	r7, sp, #0
 8007d54:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 8007d56:	2300      	movs	r3, #0
 8007d58:	60fb      	str	r3, [r7, #12]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d5e:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d007      	beq.n	8007d78 <I2C_DMAError+0x2a>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d101      	bne.n	8007d78 <I2C_DMAError+0x2a>
    {
      treatdmaerror = 1U;
 8007d74:	2301      	movs	r3, #1
 8007d76:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d007      	beq.n	8007d90 <I2C_DMAError+0x42>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d101      	bne.n	8007d90 <I2C_DMAError+0x42>
    {
      treatdmaerror = 1U;
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	f7fc fa5d 	bl	8004250 <HAL_DMA_GetError>
 8007d96:	4603      	mov	r3, r0
 8007d98:	2b02      	cmp	r3, #2
 8007d9a:	d00e      	beq.n	8007dba <I2C_DMAError+0x6c>
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d00b      	beq.n	8007dba <I2C_DMAError+0x6c>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	685a      	ldr	r2, [r3, #4]
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007db0:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8007db2:	2110      	movs	r1, #16
 8007db4:	68b8      	ldr	r0, [r7, #8]
 8007db6:	f7ff fe21 	bl	80079fc <I2C_ITError>
  }
}
 8007dba:	bf00      	nop
 8007dbc:	3710      	adds	r7, #16
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}

08007dc2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007dc2:	b580      	push	{r7, lr}
 8007dc4:	b084      	sub	sp, #16
 8007dc6:	af00      	add	r7, sp, #0
 8007dc8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dce:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d003      	beq.n	8007de0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ddc:	2200      	movs	r2, #0
 8007dde:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d003      	beq.n	8007df0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dec:	2200      	movs	r2, #0
 8007dee:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8007df0:	68f8      	ldr	r0, [r7, #12]
 8007df2:	f7ff fef3 	bl	8007bdc <I2C_TreatErrorCallback>
}
 8007df6:	bf00      	nop
 8007df8:	3710      	adds	r7, #16
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}
	...

08007e00 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b087      	sub	sp, #28
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	60f8      	str	r0, [r7, #12]
 8007e08:	607b      	str	r3, [r7, #4]
 8007e0a:	460b      	mov	r3, r1
 8007e0c:	817b      	strh	r3, [r7, #10]
 8007e0e:	4613      	mov	r3, r2
 8007e10:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007e12:	897b      	ldrh	r3, [r7, #10]
 8007e14:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007e18:	7a7b      	ldrb	r3, [r7, #9]
 8007e1a:	041b      	lsls	r3, r3, #16
 8007e1c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007e20:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007e26:	6a3b      	ldr	r3, [r7, #32]
 8007e28:	4313      	orrs	r3, r2
 8007e2a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007e2e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	685a      	ldr	r2, [r3, #4]
 8007e36:	6a3b      	ldr	r3, [r7, #32]
 8007e38:	0d5b      	lsrs	r3, r3, #21
 8007e3a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007e3e:	4b08      	ldr	r3, [pc, #32]	@ (8007e60 <I2C_TransferConfig+0x60>)
 8007e40:	430b      	orrs	r3, r1
 8007e42:	43db      	mvns	r3, r3
 8007e44:	ea02 0103 	and.w	r1, r2, r3
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	697a      	ldr	r2, [r7, #20]
 8007e4e:	430a      	orrs	r2, r1
 8007e50:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007e52:	bf00      	nop
 8007e54:	371c      	adds	r7, #28
 8007e56:	46bd      	mov	sp, r7
 8007e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5c:	4770      	bx	lr
 8007e5e:	bf00      	nop
 8007e60:	03ff63ff 	.word	0x03ff63ff

08007e64 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007e64:	b480      	push	{r7}
 8007e66:	b085      	sub	sp, #20
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
 8007e6c:	460b      	mov	r3, r1
 8007e6e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007e70:	2300      	movs	r3, #0
 8007e72:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e78:	4a39      	ldr	r2, [pc, #228]	@ (8007f60 <I2C_Enable_IRQ+0xfc>)
 8007e7a:	4293      	cmp	r3, r2
 8007e7c:	d032      	beq.n	8007ee4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8007e82:	4a38      	ldr	r2, [pc, #224]	@ (8007f64 <I2C_Enable_IRQ+0x100>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d02d      	beq.n	8007ee4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8007e8c:	4a36      	ldr	r2, [pc, #216]	@ (8007f68 <I2C_Enable_IRQ+0x104>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d028      	beq.n	8007ee4 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007e92:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	da03      	bge.n	8007ea2 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007ea0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007ea2:	887b      	ldrh	r3, [r7, #2]
 8007ea4:	f003 0301 	and.w	r3, r3, #1
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d003      	beq.n	8007eb4 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8007eb2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007eb4:	887b      	ldrh	r3, [r7, #2]
 8007eb6:	f003 0302 	and.w	r3, r3, #2
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d003      	beq.n	8007ec6 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8007ec4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007ec6:	887b      	ldrh	r3, [r7, #2]
 8007ec8:	2b10      	cmp	r3, #16
 8007eca:	d103      	bne.n	8007ed4 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007ed2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007ed4:	887b      	ldrh	r3, [r7, #2]
 8007ed6:	2b20      	cmp	r3, #32
 8007ed8:	d133      	bne.n	8007f42 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	f043 0320 	orr.w	r3, r3, #32
 8007ee0:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007ee2:	e02e      	b.n	8007f42 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007ee4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	da03      	bge.n	8007ef4 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007ef2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007ef4:	887b      	ldrh	r3, [r7, #2]
 8007ef6:	f003 0301 	and.w	r3, r3, #1
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d003      	beq.n	8007f06 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8007f04:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007f06:	887b      	ldrh	r3, [r7, #2]
 8007f08:	f003 0302 	and.w	r3, r3, #2
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d003      	beq.n	8007f18 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8007f16:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007f18:	887b      	ldrh	r3, [r7, #2]
 8007f1a:	2b10      	cmp	r3, #16
 8007f1c:	d103      	bne.n	8007f26 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007f24:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007f26:	887b      	ldrh	r3, [r7, #2]
 8007f28:	2b20      	cmp	r3, #32
 8007f2a:	d103      	bne.n	8007f34 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007f32:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007f34:	887b      	ldrh	r3, [r7, #2]
 8007f36:	2b40      	cmp	r3, #64	@ 0x40
 8007f38:	d103      	bne.n	8007f42 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f40:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	6819      	ldr	r1, [r3, #0]
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	68fa      	ldr	r2, [r7, #12]
 8007f4e:	430a      	orrs	r2, r1
 8007f50:	601a      	str	r2, [r3, #0]
}
 8007f52:	bf00      	nop
 8007f54:	3714      	adds	r7, #20
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr
 8007f5e:	bf00      	nop
 8007f60:	08006c47 	.word	0x08006c47
 8007f64:	080070e9 	.word	0x080070e9
 8007f68:	08006e4d 	.word	0x08006e4d

08007f6c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b085      	sub	sp, #20
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
 8007f74:	460b      	mov	r3, r1
 8007f76:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007f7c:	887b      	ldrh	r3, [r7, #2]
 8007f7e:	f003 0301 	and.w	r3, r3, #1
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d00f      	beq.n	8007fa6 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8007f8c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007f9a:	2b28      	cmp	r3, #40	@ 0x28
 8007f9c:	d003      	beq.n	8007fa6 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007fa4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007fa6:	887b      	ldrh	r3, [r7, #2]
 8007fa8:	f003 0302 	and.w	r3, r3, #2
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d00f      	beq.n	8007fd0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8007fb6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fbe:	b2db      	uxtb	r3, r3
 8007fc0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007fc4:	2b28      	cmp	r3, #40	@ 0x28
 8007fc6:	d003      	beq.n	8007fd0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007fce:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007fd0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	da03      	bge.n	8007fe0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007fde:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007fe0:	887b      	ldrh	r3, [r7, #2]
 8007fe2:	2b10      	cmp	r3, #16
 8007fe4:	d103      	bne.n	8007fee <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007fec:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007fee:	887b      	ldrh	r3, [r7, #2]
 8007ff0:	2b20      	cmp	r3, #32
 8007ff2:	d103      	bne.n	8007ffc <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	f043 0320 	orr.w	r3, r3, #32
 8007ffa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007ffc:	887b      	ldrh	r3, [r7, #2]
 8007ffe:	2b40      	cmp	r3, #64	@ 0x40
 8008000:	d103      	bne.n	800800a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008008:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	6819      	ldr	r1, [r3, #0]
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	43da      	mvns	r2, r3
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	400a      	ands	r2, r1
 800801a:	601a      	str	r2, [r3, #0]
}
 800801c:	bf00      	nop
 800801e:	3714      	adds	r7, #20
 8008020:	46bd      	mov	sp, r7
 8008022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008026:	4770      	bx	lr

08008028 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008028:	b480      	push	{r7}
 800802a:	b083      	sub	sp, #12
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
 8008030:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008038:	b2db      	uxtb	r3, r3
 800803a:	2b20      	cmp	r3, #32
 800803c:	d138      	bne.n	80080b0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008044:	2b01      	cmp	r3, #1
 8008046:	d101      	bne.n	800804c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008048:	2302      	movs	r3, #2
 800804a:	e032      	b.n	80080b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2201      	movs	r2, #1
 8008050:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2224      	movs	r2, #36	@ 0x24
 8008058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	681a      	ldr	r2, [r3, #0]
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f022 0201 	bic.w	r2, r2, #1
 800806a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	681a      	ldr	r2, [r3, #0]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800807a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	6819      	ldr	r1, [r3, #0]
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	683a      	ldr	r2, [r7, #0]
 8008088:	430a      	orrs	r2, r1
 800808a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	681a      	ldr	r2, [r3, #0]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f042 0201 	orr.w	r2, r2, #1
 800809a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2220      	movs	r2, #32
 80080a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2200      	movs	r2, #0
 80080a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80080ac:	2300      	movs	r3, #0
 80080ae:	e000      	b.n	80080b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80080b0:	2302      	movs	r3, #2
  }
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	370c      	adds	r7, #12
 80080b6:	46bd      	mov	sp, r7
 80080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080bc:	4770      	bx	lr

080080be <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80080be:	b480      	push	{r7}
 80080c0:	b085      	sub	sp, #20
 80080c2:	af00      	add	r7, sp, #0
 80080c4:	6078      	str	r0, [r7, #4]
 80080c6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080ce:	b2db      	uxtb	r3, r3
 80080d0:	2b20      	cmp	r3, #32
 80080d2:	d139      	bne.n	8008148 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80080da:	2b01      	cmp	r3, #1
 80080dc:	d101      	bne.n	80080e2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80080de:	2302      	movs	r3, #2
 80080e0:	e033      	b.n	800814a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2201      	movs	r2, #1
 80080e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2224      	movs	r2, #36	@ 0x24
 80080ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	681a      	ldr	r2, [r3, #0]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f022 0201 	bic.w	r2, r2, #1
 8008100:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008110:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	021b      	lsls	r3, r3, #8
 8008116:	68fa      	ldr	r2, [r7, #12]
 8008118:	4313      	orrs	r3, r2
 800811a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	68fa      	ldr	r2, [r7, #12]
 8008122:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	681a      	ldr	r2, [r3, #0]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f042 0201 	orr.w	r2, r2, #1
 8008132:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2220      	movs	r2, #32
 8008138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2200      	movs	r2, #0
 8008140:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008144:	2300      	movs	r3, #0
 8008146:	e000      	b.n	800814a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008148:	2302      	movs	r3, #2
  }
}
 800814a:	4618      	mov	r0, r3
 800814c:	3714      	adds	r7, #20
 800814e:	46bd      	mov	sp, r7
 8008150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008154:	4770      	bx	lr

08008156 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008156:	b580      	push	{r7, lr}
 8008158:	b086      	sub	sp, #24
 800815a:	af02      	add	r7, sp, #8
 800815c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d101      	bne.n	8008168 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008164:	2301      	movs	r3, #1
 8008166:	e108      	b.n	800837a <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8008174:	b2db      	uxtb	r3, r3
 8008176:	2b00      	cmp	r3, #0
 8008178:	d106      	bne.n	8008188 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2200      	movs	r2, #0
 800817e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f7f9 fede 	bl	8001f44 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2203      	movs	r2, #3
 800818c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008196:	d102      	bne.n	800819e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2200      	movs	r2, #0
 800819c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	4618      	mov	r0, r3
 80081a4:	f005 fc78 	bl	800da98 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6818      	ldr	r0, [r3, #0]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	7c1a      	ldrb	r2, [r3, #16]
 80081b0:	f88d 2000 	strb.w	r2, [sp]
 80081b4:	3304      	adds	r3, #4
 80081b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80081b8:	f005 fc14 	bl	800d9e4 <USB_CoreInit>
 80081bc:	4603      	mov	r3, r0
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d005      	beq.n	80081ce <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2202      	movs	r2, #2
 80081c6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80081ca:	2301      	movs	r3, #1
 80081cc:	e0d5      	b.n	800837a <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	2100      	movs	r1, #0
 80081d4:	4618      	mov	r0, r3
 80081d6:	f005 fc70 	bl	800daba <USB_SetCurrentMode>
 80081da:	4603      	mov	r3, r0
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d005      	beq.n	80081ec <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2202      	movs	r2, #2
 80081e4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80081e8:	2301      	movs	r3, #1
 80081ea:	e0c6      	b.n	800837a <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80081ec:	2300      	movs	r3, #0
 80081ee:	73fb      	strb	r3, [r7, #15]
 80081f0:	e04a      	b.n	8008288 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80081f2:	7bfa      	ldrb	r2, [r7, #15]
 80081f4:	6879      	ldr	r1, [r7, #4]
 80081f6:	4613      	mov	r3, r2
 80081f8:	00db      	lsls	r3, r3, #3
 80081fa:	4413      	add	r3, r2
 80081fc:	009b      	lsls	r3, r3, #2
 80081fe:	440b      	add	r3, r1
 8008200:	3315      	adds	r3, #21
 8008202:	2201      	movs	r2, #1
 8008204:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008206:	7bfa      	ldrb	r2, [r7, #15]
 8008208:	6879      	ldr	r1, [r7, #4]
 800820a:	4613      	mov	r3, r2
 800820c:	00db      	lsls	r3, r3, #3
 800820e:	4413      	add	r3, r2
 8008210:	009b      	lsls	r3, r3, #2
 8008212:	440b      	add	r3, r1
 8008214:	3314      	adds	r3, #20
 8008216:	7bfa      	ldrb	r2, [r7, #15]
 8008218:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800821a:	7bfa      	ldrb	r2, [r7, #15]
 800821c:	7bfb      	ldrb	r3, [r7, #15]
 800821e:	b298      	uxth	r0, r3
 8008220:	6879      	ldr	r1, [r7, #4]
 8008222:	4613      	mov	r3, r2
 8008224:	00db      	lsls	r3, r3, #3
 8008226:	4413      	add	r3, r2
 8008228:	009b      	lsls	r3, r3, #2
 800822a:	440b      	add	r3, r1
 800822c:	332e      	adds	r3, #46	@ 0x2e
 800822e:	4602      	mov	r2, r0
 8008230:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008232:	7bfa      	ldrb	r2, [r7, #15]
 8008234:	6879      	ldr	r1, [r7, #4]
 8008236:	4613      	mov	r3, r2
 8008238:	00db      	lsls	r3, r3, #3
 800823a:	4413      	add	r3, r2
 800823c:	009b      	lsls	r3, r3, #2
 800823e:	440b      	add	r3, r1
 8008240:	3318      	adds	r3, #24
 8008242:	2200      	movs	r2, #0
 8008244:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008246:	7bfa      	ldrb	r2, [r7, #15]
 8008248:	6879      	ldr	r1, [r7, #4]
 800824a:	4613      	mov	r3, r2
 800824c:	00db      	lsls	r3, r3, #3
 800824e:	4413      	add	r3, r2
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	440b      	add	r3, r1
 8008254:	331c      	adds	r3, #28
 8008256:	2200      	movs	r2, #0
 8008258:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800825a:	7bfa      	ldrb	r2, [r7, #15]
 800825c:	6879      	ldr	r1, [r7, #4]
 800825e:	4613      	mov	r3, r2
 8008260:	00db      	lsls	r3, r3, #3
 8008262:	4413      	add	r3, r2
 8008264:	009b      	lsls	r3, r3, #2
 8008266:	440b      	add	r3, r1
 8008268:	3320      	adds	r3, #32
 800826a:	2200      	movs	r2, #0
 800826c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800826e:	7bfa      	ldrb	r2, [r7, #15]
 8008270:	6879      	ldr	r1, [r7, #4]
 8008272:	4613      	mov	r3, r2
 8008274:	00db      	lsls	r3, r3, #3
 8008276:	4413      	add	r3, r2
 8008278:	009b      	lsls	r3, r3, #2
 800827a:	440b      	add	r3, r1
 800827c:	3324      	adds	r3, #36	@ 0x24
 800827e:	2200      	movs	r2, #0
 8008280:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008282:	7bfb      	ldrb	r3, [r7, #15]
 8008284:	3301      	adds	r3, #1
 8008286:	73fb      	strb	r3, [r7, #15]
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	791b      	ldrb	r3, [r3, #4]
 800828c:	7bfa      	ldrb	r2, [r7, #15]
 800828e:	429a      	cmp	r2, r3
 8008290:	d3af      	bcc.n	80081f2 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008292:	2300      	movs	r3, #0
 8008294:	73fb      	strb	r3, [r7, #15]
 8008296:	e044      	b.n	8008322 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008298:	7bfa      	ldrb	r2, [r7, #15]
 800829a:	6879      	ldr	r1, [r7, #4]
 800829c:	4613      	mov	r3, r2
 800829e:	00db      	lsls	r3, r3, #3
 80082a0:	4413      	add	r3, r2
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	440b      	add	r3, r1
 80082a6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80082aa:	2200      	movs	r2, #0
 80082ac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80082ae:	7bfa      	ldrb	r2, [r7, #15]
 80082b0:	6879      	ldr	r1, [r7, #4]
 80082b2:	4613      	mov	r3, r2
 80082b4:	00db      	lsls	r3, r3, #3
 80082b6:	4413      	add	r3, r2
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	440b      	add	r3, r1
 80082bc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80082c0:	7bfa      	ldrb	r2, [r7, #15]
 80082c2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80082c4:	7bfa      	ldrb	r2, [r7, #15]
 80082c6:	6879      	ldr	r1, [r7, #4]
 80082c8:	4613      	mov	r3, r2
 80082ca:	00db      	lsls	r3, r3, #3
 80082cc:	4413      	add	r3, r2
 80082ce:	009b      	lsls	r3, r3, #2
 80082d0:	440b      	add	r3, r1
 80082d2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80082d6:	2200      	movs	r2, #0
 80082d8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80082da:	7bfa      	ldrb	r2, [r7, #15]
 80082dc:	6879      	ldr	r1, [r7, #4]
 80082de:	4613      	mov	r3, r2
 80082e0:	00db      	lsls	r3, r3, #3
 80082e2:	4413      	add	r3, r2
 80082e4:	009b      	lsls	r3, r3, #2
 80082e6:	440b      	add	r3, r1
 80082e8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80082ec:	2200      	movs	r2, #0
 80082ee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80082f0:	7bfa      	ldrb	r2, [r7, #15]
 80082f2:	6879      	ldr	r1, [r7, #4]
 80082f4:	4613      	mov	r3, r2
 80082f6:	00db      	lsls	r3, r3, #3
 80082f8:	4413      	add	r3, r2
 80082fa:	009b      	lsls	r3, r3, #2
 80082fc:	440b      	add	r3, r1
 80082fe:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008302:	2200      	movs	r2, #0
 8008304:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008306:	7bfa      	ldrb	r2, [r7, #15]
 8008308:	6879      	ldr	r1, [r7, #4]
 800830a:	4613      	mov	r3, r2
 800830c:	00db      	lsls	r3, r3, #3
 800830e:	4413      	add	r3, r2
 8008310:	009b      	lsls	r3, r3, #2
 8008312:	440b      	add	r3, r1
 8008314:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8008318:	2200      	movs	r2, #0
 800831a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800831c:	7bfb      	ldrb	r3, [r7, #15]
 800831e:	3301      	adds	r3, #1
 8008320:	73fb      	strb	r3, [r7, #15]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	791b      	ldrb	r3, [r3, #4]
 8008326:	7bfa      	ldrb	r2, [r7, #15]
 8008328:	429a      	cmp	r2, r3
 800832a:	d3b5      	bcc.n	8008298 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6818      	ldr	r0, [r3, #0]
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	7c1a      	ldrb	r2, [r3, #16]
 8008334:	f88d 2000 	strb.w	r2, [sp]
 8008338:	3304      	adds	r3, #4
 800833a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800833c:	f005 fc0a 	bl	800db54 <USB_DevInit>
 8008340:	4603      	mov	r3, r0
 8008342:	2b00      	cmp	r3, #0
 8008344:	d005      	beq.n	8008352 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2202      	movs	r2, #2
 800834a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800834e:	2301      	movs	r3, #1
 8008350:	e013      	b.n	800837a <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2201      	movs	r2, #1
 800835c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	7b1b      	ldrb	r3, [r3, #12]
 8008364:	2b01      	cmp	r3, #1
 8008366:	d102      	bne.n	800836e <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f000 f80b 	bl	8008384 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4618      	mov	r0, r3
 8008374:	f005 fdc5 	bl	800df02 <USB_DevDisconnect>

  return HAL_OK;
 8008378:	2300      	movs	r3, #0
}
 800837a:	4618      	mov	r0, r3
 800837c:	3710      	adds	r7, #16
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}
	...

08008384 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008384:	b480      	push	{r7}
 8008386:	b085      	sub	sp, #20
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2201      	movs	r2, #1
 8008396:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2200      	movs	r2, #0
 800839e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	699b      	ldr	r3, [r3, #24]
 80083a6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80083b2:	4b05      	ldr	r3, [pc, #20]	@ (80083c8 <HAL_PCDEx_ActivateLPM+0x44>)
 80083b4:	4313      	orrs	r3, r2
 80083b6:	68fa      	ldr	r2, [r7, #12]
 80083b8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80083ba:	2300      	movs	r3, #0
}
 80083bc:	4618      	mov	r0, r3
 80083be:	3714      	adds	r7, #20
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr
 80083c8:	10000003 	.word	0x10000003

080083cc <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80083cc:	b480      	push	{r7}
 80083ce:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80083d0:	4b05      	ldr	r3, [pc, #20]	@ (80083e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	4a04      	ldr	r2, [pc, #16]	@ (80083e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80083d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80083da:	6013      	str	r3, [r2, #0]
}
 80083dc:	bf00      	nop
 80083de:	46bd      	mov	sp, r7
 80083e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e4:	4770      	bx	lr
 80083e6:	bf00      	nop
 80083e8:	40007000 	.word	0x40007000

080083ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b086      	sub	sp, #24
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80083f4:	2300      	movs	r3, #0
 80083f6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d101      	bne.n	8008402 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80083fe:	2301      	movs	r3, #1
 8008400:	e291      	b.n	8008926 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f003 0301 	and.w	r3, r3, #1
 800840a:	2b00      	cmp	r3, #0
 800840c:	f000 8087 	beq.w	800851e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008410:	4b96      	ldr	r3, [pc, #600]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 8008412:	689b      	ldr	r3, [r3, #8]
 8008414:	f003 030c 	and.w	r3, r3, #12
 8008418:	2b04      	cmp	r3, #4
 800841a:	d00c      	beq.n	8008436 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800841c:	4b93      	ldr	r3, [pc, #588]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 800841e:	689b      	ldr	r3, [r3, #8]
 8008420:	f003 030c 	and.w	r3, r3, #12
 8008424:	2b08      	cmp	r3, #8
 8008426:	d112      	bne.n	800844e <HAL_RCC_OscConfig+0x62>
 8008428:	4b90      	ldr	r3, [pc, #576]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008430:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008434:	d10b      	bne.n	800844e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008436:	4b8d      	ldr	r3, [pc, #564]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800843e:	2b00      	cmp	r3, #0
 8008440:	d06c      	beq.n	800851c <HAL_RCC_OscConfig+0x130>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d168      	bne.n	800851c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800844a:	2301      	movs	r3, #1
 800844c:	e26b      	b.n	8008926 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	685b      	ldr	r3, [r3, #4]
 8008452:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008456:	d106      	bne.n	8008466 <HAL_RCC_OscConfig+0x7a>
 8008458:	4b84      	ldr	r3, [pc, #528]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	4a83      	ldr	r2, [pc, #524]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 800845e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008462:	6013      	str	r3, [r2, #0]
 8008464:	e02e      	b.n	80084c4 <HAL_RCC_OscConfig+0xd8>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d10c      	bne.n	8008488 <HAL_RCC_OscConfig+0x9c>
 800846e:	4b7f      	ldr	r3, [pc, #508]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4a7e      	ldr	r2, [pc, #504]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 8008474:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008478:	6013      	str	r3, [r2, #0]
 800847a:	4b7c      	ldr	r3, [pc, #496]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a7b      	ldr	r2, [pc, #492]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 8008480:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008484:	6013      	str	r3, [r2, #0]
 8008486:	e01d      	b.n	80084c4 <HAL_RCC_OscConfig+0xd8>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	685b      	ldr	r3, [r3, #4]
 800848c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008490:	d10c      	bne.n	80084ac <HAL_RCC_OscConfig+0xc0>
 8008492:	4b76      	ldr	r3, [pc, #472]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a75      	ldr	r2, [pc, #468]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 8008498:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800849c:	6013      	str	r3, [r2, #0]
 800849e:	4b73      	ldr	r3, [pc, #460]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4a72      	ldr	r2, [pc, #456]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 80084a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80084a8:	6013      	str	r3, [r2, #0]
 80084aa:	e00b      	b.n	80084c4 <HAL_RCC_OscConfig+0xd8>
 80084ac:	4b6f      	ldr	r3, [pc, #444]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a6e      	ldr	r2, [pc, #440]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 80084b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80084b6:	6013      	str	r3, [r2, #0]
 80084b8:	4b6c      	ldr	r3, [pc, #432]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a6b      	ldr	r2, [pc, #428]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 80084be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80084c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	685b      	ldr	r3, [r3, #4]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d013      	beq.n	80084f4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084cc:	f7fa f996 	bl	80027fc <HAL_GetTick>
 80084d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084d2:	e008      	b.n	80084e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80084d4:	f7fa f992 	bl	80027fc <HAL_GetTick>
 80084d8:	4602      	mov	r2, r0
 80084da:	693b      	ldr	r3, [r7, #16]
 80084dc:	1ad3      	subs	r3, r2, r3
 80084de:	2b64      	cmp	r3, #100	@ 0x64
 80084e0:	d901      	bls.n	80084e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80084e2:	2303      	movs	r3, #3
 80084e4:	e21f      	b.n	8008926 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084e6:	4b61      	ldr	r3, [pc, #388]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d0f0      	beq.n	80084d4 <HAL_RCC_OscConfig+0xe8>
 80084f2:	e014      	b.n	800851e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084f4:	f7fa f982 	bl	80027fc <HAL_GetTick>
 80084f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80084fa:	e008      	b.n	800850e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80084fc:	f7fa f97e 	bl	80027fc <HAL_GetTick>
 8008500:	4602      	mov	r2, r0
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	1ad3      	subs	r3, r2, r3
 8008506:	2b64      	cmp	r3, #100	@ 0x64
 8008508:	d901      	bls.n	800850e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800850a:	2303      	movs	r3, #3
 800850c:	e20b      	b.n	8008926 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800850e:	4b57      	ldr	r3, [pc, #348]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008516:	2b00      	cmp	r3, #0
 8008518:	d1f0      	bne.n	80084fc <HAL_RCC_OscConfig+0x110>
 800851a:	e000      	b.n	800851e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800851c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f003 0302 	and.w	r3, r3, #2
 8008526:	2b00      	cmp	r3, #0
 8008528:	d069      	beq.n	80085fe <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800852a:	4b50      	ldr	r3, [pc, #320]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	f003 030c 	and.w	r3, r3, #12
 8008532:	2b00      	cmp	r3, #0
 8008534:	d00b      	beq.n	800854e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008536:	4b4d      	ldr	r3, [pc, #308]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 8008538:	689b      	ldr	r3, [r3, #8]
 800853a:	f003 030c 	and.w	r3, r3, #12
 800853e:	2b08      	cmp	r3, #8
 8008540:	d11c      	bne.n	800857c <HAL_RCC_OscConfig+0x190>
 8008542:	4b4a      	ldr	r3, [pc, #296]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 8008544:	685b      	ldr	r3, [r3, #4]
 8008546:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800854a:	2b00      	cmp	r3, #0
 800854c:	d116      	bne.n	800857c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800854e:	4b47      	ldr	r3, [pc, #284]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f003 0302 	and.w	r3, r3, #2
 8008556:	2b00      	cmp	r3, #0
 8008558:	d005      	beq.n	8008566 <HAL_RCC_OscConfig+0x17a>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	68db      	ldr	r3, [r3, #12]
 800855e:	2b01      	cmp	r3, #1
 8008560:	d001      	beq.n	8008566 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8008562:	2301      	movs	r3, #1
 8008564:	e1df      	b.n	8008926 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008566:	4b41      	ldr	r3, [pc, #260]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	691b      	ldr	r3, [r3, #16]
 8008572:	00db      	lsls	r3, r3, #3
 8008574:	493d      	ldr	r1, [pc, #244]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 8008576:	4313      	orrs	r3, r2
 8008578:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800857a:	e040      	b.n	80085fe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	68db      	ldr	r3, [r3, #12]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d023      	beq.n	80085cc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008584:	4b39      	ldr	r3, [pc, #228]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4a38      	ldr	r2, [pc, #224]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 800858a:	f043 0301 	orr.w	r3, r3, #1
 800858e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008590:	f7fa f934 	bl	80027fc <HAL_GetTick>
 8008594:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008596:	e008      	b.n	80085aa <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008598:	f7fa f930 	bl	80027fc <HAL_GetTick>
 800859c:	4602      	mov	r2, r0
 800859e:	693b      	ldr	r3, [r7, #16]
 80085a0:	1ad3      	subs	r3, r2, r3
 80085a2:	2b02      	cmp	r3, #2
 80085a4:	d901      	bls.n	80085aa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80085a6:	2303      	movs	r3, #3
 80085a8:	e1bd      	b.n	8008926 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80085aa:	4b30      	ldr	r3, [pc, #192]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f003 0302 	and.w	r3, r3, #2
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d0f0      	beq.n	8008598 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085b6:	4b2d      	ldr	r3, [pc, #180]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	691b      	ldr	r3, [r3, #16]
 80085c2:	00db      	lsls	r3, r3, #3
 80085c4:	4929      	ldr	r1, [pc, #164]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 80085c6:	4313      	orrs	r3, r2
 80085c8:	600b      	str	r3, [r1, #0]
 80085ca:	e018      	b.n	80085fe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80085cc:	4b27      	ldr	r3, [pc, #156]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4a26      	ldr	r2, [pc, #152]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 80085d2:	f023 0301 	bic.w	r3, r3, #1
 80085d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085d8:	f7fa f910 	bl	80027fc <HAL_GetTick>
 80085dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80085de:	e008      	b.n	80085f2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80085e0:	f7fa f90c 	bl	80027fc <HAL_GetTick>
 80085e4:	4602      	mov	r2, r0
 80085e6:	693b      	ldr	r3, [r7, #16]
 80085e8:	1ad3      	subs	r3, r2, r3
 80085ea:	2b02      	cmp	r3, #2
 80085ec:	d901      	bls.n	80085f2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80085ee:	2303      	movs	r3, #3
 80085f0:	e199      	b.n	8008926 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80085f2:	4b1e      	ldr	r3, [pc, #120]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f003 0302 	and.w	r3, r3, #2
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d1f0      	bne.n	80085e0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f003 0308 	and.w	r3, r3, #8
 8008606:	2b00      	cmp	r3, #0
 8008608:	d038      	beq.n	800867c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	695b      	ldr	r3, [r3, #20]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d019      	beq.n	8008646 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008612:	4b16      	ldr	r3, [pc, #88]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 8008614:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008616:	4a15      	ldr	r2, [pc, #84]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 8008618:	f043 0301 	orr.w	r3, r3, #1
 800861c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800861e:	f7fa f8ed 	bl	80027fc <HAL_GetTick>
 8008622:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008624:	e008      	b.n	8008638 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008626:	f7fa f8e9 	bl	80027fc <HAL_GetTick>
 800862a:	4602      	mov	r2, r0
 800862c:	693b      	ldr	r3, [r7, #16]
 800862e:	1ad3      	subs	r3, r2, r3
 8008630:	2b02      	cmp	r3, #2
 8008632:	d901      	bls.n	8008638 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008634:	2303      	movs	r3, #3
 8008636:	e176      	b.n	8008926 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008638:	4b0c      	ldr	r3, [pc, #48]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 800863a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800863c:	f003 0302 	and.w	r3, r3, #2
 8008640:	2b00      	cmp	r3, #0
 8008642:	d0f0      	beq.n	8008626 <HAL_RCC_OscConfig+0x23a>
 8008644:	e01a      	b.n	800867c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008646:	4b09      	ldr	r3, [pc, #36]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 8008648:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800864a:	4a08      	ldr	r2, [pc, #32]	@ (800866c <HAL_RCC_OscConfig+0x280>)
 800864c:	f023 0301 	bic.w	r3, r3, #1
 8008650:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008652:	f7fa f8d3 	bl	80027fc <HAL_GetTick>
 8008656:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008658:	e00a      	b.n	8008670 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800865a:	f7fa f8cf 	bl	80027fc <HAL_GetTick>
 800865e:	4602      	mov	r2, r0
 8008660:	693b      	ldr	r3, [r7, #16]
 8008662:	1ad3      	subs	r3, r2, r3
 8008664:	2b02      	cmp	r3, #2
 8008666:	d903      	bls.n	8008670 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008668:	2303      	movs	r3, #3
 800866a:	e15c      	b.n	8008926 <HAL_RCC_OscConfig+0x53a>
 800866c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008670:	4b91      	ldr	r3, [pc, #580]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 8008672:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008674:	f003 0302 	and.w	r3, r3, #2
 8008678:	2b00      	cmp	r3, #0
 800867a:	d1ee      	bne.n	800865a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f003 0304 	and.w	r3, r3, #4
 8008684:	2b00      	cmp	r3, #0
 8008686:	f000 80a4 	beq.w	80087d2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800868a:	4b8b      	ldr	r3, [pc, #556]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 800868c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800868e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008692:	2b00      	cmp	r3, #0
 8008694:	d10d      	bne.n	80086b2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8008696:	4b88      	ldr	r3, [pc, #544]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 8008698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800869a:	4a87      	ldr	r2, [pc, #540]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 800869c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80086a2:	4b85      	ldr	r3, [pc, #532]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 80086a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80086aa:	60bb      	str	r3, [r7, #8]
 80086ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80086ae:	2301      	movs	r3, #1
 80086b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80086b2:	4b82      	ldr	r3, [pc, #520]	@ (80088bc <HAL_RCC_OscConfig+0x4d0>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d118      	bne.n	80086f0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80086be:	4b7f      	ldr	r3, [pc, #508]	@ (80088bc <HAL_RCC_OscConfig+0x4d0>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a7e      	ldr	r2, [pc, #504]	@ (80088bc <HAL_RCC_OscConfig+0x4d0>)
 80086c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80086c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80086ca:	f7fa f897 	bl	80027fc <HAL_GetTick>
 80086ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80086d0:	e008      	b.n	80086e4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086d2:	f7fa f893 	bl	80027fc <HAL_GetTick>
 80086d6:	4602      	mov	r2, r0
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	1ad3      	subs	r3, r2, r3
 80086dc:	2b64      	cmp	r3, #100	@ 0x64
 80086de:	d901      	bls.n	80086e4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80086e0:	2303      	movs	r3, #3
 80086e2:	e120      	b.n	8008926 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80086e4:	4b75      	ldr	r3, [pc, #468]	@ (80088bc <HAL_RCC_OscConfig+0x4d0>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d0f0      	beq.n	80086d2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	689b      	ldr	r3, [r3, #8]
 80086f4:	2b01      	cmp	r3, #1
 80086f6:	d106      	bne.n	8008706 <HAL_RCC_OscConfig+0x31a>
 80086f8:	4b6f      	ldr	r3, [pc, #444]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 80086fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086fc:	4a6e      	ldr	r2, [pc, #440]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 80086fe:	f043 0301 	orr.w	r3, r3, #1
 8008702:	6713      	str	r3, [r2, #112]	@ 0x70
 8008704:	e02d      	b.n	8008762 <HAL_RCC_OscConfig+0x376>
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	689b      	ldr	r3, [r3, #8]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d10c      	bne.n	8008728 <HAL_RCC_OscConfig+0x33c>
 800870e:	4b6a      	ldr	r3, [pc, #424]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 8008710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008712:	4a69      	ldr	r2, [pc, #420]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 8008714:	f023 0301 	bic.w	r3, r3, #1
 8008718:	6713      	str	r3, [r2, #112]	@ 0x70
 800871a:	4b67      	ldr	r3, [pc, #412]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 800871c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800871e:	4a66      	ldr	r2, [pc, #408]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 8008720:	f023 0304 	bic.w	r3, r3, #4
 8008724:	6713      	str	r3, [r2, #112]	@ 0x70
 8008726:	e01c      	b.n	8008762 <HAL_RCC_OscConfig+0x376>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	689b      	ldr	r3, [r3, #8]
 800872c:	2b05      	cmp	r3, #5
 800872e:	d10c      	bne.n	800874a <HAL_RCC_OscConfig+0x35e>
 8008730:	4b61      	ldr	r3, [pc, #388]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 8008732:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008734:	4a60      	ldr	r2, [pc, #384]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 8008736:	f043 0304 	orr.w	r3, r3, #4
 800873a:	6713      	str	r3, [r2, #112]	@ 0x70
 800873c:	4b5e      	ldr	r3, [pc, #376]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 800873e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008740:	4a5d      	ldr	r2, [pc, #372]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 8008742:	f043 0301 	orr.w	r3, r3, #1
 8008746:	6713      	str	r3, [r2, #112]	@ 0x70
 8008748:	e00b      	b.n	8008762 <HAL_RCC_OscConfig+0x376>
 800874a:	4b5b      	ldr	r3, [pc, #364]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 800874c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800874e:	4a5a      	ldr	r2, [pc, #360]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 8008750:	f023 0301 	bic.w	r3, r3, #1
 8008754:	6713      	str	r3, [r2, #112]	@ 0x70
 8008756:	4b58      	ldr	r3, [pc, #352]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 8008758:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800875a:	4a57      	ldr	r2, [pc, #348]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 800875c:	f023 0304 	bic.w	r3, r3, #4
 8008760:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	689b      	ldr	r3, [r3, #8]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d015      	beq.n	8008796 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800876a:	f7fa f847 	bl	80027fc <HAL_GetTick>
 800876e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008770:	e00a      	b.n	8008788 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008772:	f7fa f843 	bl	80027fc <HAL_GetTick>
 8008776:	4602      	mov	r2, r0
 8008778:	693b      	ldr	r3, [r7, #16]
 800877a:	1ad3      	subs	r3, r2, r3
 800877c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008780:	4293      	cmp	r3, r2
 8008782:	d901      	bls.n	8008788 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8008784:	2303      	movs	r3, #3
 8008786:	e0ce      	b.n	8008926 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008788:	4b4b      	ldr	r3, [pc, #300]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 800878a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800878c:	f003 0302 	and.w	r3, r3, #2
 8008790:	2b00      	cmp	r3, #0
 8008792:	d0ee      	beq.n	8008772 <HAL_RCC_OscConfig+0x386>
 8008794:	e014      	b.n	80087c0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008796:	f7fa f831 	bl	80027fc <HAL_GetTick>
 800879a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800879c:	e00a      	b.n	80087b4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800879e:	f7fa f82d 	bl	80027fc <HAL_GetTick>
 80087a2:	4602      	mov	r2, r0
 80087a4:	693b      	ldr	r3, [r7, #16]
 80087a6:	1ad3      	subs	r3, r2, r3
 80087a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d901      	bls.n	80087b4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80087b0:	2303      	movs	r3, #3
 80087b2:	e0b8      	b.n	8008926 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80087b4:	4b40      	ldr	r3, [pc, #256]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 80087b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087b8:	f003 0302 	and.w	r3, r3, #2
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d1ee      	bne.n	800879e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80087c0:	7dfb      	ldrb	r3, [r7, #23]
 80087c2:	2b01      	cmp	r3, #1
 80087c4:	d105      	bne.n	80087d2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80087c6:	4b3c      	ldr	r3, [pc, #240]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 80087c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087ca:	4a3b      	ldr	r2, [pc, #236]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 80087cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80087d0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	699b      	ldr	r3, [r3, #24]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	f000 80a4 	beq.w	8008924 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80087dc:	4b36      	ldr	r3, [pc, #216]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 80087de:	689b      	ldr	r3, [r3, #8]
 80087e0:	f003 030c 	and.w	r3, r3, #12
 80087e4:	2b08      	cmp	r3, #8
 80087e6:	d06b      	beq.n	80088c0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	699b      	ldr	r3, [r3, #24]
 80087ec:	2b02      	cmp	r3, #2
 80087ee:	d149      	bne.n	8008884 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80087f0:	4b31      	ldr	r3, [pc, #196]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4a30      	ldr	r2, [pc, #192]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 80087f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80087fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087fc:	f7f9 fffe 	bl	80027fc <HAL_GetTick>
 8008800:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008802:	e008      	b.n	8008816 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008804:	f7f9 fffa 	bl	80027fc <HAL_GetTick>
 8008808:	4602      	mov	r2, r0
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	1ad3      	subs	r3, r2, r3
 800880e:	2b02      	cmp	r3, #2
 8008810:	d901      	bls.n	8008816 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8008812:	2303      	movs	r3, #3
 8008814:	e087      	b.n	8008926 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008816:	4b28      	ldr	r3, [pc, #160]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800881e:	2b00      	cmp	r3, #0
 8008820:	d1f0      	bne.n	8008804 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	69da      	ldr	r2, [r3, #28]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6a1b      	ldr	r3, [r3, #32]
 800882a:	431a      	orrs	r2, r3
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008830:	019b      	lsls	r3, r3, #6
 8008832:	431a      	orrs	r2, r3
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008838:	085b      	lsrs	r3, r3, #1
 800883a:	3b01      	subs	r3, #1
 800883c:	041b      	lsls	r3, r3, #16
 800883e:	431a      	orrs	r2, r3
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008844:	061b      	lsls	r3, r3, #24
 8008846:	4313      	orrs	r3, r2
 8008848:	4a1b      	ldr	r2, [pc, #108]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 800884a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800884e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008850:	4b19      	ldr	r3, [pc, #100]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	4a18      	ldr	r2, [pc, #96]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 8008856:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800885a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800885c:	f7f9 ffce 	bl	80027fc <HAL_GetTick>
 8008860:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008862:	e008      	b.n	8008876 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008864:	f7f9 ffca 	bl	80027fc <HAL_GetTick>
 8008868:	4602      	mov	r2, r0
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	1ad3      	subs	r3, r2, r3
 800886e:	2b02      	cmp	r3, #2
 8008870:	d901      	bls.n	8008876 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8008872:	2303      	movs	r3, #3
 8008874:	e057      	b.n	8008926 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008876:	4b10      	ldr	r3, [pc, #64]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800887e:	2b00      	cmp	r3, #0
 8008880:	d0f0      	beq.n	8008864 <HAL_RCC_OscConfig+0x478>
 8008882:	e04f      	b.n	8008924 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008884:	4b0c      	ldr	r3, [pc, #48]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a0b      	ldr	r2, [pc, #44]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 800888a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800888e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008890:	f7f9 ffb4 	bl	80027fc <HAL_GetTick>
 8008894:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008896:	e008      	b.n	80088aa <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008898:	f7f9 ffb0 	bl	80027fc <HAL_GetTick>
 800889c:	4602      	mov	r2, r0
 800889e:	693b      	ldr	r3, [r7, #16]
 80088a0:	1ad3      	subs	r3, r2, r3
 80088a2:	2b02      	cmp	r3, #2
 80088a4:	d901      	bls.n	80088aa <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80088a6:	2303      	movs	r3, #3
 80088a8:	e03d      	b.n	8008926 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088aa:	4b03      	ldr	r3, [pc, #12]	@ (80088b8 <HAL_RCC_OscConfig+0x4cc>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d1f0      	bne.n	8008898 <HAL_RCC_OscConfig+0x4ac>
 80088b6:	e035      	b.n	8008924 <HAL_RCC_OscConfig+0x538>
 80088b8:	40023800 	.word	0x40023800
 80088bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80088c0:	4b1b      	ldr	r3, [pc, #108]	@ (8008930 <HAL_RCC_OscConfig+0x544>)
 80088c2:	685b      	ldr	r3, [r3, #4]
 80088c4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	699b      	ldr	r3, [r3, #24]
 80088ca:	2b01      	cmp	r3, #1
 80088cc:	d028      	beq.n	8008920 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80088d8:	429a      	cmp	r2, r3
 80088da:	d121      	bne.n	8008920 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80088e6:	429a      	cmp	r2, r3
 80088e8:	d11a      	bne.n	8008920 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80088ea:	68fa      	ldr	r2, [r7, #12]
 80088ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80088f0:	4013      	ands	r3, r2
 80088f2:	687a      	ldr	r2, [r7, #4]
 80088f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80088f6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d111      	bne.n	8008920 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008906:	085b      	lsrs	r3, r3, #1
 8008908:	3b01      	subs	r3, #1
 800890a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800890c:	429a      	cmp	r2, r3
 800890e:	d107      	bne.n	8008920 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800891a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800891c:	429a      	cmp	r2, r3
 800891e:	d001      	beq.n	8008924 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8008920:	2301      	movs	r3, #1
 8008922:	e000      	b.n	8008926 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8008924:	2300      	movs	r3, #0
}
 8008926:	4618      	mov	r0, r3
 8008928:	3718      	adds	r7, #24
 800892a:	46bd      	mov	sp, r7
 800892c:	bd80      	pop	{r7, pc}
 800892e:	bf00      	nop
 8008930:	40023800 	.word	0x40023800

08008934 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b084      	sub	sp, #16
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
 800893c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800893e:	2300      	movs	r3, #0
 8008940:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d101      	bne.n	800894c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008948:	2301      	movs	r3, #1
 800894a:	e0d0      	b.n	8008aee <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800894c:	4b6a      	ldr	r3, [pc, #424]	@ (8008af8 <HAL_RCC_ClockConfig+0x1c4>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f003 030f 	and.w	r3, r3, #15
 8008954:	683a      	ldr	r2, [r7, #0]
 8008956:	429a      	cmp	r2, r3
 8008958:	d910      	bls.n	800897c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800895a:	4b67      	ldr	r3, [pc, #412]	@ (8008af8 <HAL_RCC_ClockConfig+0x1c4>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f023 020f 	bic.w	r2, r3, #15
 8008962:	4965      	ldr	r1, [pc, #404]	@ (8008af8 <HAL_RCC_ClockConfig+0x1c4>)
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	4313      	orrs	r3, r2
 8008968:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800896a:	4b63      	ldr	r3, [pc, #396]	@ (8008af8 <HAL_RCC_ClockConfig+0x1c4>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f003 030f 	and.w	r3, r3, #15
 8008972:	683a      	ldr	r2, [r7, #0]
 8008974:	429a      	cmp	r2, r3
 8008976:	d001      	beq.n	800897c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008978:	2301      	movs	r3, #1
 800897a:	e0b8      	b.n	8008aee <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f003 0302 	and.w	r3, r3, #2
 8008984:	2b00      	cmp	r3, #0
 8008986:	d020      	beq.n	80089ca <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f003 0304 	and.w	r3, r3, #4
 8008990:	2b00      	cmp	r3, #0
 8008992:	d005      	beq.n	80089a0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008994:	4b59      	ldr	r3, [pc, #356]	@ (8008afc <HAL_RCC_ClockConfig+0x1c8>)
 8008996:	689b      	ldr	r3, [r3, #8]
 8008998:	4a58      	ldr	r2, [pc, #352]	@ (8008afc <HAL_RCC_ClockConfig+0x1c8>)
 800899a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800899e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f003 0308 	and.w	r3, r3, #8
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d005      	beq.n	80089b8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80089ac:	4b53      	ldr	r3, [pc, #332]	@ (8008afc <HAL_RCC_ClockConfig+0x1c8>)
 80089ae:	689b      	ldr	r3, [r3, #8]
 80089b0:	4a52      	ldr	r2, [pc, #328]	@ (8008afc <HAL_RCC_ClockConfig+0x1c8>)
 80089b2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80089b6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80089b8:	4b50      	ldr	r3, [pc, #320]	@ (8008afc <HAL_RCC_ClockConfig+0x1c8>)
 80089ba:	689b      	ldr	r3, [r3, #8]
 80089bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	689b      	ldr	r3, [r3, #8]
 80089c4:	494d      	ldr	r1, [pc, #308]	@ (8008afc <HAL_RCC_ClockConfig+0x1c8>)
 80089c6:	4313      	orrs	r3, r2
 80089c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f003 0301 	and.w	r3, r3, #1
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d040      	beq.n	8008a58 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	685b      	ldr	r3, [r3, #4]
 80089da:	2b01      	cmp	r3, #1
 80089dc:	d107      	bne.n	80089ee <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80089de:	4b47      	ldr	r3, [pc, #284]	@ (8008afc <HAL_RCC_ClockConfig+0x1c8>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d115      	bne.n	8008a16 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80089ea:	2301      	movs	r3, #1
 80089ec:	e07f      	b.n	8008aee <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	2b02      	cmp	r3, #2
 80089f4:	d107      	bne.n	8008a06 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80089f6:	4b41      	ldr	r3, [pc, #260]	@ (8008afc <HAL_RCC_ClockConfig+0x1c8>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d109      	bne.n	8008a16 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008a02:	2301      	movs	r3, #1
 8008a04:	e073      	b.n	8008aee <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a06:	4b3d      	ldr	r3, [pc, #244]	@ (8008afc <HAL_RCC_ClockConfig+0x1c8>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f003 0302 	and.w	r3, r3, #2
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d101      	bne.n	8008a16 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008a12:	2301      	movs	r3, #1
 8008a14:	e06b      	b.n	8008aee <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008a16:	4b39      	ldr	r3, [pc, #228]	@ (8008afc <HAL_RCC_ClockConfig+0x1c8>)
 8008a18:	689b      	ldr	r3, [r3, #8]
 8008a1a:	f023 0203 	bic.w	r2, r3, #3
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	685b      	ldr	r3, [r3, #4]
 8008a22:	4936      	ldr	r1, [pc, #216]	@ (8008afc <HAL_RCC_ClockConfig+0x1c8>)
 8008a24:	4313      	orrs	r3, r2
 8008a26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a28:	f7f9 fee8 	bl	80027fc <HAL_GetTick>
 8008a2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a2e:	e00a      	b.n	8008a46 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008a30:	f7f9 fee4 	bl	80027fc <HAL_GetTick>
 8008a34:	4602      	mov	r2, r0
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	1ad3      	subs	r3, r2, r3
 8008a3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	d901      	bls.n	8008a46 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8008a42:	2303      	movs	r3, #3
 8008a44:	e053      	b.n	8008aee <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a46:	4b2d      	ldr	r3, [pc, #180]	@ (8008afc <HAL_RCC_ClockConfig+0x1c8>)
 8008a48:	689b      	ldr	r3, [r3, #8]
 8008a4a:	f003 020c 	and.w	r2, r3, #12
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	685b      	ldr	r3, [r3, #4]
 8008a52:	009b      	lsls	r3, r3, #2
 8008a54:	429a      	cmp	r2, r3
 8008a56:	d1eb      	bne.n	8008a30 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008a58:	4b27      	ldr	r3, [pc, #156]	@ (8008af8 <HAL_RCC_ClockConfig+0x1c4>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f003 030f 	and.w	r3, r3, #15
 8008a60:	683a      	ldr	r2, [r7, #0]
 8008a62:	429a      	cmp	r2, r3
 8008a64:	d210      	bcs.n	8008a88 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a66:	4b24      	ldr	r3, [pc, #144]	@ (8008af8 <HAL_RCC_ClockConfig+0x1c4>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f023 020f 	bic.w	r2, r3, #15
 8008a6e:	4922      	ldr	r1, [pc, #136]	@ (8008af8 <HAL_RCC_ClockConfig+0x1c4>)
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	4313      	orrs	r3, r2
 8008a74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a76:	4b20      	ldr	r3, [pc, #128]	@ (8008af8 <HAL_RCC_ClockConfig+0x1c4>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f003 030f 	and.w	r3, r3, #15
 8008a7e:	683a      	ldr	r2, [r7, #0]
 8008a80:	429a      	cmp	r2, r3
 8008a82:	d001      	beq.n	8008a88 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8008a84:	2301      	movs	r3, #1
 8008a86:	e032      	b.n	8008aee <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f003 0304 	and.w	r3, r3, #4
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d008      	beq.n	8008aa6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008a94:	4b19      	ldr	r3, [pc, #100]	@ (8008afc <HAL_RCC_ClockConfig+0x1c8>)
 8008a96:	689b      	ldr	r3, [r3, #8]
 8008a98:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	68db      	ldr	r3, [r3, #12]
 8008aa0:	4916      	ldr	r1, [pc, #88]	@ (8008afc <HAL_RCC_ClockConfig+0x1c8>)
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f003 0308 	and.w	r3, r3, #8
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d009      	beq.n	8008ac6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008ab2:	4b12      	ldr	r3, [pc, #72]	@ (8008afc <HAL_RCC_ClockConfig+0x1c8>)
 8008ab4:	689b      	ldr	r3, [r3, #8]
 8008ab6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	691b      	ldr	r3, [r3, #16]
 8008abe:	00db      	lsls	r3, r3, #3
 8008ac0:	490e      	ldr	r1, [pc, #56]	@ (8008afc <HAL_RCC_ClockConfig+0x1c8>)
 8008ac2:	4313      	orrs	r3, r2
 8008ac4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008ac6:	f000 f821 	bl	8008b0c <HAL_RCC_GetSysClockFreq>
 8008aca:	4602      	mov	r2, r0
 8008acc:	4b0b      	ldr	r3, [pc, #44]	@ (8008afc <HAL_RCC_ClockConfig+0x1c8>)
 8008ace:	689b      	ldr	r3, [r3, #8]
 8008ad0:	091b      	lsrs	r3, r3, #4
 8008ad2:	f003 030f 	and.w	r3, r3, #15
 8008ad6:	490a      	ldr	r1, [pc, #40]	@ (8008b00 <HAL_RCC_ClockConfig+0x1cc>)
 8008ad8:	5ccb      	ldrb	r3, [r1, r3]
 8008ada:	fa22 f303 	lsr.w	r3, r2, r3
 8008ade:	4a09      	ldr	r2, [pc, #36]	@ (8008b04 <HAL_RCC_ClockConfig+0x1d0>)
 8008ae0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008ae2:	4b09      	ldr	r3, [pc, #36]	@ (8008b08 <HAL_RCC_ClockConfig+0x1d4>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	f7f9 faa6 	bl	8002038 <HAL_InitTick>

  return HAL_OK;
 8008aec:	2300      	movs	r3, #0
}
 8008aee:	4618      	mov	r0, r3
 8008af0:	3710      	adds	r7, #16
 8008af2:	46bd      	mov	sp, r7
 8008af4:	bd80      	pop	{r7, pc}
 8008af6:	bf00      	nop
 8008af8:	40023c00 	.word	0x40023c00
 8008afc:	40023800 	.word	0x40023800
 8008b00:	08022384 	.word	0x08022384
 8008b04:	20000000 	.word	0x20000000
 8008b08:	20000004 	.word	0x20000004

08008b0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008b0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008b10:	b094      	sub	sp, #80	@ 0x50
 8008b12:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8008b14:	2300      	movs	r3, #0
 8008b16:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b18:	2300      	movs	r3, #0
 8008b1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8008b20:	2300      	movs	r3, #0
 8008b22:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008b24:	4b79      	ldr	r3, [pc, #484]	@ (8008d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8008b26:	689b      	ldr	r3, [r3, #8]
 8008b28:	f003 030c 	and.w	r3, r3, #12
 8008b2c:	2b08      	cmp	r3, #8
 8008b2e:	d00d      	beq.n	8008b4c <HAL_RCC_GetSysClockFreq+0x40>
 8008b30:	2b08      	cmp	r3, #8
 8008b32:	f200 80e1 	bhi.w	8008cf8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d002      	beq.n	8008b40 <HAL_RCC_GetSysClockFreq+0x34>
 8008b3a:	2b04      	cmp	r3, #4
 8008b3c:	d003      	beq.n	8008b46 <HAL_RCC_GetSysClockFreq+0x3a>
 8008b3e:	e0db      	b.n	8008cf8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008b40:	4b73      	ldr	r3, [pc, #460]	@ (8008d10 <HAL_RCC_GetSysClockFreq+0x204>)
 8008b42:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008b44:	e0db      	b.n	8008cfe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008b46:	4b73      	ldr	r3, [pc, #460]	@ (8008d14 <HAL_RCC_GetSysClockFreq+0x208>)
 8008b48:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008b4a:	e0d8      	b.n	8008cfe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008b4c:	4b6f      	ldr	r3, [pc, #444]	@ (8008d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8008b4e:	685b      	ldr	r3, [r3, #4]
 8008b50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008b54:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8008b56:	4b6d      	ldr	r3, [pc, #436]	@ (8008d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8008b58:	685b      	ldr	r3, [r3, #4]
 8008b5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d063      	beq.n	8008c2a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008b62:	4b6a      	ldr	r3, [pc, #424]	@ (8008d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8008b64:	685b      	ldr	r3, [r3, #4]
 8008b66:	099b      	lsrs	r3, r3, #6
 8008b68:	2200      	movs	r2, #0
 8008b6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008b6c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8008b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b74:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b76:	2300      	movs	r3, #0
 8008b78:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b7a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8008b7e:	4622      	mov	r2, r4
 8008b80:	462b      	mov	r3, r5
 8008b82:	f04f 0000 	mov.w	r0, #0
 8008b86:	f04f 0100 	mov.w	r1, #0
 8008b8a:	0159      	lsls	r1, r3, #5
 8008b8c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008b90:	0150      	lsls	r0, r2, #5
 8008b92:	4602      	mov	r2, r0
 8008b94:	460b      	mov	r3, r1
 8008b96:	4621      	mov	r1, r4
 8008b98:	1a51      	subs	r1, r2, r1
 8008b9a:	6139      	str	r1, [r7, #16]
 8008b9c:	4629      	mov	r1, r5
 8008b9e:	eb63 0301 	sbc.w	r3, r3, r1
 8008ba2:	617b      	str	r3, [r7, #20]
 8008ba4:	f04f 0200 	mov.w	r2, #0
 8008ba8:	f04f 0300 	mov.w	r3, #0
 8008bac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008bb0:	4659      	mov	r1, fp
 8008bb2:	018b      	lsls	r3, r1, #6
 8008bb4:	4651      	mov	r1, sl
 8008bb6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008bba:	4651      	mov	r1, sl
 8008bbc:	018a      	lsls	r2, r1, #6
 8008bbe:	4651      	mov	r1, sl
 8008bc0:	ebb2 0801 	subs.w	r8, r2, r1
 8008bc4:	4659      	mov	r1, fp
 8008bc6:	eb63 0901 	sbc.w	r9, r3, r1
 8008bca:	f04f 0200 	mov.w	r2, #0
 8008bce:	f04f 0300 	mov.w	r3, #0
 8008bd2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008bd6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008bda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008bde:	4690      	mov	r8, r2
 8008be0:	4699      	mov	r9, r3
 8008be2:	4623      	mov	r3, r4
 8008be4:	eb18 0303 	adds.w	r3, r8, r3
 8008be8:	60bb      	str	r3, [r7, #8]
 8008bea:	462b      	mov	r3, r5
 8008bec:	eb49 0303 	adc.w	r3, r9, r3
 8008bf0:	60fb      	str	r3, [r7, #12]
 8008bf2:	f04f 0200 	mov.w	r2, #0
 8008bf6:	f04f 0300 	mov.w	r3, #0
 8008bfa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008bfe:	4629      	mov	r1, r5
 8008c00:	024b      	lsls	r3, r1, #9
 8008c02:	4621      	mov	r1, r4
 8008c04:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008c08:	4621      	mov	r1, r4
 8008c0a:	024a      	lsls	r2, r1, #9
 8008c0c:	4610      	mov	r0, r2
 8008c0e:	4619      	mov	r1, r3
 8008c10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c12:	2200      	movs	r2, #0
 8008c14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008c16:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008c18:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008c1c:	f7f7 fb48 	bl	80002b0 <__aeabi_uldivmod>
 8008c20:	4602      	mov	r2, r0
 8008c22:	460b      	mov	r3, r1
 8008c24:	4613      	mov	r3, r2
 8008c26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c28:	e058      	b.n	8008cdc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008c2a:	4b38      	ldr	r3, [pc, #224]	@ (8008d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8008c2c:	685b      	ldr	r3, [r3, #4]
 8008c2e:	099b      	lsrs	r3, r3, #6
 8008c30:	2200      	movs	r2, #0
 8008c32:	4618      	mov	r0, r3
 8008c34:	4611      	mov	r1, r2
 8008c36:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008c3a:	623b      	str	r3, [r7, #32]
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c40:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008c44:	4642      	mov	r2, r8
 8008c46:	464b      	mov	r3, r9
 8008c48:	f04f 0000 	mov.w	r0, #0
 8008c4c:	f04f 0100 	mov.w	r1, #0
 8008c50:	0159      	lsls	r1, r3, #5
 8008c52:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008c56:	0150      	lsls	r0, r2, #5
 8008c58:	4602      	mov	r2, r0
 8008c5a:	460b      	mov	r3, r1
 8008c5c:	4641      	mov	r1, r8
 8008c5e:	ebb2 0a01 	subs.w	sl, r2, r1
 8008c62:	4649      	mov	r1, r9
 8008c64:	eb63 0b01 	sbc.w	fp, r3, r1
 8008c68:	f04f 0200 	mov.w	r2, #0
 8008c6c:	f04f 0300 	mov.w	r3, #0
 8008c70:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008c74:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008c78:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008c7c:	ebb2 040a 	subs.w	r4, r2, sl
 8008c80:	eb63 050b 	sbc.w	r5, r3, fp
 8008c84:	f04f 0200 	mov.w	r2, #0
 8008c88:	f04f 0300 	mov.w	r3, #0
 8008c8c:	00eb      	lsls	r3, r5, #3
 8008c8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008c92:	00e2      	lsls	r2, r4, #3
 8008c94:	4614      	mov	r4, r2
 8008c96:	461d      	mov	r5, r3
 8008c98:	4643      	mov	r3, r8
 8008c9a:	18e3      	adds	r3, r4, r3
 8008c9c:	603b      	str	r3, [r7, #0]
 8008c9e:	464b      	mov	r3, r9
 8008ca0:	eb45 0303 	adc.w	r3, r5, r3
 8008ca4:	607b      	str	r3, [r7, #4]
 8008ca6:	f04f 0200 	mov.w	r2, #0
 8008caa:	f04f 0300 	mov.w	r3, #0
 8008cae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008cb2:	4629      	mov	r1, r5
 8008cb4:	028b      	lsls	r3, r1, #10
 8008cb6:	4621      	mov	r1, r4
 8008cb8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008cbc:	4621      	mov	r1, r4
 8008cbe:	028a      	lsls	r2, r1, #10
 8008cc0:	4610      	mov	r0, r2
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	61bb      	str	r3, [r7, #24]
 8008cca:	61fa      	str	r2, [r7, #28]
 8008ccc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008cd0:	f7f7 faee 	bl	80002b0 <__aeabi_uldivmod>
 8008cd4:	4602      	mov	r2, r0
 8008cd6:	460b      	mov	r3, r1
 8008cd8:	4613      	mov	r3, r2
 8008cda:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008cdc:	4b0b      	ldr	r3, [pc, #44]	@ (8008d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8008cde:	685b      	ldr	r3, [r3, #4]
 8008ce0:	0c1b      	lsrs	r3, r3, #16
 8008ce2:	f003 0303 	and.w	r3, r3, #3
 8008ce6:	3301      	adds	r3, #1
 8008ce8:	005b      	lsls	r3, r3, #1
 8008cea:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8008cec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008cee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cf4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008cf6:	e002      	b.n	8008cfe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008cf8:	4b05      	ldr	r3, [pc, #20]	@ (8008d10 <HAL_RCC_GetSysClockFreq+0x204>)
 8008cfa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008cfc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008cfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8008d00:	4618      	mov	r0, r3
 8008d02:	3750      	adds	r7, #80	@ 0x50
 8008d04:	46bd      	mov	sp, r7
 8008d06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008d0a:	bf00      	nop
 8008d0c:	40023800 	.word	0x40023800
 8008d10:	00f42400 	.word	0x00f42400
 8008d14:	007a1200 	.word	0x007a1200

08008d18 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008d1c:	4b03      	ldr	r3, [pc, #12]	@ (8008d2c <HAL_RCC_GetHCLKFreq+0x14>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr
 8008d2a:	bf00      	nop
 8008d2c:	20000000 	.word	0x20000000

08008d30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008d34:	f7ff fff0 	bl	8008d18 <HAL_RCC_GetHCLKFreq>
 8008d38:	4602      	mov	r2, r0
 8008d3a:	4b05      	ldr	r3, [pc, #20]	@ (8008d50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008d3c:	689b      	ldr	r3, [r3, #8]
 8008d3e:	0a9b      	lsrs	r3, r3, #10
 8008d40:	f003 0307 	and.w	r3, r3, #7
 8008d44:	4903      	ldr	r1, [pc, #12]	@ (8008d54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008d46:	5ccb      	ldrb	r3, [r1, r3]
 8008d48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	bd80      	pop	{r7, pc}
 8008d50:	40023800 	.word	0x40023800
 8008d54:	08022394 	.word	0x08022394

08008d58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008d5c:	f7ff ffdc 	bl	8008d18 <HAL_RCC_GetHCLKFreq>
 8008d60:	4602      	mov	r2, r0
 8008d62:	4b05      	ldr	r3, [pc, #20]	@ (8008d78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008d64:	689b      	ldr	r3, [r3, #8]
 8008d66:	0b5b      	lsrs	r3, r3, #13
 8008d68:	f003 0307 	and.w	r3, r3, #7
 8008d6c:	4903      	ldr	r1, [pc, #12]	@ (8008d7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008d6e:	5ccb      	ldrb	r3, [r1, r3]
 8008d70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	bd80      	pop	{r7, pc}
 8008d78:	40023800 	.word	0x40023800
 8008d7c:	08022394 	.word	0x08022394

08008d80 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008d80:	b480      	push	{r7}
 8008d82:	b083      	sub	sp, #12
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
 8008d88:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	220f      	movs	r2, #15
 8008d8e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008d90:	4b12      	ldr	r3, [pc, #72]	@ (8008ddc <HAL_RCC_GetClockConfig+0x5c>)
 8008d92:	689b      	ldr	r3, [r3, #8]
 8008d94:	f003 0203 	and.w	r2, r3, #3
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8008ddc <HAL_RCC_GetClockConfig+0x5c>)
 8008d9e:	689b      	ldr	r3, [r3, #8]
 8008da0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008da8:	4b0c      	ldr	r3, [pc, #48]	@ (8008ddc <HAL_RCC_GetClockConfig+0x5c>)
 8008daa:	689b      	ldr	r3, [r3, #8]
 8008dac:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8008db4:	4b09      	ldr	r3, [pc, #36]	@ (8008ddc <HAL_RCC_GetClockConfig+0x5c>)
 8008db6:	689b      	ldr	r3, [r3, #8]
 8008db8:	08db      	lsrs	r3, r3, #3
 8008dba:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008dc2:	4b07      	ldr	r3, [pc, #28]	@ (8008de0 <HAL_RCC_GetClockConfig+0x60>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f003 020f 	and.w	r2, r3, #15
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	601a      	str	r2, [r3, #0]
}
 8008dce:	bf00      	nop
 8008dd0:	370c      	adds	r7, #12
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd8:	4770      	bx	lr
 8008dda:	bf00      	nop
 8008ddc:	40023800 	.word	0x40023800
 8008de0:	40023c00 	.word	0x40023c00

08008de4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b088      	sub	sp, #32
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008dec:	2300      	movs	r3, #0
 8008dee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008df0:	2300      	movs	r3, #0
 8008df2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008df4:	2300      	movs	r3, #0
 8008df6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8008df8:	2300      	movs	r3, #0
 8008dfa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f003 0301 	and.w	r3, r3, #1
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d012      	beq.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008e0c:	4b69      	ldr	r3, [pc, #420]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e0e:	689b      	ldr	r3, [r3, #8]
 8008e10:	4a68      	ldr	r2, [pc, #416]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e12:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008e16:	6093      	str	r3, [r2, #8]
 8008e18:	4b66      	ldr	r3, [pc, #408]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e1a:	689a      	ldr	r2, [r3, #8]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e20:	4964      	ldr	r1, [pc, #400]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e22:	4313      	orrs	r3, r2
 8008e24:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d101      	bne.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8008e2e:	2301      	movs	r3, #1
 8008e30:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d017      	beq.n	8008e6e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008e3e:	4b5d      	ldr	r3, [pc, #372]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e44:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e4c:	4959      	ldr	r1, [pc, #356]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e4e:	4313      	orrs	r3, r2
 8008e50:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e58:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008e5c:	d101      	bne.n	8008e62 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8008e5e:	2301      	movs	r3, #1
 8008e60:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d101      	bne.n	8008e6e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d017      	beq.n	8008eaa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008e7a:	4b4e      	ldr	r3, [pc, #312]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e80:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e88:	494a      	ldr	r1, [pc, #296]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e94:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008e98:	d101      	bne.n	8008e9e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8008e9a:	2301      	movs	r3, #1
 8008e9c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d101      	bne.n	8008eaa <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d001      	beq.n	8008eba <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f003 0320 	and.w	r3, r3, #32
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	f000 808b 	beq.w	8008fde <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008ec8:	4b3a      	ldr	r3, [pc, #232]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ecc:	4a39      	ldr	r2, [pc, #228]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ece:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ed2:	6413      	str	r3, [r2, #64]	@ 0x40
 8008ed4:	4b37      	ldr	r3, [pc, #220]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ed8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008edc:	60bb      	str	r3, [r7, #8]
 8008ede:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008ee0:	4b35      	ldr	r3, [pc, #212]	@ (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	4a34      	ldr	r2, [pc, #208]	@ (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008ee6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008eea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008eec:	f7f9 fc86 	bl	80027fc <HAL_GetTick>
 8008ef0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008ef2:	e008      	b.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008ef4:	f7f9 fc82 	bl	80027fc <HAL_GetTick>
 8008ef8:	4602      	mov	r2, r0
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	1ad3      	subs	r3, r2, r3
 8008efe:	2b64      	cmp	r3, #100	@ 0x64
 8008f00:	d901      	bls.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8008f02:	2303      	movs	r3, #3
 8008f04:	e357      	b.n	80095b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008f06:	4b2c      	ldr	r3, [pc, #176]	@ (8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d0f0      	beq.n	8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008f12:	4b28      	ldr	r3, [pc, #160]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f1a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008f1c:	693b      	ldr	r3, [r7, #16]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d035      	beq.n	8008f8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f2a:	693a      	ldr	r2, [r7, #16]
 8008f2c:	429a      	cmp	r2, r3
 8008f2e:	d02e      	beq.n	8008f8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008f30:	4b20      	ldr	r3, [pc, #128]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008f38:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008f3a:	4b1e      	ldr	r3, [pc, #120]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f3e:	4a1d      	ldr	r2, [pc, #116]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008f44:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008f46:	4b1b      	ldr	r3, [pc, #108]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f4a:	4a1a      	ldr	r2, [pc, #104]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008f50:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008f52:	4a18      	ldr	r2, [pc, #96]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008f58:	4b16      	ldr	r3, [pc, #88]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f5c:	f003 0301 	and.w	r3, r3, #1
 8008f60:	2b01      	cmp	r3, #1
 8008f62:	d114      	bne.n	8008f8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f64:	f7f9 fc4a 	bl	80027fc <HAL_GetTick>
 8008f68:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008f6a:	e00a      	b.n	8008f82 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008f6c:	f7f9 fc46 	bl	80027fc <HAL_GetTick>
 8008f70:	4602      	mov	r2, r0
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	1ad3      	subs	r3, r2, r3
 8008f76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f7a:	4293      	cmp	r3, r2
 8008f7c:	d901      	bls.n	8008f82 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8008f7e:	2303      	movs	r3, #3
 8008f80:	e319      	b.n	80095b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008f82:	4b0c      	ldr	r3, [pc, #48]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f86:	f003 0302 	and.w	r3, r3, #2
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d0ee      	beq.n	8008f6c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f9a:	d111      	bne.n	8008fc0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008f9c:	4b05      	ldr	r3, [pc, #20]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f9e:	689b      	ldr	r3, [r3, #8]
 8008fa0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008fa8:	4b04      	ldr	r3, [pc, #16]	@ (8008fbc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008faa:	400b      	ands	r3, r1
 8008fac:	4901      	ldr	r1, [pc, #4]	@ (8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	608b      	str	r3, [r1, #8]
 8008fb2:	e00b      	b.n	8008fcc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008fb4:	40023800 	.word	0x40023800
 8008fb8:	40007000 	.word	0x40007000
 8008fbc:	0ffffcff 	.word	0x0ffffcff
 8008fc0:	4baa      	ldr	r3, [pc, #680]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008fc2:	689b      	ldr	r3, [r3, #8]
 8008fc4:	4aa9      	ldr	r2, [pc, #676]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008fc6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008fca:	6093      	str	r3, [r2, #8]
 8008fcc:	4ba7      	ldr	r3, [pc, #668]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008fce:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008fd8:	49a4      	ldr	r1, [pc, #656]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008fda:	4313      	orrs	r3, r2
 8008fdc:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f003 0310 	and.w	r3, r3, #16
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d010      	beq.n	800900c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008fea:	4ba0      	ldr	r3, [pc, #640]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008fec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ff0:	4a9e      	ldr	r2, [pc, #632]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008ff2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008ff6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8008ffa:	4b9c      	ldr	r3, [pc, #624]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008ffc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009004:	4999      	ldr	r1, [pc, #612]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009006:	4313      	orrs	r3, r2
 8009008:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009014:	2b00      	cmp	r3, #0
 8009016:	d00a      	beq.n	800902e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009018:	4b94      	ldr	r3, [pc, #592]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800901a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800901e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009026:	4991      	ldr	r1, [pc, #580]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009028:	4313      	orrs	r3, r2
 800902a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009036:	2b00      	cmp	r3, #0
 8009038:	d00a      	beq.n	8009050 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800903a:	4b8c      	ldr	r3, [pc, #560]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800903c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009040:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009048:	4988      	ldr	r1, [pc, #544]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800904a:	4313      	orrs	r3, r2
 800904c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009058:	2b00      	cmp	r3, #0
 800905a:	d00a      	beq.n	8009072 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800905c:	4b83      	ldr	r3, [pc, #524]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800905e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009062:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800906a:	4980      	ldr	r1, [pc, #512]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800906c:	4313      	orrs	r3, r2
 800906e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800907a:	2b00      	cmp	r3, #0
 800907c:	d00a      	beq.n	8009094 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800907e:	4b7b      	ldr	r3, [pc, #492]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009080:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009084:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800908c:	4977      	ldr	r1, [pc, #476]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800908e:	4313      	orrs	r3, r2
 8009090:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800909c:	2b00      	cmp	r3, #0
 800909e:	d00a      	beq.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80090a0:	4b72      	ldr	r3, [pc, #456]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090a6:	f023 0203 	bic.w	r2, r3, #3
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090ae:	496f      	ldr	r1, [pc, #444]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090b0:	4313      	orrs	r3, r2
 80090b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d00a      	beq.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80090c2:	4b6a      	ldr	r3, [pc, #424]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090c8:	f023 020c 	bic.w	r2, r3, #12
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80090d0:	4966      	ldr	r1, [pc, #408]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090d2:	4313      	orrs	r3, r2
 80090d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d00a      	beq.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80090e4:	4b61      	ldr	r3, [pc, #388]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090ea:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80090f2:	495e      	ldr	r1, [pc, #376]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090f4:	4313      	orrs	r3, r2
 80090f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009102:	2b00      	cmp	r3, #0
 8009104:	d00a      	beq.n	800911c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009106:	4b59      	ldr	r3, [pc, #356]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800910c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009114:	4955      	ldr	r1, [pc, #340]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009116:	4313      	orrs	r3, r2
 8009118:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009124:	2b00      	cmp	r3, #0
 8009126:	d00a      	beq.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009128:	4b50      	ldr	r3, [pc, #320]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800912a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800912e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009136:	494d      	ldr	r1, [pc, #308]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009138:	4313      	orrs	r3, r2
 800913a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009146:	2b00      	cmp	r3, #0
 8009148:	d00a      	beq.n	8009160 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800914a:	4b48      	ldr	r3, [pc, #288]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800914c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009150:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009158:	4944      	ldr	r1, [pc, #272]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800915a:	4313      	orrs	r3, r2
 800915c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009168:	2b00      	cmp	r3, #0
 800916a:	d00a      	beq.n	8009182 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800916c:	4b3f      	ldr	r3, [pc, #252]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800916e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009172:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800917a:	493c      	ldr	r1, [pc, #240]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800917c:	4313      	orrs	r3, r2
 800917e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800918a:	2b00      	cmp	r3, #0
 800918c:	d00a      	beq.n	80091a4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800918e:	4b37      	ldr	r3, [pc, #220]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009190:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009194:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800919c:	4933      	ldr	r1, [pc, #204]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800919e:	4313      	orrs	r3, r2
 80091a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d00a      	beq.n	80091c6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80091b0:	4b2e      	ldr	r3, [pc, #184]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80091b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091b6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80091be:	492b      	ldr	r1, [pc, #172]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80091c0:	4313      	orrs	r3, r2
 80091c2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d011      	beq.n	80091f6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80091d2:	4b26      	ldr	r3, [pc, #152]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80091d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091d8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80091e0:	4922      	ldr	r1, [pc, #136]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80091e2:	4313      	orrs	r3, r2
 80091e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80091ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80091f0:	d101      	bne.n	80091f6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80091f2:	2301      	movs	r3, #1
 80091f4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f003 0308 	and.w	r3, r3, #8
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d001      	beq.n	8009206 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8009202:	2301      	movs	r3, #1
 8009204:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800920e:	2b00      	cmp	r3, #0
 8009210:	d00a      	beq.n	8009228 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009212:	4b16      	ldr	r3, [pc, #88]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009214:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009218:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009220:	4912      	ldr	r1, [pc, #72]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009222:	4313      	orrs	r3, r2
 8009224:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009230:	2b00      	cmp	r3, #0
 8009232:	d00b      	beq.n	800924c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009234:	4b0d      	ldr	r3, [pc, #52]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800923a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009244:	4909      	ldr	r1, [pc, #36]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009246:	4313      	orrs	r3, r2
 8009248:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800924c:	69fb      	ldr	r3, [r7, #28]
 800924e:	2b01      	cmp	r3, #1
 8009250:	d006      	beq.n	8009260 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800925a:	2b00      	cmp	r3, #0
 800925c:	f000 80d9 	beq.w	8009412 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009260:	4b02      	ldr	r3, [pc, #8]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	4a01      	ldr	r2, [pc, #4]	@ (800926c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009266:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800926a:	e001      	b.n	8009270 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800926c:	40023800 	.word	0x40023800
 8009270:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009272:	f7f9 fac3 	bl	80027fc <HAL_GetTick>
 8009276:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009278:	e008      	b.n	800928c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800927a:	f7f9 fabf 	bl	80027fc <HAL_GetTick>
 800927e:	4602      	mov	r2, r0
 8009280:	697b      	ldr	r3, [r7, #20]
 8009282:	1ad3      	subs	r3, r2, r3
 8009284:	2b64      	cmp	r3, #100	@ 0x64
 8009286:	d901      	bls.n	800928c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009288:	2303      	movs	r3, #3
 800928a:	e194      	b.n	80095b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800928c:	4b6c      	ldr	r3, [pc, #432]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009294:	2b00      	cmp	r3, #0
 8009296:	d1f0      	bne.n	800927a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f003 0301 	and.w	r3, r3, #1
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d021      	beq.n	80092e8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d11d      	bne.n	80092e8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80092ac:	4b64      	ldr	r3, [pc, #400]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80092b2:	0c1b      	lsrs	r3, r3, #16
 80092b4:	f003 0303 	and.w	r3, r3, #3
 80092b8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80092ba:	4b61      	ldr	r3, [pc, #388]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80092c0:	0e1b      	lsrs	r3, r3, #24
 80092c2:	f003 030f 	and.w	r3, r3, #15
 80092c6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	685b      	ldr	r3, [r3, #4]
 80092cc:	019a      	lsls	r2, r3, #6
 80092ce:	693b      	ldr	r3, [r7, #16]
 80092d0:	041b      	lsls	r3, r3, #16
 80092d2:	431a      	orrs	r2, r3
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	061b      	lsls	r3, r3, #24
 80092d8:	431a      	orrs	r2, r3
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	689b      	ldr	r3, [r3, #8]
 80092de:	071b      	lsls	r3, r3, #28
 80092e0:	4957      	ldr	r1, [pc, #348]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092e2:	4313      	orrs	r3, r2
 80092e4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d004      	beq.n	80092fe <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80092fc:	d00a      	beq.n	8009314 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8009306:	2b00      	cmp	r3, #0
 8009308:	d02e      	beq.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800930e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009312:	d129      	bne.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8009314:	4b4a      	ldr	r3, [pc, #296]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009316:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800931a:	0c1b      	lsrs	r3, r3, #16
 800931c:	f003 0303 	and.w	r3, r3, #3
 8009320:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009322:	4b47      	ldr	r3, [pc, #284]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009324:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009328:	0f1b      	lsrs	r3, r3, #28
 800932a:	f003 0307 	and.w	r3, r3, #7
 800932e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	685b      	ldr	r3, [r3, #4]
 8009334:	019a      	lsls	r2, r3, #6
 8009336:	693b      	ldr	r3, [r7, #16]
 8009338:	041b      	lsls	r3, r3, #16
 800933a:	431a      	orrs	r2, r3
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	68db      	ldr	r3, [r3, #12]
 8009340:	061b      	lsls	r3, r3, #24
 8009342:	431a      	orrs	r2, r3
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	071b      	lsls	r3, r3, #28
 8009348:	493d      	ldr	r1, [pc, #244]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800934a:	4313      	orrs	r3, r2
 800934c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8009350:	4b3b      	ldr	r3, [pc, #236]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009352:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009356:	f023 021f 	bic.w	r2, r3, #31
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800935e:	3b01      	subs	r3, #1
 8009360:	4937      	ldr	r1, [pc, #220]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009362:	4313      	orrs	r3, r2
 8009364:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009370:	2b00      	cmp	r3, #0
 8009372:	d01d      	beq.n	80093b0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8009374:	4b32      	ldr	r3, [pc, #200]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009376:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800937a:	0e1b      	lsrs	r3, r3, #24
 800937c:	f003 030f 	and.w	r3, r3, #15
 8009380:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009382:	4b2f      	ldr	r3, [pc, #188]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009384:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009388:	0f1b      	lsrs	r3, r3, #28
 800938a:	f003 0307 	and.w	r3, r3, #7
 800938e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	685b      	ldr	r3, [r3, #4]
 8009394:	019a      	lsls	r2, r3, #6
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	691b      	ldr	r3, [r3, #16]
 800939a:	041b      	lsls	r3, r3, #16
 800939c:	431a      	orrs	r2, r3
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	061b      	lsls	r3, r3, #24
 80093a2:	431a      	orrs	r2, r3
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	071b      	lsls	r3, r3, #28
 80093a8:	4925      	ldr	r1, [pc, #148]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80093aa:	4313      	orrs	r3, r2
 80093ac:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d011      	beq.n	80093e0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	685b      	ldr	r3, [r3, #4]
 80093c0:	019a      	lsls	r2, r3, #6
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	691b      	ldr	r3, [r3, #16]
 80093c6:	041b      	lsls	r3, r3, #16
 80093c8:	431a      	orrs	r2, r3
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	68db      	ldr	r3, [r3, #12]
 80093ce:	061b      	lsls	r3, r3, #24
 80093d0:	431a      	orrs	r2, r3
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	689b      	ldr	r3, [r3, #8]
 80093d6:	071b      	lsls	r3, r3, #28
 80093d8:	4919      	ldr	r1, [pc, #100]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80093da:	4313      	orrs	r3, r2
 80093dc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80093e0:	4b17      	ldr	r3, [pc, #92]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	4a16      	ldr	r2, [pc, #88]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80093e6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80093ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80093ec:	f7f9 fa06 	bl	80027fc <HAL_GetTick>
 80093f0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80093f2:	e008      	b.n	8009406 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80093f4:	f7f9 fa02 	bl	80027fc <HAL_GetTick>
 80093f8:	4602      	mov	r2, r0
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	1ad3      	subs	r3, r2, r3
 80093fe:	2b64      	cmp	r3, #100	@ 0x64
 8009400:	d901      	bls.n	8009406 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009402:	2303      	movs	r3, #3
 8009404:	e0d7      	b.n	80095b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009406:	4b0e      	ldr	r3, [pc, #56]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800940e:	2b00      	cmp	r3, #0
 8009410:	d0f0      	beq.n	80093f4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8009412:	69bb      	ldr	r3, [r7, #24]
 8009414:	2b01      	cmp	r3, #1
 8009416:	f040 80cd 	bne.w	80095b4 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800941a:	4b09      	ldr	r3, [pc, #36]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	4a08      	ldr	r2, [pc, #32]	@ (8009440 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009420:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009424:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009426:	f7f9 f9e9 	bl	80027fc <HAL_GetTick>
 800942a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800942c:	e00a      	b.n	8009444 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800942e:	f7f9 f9e5 	bl	80027fc <HAL_GetTick>
 8009432:	4602      	mov	r2, r0
 8009434:	697b      	ldr	r3, [r7, #20]
 8009436:	1ad3      	subs	r3, r2, r3
 8009438:	2b64      	cmp	r3, #100	@ 0x64
 800943a:	d903      	bls.n	8009444 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800943c:	2303      	movs	r3, #3
 800943e:	e0ba      	b.n	80095b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8009440:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009444:	4b5e      	ldr	r3, [pc, #376]	@ (80095c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800944c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009450:	d0ed      	beq.n	800942e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800945a:	2b00      	cmp	r3, #0
 800945c:	d003      	beq.n	8009466 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009462:	2b00      	cmp	r3, #0
 8009464:	d009      	beq.n	800947a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800946e:	2b00      	cmp	r3, #0
 8009470:	d02e      	beq.n	80094d0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009476:	2b00      	cmp	r3, #0
 8009478:	d12a      	bne.n	80094d0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800947a:	4b51      	ldr	r3, [pc, #324]	@ (80095c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800947c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009480:	0c1b      	lsrs	r3, r3, #16
 8009482:	f003 0303 	and.w	r3, r3, #3
 8009486:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009488:	4b4d      	ldr	r3, [pc, #308]	@ (80095c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800948a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800948e:	0f1b      	lsrs	r3, r3, #28
 8009490:	f003 0307 	and.w	r3, r3, #7
 8009494:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	695b      	ldr	r3, [r3, #20]
 800949a:	019a      	lsls	r2, r3, #6
 800949c:	693b      	ldr	r3, [r7, #16]
 800949e:	041b      	lsls	r3, r3, #16
 80094a0:	431a      	orrs	r2, r3
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	699b      	ldr	r3, [r3, #24]
 80094a6:	061b      	lsls	r3, r3, #24
 80094a8:	431a      	orrs	r2, r3
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	071b      	lsls	r3, r3, #28
 80094ae:	4944      	ldr	r1, [pc, #272]	@ (80095c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094b0:	4313      	orrs	r3, r2
 80094b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80094b6:	4b42      	ldr	r3, [pc, #264]	@ (80095c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80094bc:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094c4:	3b01      	subs	r3, #1
 80094c6:	021b      	lsls	r3, r3, #8
 80094c8:	493d      	ldr	r1, [pc, #244]	@ (80095c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094ca:	4313      	orrs	r3, r2
 80094cc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d022      	beq.n	8009522 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80094e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80094e4:	d11d      	bne.n	8009522 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80094e6:	4b36      	ldr	r3, [pc, #216]	@ (80095c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094ec:	0e1b      	lsrs	r3, r3, #24
 80094ee:	f003 030f 	and.w	r3, r3, #15
 80094f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80094f4:	4b32      	ldr	r3, [pc, #200]	@ (80095c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094fa:	0f1b      	lsrs	r3, r3, #28
 80094fc:	f003 0307 	and.w	r3, r3, #7
 8009500:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	695b      	ldr	r3, [r3, #20]
 8009506:	019a      	lsls	r2, r3, #6
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	6a1b      	ldr	r3, [r3, #32]
 800950c:	041b      	lsls	r3, r3, #16
 800950e:	431a      	orrs	r2, r3
 8009510:	693b      	ldr	r3, [r7, #16]
 8009512:	061b      	lsls	r3, r3, #24
 8009514:	431a      	orrs	r2, r3
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	071b      	lsls	r3, r3, #28
 800951a:	4929      	ldr	r1, [pc, #164]	@ (80095c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800951c:	4313      	orrs	r3, r2
 800951e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f003 0308 	and.w	r3, r3, #8
 800952a:	2b00      	cmp	r3, #0
 800952c:	d028      	beq.n	8009580 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800952e:	4b24      	ldr	r3, [pc, #144]	@ (80095c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009530:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009534:	0e1b      	lsrs	r3, r3, #24
 8009536:	f003 030f 	and.w	r3, r3, #15
 800953a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800953c:	4b20      	ldr	r3, [pc, #128]	@ (80095c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800953e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009542:	0c1b      	lsrs	r3, r3, #16
 8009544:	f003 0303 	and.w	r3, r3, #3
 8009548:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	695b      	ldr	r3, [r3, #20]
 800954e:	019a      	lsls	r2, r3, #6
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	041b      	lsls	r3, r3, #16
 8009554:	431a      	orrs	r2, r3
 8009556:	693b      	ldr	r3, [r7, #16]
 8009558:	061b      	lsls	r3, r3, #24
 800955a:	431a      	orrs	r2, r3
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	69db      	ldr	r3, [r3, #28]
 8009560:	071b      	lsls	r3, r3, #28
 8009562:	4917      	ldr	r1, [pc, #92]	@ (80095c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009564:	4313      	orrs	r3, r2
 8009566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800956a:	4b15      	ldr	r3, [pc, #84]	@ (80095c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800956c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009570:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009578:	4911      	ldr	r1, [pc, #68]	@ (80095c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800957a:	4313      	orrs	r3, r2
 800957c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8009580:	4b0f      	ldr	r3, [pc, #60]	@ (80095c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	4a0e      	ldr	r2, [pc, #56]	@ (80095c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009586:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800958a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800958c:	f7f9 f936 	bl	80027fc <HAL_GetTick>
 8009590:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009592:	e008      	b.n	80095a6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009594:	f7f9 f932 	bl	80027fc <HAL_GetTick>
 8009598:	4602      	mov	r2, r0
 800959a:	697b      	ldr	r3, [r7, #20]
 800959c:	1ad3      	subs	r3, r2, r3
 800959e:	2b64      	cmp	r3, #100	@ 0x64
 80095a0:	d901      	bls.n	80095a6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80095a2:	2303      	movs	r3, #3
 80095a4:	e007      	b.n	80095b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80095a6:	4b06      	ldr	r3, [pc, #24]	@ (80095c0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80095ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095b2:	d1ef      	bne.n	8009594 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80095b4:	2300      	movs	r3, #0
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	3720      	adds	r7, #32
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}
 80095be:	bf00      	nop
 80095c0:	40023800 	.word	0x40023800

080095c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b084      	sub	sp, #16
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d101      	bne.n	80095d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80095d2:	2301      	movs	r3, #1
 80095d4:	e09d      	b.n	8009712 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d108      	bne.n	80095f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80095e6:	d009      	beq.n	80095fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2200      	movs	r2, #0
 80095ec:	61da      	str	r2, [r3, #28]
 80095ee:	e005      	b.n	80095fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2200      	movs	r2, #0
 80095f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	2200      	movs	r2, #0
 80095fa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2200      	movs	r2, #0
 8009600:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009608:	b2db      	uxtb	r3, r3
 800960a:	2b00      	cmp	r3, #0
 800960c:	d106      	bne.n	800961c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	2200      	movs	r2, #0
 8009612:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f7f8 f976 	bl	8001908 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2202      	movs	r2, #2
 8009620:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	681a      	ldr	r2, [r3, #0]
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009632:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	68db      	ldr	r3, [r3, #12]
 8009638:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800963c:	d902      	bls.n	8009644 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800963e:	2300      	movs	r3, #0
 8009640:	60fb      	str	r3, [r7, #12]
 8009642:	e002      	b.n	800964a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009644:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009648:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	68db      	ldr	r3, [r3, #12]
 800964e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8009652:	d007      	beq.n	8009664 <HAL_SPI_Init+0xa0>
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	68db      	ldr	r3, [r3, #12]
 8009658:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800965c:	d002      	beq.n	8009664 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2200      	movs	r2, #0
 8009662:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	685b      	ldr	r3, [r3, #4]
 8009668:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	689b      	ldr	r3, [r3, #8]
 8009670:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009674:	431a      	orrs	r2, r3
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	691b      	ldr	r3, [r3, #16]
 800967a:	f003 0302 	and.w	r3, r3, #2
 800967e:	431a      	orrs	r2, r3
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	695b      	ldr	r3, [r3, #20]
 8009684:	f003 0301 	and.w	r3, r3, #1
 8009688:	431a      	orrs	r2, r3
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	699b      	ldr	r3, [r3, #24]
 800968e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009692:	431a      	orrs	r2, r3
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	69db      	ldr	r3, [r3, #28]
 8009698:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800969c:	431a      	orrs	r2, r3
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	6a1b      	ldr	r3, [r3, #32]
 80096a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096a6:	ea42 0103 	orr.w	r1, r2, r3
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096ae:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	430a      	orrs	r2, r1
 80096b8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	699b      	ldr	r3, [r3, #24]
 80096be:	0c1b      	lsrs	r3, r3, #16
 80096c0:	f003 0204 	and.w	r2, r3, #4
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096c8:	f003 0310 	and.w	r3, r3, #16
 80096cc:	431a      	orrs	r2, r3
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096d2:	f003 0308 	and.w	r3, r3, #8
 80096d6:	431a      	orrs	r2, r3
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	68db      	ldr	r3, [r3, #12]
 80096dc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80096e0:	ea42 0103 	orr.w	r1, r2, r3
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	430a      	orrs	r2, r1
 80096f0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	69da      	ldr	r2, [r3, #28]
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009700:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2200      	movs	r2, #0
 8009706:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2201      	movs	r2, #1
 800970c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009710:	2300      	movs	r3, #0
}
 8009712:	4618      	mov	r0, r3
 8009714:	3710      	adds	r7, #16
 8009716:	46bd      	mov	sp, r7
 8009718:	bd80      	pop	{r7, pc}

0800971a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800971a:	b580      	push	{r7, lr}
 800971c:	b088      	sub	sp, #32
 800971e:	af00      	add	r7, sp, #0
 8009720:	60f8      	str	r0, [r7, #12]
 8009722:	60b9      	str	r1, [r7, #8]
 8009724:	603b      	str	r3, [r7, #0]
 8009726:	4613      	mov	r3, r2
 8009728:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800972a:	f7f9 f867 	bl	80027fc <HAL_GetTick>
 800972e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009730:	88fb      	ldrh	r3, [r7, #6]
 8009732:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800973a:	b2db      	uxtb	r3, r3
 800973c:	2b01      	cmp	r3, #1
 800973e:	d001      	beq.n	8009744 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009740:	2302      	movs	r3, #2
 8009742:	e15c      	b.n	80099fe <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d002      	beq.n	8009750 <HAL_SPI_Transmit+0x36>
 800974a:	88fb      	ldrh	r3, [r7, #6]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d101      	bne.n	8009754 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009750:	2301      	movs	r3, #1
 8009752:	e154      	b.n	80099fe <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800975a:	2b01      	cmp	r3, #1
 800975c:	d101      	bne.n	8009762 <HAL_SPI_Transmit+0x48>
 800975e:	2302      	movs	r3, #2
 8009760:	e14d      	b.n	80099fe <HAL_SPI_Transmit+0x2e4>
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	2201      	movs	r2, #1
 8009766:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	2203      	movs	r2, #3
 800976e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	2200      	movs	r2, #0
 8009776:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	68ba      	ldr	r2, [r7, #8]
 800977c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	88fa      	ldrh	r2, [r7, #6]
 8009782:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	88fa      	ldrh	r2, [r7, #6]
 8009788:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	2200      	movs	r2, #0
 800978e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	2200      	movs	r2, #0
 8009794:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	2200      	movs	r2, #0
 800979c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	2200      	movs	r2, #0
 80097a4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	2200      	movs	r2, #0
 80097aa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	689b      	ldr	r3, [r3, #8]
 80097b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80097b4:	d10f      	bne.n	80097d6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	681a      	ldr	r2, [r3, #0]
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80097c4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	681a      	ldr	r2, [r3, #0]
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80097d4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097e0:	2b40      	cmp	r3, #64	@ 0x40
 80097e2:	d007      	beq.n	80097f4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	681a      	ldr	r2, [r3, #0]
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80097f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	68db      	ldr	r3, [r3, #12]
 80097f8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80097fc:	d952      	bls.n	80098a4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	685b      	ldr	r3, [r3, #4]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d002      	beq.n	800980c <HAL_SPI_Transmit+0xf2>
 8009806:	8b7b      	ldrh	r3, [r7, #26]
 8009808:	2b01      	cmp	r3, #1
 800980a:	d145      	bne.n	8009898 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009810:	881a      	ldrh	r2, [r3, #0]
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800981c:	1c9a      	adds	r2, r3, #2
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009826:	b29b      	uxth	r3, r3
 8009828:	3b01      	subs	r3, #1
 800982a:	b29a      	uxth	r2, r3
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009830:	e032      	b.n	8009898 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	689b      	ldr	r3, [r3, #8]
 8009838:	f003 0302 	and.w	r3, r3, #2
 800983c:	2b02      	cmp	r3, #2
 800983e:	d112      	bne.n	8009866 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009844:	881a      	ldrh	r2, [r3, #0]
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009850:	1c9a      	adds	r2, r3, #2
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800985a:	b29b      	uxth	r3, r3
 800985c:	3b01      	subs	r3, #1
 800985e:	b29a      	uxth	r2, r3
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009864:	e018      	b.n	8009898 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009866:	f7f8 ffc9 	bl	80027fc <HAL_GetTick>
 800986a:	4602      	mov	r2, r0
 800986c:	69fb      	ldr	r3, [r7, #28]
 800986e:	1ad3      	subs	r3, r2, r3
 8009870:	683a      	ldr	r2, [r7, #0]
 8009872:	429a      	cmp	r2, r3
 8009874:	d803      	bhi.n	800987e <HAL_SPI_Transmit+0x164>
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800987c:	d102      	bne.n	8009884 <HAL_SPI_Transmit+0x16a>
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	2b00      	cmp	r3, #0
 8009882:	d109      	bne.n	8009898 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2201      	movs	r2, #1
 8009888:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2200      	movs	r2, #0
 8009890:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009894:	2303      	movs	r3, #3
 8009896:	e0b2      	b.n	80099fe <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800989c:	b29b      	uxth	r3, r3
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d1c7      	bne.n	8009832 <HAL_SPI_Transmit+0x118>
 80098a2:	e083      	b.n	80099ac <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	685b      	ldr	r3, [r3, #4]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d002      	beq.n	80098b2 <HAL_SPI_Transmit+0x198>
 80098ac:	8b7b      	ldrh	r3, [r7, #26]
 80098ae:	2b01      	cmp	r3, #1
 80098b0:	d177      	bne.n	80099a2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80098b6:	b29b      	uxth	r3, r3
 80098b8:	2b01      	cmp	r3, #1
 80098ba:	d912      	bls.n	80098e2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098c0:	881a      	ldrh	r2, [r3, #0]
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098cc:	1c9a      	adds	r2, r3, #2
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80098d6:	b29b      	uxth	r3, r3
 80098d8:	3b02      	subs	r3, #2
 80098da:	b29a      	uxth	r2, r3
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80098e0:	e05f      	b.n	80099a2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	330c      	adds	r3, #12
 80098ec:	7812      	ldrb	r2, [r2, #0]
 80098ee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098f4:	1c5a      	adds	r2, r3, #1
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80098fe:	b29b      	uxth	r3, r3
 8009900:	3b01      	subs	r3, #1
 8009902:	b29a      	uxth	r2, r3
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8009908:	e04b      	b.n	80099a2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	689b      	ldr	r3, [r3, #8]
 8009910:	f003 0302 	and.w	r3, r3, #2
 8009914:	2b02      	cmp	r3, #2
 8009916:	d12b      	bne.n	8009970 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800991c:	b29b      	uxth	r3, r3
 800991e:	2b01      	cmp	r3, #1
 8009920:	d912      	bls.n	8009948 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009926:	881a      	ldrh	r2, [r3, #0]
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009932:	1c9a      	adds	r2, r3, #2
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800993c:	b29b      	uxth	r3, r3
 800993e:	3b02      	subs	r3, #2
 8009940:	b29a      	uxth	r2, r3
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009946:	e02c      	b.n	80099a2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	330c      	adds	r3, #12
 8009952:	7812      	ldrb	r2, [r2, #0]
 8009954:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800995a:	1c5a      	adds	r2, r3, #1
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009964:	b29b      	uxth	r3, r3
 8009966:	3b01      	subs	r3, #1
 8009968:	b29a      	uxth	r2, r3
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800996e:	e018      	b.n	80099a2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009970:	f7f8 ff44 	bl	80027fc <HAL_GetTick>
 8009974:	4602      	mov	r2, r0
 8009976:	69fb      	ldr	r3, [r7, #28]
 8009978:	1ad3      	subs	r3, r2, r3
 800997a:	683a      	ldr	r2, [r7, #0]
 800997c:	429a      	cmp	r2, r3
 800997e:	d803      	bhi.n	8009988 <HAL_SPI_Transmit+0x26e>
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009986:	d102      	bne.n	800998e <HAL_SPI_Transmit+0x274>
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d109      	bne.n	80099a2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	2201      	movs	r2, #1
 8009992:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2200      	movs	r2, #0
 800999a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800999e:	2303      	movs	r3, #3
 80099a0:	e02d      	b.n	80099fe <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80099a6:	b29b      	uxth	r3, r3
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d1ae      	bne.n	800990a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80099ac:	69fa      	ldr	r2, [r7, #28]
 80099ae:	6839      	ldr	r1, [r7, #0]
 80099b0:	68f8      	ldr	r0, [r7, #12]
 80099b2:	f001 fae3 	bl	800af7c <SPI_EndRxTxTransaction>
 80099b6:	4603      	mov	r3, r0
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d002      	beq.n	80099c2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	2220      	movs	r2, #32
 80099c0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	689b      	ldr	r3, [r3, #8]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d10a      	bne.n	80099e0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80099ca:	2300      	movs	r3, #0
 80099cc:	617b      	str	r3, [r7, #20]
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	68db      	ldr	r3, [r3, #12]
 80099d4:	617b      	str	r3, [r7, #20]
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	689b      	ldr	r3, [r3, #8]
 80099dc:	617b      	str	r3, [r7, #20]
 80099de:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	2201      	movs	r2, #1
 80099e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2200      	movs	r2, #0
 80099ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d001      	beq.n	80099fc <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80099f8:	2301      	movs	r3, #1
 80099fa:	e000      	b.n	80099fe <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80099fc:	2300      	movs	r3, #0
  }
}
 80099fe:	4618      	mov	r0, r3
 8009a00:	3720      	adds	r7, #32
 8009a02:	46bd      	mov	sp, r7
 8009a04:	bd80      	pop	{r7, pc}

08009a06 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a06:	b580      	push	{r7, lr}
 8009a08:	b088      	sub	sp, #32
 8009a0a:	af02      	add	r7, sp, #8
 8009a0c:	60f8      	str	r0, [r7, #12]
 8009a0e:	60b9      	str	r1, [r7, #8]
 8009a10:	603b      	str	r3, [r7, #0]
 8009a12:	4613      	mov	r3, r2
 8009a14:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009a1c:	b2db      	uxtb	r3, r3
 8009a1e:	2b01      	cmp	r3, #1
 8009a20:	d001      	beq.n	8009a26 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8009a22:	2302      	movs	r3, #2
 8009a24:	e123      	b.n	8009c6e <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d002      	beq.n	8009a32 <HAL_SPI_Receive+0x2c>
 8009a2c:	88fb      	ldrh	r3, [r7, #6]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d101      	bne.n	8009a36 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8009a32:	2301      	movs	r3, #1
 8009a34:	e11b      	b.n	8009c6e <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	685b      	ldr	r3, [r3, #4]
 8009a3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009a3e:	d112      	bne.n	8009a66 <HAL_SPI_Receive+0x60>
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	689b      	ldr	r3, [r3, #8]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d10e      	bne.n	8009a66 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	2204      	movs	r2, #4
 8009a4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009a50:	88fa      	ldrh	r2, [r7, #6]
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	9300      	str	r3, [sp, #0]
 8009a56:	4613      	mov	r3, r2
 8009a58:	68ba      	ldr	r2, [r7, #8]
 8009a5a:	68b9      	ldr	r1, [r7, #8]
 8009a5c:	68f8      	ldr	r0, [r7, #12]
 8009a5e:	f000 f90a 	bl	8009c76 <HAL_SPI_TransmitReceive>
 8009a62:	4603      	mov	r3, r0
 8009a64:	e103      	b.n	8009c6e <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009a66:	f7f8 fec9 	bl	80027fc <HAL_GetTick>
 8009a6a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009a72:	2b01      	cmp	r3, #1
 8009a74:	d101      	bne.n	8009a7a <HAL_SPI_Receive+0x74>
 8009a76:	2302      	movs	r3, #2
 8009a78:	e0f9      	b.n	8009c6e <HAL_SPI_Receive+0x268>
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	2201      	movs	r2, #1
 8009a7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	2204      	movs	r2, #4
 8009a86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	68ba      	ldr	r2, [r7, #8]
 8009a94:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	88fa      	ldrh	r2, [r7, #6]
 8009a9a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	88fa      	ldrh	r2, [r7, #6]
 8009aa2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	2200      	movs	r2, #0
 8009abc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	68db      	ldr	r3, [r3, #12]
 8009ac8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009acc:	d908      	bls.n	8009ae0 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	685a      	ldr	r2, [r3, #4]
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009adc:	605a      	str	r2, [r3, #4]
 8009ade:	e007      	b.n	8009af0 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	685a      	ldr	r2, [r3, #4]
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009aee:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	689b      	ldr	r3, [r3, #8]
 8009af4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009af8:	d10f      	bne.n	8009b1a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	681a      	ldr	r2, [r3, #0]
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009b08:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	681a      	ldr	r2, [r3, #0]
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009b18:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b24:	2b40      	cmp	r3, #64	@ 0x40
 8009b26:	d007      	beq.n	8009b38 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	681a      	ldr	r2, [r3, #0]
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009b36:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	68db      	ldr	r3, [r3, #12]
 8009b3c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009b40:	d875      	bhi.n	8009c2e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009b42:	e037      	b.n	8009bb4 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	689b      	ldr	r3, [r3, #8]
 8009b4a:	f003 0301 	and.w	r3, r3, #1
 8009b4e:	2b01      	cmp	r3, #1
 8009b50:	d117      	bne.n	8009b82 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f103 020c 	add.w	r2, r3, #12
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b5e:	7812      	ldrb	r2, [r2, #0]
 8009b60:	b2d2      	uxtb	r2, r2
 8009b62:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b68:	1c5a      	adds	r2, r3, #1
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009b74:	b29b      	uxth	r3, r3
 8009b76:	3b01      	subs	r3, #1
 8009b78:	b29a      	uxth	r2, r3
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8009b80:	e018      	b.n	8009bb4 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009b82:	f7f8 fe3b 	bl	80027fc <HAL_GetTick>
 8009b86:	4602      	mov	r2, r0
 8009b88:	697b      	ldr	r3, [r7, #20]
 8009b8a:	1ad3      	subs	r3, r2, r3
 8009b8c:	683a      	ldr	r2, [r7, #0]
 8009b8e:	429a      	cmp	r2, r3
 8009b90:	d803      	bhi.n	8009b9a <HAL_SPI_Receive+0x194>
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b98:	d102      	bne.n	8009ba0 <HAL_SPI_Receive+0x19a>
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d109      	bne.n	8009bb4 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	2200      	movs	r2, #0
 8009bac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009bb0:	2303      	movs	r3, #3
 8009bb2:	e05c      	b.n	8009c6e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009bba:	b29b      	uxth	r3, r3
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d1c1      	bne.n	8009b44 <HAL_SPI_Receive+0x13e>
 8009bc0:	e03b      	b.n	8009c3a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	689b      	ldr	r3, [r3, #8]
 8009bc8:	f003 0301 	and.w	r3, r3, #1
 8009bcc:	2b01      	cmp	r3, #1
 8009bce:	d115      	bne.n	8009bfc <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	68da      	ldr	r2, [r3, #12]
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bda:	b292      	uxth	r2, r2
 8009bdc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009be2:	1c9a      	adds	r2, r3, #2
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009bee:	b29b      	uxth	r3, r3
 8009bf0:	3b01      	subs	r3, #1
 8009bf2:	b29a      	uxth	r2, r3
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8009bfa:	e018      	b.n	8009c2e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009bfc:	f7f8 fdfe 	bl	80027fc <HAL_GetTick>
 8009c00:	4602      	mov	r2, r0
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	1ad3      	subs	r3, r2, r3
 8009c06:	683a      	ldr	r2, [r7, #0]
 8009c08:	429a      	cmp	r2, r3
 8009c0a:	d803      	bhi.n	8009c14 <HAL_SPI_Receive+0x20e>
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c12:	d102      	bne.n	8009c1a <HAL_SPI_Receive+0x214>
 8009c14:	683b      	ldr	r3, [r7, #0]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d109      	bne.n	8009c2e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2201      	movs	r2, #1
 8009c1e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	2200      	movs	r2, #0
 8009c26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009c2a:	2303      	movs	r3, #3
 8009c2c:	e01f      	b.n	8009c6e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009c34:	b29b      	uxth	r3, r3
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d1c3      	bne.n	8009bc2 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009c3a:	697a      	ldr	r2, [r7, #20]
 8009c3c:	6839      	ldr	r1, [r7, #0]
 8009c3e:	68f8      	ldr	r0, [r7, #12]
 8009c40:	f001 f920 	bl	800ae84 <SPI_EndRxTransaction>
 8009c44:	4603      	mov	r3, r0
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d002      	beq.n	8009c50 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	2220      	movs	r2, #32
 8009c4e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	2201      	movs	r2, #1
 8009c54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d001      	beq.n	8009c6c <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8009c68:	2301      	movs	r3, #1
 8009c6a:	e000      	b.n	8009c6e <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8009c6c:	2300      	movs	r3, #0
  }
}
 8009c6e:	4618      	mov	r0, r3
 8009c70:	3718      	adds	r7, #24
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd80      	pop	{r7, pc}

08009c76 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009c76:	b580      	push	{r7, lr}
 8009c78:	b08a      	sub	sp, #40	@ 0x28
 8009c7a:	af00      	add	r7, sp, #0
 8009c7c:	60f8      	str	r0, [r7, #12]
 8009c7e:	60b9      	str	r1, [r7, #8]
 8009c80:	607a      	str	r2, [r7, #4]
 8009c82:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009c84:	2301      	movs	r3, #1
 8009c86:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009c88:	f7f8 fdb8 	bl	80027fc <HAL_GetTick>
 8009c8c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009c94:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	685b      	ldr	r3, [r3, #4]
 8009c9a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009c9c:	887b      	ldrh	r3, [r7, #2]
 8009c9e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8009ca0:	887b      	ldrh	r3, [r7, #2]
 8009ca2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009ca4:	7ffb      	ldrb	r3, [r7, #31]
 8009ca6:	2b01      	cmp	r3, #1
 8009ca8:	d00c      	beq.n	8009cc4 <HAL_SPI_TransmitReceive+0x4e>
 8009caa:	69bb      	ldr	r3, [r7, #24]
 8009cac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009cb0:	d106      	bne.n	8009cc0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	689b      	ldr	r3, [r3, #8]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d102      	bne.n	8009cc0 <HAL_SPI_TransmitReceive+0x4a>
 8009cba:	7ffb      	ldrb	r3, [r7, #31]
 8009cbc:	2b04      	cmp	r3, #4
 8009cbe:	d001      	beq.n	8009cc4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009cc0:	2302      	movs	r3, #2
 8009cc2:	e1f3      	b.n	800a0ac <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009cc4:	68bb      	ldr	r3, [r7, #8]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d005      	beq.n	8009cd6 <HAL_SPI_TransmitReceive+0x60>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d002      	beq.n	8009cd6 <HAL_SPI_TransmitReceive+0x60>
 8009cd0:	887b      	ldrh	r3, [r7, #2]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d101      	bne.n	8009cda <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	e1e8      	b.n	800a0ac <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009ce0:	2b01      	cmp	r3, #1
 8009ce2:	d101      	bne.n	8009ce8 <HAL_SPI_TransmitReceive+0x72>
 8009ce4:	2302      	movs	r3, #2
 8009ce6:	e1e1      	b.n	800a0ac <HAL_SPI_TransmitReceive+0x436>
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2201      	movs	r2, #1
 8009cec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009cf6:	b2db      	uxtb	r3, r3
 8009cf8:	2b04      	cmp	r3, #4
 8009cfa:	d003      	beq.n	8009d04 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	2205      	movs	r2, #5
 8009d00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	2200      	movs	r2, #0
 8009d08:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	687a      	ldr	r2, [r7, #4]
 8009d0e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	887a      	ldrh	r2, [r7, #2]
 8009d14:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	887a      	ldrh	r2, [r7, #2]
 8009d1c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	68ba      	ldr	r2, [r7, #8]
 8009d24:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	887a      	ldrh	r2, [r7, #2]
 8009d2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	887a      	ldrh	r2, [r7, #2]
 8009d30:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	2200      	movs	r2, #0
 8009d36:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	68db      	ldr	r3, [r3, #12]
 8009d42:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009d46:	d802      	bhi.n	8009d4e <HAL_SPI_TransmitReceive+0xd8>
 8009d48:	8abb      	ldrh	r3, [r7, #20]
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	d908      	bls.n	8009d60 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	685a      	ldr	r2, [r3, #4]
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009d5c:	605a      	str	r2, [r3, #4]
 8009d5e:	e007      	b.n	8009d70 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	685a      	ldr	r2, [r3, #4]
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009d6e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d7a:	2b40      	cmp	r3, #64	@ 0x40
 8009d7c:	d007      	beq.n	8009d8e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	681a      	ldr	r2, [r3, #0]
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009d8c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	68db      	ldr	r3, [r3, #12]
 8009d92:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009d96:	f240 8083 	bls.w	8009ea0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	685b      	ldr	r3, [r3, #4]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d002      	beq.n	8009da8 <HAL_SPI_TransmitReceive+0x132>
 8009da2:	8afb      	ldrh	r3, [r7, #22]
 8009da4:	2b01      	cmp	r3, #1
 8009da6:	d16f      	bne.n	8009e88 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dac:	881a      	ldrh	r2, [r3, #0]
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009db8:	1c9a      	adds	r2, r3, #2
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009dc2:	b29b      	uxth	r3, r3
 8009dc4:	3b01      	subs	r3, #1
 8009dc6:	b29a      	uxth	r2, r3
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009dcc:	e05c      	b.n	8009e88 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	689b      	ldr	r3, [r3, #8]
 8009dd4:	f003 0302 	and.w	r3, r3, #2
 8009dd8:	2b02      	cmp	r3, #2
 8009dda:	d11b      	bne.n	8009e14 <HAL_SPI_TransmitReceive+0x19e>
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009de0:	b29b      	uxth	r3, r3
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d016      	beq.n	8009e14 <HAL_SPI_TransmitReceive+0x19e>
 8009de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009de8:	2b01      	cmp	r3, #1
 8009dea:	d113      	bne.n	8009e14 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009df0:	881a      	ldrh	r2, [r3, #0]
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dfc:	1c9a      	adds	r2, r3, #2
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e06:	b29b      	uxth	r3, r3
 8009e08:	3b01      	subs	r3, #1
 8009e0a:	b29a      	uxth	r2, r3
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009e10:	2300      	movs	r3, #0
 8009e12:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	689b      	ldr	r3, [r3, #8]
 8009e1a:	f003 0301 	and.w	r3, r3, #1
 8009e1e:	2b01      	cmp	r3, #1
 8009e20:	d11c      	bne.n	8009e5c <HAL_SPI_TransmitReceive+0x1e6>
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009e28:	b29b      	uxth	r3, r3
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d016      	beq.n	8009e5c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	68da      	ldr	r2, [r3, #12]
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e38:	b292      	uxth	r2, r2
 8009e3a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e40:	1c9a      	adds	r2, r3, #2
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009e4c:	b29b      	uxth	r3, r3
 8009e4e:	3b01      	subs	r3, #1
 8009e50:	b29a      	uxth	r2, r3
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009e58:	2301      	movs	r3, #1
 8009e5a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009e5c:	f7f8 fcce 	bl	80027fc <HAL_GetTick>
 8009e60:	4602      	mov	r2, r0
 8009e62:	6a3b      	ldr	r3, [r7, #32]
 8009e64:	1ad3      	subs	r3, r2, r3
 8009e66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e68:	429a      	cmp	r2, r3
 8009e6a:	d80d      	bhi.n	8009e88 <HAL_SPI_TransmitReceive+0x212>
 8009e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e72:	d009      	beq.n	8009e88 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	2201      	movs	r2, #1
 8009e78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	2200      	movs	r2, #0
 8009e80:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8009e84:	2303      	movs	r3, #3
 8009e86:	e111      	b.n	800a0ac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e8c:	b29b      	uxth	r3, r3
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d19d      	bne.n	8009dce <HAL_SPI_TransmitReceive+0x158>
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009e98:	b29b      	uxth	r3, r3
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d197      	bne.n	8009dce <HAL_SPI_TransmitReceive+0x158>
 8009e9e:	e0e5      	b.n	800a06c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	685b      	ldr	r3, [r3, #4]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d003      	beq.n	8009eb0 <HAL_SPI_TransmitReceive+0x23a>
 8009ea8:	8afb      	ldrh	r3, [r7, #22]
 8009eaa:	2b01      	cmp	r3, #1
 8009eac:	f040 80d1 	bne.w	800a052 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009eb4:	b29b      	uxth	r3, r3
 8009eb6:	2b01      	cmp	r3, #1
 8009eb8:	d912      	bls.n	8009ee0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ebe:	881a      	ldrh	r2, [r3, #0]
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eca:	1c9a      	adds	r2, r3, #2
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ed4:	b29b      	uxth	r3, r3
 8009ed6:	3b02      	subs	r3, #2
 8009ed8:	b29a      	uxth	r2, r3
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009ede:	e0b8      	b.n	800a052 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	330c      	adds	r3, #12
 8009eea:	7812      	ldrb	r2, [r2, #0]
 8009eec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ef2:	1c5a      	adds	r2, r3, #1
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009efc:	b29b      	uxth	r3, r3
 8009efe:	3b01      	subs	r3, #1
 8009f00:	b29a      	uxth	r2, r3
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009f06:	e0a4      	b.n	800a052 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	689b      	ldr	r3, [r3, #8]
 8009f0e:	f003 0302 	and.w	r3, r3, #2
 8009f12:	2b02      	cmp	r3, #2
 8009f14:	d134      	bne.n	8009f80 <HAL_SPI_TransmitReceive+0x30a>
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f1a:	b29b      	uxth	r3, r3
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d02f      	beq.n	8009f80 <HAL_SPI_TransmitReceive+0x30a>
 8009f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f22:	2b01      	cmp	r3, #1
 8009f24:	d12c      	bne.n	8009f80 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f2a:	b29b      	uxth	r3, r3
 8009f2c:	2b01      	cmp	r3, #1
 8009f2e:	d912      	bls.n	8009f56 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f34:	881a      	ldrh	r2, [r3, #0]
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f40:	1c9a      	adds	r2, r3, #2
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f4a:	b29b      	uxth	r3, r3
 8009f4c:	3b02      	subs	r3, #2
 8009f4e:	b29a      	uxth	r2, r3
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009f54:	e012      	b.n	8009f7c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	330c      	adds	r3, #12
 8009f60:	7812      	ldrb	r2, [r2, #0]
 8009f62:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f68:	1c5a      	adds	r2, r3, #1
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f72:	b29b      	uxth	r3, r3
 8009f74:	3b01      	subs	r3, #1
 8009f76:	b29a      	uxth	r2, r3
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	689b      	ldr	r3, [r3, #8]
 8009f86:	f003 0301 	and.w	r3, r3, #1
 8009f8a:	2b01      	cmp	r3, #1
 8009f8c:	d148      	bne.n	800a020 <HAL_SPI_TransmitReceive+0x3aa>
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009f94:	b29b      	uxth	r3, r3
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d042      	beq.n	800a020 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009fa0:	b29b      	uxth	r3, r3
 8009fa2:	2b01      	cmp	r3, #1
 8009fa4:	d923      	bls.n	8009fee <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	68da      	ldr	r2, [r3, #12]
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fb0:	b292      	uxth	r2, r2
 8009fb2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fb8:	1c9a      	adds	r2, r3, #2
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009fc4:	b29b      	uxth	r3, r3
 8009fc6:	3b02      	subs	r3, #2
 8009fc8:	b29a      	uxth	r2, r3
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009fd6:	b29b      	uxth	r3, r3
 8009fd8:	2b01      	cmp	r3, #1
 8009fda:	d81f      	bhi.n	800a01c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	685a      	ldr	r2, [r3, #4]
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009fea:	605a      	str	r2, [r3, #4]
 8009fec:	e016      	b.n	800a01c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	f103 020c 	add.w	r2, r3, #12
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ffa:	7812      	ldrb	r2, [r2, #0]
 8009ffc:	b2d2      	uxtb	r2, r2
 8009ffe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a004:	1c5a      	adds	r2, r3, #1
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a010:	b29b      	uxth	r3, r3
 800a012:	3b01      	subs	r3, #1
 800a014:	b29a      	uxth	r2, r3
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a01c:	2301      	movs	r3, #1
 800a01e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a020:	f7f8 fbec 	bl	80027fc <HAL_GetTick>
 800a024:	4602      	mov	r2, r0
 800a026:	6a3b      	ldr	r3, [r7, #32]
 800a028:	1ad3      	subs	r3, r2, r3
 800a02a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a02c:	429a      	cmp	r2, r3
 800a02e:	d803      	bhi.n	800a038 <HAL_SPI_TransmitReceive+0x3c2>
 800a030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a032:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a036:	d102      	bne.n	800a03e <HAL_SPI_TransmitReceive+0x3c8>
 800a038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d109      	bne.n	800a052 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	2201      	movs	r2, #1
 800a042:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	2200      	movs	r2, #0
 800a04a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800a04e:	2303      	movs	r3, #3
 800a050:	e02c      	b.n	800a0ac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a056:	b29b      	uxth	r3, r3
 800a058:	2b00      	cmp	r3, #0
 800a05a:	f47f af55 	bne.w	8009f08 <HAL_SPI_TransmitReceive+0x292>
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a064:	b29b      	uxth	r3, r3
 800a066:	2b00      	cmp	r3, #0
 800a068:	f47f af4e 	bne.w	8009f08 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a06c:	6a3a      	ldr	r2, [r7, #32]
 800a06e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a070:	68f8      	ldr	r0, [r7, #12]
 800a072:	f000 ff83 	bl	800af7c <SPI_EndRxTxTransaction>
 800a076:	4603      	mov	r3, r0
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d008      	beq.n	800a08e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	2220      	movs	r2, #32
 800a080:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	2200      	movs	r2, #0
 800a086:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800a08a:	2301      	movs	r3, #1
 800a08c:	e00e      	b.n	800a0ac <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	2201      	movs	r2, #1
 800a092:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	2200      	movs	r2, #0
 800a09a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d001      	beq.n	800a0aa <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	e000      	b.n	800a0ac <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800a0aa:	2300      	movs	r3, #0
  }
}
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	3728      	adds	r7, #40	@ 0x28
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	bd80      	pop	{r7, pc}

0800a0b4 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b084      	sub	sp, #16
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	60f8      	str	r0, [r7, #12]
 800a0bc:	60b9      	str	r1, [r7, #8]
 800a0be:	4613      	mov	r3, r2
 800a0c0:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a0c8:	b2db      	uxtb	r3, r3
 800a0ca:	2b01      	cmp	r3, #1
 800a0cc:	d001      	beq.n	800a0d2 <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 800a0ce:	2302      	movs	r3, #2
 800a0d0:	e105      	b.n	800a2de <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d002      	beq.n	800a0de <HAL_SPI_Receive_DMA+0x2a>
 800a0d8:	88fb      	ldrh	r3, [r7, #6]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d101      	bne.n	800a0e2 <HAL_SPI_Receive_DMA+0x2e>
  {
    return HAL_ERROR;
 800a0de:	2301      	movs	r3, #1
 800a0e0:	e0fd      	b.n	800a2de <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	689b      	ldr	r3, [r3, #8]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d110      	bne.n	800a10c <HAL_SPI_Receive_DMA+0x58>
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	685b      	ldr	r3, [r3, #4]
 800a0ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a0f2:	d10b      	bne.n	800a10c <HAL_SPI_Receive_DMA+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	2204      	movs	r2, #4
 800a0f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800a0fc:	88fb      	ldrh	r3, [r7, #6]
 800a0fe:	68ba      	ldr	r2, [r7, #8]
 800a100:	68b9      	ldr	r1, [r7, #8]
 800a102:	68f8      	ldr	r0, [r7, #12]
 800a104:	f000 f8f6 	bl	800a2f4 <HAL_SPI_TransmitReceive_DMA>
 800a108:	4603      	mov	r3, r0
 800a10a:	e0e8      	b.n	800a2de <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a112:	2b01      	cmp	r3, #1
 800a114:	d101      	bne.n	800a11a <HAL_SPI_Receive_DMA+0x66>
 800a116:	2302      	movs	r3, #2
 800a118:	e0e1      	b.n	800a2de <HAL_SPI_Receive_DMA+0x22a>
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	2201      	movs	r2, #1
 800a11e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	2204      	movs	r2, #4
 800a126:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	2200      	movs	r2, #0
 800a12e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	68ba      	ldr	r2, [r7, #8]
 800a134:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	88fa      	ldrh	r2, [r7, #6]
 800a13a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	88fa      	ldrh	r2, [r7, #6]
 800a142:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	2200      	movs	r2, #0
 800a14a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	2200      	movs	r2, #0
 800a150:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->TxXferSize  = 0U;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	2200      	movs	r2, #0
 800a156:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	2200      	movs	r2, #0
 800a15c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	689b      	ldr	r3, [r3, #8]
 800a162:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a166:	d10f      	bne.n	800a188 <HAL_SPI_Receive_DMA+0xd4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	681a      	ldr	r2, [r3, #0]
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a176:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	681a      	ldr	r2, [r3, #0]
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a186:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	685a      	ldr	r2, [r3, #4]
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a196:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	68db      	ldr	r3, [r3, #12]
 800a19c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a1a0:	d908      	bls.n	800a1b4 <HAL_SPI_Receive_DMA+0x100>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	685a      	ldr	r2, [r3, #4]
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a1b0:	605a      	str	r2, [r3, #4]
 800a1b2:	e042      	b.n	800a23a <HAL_SPI_Receive_DMA+0x186>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	685a      	ldr	r2, [r3, #4]
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a1c2:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1c8:	699b      	ldr	r3, [r3, #24]
 800a1ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a1ce:	d134      	bne.n	800a23a <HAL_SPI_Receive_DMA+0x186>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	685a      	ldr	r2, [r3, #4]
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a1de:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a1e6:	b29b      	uxth	r3, r3
 800a1e8:	f003 0301 	and.w	r3, r3, #1
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d111      	bne.n	800a214 <HAL_SPI_Receive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	685a      	ldr	r2, [r3, #4]
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a1fe:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a206:	b29b      	uxth	r3, r3
 800a208:	085b      	lsrs	r3, r3, #1
 800a20a:	b29a      	uxth	r2, r3
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800a212:	e012      	b.n	800a23a <HAL_SPI_Receive_DMA+0x186>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	685a      	ldr	r2, [r3, #4]
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a222:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a22a:	b29b      	uxth	r3, r3
 800a22c:	085b      	lsrs	r3, r3, #1
 800a22e:	b29b      	uxth	r3, r3
 800a230:	3301      	adds	r3, #1
 800a232:	b29a      	uxth	r2, r3
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a23e:	4a2a      	ldr	r2, [pc, #168]	@ (800a2e8 <HAL_SPI_Receive_DMA+0x234>)
 800a240:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a246:	4a29      	ldr	r2, [pc, #164]	@ (800a2ec <HAL_SPI_Receive_DMA+0x238>)
 800a248:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a24e:	4a28      	ldr	r2, [pc, #160]	@ (800a2f0 <HAL_SPI_Receive_DMA+0x23c>)
 800a250:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a256:	2200      	movs	r2, #0
 800a258:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	330c      	adds	r3, #12
 800a264:	4619      	mov	r1, r3
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a26a:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a272:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800a274:	f7f9 fd62 	bl	8003d3c <HAL_DMA_Start_IT>
 800a278:	4603      	mov	r3, r0
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d00b      	beq.n	800a296 <HAL_SPI_Receive_DMA+0x1e2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a282:	f043 0210 	orr.w	r2, r3, #16
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	2200      	movs	r2, #0
 800a28e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800a292:	2301      	movs	r3, #1
 800a294:	e023      	b.n	800a2de <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2a0:	2b40      	cmp	r3, #64	@ 0x40
 800a2a2:	d007      	beq.n	800a2b4 <HAL_SPI_Receive_DMA+0x200>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	681a      	ldr	r2, [r3, #0]
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a2b2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	685a      	ldr	r2, [r3, #4]
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	f042 0220 	orr.w	r2, r2, #32
 800a2ca:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	685a      	ldr	r2, [r3, #4]
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	f042 0201 	orr.w	r2, r2, #1
 800a2da:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a2dc:	2300      	movs	r3, #0
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	3710      	adds	r7, #16
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}
 800a2e6:	bf00      	nop
 800a2e8:	0800aba5 	.word	0x0800aba5
 800a2ec:	0800aa69 	.word	0x0800aa69
 800a2f0:	0800abdd 	.word	0x0800abdd

0800a2f4 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b086      	sub	sp, #24
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	60f8      	str	r0, [r7, #12]
 800a2fc:	60b9      	str	r1, [r7, #8]
 800a2fe:	607a      	str	r2, [r7, #4]
 800a300:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a308:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	685b      	ldr	r3, [r3, #4]
 800a30e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800a310:	7dfb      	ldrb	r3, [r7, #23]
 800a312:	2b01      	cmp	r3, #1
 800a314:	d00c      	beq.n	800a330 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800a316:	693b      	ldr	r3, [r7, #16]
 800a318:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a31c:	d106      	bne.n	800a32c <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	689b      	ldr	r3, [r3, #8]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d102      	bne.n	800a32c <HAL_SPI_TransmitReceive_DMA+0x38>
 800a326:	7dfb      	ldrb	r3, [r7, #23]
 800a328:	2b04      	cmp	r3, #4
 800a32a:	d001      	beq.n	800a330 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800a32c:	2302      	movs	r3, #2
 800a32e:	e158      	b.n	800a5e2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d005      	beq.n	800a342 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d002      	beq.n	800a342 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800a33c:	887b      	ldrh	r3, [r7, #2]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d101      	bne.n	800a346 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 800a342:	2301      	movs	r3, #1
 800a344:	e14d      	b.n	800a5e2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a34c:	2b01      	cmp	r3, #1
 800a34e:	d101      	bne.n	800a354 <HAL_SPI_TransmitReceive_DMA+0x60>
 800a350:	2302      	movs	r3, #2
 800a352:	e146      	b.n	800a5e2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	2201      	movs	r2, #1
 800a358:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a362:	b2db      	uxtb	r3, r3
 800a364:	2b04      	cmp	r3, #4
 800a366:	d003      	beq.n	800a370 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	2205      	movs	r2, #5
 800a36c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	2200      	movs	r2, #0
 800a374:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	68ba      	ldr	r2, [r7, #8]
 800a37a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	887a      	ldrh	r2, [r7, #2]
 800a380:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	887a      	ldrh	r2, [r7, #2]
 800a386:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	687a      	ldr	r2, [r7, #4]
 800a38c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	887a      	ldrh	r2, [r7, #2]
 800a392:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	887a      	ldrh	r2, [r7, #2]
 800a39a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	2200      	movs	r2, #0
 800a3a2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	685a      	ldr	r2, [r3, #4]
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800a3b8:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	68db      	ldr	r3, [r3, #12]
 800a3be:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a3c2:	d908      	bls.n	800a3d6 <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	685a      	ldr	r2, [r3, #4]
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a3d2:	605a      	str	r2, [r3, #4]
 800a3d4:	e06f      	b.n	800a4b6 <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	685a      	ldr	r2, [r3, #4]
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a3e4:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3ea:	699b      	ldr	r3, [r3, #24]
 800a3ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a3f0:	d126      	bne.n	800a440 <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800a3f6:	f003 0301 	and.w	r3, r3, #1
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d10f      	bne.n	800a41e <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	685a      	ldr	r2, [r3, #4]
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a40c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a412:	b29b      	uxth	r3, r3
 800a414:	085b      	lsrs	r3, r3, #1
 800a416:	b29a      	uxth	r2, r3
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a41c:	e010      	b.n	800a440 <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	685a      	ldr	r2, [r3, #4]
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a42c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a432:	b29b      	uxth	r3, r3
 800a434:	085b      	lsrs	r3, r3, #1
 800a436:	b29b      	uxth	r3, r3
 800a438:	3301      	adds	r3, #1
 800a43a:	b29a      	uxth	r2, r3
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a444:	699b      	ldr	r3, [r3, #24]
 800a446:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a44a:	d134      	bne.n	800a4b6 <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	685a      	ldr	r2, [r3, #4]
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a45a:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a462:	b29b      	uxth	r3, r3
 800a464:	f003 0301 	and.w	r3, r3, #1
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d111      	bne.n	800a490 <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	685a      	ldr	r2, [r3, #4]
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a47a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a482:	b29b      	uxth	r3, r3
 800a484:	085b      	lsrs	r3, r3, #1
 800a486:	b29a      	uxth	r2, r3
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800a48e:	e012      	b.n	800a4b6 <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	685a      	ldr	r2, [r3, #4]
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a49e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a4a6:	b29b      	uxth	r3, r3
 800a4a8:	085b      	lsrs	r3, r3, #1
 800a4aa:	b29b      	uxth	r3, r3
 800a4ac:	3301      	adds	r3, #1
 800a4ae:	b29a      	uxth	r2, r3
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a4bc:	b2db      	uxtb	r3, r3
 800a4be:	2b04      	cmp	r3, #4
 800a4c0:	d108      	bne.n	800a4d4 <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4c6:	4a49      	ldr	r2, [pc, #292]	@ (800a5ec <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 800a4c8:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4ce:	4a48      	ldr	r2, [pc, #288]	@ (800a5f0 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 800a4d0:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a4d2:	e007      	b.n	800a4e4 <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4d8:	4a46      	ldr	r2, [pc, #280]	@ (800a5f4 <HAL_SPI_TransmitReceive_DMA+0x300>)
 800a4da:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4e0:	4a45      	ldr	r2, [pc, #276]	@ (800a5f8 <HAL_SPI_TransmitReceive_DMA+0x304>)
 800a4e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4e8:	4a44      	ldr	r2, [pc, #272]	@ (800a5fc <HAL_SPI_TransmitReceive_DMA+0x308>)
 800a4ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	330c      	adds	r3, #12
 800a4fe:	4619      	mov	r1, r3
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a504:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a50c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800a50e:	f7f9 fc15 	bl	8003d3c <HAL_DMA_Start_IT>
 800a512:	4603      	mov	r3, r0
 800a514:	2b00      	cmp	r3, #0
 800a516:	d00b      	beq.n	800a530 <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a51c:	f043 0210 	orr.w	r2, r3, #16
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	2200      	movs	r2, #0
 800a528:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800a52c:	2301      	movs	r3, #1
 800a52e:	e058      	b.n	800a5e2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	685a      	ldr	r2, [r3, #4]
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	f042 0201 	orr.w	r2, r2, #1
 800a53e:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a544:	2200      	movs	r2, #0
 800a546:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a54c:	2200      	movs	r2, #0
 800a54e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a554:	2200      	movs	r2, #0
 800a556:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a55c:	2200      	movs	r2, #0
 800a55e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a568:	4619      	mov	r1, r3
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	330c      	adds	r3, #12
 800a570:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a576:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800a578:	f7f9 fbe0 	bl	8003d3c <HAL_DMA_Start_IT>
 800a57c:	4603      	mov	r3, r0
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d00b      	beq.n	800a59a <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a586:	f043 0210 	orr.w	r2, r3, #16
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	2200      	movs	r2, #0
 800a592:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800a596:	2301      	movs	r3, #1
 800a598:	e023      	b.n	800a5e2 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5a4:	2b40      	cmp	r3, #64	@ 0x40
 800a5a6:	d007      	beq.n	800a5b8 <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	681a      	ldr	r2, [r3, #0]
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a5b6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	685a      	ldr	r2, [r3, #4]
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f042 0220 	orr.w	r2, r2, #32
 800a5ce:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	685a      	ldr	r2, [r3, #4]
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f042 0202 	orr.w	r2, r2, #2
 800a5de:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a5e0:	2300      	movs	r3, #0
}
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	3718      	adds	r7, #24
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	bd80      	pop	{r7, pc}
 800a5ea:	bf00      	nop
 800a5ec:	0800aba5 	.word	0x0800aba5
 800a5f0:	0800aa69 	.word	0x0800aa69
 800a5f4:	0800abc1 	.word	0x0800abc1
 800a5f8:	0800ab13 	.word	0x0800ab13
 800a5fc:	0800abdd 	.word	0x0800abdd

0800a600 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b08a      	sub	sp, #40	@ 0x28
 800a604:	af02      	add	r7, sp, #8
 800a606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 800a608:	2300      	movs	r3, #0
 800a60a:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800a60c:	4b88      	ldr	r3, [pc, #544]	@ (800a830 <HAL_SPI_Abort+0x230>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	4a88      	ldr	r2, [pc, #544]	@ (800a834 <HAL_SPI_Abort+0x234>)
 800a612:	fba2 2303 	umull	r2, r3, r2, r3
 800a616:	0a5b      	lsrs	r3, r3, #9
 800a618:	2264      	movs	r2, #100	@ 0x64
 800a61a:	fb02 f303 	mul.w	r3, r2, r3
 800a61e:	617b      	str	r3, [r7, #20]
  count = resetcount;
 800a620:	697b      	ldr	r3, [r7, #20]
 800a622:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	685a      	ldr	r2, [r3, #4]
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f022 0220 	bic.w	r2, r2, #32
 800a632:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	685b      	ldr	r3, [r3, #4]
 800a63a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a63e:	2b80      	cmp	r3, #128	@ 0x80
 800a640:	d117      	bne.n	800a672 <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	4a7c      	ldr	r2, [pc, #496]	@ (800a838 <HAL_SPI_Abort+0x238>)
 800a646:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 800a648:	69bb      	ldr	r3, [r7, #24]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d106      	bne.n	800a65c <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a652:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800a65a:	e008      	b.n	800a66e <HAL_SPI_Abort+0x6e>
      }
      count--;
 800a65c:	69bb      	ldr	r3, [r7, #24]
 800a65e:	3b01      	subs	r3, #1
 800a660:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a668:	b2db      	uxtb	r3, r3
 800a66a:	2b07      	cmp	r3, #7
 800a66c:	d1ec      	bne.n	800a648 <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 800a66e:	697b      	ldr	r3, [r7, #20]
 800a670:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	685b      	ldr	r3, [r3, #4]
 800a678:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a67c:	2b40      	cmp	r3, #64	@ 0x40
 800a67e:	d117      	bne.n	800a6b0 <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	4a6e      	ldr	r2, [pc, #440]	@ (800a83c <HAL_SPI_Abort+0x23c>)
 800a684:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 800a686:	69bb      	ldr	r3, [r7, #24]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d106      	bne.n	800a69a <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a690:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800a698:	e008      	b.n	800a6ac <HAL_SPI_Abort+0xac>
      }
      count--;
 800a69a:	69bb      	ldr	r3, [r7, #24]
 800a69c:	3b01      	subs	r3, #1
 800a69e:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a6a6:	b2db      	uxtb	r3, r3
 800a6a8:	2b07      	cmp	r3, #7
 800a6aa:	d1ec      	bne.n	800a686 <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 800a6ac:	697b      	ldr	r3, [r7, #20]
 800a6ae:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	685b      	ldr	r3, [r3, #4]
 800a6b6:	f003 0302 	and.w	r3, r3, #2
 800a6ba:	2b02      	cmp	r3, #2
 800a6bc:	d141      	bne.n	800a742 <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d03d      	beq.n	800a742 <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	f7f9 fb92 	bl	8003dfc <HAL_DMA_Abort>
 800a6d8:	4603      	mov	r3, r0
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d002      	beq.n	800a6e4 <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	2240      	movs	r2, #64	@ 0x40
 800a6e2:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	685a      	ldr	r2, [r3, #4]
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	f022 0202 	bic.w	r2, r2, #2
 800a6f2:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800a6f4:	f7f8 f882 	bl	80027fc <HAL_GetTick>
 800a6f8:	4603      	mov	r3, r0
 800a6fa:	461a      	mov	r2, r3
 800a6fc:	2164      	movs	r1, #100	@ 0x64
 800a6fe:	6878      	ldr	r0, [r7, #4]
 800a700:	f000 fc3c 	bl	800af7c <SPI_EndRxTxTransaction>
 800a704:	4603      	mov	r3, r0
 800a706:	2b00      	cmp	r3, #0
 800a708:	d002      	beq.n	800a710 <HAL_SPI_Abort+0x110>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	2240      	movs	r2, #64	@ 0x40
 800a70e:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	681a      	ldr	r2, [r3, #0]
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a71e:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800a720:	f7f8 f86c 	bl	80027fc <HAL_GetTick>
 800a724:	4603      	mov	r3, r0
 800a726:	9300      	str	r3, [sp, #0]
 800a728:	2364      	movs	r3, #100	@ 0x64
 800a72a:	2200      	movs	r2, #0
 800a72c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f000 fb11 	bl	800ad58 <SPI_WaitFifoStateUntilTimeout>
 800a736:	4603      	mov	r3, r0
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d002      	beq.n	800a742 <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2240      	movs	r2, #64	@ 0x40
 800a740:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	685b      	ldr	r3, [r3, #4]
 800a748:	f003 0301 	and.w	r3, r3, #1
 800a74c:	2b01      	cmp	r3, #1
 800a74e:	d143      	bne.n	800a7d8 <HAL_SPI_Abort+0x1d8>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a754:	2b00      	cmp	r3, #0
 800a756:	d03f      	beq.n	800a7d8 <HAL_SPI_Abort+0x1d8>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a75c:	2200      	movs	r2, #0
 800a75e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a764:	4618      	mov	r0, r3
 800a766:	f7f9 fb49 	bl	8003dfc <HAL_DMA_Abort>
 800a76a:	4603      	mov	r3, r0
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d002      	beq.n	800a776 <HAL_SPI_Abort+0x176>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	2240      	movs	r2, #64	@ 0x40
 800a774:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	681a      	ldr	r2, [r3, #0]
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a784:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800a786:	f7f8 f839 	bl	80027fc <HAL_GetTick>
 800a78a:	4603      	mov	r3, r0
 800a78c:	9300      	str	r3, [sp, #0]
 800a78e:	2364      	movs	r3, #100	@ 0x64
 800a790:	2200      	movs	r2, #0
 800a792:	2180      	movs	r1, #128	@ 0x80
 800a794:	6878      	ldr	r0, [r7, #4]
 800a796:	f000 fa57 	bl	800ac48 <SPI_WaitFlagStateUntilTimeout>
 800a79a:	4603      	mov	r3, r0
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d002      	beq.n	800a7a6 <HAL_SPI_Abort+0x1a6>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2240      	movs	r2, #64	@ 0x40
 800a7a4:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800a7a6:	f7f8 f829 	bl	80027fc <HAL_GetTick>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	9300      	str	r3, [sp, #0]
 800a7ae:	2364      	movs	r3, #100	@ 0x64
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a7b6:	6878      	ldr	r0, [r7, #4]
 800a7b8:	f000 face 	bl	800ad58 <SPI_WaitFifoStateUntilTimeout>
 800a7bc:	4603      	mov	r3, r0
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d002      	beq.n	800a7c8 <HAL_SPI_Abort+0x1c8>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2240      	movs	r2, #64	@ 0x40
 800a7c6:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	685a      	ldr	r2, [r3, #4]
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f022 0201 	bic.w	r2, r2, #1
 800a7d6:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2200      	movs	r2, #0
 800a7dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a7ea:	2b40      	cmp	r3, #64	@ 0x40
 800a7ec:	d102      	bne.n	800a7f4 <HAL_SPI_Abort+0x1f4>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 800a7ee:	2301      	movs	r3, #1
 800a7f0:	77fb      	strb	r3, [r7, #31]
 800a7f2:	e002      	b.n	800a7fa <HAL_SPI_Abort+0x1fa>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	613b      	str	r3, [r7, #16]
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	68db      	ldr	r3, [r3, #12]
 800a804:	613b      	str	r3, [r7, #16]
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	689b      	ldr	r3, [r3, #8]
 800a80c:	613b      	str	r3, [r7, #16]
 800a80e:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a810:	2300      	movs	r3, #0
 800a812:	60fb      	str	r3, [r7, #12]
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	689b      	ldr	r3, [r3, #8]
 800a81a:	60fb      	str	r3, [r7, #12]
 800a81c:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	2201      	movs	r2, #1
 800a822:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return errorcode;
 800a826:	7ffb      	ldrb	r3, [r7, #31]
}
 800a828:	4618      	mov	r0, r3
 800a82a:	3720      	adds	r7, #32
 800a82c:	46bd      	mov	sp, r7
 800a82e:	bd80      	pop	{r7, pc}
 800a830:	20000000 	.word	0x20000000
 800a834:	057619f1 	.word	0x057619f1
 800a838:	0800b111 	.word	0x0800b111
 800a83c:	0800b051 	.word	0x0800b051

0800a840 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b088      	sub	sp, #32
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	685b      	ldr	r3, [r3, #4]
 800a84e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	689b      	ldr	r3, [r3, #8]
 800a856:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a858:	69bb      	ldr	r3, [r7, #24]
 800a85a:	099b      	lsrs	r3, r3, #6
 800a85c:	f003 0301 	and.w	r3, r3, #1
 800a860:	2b00      	cmp	r3, #0
 800a862:	d10f      	bne.n	800a884 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a864:	69bb      	ldr	r3, [r7, #24]
 800a866:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d00a      	beq.n	800a884 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a86e:	69fb      	ldr	r3, [r7, #28]
 800a870:	099b      	lsrs	r3, r3, #6
 800a872:	f003 0301 	and.w	r3, r3, #1
 800a876:	2b00      	cmp	r3, #0
 800a878:	d004      	beq.n	800a884 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a87e:	6878      	ldr	r0, [r7, #4]
 800a880:	4798      	blx	r3
    return;
 800a882:	e0d7      	b.n	800aa34 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a884:	69bb      	ldr	r3, [r7, #24]
 800a886:	085b      	lsrs	r3, r3, #1
 800a888:	f003 0301 	and.w	r3, r3, #1
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d00a      	beq.n	800a8a6 <HAL_SPI_IRQHandler+0x66>
 800a890:	69fb      	ldr	r3, [r7, #28]
 800a892:	09db      	lsrs	r3, r3, #7
 800a894:	f003 0301 	and.w	r3, r3, #1
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d004      	beq.n	800a8a6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	4798      	blx	r3
    return;
 800a8a4:	e0c6      	b.n	800aa34 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a8a6:	69bb      	ldr	r3, [r7, #24]
 800a8a8:	095b      	lsrs	r3, r3, #5
 800a8aa:	f003 0301 	and.w	r3, r3, #1
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d10c      	bne.n	800a8cc <HAL_SPI_IRQHandler+0x8c>
 800a8b2:	69bb      	ldr	r3, [r7, #24]
 800a8b4:	099b      	lsrs	r3, r3, #6
 800a8b6:	f003 0301 	and.w	r3, r3, #1
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d106      	bne.n	800a8cc <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a8be:	69bb      	ldr	r3, [r7, #24]
 800a8c0:	0a1b      	lsrs	r3, r3, #8
 800a8c2:	f003 0301 	and.w	r3, r3, #1
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	f000 80b4 	beq.w	800aa34 <HAL_SPI_IRQHandler+0x1f4>
 800a8cc:	69fb      	ldr	r3, [r7, #28]
 800a8ce:	095b      	lsrs	r3, r3, #5
 800a8d0:	f003 0301 	and.w	r3, r3, #1
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	f000 80ad 	beq.w	800aa34 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a8da:	69bb      	ldr	r3, [r7, #24]
 800a8dc:	099b      	lsrs	r3, r3, #6
 800a8de:	f003 0301 	and.w	r3, r3, #1
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d023      	beq.n	800a92e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a8ec:	b2db      	uxtb	r3, r3
 800a8ee:	2b03      	cmp	r3, #3
 800a8f0:	d011      	beq.n	800a916 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8f6:	f043 0204 	orr.w	r2, r3, #4
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a8fe:	2300      	movs	r3, #0
 800a900:	617b      	str	r3, [r7, #20]
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	68db      	ldr	r3, [r3, #12]
 800a908:	617b      	str	r3, [r7, #20]
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	689b      	ldr	r3, [r3, #8]
 800a910:	617b      	str	r3, [r7, #20]
 800a912:	697b      	ldr	r3, [r7, #20]
 800a914:	e00b      	b.n	800a92e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a916:	2300      	movs	r3, #0
 800a918:	613b      	str	r3, [r7, #16]
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	68db      	ldr	r3, [r3, #12]
 800a920:	613b      	str	r3, [r7, #16]
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	689b      	ldr	r3, [r3, #8]
 800a928:	613b      	str	r3, [r7, #16]
 800a92a:	693b      	ldr	r3, [r7, #16]
        return;
 800a92c:	e082      	b.n	800aa34 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a92e:	69bb      	ldr	r3, [r7, #24]
 800a930:	095b      	lsrs	r3, r3, #5
 800a932:	f003 0301 	and.w	r3, r3, #1
 800a936:	2b00      	cmp	r3, #0
 800a938:	d014      	beq.n	800a964 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a93e:	f043 0201 	orr.w	r2, r3, #1
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a946:	2300      	movs	r3, #0
 800a948:	60fb      	str	r3, [r7, #12]
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	689b      	ldr	r3, [r3, #8]
 800a950:	60fb      	str	r3, [r7, #12]
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	681a      	ldr	r2, [r3, #0]
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a960:	601a      	str	r2, [r3, #0]
 800a962:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a964:	69bb      	ldr	r3, [r7, #24]
 800a966:	0a1b      	lsrs	r3, r3, #8
 800a968:	f003 0301 	and.w	r3, r3, #1
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d00c      	beq.n	800a98a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a974:	f043 0208 	orr.w	r2, r3, #8
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a97c:	2300      	movs	r3, #0
 800a97e:	60bb      	str	r3, [r7, #8]
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	689b      	ldr	r3, [r3, #8]
 800a986:	60bb      	str	r3, [r7, #8]
 800a988:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d04f      	beq.n	800aa32 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	685a      	ldr	r2, [r3, #4]
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a9a0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2201      	movs	r2, #1
 800a9a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a9aa:	69fb      	ldr	r3, [r7, #28]
 800a9ac:	f003 0302 	and.w	r3, r3, #2
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d104      	bne.n	800a9be <HAL_SPI_IRQHandler+0x17e>
 800a9b4:	69fb      	ldr	r3, [r7, #28]
 800a9b6:	f003 0301 	and.w	r3, r3, #1
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d034      	beq.n	800aa28 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	685a      	ldr	r2, [r3, #4]
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	f022 0203 	bic.w	r2, r2, #3
 800a9cc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d011      	beq.n	800a9fa <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9da:	4a18      	ldr	r2, [pc, #96]	@ (800aa3c <HAL_SPI_IRQHandler+0x1fc>)
 800a9dc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	f7f9 fa7a 	bl	8003edc <HAL_DMA_Abort_IT>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d005      	beq.n	800a9fa <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a9f2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d016      	beq.n	800aa30 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa06:	4a0d      	ldr	r2, [pc, #52]	@ (800aa3c <HAL_SPI_IRQHandler+0x1fc>)
 800aa08:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa0e:	4618      	mov	r0, r3
 800aa10:	f7f9 fa64 	bl	8003edc <HAL_DMA_Abort_IT>
 800aa14:	4603      	mov	r3, r0
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d00a      	beq.n	800aa30 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa1e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800aa26:	e003      	b.n	800aa30 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800aa28:	6878      	ldr	r0, [r7, #4]
 800aa2a:	f013 f9ef 	bl	801de0c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800aa2e:	e000      	b.n	800aa32 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800aa30:	bf00      	nop
    return;
 800aa32:	bf00      	nop
  }
}
 800aa34:	3720      	adds	r7, #32
 800aa36:	46bd      	mov	sp, r7
 800aa38:	bd80      	pop	{r7, pc}
 800aa3a:	bf00      	nop
 800aa3c:	0800ac1d 	.word	0x0800ac1d

0800aa40 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800aa40:	b480      	push	{r7}
 800aa42:	b083      	sub	sp, #12
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800aa48:	bf00      	nop
 800aa4a:	370c      	adds	r7, #12
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa52:	4770      	bx	lr

0800aa54 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800aa54:	b480      	push	{r7}
 800aa56:	b083      	sub	sp, #12
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800aa5c:	bf00      	nop
 800aa5e:	370c      	adds	r7, #12
 800aa60:	46bd      	mov	sp, r7
 800aa62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa66:	4770      	bx	lr

0800aa68 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b084      	sub	sp, #16
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa74:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aa76:	f7f7 fec1 	bl	80027fc <HAL_GetTick>
 800aa7a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa8a:	d03c      	beq.n	800ab06 <SPI_DMAReceiveCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	685a      	ldr	r2, [r3, #4]
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	f022 0220 	bic.w	r2, r2, #32
 800aa9a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	689b      	ldr	r3, [r3, #8]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d10d      	bne.n	800aac0 <SPI_DMAReceiveCplt+0x58>
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	685b      	ldr	r3, [r3, #4]
 800aaa8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aaac:	d108      	bne.n	800aac0 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	685a      	ldr	r2, [r3, #4]
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	f022 0203 	bic.w	r2, r2, #3
 800aabc:	605a      	str	r2, [r3, #4]
 800aabe:	e007      	b.n	800aad0 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	685a      	ldr	r2, [r3, #4]
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	f022 0201 	bic.w	r2, r2, #1
 800aace:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800aad0:	68ba      	ldr	r2, [r7, #8]
 800aad2:	2164      	movs	r1, #100	@ 0x64
 800aad4:	68f8      	ldr	r0, [r7, #12]
 800aad6:	f000 f9d5 	bl	800ae84 <SPI_EndRxTransaction>
 800aada:	4603      	mov	r3, r0
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d002      	beq.n	800aae6 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	2220      	movs	r2, #32
 800aae4:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	2200      	movs	r2, #0
 800aaea:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	2201      	movs	r2, #1
 800aaf2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d003      	beq.n	800ab06 <SPI_DMAReceiveCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800aafe:	68f8      	ldr	r0, [r7, #12]
 800ab00:	f013 f984 	bl	801de0c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800ab04:	e002      	b.n	800ab0c <SPI_DMAReceiveCplt+0xa4>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800ab06:	68f8      	ldr	r0, [r7, #12]
 800ab08:	f013 f930 	bl	801dd6c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ab0c:	3710      	adds	r7, #16
 800ab0e:	46bd      	mov	sp, r7
 800ab10:	bd80      	pop	{r7, pc}

0800ab12 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ab12:	b580      	push	{r7, lr}
 800ab14:	b084      	sub	sp, #16
 800ab16:	af00      	add	r7, sp, #0
 800ab18:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab1e:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ab20:	f7f7 fe6c 	bl	80027fc <HAL_GetTick>
 800ab24:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab34:	d030      	beq.n	800ab98 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	685a      	ldr	r2, [r3, #4]
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	f022 0220 	bic.w	r2, r2, #32
 800ab44:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800ab46:	68ba      	ldr	r2, [r7, #8]
 800ab48:	2164      	movs	r1, #100	@ 0x64
 800ab4a:	68f8      	ldr	r0, [r7, #12]
 800ab4c:	f000 fa16 	bl	800af7c <SPI_EndRxTxTransaction>
 800ab50:	4603      	mov	r3, r0
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d005      	beq.n	800ab62 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab5a:	f043 0220 	orr.w	r2, r3, #32
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	685a      	ldr	r2, [r3, #4]
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	f022 0203 	bic.w	r2, r2, #3
 800ab70:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	2200      	movs	r2, #0
 800ab76:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	2201      	movs	r2, #1
 800ab84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d003      	beq.n	800ab98 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800ab90:	68f8      	ldr	r0, [r7, #12]
 800ab92:	f013 f93b 	bl	801de0c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800ab96:	e002      	b.n	800ab9e <SPI_DMATransmitReceiveCplt+0x8c>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800ab98:	68f8      	ldr	r0, [r7, #12]
 800ab9a:	f013 f90f 	bl	801ddbc <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ab9e:	3710      	adds	r7, #16
 800aba0:	46bd      	mov	sp, r7
 800aba2:	bd80      	pop	{r7, pc}

0800aba4 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b084      	sub	sp, #16
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abb0:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800abb2:	68f8      	ldr	r0, [r7, #12]
 800abb4:	f7ff ff44 	bl	800aa40 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800abb8:	bf00      	nop
 800abba:	3710      	adds	r7, #16
 800abbc:	46bd      	mov	sp, r7
 800abbe:	bd80      	pop	{r7, pc}

0800abc0 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b084      	sub	sp, #16
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abcc:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800abce:	68f8      	ldr	r0, [r7, #12]
 800abd0:	f7ff ff40 	bl	800aa54 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800abd4:	bf00      	nop
 800abd6:	3710      	adds	r7, #16
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}

0800abdc <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b084      	sub	sp, #16
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abe8:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	685a      	ldr	r2, [r3, #4]
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	f022 0203 	bic.w	r2, r2, #3
 800abf8:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800abfe:	f043 0210 	orr.w	r2, r3, #16
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	2201      	movs	r2, #1
 800ac0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800ac0e:	68f8      	ldr	r0, [r7, #12]
 800ac10:	f013 f8fc 	bl	801de0c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ac14:	bf00      	nop
 800ac16:	3710      	adds	r7, #16
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}

0800ac1c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b084      	sub	sp, #16
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac28:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	2200      	movs	r2, #0
 800ac36:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800ac38:	68f8      	ldr	r0, [r7, #12]
 800ac3a:	f013 f8e7 	bl	801de0c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ac3e:	bf00      	nop
 800ac40:	3710      	adds	r7, #16
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bd80      	pop	{r7, pc}
	...

0800ac48 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b088      	sub	sp, #32
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	60f8      	str	r0, [r7, #12]
 800ac50:	60b9      	str	r1, [r7, #8]
 800ac52:	603b      	str	r3, [r7, #0]
 800ac54:	4613      	mov	r3, r2
 800ac56:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ac58:	f7f7 fdd0 	bl	80027fc <HAL_GetTick>
 800ac5c:	4602      	mov	r2, r0
 800ac5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac60:	1a9b      	subs	r3, r3, r2
 800ac62:	683a      	ldr	r2, [r7, #0]
 800ac64:	4413      	add	r3, r2
 800ac66:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ac68:	f7f7 fdc8 	bl	80027fc <HAL_GetTick>
 800ac6c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ac6e:	4b39      	ldr	r3, [pc, #228]	@ (800ad54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	015b      	lsls	r3, r3, #5
 800ac74:	0d1b      	lsrs	r3, r3, #20
 800ac76:	69fa      	ldr	r2, [r7, #28]
 800ac78:	fb02 f303 	mul.w	r3, r2, r3
 800ac7c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ac7e:	e055      	b.n	800ad2c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac86:	d051      	beq.n	800ad2c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ac88:	f7f7 fdb8 	bl	80027fc <HAL_GetTick>
 800ac8c:	4602      	mov	r2, r0
 800ac8e:	69bb      	ldr	r3, [r7, #24]
 800ac90:	1ad3      	subs	r3, r2, r3
 800ac92:	69fa      	ldr	r2, [r7, #28]
 800ac94:	429a      	cmp	r2, r3
 800ac96:	d902      	bls.n	800ac9e <SPI_WaitFlagStateUntilTimeout+0x56>
 800ac98:	69fb      	ldr	r3, [r7, #28]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d13d      	bne.n	800ad1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	685a      	ldr	r2, [r3, #4]
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800acac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	685b      	ldr	r3, [r3, #4]
 800acb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800acb6:	d111      	bne.n	800acdc <SPI_WaitFlagStateUntilTimeout+0x94>
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	689b      	ldr	r3, [r3, #8]
 800acbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800acc0:	d004      	beq.n	800accc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	689b      	ldr	r3, [r3, #8]
 800acc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800acca:	d107      	bne.n	800acdc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	681a      	ldr	r2, [r3, #0]
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800acda:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ace0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ace4:	d10f      	bne.n	800ad06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	681a      	ldr	r2, [r3, #0]
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800acf4:	601a      	str	r2, [r3, #0]
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	681a      	ldr	r2, [r3, #0]
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ad04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	2201      	movs	r2, #1
 800ad0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	2200      	movs	r2, #0
 800ad12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ad16:	2303      	movs	r3, #3
 800ad18:	e018      	b.n	800ad4c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d102      	bne.n	800ad26 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800ad20:	2300      	movs	r3, #0
 800ad22:	61fb      	str	r3, [r7, #28]
 800ad24:	e002      	b.n	800ad2c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800ad26:	697b      	ldr	r3, [r7, #20]
 800ad28:	3b01      	subs	r3, #1
 800ad2a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	689a      	ldr	r2, [r3, #8]
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	4013      	ands	r3, r2
 800ad36:	68ba      	ldr	r2, [r7, #8]
 800ad38:	429a      	cmp	r2, r3
 800ad3a:	bf0c      	ite	eq
 800ad3c:	2301      	moveq	r3, #1
 800ad3e:	2300      	movne	r3, #0
 800ad40:	b2db      	uxtb	r3, r3
 800ad42:	461a      	mov	r2, r3
 800ad44:	79fb      	ldrb	r3, [r7, #7]
 800ad46:	429a      	cmp	r2, r3
 800ad48:	d19a      	bne.n	800ac80 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800ad4a:	2300      	movs	r3, #0
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3720      	adds	r7, #32
 800ad50:	46bd      	mov	sp, r7
 800ad52:	bd80      	pop	{r7, pc}
 800ad54:	20000000 	.word	0x20000000

0800ad58 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b08a      	sub	sp, #40	@ 0x28
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	60f8      	str	r0, [r7, #12]
 800ad60:	60b9      	str	r1, [r7, #8]
 800ad62:	607a      	str	r2, [r7, #4]
 800ad64:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800ad66:	2300      	movs	r3, #0
 800ad68:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800ad6a:	f7f7 fd47 	bl	80027fc <HAL_GetTick>
 800ad6e:	4602      	mov	r2, r0
 800ad70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad72:	1a9b      	subs	r3, r3, r2
 800ad74:	683a      	ldr	r2, [r7, #0]
 800ad76:	4413      	add	r3, r2
 800ad78:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800ad7a:	f7f7 fd3f 	bl	80027fc <HAL_GetTick>
 800ad7e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	330c      	adds	r3, #12
 800ad86:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800ad88:	4b3d      	ldr	r3, [pc, #244]	@ (800ae80 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800ad8a:	681a      	ldr	r2, [r3, #0]
 800ad8c:	4613      	mov	r3, r2
 800ad8e:	009b      	lsls	r3, r3, #2
 800ad90:	4413      	add	r3, r2
 800ad92:	00da      	lsls	r2, r3, #3
 800ad94:	1ad3      	subs	r3, r2, r3
 800ad96:	0d1b      	lsrs	r3, r3, #20
 800ad98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad9a:	fb02 f303 	mul.w	r3, r2, r3
 800ad9e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800ada0:	e061      	b.n	800ae66 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800ada2:	68bb      	ldr	r3, [r7, #8]
 800ada4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ada8:	d107      	bne.n	800adba <SPI_WaitFifoStateUntilTimeout+0x62>
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	2b00      	cmp	r3, #0
 800adae:	d104      	bne.n	800adba <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800adb0:	69fb      	ldr	r3, [r7, #28]
 800adb2:	781b      	ldrb	r3, [r3, #0]
 800adb4:	b2db      	uxtb	r3, r3
 800adb6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800adb8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adc0:	d051      	beq.n	800ae66 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800adc2:	f7f7 fd1b 	bl	80027fc <HAL_GetTick>
 800adc6:	4602      	mov	r2, r0
 800adc8:	6a3b      	ldr	r3, [r7, #32]
 800adca:	1ad3      	subs	r3, r2, r3
 800adcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800adce:	429a      	cmp	r2, r3
 800add0:	d902      	bls.n	800add8 <SPI_WaitFifoStateUntilTimeout+0x80>
 800add2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800add4:	2b00      	cmp	r3, #0
 800add6:	d13d      	bne.n	800ae54 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	685a      	ldr	r2, [r3, #4]
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ade6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	685b      	ldr	r3, [r3, #4]
 800adec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800adf0:	d111      	bne.n	800ae16 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	689b      	ldr	r3, [r3, #8]
 800adf6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800adfa:	d004      	beq.n	800ae06 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	689b      	ldr	r3, [r3, #8]
 800ae00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae04:	d107      	bne.n	800ae16 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	681a      	ldr	r2, [r3, #0]
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ae14:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae1e:	d10f      	bne.n	800ae40 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	681a      	ldr	r2, [r3, #0]
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ae2e:	601a      	str	r2, [r3, #0]
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	681a      	ldr	r2, [r3, #0]
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ae3e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	2201      	movs	r2, #1
 800ae44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ae50:	2303      	movs	r3, #3
 800ae52:	e011      	b.n	800ae78 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ae54:	69bb      	ldr	r3, [r7, #24]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d102      	bne.n	800ae60 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ae5e:	e002      	b.n	800ae66 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800ae60:	69bb      	ldr	r3, [r7, #24]
 800ae62:	3b01      	subs	r3, #1
 800ae64:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	689a      	ldr	r2, [r3, #8]
 800ae6c:	68bb      	ldr	r3, [r7, #8]
 800ae6e:	4013      	ands	r3, r2
 800ae70:	687a      	ldr	r2, [r7, #4]
 800ae72:	429a      	cmp	r2, r3
 800ae74:	d195      	bne.n	800ada2 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800ae76:	2300      	movs	r3, #0
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	3728      	adds	r7, #40	@ 0x28
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bd80      	pop	{r7, pc}
 800ae80:	20000000 	.word	0x20000000

0800ae84 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b088      	sub	sp, #32
 800ae88:	af02      	add	r7, sp, #8
 800ae8a:	60f8      	str	r0, [r7, #12]
 800ae8c:	60b9      	str	r1, [r7, #8]
 800ae8e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	685b      	ldr	r3, [r3, #4]
 800ae94:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ae98:	d111      	bne.n	800aebe <SPI_EndRxTransaction+0x3a>
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	689b      	ldr	r3, [r3, #8]
 800ae9e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aea2:	d004      	beq.n	800aeae <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	689b      	ldr	r3, [r3, #8]
 800aea8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aeac:	d107      	bne.n	800aebe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	681a      	ldr	r2, [r3, #0]
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aebc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	685b      	ldr	r3, [r3, #4]
 800aec2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aec6:	d112      	bne.n	800aeee <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	9300      	str	r3, [sp, #0]
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	2200      	movs	r2, #0
 800aed0:	2180      	movs	r1, #128	@ 0x80
 800aed2:	68f8      	ldr	r0, [r7, #12]
 800aed4:	f7ff feb8 	bl	800ac48 <SPI_WaitFlagStateUntilTimeout>
 800aed8:	4603      	mov	r3, r0
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d021      	beq.n	800af22 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aee2:	f043 0220 	orr.w	r2, r3, #32
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800aeea:	2303      	movs	r3, #3
 800aeec:	e03d      	b.n	800af6a <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800aeee:	4b21      	ldr	r3, [pc, #132]	@ (800af74 <SPI_EndRxTransaction+0xf0>)
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	4a21      	ldr	r2, [pc, #132]	@ (800af78 <SPI_EndRxTransaction+0xf4>)
 800aef4:	fba2 2303 	umull	r2, r3, r2, r3
 800aef8:	0d5b      	lsrs	r3, r3, #21
 800aefa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800aefe:	fb02 f303 	mul.w	r3, r2, r3
 800af02:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800af04:	697b      	ldr	r3, [r7, #20]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d00a      	beq.n	800af20 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800af0a:	697b      	ldr	r3, [r7, #20]
 800af0c:	3b01      	subs	r3, #1
 800af0e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	689b      	ldr	r3, [r3, #8]
 800af16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af1a:	2b80      	cmp	r3, #128	@ 0x80
 800af1c:	d0f2      	beq.n	800af04 <SPI_EndRxTransaction+0x80>
 800af1e:	e000      	b.n	800af22 <SPI_EndRxTransaction+0x9e>
        break;
 800af20:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	685b      	ldr	r3, [r3, #4]
 800af26:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800af2a:	d11d      	bne.n	800af68 <SPI_EndRxTransaction+0xe4>
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	689b      	ldr	r3, [r3, #8]
 800af30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800af34:	d004      	beq.n	800af40 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	689b      	ldr	r3, [r3, #8]
 800af3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af3e:	d113      	bne.n	800af68 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	9300      	str	r3, [sp, #0]
 800af44:	68bb      	ldr	r3, [r7, #8]
 800af46:	2200      	movs	r2, #0
 800af48:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800af4c:	68f8      	ldr	r0, [r7, #12]
 800af4e:	f7ff ff03 	bl	800ad58 <SPI_WaitFifoStateUntilTimeout>
 800af52:	4603      	mov	r3, r0
 800af54:	2b00      	cmp	r3, #0
 800af56:	d007      	beq.n	800af68 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af5c:	f043 0220 	orr.w	r2, r3, #32
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800af64:	2303      	movs	r3, #3
 800af66:	e000      	b.n	800af6a <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 800af68:	2300      	movs	r3, #0
}
 800af6a:	4618      	mov	r0, r3
 800af6c:	3718      	adds	r7, #24
 800af6e:	46bd      	mov	sp, r7
 800af70:	bd80      	pop	{r7, pc}
 800af72:	bf00      	nop
 800af74:	20000000 	.word	0x20000000
 800af78:	165e9f81 	.word	0x165e9f81

0800af7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800af7c:	b580      	push	{r7, lr}
 800af7e:	b088      	sub	sp, #32
 800af80:	af02      	add	r7, sp, #8
 800af82:	60f8      	str	r0, [r7, #12]
 800af84:	60b9      	str	r1, [r7, #8]
 800af86:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	9300      	str	r3, [sp, #0]
 800af8c:	68bb      	ldr	r3, [r7, #8]
 800af8e:	2200      	movs	r2, #0
 800af90:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800af94:	68f8      	ldr	r0, [r7, #12]
 800af96:	f7ff fedf 	bl	800ad58 <SPI_WaitFifoStateUntilTimeout>
 800af9a:	4603      	mov	r3, r0
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d007      	beq.n	800afb0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800afa4:	f043 0220 	orr.w	r2, r3, #32
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800afac:	2303      	movs	r3, #3
 800afae:	e046      	b.n	800b03e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800afb0:	4b25      	ldr	r3, [pc, #148]	@ (800b048 <SPI_EndRxTxTransaction+0xcc>)
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	4a25      	ldr	r2, [pc, #148]	@ (800b04c <SPI_EndRxTxTransaction+0xd0>)
 800afb6:	fba2 2303 	umull	r2, r3, r2, r3
 800afba:	0d5b      	lsrs	r3, r3, #21
 800afbc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800afc0:	fb02 f303 	mul.w	r3, r2, r3
 800afc4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	685b      	ldr	r3, [r3, #4]
 800afca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800afce:	d112      	bne.n	800aff6 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	9300      	str	r3, [sp, #0]
 800afd4:	68bb      	ldr	r3, [r7, #8]
 800afd6:	2200      	movs	r2, #0
 800afd8:	2180      	movs	r1, #128	@ 0x80
 800afda:	68f8      	ldr	r0, [r7, #12]
 800afdc:	f7ff fe34 	bl	800ac48 <SPI_WaitFlagStateUntilTimeout>
 800afe0:	4603      	mov	r3, r0
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d016      	beq.n	800b014 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800afea:	f043 0220 	orr.w	r2, r3, #32
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800aff2:	2303      	movs	r3, #3
 800aff4:	e023      	b.n	800b03e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800aff6:	697b      	ldr	r3, [r7, #20]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d00a      	beq.n	800b012 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800affc:	697b      	ldr	r3, [r7, #20]
 800affe:	3b01      	subs	r3, #1
 800b000:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	689b      	ldr	r3, [r3, #8]
 800b008:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b00c:	2b80      	cmp	r3, #128	@ 0x80
 800b00e:	d0f2      	beq.n	800aff6 <SPI_EndRxTxTransaction+0x7a>
 800b010:	e000      	b.n	800b014 <SPI_EndRxTxTransaction+0x98>
        break;
 800b012:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	9300      	str	r3, [sp, #0]
 800b018:	68bb      	ldr	r3, [r7, #8]
 800b01a:	2200      	movs	r2, #0
 800b01c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b020:	68f8      	ldr	r0, [r7, #12]
 800b022:	f7ff fe99 	bl	800ad58 <SPI_WaitFifoStateUntilTimeout>
 800b026:	4603      	mov	r3, r0
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d007      	beq.n	800b03c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b030:	f043 0220 	orr.w	r2, r3, #32
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b038:	2303      	movs	r3, #3
 800b03a:	e000      	b.n	800b03e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800b03c:	2300      	movs	r3, #0
}
 800b03e:	4618      	mov	r0, r3
 800b040:	3718      	adds	r7, #24
 800b042:	46bd      	mov	sp, r7
 800b044:	bd80      	pop	{r7, pc}
 800b046:	bf00      	nop
 800b048:	20000000 	.word	0x20000000
 800b04c:	165e9f81 	.word	0x165e9f81

0800b050 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 800b050:	b580      	push	{r7, lr}
 800b052:	b086      	sub	sp, #24
 800b054:	af02      	add	r7, sp, #8
 800b056:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	681a      	ldr	r2, [r3, #0]
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b066:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800b068:	4b27      	ldr	r3, [pc, #156]	@ (800b108 <SPI_AbortRx_ISR+0xb8>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	4a27      	ldr	r2, [pc, #156]	@ (800b10c <SPI_AbortRx_ISR+0xbc>)
 800b06e:	fba2 2303 	umull	r2, r3, r2, r3
 800b072:	0a5b      	lsrs	r3, r3, #9
 800b074:	2264      	movs	r2, #100	@ 0x64
 800b076:	fb02 f303 	mul.w	r3, r2, r3
 800b07a:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	685a      	ldr	r2, [r3, #4]
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b08a:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d106      	bne.n	800b0a0 <SPI_AbortRx_ISR+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b096:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 800b09e:	e009      	b.n	800b0b4 <SPI_AbortRx_ISR+0x64>
    }
    count--;
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	3b01      	subs	r3, #1
 800b0a4:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	685b      	ldr	r3, [r3, #4]
 800b0ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0b0:	2b40      	cmp	r3, #64	@ 0x40
 800b0b2:	d0eb      	beq.n	800b08c <SPI_AbortRx_ISR+0x3c>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800b0b4:	f7f7 fba2 	bl	80027fc <HAL_GetTick>
 800b0b8:	4603      	mov	r3, r0
 800b0ba:	9300      	str	r3, [sp, #0]
 800b0bc:	2364      	movs	r3, #100	@ 0x64
 800b0be:	2200      	movs	r2, #0
 800b0c0:	2180      	movs	r1, #128	@ 0x80
 800b0c2:	6878      	ldr	r0, [r7, #4]
 800b0c4:	f7ff fdc0 	bl	800ac48 <SPI_WaitFlagStateUntilTimeout>
 800b0c8:	4603      	mov	r3, r0
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d002      	beq.n	800b0d4 <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	2240      	movs	r2, #64	@ 0x40
 800b0d2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800b0d4:	f7f7 fb92 	bl	80027fc <HAL_GetTick>
 800b0d8:	4603      	mov	r3, r0
 800b0da:	9300      	str	r3, [sp, #0]
 800b0dc:	2364      	movs	r3, #100	@ 0x64
 800b0de:	2200      	movs	r2, #0
 800b0e0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b0e4:	6878      	ldr	r0, [r7, #4]
 800b0e6:	f7ff fe37 	bl	800ad58 <SPI_WaitFifoStateUntilTimeout>
 800b0ea:	4603      	mov	r3, r0
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d002      	beq.n	800b0f6 <SPI_AbortRx_ISR+0xa6>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	2240      	movs	r2, #64	@ 0x40
 800b0f4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	2207      	movs	r2, #7
 800b0fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 800b0fe:	bf00      	nop
 800b100:	3710      	adds	r7, #16
 800b102:	46bd      	mov	sp, r7
 800b104:	bd80      	pop	{r7, pc}
 800b106:	bf00      	nop
 800b108:	20000000 	.word	0x20000000
 800b10c:	057619f1 	.word	0x057619f1

0800b110 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b086      	sub	sp, #24
 800b114:	af02      	add	r7, sp, #8
 800b116:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800b118:	4b4c      	ldr	r3, [pc, #304]	@ (800b24c <SPI_AbortTx_ISR+0x13c>)
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	4a4c      	ldr	r2, [pc, #304]	@ (800b250 <SPI_AbortTx_ISR+0x140>)
 800b11e:	fba2 2303 	umull	r2, r3, r2, r3
 800b122:	0a5b      	lsrs	r3, r3, #9
 800b124:	2264      	movs	r2, #100	@ 0x64
 800b126:	fb02 f303 	mul.w	r3, r2, r3
 800b12a:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	685a      	ldr	r2, [r3, #4]
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b13a:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d106      	bne.n	800b150 <SPI_AbortTx_ISR+0x40>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b146:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 800b14e:	e009      	b.n	800b164 <SPI_AbortTx_ISR+0x54>
    }
    count--;
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	3b01      	subs	r3, #1
 800b154:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	685b      	ldr	r3, [r3, #4]
 800b15c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b160:	2b80      	cmp	r3, #128	@ 0x80
 800b162:	d0eb      	beq.n	800b13c <SPI_AbortTx_ISR+0x2c>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800b164:	f7f7 fb4a 	bl	80027fc <HAL_GetTick>
 800b168:	4603      	mov	r3, r0
 800b16a:	461a      	mov	r2, r3
 800b16c:	2164      	movs	r1, #100	@ 0x64
 800b16e:	6878      	ldr	r0, [r7, #4]
 800b170:	f7ff ff04 	bl	800af7c <SPI_EndRxTxTransaction>
 800b174:	4603      	mov	r3, r0
 800b176:	2b00      	cmp	r3, #0
 800b178:	d002      	beq.n	800b180 <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	2240      	movs	r2, #64	@ 0x40
 800b17e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	681a      	ldr	r2, [r3, #0]
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b18e:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800b190:	f7f7 fb34 	bl	80027fc <HAL_GetTick>
 800b194:	4603      	mov	r3, r0
 800b196:	9300      	str	r3, [sp, #0]
 800b198:	2364      	movs	r3, #100	@ 0x64
 800b19a:	2200      	movs	r2, #0
 800b19c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b1a0:	6878      	ldr	r0, [r7, #4]
 800b1a2:	f7ff fdd9 	bl	800ad58 <SPI_WaitFifoStateUntilTimeout>
 800b1a6:	4603      	mov	r3, r0
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d002      	beq.n	800b1b2 <SPI_AbortTx_ISR+0xa2>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	2240      	movs	r2, #64	@ 0x40
 800b1b0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	685b      	ldr	r3, [r3, #4]
 800b1b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1bc:	2b40      	cmp	r3, #64	@ 0x40
 800b1be:	d13c      	bne.n	800b23a <SPI_AbortTx_ISR+0x12a>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	685a      	ldr	r2, [r3, #4]
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b1ce:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d106      	bne.n	800b1e4 <SPI_AbortTx_ISR+0xd4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b1da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800b1e2:	e009      	b.n	800b1f8 <SPI_AbortTx_ISR+0xe8>
      }
      count--;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	3b01      	subs	r3, #1
 800b1e8:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	685b      	ldr	r3, [r3, #4]
 800b1f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1f4:	2b40      	cmp	r3, #64	@ 0x40
 800b1f6:	d0eb      	beq.n	800b1d0 <SPI_AbortTx_ISR+0xc0>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800b1f8:	f7f7 fb00 	bl	80027fc <HAL_GetTick>
 800b1fc:	4603      	mov	r3, r0
 800b1fe:	9300      	str	r3, [sp, #0]
 800b200:	2364      	movs	r3, #100	@ 0x64
 800b202:	2200      	movs	r2, #0
 800b204:	2180      	movs	r1, #128	@ 0x80
 800b206:	6878      	ldr	r0, [r7, #4]
 800b208:	f7ff fd1e 	bl	800ac48 <SPI_WaitFlagStateUntilTimeout>
 800b20c:	4603      	mov	r3, r0
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d002      	beq.n	800b218 <SPI_AbortTx_ISR+0x108>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2240      	movs	r2, #64	@ 0x40
 800b216:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800b218:	f7f7 faf0 	bl	80027fc <HAL_GetTick>
 800b21c:	4603      	mov	r3, r0
 800b21e:	9300      	str	r3, [sp, #0]
 800b220:	2364      	movs	r3, #100	@ 0x64
 800b222:	2200      	movs	r2, #0
 800b224:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b228:	6878      	ldr	r0, [r7, #4]
 800b22a:	f7ff fd95 	bl	800ad58 <SPI_WaitFifoStateUntilTimeout>
 800b22e:	4603      	mov	r3, r0
 800b230:	2b00      	cmp	r3, #0
 800b232:	d002      	beq.n	800b23a <SPI_AbortTx_ISR+0x12a>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	2240      	movs	r2, #64	@ 0x40
 800b238:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	2207      	movs	r2, #7
 800b23e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 800b242:	bf00      	nop
 800b244:	3710      	adds	r7, #16
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}
 800b24a:	bf00      	nop
 800b24c:	20000000 	.word	0x20000000
 800b250:	057619f1 	.word	0x057619f1

0800b254 <HAL_SPIEx_FlushRxFifo>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_FlushRxFifo(const SPI_HandleTypeDef *hspi)
{
 800b254:	b480      	push	{r7}
 800b256:	b085      	sub	sp, #20
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  uint8_t  count = 0U;
 800b25c:	2300      	movs	r3, #0
 800b25e:	73fb      	strb	r3, [r7, #15]
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 800b260:	e00c      	b.n	800b27c <HAL_SPIEx_FlushRxFifo+0x28>
  {
    count++;
 800b262:	7bfb      	ldrb	r3, [r7, #15]
 800b264:	3301      	adds	r3, #1
 800b266:	73fb      	strb	r3, [r7, #15]
    tmpreg = hspi->Instance->DR;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	68db      	ldr	r3, [r3, #12]
 800b26e:	60bb      	str	r3, [r7, #8]
    UNUSED(tmpreg); /* To avoid GCC warning */
 800b270:	68bb      	ldr	r3, [r7, #8]
    if (count == SPI_FIFO_SIZE)
 800b272:	7bfb      	ldrb	r3, [r7, #15]
 800b274:	2b04      	cmp	r3, #4
 800b276:	d101      	bne.n	800b27c <HAL_SPIEx_FlushRxFifo+0x28>
    {
      return HAL_TIMEOUT;
 800b278:	2303      	movs	r3, #3
 800b27a:	e007      	b.n	800b28c <HAL_SPIEx_FlushRxFifo+0x38>
  while ((hspi->Instance->SR & SPI_FLAG_FRLVL) !=  SPI_FRLVL_EMPTY)
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	689b      	ldr	r3, [r3, #8]
 800b282:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b286:	2b00      	cmp	r3, #0
 800b288:	d1eb      	bne.n	800b262 <HAL_SPIEx_FlushRxFifo+0xe>
    }
  }
  return HAL_OK;
 800b28a:	2300      	movs	r3, #0
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	3714      	adds	r7, #20
 800b290:	46bd      	mov	sp, r7
 800b292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b296:	4770      	bx	lr

0800b298 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b082      	sub	sp, #8
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d101      	bne.n	800b2aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b2a6:	2301      	movs	r3, #1
 800b2a8:	e049      	b.n	800b33e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b2b0:	b2db      	uxtb	r3, r3
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d106      	bne.n	800b2c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b2be:	6878      	ldr	r0, [r7, #4]
 800b2c0:	f7f6 fc90 	bl	8001be4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	2202      	movs	r2, #2
 800b2c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681a      	ldr	r2, [r3, #0]
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	3304      	adds	r3, #4
 800b2d4:	4619      	mov	r1, r3
 800b2d6:	4610      	mov	r0, r2
 800b2d8:	f000 fa0e 	bl	800b6f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	2201      	movs	r2, #1
 800b2e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	2201      	movs	r2, #1
 800b2e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	2201      	movs	r2, #1
 800b2f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	2201      	movs	r2, #1
 800b2f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	2201      	movs	r2, #1
 800b300:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	2201      	movs	r2, #1
 800b308:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2201      	movs	r2, #1
 800b310:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	2201      	movs	r2, #1
 800b318:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	2201      	movs	r2, #1
 800b320:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2201      	movs	r2, #1
 800b328:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	2201      	movs	r2, #1
 800b330:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	2201      	movs	r2, #1
 800b338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b33c:	2300      	movs	r3, #0
}
 800b33e:	4618      	mov	r0, r3
 800b340:	3708      	adds	r7, #8
 800b342:	46bd      	mov	sp, r7
 800b344:	bd80      	pop	{r7, pc}
	...

0800b348 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b348:	b480      	push	{r7}
 800b34a:	b085      	sub	sp, #20
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b356:	b2db      	uxtb	r3, r3
 800b358:	2b01      	cmp	r3, #1
 800b35a:	d001      	beq.n	800b360 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b35c:	2301      	movs	r3, #1
 800b35e:	e054      	b.n	800b40a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2202      	movs	r2, #2
 800b364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	68da      	ldr	r2, [r3, #12]
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	f042 0201 	orr.w	r2, r2, #1
 800b376:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	4a26      	ldr	r2, [pc, #152]	@ (800b418 <HAL_TIM_Base_Start_IT+0xd0>)
 800b37e:	4293      	cmp	r3, r2
 800b380:	d022      	beq.n	800b3c8 <HAL_TIM_Base_Start_IT+0x80>
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b38a:	d01d      	beq.n	800b3c8 <HAL_TIM_Base_Start_IT+0x80>
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	4a22      	ldr	r2, [pc, #136]	@ (800b41c <HAL_TIM_Base_Start_IT+0xd4>)
 800b392:	4293      	cmp	r3, r2
 800b394:	d018      	beq.n	800b3c8 <HAL_TIM_Base_Start_IT+0x80>
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	4a21      	ldr	r2, [pc, #132]	@ (800b420 <HAL_TIM_Base_Start_IT+0xd8>)
 800b39c:	4293      	cmp	r3, r2
 800b39e:	d013      	beq.n	800b3c8 <HAL_TIM_Base_Start_IT+0x80>
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	4a1f      	ldr	r2, [pc, #124]	@ (800b424 <HAL_TIM_Base_Start_IT+0xdc>)
 800b3a6:	4293      	cmp	r3, r2
 800b3a8:	d00e      	beq.n	800b3c8 <HAL_TIM_Base_Start_IT+0x80>
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	4a1e      	ldr	r2, [pc, #120]	@ (800b428 <HAL_TIM_Base_Start_IT+0xe0>)
 800b3b0:	4293      	cmp	r3, r2
 800b3b2:	d009      	beq.n	800b3c8 <HAL_TIM_Base_Start_IT+0x80>
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	4a1c      	ldr	r2, [pc, #112]	@ (800b42c <HAL_TIM_Base_Start_IT+0xe4>)
 800b3ba:	4293      	cmp	r3, r2
 800b3bc:	d004      	beq.n	800b3c8 <HAL_TIM_Base_Start_IT+0x80>
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	4a1b      	ldr	r2, [pc, #108]	@ (800b430 <HAL_TIM_Base_Start_IT+0xe8>)
 800b3c4:	4293      	cmp	r3, r2
 800b3c6:	d115      	bne.n	800b3f4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	689a      	ldr	r2, [r3, #8]
 800b3ce:	4b19      	ldr	r3, [pc, #100]	@ (800b434 <HAL_TIM_Base_Start_IT+0xec>)
 800b3d0:	4013      	ands	r3, r2
 800b3d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	2b06      	cmp	r3, #6
 800b3d8:	d015      	beq.n	800b406 <HAL_TIM_Base_Start_IT+0xbe>
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b3e0:	d011      	beq.n	800b406 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	681a      	ldr	r2, [r3, #0]
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	f042 0201 	orr.w	r2, r2, #1
 800b3f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b3f2:	e008      	b.n	800b406 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	681a      	ldr	r2, [r3, #0]
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	f042 0201 	orr.w	r2, r2, #1
 800b402:	601a      	str	r2, [r3, #0]
 800b404:	e000      	b.n	800b408 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b406:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b408:	2300      	movs	r3, #0
}
 800b40a:	4618      	mov	r0, r3
 800b40c:	3714      	adds	r7, #20
 800b40e:	46bd      	mov	sp, r7
 800b410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b414:	4770      	bx	lr
 800b416:	bf00      	nop
 800b418:	40010000 	.word	0x40010000
 800b41c:	40000400 	.word	0x40000400
 800b420:	40000800 	.word	0x40000800
 800b424:	40000c00 	.word	0x40000c00
 800b428:	40010400 	.word	0x40010400
 800b42c:	40014000 	.word	0x40014000
 800b430:	40001800 	.word	0x40001800
 800b434:	00010007 	.word	0x00010007

0800b438 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b438:	b480      	push	{r7}
 800b43a:	b083      	sub	sp, #12
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	68da      	ldr	r2, [r3, #12]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	f022 0201 	bic.w	r2, r2, #1
 800b44e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	6a1a      	ldr	r2, [r3, #32]
 800b456:	4b0f      	ldr	r3, [pc, #60]	@ (800b494 <HAL_TIM_Base_Stop_IT+0x5c>)
 800b458:	4013      	ands	r3, r2
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d10f      	bne.n	800b47e <HAL_TIM_Base_Stop_IT+0x46>
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	6a1a      	ldr	r2, [r3, #32]
 800b464:	f240 4344 	movw	r3, #1092	@ 0x444
 800b468:	4013      	ands	r3, r2
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d107      	bne.n	800b47e <HAL_TIM_Base_Stop_IT+0x46>
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	681a      	ldr	r2, [r3, #0]
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	f022 0201 	bic.w	r2, r2, #1
 800b47c:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	2201      	movs	r2, #1
 800b482:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b486:	2300      	movs	r3, #0
}
 800b488:	4618      	mov	r0, r3
 800b48a:	370c      	adds	r7, #12
 800b48c:	46bd      	mov	sp, r7
 800b48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b492:	4770      	bx	lr
 800b494:	00111111 	.word	0x00111111

0800b498 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b084      	sub	sp, #16
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	68db      	ldr	r3, [r3, #12]
 800b4a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	691b      	ldr	r3, [r3, #16]
 800b4ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b4b0:	68bb      	ldr	r3, [r7, #8]
 800b4b2:	f003 0302 	and.w	r3, r3, #2
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d020      	beq.n	800b4fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	f003 0302 	and.w	r3, r3, #2
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d01b      	beq.n	800b4fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	f06f 0202 	mvn.w	r2, #2
 800b4cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2201      	movs	r2, #1
 800b4d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	699b      	ldr	r3, [r3, #24]
 800b4da:	f003 0303 	and.w	r3, r3, #3
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d003      	beq.n	800b4ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b4e2:	6878      	ldr	r0, [r7, #4]
 800b4e4:	f000 f8e9 	bl	800b6ba <HAL_TIM_IC_CaptureCallback>
 800b4e8:	e005      	b.n	800b4f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b4ea:	6878      	ldr	r0, [r7, #4]
 800b4ec:	f000 f8db 	bl	800b6a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b4f0:	6878      	ldr	r0, [r7, #4]
 800b4f2:	f000 f8ec 	bl	800b6ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b4fc:	68bb      	ldr	r3, [r7, #8]
 800b4fe:	f003 0304 	and.w	r3, r3, #4
 800b502:	2b00      	cmp	r3, #0
 800b504:	d020      	beq.n	800b548 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	f003 0304 	and.w	r3, r3, #4
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d01b      	beq.n	800b548 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	f06f 0204 	mvn.w	r2, #4
 800b518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	2202      	movs	r2, #2
 800b51e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	699b      	ldr	r3, [r3, #24]
 800b526:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d003      	beq.n	800b536 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b52e:	6878      	ldr	r0, [r7, #4]
 800b530:	f000 f8c3 	bl	800b6ba <HAL_TIM_IC_CaptureCallback>
 800b534:	e005      	b.n	800b542 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b536:	6878      	ldr	r0, [r7, #4]
 800b538:	f000 f8b5 	bl	800b6a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b53c:	6878      	ldr	r0, [r7, #4]
 800b53e:	f000 f8c6 	bl	800b6ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	2200      	movs	r2, #0
 800b546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	f003 0308 	and.w	r3, r3, #8
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d020      	beq.n	800b594 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	f003 0308 	and.w	r3, r3, #8
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d01b      	beq.n	800b594 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	f06f 0208 	mvn.w	r2, #8
 800b564:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	2204      	movs	r2, #4
 800b56a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	69db      	ldr	r3, [r3, #28]
 800b572:	f003 0303 	and.w	r3, r3, #3
 800b576:	2b00      	cmp	r3, #0
 800b578:	d003      	beq.n	800b582 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b57a:	6878      	ldr	r0, [r7, #4]
 800b57c:	f000 f89d 	bl	800b6ba <HAL_TIM_IC_CaptureCallback>
 800b580:	e005      	b.n	800b58e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b582:	6878      	ldr	r0, [r7, #4]
 800b584:	f000 f88f 	bl	800b6a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b588:	6878      	ldr	r0, [r7, #4]
 800b58a:	f000 f8a0 	bl	800b6ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	2200      	movs	r2, #0
 800b592:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b594:	68bb      	ldr	r3, [r7, #8]
 800b596:	f003 0310 	and.w	r3, r3, #16
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d020      	beq.n	800b5e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	f003 0310 	and.w	r3, r3, #16
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d01b      	beq.n	800b5e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	f06f 0210 	mvn.w	r2, #16
 800b5b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	2208      	movs	r2, #8
 800b5b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	69db      	ldr	r3, [r3, #28]
 800b5be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d003      	beq.n	800b5ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b5c6:	6878      	ldr	r0, [r7, #4]
 800b5c8:	f000 f877 	bl	800b6ba <HAL_TIM_IC_CaptureCallback>
 800b5cc:	e005      	b.n	800b5da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b5ce:	6878      	ldr	r0, [r7, #4]
 800b5d0:	f000 f869 	bl	800b6a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b5d4:	6878      	ldr	r0, [r7, #4]
 800b5d6:	f000 f87a 	bl	800b6ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	2200      	movs	r2, #0
 800b5de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	f003 0301 	and.w	r3, r3, #1
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d00c      	beq.n	800b604 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	f003 0301 	and.w	r3, r3, #1
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d007      	beq.n	800b604 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	f06f 0201 	mvn.w	r2, #1
 800b5fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b5fe:	6878      	ldr	r0, [r7, #4]
 800b600:	f7f5 fee2 	bl	80013c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b604:	68bb      	ldr	r3, [r7, #8]
 800b606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d104      	bne.n	800b618 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b60e:	68bb      	ldr	r3, [r7, #8]
 800b610:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b614:	2b00      	cmp	r3, #0
 800b616:	d00c      	beq.n	800b632 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d007      	beq.n	800b632 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b62a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b62c:	6878      	ldr	r0, [r7, #4]
 800b62e:	f000 f9a1 	bl	800b974 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b632:	68bb      	ldr	r3, [r7, #8]
 800b634:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d00c      	beq.n	800b656 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b642:	2b00      	cmp	r3, #0
 800b644:	d007      	beq.n	800b656 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b64e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b650:	6878      	ldr	r0, [r7, #4]
 800b652:	f000 f999 	bl	800b988 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b656:	68bb      	ldr	r3, [r7, #8]
 800b658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d00c      	beq.n	800b67a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b666:	2b00      	cmp	r3, #0
 800b668:	d007      	beq.n	800b67a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b672:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b674:	6878      	ldr	r0, [r7, #4]
 800b676:	f000 f834 	bl	800b6e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b67a:	68bb      	ldr	r3, [r7, #8]
 800b67c:	f003 0320 	and.w	r3, r3, #32
 800b680:	2b00      	cmp	r3, #0
 800b682:	d00c      	beq.n	800b69e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	f003 0320 	and.w	r3, r3, #32
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d007      	beq.n	800b69e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	f06f 0220 	mvn.w	r2, #32
 800b696:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b698:	6878      	ldr	r0, [r7, #4]
 800b69a:	f000 f961 	bl	800b960 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b69e:	bf00      	nop
 800b6a0:	3710      	adds	r7, #16
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	bd80      	pop	{r7, pc}

0800b6a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b6a6:	b480      	push	{r7}
 800b6a8:	b083      	sub	sp, #12
 800b6aa:	af00      	add	r7, sp, #0
 800b6ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b6ae:	bf00      	nop
 800b6b0:	370c      	adds	r7, #12
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b8:	4770      	bx	lr

0800b6ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b6ba:	b480      	push	{r7}
 800b6bc:	b083      	sub	sp, #12
 800b6be:	af00      	add	r7, sp, #0
 800b6c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b6c2:	bf00      	nop
 800b6c4:	370c      	adds	r7, #12
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6cc:	4770      	bx	lr

0800b6ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b6ce:	b480      	push	{r7}
 800b6d0:	b083      	sub	sp, #12
 800b6d2:	af00      	add	r7, sp, #0
 800b6d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b6d6:	bf00      	nop
 800b6d8:	370c      	adds	r7, #12
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e0:	4770      	bx	lr

0800b6e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b6e2:	b480      	push	{r7}
 800b6e4:	b083      	sub	sp, #12
 800b6e6:	af00      	add	r7, sp, #0
 800b6e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b6ea:	bf00      	nop
 800b6ec:	370c      	adds	r7, #12
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f4:	4770      	bx	lr
	...

0800b6f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b6f8:	b480      	push	{r7}
 800b6fa:	b085      	sub	sp, #20
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
 800b700:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	4a43      	ldr	r2, [pc, #268]	@ (800b818 <TIM_Base_SetConfig+0x120>)
 800b70c:	4293      	cmp	r3, r2
 800b70e:	d013      	beq.n	800b738 <TIM_Base_SetConfig+0x40>
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b716:	d00f      	beq.n	800b738 <TIM_Base_SetConfig+0x40>
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	4a40      	ldr	r2, [pc, #256]	@ (800b81c <TIM_Base_SetConfig+0x124>)
 800b71c:	4293      	cmp	r3, r2
 800b71e:	d00b      	beq.n	800b738 <TIM_Base_SetConfig+0x40>
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	4a3f      	ldr	r2, [pc, #252]	@ (800b820 <TIM_Base_SetConfig+0x128>)
 800b724:	4293      	cmp	r3, r2
 800b726:	d007      	beq.n	800b738 <TIM_Base_SetConfig+0x40>
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	4a3e      	ldr	r2, [pc, #248]	@ (800b824 <TIM_Base_SetConfig+0x12c>)
 800b72c:	4293      	cmp	r3, r2
 800b72e:	d003      	beq.n	800b738 <TIM_Base_SetConfig+0x40>
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	4a3d      	ldr	r2, [pc, #244]	@ (800b828 <TIM_Base_SetConfig+0x130>)
 800b734:	4293      	cmp	r3, r2
 800b736:	d108      	bne.n	800b74a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b73e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	685b      	ldr	r3, [r3, #4]
 800b744:	68fa      	ldr	r2, [r7, #12]
 800b746:	4313      	orrs	r3, r2
 800b748:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	4a32      	ldr	r2, [pc, #200]	@ (800b818 <TIM_Base_SetConfig+0x120>)
 800b74e:	4293      	cmp	r3, r2
 800b750:	d02b      	beq.n	800b7aa <TIM_Base_SetConfig+0xb2>
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b758:	d027      	beq.n	800b7aa <TIM_Base_SetConfig+0xb2>
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	4a2f      	ldr	r2, [pc, #188]	@ (800b81c <TIM_Base_SetConfig+0x124>)
 800b75e:	4293      	cmp	r3, r2
 800b760:	d023      	beq.n	800b7aa <TIM_Base_SetConfig+0xb2>
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	4a2e      	ldr	r2, [pc, #184]	@ (800b820 <TIM_Base_SetConfig+0x128>)
 800b766:	4293      	cmp	r3, r2
 800b768:	d01f      	beq.n	800b7aa <TIM_Base_SetConfig+0xb2>
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	4a2d      	ldr	r2, [pc, #180]	@ (800b824 <TIM_Base_SetConfig+0x12c>)
 800b76e:	4293      	cmp	r3, r2
 800b770:	d01b      	beq.n	800b7aa <TIM_Base_SetConfig+0xb2>
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	4a2c      	ldr	r2, [pc, #176]	@ (800b828 <TIM_Base_SetConfig+0x130>)
 800b776:	4293      	cmp	r3, r2
 800b778:	d017      	beq.n	800b7aa <TIM_Base_SetConfig+0xb2>
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	4a2b      	ldr	r2, [pc, #172]	@ (800b82c <TIM_Base_SetConfig+0x134>)
 800b77e:	4293      	cmp	r3, r2
 800b780:	d013      	beq.n	800b7aa <TIM_Base_SetConfig+0xb2>
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	4a2a      	ldr	r2, [pc, #168]	@ (800b830 <TIM_Base_SetConfig+0x138>)
 800b786:	4293      	cmp	r3, r2
 800b788:	d00f      	beq.n	800b7aa <TIM_Base_SetConfig+0xb2>
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	4a29      	ldr	r2, [pc, #164]	@ (800b834 <TIM_Base_SetConfig+0x13c>)
 800b78e:	4293      	cmp	r3, r2
 800b790:	d00b      	beq.n	800b7aa <TIM_Base_SetConfig+0xb2>
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	4a28      	ldr	r2, [pc, #160]	@ (800b838 <TIM_Base_SetConfig+0x140>)
 800b796:	4293      	cmp	r3, r2
 800b798:	d007      	beq.n	800b7aa <TIM_Base_SetConfig+0xb2>
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	4a27      	ldr	r2, [pc, #156]	@ (800b83c <TIM_Base_SetConfig+0x144>)
 800b79e:	4293      	cmp	r3, r2
 800b7a0:	d003      	beq.n	800b7aa <TIM_Base_SetConfig+0xb2>
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	4a26      	ldr	r2, [pc, #152]	@ (800b840 <TIM_Base_SetConfig+0x148>)
 800b7a6:	4293      	cmp	r3, r2
 800b7a8:	d108      	bne.n	800b7bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b7b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b7b2:	683b      	ldr	r3, [r7, #0]
 800b7b4:	68db      	ldr	r3, [r3, #12]
 800b7b6:	68fa      	ldr	r2, [r7, #12]
 800b7b8:	4313      	orrs	r3, r2
 800b7ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b7c2:	683b      	ldr	r3, [r7, #0]
 800b7c4:	695b      	ldr	r3, [r3, #20]
 800b7c6:	4313      	orrs	r3, r2
 800b7c8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	689a      	ldr	r2, [r3, #8]
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b7d2:	683b      	ldr	r3, [r7, #0]
 800b7d4:	681a      	ldr	r2, [r3, #0]
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	4a0e      	ldr	r2, [pc, #56]	@ (800b818 <TIM_Base_SetConfig+0x120>)
 800b7de:	4293      	cmp	r3, r2
 800b7e0:	d003      	beq.n	800b7ea <TIM_Base_SetConfig+0xf2>
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	4a10      	ldr	r2, [pc, #64]	@ (800b828 <TIM_Base_SetConfig+0x130>)
 800b7e6:	4293      	cmp	r3, r2
 800b7e8:	d103      	bne.n	800b7f2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b7ea:	683b      	ldr	r3, [r7, #0]
 800b7ec:	691a      	ldr	r2, [r3, #16]
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	f043 0204 	orr.w	r2, r3, #4
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	2201      	movs	r2, #1
 800b802:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	68fa      	ldr	r2, [r7, #12]
 800b808:	601a      	str	r2, [r3, #0]
}
 800b80a:	bf00      	nop
 800b80c:	3714      	adds	r7, #20
 800b80e:	46bd      	mov	sp, r7
 800b810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b814:	4770      	bx	lr
 800b816:	bf00      	nop
 800b818:	40010000 	.word	0x40010000
 800b81c:	40000400 	.word	0x40000400
 800b820:	40000800 	.word	0x40000800
 800b824:	40000c00 	.word	0x40000c00
 800b828:	40010400 	.word	0x40010400
 800b82c:	40014000 	.word	0x40014000
 800b830:	40014400 	.word	0x40014400
 800b834:	40014800 	.word	0x40014800
 800b838:	40001800 	.word	0x40001800
 800b83c:	40001c00 	.word	0x40001c00
 800b840:	40002000 	.word	0x40002000

0800b844 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b844:	b480      	push	{r7}
 800b846:	b085      	sub	sp, #20
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
 800b84c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b854:	2b01      	cmp	r3, #1
 800b856:	d101      	bne.n	800b85c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b858:	2302      	movs	r3, #2
 800b85a:	e06d      	b.n	800b938 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2201      	movs	r2, #1
 800b860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	2202      	movs	r2, #2
 800b868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	685b      	ldr	r3, [r3, #4]
 800b872:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	689b      	ldr	r3, [r3, #8]
 800b87a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	4a30      	ldr	r2, [pc, #192]	@ (800b944 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b882:	4293      	cmp	r3, r2
 800b884:	d004      	beq.n	800b890 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	4a2f      	ldr	r2, [pc, #188]	@ (800b948 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b88c:	4293      	cmp	r3, r2
 800b88e:	d108      	bne.n	800b8a2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b896:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b898:	683b      	ldr	r3, [r7, #0]
 800b89a:	685b      	ldr	r3, [r3, #4]
 800b89c:	68fa      	ldr	r2, [r7, #12]
 800b89e:	4313      	orrs	r3, r2
 800b8a0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b8a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	68fa      	ldr	r2, [r7, #12]
 800b8b0:	4313      	orrs	r3, r2
 800b8b2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	68fa      	ldr	r2, [r7, #12]
 800b8ba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	4a20      	ldr	r2, [pc, #128]	@ (800b944 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b8c2:	4293      	cmp	r3, r2
 800b8c4:	d022      	beq.n	800b90c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8ce:	d01d      	beq.n	800b90c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	4a1d      	ldr	r2, [pc, #116]	@ (800b94c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b8d6:	4293      	cmp	r3, r2
 800b8d8:	d018      	beq.n	800b90c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	4a1c      	ldr	r2, [pc, #112]	@ (800b950 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b8e0:	4293      	cmp	r3, r2
 800b8e2:	d013      	beq.n	800b90c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	4a1a      	ldr	r2, [pc, #104]	@ (800b954 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b8ea:	4293      	cmp	r3, r2
 800b8ec:	d00e      	beq.n	800b90c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	4a15      	ldr	r2, [pc, #84]	@ (800b948 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b8f4:	4293      	cmp	r3, r2
 800b8f6:	d009      	beq.n	800b90c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	4a16      	ldr	r2, [pc, #88]	@ (800b958 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b8fe:	4293      	cmp	r3, r2
 800b900:	d004      	beq.n	800b90c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	4a15      	ldr	r2, [pc, #84]	@ (800b95c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b908:	4293      	cmp	r3, r2
 800b90a:	d10c      	bne.n	800b926 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b90c:	68bb      	ldr	r3, [r7, #8]
 800b90e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b912:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b914:	683b      	ldr	r3, [r7, #0]
 800b916:	689b      	ldr	r3, [r3, #8]
 800b918:	68ba      	ldr	r2, [r7, #8]
 800b91a:	4313      	orrs	r3, r2
 800b91c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	68ba      	ldr	r2, [r7, #8]
 800b924:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	2201      	movs	r2, #1
 800b92a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	2200      	movs	r2, #0
 800b932:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b936:	2300      	movs	r3, #0
}
 800b938:	4618      	mov	r0, r3
 800b93a:	3714      	adds	r7, #20
 800b93c:	46bd      	mov	sp, r7
 800b93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b942:	4770      	bx	lr
 800b944:	40010000 	.word	0x40010000
 800b948:	40010400 	.word	0x40010400
 800b94c:	40000400 	.word	0x40000400
 800b950:	40000800 	.word	0x40000800
 800b954:	40000c00 	.word	0x40000c00
 800b958:	40014000 	.word	0x40014000
 800b95c:	40001800 	.word	0x40001800

0800b960 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b960:	b480      	push	{r7}
 800b962:	b083      	sub	sp, #12
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b968:	bf00      	nop
 800b96a:	370c      	adds	r7, #12
 800b96c:	46bd      	mov	sp, r7
 800b96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b972:	4770      	bx	lr

0800b974 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b974:	b480      	push	{r7}
 800b976:	b083      	sub	sp, #12
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b97c:	bf00      	nop
 800b97e:	370c      	adds	r7, #12
 800b980:	46bd      	mov	sp, r7
 800b982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b986:	4770      	bx	lr

0800b988 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b988:	b480      	push	{r7}
 800b98a:	b083      	sub	sp, #12
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b990:	bf00      	nop
 800b992:	370c      	adds	r7, #12
 800b994:	46bd      	mov	sp, r7
 800b996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b99a:	4770      	bx	lr

0800b99c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b99c:	b580      	push	{r7, lr}
 800b99e:	b082      	sub	sp, #8
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d101      	bne.n	800b9ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	e040      	b.n	800ba30 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d106      	bne.n	800b9c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b9be:	6878      	ldr	r0, [r7, #4]
 800b9c0:	f7f6 f936 	bl	8001c30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	2224      	movs	r2, #36	@ 0x24
 800b9c8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	681a      	ldr	r2, [r3, #0]
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	f022 0201 	bic.w	r2, r2, #1
 800b9d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d002      	beq.n	800b9e8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800b9e2:	6878      	ldr	r0, [r7, #4]
 800b9e4:	f001 f888 	bl	800caf8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b9e8:	6878      	ldr	r0, [r7, #4]
 800b9ea:	f000 fe21 	bl	800c630 <UART_SetConfig>
 800b9ee:	4603      	mov	r3, r0
 800b9f0:	2b01      	cmp	r3, #1
 800b9f2:	d101      	bne.n	800b9f8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800b9f4:	2301      	movs	r3, #1
 800b9f6:	e01b      	b.n	800ba30 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	685a      	ldr	r2, [r3, #4]
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ba06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	689a      	ldr	r2, [r3, #8]
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ba16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	681a      	ldr	r2, [r3, #0]
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	f042 0201 	orr.w	r2, r2, #1
 800ba26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ba28:	6878      	ldr	r0, [r7, #4]
 800ba2a:	f001 f907 	bl	800cc3c <UART_CheckIdleState>
 800ba2e:	4603      	mov	r3, r0
}
 800ba30:	4618      	mov	r0, r3
 800ba32:	3708      	adds	r7, #8
 800ba34:	46bd      	mov	sp, r7
 800ba36:	bd80      	pop	{r7, pc}

0800ba38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b08a      	sub	sp, #40	@ 0x28
 800ba3c:	af02      	add	r7, sp, #8
 800ba3e:	60f8      	str	r0, [r7, #12]
 800ba40:	60b9      	str	r1, [r7, #8]
 800ba42:	603b      	str	r3, [r7, #0]
 800ba44:	4613      	mov	r3, r2
 800ba46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ba4c:	2b20      	cmp	r3, #32
 800ba4e:	d177      	bne.n	800bb40 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800ba50:	68bb      	ldr	r3, [r7, #8]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d002      	beq.n	800ba5c <HAL_UART_Transmit+0x24>
 800ba56:	88fb      	ldrh	r3, [r7, #6]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d101      	bne.n	800ba60 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800ba5c:	2301      	movs	r3, #1
 800ba5e:	e070      	b.n	800bb42 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	2200      	movs	r2, #0
 800ba64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	2221      	movs	r2, #33	@ 0x21
 800ba6c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ba6e:	f7f6 fec5 	bl	80027fc <HAL_GetTick>
 800ba72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	88fa      	ldrh	r2, [r7, #6]
 800ba78:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	88fa      	ldrh	r2, [r7, #6]
 800ba80:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	689b      	ldr	r3, [r3, #8]
 800ba88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba8c:	d108      	bne.n	800baa0 <HAL_UART_Transmit+0x68>
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	691b      	ldr	r3, [r3, #16]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d104      	bne.n	800baa0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800ba96:	2300      	movs	r3, #0
 800ba98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ba9a:	68bb      	ldr	r3, [r7, #8]
 800ba9c:	61bb      	str	r3, [r7, #24]
 800ba9e:	e003      	b.n	800baa8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800baa0:	68bb      	ldr	r3, [r7, #8]
 800baa2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800baa4:	2300      	movs	r3, #0
 800baa6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800baa8:	e02f      	b.n	800bb0a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800baaa:	683b      	ldr	r3, [r7, #0]
 800baac:	9300      	str	r3, [sp, #0]
 800baae:	697b      	ldr	r3, [r7, #20]
 800bab0:	2200      	movs	r2, #0
 800bab2:	2180      	movs	r1, #128	@ 0x80
 800bab4:	68f8      	ldr	r0, [r7, #12]
 800bab6:	f001 f918 	bl	800ccea <UART_WaitOnFlagUntilTimeout>
 800baba:	4603      	mov	r3, r0
 800babc:	2b00      	cmp	r3, #0
 800babe:	d004      	beq.n	800baca <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	2220      	movs	r2, #32
 800bac4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800bac6:	2303      	movs	r3, #3
 800bac8:	e03b      	b.n	800bb42 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800baca:	69fb      	ldr	r3, [r7, #28]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d10b      	bne.n	800bae8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800bad0:	69bb      	ldr	r3, [r7, #24]
 800bad2:	881b      	ldrh	r3, [r3, #0]
 800bad4:	461a      	mov	r2, r3
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bade:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800bae0:	69bb      	ldr	r3, [r7, #24]
 800bae2:	3302      	adds	r3, #2
 800bae4:	61bb      	str	r3, [r7, #24]
 800bae6:	e007      	b.n	800baf8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800bae8:	69fb      	ldr	r3, [r7, #28]
 800baea:	781a      	ldrb	r2, [r3, #0]
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800baf2:	69fb      	ldr	r3, [r7, #28]
 800baf4:	3301      	adds	r3, #1
 800baf6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800bafe:	b29b      	uxth	r3, r3
 800bb00:	3b01      	subs	r3, #1
 800bb02:	b29a      	uxth	r2, r3
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800bb10:	b29b      	uxth	r3, r3
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d1c9      	bne.n	800baaa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bb16:	683b      	ldr	r3, [r7, #0]
 800bb18:	9300      	str	r3, [sp, #0]
 800bb1a:	697b      	ldr	r3, [r7, #20]
 800bb1c:	2200      	movs	r2, #0
 800bb1e:	2140      	movs	r1, #64	@ 0x40
 800bb20:	68f8      	ldr	r0, [r7, #12]
 800bb22:	f001 f8e2 	bl	800ccea <UART_WaitOnFlagUntilTimeout>
 800bb26:	4603      	mov	r3, r0
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d004      	beq.n	800bb36 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	2220      	movs	r2, #32
 800bb30:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800bb32:	2303      	movs	r3, #3
 800bb34:	e005      	b.n	800bb42 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	2220      	movs	r2, #32
 800bb3a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	e000      	b.n	800bb42 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800bb40:	2302      	movs	r3, #2
  }
}
 800bb42:	4618      	mov	r0, r3
 800bb44:	3720      	adds	r7, #32
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}
	...

0800bb4c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800bb4c:	b480      	push	{r7}
 800bb4e:	b08b      	sub	sp, #44	@ 0x2c
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	60f8      	str	r0, [r7, #12]
 800bb54:	60b9      	str	r1, [r7, #8]
 800bb56:	4613      	mov	r3, r2
 800bb58:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bb5e:	2b20      	cmp	r3, #32
 800bb60:	d147      	bne.n	800bbf2 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800bb62:	68bb      	ldr	r3, [r7, #8]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d002      	beq.n	800bb6e <HAL_UART_Transmit_IT+0x22>
 800bb68:	88fb      	ldrh	r3, [r7, #6]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d101      	bne.n	800bb72 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800bb6e:	2301      	movs	r3, #1
 800bb70:	e040      	b.n	800bbf4 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	68ba      	ldr	r2, [r7, #8]
 800bb76:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	88fa      	ldrh	r2, [r7, #6]
 800bb7c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	88fa      	ldrh	r2, [r7, #6]
 800bb84:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	2200      	movs	r2, #0
 800bb92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	2221      	movs	r2, #33	@ 0x21
 800bb9a:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	689b      	ldr	r3, [r3, #8]
 800bba0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bba4:	d107      	bne.n	800bbb6 <HAL_UART_Transmit_IT+0x6a>
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	691b      	ldr	r3, [r3, #16]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d103      	bne.n	800bbb6 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	4a13      	ldr	r2, [pc, #76]	@ (800bc00 <HAL_UART_Transmit_IT+0xb4>)
 800bbb2:	66da      	str	r2, [r3, #108]	@ 0x6c
 800bbb4:	e002      	b.n	800bbbc <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	4a12      	ldr	r2, [pc, #72]	@ (800bc04 <HAL_UART_Transmit_IT+0xb8>)
 800bbba:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbc2:	697b      	ldr	r3, [r7, #20]
 800bbc4:	e853 3f00 	ldrex	r3, [r3]
 800bbc8:	613b      	str	r3, [r7, #16]
   return(result);
 800bbca:	693b      	ldr	r3, [r7, #16]
 800bbcc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbd0:	627b      	str	r3, [r7, #36]	@ 0x24
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	461a      	mov	r2, r3
 800bbd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbda:	623b      	str	r3, [r7, #32]
 800bbdc:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbde:	69f9      	ldr	r1, [r7, #28]
 800bbe0:	6a3a      	ldr	r2, [r7, #32]
 800bbe2:	e841 2300 	strex	r3, r2, [r1]
 800bbe6:	61bb      	str	r3, [r7, #24]
   return(result);
 800bbe8:	69bb      	ldr	r3, [r7, #24]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d1e6      	bne.n	800bbbc <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 800bbee:	2300      	movs	r3, #0
 800bbf0:	e000      	b.n	800bbf4 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800bbf2:	2302      	movs	r3, #2
  }
}
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	372c      	adds	r7, #44	@ 0x2c
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfe:	4770      	bx	lr
 800bc00:	0800d57f 	.word	0x0800d57f
 800bc04:	0800d4c9 	.word	0x0800d4c9

0800bc08 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b08a      	sub	sp, #40	@ 0x28
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	60f8      	str	r0, [r7, #12]
 800bc10:	60b9      	str	r1, [r7, #8]
 800bc12:	4613      	mov	r3, r2
 800bc14:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc1c:	2b20      	cmp	r3, #32
 800bc1e:	d132      	bne.n	800bc86 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800bc20:	68bb      	ldr	r3, [r7, #8]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d002      	beq.n	800bc2c <HAL_UART_Receive_IT+0x24>
 800bc26:	88fb      	ldrh	r3, [r7, #6]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d101      	bne.n	800bc30 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800bc2c:	2301      	movs	r3, #1
 800bc2e:	e02b      	b.n	800bc88 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	2200      	movs	r2, #0
 800bc34:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	685b      	ldr	r3, [r3, #4]
 800bc3c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d018      	beq.n	800bc76 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc4a:	697b      	ldr	r3, [r7, #20]
 800bc4c:	e853 3f00 	ldrex	r3, [r3]
 800bc50:	613b      	str	r3, [r7, #16]
   return(result);
 800bc52:	693b      	ldr	r3, [r7, #16]
 800bc54:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bc58:	627b      	str	r3, [r7, #36]	@ 0x24
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	461a      	mov	r2, r3
 800bc60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc62:	623b      	str	r3, [r7, #32]
 800bc64:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc66:	69f9      	ldr	r1, [r7, #28]
 800bc68:	6a3a      	ldr	r2, [r7, #32]
 800bc6a:	e841 2300 	strex	r3, r2, [r1]
 800bc6e:	61bb      	str	r3, [r7, #24]
   return(result);
 800bc70:	69bb      	ldr	r3, [r7, #24]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d1e6      	bne.n	800bc44 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800bc76:	88fb      	ldrh	r3, [r7, #6]
 800bc78:	461a      	mov	r2, r3
 800bc7a:	68b9      	ldr	r1, [r7, #8]
 800bc7c:	68f8      	ldr	r0, [r7, #12]
 800bc7e:	f001 f8a1 	bl	800cdc4 <UART_Start_Receive_IT>
 800bc82:	4603      	mov	r3, r0
 800bc84:	e000      	b.n	800bc88 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800bc86:	2302      	movs	r3, #2
  }
}
 800bc88:	4618      	mov	r0, r3
 800bc8a:	3728      	adds	r7, #40	@ 0x28
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	bd80      	pop	{r7, pc}

0800bc90 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b08a      	sub	sp, #40	@ 0x28
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	60f8      	str	r0, [r7, #12]
 800bc98:	60b9      	str	r1, [r7, #8]
 800bc9a:	4613      	mov	r3, r2
 800bc9c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bca2:	2b20      	cmp	r3, #32
 800bca4:	d165      	bne.n	800bd72 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800bca6:	68bb      	ldr	r3, [r7, #8]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d002      	beq.n	800bcb2 <HAL_UART_Transmit_DMA+0x22>
 800bcac:	88fb      	ldrh	r3, [r7, #6]
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d101      	bne.n	800bcb6 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800bcb2:	2301      	movs	r3, #1
 800bcb4:	e05e      	b.n	800bd74 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	68ba      	ldr	r2, [r7, #8]
 800bcba:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	88fa      	ldrh	r2, [r7, #6]
 800bcc0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	88fa      	ldrh	r2, [r7, #6]
 800bcc8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	2200      	movs	r2, #0
 800bcd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	2221      	movs	r2, #33	@ 0x21
 800bcd8:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d027      	beq.n	800bd32 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bce6:	4a25      	ldr	r2, [pc, #148]	@ (800bd7c <HAL_UART_Transmit_DMA+0xec>)
 800bce8:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcee:	4a24      	ldr	r2, [pc, #144]	@ (800bd80 <HAL_UART_Transmit_DMA+0xf0>)
 800bcf0:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcf6:	4a23      	ldr	r2, [pc, #140]	@ (800bd84 <HAL_UART_Transmit_DMA+0xf4>)
 800bcf8:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcfe:	2200      	movs	r2, #0
 800bd00:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bd0a:	4619      	mov	r1, r3
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	3328      	adds	r3, #40	@ 0x28
 800bd12:	461a      	mov	r2, r3
 800bd14:	88fb      	ldrh	r3, [r7, #6]
 800bd16:	f7f8 f811 	bl	8003d3c <HAL_DMA_Start_IT>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d008      	beq.n	800bd32 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	2210      	movs	r2, #16
 800bd24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	2220      	movs	r2, #32
 800bd2c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800bd2e:	2301      	movs	r3, #1
 800bd30:	e020      	b.n	800bd74 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	2240      	movs	r2, #64	@ 0x40
 800bd38:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	3308      	adds	r3, #8
 800bd40:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd42:	697b      	ldr	r3, [r7, #20]
 800bd44:	e853 3f00 	ldrex	r3, [r3]
 800bd48:	613b      	str	r3, [r7, #16]
   return(result);
 800bd4a:	693b      	ldr	r3, [r7, #16]
 800bd4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd50:	627b      	str	r3, [r7, #36]	@ 0x24
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	3308      	adds	r3, #8
 800bd58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd5a:	623a      	str	r2, [r7, #32]
 800bd5c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd5e:	69f9      	ldr	r1, [r7, #28]
 800bd60:	6a3a      	ldr	r2, [r7, #32]
 800bd62:	e841 2300 	strex	r3, r2, [r1]
 800bd66:	61bb      	str	r3, [r7, #24]
   return(result);
 800bd68:	69bb      	ldr	r3, [r7, #24]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d1e5      	bne.n	800bd3a <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800bd6e:	2300      	movs	r3, #0
 800bd70:	e000      	b.n	800bd74 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800bd72:	2302      	movs	r3, #2
  }
}
 800bd74:	4618      	mov	r0, r3
 800bd76:	3728      	adds	r7, #40	@ 0x28
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	bd80      	pop	{r7, pc}
 800bd7c:	0800d1a5 	.word	0x0800d1a5
 800bd80:	0800d23b 	.word	0x0800d23b
 800bd84:	0800d427 	.word	0x0800d427

0800bd88 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b08a      	sub	sp, #40	@ 0x28
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	60f8      	str	r0, [r7, #12]
 800bd90:	60b9      	str	r1, [r7, #8]
 800bd92:	4613      	mov	r3, r2
 800bd94:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd9c:	2b20      	cmp	r3, #32
 800bd9e:	d132      	bne.n	800be06 <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800bda0:	68bb      	ldr	r3, [r7, #8]
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d002      	beq.n	800bdac <HAL_UART_Receive_DMA+0x24>
 800bda6:	88fb      	ldrh	r3, [r7, #6]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d101      	bne.n	800bdb0 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800bdac:	2301      	movs	r3, #1
 800bdae:	e02b      	b.n	800be08 <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	685b      	ldr	r3, [r3, #4]
 800bdbc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d018      	beq.n	800bdf6 <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdca:	697b      	ldr	r3, [r7, #20]
 800bdcc:	e853 3f00 	ldrex	r3, [r3]
 800bdd0:	613b      	str	r3, [r7, #16]
   return(result);
 800bdd2:	693b      	ldr	r3, [r7, #16]
 800bdd4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bdd8:	627b      	str	r3, [r7, #36]	@ 0x24
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	461a      	mov	r2, r3
 800bde0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bde2:	623b      	str	r3, [r7, #32]
 800bde4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bde6:	69f9      	ldr	r1, [r7, #28]
 800bde8:	6a3a      	ldr	r2, [r7, #32]
 800bdea:	e841 2300 	strex	r3, r2, [r1]
 800bdee:	61bb      	str	r3, [r7, #24]
   return(result);
 800bdf0:	69bb      	ldr	r3, [r7, #24]
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d1e6      	bne.n	800bdc4 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800bdf6:	88fb      	ldrh	r3, [r7, #6]
 800bdf8:	461a      	mov	r2, r3
 800bdfa:	68b9      	ldr	r1, [r7, #8]
 800bdfc:	68f8      	ldr	r0, [r7, #12]
 800bdfe:	f001 f8a7 	bl	800cf50 <UART_Start_Receive_DMA>
 800be02:	4603      	mov	r3, r0
 800be04:	e000      	b.n	800be08 <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800be06:	2302      	movs	r3, #2
  }
}
 800be08:	4618      	mov	r0, r3
 800be0a:	3728      	adds	r7, #40	@ 0x28
 800be0c:	46bd      	mov	sp, r7
 800be0e:	bd80      	pop	{r7, pc}

0800be10 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800be10:	b580      	push	{r7, lr}
 800be12:	b0a0      	sub	sp, #128	@ 0x80
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800be20:	e853 3f00 	ldrex	r3, [r3]
 800be24:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800be26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800be28:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800be2c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	461a      	mov	r2, r3
 800be34:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800be36:	66bb      	str	r3, [r7, #104]	@ 0x68
 800be38:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be3a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800be3c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800be3e:	e841 2300 	strex	r3, r2, [r1]
 800be42:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800be44:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800be46:	2b00      	cmp	r3, #0
 800be48:	d1e6      	bne.n	800be18 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	3308      	adds	r3, #8
 800be50:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be54:	e853 3f00 	ldrex	r3, [r3]
 800be58:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800be5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be5c:	f023 0301 	bic.w	r3, r3, #1
 800be60:	67bb      	str	r3, [r7, #120]	@ 0x78
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	3308      	adds	r3, #8
 800be68:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800be6a:	657a      	str	r2, [r7, #84]	@ 0x54
 800be6c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be6e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800be70:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800be72:	e841 2300 	strex	r3, r2, [r1]
 800be76:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800be78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d1e5      	bne.n	800be4a <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800be82:	2b01      	cmp	r3, #1
 800be84:	d118      	bne.n	800beb8 <HAL_UART_Abort+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be8e:	e853 3f00 	ldrex	r3, [r3]
 800be92:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800be94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be96:	f023 0310 	bic.w	r3, r3, #16
 800be9a:	677b      	str	r3, [r7, #116]	@ 0x74
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	461a      	mov	r2, r3
 800bea2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bea4:	643b      	str	r3, [r7, #64]	@ 0x40
 800bea6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bea8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800beaa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800beac:	e841 2300 	strex	r3, r2, [r1]
 800beb0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800beb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d1e6      	bne.n	800be86 <HAL_UART_Abort+0x76>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	689b      	ldr	r3, [r3, #8]
 800bebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bec2:	2b80      	cmp	r3, #128	@ 0x80
 800bec4:	d137      	bne.n	800bf36 <HAL_UART_Abort+0x126>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	3308      	adds	r3, #8
 800becc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bece:	6a3b      	ldr	r3, [r7, #32]
 800bed0:	e853 3f00 	ldrex	r3, [r3]
 800bed4:	61fb      	str	r3, [r7, #28]
   return(result);
 800bed6:	69fb      	ldr	r3, [r7, #28]
 800bed8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bedc:	673b      	str	r3, [r7, #112]	@ 0x70
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	3308      	adds	r3, #8
 800bee4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800bee6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bee8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800beea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800beec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800beee:	e841 2300 	strex	r3, r2, [r1]
 800bef2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d1e5      	bne.n	800bec6 <HAL_UART_Abort+0xb6>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d019      	beq.n	800bf36 <HAL_UART_Abort+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf06:	2200      	movs	r2, #0
 800bf08:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf0e:	4618      	mov	r0, r3
 800bf10:	f7f7 ff74 	bl	8003dfc <HAL_DMA_Abort>
 800bf14:	4603      	mov	r3, r0
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d00d      	beq.n	800bf36 <HAL_UART_Abort+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf1e:	4618      	mov	r0, r3
 800bf20:	f7f8 f996 	bl	8004250 <HAL_DMA_GetError>
 800bf24:	4603      	mov	r3, r0
 800bf26:	2b20      	cmp	r3, #32
 800bf28:	d105      	bne.n	800bf36 <HAL_UART_Abort+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2210      	movs	r2, #16
 800bf2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bf32:	2303      	movs	r3, #3
 800bf34:	e061      	b.n	800bffa <HAL_UART_Abort+0x1ea>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	689b      	ldr	r3, [r3, #8]
 800bf3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf40:	2b40      	cmp	r3, #64	@ 0x40
 800bf42:	d137      	bne.n	800bfb4 <HAL_UART_Abort+0x1a4>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	3308      	adds	r3, #8
 800bf4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	e853 3f00 	ldrex	r3, [r3]
 800bf52:	60bb      	str	r3, [r7, #8]
   return(result);
 800bf54:	68bb      	ldr	r3, [r7, #8]
 800bf56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bf5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	3308      	adds	r3, #8
 800bf62:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bf64:	61ba      	str	r2, [r7, #24]
 800bf66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf68:	6979      	ldr	r1, [r7, #20]
 800bf6a:	69ba      	ldr	r2, [r7, #24]
 800bf6c:	e841 2300 	strex	r3, r2, [r1]
 800bf70:	613b      	str	r3, [r7, #16]
   return(result);
 800bf72:	693b      	ldr	r3, [r7, #16]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d1e5      	bne.n	800bf44 <HAL_UART_Abort+0x134>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d019      	beq.n	800bfb4 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf84:	2200      	movs	r2, #0
 800bf86:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	f7f7 ff35 	bl	8003dfc <HAL_DMA_Abort>
 800bf92:	4603      	mov	r3, r0
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d00d      	beq.n	800bfb4 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	f7f8 f957 	bl	8004250 <HAL_DMA_GetError>
 800bfa2:	4603      	mov	r3, r0
 800bfa4:	2b20      	cmp	r3, #32
 800bfa6:	d105      	bne.n	800bfb4 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	2210      	movs	r2, #16
 800bfac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bfb0:	2303      	movs	r3, #3
 800bfb2:	e022      	b.n	800bffa <HAL_UART_Abort+0x1ea>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  huart->RxXferCount = 0U;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	2200      	movs	r2, #0
 800bfc0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	220f      	movs	r2, #15
 800bfca:	621a      	str	r2, [r3, #32]


  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	699a      	ldr	r2, [r3, #24]
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	f042 0208 	orr.w	r2, r2, #8
 800bfda:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	2220      	movs	r2, #32
 800bfe0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	2220      	movs	r2, #32
 800bfe6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	2200      	movs	r2, #0
 800bfee:	661a      	str	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2200      	movs	r2, #0
 800bff4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bff8:	2300      	movs	r3, #0
}
 800bffa:	4618      	mov	r0, r3
 800bffc:	3780      	adds	r7, #128	@ 0x80
 800bffe:	46bd      	mov	sp, r7
 800c000:	bd80      	pop	{r7, pc}
	...

0800c004 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c004:	b580      	push	{r7, lr}
 800c006:	b0ba      	sub	sp, #232	@ 0xe8
 800c008:	af00      	add	r7, sp, #0
 800c00a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	69db      	ldr	r3, [r3, #28]
 800c012:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	689b      	ldr	r3, [r3, #8]
 800c026:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c02a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c02e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c032:	4013      	ands	r3, r2
 800c034:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c038:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d115      	bne.n	800c06c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800c040:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c044:	f003 0320 	and.w	r3, r3, #32
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d00f      	beq.n	800c06c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c04c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c050:	f003 0320 	and.w	r3, r3, #32
 800c054:	2b00      	cmp	r3, #0
 800c056:	d009      	beq.n	800c06c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	f000 82b1 	beq.w	800c5c4 <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c066:	6878      	ldr	r0, [r7, #4]
 800c068:	4798      	blx	r3
      }
      return;
 800c06a:	e2ab      	b.n	800c5c4 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c06c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c070:	2b00      	cmp	r3, #0
 800c072:	f000 8117 	beq.w	800c2a4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800c076:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c07a:	f003 0301 	and.w	r3, r3, #1
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d106      	bne.n	800c090 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800c082:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c086:	4b85      	ldr	r3, [pc, #532]	@ (800c29c <HAL_UART_IRQHandler+0x298>)
 800c088:	4013      	ands	r3, r2
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	f000 810a 	beq.w	800c2a4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c094:	f003 0301 	and.w	r3, r3, #1
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d011      	beq.n	800c0c0 <HAL_UART_IRQHandler+0xbc>
 800c09c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c0a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d00b      	beq.n	800c0c0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	2201      	movs	r2, #1
 800c0ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c0b6:	f043 0201 	orr.w	r2, r3, #1
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c0c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c0c4:	f003 0302 	and.w	r3, r3, #2
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d011      	beq.n	800c0f0 <HAL_UART_IRQHandler+0xec>
 800c0cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c0d0:	f003 0301 	and.w	r3, r3, #1
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d00b      	beq.n	800c0f0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	2202      	movs	r2, #2
 800c0de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c0e6:	f043 0204 	orr.w	r2, r3, #4
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c0f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c0f4:	f003 0304 	and.w	r3, r3, #4
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d011      	beq.n	800c120 <HAL_UART_IRQHandler+0x11c>
 800c0fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c100:	f003 0301 	and.w	r3, r3, #1
 800c104:	2b00      	cmp	r3, #0
 800c106:	d00b      	beq.n	800c120 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	2204      	movs	r2, #4
 800c10e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c116:	f043 0202 	orr.w	r2, r3, #2
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c124:	f003 0308 	and.w	r3, r3, #8
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d017      	beq.n	800c15c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c12c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c130:	f003 0320 	and.w	r3, r3, #32
 800c134:	2b00      	cmp	r3, #0
 800c136:	d105      	bne.n	800c144 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800c138:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c13c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c140:	2b00      	cmp	r3, #0
 800c142:	d00b      	beq.n	800c15c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	2208      	movs	r2, #8
 800c14a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c152:	f043 0208 	orr.w	r2, r3, #8
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c15c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c160:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c164:	2b00      	cmp	r3, #0
 800c166:	d012      	beq.n	800c18e <HAL_UART_IRQHandler+0x18a>
 800c168:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c16c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c170:	2b00      	cmp	r3, #0
 800c172:	d00c      	beq.n	800c18e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c17c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c184:	f043 0220 	orr.w	r2, r3, #32
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c194:	2b00      	cmp	r3, #0
 800c196:	f000 8217 	beq.w	800c5c8 <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800c19a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c19e:	f003 0320 	and.w	r3, r3, #32
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d00d      	beq.n	800c1c2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c1a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c1aa:	f003 0320 	and.w	r3, r3, #32
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d007      	beq.n	800c1c2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d003      	beq.n	800c1c2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c1be:	6878      	ldr	r0, [r7, #4]
 800c1c0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1c8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	689b      	ldr	r3, [r3, #8]
 800c1d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1d6:	2b40      	cmp	r3, #64	@ 0x40
 800c1d8:	d005      	beq.n	800c1e6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c1da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c1de:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d04f      	beq.n	800c286 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c1e6:	6878      	ldr	r0, [r7, #4]
 800c1e8:	f000 ff78 	bl	800d0dc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	689b      	ldr	r3, [r3, #8]
 800c1f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1f6:	2b40      	cmp	r3, #64	@ 0x40
 800c1f8:	d141      	bne.n	800c27e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	3308      	adds	r3, #8
 800c200:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c204:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c208:	e853 3f00 	ldrex	r3, [r3]
 800c20c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c210:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c214:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c218:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	3308      	adds	r3, #8
 800c222:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c226:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c22a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c22e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c232:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c236:	e841 2300 	strex	r3, r2, [r1]
 800c23a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c23e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c242:	2b00      	cmp	r3, #0
 800c244:	d1d9      	bne.n	800c1fa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d013      	beq.n	800c276 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c252:	4a13      	ldr	r2, [pc, #76]	@ (800c2a0 <HAL_UART_IRQHandler+0x29c>)
 800c254:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c25a:	4618      	mov	r0, r3
 800c25c:	f7f7 fe3e 	bl	8003edc <HAL_DMA_Abort_IT>
 800c260:	4603      	mov	r3, r0
 800c262:	2b00      	cmp	r3, #0
 800c264:	d017      	beq.n	800c296 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c26a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c26c:	687a      	ldr	r2, [r7, #4]
 800c26e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800c270:	4610      	mov	r0, r2
 800c272:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c274:	e00f      	b.n	800c296 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c276:	6878      	ldr	r0, [r7, #4]
 800c278:	f000 f9c4 	bl	800c604 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c27c:	e00b      	b.n	800c296 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c27e:	6878      	ldr	r0, [r7, #4]
 800c280:	f000 f9c0 	bl	800c604 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c284:	e007      	b.n	800c296 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c286:	6878      	ldr	r0, [r7, #4]
 800c288:	f000 f9bc 	bl	800c604 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	2200      	movs	r2, #0
 800c290:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800c294:	e198      	b.n	800c5c8 <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c296:	bf00      	nop
    return;
 800c298:	e196      	b.n	800c5c8 <HAL_UART_IRQHandler+0x5c4>
 800c29a:	bf00      	nop
 800c29c:	04000120 	.word	0x04000120
 800c2a0:	0800d4a5 	.word	0x0800d4a5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c2a8:	2b01      	cmp	r3, #1
 800c2aa:	f040 8166 	bne.w	800c57a <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c2ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c2b2:	f003 0310 	and.w	r3, r3, #16
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	f000 815f 	beq.w	800c57a <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c2bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c2c0:	f003 0310 	and.w	r3, r3, #16
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	f000 8158 	beq.w	800c57a <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	2210      	movs	r2, #16
 800c2d0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	689b      	ldr	r3, [r3, #8]
 800c2d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2dc:	2b40      	cmp	r3, #64	@ 0x40
 800c2de:	f040 80d0 	bne.w	800c482 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	685b      	ldr	r3, [r3, #4]
 800c2ea:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c2ee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	f000 80ab 	beq.w	800c44e <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c2fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c302:	429a      	cmp	r2, r3
 800c304:	f080 80a3 	bcs.w	800c44e <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c30e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c316:	69db      	ldr	r3, [r3, #28]
 800c318:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c31c:	f000 8086 	beq.w	800c42c <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c328:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c32c:	e853 3f00 	ldrex	r3, [r3]
 800c330:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c334:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c338:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c33c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	461a      	mov	r2, r3
 800c346:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c34a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c34e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c352:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c356:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c35a:	e841 2300 	strex	r3, r2, [r1]
 800c35e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c362:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c366:	2b00      	cmp	r3, #0
 800c368:	d1da      	bne.n	800c320 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	3308      	adds	r3, #8
 800c370:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c372:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c374:	e853 3f00 	ldrex	r3, [r3]
 800c378:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c37a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c37c:	f023 0301 	bic.w	r3, r3, #1
 800c380:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	3308      	adds	r3, #8
 800c38a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c38e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c392:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c394:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c396:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c39a:	e841 2300 	strex	r3, r2, [r1]
 800c39e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c3a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d1e1      	bne.n	800c36a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	3308      	adds	r3, #8
 800c3ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c3b0:	e853 3f00 	ldrex	r3, [r3]
 800c3b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c3b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c3b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c3bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	3308      	adds	r3, #8
 800c3c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c3ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c3cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c3d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c3d2:	e841 2300 	strex	r3, r2, [r1]
 800c3d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c3d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d1e3      	bne.n	800c3a6 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	2220      	movs	r2, #32
 800c3e2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	2200      	movs	r2, #0
 800c3ea:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3f4:	e853 3f00 	ldrex	r3, [r3]
 800c3f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c3fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c3fc:	f023 0310 	bic.w	r3, r3, #16
 800c400:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	461a      	mov	r2, r3
 800c40a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c40e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c410:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c412:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c414:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c416:	e841 2300 	strex	r3, r2, [r1]
 800c41a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c41c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d1e4      	bne.n	800c3ec <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c426:	4618      	mov	r0, r3
 800c428:	f7f7 fce8 	bl	8003dfc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	2202      	movs	r2, #2
 800c430:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c43e:	b29b      	uxth	r3, r3
 800c440:	1ad3      	subs	r3, r2, r3
 800c442:	b29b      	uxth	r3, r3
 800c444:	4619      	mov	r1, r3
 800c446:	6878      	ldr	r0, [r7, #4]
 800c448:	f000 f8e6 	bl	800c618 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c44c:	e0be      	b.n	800c5cc <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c454:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c458:	429a      	cmp	r2, r3
 800c45a:	f040 80b7 	bne.w	800c5cc <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c462:	69db      	ldr	r3, [r3, #28]
 800c464:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c468:	f040 80b0 	bne.w	800c5cc <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	2202      	movs	r2, #2
 800c470:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c478:	4619      	mov	r1, r3
 800c47a:	6878      	ldr	r0, [r7, #4]
 800c47c:	f000 f8cc 	bl	800c618 <HAL_UARTEx_RxEventCallback>
      return;
 800c480:	e0a4      	b.n	800c5cc <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c48e:	b29b      	uxth	r3, r3
 800c490:	1ad3      	subs	r3, r2, r3
 800c492:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c49c:	b29b      	uxth	r3, r3
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	f000 8096 	beq.w	800c5d0 <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 800c4a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	f000 8091 	beq.w	800c5d0 <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4b6:	e853 3f00 	ldrex	r3, [r3]
 800c4ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c4bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c4c2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	461a      	mov	r2, r3
 800c4cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c4d0:	647b      	str	r3, [r7, #68]	@ 0x44
 800c4d2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c4d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c4d8:	e841 2300 	strex	r3, r2, [r1]
 800c4dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c4de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d1e4      	bne.n	800c4ae <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	3308      	adds	r3, #8
 800c4ea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4ee:	e853 3f00 	ldrex	r3, [r3]
 800c4f2:	623b      	str	r3, [r7, #32]
   return(result);
 800c4f4:	6a3b      	ldr	r3, [r7, #32]
 800c4f6:	f023 0301 	bic.w	r3, r3, #1
 800c4fa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	3308      	adds	r3, #8
 800c504:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c508:	633a      	str	r2, [r7, #48]	@ 0x30
 800c50a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c50c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c50e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c510:	e841 2300 	strex	r3, r2, [r1]
 800c514:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d1e3      	bne.n	800c4e4 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	2220      	movs	r2, #32
 800c520:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2200      	movs	r2, #0
 800c528:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	2200      	movs	r2, #0
 800c52e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c536:	693b      	ldr	r3, [r7, #16]
 800c538:	e853 3f00 	ldrex	r3, [r3]
 800c53c:	60fb      	str	r3, [r7, #12]
   return(result);
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	f023 0310 	bic.w	r3, r3, #16
 800c544:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	461a      	mov	r2, r3
 800c54e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c552:	61fb      	str	r3, [r7, #28]
 800c554:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c556:	69b9      	ldr	r1, [r7, #24]
 800c558:	69fa      	ldr	r2, [r7, #28]
 800c55a:	e841 2300 	strex	r3, r2, [r1]
 800c55e:	617b      	str	r3, [r7, #20]
   return(result);
 800c560:	697b      	ldr	r3, [r7, #20]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d1e4      	bne.n	800c530 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	2202      	movs	r2, #2
 800c56a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c56c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c570:	4619      	mov	r1, r3
 800c572:	6878      	ldr	r0, [r7, #4]
 800c574:	f000 f850 	bl	800c618 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c578:	e02a      	b.n	800c5d0 <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800c57a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c57e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c582:	2b00      	cmp	r3, #0
 800c584:	d00e      	beq.n	800c5a4 <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800c586:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c58a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d008      	beq.n	800c5a4 <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c596:	2b00      	cmp	r3, #0
 800c598:	d01c      	beq.n	800c5d4 <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c59e:	6878      	ldr	r0, [r7, #4]
 800c5a0:	4798      	blx	r3
    }
    return;
 800c5a2:	e017      	b.n	800c5d4 <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c5a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c5a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d012      	beq.n	800c5d6 <HAL_UART_IRQHandler+0x5d2>
 800c5b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c5b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d00c      	beq.n	800c5d6 <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 800c5bc:	6878      	ldr	r0, [r7, #4]
 800c5be:	f001 f83e 	bl	800d63e <UART_EndTransmit_IT>
    return;
 800c5c2:	e008      	b.n	800c5d6 <HAL_UART_IRQHandler+0x5d2>
      return;
 800c5c4:	bf00      	nop
 800c5c6:	e006      	b.n	800c5d6 <HAL_UART_IRQHandler+0x5d2>
    return;
 800c5c8:	bf00      	nop
 800c5ca:	e004      	b.n	800c5d6 <HAL_UART_IRQHandler+0x5d2>
      return;
 800c5cc:	bf00      	nop
 800c5ce:	e002      	b.n	800c5d6 <HAL_UART_IRQHandler+0x5d2>
      return;
 800c5d0:	bf00      	nop
 800c5d2:	e000      	b.n	800c5d6 <HAL_UART_IRQHandler+0x5d2>
    return;
 800c5d4:	bf00      	nop
  }

}
 800c5d6:	37e8      	adds	r7, #232	@ 0xe8
 800c5d8:	46bd      	mov	sp, r7
 800c5da:	bd80      	pop	{r7, pc}

0800c5dc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c5dc:	b480      	push	{r7}
 800c5de:	b083      	sub	sp, #12
 800c5e0:	af00      	add	r7, sp, #0
 800c5e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c5e4:	bf00      	nop
 800c5e6:	370c      	adds	r7, #12
 800c5e8:	46bd      	mov	sp, r7
 800c5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ee:	4770      	bx	lr

0800c5f0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c5f0:	b480      	push	{r7}
 800c5f2:	b083      	sub	sp, #12
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c5f8:	bf00      	nop
 800c5fa:	370c      	adds	r7, #12
 800c5fc:	46bd      	mov	sp, r7
 800c5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c602:	4770      	bx	lr

0800c604 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c604:	b480      	push	{r7}
 800c606:	b083      	sub	sp, #12
 800c608:	af00      	add	r7, sp, #0
 800c60a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c60c:	bf00      	nop
 800c60e:	370c      	adds	r7, #12
 800c610:	46bd      	mov	sp, r7
 800c612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c616:	4770      	bx	lr

0800c618 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c618:	b480      	push	{r7}
 800c61a:	b083      	sub	sp, #12
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	6078      	str	r0, [r7, #4]
 800c620:	460b      	mov	r3, r1
 800c622:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c624:	bf00      	nop
 800c626:	370c      	adds	r7, #12
 800c628:	46bd      	mov	sp, r7
 800c62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62e:	4770      	bx	lr

0800c630 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c630:	b580      	push	{r7, lr}
 800c632:	b088      	sub	sp, #32
 800c634:	af00      	add	r7, sp, #0
 800c636:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c638:	2300      	movs	r3, #0
 800c63a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	689a      	ldr	r2, [r3, #8]
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	691b      	ldr	r3, [r3, #16]
 800c644:	431a      	orrs	r2, r3
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	695b      	ldr	r3, [r3, #20]
 800c64a:	431a      	orrs	r2, r3
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	69db      	ldr	r3, [r3, #28]
 800c650:	4313      	orrs	r3, r2
 800c652:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	681a      	ldr	r2, [r3, #0]
 800c65a:	4ba6      	ldr	r3, [pc, #664]	@ (800c8f4 <UART_SetConfig+0x2c4>)
 800c65c:	4013      	ands	r3, r2
 800c65e:	687a      	ldr	r2, [r7, #4]
 800c660:	6812      	ldr	r2, [r2, #0]
 800c662:	6979      	ldr	r1, [r7, #20]
 800c664:	430b      	orrs	r3, r1
 800c666:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	685b      	ldr	r3, [r3, #4]
 800c66e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	68da      	ldr	r2, [r3, #12]
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	430a      	orrs	r2, r1
 800c67c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	699b      	ldr	r3, [r3, #24]
 800c682:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	6a1b      	ldr	r3, [r3, #32]
 800c688:	697a      	ldr	r2, [r7, #20]
 800c68a:	4313      	orrs	r3, r2
 800c68c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	689b      	ldr	r3, [r3, #8]
 800c694:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	697a      	ldr	r2, [r7, #20]
 800c69e:	430a      	orrs	r2, r1
 800c6a0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	4a94      	ldr	r2, [pc, #592]	@ (800c8f8 <UART_SetConfig+0x2c8>)
 800c6a8:	4293      	cmp	r3, r2
 800c6aa:	d120      	bne.n	800c6ee <UART_SetConfig+0xbe>
 800c6ac:	4b93      	ldr	r3, [pc, #588]	@ (800c8fc <UART_SetConfig+0x2cc>)
 800c6ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6b2:	f003 0303 	and.w	r3, r3, #3
 800c6b6:	2b03      	cmp	r3, #3
 800c6b8:	d816      	bhi.n	800c6e8 <UART_SetConfig+0xb8>
 800c6ba:	a201      	add	r2, pc, #4	@ (adr r2, 800c6c0 <UART_SetConfig+0x90>)
 800c6bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6c0:	0800c6d1 	.word	0x0800c6d1
 800c6c4:	0800c6dd 	.word	0x0800c6dd
 800c6c8:	0800c6d7 	.word	0x0800c6d7
 800c6cc:	0800c6e3 	.word	0x0800c6e3
 800c6d0:	2301      	movs	r3, #1
 800c6d2:	77fb      	strb	r3, [r7, #31]
 800c6d4:	e150      	b.n	800c978 <UART_SetConfig+0x348>
 800c6d6:	2302      	movs	r3, #2
 800c6d8:	77fb      	strb	r3, [r7, #31]
 800c6da:	e14d      	b.n	800c978 <UART_SetConfig+0x348>
 800c6dc:	2304      	movs	r3, #4
 800c6de:	77fb      	strb	r3, [r7, #31]
 800c6e0:	e14a      	b.n	800c978 <UART_SetConfig+0x348>
 800c6e2:	2308      	movs	r3, #8
 800c6e4:	77fb      	strb	r3, [r7, #31]
 800c6e6:	e147      	b.n	800c978 <UART_SetConfig+0x348>
 800c6e8:	2310      	movs	r3, #16
 800c6ea:	77fb      	strb	r3, [r7, #31]
 800c6ec:	e144      	b.n	800c978 <UART_SetConfig+0x348>
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	4a83      	ldr	r2, [pc, #524]	@ (800c900 <UART_SetConfig+0x2d0>)
 800c6f4:	4293      	cmp	r3, r2
 800c6f6:	d132      	bne.n	800c75e <UART_SetConfig+0x12e>
 800c6f8:	4b80      	ldr	r3, [pc, #512]	@ (800c8fc <UART_SetConfig+0x2cc>)
 800c6fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6fe:	f003 030c 	and.w	r3, r3, #12
 800c702:	2b0c      	cmp	r3, #12
 800c704:	d828      	bhi.n	800c758 <UART_SetConfig+0x128>
 800c706:	a201      	add	r2, pc, #4	@ (adr r2, 800c70c <UART_SetConfig+0xdc>)
 800c708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c70c:	0800c741 	.word	0x0800c741
 800c710:	0800c759 	.word	0x0800c759
 800c714:	0800c759 	.word	0x0800c759
 800c718:	0800c759 	.word	0x0800c759
 800c71c:	0800c74d 	.word	0x0800c74d
 800c720:	0800c759 	.word	0x0800c759
 800c724:	0800c759 	.word	0x0800c759
 800c728:	0800c759 	.word	0x0800c759
 800c72c:	0800c747 	.word	0x0800c747
 800c730:	0800c759 	.word	0x0800c759
 800c734:	0800c759 	.word	0x0800c759
 800c738:	0800c759 	.word	0x0800c759
 800c73c:	0800c753 	.word	0x0800c753
 800c740:	2300      	movs	r3, #0
 800c742:	77fb      	strb	r3, [r7, #31]
 800c744:	e118      	b.n	800c978 <UART_SetConfig+0x348>
 800c746:	2302      	movs	r3, #2
 800c748:	77fb      	strb	r3, [r7, #31]
 800c74a:	e115      	b.n	800c978 <UART_SetConfig+0x348>
 800c74c:	2304      	movs	r3, #4
 800c74e:	77fb      	strb	r3, [r7, #31]
 800c750:	e112      	b.n	800c978 <UART_SetConfig+0x348>
 800c752:	2308      	movs	r3, #8
 800c754:	77fb      	strb	r3, [r7, #31]
 800c756:	e10f      	b.n	800c978 <UART_SetConfig+0x348>
 800c758:	2310      	movs	r3, #16
 800c75a:	77fb      	strb	r3, [r7, #31]
 800c75c:	e10c      	b.n	800c978 <UART_SetConfig+0x348>
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	4a68      	ldr	r2, [pc, #416]	@ (800c904 <UART_SetConfig+0x2d4>)
 800c764:	4293      	cmp	r3, r2
 800c766:	d120      	bne.n	800c7aa <UART_SetConfig+0x17a>
 800c768:	4b64      	ldr	r3, [pc, #400]	@ (800c8fc <UART_SetConfig+0x2cc>)
 800c76a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c76e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c772:	2b30      	cmp	r3, #48	@ 0x30
 800c774:	d013      	beq.n	800c79e <UART_SetConfig+0x16e>
 800c776:	2b30      	cmp	r3, #48	@ 0x30
 800c778:	d814      	bhi.n	800c7a4 <UART_SetConfig+0x174>
 800c77a:	2b20      	cmp	r3, #32
 800c77c:	d009      	beq.n	800c792 <UART_SetConfig+0x162>
 800c77e:	2b20      	cmp	r3, #32
 800c780:	d810      	bhi.n	800c7a4 <UART_SetConfig+0x174>
 800c782:	2b00      	cmp	r3, #0
 800c784:	d002      	beq.n	800c78c <UART_SetConfig+0x15c>
 800c786:	2b10      	cmp	r3, #16
 800c788:	d006      	beq.n	800c798 <UART_SetConfig+0x168>
 800c78a:	e00b      	b.n	800c7a4 <UART_SetConfig+0x174>
 800c78c:	2300      	movs	r3, #0
 800c78e:	77fb      	strb	r3, [r7, #31]
 800c790:	e0f2      	b.n	800c978 <UART_SetConfig+0x348>
 800c792:	2302      	movs	r3, #2
 800c794:	77fb      	strb	r3, [r7, #31]
 800c796:	e0ef      	b.n	800c978 <UART_SetConfig+0x348>
 800c798:	2304      	movs	r3, #4
 800c79a:	77fb      	strb	r3, [r7, #31]
 800c79c:	e0ec      	b.n	800c978 <UART_SetConfig+0x348>
 800c79e:	2308      	movs	r3, #8
 800c7a0:	77fb      	strb	r3, [r7, #31]
 800c7a2:	e0e9      	b.n	800c978 <UART_SetConfig+0x348>
 800c7a4:	2310      	movs	r3, #16
 800c7a6:	77fb      	strb	r3, [r7, #31]
 800c7a8:	e0e6      	b.n	800c978 <UART_SetConfig+0x348>
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	4a56      	ldr	r2, [pc, #344]	@ (800c908 <UART_SetConfig+0x2d8>)
 800c7b0:	4293      	cmp	r3, r2
 800c7b2:	d120      	bne.n	800c7f6 <UART_SetConfig+0x1c6>
 800c7b4:	4b51      	ldr	r3, [pc, #324]	@ (800c8fc <UART_SetConfig+0x2cc>)
 800c7b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7ba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c7be:	2bc0      	cmp	r3, #192	@ 0xc0
 800c7c0:	d013      	beq.n	800c7ea <UART_SetConfig+0x1ba>
 800c7c2:	2bc0      	cmp	r3, #192	@ 0xc0
 800c7c4:	d814      	bhi.n	800c7f0 <UART_SetConfig+0x1c0>
 800c7c6:	2b80      	cmp	r3, #128	@ 0x80
 800c7c8:	d009      	beq.n	800c7de <UART_SetConfig+0x1ae>
 800c7ca:	2b80      	cmp	r3, #128	@ 0x80
 800c7cc:	d810      	bhi.n	800c7f0 <UART_SetConfig+0x1c0>
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d002      	beq.n	800c7d8 <UART_SetConfig+0x1a8>
 800c7d2:	2b40      	cmp	r3, #64	@ 0x40
 800c7d4:	d006      	beq.n	800c7e4 <UART_SetConfig+0x1b4>
 800c7d6:	e00b      	b.n	800c7f0 <UART_SetConfig+0x1c0>
 800c7d8:	2300      	movs	r3, #0
 800c7da:	77fb      	strb	r3, [r7, #31]
 800c7dc:	e0cc      	b.n	800c978 <UART_SetConfig+0x348>
 800c7de:	2302      	movs	r3, #2
 800c7e0:	77fb      	strb	r3, [r7, #31]
 800c7e2:	e0c9      	b.n	800c978 <UART_SetConfig+0x348>
 800c7e4:	2304      	movs	r3, #4
 800c7e6:	77fb      	strb	r3, [r7, #31]
 800c7e8:	e0c6      	b.n	800c978 <UART_SetConfig+0x348>
 800c7ea:	2308      	movs	r3, #8
 800c7ec:	77fb      	strb	r3, [r7, #31]
 800c7ee:	e0c3      	b.n	800c978 <UART_SetConfig+0x348>
 800c7f0:	2310      	movs	r3, #16
 800c7f2:	77fb      	strb	r3, [r7, #31]
 800c7f4:	e0c0      	b.n	800c978 <UART_SetConfig+0x348>
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	4a44      	ldr	r2, [pc, #272]	@ (800c90c <UART_SetConfig+0x2dc>)
 800c7fc:	4293      	cmp	r3, r2
 800c7fe:	d125      	bne.n	800c84c <UART_SetConfig+0x21c>
 800c800:	4b3e      	ldr	r3, [pc, #248]	@ (800c8fc <UART_SetConfig+0x2cc>)
 800c802:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c806:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c80a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c80e:	d017      	beq.n	800c840 <UART_SetConfig+0x210>
 800c810:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c814:	d817      	bhi.n	800c846 <UART_SetConfig+0x216>
 800c816:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c81a:	d00b      	beq.n	800c834 <UART_SetConfig+0x204>
 800c81c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c820:	d811      	bhi.n	800c846 <UART_SetConfig+0x216>
 800c822:	2b00      	cmp	r3, #0
 800c824:	d003      	beq.n	800c82e <UART_SetConfig+0x1fe>
 800c826:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c82a:	d006      	beq.n	800c83a <UART_SetConfig+0x20a>
 800c82c:	e00b      	b.n	800c846 <UART_SetConfig+0x216>
 800c82e:	2300      	movs	r3, #0
 800c830:	77fb      	strb	r3, [r7, #31]
 800c832:	e0a1      	b.n	800c978 <UART_SetConfig+0x348>
 800c834:	2302      	movs	r3, #2
 800c836:	77fb      	strb	r3, [r7, #31]
 800c838:	e09e      	b.n	800c978 <UART_SetConfig+0x348>
 800c83a:	2304      	movs	r3, #4
 800c83c:	77fb      	strb	r3, [r7, #31]
 800c83e:	e09b      	b.n	800c978 <UART_SetConfig+0x348>
 800c840:	2308      	movs	r3, #8
 800c842:	77fb      	strb	r3, [r7, #31]
 800c844:	e098      	b.n	800c978 <UART_SetConfig+0x348>
 800c846:	2310      	movs	r3, #16
 800c848:	77fb      	strb	r3, [r7, #31]
 800c84a:	e095      	b.n	800c978 <UART_SetConfig+0x348>
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	4a2f      	ldr	r2, [pc, #188]	@ (800c910 <UART_SetConfig+0x2e0>)
 800c852:	4293      	cmp	r3, r2
 800c854:	d125      	bne.n	800c8a2 <UART_SetConfig+0x272>
 800c856:	4b29      	ldr	r3, [pc, #164]	@ (800c8fc <UART_SetConfig+0x2cc>)
 800c858:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c85c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c860:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c864:	d017      	beq.n	800c896 <UART_SetConfig+0x266>
 800c866:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c86a:	d817      	bhi.n	800c89c <UART_SetConfig+0x26c>
 800c86c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c870:	d00b      	beq.n	800c88a <UART_SetConfig+0x25a>
 800c872:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c876:	d811      	bhi.n	800c89c <UART_SetConfig+0x26c>
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d003      	beq.n	800c884 <UART_SetConfig+0x254>
 800c87c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c880:	d006      	beq.n	800c890 <UART_SetConfig+0x260>
 800c882:	e00b      	b.n	800c89c <UART_SetConfig+0x26c>
 800c884:	2301      	movs	r3, #1
 800c886:	77fb      	strb	r3, [r7, #31]
 800c888:	e076      	b.n	800c978 <UART_SetConfig+0x348>
 800c88a:	2302      	movs	r3, #2
 800c88c:	77fb      	strb	r3, [r7, #31]
 800c88e:	e073      	b.n	800c978 <UART_SetConfig+0x348>
 800c890:	2304      	movs	r3, #4
 800c892:	77fb      	strb	r3, [r7, #31]
 800c894:	e070      	b.n	800c978 <UART_SetConfig+0x348>
 800c896:	2308      	movs	r3, #8
 800c898:	77fb      	strb	r3, [r7, #31]
 800c89a:	e06d      	b.n	800c978 <UART_SetConfig+0x348>
 800c89c:	2310      	movs	r3, #16
 800c89e:	77fb      	strb	r3, [r7, #31]
 800c8a0:	e06a      	b.n	800c978 <UART_SetConfig+0x348>
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	4a1b      	ldr	r2, [pc, #108]	@ (800c914 <UART_SetConfig+0x2e4>)
 800c8a8:	4293      	cmp	r3, r2
 800c8aa:	d138      	bne.n	800c91e <UART_SetConfig+0x2ee>
 800c8ac:	4b13      	ldr	r3, [pc, #76]	@ (800c8fc <UART_SetConfig+0x2cc>)
 800c8ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8b2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800c8b6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c8ba:	d017      	beq.n	800c8ec <UART_SetConfig+0x2bc>
 800c8bc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c8c0:	d82a      	bhi.n	800c918 <UART_SetConfig+0x2e8>
 800c8c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c8c6:	d00b      	beq.n	800c8e0 <UART_SetConfig+0x2b0>
 800c8c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c8cc:	d824      	bhi.n	800c918 <UART_SetConfig+0x2e8>
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d003      	beq.n	800c8da <UART_SetConfig+0x2aa>
 800c8d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c8d6:	d006      	beq.n	800c8e6 <UART_SetConfig+0x2b6>
 800c8d8:	e01e      	b.n	800c918 <UART_SetConfig+0x2e8>
 800c8da:	2300      	movs	r3, #0
 800c8dc:	77fb      	strb	r3, [r7, #31]
 800c8de:	e04b      	b.n	800c978 <UART_SetConfig+0x348>
 800c8e0:	2302      	movs	r3, #2
 800c8e2:	77fb      	strb	r3, [r7, #31]
 800c8e4:	e048      	b.n	800c978 <UART_SetConfig+0x348>
 800c8e6:	2304      	movs	r3, #4
 800c8e8:	77fb      	strb	r3, [r7, #31]
 800c8ea:	e045      	b.n	800c978 <UART_SetConfig+0x348>
 800c8ec:	2308      	movs	r3, #8
 800c8ee:	77fb      	strb	r3, [r7, #31]
 800c8f0:	e042      	b.n	800c978 <UART_SetConfig+0x348>
 800c8f2:	bf00      	nop
 800c8f4:	efff69f3 	.word	0xefff69f3
 800c8f8:	40011000 	.word	0x40011000
 800c8fc:	40023800 	.word	0x40023800
 800c900:	40004400 	.word	0x40004400
 800c904:	40004800 	.word	0x40004800
 800c908:	40004c00 	.word	0x40004c00
 800c90c:	40005000 	.word	0x40005000
 800c910:	40011400 	.word	0x40011400
 800c914:	40007800 	.word	0x40007800
 800c918:	2310      	movs	r3, #16
 800c91a:	77fb      	strb	r3, [r7, #31]
 800c91c:	e02c      	b.n	800c978 <UART_SetConfig+0x348>
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	4a72      	ldr	r2, [pc, #456]	@ (800caec <UART_SetConfig+0x4bc>)
 800c924:	4293      	cmp	r3, r2
 800c926:	d125      	bne.n	800c974 <UART_SetConfig+0x344>
 800c928:	4b71      	ldr	r3, [pc, #452]	@ (800caf0 <UART_SetConfig+0x4c0>)
 800c92a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c92e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c932:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c936:	d017      	beq.n	800c968 <UART_SetConfig+0x338>
 800c938:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c93c:	d817      	bhi.n	800c96e <UART_SetConfig+0x33e>
 800c93e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c942:	d00b      	beq.n	800c95c <UART_SetConfig+0x32c>
 800c944:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c948:	d811      	bhi.n	800c96e <UART_SetConfig+0x33e>
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d003      	beq.n	800c956 <UART_SetConfig+0x326>
 800c94e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c952:	d006      	beq.n	800c962 <UART_SetConfig+0x332>
 800c954:	e00b      	b.n	800c96e <UART_SetConfig+0x33e>
 800c956:	2300      	movs	r3, #0
 800c958:	77fb      	strb	r3, [r7, #31]
 800c95a:	e00d      	b.n	800c978 <UART_SetConfig+0x348>
 800c95c:	2302      	movs	r3, #2
 800c95e:	77fb      	strb	r3, [r7, #31]
 800c960:	e00a      	b.n	800c978 <UART_SetConfig+0x348>
 800c962:	2304      	movs	r3, #4
 800c964:	77fb      	strb	r3, [r7, #31]
 800c966:	e007      	b.n	800c978 <UART_SetConfig+0x348>
 800c968:	2308      	movs	r3, #8
 800c96a:	77fb      	strb	r3, [r7, #31]
 800c96c:	e004      	b.n	800c978 <UART_SetConfig+0x348>
 800c96e:	2310      	movs	r3, #16
 800c970:	77fb      	strb	r3, [r7, #31]
 800c972:	e001      	b.n	800c978 <UART_SetConfig+0x348>
 800c974:	2310      	movs	r3, #16
 800c976:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	69db      	ldr	r3, [r3, #28]
 800c97c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c980:	d15b      	bne.n	800ca3a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800c982:	7ffb      	ldrb	r3, [r7, #31]
 800c984:	2b08      	cmp	r3, #8
 800c986:	d828      	bhi.n	800c9da <UART_SetConfig+0x3aa>
 800c988:	a201      	add	r2, pc, #4	@ (adr r2, 800c990 <UART_SetConfig+0x360>)
 800c98a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c98e:	bf00      	nop
 800c990:	0800c9b5 	.word	0x0800c9b5
 800c994:	0800c9bd 	.word	0x0800c9bd
 800c998:	0800c9c5 	.word	0x0800c9c5
 800c99c:	0800c9db 	.word	0x0800c9db
 800c9a0:	0800c9cb 	.word	0x0800c9cb
 800c9a4:	0800c9db 	.word	0x0800c9db
 800c9a8:	0800c9db 	.word	0x0800c9db
 800c9ac:	0800c9db 	.word	0x0800c9db
 800c9b0:	0800c9d3 	.word	0x0800c9d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c9b4:	f7fc f9bc 	bl	8008d30 <HAL_RCC_GetPCLK1Freq>
 800c9b8:	61b8      	str	r0, [r7, #24]
        break;
 800c9ba:	e013      	b.n	800c9e4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c9bc:	f7fc f9cc 	bl	8008d58 <HAL_RCC_GetPCLK2Freq>
 800c9c0:	61b8      	str	r0, [r7, #24]
        break;
 800c9c2:	e00f      	b.n	800c9e4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c9c4:	4b4b      	ldr	r3, [pc, #300]	@ (800caf4 <UART_SetConfig+0x4c4>)
 800c9c6:	61bb      	str	r3, [r7, #24]
        break;
 800c9c8:	e00c      	b.n	800c9e4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c9ca:	f7fc f89f 	bl	8008b0c <HAL_RCC_GetSysClockFreq>
 800c9ce:	61b8      	str	r0, [r7, #24]
        break;
 800c9d0:	e008      	b.n	800c9e4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c9d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c9d6:	61bb      	str	r3, [r7, #24]
        break;
 800c9d8:	e004      	b.n	800c9e4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800c9da:	2300      	movs	r3, #0
 800c9dc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800c9de:	2301      	movs	r3, #1
 800c9e0:	77bb      	strb	r3, [r7, #30]
        break;
 800c9e2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c9e4:	69bb      	ldr	r3, [r7, #24]
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d074      	beq.n	800cad4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c9ea:	69bb      	ldr	r3, [r7, #24]
 800c9ec:	005a      	lsls	r2, r3, #1
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	685b      	ldr	r3, [r3, #4]
 800c9f2:	085b      	lsrs	r3, r3, #1
 800c9f4:	441a      	add	r2, r3
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	685b      	ldr	r3, [r3, #4]
 800c9fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9fe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ca00:	693b      	ldr	r3, [r7, #16]
 800ca02:	2b0f      	cmp	r3, #15
 800ca04:	d916      	bls.n	800ca34 <UART_SetConfig+0x404>
 800ca06:	693b      	ldr	r3, [r7, #16]
 800ca08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ca0c:	d212      	bcs.n	800ca34 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ca0e:	693b      	ldr	r3, [r7, #16]
 800ca10:	b29b      	uxth	r3, r3
 800ca12:	f023 030f 	bic.w	r3, r3, #15
 800ca16:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ca18:	693b      	ldr	r3, [r7, #16]
 800ca1a:	085b      	lsrs	r3, r3, #1
 800ca1c:	b29b      	uxth	r3, r3
 800ca1e:	f003 0307 	and.w	r3, r3, #7
 800ca22:	b29a      	uxth	r2, r3
 800ca24:	89fb      	ldrh	r3, [r7, #14]
 800ca26:	4313      	orrs	r3, r2
 800ca28:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	89fa      	ldrh	r2, [r7, #14]
 800ca30:	60da      	str	r2, [r3, #12]
 800ca32:	e04f      	b.n	800cad4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800ca34:	2301      	movs	r3, #1
 800ca36:	77bb      	strb	r3, [r7, #30]
 800ca38:	e04c      	b.n	800cad4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ca3a:	7ffb      	ldrb	r3, [r7, #31]
 800ca3c:	2b08      	cmp	r3, #8
 800ca3e:	d828      	bhi.n	800ca92 <UART_SetConfig+0x462>
 800ca40:	a201      	add	r2, pc, #4	@ (adr r2, 800ca48 <UART_SetConfig+0x418>)
 800ca42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca46:	bf00      	nop
 800ca48:	0800ca6d 	.word	0x0800ca6d
 800ca4c:	0800ca75 	.word	0x0800ca75
 800ca50:	0800ca7d 	.word	0x0800ca7d
 800ca54:	0800ca93 	.word	0x0800ca93
 800ca58:	0800ca83 	.word	0x0800ca83
 800ca5c:	0800ca93 	.word	0x0800ca93
 800ca60:	0800ca93 	.word	0x0800ca93
 800ca64:	0800ca93 	.word	0x0800ca93
 800ca68:	0800ca8b 	.word	0x0800ca8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ca6c:	f7fc f960 	bl	8008d30 <HAL_RCC_GetPCLK1Freq>
 800ca70:	61b8      	str	r0, [r7, #24]
        break;
 800ca72:	e013      	b.n	800ca9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ca74:	f7fc f970 	bl	8008d58 <HAL_RCC_GetPCLK2Freq>
 800ca78:	61b8      	str	r0, [r7, #24]
        break;
 800ca7a:	e00f      	b.n	800ca9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ca7c:	4b1d      	ldr	r3, [pc, #116]	@ (800caf4 <UART_SetConfig+0x4c4>)
 800ca7e:	61bb      	str	r3, [r7, #24]
        break;
 800ca80:	e00c      	b.n	800ca9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ca82:	f7fc f843 	bl	8008b0c <HAL_RCC_GetSysClockFreq>
 800ca86:	61b8      	str	r0, [r7, #24]
        break;
 800ca88:	e008      	b.n	800ca9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ca8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ca8e:	61bb      	str	r3, [r7, #24]
        break;
 800ca90:	e004      	b.n	800ca9c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800ca92:	2300      	movs	r3, #0
 800ca94:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800ca96:	2301      	movs	r3, #1
 800ca98:	77bb      	strb	r3, [r7, #30]
        break;
 800ca9a:	bf00      	nop
    }

    if (pclk != 0U)
 800ca9c:	69bb      	ldr	r3, [r7, #24]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d018      	beq.n	800cad4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	685b      	ldr	r3, [r3, #4]
 800caa6:	085a      	lsrs	r2, r3, #1
 800caa8:	69bb      	ldr	r3, [r7, #24]
 800caaa:	441a      	add	r2, r3
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	685b      	ldr	r3, [r3, #4]
 800cab0:	fbb2 f3f3 	udiv	r3, r2, r3
 800cab4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cab6:	693b      	ldr	r3, [r7, #16]
 800cab8:	2b0f      	cmp	r3, #15
 800caba:	d909      	bls.n	800cad0 <UART_SetConfig+0x4a0>
 800cabc:	693b      	ldr	r3, [r7, #16]
 800cabe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cac2:	d205      	bcs.n	800cad0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cac4:	693b      	ldr	r3, [r7, #16]
 800cac6:	b29a      	uxth	r2, r3
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	60da      	str	r2, [r3, #12]
 800cace:	e001      	b.n	800cad4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800cad0:	2301      	movs	r3, #1
 800cad2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	2200      	movs	r2, #0
 800cad8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	2200      	movs	r2, #0
 800cade:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800cae0:	7fbb      	ldrb	r3, [r7, #30]
}
 800cae2:	4618      	mov	r0, r3
 800cae4:	3720      	adds	r7, #32
 800cae6:	46bd      	mov	sp, r7
 800cae8:	bd80      	pop	{r7, pc}
 800caea:	bf00      	nop
 800caec:	40007c00 	.word	0x40007c00
 800caf0:	40023800 	.word	0x40023800
 800caf4:	00f42400 	.word	0x00f42400

0800caf8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800caf8:	b480      	push	{r7}
 800cafa:	b083      	sub	sp, #12
 800cafc:	af00      	add	r7, sp, #0
 800cafe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb04:	f003 0308 	and.w	r3, r3, #8
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d00a      	beq.n	800cb22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	685b      	ldr	r3, [r3, #4]
 800cb12:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	430a      	orrs	r2, r1
 800cb20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb26:	f003 0301 	and.w	r3, r3, #1
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d00a      	beq.n	800cb44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	685b      	ldr	r3, [r3, #4]
 800cb34:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	430a      	orrs	r2, r1
 800cb42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb48:	f003 0302 	and.w	r3, r3, #2
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d00a      	beq.n	800cb66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	685b      	ldr	r3, [r3, #4]
 800cb56:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	430a      	orrs	r2, r1
 800cb64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb6a:	f003 0304 	and.w	r3, r3, #4
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d00a      	beq.n	800cb88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	685b      	ldr	r3, [r3, #4]
 800cb78:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	430a      	orrs	r2, r1
 800cb86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb8c:	f003 0310 	and.w	r3, r3, #16
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d00a      	beq.n	800cbaa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	689b      	ldr	r3, [r3, #8]
 800cb9a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	430a      	orrs	r2, r1
 800cba8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbae:	f003 0320 	and.w	r3, r3, #32
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d00a      	beq.n	800cbcc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	689b      	ldr	r3, [r3, #8]
 800cbbc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	430a      	orrs	r2, r1
 800cbca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d01a      	beq.n	800cc0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	685b      	ldr	r3, [r3, #4]
 800cbde:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	430a      	orrs	r2, r1
 800cbec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbf2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cbf6:	d10a      	bne.n	800cc0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	685b      	ldr	r3, [r3, #4]
 800cbfe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	430a      	orrs	r2, r1
 800cc0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d00a      	beq.n	800cc30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	685b      	ldr	r3, [r3, #4]
 800cc20:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	430a      	orrs	r2, r1
 800cc2e:	605a      	str	r2, [r3, #4]
  }
}
 800cc30:	bf00      	nop
 800cc32:	370c      	adds	r7, #12
 800cc34:	46bd      	mov	sp, r7
 800cc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc3a:	4770      	bx	lr

0800cc3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cc3c:	b580      	push	{r7, lr}
 800cc3e:	b08c      	sub	sp, #48	@ 0x30
 800cc40:	af02      	add	r7, sp, #8
 800cc42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	2200      	movs	r2, #0
 800cc48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cc4c:	f7f5 fdd6 	bl	80027fc <HAL_GetTick>
 800cc50:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	f003 0308 	and.w	r3, r3, #8
 800cc5c:	2b08      	cmp	r3, #8
 800cc5e:	d12e      	bne.n	800ccbe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cc60:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cc64:	9300      	str	r3, [sp, #0]
 800cc66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc68:	2200      	movs	r2, #0
 800cc6a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800cc6e:	6878      	ldr	r0, [r7, #4]
 800cc70:	f000 f83b 	bl	800ccea <UART_WaitOnFlagUntilTimeout>
 800cc74:	4603      	mov	r3, r0
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d021      	beq.n	800ccbe <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc80:	693b      	ldr	r3, [r7, #16]
 800cc82:	e853 3f00 	ldrex	r3, [r3]
 800cc86:	60fb      	str	r3, [r7, #12]
   return(result);
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cc8e:	623b      	str	r3, [r7, #32]
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	461a      	mov	r2, r3
 800cc96:	6a3b      	ldr	r3, [r7, #32]
 800cc98:	61fb      	str	r3, [r7, #28]
 800cc9a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc9c:	69b9      	ldr	r1, [r7, #24]
 800cc9e:	69fa      	ldr	r2, [r7, #28]
 800cca0:	e841 2300 	strex	r3, r2, [r1]
 800cca4:	617b      	str	r3, [r7, #20]
   return(result);
 800cca6:	697b      	ldr	r3, [r7, #20]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d1e6      	bne.n	800cc7a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	2220      	movs	r2, #32
 800ccb0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	2200      	movs	r2, #0
 800ccb6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ccba:	2303      	movs	r3, #3
 800ccbc:	e011      	b.n	800cce2 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	2220      	movs	r2, #32
 800ccc2:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	2220      	movs	r2, #32
 800ccc8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	2200      	movs	r2, #0
 800ccd0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	2200      	movs	r2, #0
 800ccd6:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	2200      	movs	r2, #0
 800ccdc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800cce0:	2300      	movs	r3, #0
}
 800cce2:	4618      	mov	r0, r3
 800cce4:	3728      	adds	r7, #40	@ 0x28
 800cce6:	46bd      	mov	sp, r7
 800cce8:	bd80      	pop	{r7, pc}

0800ccea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ccea:	b580      	push	{r7, lr}
 800ccec:	b084      	sub	sp, #16
 800ccee:	af00      	add	r7, sp, #0
 800ccf0:	60f8      	str	r0, [r7, #12]
 800ccf2:	60b9      	str	r1, [r7, #8]
 800ccf4:	603b      	str	r3, [r7, #0]
 800ccf6:	4613      	mov	r3, r2
 800ccf8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ccfa:	e04f      	b.n	800cd9c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ccfc:	69bb      	ldr	r3, [r7, #24]
 800ccfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd02:	d04b      	beq.n	800cd9c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cd04:	f7f5 fd7a 	bl	80027fc <HAL_GetTick>
 800cd08:	4602      	mov	r2, r0
 800cd0a:	683b      	ldr	r3, [r7, #0]
 800cd0c:	1ad3      	subs	r3, r2, r3
 800cd0e:	69ba      	ldr	r2, [r7, #24]
 800cd10:	429a      	cmp	r2, r3
 800cd12:	d302      	bcc.n	800cd1a <UART_WaitOnFlagUntilTimeout+0x30>
 800cd14:	69bb      	ldr	r3, [r7, #24]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d101      	bne.n	800cd1e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800cd1a:	2303      	movs	r3, #3
 800cd1c:	e04e      	b.n	800cdbc <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	f003 0304 	and.w	r3, r3, #4
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d037      	beq.n	800cd9c <UART_WaitOnFlagUntilTimeout+0xb2>
 800cd2c:	68bb      	ldr	r3, [r7, #8]
 800cd2e:	2b80      	cmp	r3, #128	@ 0x80
 800cd30:	d034      	beq.n	800cd9c <UART_WaitOnFlagUntilTimeout+0xb2>
 800cd32:	68bb      	ldr	r3, [r7, #8]
 800cd34:	2b40      	cmp	r3, #64	@ 0x40
 800cd36:	d031      	beq.n	800cd9c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	69db      	ldr	r3, [r3, #28]
 800cd3e:	f003 0308 	and.w	r3, r3, #8
 800cd42:	2b08      	cmp	r3, #8
 800cd44:	d110      	bne.n	800cd68 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	2208      	movs	r2, #8
 800cd4c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cd4e:	68f8      	ldr	r0, [r7, #12]
 800cd50:	f000 f9c4 	bl	800d0dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	2208      	movs	r2, #8
 800cd58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	2200      	movs	r2, #0
 800cd60:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800cd64:	2301      	movs	r3, #1
 800cd66:	e029      	b.n	800cdbc <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	69db      	ldr	r3, [r3, #28]
 800cd6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cd72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cd76:	d111      	bne.n	800cd9c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cd80:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cd82:	68f8      	ldr	r0, [r7, #12]
 800cd84:	f000 f9aa 	bl	800d0dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	2220      	movs	r2, #32
 800cd8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	2200      	movs	r2, #0
 800cd94:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800cd98:	2303      	movs	r3, #3
 800cd9a:	e00f      	b.n	800cdbc <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	69da      	ldr	r2, [r3, #28]
 800cda2:	68bb      	ldr	r3, [r7, #8]
 800cda4:	4013      	ands	r3, r2
 800cda6:	68ba      	ldr	r2, [r7, #8]
 800cda8:	429a      	cmp	r2, r3
 800cdaa:	bf0c      	ite	eq
 800cdac:	2301      	moveq	r3, #1
 800cdae:	2300      	movne	r3, #0
 800cdb0:	b2db      	uxtb	r3, r3
 800cdb2:	461a      	mov	r2, r3
 800cdb4:	79fb      	ldrb	r3, [r7, #7]
 800cdb6:	429a      	cmp	r2, r3
 800cdb8:	d0a0      	beq.n	800ccfc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cdba:	2300      	movs	r3, #0
}
 800cdbc:	4618      	mov	r0, r3
 800cdbe:	3710      	adds	r7, #16
 800cdc0:	46bd      	mov	sp, r7
 800cdc2:	bd80      	pop	{r7, pc}

0800cdc4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cdc4:	b480      	push	{r7}
 800cdc6:	b097      	sub	sp, #92	@ 0x5c
 800cdc8:	af00      	add	r7, sp, #0
 800cdca:	60f8      	str	r0, [r7, #12]
 800cdcc:	60b9      	str	r1, [r7, #8]
 800cdce:	4613      	mov	r3, r2
 800cdd0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	68ba      	ldr	r2, [r7, #8]
 800cdd6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	88fa      	ldrh	r2, [r7, #6]
 800cddc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	88fa      	ldrh	r2, [r7, #6]
 800cde4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	2200      	movs	r2, #0
 800cdec:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	689b      	ldr	r3, [r3, #8]
 800cdf2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cdf6:	d10e      	bne.n	800ce16 <UART_Start_Receive_IT+0x52>
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	691b      	ldr	r3, [r3, #16]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d105      	bne.n	800ce0c <UART_Start_Receive_IT+0x48>
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800ce06:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ce0a:	e02d      	b.n	800ce68 <UART_Start_Receive_IT+0xa4>
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	22ff      	movs	r2, #255	@ 0xff
 800ce10:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ce14:	e028      	b.n	800ce68 <UART_Start_Receive_IT+0xa4>
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	689b      	ldr	r3, [r3, #8]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d10d      	bne.n	800ce3a <UART_Start_Receive_IT+0x76>
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	691b      	ldr	r3, [r3, #16]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d104      	bne.n	800ce30 <UART_Start_Receive_IT+0x6c>
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	22ff      	movs	r2, #255	@ 0xff
 800ce2a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ce2e:	e01b      	b.n	800ce68 <UART_Start_Receive_IT+0xa4>
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	227f      	movs	r2, #127	@ 0x7f
 800ce34:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ce38:	e016      	b.n	800ce68 <UART_Start_Receive_IT+0xa4>
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	689b      	ldr	r3, [r3, #8]
 800ce3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ce42:	d10d      	bne.n	800ce60 <UART_Start_Receive_IT+0x9c>
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	691b      	ldr	r3, [r3, #16]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d104      	bne.n	800ce56 <UART_Start_Receive_IT+0x92>
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	227f      	movs	r2, #127	@ 0x7f
 800ce50:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ce54:	e008      	b.n	800ce68 <UART_Start_Receive_IT+0xa4>
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	223f      	movs	r2, #63	@ 0x3f
 800ce5a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800ce5e:	e003      	b.n	800ce68 <UART_Start_Receive_IT+0xa4>
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	2200      	movs	r2, #0
 800ce64:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	2222      	movs	r2, #34	@ 0x22
 800ce74:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	3308      	adds	r3, #8
 800ce7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce82:	e853 3f00 	ldrex	r3, [r3]
 800ce86:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ce88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce8a:	f043 0301 	orr.w	r3, r3, #1
 800ce8e:	657b      	str	r3, [r7, #84]	@ 0x54
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	3308      	adds	r3, #8
 800ce96:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ce98:	64ba      	str	r2, [r7, #72]	@ 0x48
 800ce9a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce9c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ce9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cea0:	e841 2300 	strex	r3, r2, [r1]
 800cea4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800cea6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d1e5      	bne.n	800ce78 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	689b      	ldr	r3, [r3, #8]
 800ceb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ceb4:	d107      	bne.n	800cec6 <UART_Start_Receive_IT+0x102>
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	691b      	ldr	r3, [r3, #16]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d103      	bne.n	800cec6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	4a21      	ldr	r2, [pc, #132]	@ (800cf48 <UART_Start_Receive_IT+0x184>)
 800cec2:	669a      	str	r2, [r3, #104]	@ 0x68
 800cec4:	e002      	b.n	800cecc <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	4a20      	ldr	r2, [pc, #128]	@ (800cf4c <UART_Start_Receive_IT+0x188>)
 800ceca:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	691b      	ldr	r3, [r3, #16]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d019      	beq.n	800cf08 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ceda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cedc:	e853 3f00 	ldrex	r3, [r3]
 800cee0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cee4:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800cee8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	461a      	mov	r2, r3
 800cef0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cef2:	637b      	str	r3, [r7, #52]	@ 0x34
 800cef4:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cef6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800cef8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cefa:	e841 2300 	strex	r3, r2, [r1]
 800cefe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800cf00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d1e6      	bne.n	800ced4 <UART_Start_Receive_IT+0x110>
 800cf06:	e018      	b.n	800cf3a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf0e:	697b      	ldr	r3, [r7, #20]
 800cf10:	e853 3f00 	ldrex	r3, [r3]
 800cf14:	613b      	str	r3, [r7, #16]
   return(result);
 800cf16:	693b      	ldr	r3, [r7, #16]
 800cf18:	f043 0320 	orr.w	r3, r3, #32
 800cf1c:	653b      	str	r3, [r7, #80]	@ 0x50
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	461a      	mov	r2, r3
 800cf24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf26:	623b      	str	r3, [r7, #32]
 800cf28:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf2a:	69f9      	ldr	r1, [r7, #28]
 800cf2c:	6a3a      	ldr	r2, [r7, #32]
 800cf2e:	e841 2300 	strex	r3, r2, [r1]
 800cf32:	61bb      	str	r3, [r7, #24]
   return(result);
 800cf34:	69bb      	ldr	r3, [r7, #24]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d1e6      	bne.n	800cf08 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800cf3a:	2300      	movs	r3, #0
}
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	375c      	adds	r7, #92	@ 0x5c
 800cf40:	46bd      	mov	sp, r7
 800cf42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf46:	4770      	bx	lr
 800cf48:	0800d83b 	.word	0x0800d83b
 800cf4c:	0800d693 	.word	0x0800d693

0800cf50 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cf50:	b580      	push	{r7, lr}
 800cf52:	b096      	sub	sp, #88	@ 0x58
 800cf54:	af00      	add	r7, sp, #0
 800cf56:	60f8      	str	r0, [r7, #12]
 800cf58:	60b9      	str	r1, [r7, #8]
 800cf5a:	4613      	mov	r3, r2
 800cf5c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	68ba      	ldr	r2, [r7, #8]
 800cf62:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	88fa      	ldrh	r2, [r7, #6]
 800cf68:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	2200      	movs	r2, #0
 800cf70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	2222      	movs	r2, #34	@ 0x22
 800cf78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d028      	beq.n	800cfd6 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cf88:	4a3e      	ldr	r2, [pc, #248]	@ (800d084 <UART_Start_Receive_DMA+0x134>)
 800cf8a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cf90:	4a3d      	ldr	r2, [pc, #244]	@ (800d088 <UART_Start_Receive_DMA+0x138>)
 800cf92:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cf98:	4a3c      	ldr	r2, [pc, #240]	@ (800d08c <UART_Start_Receive_DMA+0x13c>)
 800cf9a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cfa0:	2200      	movs	r2, #0
 800cfa2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	3324      	adds	r3, #36	@ 0x24
 800cfae:	4619      	mov	r1, r3
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cfb4:	461a      	mov	r2, r3
 800cfb6:	88fb      	ldrh	r3, [r7, #6]
 800cfb8:	f7f6 fec0 	bl	8003d3c <HAL_DMA_Start_IT>
 800cfbc:	4603      	mov	r3, r0
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d009      	beq.n	800cfd6 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	2210      	movs	r2, #16
 800cfc6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	2220      	movs	r2, #32
 800cfce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800cfd2:	2301      	movs	r3, #1
 800cfd4:	e051      	b.n	800d07a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	691b      	ldr	r3, [r3, #16]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d018      	beq.n	800d010 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfe6:	e853 3f00 	ldrex	r3, [r3]
 800cfea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cfec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cff2:	657b      	str	r3, [r7, #84]	@ 0x54
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	461a      	mov	r2, r3
 800cffa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cffc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cffe:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d000:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d002:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d004:	e841 2300 	strex	r3, r2, [r1]
 800d008:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d00a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d1e6      	bne.n	800cfde <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	3308      	adds	r3, #8
 800d016:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d01a:	e853 3f00 	ldrex	r3, [r3]
 800d01e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d022:	f043 0301 	orr.w	r3, r3, #1
 800d026:	653b      	str	r3, [r7, #80]	@ 0x50
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	3308      	adds	r3, #8
 800d02e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d030:	637a      	str	r2, [r7, #52]	@ 0x34
 800d032:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d034:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d036:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d038:	e841 2300 	strex	r3, r2, [r1]
 800d03c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d03e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d040:	2b00      	cmp	r3, #0
 800d042:	d1e5      	bne.n	800d010 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	3308      	adds	r3, #8
 800d04a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d04c:	697b      	ldr	r3, [r7, #20]
 800d04e:	e853 3f00 	ldrex	r3, [r3]
 800d052:	613b      	str	r3, [r7, #16]
   return(result);
 800d054:	693b      	ldr	r3, [r7, #16]
 800d056:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d05a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	3308      	adds	r3, #8
 800d062:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d064:	623a      	str	r2, [r7, #32]
 800d066:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d068:	69f9      	ldr	r1, [r7, #28]
 800d06a:	6a3a      	ldr	r2, [r7, #32]
 800d06c:	e841 2300 	strex	r3, r2, [r1]
 800d070:	61bb      	str	r3, [r7, #24]
   return(result);
 800d072:	69bb      	ldr	r3, [r7, #24]
 800d074:	2b00      	cmp	r3, #0
 800d076:	d1e5      	bne.n	800d044 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800d078:	2300      	movs	r3, #0
}
 800d07a:	4618      	mov	r0, r3
 800d07c:	3758      	adds	r7, #88	@ 0x58
 800d07e:	46bd      	mov	sp, r7
 800d080:	bd80      	pop	{r7, pc}
 800d082:	bf00      	nop
 800d084:	0800d257 	.word	0x0800d257
 800d088:	0800d3b5 	.word	0x0800d3b5
 800d08c:	0800d427 	.word	0x0800d427

0800d090 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d090:	b480      	push	{r7}
 800d092:	b089      	sub	sp, #36	@ 0x24
 800d094:	af00      	add	r7, sp, #0
 800d096:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	e853 3f00 	ldrex	r3, [r3]
 800d0a4:	60bb      	str	r3, [r7, #8]
   return(result);
 800d0a6:	68bb      	ldr	r3, [r7, #8]
 800d0a8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d0ac:	61fb      	str	r3, [r7, #28]
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	461a      	mov	r2, r3
 800d0b4:	69fb      	ldr	r3, [r7, #28]
 800d0b6:	61bb      	str	r3, [r7, #24]
 800d0b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0ba:	6979      	ldr	r1, [r7, #20]
 800d0bc:	69ba      	ldr	r2, [r7, #24]
 800d0be:	e841 2300 	strex	r3, r2, [r1]
 800d0c2:	613b      	str	r3, [r7, #16]
   return(result);
 800d0c4:	693b      	ldr	r3, [r7, #16]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d1e6      	bne.n	800d098 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	2220      	movs	r2, #32
 800d0ce:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800d0d0:	bf00      	nop
 800d0d2:	3724      	adds	r7, #36	@ 0x24
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0da:	4770      	bx	lr

0800d0dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d0dc:	b480      	push	{r7}
 800d0de:	b095      	sub	sp, #84	@ 0x54
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0ec:	e853 3f00 	ldrex	r3, [r3]
 800d0f0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d0f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	461a      	mov	r2, r3
 800d100:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d102:	643b      	str	r3, [r7, #64]	@ 0x40
 800d104:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d106:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d108:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d10a:	e841 2300 	strex	r3, r2, [r1]
 800d10e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d112:	2b00      	cmp	r3, #0
 800d114:	d1e6      	bne.n	800d0e4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	3308      	adds	r3, #8
 800d11c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d11e:	6a3b      	ldr	r3, [r7, #32]
 800d120:	e853 3f00 	ldrex	r3, [r3]
 800d124:	61fb      	str	r3, [r7, #28]
   return(result);
 800d126:	69fb      	ldr	r3, [r7, #28]
 800d128:	f023 0301 	bic.w	r3, r3, #1
 800d12c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	3308      	adds	r3, #8
 800d134:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d136:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d138:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d13a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d13c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d13e:	e841 2300 	strex	r3, r2, [r1]
 800d142:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d146:	2b00      	cmp	r3, #0
 800d148:	d1e5      	bne.n	800d116 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d14e:	2b01      	cmp	r3, #1
 800d150:	d118      	bne.n	800d184 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	e853 3f00 	ldrex	r3, [r3]
 800d15e:	60bb      	str	r3, [r7, #8]
   return(result);
 800d160:	68bb      	ldr	r3, [r7, #8]
 800d162:	f023 0310 	bic.w	r3, r3, #16
 800d166:	647b      	str	r3, [r7, #68]	@ 0x44
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	461a      	mov	r2, r3
 800d16e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d170:	61bb      	str	r3, [r7, #24]
 800d172:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d174:	6979      	ldr	r1, [r7, #20]
 800d176:	69ba      	ldr	r2, [r7, #24]
 800d178:	e841 2300 	strex	r3, r2, [r1]
 800d17c:	613b      	str	r3, [r7, #16]
   return(result);
 800d17e:	693b      	ldr	r3, [r7, #16]
 800d180:	2b00      	cmp	r3, #0
 800d182:	d1e6      	bne.n	800d152 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	2220      	movs	r2, #32
 800d188:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	2200      	movs	r2, #0
 800d190:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	2200      	movs	r2, #0
 800d196:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800d198:	bf00      	nop
 800d19a:	3754      	adds	r7, #84	@ 0x54
 800d19c:	46bd      	mov	sp, r7
 800d19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a2:	4770      	bx	lr

0800d1a4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d1a4:	b580      	push	{r7, lr}
 800d1a6:	b090      	sub	sp, #64	@ 0x40
 800d1a8:	af00      	add	r7, sp, #0
 800d1aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1b0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	69db      	ldr	r3, [r3, #28]
 800d1b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d1ba:	d037      	beq.n	800d22c <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800d1bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1be:	2200      	movs	r2, #0
 800d1c0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d1c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	3308      	adds	r3, #8
 800d1ca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1ce:	e853 3f00 	ldrex	r3, [r3]
 800d1d2:	623b      	str	r3, [r7, #32]
   return(result);
 800d1d4:	6a3b      	ldr	r3, [r7, #32]
 800d1d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d1da:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d1dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	3308      	adds	r3, #8
 800d1e2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d1e4:	633a      	str	r2, [r7, #48]	@ 0x30
 800d1e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d1ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d1ec:	e841 2300 	strex	r3, r2, [r1]
 800d1f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d1f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d1e5      	bne.n	800d1c4 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d1f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1fe:	693b      	ldr	r3, [r7, #16]
 800d200:	e853 3f00 	ldrex	r3, [r3]
 800d204:	60fb      	str	r3, [r7, #12]
   return(result);
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d20c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d20e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	461a      	mov	r2, r3
 800d214:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d216:	61fb      	str	r3, [r7, #28]
 800d218:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d21a:	69b9      	ldr	r1, [r7, #24]
 800d21c:	69fa      	ldr	r2, [r7, #28]
 800d21e:	e841 2300 	strex	r3, r2, [r1]
 800d222:	617b      	str	r3, [r7, #20]
   return(result);
 800d224:	697b      	ldr	r3, [r7, #20]
 800d226:	2b00      	cmp	r3, #0
 800d228:	d1e6      	bne.n	800d1f8 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d22a:	e002      	b.n	800d232 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800d22c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d22e:	f010 ffaf 	bl	801e190 <HAL_UART_TxCpltCallback>
}
 800d232:	bf00      	nop
 800d234:	3740      	adds	r7, #64	@ 0x40
 800d236:	46bd      	mov	sp, r7
 800d238:	bd80      	pop	{r7, pc}

0800d23a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d23a:	b580      	push	{r7, lr}
 800d23c:	b084      	sub	sp, #16
 800d23e:	af00      	add	r7, sp, #0
 800d240:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d246:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800d248:	68f8      	ldr	r0, [r7, #12]
 800d24a:	f7ff f9c7 	bl	800c5dc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d24e:	bf00      	nop
 800d250:	3710      	adds	r7, #16
 800d252:	46bd      	mov	sp, r7
 800d254:	bd80      	pop	{r7, pc}

0800d256 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d256:	b580      	push	{r7, lr}
 800d258:	b09c      	sub	sp, #112	@ 0x70
 800d25a:	af00      	add	r7, sp, #0
 800d25c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d262:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	69db      	ldr	r3, [r3, #28]
 800d268:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d26c:	d071      	beq.n	800d352 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800d26e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d270:	2200      	movs	r2, #0
 800d272:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d276:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d27c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d27e:	e853 3f00 	ldrex	r3, [r3]
 800d282:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d284:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d286:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d28a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d28c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	461a      	mov	r2, r3
 800d292:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d294:	657b      	str	r3, [r7, #84]	@ 0x54
 800d296:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d298:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d29a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d29c:	e841 2300 	strex	r3, r2, [r1]
 800d2a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d2a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d1e6      	bne.n	800d276 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d2a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	3308      	adds	r3, #8
 800d2ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2b2:	e853 3f00 	ldrex	r3, [r3]
 800d2b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d2b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2ba:	f023 0301 	bic.w	r3, r3, #1
 800d2be:	667b      	str	r3, [r7, #100]	@ 0x64
 800d2c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	3308      	adds	r3, #8
 800d2c6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d2c8:	643a      	str	r2, [r7, #64]	@ 0x40
 800d2ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d2ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d2d0:	e841 2300 	strex	r3, r2, [r1]
 800d2d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d2d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d1e5      	bne.n	800d2a8 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d2dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	3308      	adds	r3, #8
 800d2e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2e4:	6a3b      	ldr	r3, [r7, #32]
 800d2e6:	e853 3f00 	ldrex	r3, [r3]
 800d2ea:	61fb      	str	r3, [r7, #28]
   return(result);
 800d2ec:	69fb      	ldr	r3, [r7, #28]
 800d2ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d2f2:	663b      	str	r3, [r7, #96]	@ 0x60
 800d2f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	3308      	adds	r3, #8
 800d2fa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d2fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d2fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d300:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d302:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d304:	e841 2300 	strex	r3, r2, [r1]
 800d308:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d30a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d1e5      	bne.n	800d2dc <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d310:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d312:	2220      	movs	r2, #32
 800d314:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d318:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d31a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d31c:	2b01      	cmp	r3, #1
 800d31e:	d118      	bne.n	800d352 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d320:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	e853 3f00 	ldrex	r3, [r3]
 800d32c:	60bb      	str	r3, [r7, #8]
   return(result);
 800d32e:	68bb      	ldr	r3, [r7, #8]
 800d330:	f023 0310 	bic.w	r3, r3, #16
 800d334:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d336:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	461a      	mov	r2, r3
 800d33c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d33e:	61bb      	str	r3, [r7, #24]
 800d340:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d342:	6979      	ldr	r1, [r7, #20]
 800d344:	69ba      	ldr	r2, [r7, #24]
 800d346:	e841 2300 	strex	r3, r2, [r1]
 800d34a:	613b      	str	r3, [r7, #16]
   return(result);
 800d34c:	693b      	ldr	r3, [r7, #16]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d1e6      	bne.n	800d320 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d352:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d354:	2200      	movs	r2, #0
 800d356:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d358:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d35a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d35c:	2b01      	cmp	r3, #1
 800d35e:	d122      	bne.n	800d3a6 <UART_DMAReceiveCplt+0x150>
  {
    huart->RxXferCount = 0;
 800d360:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d362:	2200      	movs	r2, #0
 800d364:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	685b      	ldr	r3, [r3, #4]
 800d36e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 800d372:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d374:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d378:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800d37c:	429a      	cmp	r2, r3
 800d37e:	d204      	bcs.n	800d38a <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800d380:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d382:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800d386:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d38a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d38c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800d390:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d392:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d396:	b29b      	uxth	r3, r3
 800d398:	1ad3      	subs	r3, r2, r3
 800d39a:	b29b      	uxth	r3, r3
 800d39c:	4619      	mov	r1, r3
 800d39e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d3a0:	f7ff f93a 	bl	800c618 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d3a4:	e002      	b.n	800d3ac <UART_DMAReceiveCplt+0x156>
    HAL_UART_RxCpltCallback(huart);
 800d3a6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d3a8:	f010 ff12 	bl	801e1d0 <HAL_UART_RxCpltCallback>
}
 800d3ac:	bf00      	nop
 800d3ae:	3770      	adds	r7, #112	@ 0x70
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	bd80      	pop	{r7, pc}

0800d3b4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d3b4:	b580      	push	{r7, lr}
 800d3b6:	b084      	sub	sp, #16
 800d3b8:	af00      	add	r7, sp, #0
 800d3ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3c0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	2201      	movs	r2, #1
 800d3c6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d3cc:	2b01      	cmp	r3, #1
 800d3ce:	d123      	bne.n	800d418 <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d3d6:	085b      	lsrs	r3, r3, #1
 800d3d8:	b29a      	uxth	r2, r3
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	685b      	ldr	r3, [r3, #4]
 800d3e6:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d3ee:	897a      	ldrh	r2, [r7, #10]
 800d3f0:	429a      	cmp	r2, r3
 800d3f2:	d803      	bhi.n	800d3fc <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	897a      	ldrh	r2, [r7, #10]
 800d3f8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d408:	b29b      	uxth	r3, r3
 800d40a:	1ad3      	subs	r3, r2, r3
 800d40c:	b29b      	uxth	r3, r3
 800d40e:	4619      	mov	r1, r3
 800d410:	68f8      	ldr	r0, [r7, #12]
 800d412:	f7ff f901 	bl	800c618 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d416:	e002      	b.n	800d41e <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 800d418:	68f8      	ldr	r0, [r7, #12]
 800d41a:	f7ff f8e9 	bl	800c5f0 <HAL_UART_RxHalfCpltCallback>
}
 800d41e:	bf00      	nop
 800d420:	3710      	adds	r7, #16
 800d422:	46bd      	mov	sp, r7
 800d424:	bd80      	pop	{r7, pc}

0800d426 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d426:	b580      	push	{r7, lr}
 800d428:	b086      	sub	sp, #24
 800d42a:	af00      	add	r7, sp, #0
 800d42c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d432:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d434:	697b      	ldr	r3, [r7, #20]
 800d436:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d438:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d43a:	697b      	ldr	r3, [r7, #20]
 800d43c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d440:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d442:	697b      	ldr	r3, [r7, #20]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	689b      	ldr	r3, [r3, #8]
 800d448:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d44c:	2b80      	cmp	r3, #128	@ 0x80
 800d44e:	d109      	bne.n	800d464 <UART_DMAError+0x3e>
 800d450:	693b      	ldr	r3, [r7, #16]
 800d452:	2b21      	cmp	r3, #33	@ 0x21
 800d454:	d106      	bne.n	800d464 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d456:	697b      	ldr	r3, [r7, #20]
 800d458:	2200      	movs	r2, #0
 800d45a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800d45e:	6978      	ldr	r0, [r7, #20]
 800d460:	f7ff fe16 	bl	800d090 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d464:	697b      	ldr	r3, [r7, #20]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	689b      	ldr	r3, [r3, #8]
 800d46a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d46e:	2b40      	cmp	r3, #64	@ 0x40
 800d470:	d109      	bne.n	800d486 <UART_DMAError+0x60>
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	2b22      	cmp	r3, #34	@ 0x22
 800d476:	d106      	bne.n	800d486 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d478:	697b      	ldr	r3, [r7, #20]
 800d47a:	2200      	movs	r2, #0
 800d47c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800d480:	6978      	ldr	r0, [r7, #20]
 800d482:	f7ff fe2b 	bl	800d0dc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d486:	697b      	ldr	r3, [r7, #20]
 800d488:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d48c:	f043 0210 	orr.w	r2, r3, #16
 800d490:	697b      	ldr	r3, [r7, #20]
 800d492:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d496:	6978      	ldr	r0, [r7, #20]
 800d498:	f7ff f8b4 	bl	800c604 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d49c:	bf00      	nop
 800d49e:	3718      	adds	r7, #24
 800d4a0:	46bd      	mov	sp, r7
 800d4a2:	bd80      	pop	{r7, pc}

0800d4a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d4a4:	b580      	push	{r7, lr}
 800d4a6:	b084      	sub	sp, #16
 800d4a8:	af00      	add	r7, sp, #0
 800d4aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	2200      	movs	r2, #0
 800d4b6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d4ba:	68f8      	ldr	r0, [r7, #12]
 800d4bc:	f7ff f8a2 	bl	800c604 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d4c0:	bf00      	nop
 800d4c2:	3710      	adds	r7, #16
 800d4c4:	46bd      	mov	sp, r7
 800d4c6:	bd80      	pop	{r7, pc}

0800d4c8 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d4c8:	b480      	push	{r7}
 800d4ca:	b08f      	sub	sp, #60	@ 0x3c
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d4d4:	2b21      	cmp	r3, #33	@ 0x21
 800d4d6:	d14c      	bne.n	800d572 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800d4de:	b29b      	uxth	r3, r3
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d132      	bne.n	800d54a <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4ea:	6a3b      	ldr	r3, [r7, #32]
 800d4ec:	e853 3f00 	ldrex	r3, [r3]
 800d4f0:	61fb      	str	r3, [r7, #28]
   return(result);
 800d4f2:	69fb      	ldr	r3, [r7, #28]
 800d4f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d4f8:	637b      	str	r3, [r7, #52]	@ 0x34
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	461a      	mov	r2, r3
 800d500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d502:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d504:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d506:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d508:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d50a:	e841 2300 	strex	r3, r2, [r1]
 800d50e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d512:	2b00      	cmp	r3, #0
 800d514:	d1e6      	bne.n	800d4e4 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	e853 3f00 	ldrex	r3, [r3]
 800d522:	60bb      	str	r3, [r7, #8]
   return(result);
 800d524:	68bb      	ldr	r3, [r7, #8]
 800d526:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d52a:	633b      	str	r3, [r7, #48]	@ 0x30
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	461a      	mov	r2, r3
 800d532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d534:	61bb      	str	r3, [r7, #24]
 800d536:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d538:	6979      	ldr	r1, [r7, #20]
 800d53a:	69ba      	ldr	r2, [r7, #24]
 800d53c:	e841 2300 	strex	r3, r2, [r1]
 800d540:	613b      	str	r3, [r7, #16]
   return(result);
 800d542:	693b      	ldr	r3, [r7, #16]
 800d544:	2b00      	cmp	r3, #0
 800d546:	d1e6      	bne.n	800d516 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800d548:	e013      	b.n	800d572 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d54e:	781a      	ldrb	r2, [r3, #0]
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d55a:	1c5a      	adds	r2, r3, #1
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800d566:	b29b      	uxth	r3, r3
 800d568:	3b01      	subs	r3, #1
 800d56a:	b29a      	uxth	r2, r3
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 800d572:	bf00      	nop
 800d574:	373c      	adds	r7, #60	@ 0x3c
 800d576:	46bd      	mov	sp, r7
 800d578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d57c:	4770      	bx	lr

0800d57e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d57e:	b480      	push	{r7}
 800d580:	b091      	sub	sp, #68	@ 0x44
 800d582:	af00      	add	r7, sp, #0
 800d584:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d58a:	2b21      	cmp	r3, #33	@ 0x21
 800d58c:	d151      	bne.n	800d632 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800d594:	b29b      	uxth	r3, r3
 800d596:	2b00      	cmp	r3, #0
 800d598:	d132      	bne.n	800d600 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5a2:	e853 3f00 	ldrex	r3, [r3]
 800d5a6:	623b      	str	r3, [r7, #32]
   return(result);
 800d5a8:	6a3b      	ldr	r3, [r7, #32]
 800d5aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d5ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	461a      	mov	r2, r3
 800d5b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5b8:	633b      	str	r3, [r7, #48]	@ 0x30
 800d5ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d5be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5c0:	e841 2300 	strex	r3, r2, [r1]
 800d5c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d5c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d1e6      	bne.n	800d59a <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5d2:	693b      	ldr	r3, [r7, #16]
 800d5d4:	e853 3f00 	ldrex	r3, [r3]
 800d5d8:	60fb      	str	r3, [r7, #12]
   return(result);
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d5e0:	637b      	str	r3, [r7, #52]	@ 0x34
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	461a      	mov	r2, r3
 800d5e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5ea:	61fb      	str	r3, [r7, #28]
 800d5ec:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5ee:	69b9      	ldr	r1, [r7, #24]
 800d5f0:	69fa      	ldr	r2, [r7, #28]
 800d5f2:	e841 2300 	strex	r3, r2, [r1]
 800d5f6:	617b      	str	r3, [r7, #20]
   return(result);
 800d5f8:	697b      	ldr	r3, [r7, #20]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d1e6      	bne.n	800d5cc <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800d5fe:	e018      	b.n	800d632 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d604:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800d606:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d608:	881b      	ldrh	r3, [r3, #0]
 800d60a:	461a      	mov	r2, r3
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d614:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d61a:	1c9a      	adds	r2, r3, #2
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800d626:	b29b      	uxth	r3, r3
 800d628:	3b01      	subs	r3, #1
 800d62a:	b29a      	uxth	r2, r3
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 800d632:	bf00      	nop
 800d634:	3744      	adds	r7, #68	@ 0x44
 800d636:	46bd      	mov	sp, r7
 800d638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d63c:	4770      	bx	lr

0800d63e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d63e:	b580      	push	{r7, lr}
 800d640:	b088      	sub	sp, #32
 800d642:	af00      	add	r7, sp, #0
 800d644:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	e853 3f00 	ldrex	r3, [r3]
 800d652:	60bb      	str	r3, [r7, #8]
   return(result);
 800d654:	68bb      	ldr	r3, [r7, #8]
 800d656:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d65a:	61fb      	str	r3, [r7, #28]
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	461a      	mov	r2, r3
 800d662:	69fb      	ldr	r3, [r7, #28]
 800d664:	61bb      	str	r3, [r7, #24]
 800d666:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d668:	6979      	ldr	r1, [r7, #20]
 800d66a:	69ba      	ldr	r2, [r7, #24]
 800d66c:	e841 2300 	strex	r3, r2, [r1]
 800d670:	613b      	str	r3, [r7, #16]
   return(result);
 800d672:	693b      	ldr	r3, [r7, #16]
 800d674:	2b00      	cmp	r3, #0
 800d676:	d1e6      	bne.n	800d646 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	2220      	movs	r2, #32
 800d67c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	2200      	movs	r2, #0
 800d682:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d684:	6878      	ldr	r0, [r7, #4]
 800d686:	f010 fd83 	bl	801e190 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d68a:	bf00      	nop
 800d68c:	3720      	adds	r7, #32
 800d68e:	46bd      	mov	sp, r7
 800d690:	bd80      	pop	{r7, pc}

0800d692 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d692:	b580      	push	{r7, lr}
 800d694:	b09c      	sub	sp, #112	@ 0x70
 800d696:	af00      	add	r7, sp, #0
 800d698:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d6a0:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d6aa:	2b22      	cmp	r3, #34	@ 0x22
 800d6ac:	f040 80b9 	bne.w	800d822 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6b6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d6ba:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800d6be:	b2d9      	uxtb	r1, r3
 800d6c0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d6c4:	b2da      	uxtb	r2, r3
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d6ca:	400a      	ands	r2, r1
 800d6cc:	b2d2      	uxtb	r2, r2
 800d6ce:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d6d4:	1c5a      	adds	r2, r3, #1
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d6e0:	b29b      	uxth	r3, r3
 800d6e2:	3b01      	subs	r3, #1
 800d6e4:	b29a      	uxth	r2, r3
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d6f2:	b29b      	uxth	r3, r3
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	f040 809c 	bne.w	800d832 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d700:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d702:	e853 3f00 	ldrex	r3, [r3]
 800d706:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d708:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d70a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d70e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	461a      	mov	r2, r3
 800d716:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d718:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d71a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d71c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d71e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d720:	e841 2300 	strex	r3, r2, [r1]
 800d724:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d726:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d1e6      	bne.n	800d6fa <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	3308      	adds	r3, #8
 800d732:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d736:	e853 3f00 	ldrex	r3, [r3]
 800d73a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d73c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d73e:	f023 0301 	bic.w	r3, r3, #1
 800d742:	667b      	str	r3, [r7, #100]	@ 0x64
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	3308      	adds	r3, #8
 800d74a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d74c:	647a      	str	r2, [r7, #68]	@ 0x44
 800d74e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d750:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d752:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d754:	e841 2300 	strex	r3, r2, [r1]
 800d758:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d75a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d1e5      	bne.n	800d72c <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	2220      	movs	r2, #32
 800d764:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	2200      	movs	r2, #0
 800d76c:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	2200      	movs	r2, #0
 800d772:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	685b      	ldr	r3, [r3, #4]
 800d77a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d018      	beq.n	800d7b4 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d78a:	e853 3f00 	ldrex	r3, [r3]
 800d78e:	623b      	str	r3, [r7, #32]
   return(result);
 800d790:	6a3b      	ldr	r3, [r7, #32]
 800d792:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d796:	663b      	str	r3, [r7, #96]	@ 0x60
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	461a      	mov	r2, r3
 800d79e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d7a0:	633b      	str	r3, [r7, #48]	@ 0x30
 800d7a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d7a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d7a8:	e841 2300 	strex	r3, r2, [r1]
 800d7ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d7ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d1e6      	bne.n	800d782 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d7b8:	2b01      	cmp	r3, #1
 800d7ba:	d12e      	bne.n	800d81a <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	2200      	movs	r2, #0
 800d7c0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7c8:	693b      	ldr	r3, [r7, #16]
 800d7ca:	e853 3f00 	ldrex	r3, [r3]
 800d7ce:	60fb      	str	r3, [r7, #12]
   return(result);
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	f023 0310 	bic.w	r3, r3, #16
 800d7d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	461a      	mov	r2, r3
 800d7de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d7e0:	61fb      	str	r3, [r7, #28]
 800d7e2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7e4:	69b9      	ldr	r1, [r7, #24]
 800d7e6:	69fa      	ldr	r2, [r7, #28]
 800d7e8:	e841 2300 	strex	r3, r2, [r1]
 800d7ec:	617b      	str	r3, [r7, #20]
   return(result);
 800d7ee:	697b      	ldr	r3, [r7, #20]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d1e6      	bne.n	800d7c2 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	69db      	ldr	r3, [r3, #28]
 800d7fa:	f003 0310 	and.w	r3, r3, #16
 800d7fe:	2b10      	cmp	r3, #16
 800d800:	d103      	bne.n	800d80a <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	2210      	movs	r2, #16
 800d808:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d810:	4619      	mov	r1, r3
 800d812:	6878      	ldr	r0, [r7, #4]
 800d814:	f7fe ff00 	bl	800c618 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d818:	e00b      	b.n	800d832 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800d81a:	6878      	ldr	r0, [r7, #4]
 800d81c:	f010 fcd8 	bl	801e1d0 <HAL_UART_RxCpltCallback>
}
 800d820:	e007      	b.n	800d832 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	699a      	ldr	r2, [r3, #24]
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	f042 0208 	orr.w	r2, r2, #8
 800d830:	619a      	str	r2, [r3, #24]
}
 800d832:	bf00      	nop
 800d834:	3770      	adds	r7, #112	@ 0x70
 800d836:	46bd      	mov	sp, r7
 800d838:	bd80      	pop	{r7, pc}

0800d83a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d83a:	b580      	push	{r7, lr}
 800d83c:	b09c      	sub	sp, #112	@ 0x70
 800d83e:	af00      	add	r7, sp, #0
 800d840:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d848:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d852:	2b22      	cmp	r3, #34	@ 0x22
 800d854:	f040 80b9 	bne.w	800d9ca <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d85e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d866:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800d868:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800d86c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d870:	4013      	ands	r3, r2
 800d872:	b29a      	uxth	r2, r3
 800d874:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d876:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d87c:	1c9a      	adds	r2, r3, #2
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d888:	b29b      	uxth	r3, r3
 800d88a:	3b01      	subs	r3, #1
 800d88c:	b29a      	uxth	r2, r3
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d89a:	b29b      	uxth	r3, r3
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	f040 809c 	bne.w	800d9da <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d8aa:	e853 3f00 	ldrex	r3, [r3]
 800d8ae:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d8b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d8b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d8b6:	667b      	str	r3, [r7, #100]	@ 0x64
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	461a      	mov	r2, r3
 800d8be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d8c0:	657b      	str	r3, [r7, #84]	@ 0x54
 800d8c2:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8c4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d8c6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d8c8:	e841 2300 	strex	r3, r2, [r1]
 800d8cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d8ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d1e6      	bne.n	800d8a2 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	3308      	adds	r3, #8
 800d8da:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8de:	e853 3f00 	ldrex	r3, [r3]
 800d8e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d8e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8e6:	f023 0301 	bic.w	r3, r3, #1
 800d8ea:	663b      	str	r3, [r7, #96]	@ 0x60
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	3308      	adds	r3, #8
 800d8f2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d8f4:	643a      	str	r2, [r7, #64]	@ 0x40
 800d8f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d8fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d8fc:	e841 2300 	strex	r3, r2, [r1]
 800d900:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d904:	2b00      	cmp	r3, #0
 800d906:	d1e5      	bne.n	800d8d4 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	2220      	movs	r2, #32
 800d90c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	2200      	movs	r2, #0
 800d914:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	2200      	movs	r2, #0
 800d91a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	685b      	ldr	r3, [r3, #4]
 800d922:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d926:	2b00      	cmp	r3, #0
 800d928:	d018      	beq.n	800d95c <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d930:	6a3b      	ldr	r3, [r7, #32]
 800d932:	e853 3f00 	ldrex	r3, [r3]
 800d936:	61fb      	str	r3, [r7, #28]
   return(result);
 800d938:	69fb      	ldr	r3, [r7, #28]
 800d93a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d93e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	461a      	mov	r2, r3
 800d946:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d948:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d94a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d94c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d94e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d950:	e841 2300 	strex	r3, r2, [r1]
 800d954:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d1e6      	bne.n	800d92a <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d960:	2b01      	cmp	r3, #1
 800d962:	d12e      	bne.n	800d9c2 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	2200      	movs	r2, #0
 800d968:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	e853 3f00 	ldrex	r3, [r3]
 800d976:	60bb      	str	r3, [r7, #8]
   return(result);
 800d978:	68bb      	ldr	r3, [r7, #8]
 800d97a:	f023 0310 	bic.w	r3, r3, #16
 800d97e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	461a      	mov	r2, r3
 800d986:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d988:	61bb      	str	r3, [r7, #24]
 800d98a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d98c:	6979      	ldr	r1, [r7, #20]
 800d98e:	69ba      	ldr	r2, [r7, #24]
 800d990:	e841 2300 	strex	r3, r2, [r1]
 800d994:	613b      	str	r3, [r7, #16]
   return(result);
 800d996:	693b      	ldr	r3, [r7, #16]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d1e6      	bne.n	800d96a <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	69db      	ldr	r3, [r3, #28]
 800d9a2:	f003 0310 	and.w	r3, r3, #16
 800d9a6:	2b10      	cmp	r3, #16
 800d9a8:	d103      	bne.n	800d9b2 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	2210      	movs	r2, #16
 800d9b0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d9b8:	4619      	mov	r1, r3
 800d9ba:	6878      	ldr	r0, [r7, #4]
 800d9bc:	f7fe fe2c 	bl	800c618 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d9c0:	e00b      	b.n	800d9da <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800d9c2:	6878      	ldr	r0, [r7, #4]
 800d9c4:	f010 fc04 	bl	801e1d0 <HAL_UART_RxCpltCallback>
}
 800d9c8:	e007      	b.n	800d9da <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	699a      	ldr	r2, [r3, #24]
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	f042 0208 	orr.w	r2, r2, #8
 800d9d8:	619a      	str	r2, [r3, #24]
}
 800d9da:	bf00      	nop
 800d9dc:	3770      	adds	r7, #112	@ 0x70
 800d9de:	46bd      	mov	sp, r7
 800d9e0:	bd80      	pop	{r7, pc}
	...

0800d9e4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d9e4:	b084      	sub	sp, #16
 800d9e6:	b580      	push	{r7, lr}
 800d9e8:	b084      	sub	sp, #16
 800d9ea:	af00      	add	r7, sp, #0
 800d9ec:	6078      	str	r0, [r7, #4]
 800d9ee:	f107 001c 	add.w	r0, r7, #28
 800d9f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d9f6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800d9fa:	2b01      	cmp	r3, #1
 800d9fc:	d121      	bne.n	800da42 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da02:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	68da      	ldr	r2, [r3, #12]
 800da0e:	4b21      	ldr	r3, [pc, #132]	@ (800da94 <USB_CoreInit+0xb0>)
 800da10:	4013      	ands	r3, r2
 800da12:	687a      	ldr	r2, [r7, #4]
 800da14:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	68db      	ldr	r3, [r3, #12]
 800da1a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800da22:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800da26:	2b01      	cmp	r3, #1
 800da28:	d105      	bne.n	800da36 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	68db      	ldr	r3, [r3, #12]
 800da2e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800da36:	6878      	ldr	r0, [r7, #4]
 800da38:	f000 fa92 	bl	800df60 <USB_CoreReset>
 800da3c:	4603      	mov	r3, r0
 800da3e:	73fb      	strb	r3, [r7, #15]
 800da40:	e010      	b.n	800da64 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	68db      	ldr	r3, [r3, #12]
 800da46:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800da4e:	6878      	ldr	r0, [r7, #4]
 800da50:	f000 fa86 	bl	800df60 <USB_CoreReset>
 800da54:	4603      	mov	r3, r0
 800da56:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da5c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800da64:	7fbb      	ldrb	r3, [r7, #30]
 800da66:	2b01      	cmp	r3, #1
 800da68:	d10b      	bne.n	800da82 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	689b      	ldr	r3, [r3, #8]
 800da6e:	f043 0206 	orr.w	r2, r3, #6
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	689b      	ldr	r3, [r3, #8]
 800da7a:	f043 0220 	orr.w	r2, r3, #32
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800da82:	7bfb      	ldrb	r3, [r7, #15]
}
 800da84:	4618      	mov	r0, r3
 800da86:	3710      	adds	r7, #16
 800da88:	46bd      	mov	sp, r7
 800da8a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800da8e:	b004      	add	sp, #16
 800da90:	4770      	bx	lr
 800da92:	bf00      	nop
 800da94:	ffbdffbf 	.word	0xffbdffbf

0800da98 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800da98:	b480      	push	{r7}
 800da9a:	b083      	sub	sp, #12
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	689b      	ldr	r3, [r3, #8]
 800daa4:	f023 0201 	bic.w	r2, r3, #1
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800daac:	2300      	movs	r3, #0
}
 800daae:	4618      	mov	r0, r3
 800dab0:	370c      	adds	r7, #12
 800dab2:	46bd      	mov	sp, r7
 800dab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab8:	4770      	bx	lr

0800daba <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800daba:	b580      	push	{r7, lr}
 800dabc:	b084      	sub	sp, #16
 800dabe:	af00      	add	r7, sp, #0
 800dac0:	6078      	str	r0, [r7, #4]
 800dac2:	460b      	mov	r3, r1
 800dac4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800dac6:	2300      	movs	r3, #0
 800dac8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	68db      	ldr	r3, [r3, #12]
 800dace:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800dad6:	78fb      	ldrb	r3, [r7, #3]
 800dad8:	2b01      	cmp	r3, #1
 800dada:	d115      	bne.n	800db08 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	68db      	ldr	r3, [r3, #12]
 800dae0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800dae8:	200a      	movs	r0, #10
 800daea:	f7f4 fe93 	bl	8002814 <HAL_Delay>
      ms += 10U;
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	330a      	adds	r3, #10
 800daf2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800daf4:	6878      	ldr	r0, [r7, #4]
 800daf6:	f000 fa25 	bl	800df44 <USB_GetMode>
 800dafa:	4603      	mov	r3, r0
 800dafc:	2b01      	cmp	r3, #1
 800dafe:	d01e      	beq.n	800db3e <USB_SetCurrentMode+0x84>
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	2bc7      	cmp	r3, #199	@ 0xc7
 800db04:	d9f0      	bls.n	800dae8 <USB_SetCurrentMode+0x2e>
 800db06:	e01a      	b.n	800db3e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800db08:	78fb      	ldrb	r3, [r7, #3]
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d115      	bne.n	800db3a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	68db      	ldr	r3, [r3, #12]
 800db12:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800db1a:	200a      	movs	r0, #10
 800db1c:	f7f4 fe7a 	bl	8002814 <HAL_Delay>
      ms += 10U;
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	330a      	adds	r3, #10
 800db24:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800db26:	6878      	ldr	r0, [r7, #4]
 800db28:	f000 fa0c 	bl	800df44 <USB_GetMode>
 800db2c:	4603      	mov	r3, r0
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d005      	beq.n	800db3e <USB_SetCurrentMode+0x84>
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	2bc7      	cmp	r3, #199	@ 0xc7
 800db36:	d9f0      	bls.n	800db1a <USB_SetCurrentMode+0x60>
 800db38:	e001      	b.n	800db3e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800db3a:	2301      	movs	r3, #1
 800db3c:	e005      	b.n	800db4a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	2bc8      	cmp	r3, #200	@ 0xc8
 800db42:	d101      	bne.n	800db48 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800db44:	2301      	movs	r3, #1
 800db46:	e000      	b.n	800db4a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800db48:	2300      	movs	r3, #0
}
 800db4a:	4618      	mov	r0, r3
 800db4c:	3710      	adds	r7, #16
 800db4e:	46bd      	mov	sp, r7
 800db50:	bd80      	pop	{r7, pc}
	...

0800db54 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800db54:	b084      	sub	sp, #16
 800db56:	b580      	push	{r7, lr}
 800db58:	b086      	sub	sp, #24
 800db5a:	af00      	add	r7, sp, #0
 800db5c:	6078      	str	r0, [r7, #4]
 800db5e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800db62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800db66:	2300      	movs	r3, #0
 800db68:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800db6e:	2300      	movs	r3, #0
 800db70:	613b      	str	r3, [r7, #16]
 800db72:	e009      	b.n	800db88 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800db74:	687a      	ldr	r2, [r7, #4]
 800db76:	693b      	ldr	r3, [r7, #16]
 800db78:	3340      	adds	r3, #64	@ 0x40
 800db7a:	009b      	lsls	r3, r3, #2
 800db7c:	4413      	add	r3, r2
 800db7e:	2200      	movs	r2, #0
 800db80:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800db82:	693b      	ldr	r3, [r7, #16]
 800db84:	3301      	adds	r3, #1
 800db86:	613b      	str	r3, [r7, #16]
 800db88:	693b      	ldr	r3, [r7, #16]
 800db8a:	2b0e      	cmp	r3, #14
 800db8c:	d9f2      	bls.n	800db74 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800db8e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800db92:	2b00      	cmp	r3, #0
 800db94:	d11c      	bne.n	800dbd0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800db9c:	685b      	ldr	r3, [r3, #4]
 800db9e:	68fa      	ldr	r2, [r7, #12]
 800dba0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800dba4:	f043 0302 	orr.w	r3, r3, #2
 800dba8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbae:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	601a      	str	r2, [r3, #0]
 800dbce:	e005      	b.n	800dbdc <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbd4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dbe2:	461a      	mov	r2, r3
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800dbe8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800dbec:	2b01      	cmp	r3, #1
 800dbee:	d10d      	bne.n	800dc0c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800dbf0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d104      	bne.n	800dc02 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800dbf8:	2100      	movs	r1, #0
 800dbfa:	6878      	ldr	r0, [r7, #4]
 800dbfc:	f000 f968 	bl	800ded0 <USB_SetDevSpeed>
 800dc00:	e008      	b.n	800dc14 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800dc02:	2101      	movs	r1, #1
 800dc04:	6878      	ldr	r0, [r7, #4]
 800dc06:	f000 f963 	bl	800ded0 <USB_SetDevSpeed>
 800dc0a:	e003      	b.n	800dc14 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800dc0c:	2103      	movs	r1, #3
 800dc0e:	6878      	ldr	r0, [r7, #4]
 800dc10:	f000 f95e 	bl	800ded0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800dc14:	2110      	movs	r1, #16
 800dc16:	6878      	ldr	r0, [r7, #4]
 800dc18:	f000 f8fa 	bl	800de10 <USB_FlushTxFifo>
 800dc1c:	4603      	mov	r3, r0
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d001      	beq.n	800dc26 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800dc22:	2301      	movs	r3, #1
 800dc24:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800dc26:	6878      	ldr	r0, [r7, #4]
 800dc28:	f000 f924 	bl	800de74 <USB_FlushRxFifo>
 800dc2c:	4603      	mov	r3, r0
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d001      	beq.n	800dc36 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800dc32:	2301      	movs	r3, #1
 800dc34:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dc3c:	461a      	mov	r2, r3
 800dc3e:	2300      	movs	r3, #0
 800dc40:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dc48:	461a      	mov	r2, r3
 800dc4a:	2300      	movs	r3, #0
 800dc4c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dc54:	461a      	mov	r2, r3
 800dc56:	2300      	movs	r3, #0
 800dc58:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	613b      	str	r3, [r7, #16]
 800dc5e:	e043      	b.n	800dce8 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800dc60:	693b      	ldr	r3, [r7, #16]
 800dc62:	015a      	lsls	r2, r3, #5
 800dc64:	68fb      	ldr	r3, [r7, #12]
 800dc66:	4413      	add	r3, r2
 800dc68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800dc72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800dc76:	d118      	bne.n	800dcaa <USB_DevInit+0x156>
    {
      if (i == 0U)
 800dc78:	693b      	ldr	r3, [r7, #16]
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d10a      	bne.n	800dc94 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800dc7e:	693b      	ldr	r3, [r7, #16]
 800dc80:	015a      	lsls	r2, r3, #5
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	4413      	add	r3, r2
 800dc86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dc8a:	461a      	mov	r2, r3
 800dc8c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800dc90:	6013      	str	r3, [r2, #0]
 800dc92:	e013      	b.n	800dcbc <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800dc94:	693b      	ldr	r3, [r7, #16]
 800dc96:	015a      	lsls	r2, r3, #5
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	4413      	add	r3, r2
 800dc9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dca0:	461a      	mov	r2, r3
 800dca2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800dca6:	6013      	str	r3, [r2, #0]
 800dca8:	e008      	b.n	800dcbc <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800dcaa:	693b      	ldr	r3, [r7, #16]
 800dcac:	015a      	lsls	r2, r3, #5
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	4413      	add	r3, r2
 800dcb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dcb6:	461a      	mov	r2, r3
 800dcb8:	2300      	movs	r3, #0
 800dcba:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800dcbc:	693b      	ldr	r3, [r7, #16]
 800dcbe:	015a      	lsls	r2, r3, #5
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	4413      	add	r3, r2
 800dcc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dcc8:	461a      	mov	r2, r3
 800dcca:	2300      	movs	r3, #0
 800dccc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800dcce:	693b      	ldr	r3, [r7, #16]
 800dcd0:	015a      	lsls	r2, r3, #5
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	4413      	add	r3, r2
 800dcd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800dcda:	461a      	mov	r2, r3
 800dcdc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800dce0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dce2:	693b      	ldr	r3, [r7, #16]
 800dce4:	3301      	adds	r3, #1
 800dce6:	613b      	str	r3, [r7, #16]
 800dce8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dcec:	461a      	mov	r2, r3
 800dcee:	693b      	ldr	r3, [r7, #16]
 800dcf0:	4293      	cmp	r3, r2
 800dcf2:	d3b5      	bcc.n	800dc60 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dcf4:	2300      	movs	r3, #0
 800dcf6:	613b      	str	r3, [r7, #16]
 800dcf8:	e043      	b.n	800dd82 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800dcfa:	693b      	ldr	r3, [r7, #16]
 800dcfc:	015a      	lsls	r2, r3, #5
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	4413      	add	r3, r2
 800dd02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800dd0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800dd10:	d118      	bne.n	800dd44 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800dd12:	693b      	ldr	r3, [r7, #16]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d10a      	bne.n	800dd2e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800dd18:	693b      	ldr	r3, [r7, #16]
 800dd1a:	015a      	lsls	r2, r3, #5
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	4413      	add	r3, r2
 800dd20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd24:	461a      	mov	r2, r3
 800dd26:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800dd2a:	6013      	str	r3, [r2, #0]
 800dd2c:	e013      	b.n	800dd56 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800dd2e:	693b      	ldr	r3, [r7, #16]
 800dd30:	015a      	lsls	r2, r3, #5
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	4413      	add	r3, r2
 800dd36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd3a:	461a      	mov	r2, r3
 800dd3c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800dd40:	6013      	str	r3, [r2, #0]
 800dd42:	e008      	b.n	800dd56 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800dd44:	693b      	ldr	r3, [r7, #16]
 800dd46:	015a      	lsls	r2, r3, #5
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	4413      	add	r3, r2
 800dd4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd50:	461a      	mov	r2, r3
 800dd52:	2300      	movs	r3, #0
 800dd54:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800dd56:	693b      	ldr	r3, [r7, #16]
 800dd58:	015a      	lsls	r2, r3, #5
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	4413      	add	r3, r2
 800dd5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd62:	461a      	mov	r2, r3
 800dd64:	2300      	movs	r3, #0
 800dd66:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800dd68:	693b      	ldr	r3, [r7, #16]
 800dd6a:	015a      	lsls	r2, r3, #5
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	4413      	add	r3, r2
 800dd70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dd74:	461a      	mov	r2, r3
 800dd76:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800dd7a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dd7c:	693b      	ldr	r3, [r7, #16]
 800dd7e:	3301      	adds	r3, #1
 800dd80:	613b      	str	r3, [r7, #16]
 800dd82:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dd86:	461a      	mov	r2, r3
 800dd88:	693b      	ldr	r3, [r7, #16]
 800dd8a:	4293      	cmp	r3, r2
 800dd8c:	d3b5      	bcc.n	800dcfa <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dd94:	691b      	ldr	r3, [r3, #16]
 800dd96:	68fa      	ldr	r2, [r7, #12]
 800dd98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800dd9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dda0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	2200      	movs	r2, #0
 800dda6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800ddae:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ddb0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d105      	bne.n	800ddc4 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	699b      	ldr	r3, [r3, #24]
 800ddbc:	f043 0210 	orr.w	r2, r3, #16
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	699a      	ldr	r2, [r3, #24]
 800ddc8:	4b0f      	ldr	r3, [pc, #60]	@ (800de08 <USB_DevInit+0x2b4>)
 800ddca:	4313      	orrs	r3, r2
 800ddcc:	687a      	ldr	r2, [r7, #4]
 800ddce:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ddd0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d005      	beq.n	800dde4 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	699b      	ldr	r3, [r3, #24]
 800dddc:	f043 0208 	orr.w	r2, r3, #8
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800dde4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800dde8:	2b01      	cmp	r3, #1
 800ddea:	d105      	bne.n	800ddf8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	699a      	ldr	r2, [r3, #24]
 800ddf0:	4b06      	ldr	r3, [pc, #24]	@ (800de0c <USB_DevInit+0x2b8>)
 800ddf2:	4313      	orrs	r3, r2
 800ddf4:	687a      	ldr	r2, [r7, #4]
 800ddf6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ddf8:	7dfb      	ldrb	r3, [r7, #23]
}
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	3718      	adds	r7, #24
 800ddfe:	46bd      	mov	sp, r7
 800de00:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800de04:	b004      	add	sp, #16
 800de06:	4770      	bx	lr
 800de08:	803c3800 	.word	0x803c3800
 800de0c:	40000004 	.word	0x40000004

0800de10 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800de10:	b480      	push	{r7}
 800de12:	b085      	sub	sp, #20
 800de14:	af00      	add	r7, sp, #0
 800de16:	6078      	str	r0, [r7, #4]
 800de18:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800de1a:	2300      	movs	r3, #0
 800de1c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	3301      	adds	r3, #1
 800de22:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800de2a:	d901      	bls.n	800de30 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800de2c:	2303      	movs	r3, #3
 800de2e:	e01b      	b.n	800de68 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	691b      	ldr	r3, [r3, #16]
 800de34:	2b00      	cmp	r3, #0
 800de36:	daf2      	bge.n	800de1e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800de38:	2300      	movs	r3, #0
 800de3a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800de3c:	683b      	ldr	r3, [r7, #0]
 800de3e:	019b      	lsls	r3, r3, #6
 800de40:	f043 0220 	orr.w	r2, r3, #32
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	3301      	adds	r3, #1
 800de4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800de54:	d901      	bls.n	800de5a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800de56:	2303      	movs	r3, #3
 800de58:	e006      	b.n	800de68 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	691b      	ldr	r3, [r3, #16]
 800de5e:	f003 0320 	and.w	r3, r3, #32
 800de62:	2b20      	cmp	r3, #32
 800de64:	d0f0      	beq.n	800de48 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800de66:	2300      	movs	r3, #0
}
 800de68:	4618      	mov	r0, r3
 800de6a:	3714      	adds	r7, #20
 800de6c:	46bd      	mov	sp, r7
 800de6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de72:	4770      	bx	lr

0800de74 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800de74:	b480      	push	{r7}
 800de76:	b085      	sub	sp, #20
 800de78:	af00      	add	r7, sp, #0
 800de7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800de7c:	2300      	movs	r3, #0
 800de7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	3301      	adds	r3, #1
 800de84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800de8c:	d901      	bls.n	800de92 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800de8e:	2303      	movs	r3, #3
 800de90:	e018      	b.n	800dec4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	691b      	ldr	r3, [r3, #16]
 800de96:	2b00      	cmp	r3, #0
 800de98:	daf2      	bge.n	800de80 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800de9a:	2300      	movs	r3, #0
 800de9c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	2210      	movs	r2, #16
 800dea2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	3301      	adds	r3, #1
 800dea8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800deb0:	d901      	bls.n	800deb6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800deb2:	2303      	movs	r3, #3
 800deb4:	e006      	b.n	800dec4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	691b      	ldr	r3, [r3, #16]
 800deba:	f003 0310 	and.w	r3, r3, #16
 800debe:	2b10      	cmp	r3, #16
 800dec0:	d0f0      	beq.n	800dea4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800dec2:	2300      	movs	r3, #0
}
 800dec4:	4618      	mov	r0, r3
 800dec6:	3714      	adds	r7, #20
 800dec8:	46bd      	mov	sp, r7
 800deca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dece:	4770      	bx	lr

0800ded0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ded0:	b480      	push	{r7}
 800ded2:	b085      	sub	sp, #20
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	6078      	str	r0, [r7, #4]
 800ded8:	460b      	mov	r3, r1
 800deda:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dee6:	681a      	ldr	r2, [r3, #0]
 800dee8:	78fb      	ldrb	r3, [r7, #3]
 800deea:	68f9      	ldr	r1, [r7, #12]
 800deec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800def0:	4313      	orrs	r3, r2
 800def2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800def4:	2300      	movs	r3, #0
}
 800def6:	4618      	mov	r0, r3
 800def8:	3714      	adds	r7, #20
 800defa:	46bd      	mov	sp, r7
 800defc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df00:	4770      	bx	lr

0800df02 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800df02:	b480      	push	{r7}
 800df04:	b085      	sub	sp, #20
 800df06:	af00      	add	r7, sp, #0
 800df08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	68fa      	ldr	r2, [r7, #12]
 800df18:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800df1c:	f023 0303 	bic.w	r3, r3, #3
 800df20:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800df28:	685b      	ldr	r3, [r3, #4]
 800df2a:	68fa      	ldr	r2, [r7, #12]
 800df2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800df30:	f043 0302 	orr.w	r3, r3, #2
 800df34:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800df36:	2300      	movs	r3, #0
}
 800df38:	4618      	mov	r0, r3
 800df3a:	3714      	adds	r7, #20
 800df3c:	46bd      	mov	sp, r7
 800df3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df42:	4770      	bx	lr

0800df44 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800df44:	b480      	push	{r7}
 800df46:	b083      	sub	sp, #12
 800df48:	af00      	add	r7, sp, #0
 800df4a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	695b      	ldr	r3, [r3, #20]
 800df50:	f003 0301 	and.w	r3, r3, #1
}
 800df54:	4618      	mov	r0, r3
 800df56:	370c      	adds	r7, #12
 800df58:	46bd      	mov	sp, r7
 800df5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5e:	4770      	bx	lr

0800df60 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800df60:	b480      	push	{r7}
 800df62:	b085      	sub	sp, #20
 800df64:	af00      	add	r7, sp, #0
 800df66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800df68:	2300      	movs	r3, #0
 800df6a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	3301      	adds	r3, #1
 800df70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800df78:	d901      	bls.n	800df7e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800df7a:	2303      	movs	r3, #3
 800df7c:	e022      	b.n	800dfc4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	691b      	ldr	r3, [r3, #16]
 800df82:	2b00      	cmp	r3, #0
 800df84:	daf2      	bge.n	800df6c <USB_CoreReset+0xc>

  count = 10U;
 800df86:	230a      	movs	r3, #10
 800df88:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800df8a:	e002      	b.n	800df92 <USB_CoreReset+0x32>
  {
    count--;
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	3b01      	subs	r3, #1
 800df90:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	2b00      	cmp	r3, #0
 800df96:	d1f9      	bne.n	800df8c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	691b      	ldr	r3, [r3, #16]
 800df9c:	f043 0201 	orr.w	r2, r3, #1
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	3301      	adds	r3, #1
 800dfa8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800dfb0:	d901      	bls.n	800dfb6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800dfb2:	2303      	movs	r3, #3
 800dfb4:	e006      	b.n	800dfc4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	691b      	ldr	r3, [r3, #16]
 800dfba:	f003 0301 	and.w	r3, r3, #1
 800dfbe:	2b01      	cmp	r3, #1
 800dfc0:	d0f0      	beq.n	800dfa4 <USB_CoreReset+0x44>

  return HAL_OK;
 800dfc2:	2300      	movs	r3, #0
}
 800dfc4:	4618      	mov	r0, r3
 800dfc6:	3714      	adds	r7, #20
 800dfc8:	46bd      	mov	sp, r7
 800dfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfce:	4770      	bx	lr

0800dfd0 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800dfd0:	b580      	push	{r7, lr}
 800dfd2:	b084      	sub	sp, #16
 800dfd4:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800dfd6:	4b92      	ldr	r3, [pc, #584]	@ (800e220 <MX_LWIP_Init+0x250>)
 800dfd8:	22c0      	movs	r2, #192	@ 0xc0
 800dfda:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800dfdc:	4b90      	ldr	r3, [pc, #576]	@ (800e220 <MX_LWIP_Init+0x250>)
 800dfde:	22a8      	movs	r2, #168	@ 0xa8
 800dfe0:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 100;
 800dfe2:	4b8f      	ldr	r3, [pc, #572]	@ (800e220 <MX_LWIP_Init+0x250>)
 800dfe4:	2264      	movs	r2, #100	@ 0x64
 800dfe6:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 2;
 800dfe8:	4b8d      	ldr	r3, [pc, #564]	@ (800e220 <MX_LWIP_Init+0x250>)
 800dfea:	2202      	movs	r2, #2
 800dfec:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800dfee:	4b8d      	ldr	r3, [pc, #564]	@ (800e224 <MX_LWIP_Init+0x254>)
 800dff0:	22ff      	movs	r2, #255	@ 0xff
 800dff2:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800dff4:	4b8b      	ldr	r3, [pc, #556]	@ (800e224 <MX_LWIP_Init+0x254>)
 800dff6:	22ff      	movs	r2, #255	@ 0xff
 800dff8:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800dffa:	4b8a      	ldr	r3, [pc, #552]	@ (800e224 <MX_LWIP_Init+0x254>)
 800dffc:	22ff      	movs	r2, #255	@ 0xff
 800dffe:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800e000:	4b88      	ldr	r3, [pc, #544]	@ (800e224 <MX_LWIP_Init+0x254>)
 800e002:	2200      	movs	r2, #0
 800e004:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 800e006:	4b88      	ldr	r3, [pc, #544]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e008:	2200      	movs	r2, #0
 800e00a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 800e00c:	4b86      	ldr	r3, [pc, #536]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e00e:	2200      	movs	r2, #0
 800e010:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 800e012:	4b85      	ldr	r3, [pc, #532]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e014:	2200      	movs	r2, #0
 800e016:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 800e018:	4b83      	ldr	r3, [pc, #524]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e01a:	2200      	movs	r2, #0
 800e01c:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800e01e:	2100      	movs	r1, #0
 800e020:	2000      	movs	r0, #0
 800e022:	f005 f863 	bl	80130ec <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800e026:	4b7e      	ldr	r3, [pc, #504]	@ (800e220 <MX_LWIP_Init+0x250>)
 800e028:	781b      	ldrb	r3, [r3, #0]
 800e02a:	061a      	lsls	r2, r3, #24
 800e02c:	4b7c      	ldr	r3, [pc, #496]	@ (800e220 <MX_LWIP_Init+0x250>)
 800e02e:	785b      	ldrb	r3, [r3, #1]
 800e030:	041b      	lsls	r3, r3, #16
 800e032:	431a      	orrs	r2, r3
 800e034:	4b7a      	ldr	r3, [pc, #488]	@ (800e220 <MX_LWIP_Init+0x250>)
 800e036:	789b      	ldrb	r3, [r3, #2]
 800e038:	021b      	lsls	r3, r3, #8
 800e03a:	4313      	orrs	r3, r2
 800e03c:	4a78      	ldr	r2, [pc, #480]	@ (800e220 <MX_LWIP_Init+0x250>)
 800e03e:	78d2      	ldrb	r2, [r2, #3]
 800e040:	4313      	orrs	r3, r2
 800e042:	061a      	lsls	r2, r3, #24
 800e044:	4b76      	ldr	r3, [pc, #472]	@ (800e220 <MX_LWIP_Init+0x250>)
 800e046:	781b      	ldrb	r3, [r3, #0]
 800e048:	0619      	lsls	r1, r3, #24
 800e04a:	4b75      	ldr	r3, [pc, #468]	@ (800e220 <MX_LWIP_Init+0x250>)
 800e04c:	785b      	ldrb	r3, [r3, #1]
 800e04e:	041b      	lsls	r3, r3, #16
 800e050:	4319      	orrs	r1, r3
 800e052:	4b73      	ldr	r3, [pc, #460]	@ (800e220 <MX_LWIP_Init+0x250>)
 800e054:	789b      	ldrb	r3, [r3, #2]
 800e056:	021b      	lsls	r3, r3, #8
 800e058:	430b      	orrs	r3, r1
 800e05a:	4971      	ldr	r1, [pc, #452]	@ (800e220 <MX_LWIP_Init+0x250>)
 800e05c:	78c9      	ldrb	r1, [r1, #3]
 800e05e:	430b      	orrs	r3, r1
 800e060:	021b      	lsls	r3, r3, #8
 800e062:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e066:	431a      	orrs	r2, r3
 800e068:	4b6d      	ldr	r3, [pc, #436]	@ (800e220 <MX_LWIP_Init+0x250>)
 800e06a:	781b      	ldrb	r3, [r3, #0]
 800e06c:	0619      	lsls	r1, r3, #24
 800e06e:	4b6c      	ldr	r3, [pc, #432]	@ (800e220 <MX_LWIP_Init+0x250>)
 800e070:	785b      	ldrb	r3, [r3, #1]
 800e072:	041b      	lsls	r3, r3, #16
 800e074:	4319      	orrs	r1, r3
 800e076:	4b6a      	ldr	r3, [pc, #424]	@ (800e220 <MX_LWIP_Init+0x250>)
 800e078:	789b      	ldrb	r3, [r3, #2]
 800e07a:	021b      	lsls	r3, r3, #8
 800e07c:	430b      	orrs	r3, r1
 800e07e:	4968      	ldr	r1, [pc, #416]	@ (800e220 <MX_LWIP_Init+0x250>)
 800e080:	78c9      	ldrb	r1, [r1, #3]
 800e082:	430b      	orrs	r3, r1
 800e084:	0a1b      	lsrs	r3, r3, #8
 800e086:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800e08a:	431a      	orrs	r2, r3
 800e08c:	4b64      	ldr	r3, [pc, #400]	@ (800e220 <MX_LWIP_Init+0x250>)
 800e08e:	781b      	ldrb	r3, [r3, #0]
 800e090:	0619      	lsls	r1, r3, #24
 800e092:	4b63      	ldr	r3, [pc, #396]	@ (800e220 <MX_LWIP_Init+0x250>)
 800e094:	785b      	ldrb	r3, [r3, #1]
 800e096:	041b      	lsls	r3, r3, #16
 800e098:	4319      	orrs	r1, r3
 800e09a:	4b61      	ldr	r3, [pc, #388]	@ (800e220 <MX_LWIP_Init+0x250>)
 800e09c:	789b      	ldrb	r3, [r3, #2]
 800e09e:	021b      	lsls	r3, r3, #8
 800e0a0:	430b      	orrs	r3, r1
 800e0a2:	495f      	ldr	r1, [pc, #380]	@ (800e220 <MX_LWIP_Init+0x250>)
 800e0a4:	78c9      	ldrb	r1, [r1, #3]
 800e0a6:	430b      	orrs	r3, r1
 800e0a8:	0e1b      	lsrs	r3, r3, #24
 800e0aa:	4313      	orrs	r3, r2
 800e0ac:	4a5f      	ldr	r2, [pc, #380]	@ (800e22c <MX_LWIP_Init+0x25c>)
 800e0ae:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800e0b0:	4b5c      	ldr	r3, [pc, #368]	@ (800e224 <MX_LWIP_Init+0x254>)
 800e0b2:	781b      	ldrb	r3, [r3, #0]
 800e0b4:	061a      	lsls	r2, r3, #24
 800e0b6:	4b5b      	ldr	r3, [pc, #364]	@ (800e224 <MX_LWIP_Init+0x254>)
 800e0b8:	785b      	ldrb	r3, [r3, #1]
 800e0ba:	041b      	lsls	r3, r3, #16
 800e0bc:	431a      	orrs	r2, r3
 800e0be:	4b59      	ldr	r3, [pc, #356]	@ (800e224 <MX_LWIP_Init+0x254>)
 800e0c0:	789b      	ldrb	r3, [r3, #2]
 800e0c2:	021b      	lsls	r3, r3, #8
 800e0c4:	4313      	orrs	r3, r2
 800e0c6:	4a57      	ldr	r2, [pc, #348]	@ (800e224 <MX_LWIP_Init+0x254>)
 800e0c8:	78d2      	ldrb	r2, [r2, #3]
 800e0ca:	4313      	orrs	r3, r2
 800e0cc:	061a      	lsls	r2, r3, #24
 800e0ce:	4b55      	ldr	r3, [pc, #340]	@ (800e224 <MX_LWIP_Init+0x254>)
 800e0d0:	781b      	ldrb	r3, [r3, #0]
 800e0d2:	0619      	lsls	r1, r3, #24
 800e0d4:	4b53      	ldr	r3, [pc, #332]	@ (800e224 <MX_LWIP_Init+0x254>)
 800e0d6:	785b      	ldrb	r3, [r3, #1]
 800e0d8:	041b      	lsls	r3, r3, #16
 800e0da:	4319      	orrs	r1, r3
 800e0dc:	4b51      	ldr	r3, [pc, #324]	@ (800e224 <MX_LWIP_Init+0x254>)
 800e0de:	789b      	ldrb	r3, [r3, #2]
 800e0e0:	021b      	lsls	r3, r3, #8
 800e0e2:	430b      	orrs	r3, r1
 800e0e4:	494f      	ldr	r1, [pc, #316]	@ (800e224 <MX_LWIP_Init+0x254>)
 800e0e6:	78c9      	ldrb	r1, [r1, #3]
 800e0e8:	430b      	orrs	r3, r1
 800e0ea:	021b      	lsls	r3, r3, #8
 800e0ec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e0f0:	431a      	orrs	r2, r3
 800e0f2:	4b4c      	ldr	r3, [pc, #304]	@ (800e224 <MX_LWIP_Init+0x254>)
 800e0f4:	781b      	ldrb	r3, [r3, #0]
 800e0f6:	0619      	lsls	r1, r3, #24
 800e0f8:	4b4a      	ldr	r3, [pc, #296]	@ (800e224 <MX_LWIP_Init+0x254>)
 800e0fa:	785b      	ldrb	r3, [r3, #1]
 800e0fc:	041b      	lsls	r3, r3, #16
 800e0fe:	4319      	orrs	r1, r3
 800e100:	4b48      	ldr	r3, [pc, #288]	@ (800e224 <MX_LWIP_Init+0x254>)
 800e102:	789b      	ldrb	r3, [r3, #2]
 800e104:	021b      	lsls	r3, r3, #8
 800e106:	430b      	orrs	r3, r1
 800e108:	4946      	ldr	r1, [pc, #280]	@ (800e224 <MX_LWIP_Init+0x254>)
 800e10a:	78c9      	ldrb	r1, [r1, #3]
 800e10c:	430b      	orrs	r3, r1
 800e10e:	0a1b      	lsrs	r3, r3, #8
 800e110:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800e114:	431a      	orrs	r2, r3
 800e116:	4b43      	ldr	r3, [pc, #268]	@ (800e224 <MX_LWIP_Init+0x254>)
 800e118:	781b      	ldrb	r3, [r3, #0]
 800e11a:	0619      	lsls	r1, r3, #24
 800e11c:	4b41      	ldr	r3, [pc, #260]	@ (800e224 <MX_LWIP_Init+0x254>)
 800e11e:	785b      	ldrb	r3, [r3, #1]
 800e120:	041b      	lsls	r3, r3, #16
 800e122:	4319      	orrs	r1, r3
 800e124:	4b3f      	ldr	r3, [pc, #252]	@ (800e224 <MX_LWIP_Init+0x254>)
 800e126:	789b      	ldrb	r3, [r3, #2]
 800e128:	021b      	lsls	r3, r3, #8
 800e12a:	430b      	orrs	r3, r1
 800e12c:	493d      	ldr	r1, [pc, #244]	@ (800e224 <MX_LWIP_Init+0x254>)
 800e12e:	78c9      	ldrb	r1, [r1, #3]
 800e130:	430b      	orrs	r3, r1
 800e132:	0e1b      	lsrs	r3, r3, #24
 800e134:	4313      	orrs	r3, r2
 800e136:	4a3e      	ldr	r2, [pc, #248]	@ (800e230 <MX_LWIP_Init+0x260>)
 800e138:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800e13a:	4b3b      	ldr	r3, [pc, #236]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e13c:	781b      	ldrb	r3, [r3, #0]
 800e13e:	061a      	lsls	r2, r3, #24
 800e140:	4b39      	ldr	r3, [pc, #228]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e142:	785b      	ldrb	r3, [r3, #1]
 800e144:	041b      	lsls	r3, r3, #16
 800e146:	431a      	orrs	r2, r3
 800e148:	4b37      	ldr	r3, [pc, #220]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e14a:	789b      	ldrb	r3, [r3, #2]
 800e14c:	021b      	lsls	r3, r3, #8
 800e14e:	4313      	orrs	r3, r2
 800e150:	4a35      	ldr	r2, [pc, #212]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e152:	78d2      	ldrb	r2, [r2, #3]
 800e154:	4313      	orrs	r3, r2
 800e156:	061a      	lsls	r2, r3, #24
 800e158:	4b33      	ldr	r3, [pc, #204]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e15a:	781b      	ldrb	r3, [r3, #0]
 800e15c:	0619      	lsls	r1, r3, #24
 800e15e:	4b32      	ldr	r3, [pc, #200]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e160:	785b      	ldrb	r3, [r3, #1]
 800e162:	041b      	lsls	r3, r3, #16
 800e164:	4319      	orrs	r1, r3
 800e166:	4b30      	ldr	r3, [pc, #192]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e168:	789b      	ldrb	r3, [r3, #2]
 800e16a:	021b      	lsls	r3, r3, #8
 800e16c:	430b      	orrs	r3, r1
 800e16e:	492e      	ldr	r1, [pc, #184]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e170:	78c9      	ldrb	r1, [r1, #3]
 800e172:	430b      	orrs	r3, r1
 800e174:	021b      	lsls	r3, r3, #8
 800e176:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e17a:	431a      	orrs	r2, r3
 800e17c:	4b2a      	ldr	r3, [pc, #168]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e17e:	781b      	ldrb	r3, [r3, #0]
 800e180:	0619      	lsls	r1, r3, #24
 800e182:	4b29      	ldr	r3, [pc, #164]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e184:	785b      	ldrb	r3, [r3, #1]
 800e186:	041b      	lsls	r3, r3, #16
 800e188:	4319      	orrs	r1, r3
 800e18a:	4b27      	ldr	r3, [pc, #156]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e18c:	789b      	ldrb	r3, [r3, #2]
 800e18e:	021b      	lsls	r3, r3, #8
 800e190:	430b      	orrs	r3, r1
 800e192:	4925      	ldr	r1, [pc, #148]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e194:	78c9      	ldrb	r1, [r1, #3]
 800e196:	430b      	orrs	r3, r1
 800e198:	0a1b      	lsrs	r3, r3, #8
 800e19a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800e19e:	431a      	orrs	r2, r3
 800e1a0:	4b21      	ldr	r3, [pc, #132]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e1a2:	781b      	ldrb	r3, [r3, #0]
 800e1a4:	0619      	lsls	r1, r3, #24
 800e1a6:	4b20      	ldr	r3, [pc, #128]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e1a8:	785b      	ldrb	r3, [r3, #1]
 800e1aa:	041b      	lsls	r3, r3, #16
 800e1ac:	4319      	orrs	r1, r3
 800e1ae:	4b1e      	ldr	r3, [pc, #120]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e1b0:	789b      	ldrb	r3, [r3, #2]
 800e1b2:	021b      	lsls	r3, r3, #8
 800e1b4:	430b      	orrs	r3, r1
 800e1b6:	491c      	ldr	r1, [pc, #112]	@ (800e228 <MX_LWIP_Init+0x258>)
 800e1b8:	78c9      	ldrb	r1, [r1, #3]
 800e1ba:	430b      	orrs	r3, r1
 800e1bc:	0e1b      	lsrs	r3, r3, #24
 800e1be:	4313      	orrs	r3, r2
 800e1c0:	4a1c      	ldr	r2, [pc, #112]	@ (800e234 <MX_LWIP_Init+0x264>)
 800e1c2:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800e1c4:	4b1c      	ldr	r3, [pc, #112]	@ (800e238 <MX_LWIP_Init+0x268>)
 800e1c6:	9302      	str	r3, [sp, #8]
 800e1c8:	4b1c      	ldr	r3, [pc, #112]	@ (800e23c <MX_LWIP_Init+0x26c>)
 800e1ca:	9301      	str	r3, [sp, #4]
 800e1cc:	2300      	movs	r3, #0
 800e1ce:	9300      	str	r3, [sp, #0]
 800e1d0:	4b18      	ldr	r3, [pc, #96]	@ (800e234 <MX_LWIP_Init+0x264>)
 800e1d2:	4a17      	ldr	r2, [pc, #92]	@ (800e230 <MX_LWIP_Init+0x260>)
 800e1d4:	4915      	ldr	r1, [pc, #84]	@ (800e22c <MX_LWIP_Init+0x25c>)
 800e1d6:	481a      	ldr	r0, [pc, #104]	@ (800e240 <MX_LWIP_Init+0x270>)
 800e1d8:	f005 fd4e 	bl	8013c78 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800e1dc:	4818      	ldr	r0, [pc, #96]	@ (800e240 <MX_LWIP_Init+0x270>)
 800e1de:	f005 fefd 	bl	8013fdc <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800e1e2:	4817      	ldr	r0, [pc, #92]	@ (800e240 <MX_LWIP_Init+0x270>)
 800e1e4:	f005 ff0a 	bl	8013ffc <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800e1e8:	4916      	ldr	r1, [pc, #88]	@ (800e244 <MX_LWIP_Init+0x274>)
 800e1ea:	4815      	ldr	r0, [pc, #84]	@ (800e240 <MX_LWIP_Init+0x270>)
 800e1ec:	f006 f808 	bl	8014200 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800e1f0:	2224      	movs	r2, #36	@ 0x24
 800e1f2:	2100      	movs	r1, #0
 800e1f4:	4814      	ldr	r0, [pc, #80]	@ (800e248 <MX_LWIP_Init+0x278>)
 800e1f6:	f010 f98c 	bl	801e512 <memset>
  attributes.name = "EthLink";
 800e1fa:	4b13      	ldr	r3, [pc, #76]	@ (800e248 <MX_LWIP_Init+0x278>)
 800e1fc:	4a13      	ldr	r2, [pc, #76]	@ (800e24c <MX_LWIP_Init+0x27c>)
 800e1fe:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800e200:	4b11      	ldr	r3, [pc, #68]	@ (800e248 <MX_LWIP_Init+0x278>)
 800e202:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800e206:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 800e208:	4b0f      	ldr	r3, [pc, #60]	@ (800e248 <MX_LWIP_Init+0x278>)
 800e20a:	2210      	movs	r2, #16
 800e20c:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 800e20e:	4a0e      	ldr	r2, [pc, #56]	@ (800e248 <MX_LWIP_Init+0x278>)
 800e210:	490b      	ldr	r1, [pc, #44]	@ (800e240 <MX_LWIP_Init+0x270>)
 800e212:	480f      	ldr	r0, [pc, #60]	@ (800e250 <MX_LWIP_Init+0x280>)
 800e214:	f000 fdce 	bl	800edb4 <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */
  // printf("IP: %s\n\r", ipaddr_ntoa(&gnetif.ip_addr));
/* USER CODE END 3 */
}
 800e218:	bf00      	nop
 800e21a:	46bd      	mov	sp, r7
 800e21c:	bd80      	pop	{r7, pc}
 800e21e:	bf00      	nop
 800e220:	20000e88 	.word	0x20000e88
 800e224:	20000e8c 	.word	0x20000e8c
 800e228:	20000e90 	.word	0x20000e90
 800e22c:	20000e7c 	.word	0x20000e7c
 800e230:	20000e80 	.word	0x20000e80
 800e234:	20000e84 	.word	0x20000e84
 800e238:	08013029 	.word	0x08013029
 800e23c:	0800e795 	.word	0x0800e795
 800e240:	20000e48 	.word	0x20000e48
 800e244:	0800e255 	.word	0x0800e255
 800e248:	20000e94 	.word	0x20000e94
 800e24c:	0801f4c4 	.word	0x0801f4c4
 800e250:	0800ea6d 	.word	0x0800ea6d

0800e254 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800e254:	b480      	push	{r7}
 800e256:	b083      	sub	sp, #12
 800e258:	af00      	add	r7, sp, #0
 800e25a:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800e25c:	bf00      	nop
 800e25e:	370c      	adds	r7, #12
 800e260:	46bd      	mov	sp, r7
 800e262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e266:	4770      	bx	lr

0800e268 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 800e268:	b480      	push	{r7}
 800e26a:	b087      	sub	sp, #28
 800e26c:	af00      	add	r7, sp, #0
 800e26e:	6078      	str	r0, [r7, #4]
 800e270:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 800e272:	683b      	ldr	r3, [r7, #0]
 800e274:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800e27a:	2320      	movs	r3, #32
 800e27c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800e27e:	f3bf 8f4f 	dsb	sy
}
 800e282:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 800e284:	e00b      	b.n	800e29e <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 800e286:	4a0d      	ldr	r2, [pc, #52]	@ (800e2bc <SCB_InvalidateDCache_by_Addr+0x54>)
 800e288:	693b      	ldr	r3, [r7, #16]
 800e28a:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	693a      	ldr	r2, [r7, #16]
 800e292:	4413      	add	r3, r2
 800e294:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 800e296:	697a      	ldr	r2, [r7, #20]
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	1ad3      	subs	r3, r2, r3
 800e29c:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800e29e:	697b      	ldr	r3, [r7, #20]
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	dcf0      	bgt.n	800e286 <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 800e2a4:	f3bf 8f4f 	dsb	sy
}
 800e2a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800e2aa:	f3bf 8f6f 	isb	sy
}
 800e2ae:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 800e2b0:	bf00      	nop
 800e2b2:	371c      	adds	r7, #28
 800e2b4:	46bd      	mov	sp, r7
 800e2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ba:	4770      	bx	lr
 800e2bc:	e000ed00 	.word	0xe000ed00

0800e2c0 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800e2c0:	b580      	push	{r7, lr}
 800e2c2:	b082      	sub	sp, #8
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800e2c8:	4b04      	ldr	r3, [pc, #16]	@ (800e2dc <HAL_ETH_RxCpltCallback+0x1c>)
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	4618      	mov	r0, r3
 800e2ce:	f001 f88f 	bl	800f3f0 <osSemaphoreRelease>
}
 800e2d2:	bf00      	nop
 800e2d4:	3708      	adds	r7, #8
 800e2d6:	46bd      	mov	sp, r7
 800e2d8:	bd80      	pop	{r7, pc}
 800e2da:	bf00      	nop
 800e2dc:	2000a1c4 	.word	0x2000a1c4

0800e2e0 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800e2e0:	b580      	push	{r7, lr}
 800e2e2:	b082      	sub	sp, #8
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800e2e8:	4b04      	ldr	r3, [pc, #16]	@ (800e2fc <HAL_ETH_TxCpltCallback+0x1c>)
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	4618      	mov	r0, r3
 800e2ee:	f001 f87f 	bl	800f3f0 <osSemaphoreRelease>
}
 800e2f2:	bf00      	nop
 800e2f4:	3708      	adds	r7, #8
 800e2f6:	46bd      	mov	sp, r7
 800e2f8:	bd80      	pop	{r7, pc}
 800e2fa:	bf00      	nop
 800e2fc:	2000a1c8 	.word	0x2000a1c8

0800e300 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800e300:	b580      	push	{r7, lr}
 800e302:	b082      	sub	sp, #8
 800e304:	af00      	add	r7, sp, #0
 800e306:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 800e308:	6878      	ldr	r0, [r7, #4]
 800e30a:	f7f6 fed6 	bl	80050ba <HAL_ETH_GetDMAError>
 800e30e:	4603      	mov	r3, r0
 800e310:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e314:	2b80      	cmp	r3, #128	@ 0x80
 800e316:	d104      	bne.n	800e322 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800e318:	4b04      	ldr	r3, [pc, #16]	@ (800e32c <HAL_ETH_ErrorCallback+0x2c>)
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	4618      	mov	r0, r3
 800e31e:	f001 f867 	bl	800f3f0 <osSemaphoreRelease>
  }
}
 800e322:	bf00      	nop
 800e324:	3708      	adds	r7, #8
 800e326:	46bd      	mov	sp, r7
 800e328:	bd80      	pop	{r7, pc}
 800e32a:	bf00      	nop
 800e32c:	2000a1c4 	.word	0x2000a1c4

0800e330 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800e330:	b580      	push	{r7, lr}
 800e332:	b0aa      	sub	sp, #168	@ 0xa8
 800e334:	af00      	add	r7, sp, #0
 800e336:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800e338:	2300      	movs	r3, #0
 800e33a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 800e33e:	2300      	movs	r3, #0
 800e340:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  int32_t PHYLinkState = 0;
 800e344:	2300      	movs	r3, #0
 800e346:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 800e34a:	f107 0310 	add.w	r3, r7, #16
 800e34e:	2264      	movs	r2, #100	@ 0x64
 800e350:	2100      	movs	r1, #0
 800e352:	4618      	mov	r0, r3
 800e354:	f010 f8dd 	bl	801e512 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800e358:	4b89      	ldr	r3, [pc, #548]	@ (800e580 <low_level_init+0x250>)
 800e35a:	4a8a      	ldr	r2, [pc, #552]	@ (800e584 <low_level_init+0x254>)
 800e35c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800e35e:	2300      	movs	r3, #0
 800e360:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800e362:	2380      	movs	r3, #128	@ 0x80
 800e364:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800e366:	23e1      	movs	r3, #225	@ 0xe1
 800e368:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800e36a:	2300      	movs	r3, #0
 800e36c:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800e36e:	2300      	movs	r3, #0
 800e370:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800e372:	2300      	movs	r3, #0
 800e374:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800e376:	4a82      	ldr	r2, [pc, #520]	@ (800e580 <low_level_init+0x250>)
 800e378:	f107 0308 	add.w	r3, r7, #8
 800e37c:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800e37e:	4b80      	ldr	r3, [pc, #512]	@ (800e580 <low_level_init+0x250>)
 800e380:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800e384:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800e386:	4b7e      	ldr	r3, [pc, #504]	@ (800e580 <low_level_init+0x250>)
 800e388:	4a7f      	ldr	r2, [pc, #508]	@ (800e588 <low_level_init+0x258>)
 800e38a:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800e38c:	4b7c      	ldr	r3, [pc, #496]	@ (800e580 <low_level_init+0x250>)
 800e38e:	4a7f      	ldr	r2, [pc, #508]	@ (800e58c <low_level_init+0x25c>)
 800e390:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800e392:	4b7b      	ldr	r3, [pc, #492]	@ (800e580 <low_level_init+0x250>)
 800e394:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800e398:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800e39a:	4879      	ldr	r0, [pc, #484]	@ (800e580 <low_level_init+0x250>)
 800e39c:	f7f6 f844 	bl	8004428 <HAL_ETH_Init>
 800e3a0:	4603      	mov	r3, r0
 800e3a2:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800e3a6:	2238      	movs	r2, #56	@ 0x38
 800e3a8:	2100      	movs	r1, #0
 800e3aa:	4879      	ldr	r0, [pc, #484]	@ (800e590 <low_level_init+0x260>)
 800e3ac:	f010 f8b1 	bl	801e512 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800e3b0:	4b77      	ldr	r3, [pc, #476]	@ (800e590 <low_level_init+0x260>)
 800e3b2:	2221      	movs	r2, #33	@ 0x21
 800e3b4:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800e3b6:	4b76      	ldr	r3, [pc, #472]	@ (800e590 <low_level_init+0x260>)
 800e3b8:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800e3bc:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800e3be:	4b74      	ldr	r3, [pc, #464]	@ (800e590 <low_level_init+0x260>)
 800e3c0:	2200      	movs	r2, #0
 800e3c2:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800e3c4:	4873      	ldr	r0, [pc, #460]	@ (800e594 <low_level_init+0x264>)
 800e3c6:	f005 fb11 	bl	80139ec <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	2206      	movs	r2, #6
 800e3ce:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800e3d2:	4b6b      	ldr	r3, [pc, #428]	@ (800e580 <low_level_init+0x250>)
 800e3d4:	685b      	ldr	r3, [r3, #4]
 800e3d6:	781a      	ldrb	r2, [r3, #0]
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800e3de:	4b68      	ldr	r3, [pc, #416]	@ (800e580 <low_level_init+0x250>)
 800e3e0:	685b      	ldr	r3, [r3, #4]
 800e3e2:	785a      	ldrb	r2, [r3, #1]
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800e3ea:	4b65      	ldr	r3, [pc, #404]	@ (800e580 <low_level_init+0x250>)
 800e3ec:	685b      	ldr	r3, [r3, #4]
 800e3ee:	789a      	ldrb	r2, [r3, #2]
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800e3f6:	4b62      	ldr	r3, [pc, #392]	@ (800e580 <low_level_init+0x250>)
 800e3f8:	685b      	ldr	r3, [r3, #4]
 800e3fa:	78da      	ldrb	r2, [r3, #3]
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800e402:	4b5f      	ldr	r3, [pc, #380]	@ (800e580 <low_level_init+0x250>)
 800e404:	685b      	ldr	r3, [r3, #4]
 800e406:	791a      	ldrb	r2, [r3, #4]
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800e40e:	4b5c      	ldr	r3, [pc, #368]	@ (800e580 <low_level_init+0x250>)
 800e410:	685b      	ldr	r3, [r3, #4]
 800e412:	795a      	ldrb	r2, [r3, #5]
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800e420:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e428:	f043 030a 	orr.w	r3, r3, #10
 800e42c:	b2da      	uxtb	r2, r3
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800e434:	2200      	movs	r2, #0
 800e436:	2100      	movs	r1, #0
 800e438:	2001      	movs	r0, #1
 800e43a:	f000 fed7 	bl	800f1ec <osSemaphoreNew>
 800e43e:	4603      	mov	r3, r0
 800e440:	4a55      	ldr	r2, [pc, #340]	@ (800e598 <low_level_init+0x268>)
 800e442:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800e444:	2200      	movs	r2, #0
 800e446:	2100      	movs	r1, #0
 800e448:	2001      	movs	r0, #1
 800e44a:	f000 fecf 	bl	800f1ec <osSemaphoreNew>
 800e44e:	4603      	mov	r3, r0
 800e450:	4a52      	ldr	r2, [pc, #328]	@ (800e59c <low_level_init+0x26c>)
 800e452:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800e454:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800e458:	2224      	movs	r2, #36	@ 0x24
 800e45a:	2100      	movs	r1, #0
 800e45c:	4618      	mov	r0, r3
 800e45e:	f010 f858 	bl	801e512 <memset>
  attributes.name = "EthIf";
 800e462:	4b4f      	ldr	r3, [pc, #316]	@ (800e5a0 <low_level_init+0x270>)
 800e464:	677b      	str	r3, [r7, #116]	@ 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800e466:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e46a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  attributes.priority = osPriorityRealtime;
 800e46e:	2330      	movs	r3, #48	@ 0x30
 800e470:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 800e474:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800e478:	461a      	mov	r2, r3
 800e47a:	6879      	ldr	r1, [r7, #4]
 800e47c:	4849      	ldr	r0, [pc, #292]	@ (800e5a4 <low_level_init+0x274>)
 800e47e:	f000 fc99 	bl	800edb4 <osThreadNew>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800e482:	4949      	ldr	r1, [pc, #292]	@ (800e5a8 <low_level_init+0x278>)
 800e484:	4849      	ldr	r0, [pc, #292]	@ (800e5ac <low_level_init+0x27c>)
 800e486:	f7f4 f892 	bl	80025ae <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 800e48a:	4848      	ldr	r0, [pc, #288]	@ (800e5ac <low_level_init+0x27c>)
 800e48c:	f7f4 f8c1 	bl	8002612 <LAN8742_Init>
 800e490:	4603      	mov	r3, r0
 800e492:	2b00      	cmp	r3, #0
 800e494:	d006      	beq.n	800e4a4 <low_level_init+0x174>
  {
    netif_set_link_down(netif);
 800e496:	6878      	ldr	r0, [r7, #4]
 800e498:	f005 fe82 	bl	80141a0 <netif_set_link_down>
    netif_set_down(netif);
 800e49c:	6878      	ldr	r0, [r7, #4]
 800e49e:	f005 fe19 	bl	80140d4 <netif_set_down>
 800e4a2:	e06a      	b.n	800e57a <low_level_init+0x24a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800e4a4:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d164      	bne.n	800e576 <low_level_init+0x246>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800e4ac:	483f      	ldr	r0, [pc, #252]	@ (800e5ac <low_level_init+0x27c>)
 800e4ae:	f7f4 f8fd 	bl	80026ac <LAN8742_GetLinkState>
 800e4b2:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800e4b6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e4ba:	2b01      	cmp	r3, #1
 800e4bc:	dc06      	bgt.n	800e4cc <low_level_init+0x19c>
    {
      netif_set_link_down(netif);
 800e4be:	6878      	ldr	r0, [r7, #4]
 800e4c0:	f005 fe6e 	bl	80141a0 <netif_set_link_down>
      netif_set_down(netif);
 800e4c4:	6878      	ldr	r0, [r7, #4]
 800e4c6:	f005 fe05 	bl	80140d4 <netif_set_down>
 800e4ca:	e056      	b.n	800e57a <low_level_init+0x24a>
    }
    else
    {
      switch (PHYLinkState)
 800e4cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e4d0:	3b02      	subs	r3, #2
 800e4d2:	2b03      	cmp	r3, #3
 800e4d4:	d82a      	bhi.n	800e52c <low_level_init+0x1fc>
 800e4d6:	a201      	add	r2, pc, #4	@ (adr r2, 800e4dc <low_level_init+0x1ac>)
 800e4d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4dc:	0800e4ed 	.word	0x0800e4ed
 800e4e0:	0800e4ff 	.word	0x0800e4ff
 800e4e4:	0800e50f 	.word	0x0800e50f
 800e4e8:	0800e51f 	.word	0x0800e51f
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800e4ec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e4f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800e4f4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e4f8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800e4fc:	e01f      	b.n	800e53e <low_level_init+0x20e>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800e4fe:	2300      	movs	r3, #0
 800e500:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800e504:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e508:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800e50c:	e017      	b.n	800e53e <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800e50e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e512:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800e516:	2300      	movs	r3, #0
 800e518:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800e51c:	e00f      	b.n	800e53e <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800e51e:	2300      	movs	r3, #0
 800e520:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800e524:	2300      	movs	r3, #0
 800e526:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800e52a:	e008      	b.n	800e53e <low_level_init+0x20e>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800e52c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e530:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800e534:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e538:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800e53c:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800e53e:	f107 0310 	add.w	r3, r7, #16
 800e542:	4619      	mov	r1, r3
 800e544:	480e      	ldr	r0, [pc, #56]	@ (800e580 <low_level_init+0x250>)
 800e546:	f7f6 fc57 	bl	8004df8 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800e54a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e54e:	62bb      	str	r3, [r7, #40]	@ 0x28
    MACConf.Speed = speed;
 800e550:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e554:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800e556:	f107 0310 	add.w	r3, r7, #16
 800e55a:	4619      	mov	r1, r3
 800e55c:	4808      	ldr	r0, [pc, #32]	@ (800e580 <low_level_init+0x250>)
 800e55e:	f7f6 fd42 	bl	8004fe6 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800e562:	4807      	ldr	r0, [pc, #28]	@ (800e580 <low_level_init+0x250>)
 800e564:	f7f5 fffa 	bl	800455c <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800e568:	6878      	ldr	r0, [r7, #4]
 800e56a:	f005 fd47 	bl	8013ffc <netif_set_up>
    netif_set_link_up(netif);
 800e56e:	6878      	ldr	r0, [r7, #4]
 800e570:	f005 fde2 	bl	8014138 <netif_set_link_up>
 800e574:	e001      	b.n	800e57a <low_level_init+0x24a>
    }

  }
  else
  {
    Error_Handler();
 800e576:	f7f2 ff59 	bl	800142c <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

}
 800e57a:	37a8      	adds	r7, #168	@ 0xa8
 800e57c:	46bd      	mov	sp, r7
 800e57e:	bd80      	pop	{r7, pc}
 800e580:	2000a1cc 	.word	0x2000a1cc
 800e584:	40028000 	.word	0x40028000
 800e588:	2000012c 	.word	0x2000012c
 800e58c:	2000008c 	.word	0x2000008c
 800e590:	2000a27c 	.word	0x2000a27c
 800e594:	080223a4 	.word	0x080223a4
 800e598:	2000a1c4 	.word	0x2000a1c4
 800e59c:	2000a1c8 	.word	0x2000a1c8
 800e5a0:	0801f4cc 	.word	0x0801f4cc
 800e5a4:	0800e741 	.word	0x0800e741
 800e5a8:	2000000c 	.word	0x2000000c
 800e5ac:	2000a2b4 	.word	0x2000a2b4

0800e5b0 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800e5b0:	b580      	push	{r7, lr}
 800e5b2:	b092      	sub	sp, #72	@ 0x48
 800e5b4:	af00      	add	r7, sp, #0
 800e5b6:	6078      	str	r0, [r7, #4]
 800e5b8:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800e5be:	2300      	movs	r3, #0
 800e5c0:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800e5c8:	f107 030c 	add.w	r3, r7, #12
 800e5cc:	2230      	movs	r2, #48	@ 0x30
 800e5ce:	2100      	movs	r1, #0
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	f00f ff9e 	bl	801e512 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800e5d6:	f107 030c 	add.w	r3, r7, #12
 800e5da:	2230      	movs	r2, #48	@ 0x30
 800e5dc:	2100      	movs	r1, #0
 800e5de:	4618      	mov	r0, r3
 800e5e0:	f00f ff97 	bl	801e512 <memset>

  for(q = p; q != NULL; q = q->next)
 800e5e4:	683b      	ldr	r3, [r7, #0]
 800e5e6:	643b      	str	r3, [r7, #64]	@ 0x40
 800e5e8:	e045      	b.n	800e676 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800e5ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5ec:	2b03      	cmp	r3, #3
 800e5ee:	d902      	bls.n	800e5f6 <low_level_output+0x46>
      return ERR_IF;
 800e5f0:	f06f 030b 	mvn.w	r3, #11
 800e5f4:	e07f      	b.n	800e6f6 <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800e5f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e5f8:	6859      	ldr	r1, [r3, #4]
 800e5fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e5fc:	4613      	mov	r3, r2
 800e5fe:	005b      	lsls	r3, r3, #1
 800e600:	4413      	add	r3, r2
 800e602:	009b      	lsls	r3, r3, #2
 800e604:	3348      	adds	r3, #72	@ 0x48
 800e606:	443b      	add	r3, r7
 800e608:	3b3c      	subs	r3, #60	@ 0x3c
 800e60a:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800e60c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e60e:	895b      	ldrh	r3, [r3, #10]
 800e610:	4619      	mov	r1, r3
 800e612:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e614:	4613      	mov	r3, r2
 800e616:	005b      	lsls	r3, r3, #1
 800e618:	4413      	add	r3, r2
 800e61a:	009b      	lsls	r3, r3, #2
 800e61c:	3348      	adds	r3, #72	@ 0x48
 800e61e:	443b      	add	r3, r7
 800e620:	3b38      	subs	r3, #56	@ 0x38
 800e622:	6019      	str	r1, [r3, #0]

    if(i>0)
 800e624:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e626:	2b00      	cmp	r3, #0
 800e628:	d011      	beq.n	800e64e <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800e62a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e62c:	1e5a      	subs	r2, r3, #1
 800e62e:	f107 000c 	add.w	r0, r7, #12
 800e632:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e634:	460b      	mov	r3, r1
 800e636:	005b      	lsls	r3, r3, #1
 800e638:	440b      	add	r3, r1
 800e63a:	009b      	lsls	r3, r3, #2
 800e63c:	18c1      	adds	r1, r0, r3
 800e63e:	4613      	mov	r3, r2
 800e640:	005b      	lsls	r3, r3, #1
 800e642:	4413      	add	r3, r2
 800e644:	009b      	lsls	r3, r3, #2
 800e646:	3348      	adds	r3, #72	@ 0x48
 800e648:	443b      	add	r3, r7
 800e64a:	3b34      	subs	r3, #52	@ 0x34
 800e64c:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800e64e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d109      	bne.n	800e66a <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800e656:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e658:	4613      	mov	r3, r2
 800e65a:	005b      	lsls	r3, r3, #1
 800e65c:	4413      	add	r3, r2
 800e65e:	009b      	lsls	r3, r3, #2
 800e660:	3348      	adds	r3, #72	@ 0x48
 800e662:	443b      	add	r3, r7
 800e664:	3b34      	subs	r3, #52	@ 0x34
 800e666:	2200      	movs	r2, #0
 800e668:	601a      	str	r2, [r3, #0]
    }

    i++;
 800e66a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e66c:	3301      	adds	r3, #1
 800e66e:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800e670:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	643b      	str	r3, [r7, #64]	@ 0x40
 800e676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d1b6      	bne.n	800e5ea <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800e67c:	683b      	ldr	r3, [r7, #0]
 800e67e:	891b      	ldrh	r3, [r3, #8]
 800e680:	461a      	mov	r2, r3
 800e682:	4b1f      	ldr	r3, [pc, #124]	@ (800e700 <low_level_output+0x150>)
 800e684:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800e686:	4a1e      	ldr	r2, [pc, #120]	@ (800e700 <low_level_output+0x150>)
 800e688:	f107 030c 	add.w	r3, r7, #12
 800e68c:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800e68e:	4a1c      	ldr	r2, [pc, #112]	@ (800e700 <low_level_output+0x150>)
 800e690:	683b      	ldr	r3, [r7, #0]
 800e692:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800e694:	6838      	ldr	r0, [r7, #0]
 800e696:	f006 fa07 	bl	8014aa8 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800e69a:	4919      	ldr	r1, [pc, #100]	@ (800e700 <low_level_output+0x150>)
 800e69c:	4819      	ldr	r0, [pc, #100]	@ (800e704 <low_level_output+0x154>)
 800e69e:	f7f6 f84d 	bl	800473c <HAL_ETH_Transmit_IT>
 800e6a2:	4603      	mov	r3, r0
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d103      	bne.n	800e6b0 <low_level_output+0x100>
    {
      errval = ERR_OK;
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800e6ae:	e01b      	b.n	800e6e8 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800e6b0:	4814      	ldr	r0, [pc, #80]	@ (800e704 <low_level_output+0x154>)
 800e6b2:	f7f6 fcf5 	bl	80050a0 <HAL_ETH_GetError>
 800e6b6:	4603      	mov	r3, r0
 800e6b8:	f003 0302 	and.w	r3, r3, #2
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d00d      	beq.n	800e6dc <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreAcquire(  TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800e6c0:	4b11      	ldr	r3, [pc, #68]	@ (800e708 <low_level_output+0x158>)
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800e6c8:	4618      	mov	r0, r3
 800e6ca:	f000 fe2b 	bl	800f324 <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 800e6ce:	480d      	ldr	r0, [pc, #52]	@ (800e704 <low_level_output+0x154>)
 800e6d0:	f7f6 f9d4 	bl	8004a7c <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800e6d4:	23fe      	movs	r3, #254	@ 0xfe
 800e6d6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800e6da:	e005      	b.n	800e6e8 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800e6dc:	6838      	ldr	r0, [r7, #0]
 800e6de:	f006 f93d 	bl	801495c <pbuf_free>
        errval =  ERR_IF;
 800e6e2:	23f4      	movs	r3, #244	@ 0xf4
 800e6e4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 800e6e8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e6ec:	f113 0f02 	cmn.w	r3, #2
 800e6f0:	d0d3      	beq.n	800e69a <low_level_output+0xea>

  return errval;
 800e6f2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800e6f6:	4618      	mov	r0, r3
 800e6f8:	3748      	adds	r7, #72	@ 0x48
 800e6fa:	46bd      	mov	sp, r7
 800e6fc:	bd80      	pop	{r7, pc}
 800e6fe:	bf00      	nop
 800e700:	2000a27c 	.word	0x2000a27c
 800e704:	2000a1cc 	.word	0x2000a1cc
 800e708:	2000a1c8 	.word	0x2000a1c8

0800e70c <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800e70c:	b580      	push	{r7, lr}
 800e70e:	b084      	sub	sp, #16
 800e710:	af00      	add	r7, sp, #0
 800e712:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800e714:	2300      	movs	r3, #0
 800e716:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800e718:	4b07      	ldr	r3, [pc, #28]	@ (800e738 <low_level_input+0x2c>)
 800e71a:	781b      	ldrb	r3, [r3, #0]
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d105      	bne.n	800e72c <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800e720:	f107 030c 	add.w	r3, r7, #12
 800e724:	4619      	mov	r1, r3
 800e726:	4805      	ldr	r0, [pc, #20]	@ (800e73c <low_level_input+0x30>)
 800e728:	f7f6 f864 	bl	80047f4 <HAL_ETH_ReadData>
  }

  return p;
 800e72c:	68fb      	ldr	r3, [r7, #12]
}
 800e72e:	4618      	mov	r0, r3
 800e730:	3710      	adds	r7, #16
 800e732:	46bd      	mov	sp, r7
 800e734:	bd80      	pop	{r7, pc}
 800e736:	bf00      	nop
 800e738:	2000a1c0 	.word	0x2000a1c0
 800e73c:	2000a1cc 	.word	0x2000a1cc

0800e740 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800e740:	b580      	push	{r7, lr}
 800e742:	b084      	sub	sp, #16
 800e744:	af00      	add	r7, sp, #0
 800e746:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800e748:	2300      	movs	r3, #0
 800e74a:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800e750:	4b0f      	ldr	r3, [pc, #60]	@ (800e790 <ethernetif_input+0x50>)
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	f04f 31ff 	mov.w	r1, #4294967295
 800e758:	4618      	mov	r0, r3
 800e75a:	f000 fde3 	bl	800f324 <osSemaphoreAcquire>
 800e75e:	4603      	mov	r3, r0
 800e760:	2b00      	cmp	r3, #0
 800e762:	d1f5      	bne.n	800e750 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800e764:	68b8      	ldr	r0, [r7, #8]
 800e766:	f7ff ffd1 	bl	800e70c <low_level_input>
 800e76a:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d00a      	beq.n	800e788 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800e772:	68bb      	ldr	r3, [r7, #8]
 800e774:	691b      	ldr	r3, [r3, #16]
 800e776:	68b9      	ldr	r1, [r7, #8]
 800e778:	68f8      	ldr	r0, [r7, #12]
 800e77a:	4798      	blx	r3
 800e77c:	4603      	mov	r3, r0
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d002      	beq.n	800e788 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800e782:	68f8      	ldr	r0, [r7, #12]
 800e784:	f006 f8ea 	bl	801495c <pbuf_free>
          }
        }
      } while(p!=NULL);
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d1ea      	bne.n	800e764 <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800e78e:	e7df      	b.n	800e750 <ethernetif_input+0x10>
 800e790:	2000a1c4 	.word	0x2000a1c4

0800e794 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800e794:	b580      	push	{r7, lr}
 800e796:	b082      	sub	sp, #8
 800e798:	af00      	add	r7, sp, #0
 800e79a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d106      	bne.n	800e7b0 <ethernetif_init+0x1c>
 800e7a2:	4b0e      	ldr	r3, [pc, #56]	@ (800e7dc <ethernetif_init+0x48>)
 800e7a4:	f240 220d 	movw	r2, #525	@ 0x20d
 800e7a8:	490d      	ldr	r1, [pc, #52]	@ (800e7e0 <ethernetif_init+0x4c>)
 800e7aa:	480e      	ldr	r0, [pc, #56]	@ (800e7e4 <ethernetif_init+0x50>)
 800e7ac:	f00f fe4c 	bl	801e448 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	2273      	movs	r2, #115	@ 0x73
 800e7b4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	2274      	movs	r2, #116	@ 0x74
 800e7bc:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	4a09      	ldr	r2, [pc, #36]	@ (800e7e8 <ethernetif_init+0x54>)
 800e7c4:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	4a08      	ldr	r2, [pc, #32]	@ (800e7ec <ethernetif_init+0x58>)
 800e7ca:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800e7cc:	6878      	ldr	r0, [r7, #4]
 800e7ce:	f7ff fdaf 	bl	800e330 <low_level_init>

  return ERR_OK;
 800e7d2:	2300      	movs	r3, #0
}
 800e7d4:	4618      	mov	r0, r3
 800e7d6:	3708      	adds	r7, #8
 800e7d8:	46bd      	mov	sp, r7
 800e7da:	bd80      	pop	{r7, pc}
 800e7dc:	0801f4d4 	.word	0x0801f4d4
 800e7e0:	0801f4f0 	.word	0x0801f4f0
 800e7e4:	0801f500 	.word	0x0801f500
 800e7e8:	0801b5bd 	.word	0x0801b5bd
 800e7ec:	0800e5b1 	.word	0x0800e5b1

0800e7f0 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800e7f0:	b580      	push	{r7, lr}
 800e7f2:	b084      	sub	sp, #16
 800e7f4:	af00      	add	r7, sp, #0
 800e7f6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800e7fc:	68f9      	ldr	r1, [r7, #12]
 800e7fe:	4809      	ldr	r0, [pc, #36]	@ (800e824 <pbuf_free_custom+0x34>)
 800e800:	f005 f9e4 	bl	8013bcc <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800e804:	4b08      	ldr	r3, [pc, #32]	@ (800e828 <pbuf_free_custom+0x38>)
 800e806:	781b      	ldrb	r3, [r3, #0]
 800e808:	2b01      	cmp	r3, #1
 800e80a:	d107      	bne.n	800e81c <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800e80c:	4b06      	ldr	r3, [pc, #24]	@ (800e828 <pbuf_free_custom+0x38>)
 800e80e:	2200      	movs	r2, #0
 800e810:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800e812:	4b06      	ldr	r3, [pc, #24]	@ (800e82c <pbuf_free_custom+0x3c>)
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	4618      	mov	r0, r3
 800e818:	f000 fdea 	bl	800f3f0 <osSemaphoreRelease>
  }
}
 800e81c:	bf00      	nop
 800e81e:	3710      	adds	r7, #16
 800e820:	46bd      	mov	sp, r7
 800e822:	bd80      	pop	{r7, pc}
 800e824:	080223a4 	.word	0x080223a4
 800e828:	2000a1c0 	.word	0x2000a1c0
 800e82c:	2000a1c4 	.word	0x2000a1c4

0800e830 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800e830:	b580      	push	{r7, lr}
 800e832:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800e834:	f7f3 ffe2 	bl	80027fc <HAL_GetTick>
 800e838:	4603      	mov	r3, r0
}
 800e83a:	4618      	mov	r0, r3
 800e83c:	bd80      	pop	{r7, pc}
	...

0800e840 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800e840:	b580      	push	{r7, lr}
 800e842:	b08e      	sub	sp, #56	@ 0x38
 800e844:	af00      	add	r7, sp, #0
 800e846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e848:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e84c:	2200      	movs	r2, #0
 800e84e:	601a      	str	r2, [r3, #0]
 800e850:	605a      	str	r2, [r3, #4]
 800e852:	609a      	str	r2, [r3, #8]
 800e854:	60da      	str	r2, [r3, #12]
 800e856:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	4a56      	ldr	r2, [pc, #344]	@ (800e9b8 <HAL_ETH_MspInit+0x178>)
 800e85e:	4293      	cmp	r3, r2
 800e860:	f040 80a6 	bne.w	800e9b0 <HAL_ETH_MspInit+0x170>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800e864:	4b55      	ldr	r3, [pc, #340]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e868:	4a54      	ldr	r2, [pc, #336]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e86a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800e86e:	6313      	str	r3, [r2, #48]	@ 0x30
 800e870:	4b52      	ldr	r3, [pc, #328]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e874:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e878:	623b      	str	r3, [r7, #32]
 800e87a:	6a3b      	ldr	r3, [r7, #32]
 800e87c:	4b4f      	ldr	r3, [pc, #316]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e87e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e880:	4a4e      	ldr	r2, [pc, #312]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e882:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e886:	6313      	str	r3, [r2, #48]	@ 0x30
 800e888:	4b4c      	ldr	r3, [pc, #304]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e88a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e88c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e890:	61fb      	str	r3, [r7, #28]
 800e892:	69fb      	ldr	r3, [r7, #28]
 800e894:	4b49      	ldr	r3, [pc, #292]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e898:	4a48      	ldr	r2, [pc, #288]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e89a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e89e:	6313      	str	r3, [r2, #48]	@ 0x30
 800e8a0:	4b46      	ldr	r3, [pc, #280]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e8a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e8a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e8a8:	61bb      	str	r3, [r7, #24]
 800e8aa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e8ac:	4b43      	ldr	r3, [pc, #268]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e8ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e8b0:	4a42      	ldr	r2, [pc, #264]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e8b2:	f043 0304 	orr.w	r3, r3, #4
 800e8b6:	6313      	str	r3, [r2, #48]	@ 0x30
 800e8b8:	4b40      	ldr	r3, [pc, #256]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e8ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e8bc:	f003 0304 	and.w	r3, r3, #4
 800e8c0:	617b      	str	r3, [r7, #20]
 800e8c2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e8c4:	4b3d      	ldr	r3, [pc, #244]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e8c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e8c8:	4a3c      	ldr	r2, [pc, #240]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e8ca:	f043 0301 	orr.w	r3, r3, #1
 800e8ce:	6313      	str	r3, [r2, #48]	@ 0x30
 800e8d0:	4b3a      	ldr	r3, [pc, #232]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e8d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e8d4:	f003 0301 	and.w	r3, r3, #1
 800e8d8:	613b      	str	r3, [r7, #16]
 800e8da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e8dc:	4b37      	ldr	r3, [pc, #220]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e8de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e8e0:	4a36      	ldr	r2, [pc, #216]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e8e2:	f043 0302 	orr.w	r3, r3, #2
 800e8e6:	6313      	str	r3, [r2, #48]	@ 0x30
 800e8e8:	4b34      	ldr	r3, [pc, #208]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e8ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e8ec:	f003 0302 	and.w	r3, r3, #2
 800e8f0:	60fb      	str	r3, [r7, #12]
 800e8f2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800e8f4:	4b31      	ldr	r3, [pc, #196]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e8f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e8f8:	4a30      	ldr	r2, [pc, #192]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e8fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e8fe:	6313      	str	r3, [r2, #48]	@ 0x30
 800e900:	4b2e      	ldr	r3, [pc, #184]	@ (800e9bc <HAL_ETH_MspInit+0x17c>)
 800e902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e908:	60bb      	str	r3, [r7, #8]
 800e90a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800e90c:	2332      	movs	r3, #50	@ 0x32
 800e90e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e910:	2302      	movs	r3, #2
 800e912:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e914:	2300      	movs	r3, #0
 800e916:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e918:	2303      	movs	r3, #3
 800e91a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800e91c:	230b      	movs	r3, #11
 800e91e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e920:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e924:	4619      	mov	r1, r3
 800e926:	4826      	ldr	r0, [pc, #152]	@ (800e9c0 <HAL_ETH_MspInit+0x180>)
 800e928:	f7f6 fff4 	bl	8005914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800e92c:	2386      	movs	r3, #134	@ 0x86
 800e92e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e930:	2302      	movs	r3, #2
 800e932:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e934:	2300      	movs	r3, #0
 800e936:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e938:	2303      	movs	r3, #3
 800e93a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800e93c:	230b      	movs	r3, #11
 800e93e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e940:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e944:	4619      	mov	r1, r3
 800e946:	481f      	ldr	r0, [pc, #124]	@ (800e9c4 <HAL_ETH_MspInit+0x184>)
 800e948:	f7f6 ffe4 	bl	8005914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800e94c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e950:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e952:	2302      	movs	r3, #2
 800e954:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e956:	2300      	movs	r3, #0
 800e958:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e95a:	2303      	movs	r3, #3
 800e95c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800e95e:	230b      	movs	r3, #11
 800e960:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800e962:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e966:	4619      	mov	r1, r3
 800e968:	4817      	ldr	r0, [pc, #92]	@ (800e9c8 <HAL_ETH_MspInit+0x188>)
 800e96a:	f7f6 ffd3 	bl	8005914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800e96e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800e972:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e974:	2302      	movs	r3, #2
 800e976:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e978:	2300      	movs	r3, #0
 800e97a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e97c:	2303      	movs	r3, #3
 800e97e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800e980:	230b      	movs	r3, #11
 800e982:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800e984:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e988:	4619      	mov	r1, r3
 800e98a:	4810      	ldr	r0, [pc, #64]	@ (800e9cc <HAL_ETH_MspInit+0x18c>)
 800e98c:	f7f6 ffc2 	bl	8005914 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800e990:	2200      	movs	r2, #0
 800e992:	2105      	movs	r1, #5
 800e994:	203d      	movs	r0, #61	@ 0x3d
 800e996:	f7f4 fd1d 	bl	80033d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800e99a:	203d      	movs	r0, #61	@ 0x3d
 800e99c:	f7f4 fd36 	bl	800340c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 5, 0);
 800e9a0:	2200      	movs	r2, #0
 800e9a2:	2105      	movs	r1, #5
 800e9a4:	203e      	movs	r0, #62	@ 0x3e
 800e9a6:	f7f4 fd15 	bl	80033d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 800e9aa:	203e      	movs	r0, #62	@ 0x3e
 800e9ac:	f7f4 fd2e 	bl	800340c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800e9b0:	bf00      	nop
 800e9b2:	3738      	adds	r7, #56	@ 0x38
 800e9b4:	46bd      	mov	sp, r7
 800e9b6:	bd80      	pop	{r7, pc}
 800e9b8:	40028000 	.word	0x40028000
 800e9bc:	40023800 	.word	0x40023800
 800e9c0:	40020800 	.word	0x40020800
 800e9c4:	40020000 	.word	0x40020000
 800e9c8:	40020400 	.word	0x40020400
 800e9cc:	40021800 	.word	0x40021800

0800e9d0 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800e9d0:	b580      	push	{r7, lr}
 800e9d2:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800e9d4:	4802      	ldr	r0, [pc, #8]	@ (800e9e0 <ETH_PHY_IO_Init+0x10>)
 800e9d6:	f7f6 fb21 	bl	800501c <HAL_ETH_SetMDIOClockRange>

  return 0;
 800e9da:	2300      	movs	r3, #0
}
 800e9dc:	4618      	mov	r0, r3
 800e9de:	bd80      	pop	{r7, pc}
 800e9e0:	2000a1cc 	.word	0x2000a1cc

0800e9e4 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800e9e4:	b480      	push	{r7}
 800e9e6:	af00      	add	r7, sp, #0
  return 0;
 800e9e8:	2300      	movs	r3, #0
}
 800e9ea:	4618      	mov	r0, r3
 800e9ec:	46bd      	mov	sp, r7
 800e9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9f2:	4770      	bx	lr

0800e9f4 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800e9f4:	b580      	push	{r7, lr}
 800e9f6:	b084      	sub	sp, #16
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	60f8      	str	r0, [r7, #12]
 800e9fc:	60b9      	str	r1, [r7, #8]
 800e9fe:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	68ba      	ldr	r2, [r7, #8]
 800ea04:	68f9      	ldr	r1, [r7, #12]
 800ea06:	4807      	ldr	r0, [pc, #28]	@ (800ea24 <ETH_PHY_IO_ReadReg+0x30>)
 800ea08:	f7f6 f962 	bl	8004cd0 <HAL_ETH_ReadPHYRegister>
 800ea0c:	4603      	mov	r3, r0
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d002      	beq.n	800ea18 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800ea12:	f04f 33ff 	mov.w	r3, #4294967295
 800ea16:	e000      	b.n	800ea1a <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800ea18:	2300      	movs	r3, #0
}
 800ea1a:	4618      	mov	r0, r3
 800ea1c:	3710      	adds	r7, #16
 800ea1e:	46bd      	mov	sp, r7
 800ea20:	bd80      	pop	{r7, pc}
 800ea22:	bf00      	nop
 800ea24:	2000a1cc 	.word	0x2000a1cc

0800ea28 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b084      	sub	sp, #16
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	60f8      	str	r0, [r7, #12]
 800ea30:	60b9      	str	r1, [r7, #8]
 800ea32:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	68ba      	ldr	r2, [r7, #8]
 800ea38:	68f9      	ldr	r1, [r7, #12]
 800ea3a:	4807      	ldr	r0, [pc, #28]	@ (800ea58 <ETH_PHY_IO_WriteReg+0x30>)
 800ea3c:	f7f6 f993 	bl	8004d66 <HAL_ETH_WritePHYRegister>
 800ea40:	4603      	mov	r3, r0
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d002      	beq.n	800ea4c <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800ea46:	f04f 33ff 	mov.w	r3, #4294967295
 800ea4a:	e000      	b.n	800ea4e <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800ea4c:	2300      	movs	r3, #0
}
 800ea4e:	4618      	mov	r0, r3
 800ea50:	3710      	adds	r7, #16
 800ea52:	46bd      	mov	sp, r7
 800ea54:	bd80      	pop	{r7, pc}
 800ea56:	bf00      	nop
 800ea58:	2000a1cc 	.word	0x2000a1cc

0800ea5c <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800ea5c:	b580      	push	{r7, lr}
 800ea5e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800ea60:	f7f3 fecc 	bl	80027fc <HAL_GetTick>
 800ea64:	4603      	mov	r3, r0
}
 800ea66:	4618      	mov	r0, r3
 800ea68:	bd80      	pop	{r7, pc}
	...

0800ea6c <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 800ea6c:	b580      	push	{r7, lr}
 800ea6e:	b0a0      	sub	sp, #128	@ 0x80
 800ea70:	af00      	add	r7, sp, #0
 800ea72:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800ea74:	f107 0308 	add.w	r3, r7, #8
 800ea78:	2264      	movs	r2, #100	@ 0x64
 800ea7a:	2100      	movs	r1, #0
 800ea7c:	4618      	mov	r0, r3
 800ea7e:	f00f fd48 	bl	801e512 <memset>
  int32_t PHYLinkState = 0;
 800ea82:	2300      	movs	r3, #0
 800ea84:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800ea86:	2300      	movs	r3, #0
 800ea88:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ea8a:	2300      	movs	r3, #0
 800ea8c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ea8e:	2300      	movs	r3, #0
 800ea90:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800ea96:	483a      	ldr	r0, [pc, #232]	@ (800eb80 <ethernet_link_thread+0x114>)
 800ea98:	f7f3 fe08 	bl	80026ac <LAN8742_GetLinkState>
 800ea9c:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800ea9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800eaa0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800eaa4:	089b      	lsrs	r3, r3, #2
 800eaa6:	f003 0301 	and.w	r3, r3, #1
 800eaaa:	b2db      	uxtb	r3, r3
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d00c      	beq.n	800eaca <ethernet_link_thread+0x5e>
 800eab0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800eab2:	2b01      	cmp	r3, #1
 800eab4:	dc09      	bgt.n	800eaca <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800eab6:	4833      	ldr	r0, [pc, #204]	@ (800eb84 <ethernet_link_thread+0x118>)
 800eab8:	f7f5 fdc0 	bl	800463c <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800eabc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800eabe:	f005 fb09 	bl	80140d4 <netif_set_down>
    netif_set_link_down(netif);
 800eac2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800eac4:	f005 fb6c 	bl	80141a0 <netif_set_link_down>
 800eac8:	e055      	b.n	800eb76 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800eaca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800eacc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ead0:	f003 0304 	and.w	r3, r3, #4
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d14e      	bne.n	800eb76 <ethernet_link_thread+0x10a>
 800ead8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800eada:	2b01      	cmp	r3, #1
 800eadc:	dd4b      	ble.n	800eb76 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800eade:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800eae0:	3b02      	subs	r3, #2
 800eae2:	2b03      	cmp	r3, #3
 800eae4:	d82a      	bhi.n	800eb3c <ethernet_link_thread+0xd0>
 800eae6:	a201      	add	r2, pc, #4	@ (adr r2, 800eaec <ethernet_link_thread+0x80>)
 800eae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eaec:	0800eafd 	.word	0x0800eafd
 800eaf0:	0800eb0f 	.word	0x0800eb0f
 800eaf4:	0800eb1f 	.word	0x0800eb1f
 800eaf8:	0800eb2f 	.word	0x0800eb2f
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800eafc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800eb00:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800eb02:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800eb06:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800eb08:	2301      	movs	r3, #1
 800eb0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800eb0c:	e017      	b.n	800eb3e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800eb0e:	2300      	movs	r3, #0
 800eb10:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800eb12:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800eb16:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800eb18:	2301      	movs	r3, #1
 800eb1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800eb1c:	e00f      	b.n	800eb3e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800eb1e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800eb22:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800eb24:	2300      	movs	r3, #0
 800eb26:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800eb28:	2301      	movs	r3, #1
 800eb2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800eb2c:	e007      	b.n	800eb3e <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800eb2e:	2300      	movs	r3, #0
 800eb30:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800eb32:	2300      	movs	r3, #0
 800eb34:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800eb36:	2301      	movs	r3, #1
 800eb38:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800eb3a:	e000      	b.n	800eb3e <ethernet_link_thread+0xd2>
    default:
      break;
 800eb3c:	bf00      	nop
    }

    if(linkchanged)
 800eb3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	d018      	beq.n	800eb76 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800eb44:	f107 0308 	add.w	r3, r7, #8
 800eb48:	4619      	mov	r1, r3
 800eb4a:	480e      	ldr	r0, [pc, #56]	@ (800eb84 <ethernet_link_thread+0x118>)
 800eb4c:	f7f6 f954 	bl	8004df8 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800eb50:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800eb52:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800eb54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800eb56:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800eb58:	f107 0308 	add.w	r3, r7, #8
 800eb5c:	4619      	mov	r1, r3
 800eb5e:	4809      	ldr	r0, [pc, #36]	@ (800eb84 <ethernet_link_thread+0x118>)
 800eb60:	f7f6 fa41 	bl	8004fe6 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800eb64:	4807      	ldr	r0, [pc, #28]	@ (800eb84 <ethernet_link_thread+0x118>)
 800eb66:	f7f5 fcf9 	bl	800455c <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800eb6a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800eb6c:	f005 fa46 	bl	8013ffc <netif_set_up>
      netif_set_link_up(netif);
 800eb70:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800eb72:	f005 fae1 	bl	8014138 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800eb76:	2064      	movs	r0, #100	@ 0x64
 800eb78:	f000 f9c2 	bl	800ef00 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800eb7c:	e78b      	b.n	800ea96 <ethernet_link_thread+0x2a>
 800eb7e:	bf00      	nop
 800eb80:	2000a2b4 	.word	0x2000a2b4
 800eb84:	2000a1cc 	.word	0x2000a1cc

0800eb88 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800eb88:	b580      	push	{r7, lr}
 800eb8a:	b086      	sub	sp, #24
 800eb8c:	af02      	add	r7, sp, #8
 800eb8e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800eb90:	4812      	ldr	r0, [pc, #72]	@ (800ebdc <HAL_ETH_RxAllocateCallback+0x54>)
 800eb92:	f004 ffa7 	bl	8013ae4 <memp_malloc_pool>
 800eb96:	60f8      	str	r0, [r7, #12]
  if (p)
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d014      	beq.n	800ebc8 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	f103 0220 	add.w	r2, r3, #32
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	4a0d      	ldr	r2, [pc, #52]	@ (800ebe0 <HAL_ETH_RxAllocateCallback+0x58>)
 800ebac:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800ebb6:	9201      	str	r2, [sp, #4]
 800ebb8:	9300      	str	r3, [sp, #0]
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	2241      	movs	r2, #65	@ 0x41
 800ebbe:	2100      	movs	r1, #0
 800ebc0:	2000      	movs	r0, #0
 800ebc2:	f005 fd11 	bl	80145e8 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800ebc6:	e005      	b.n	800ebd4 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800ebc8:	4b06      	ldr	r3, [pc, #24]	@ (800ebe4 <HAL_ETH_RxAllocateCallback+0x5c>)
 800ebca:	2201      	movs	r2, #1
 800ebcc:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	2200      	movs	r2, #0
 800ebd2:	601a      	str	r2, [r3, #0]
}
 800ebd4:	bf00      	nop
 800ebd6:	3710      	adds	r7, #16
 800ebd8:	46bd      	mov	sp, r7
 800ebda:	bd80      	pop	{r7, pc}
 800ebdc:	080223a4 	.word	0x080223a4
 800ebe0:	0800e7f1 	.word	0x0800e7f1
 800ebe4:	2000a1c0 	.word	0x2000a1c0

0800ebe8 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800ebe8:	b580      	push	{r7, lr}
 800ebea:	b088      	sub	sp, #32
 800ebec:	af00      	add	r7, sp, #0
 800ebee:	60f8      	str	r0, [r7, #12]
 800ebf0:	60b9      	str	r1, [r7, #8]
 800ebf2:	607a      	str	r2, [r7, #4]
 800ebf4:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800ebfa:	68bb      	ldr	r3, [r7, #8]
 800ebfc:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800ebfe:	2300      	movs	r3, #0
 800ec00:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	3b20      	subs	r3, #32
 800ec06:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800ec08:	69fb      	ldr	r3, [r7, #28]
 800ec0a:	2200      	movs	r2, #0
 800ec0c:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800ec0e:	69fb      	ldr	r3, [r7, #28]
 800ec10:	2200      	movs	r2, #0
 800ec12:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800ec14:	69fb      	ldr	r3, [r7, #28]
 800ec16:	887a      	ldrh	r2, [r7, #2]
 800ec18:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800ec1a:	69bb      	ldr	r3, [r7, #24]
 800ec1c:	681b      	ldr	r3, [r3, #0]
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d103      	bne.n	800ec2a <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800ec22:	69bb      	ldr	r3, [r7, #24]
 800ec24:	69fa      	ldr	r2, [r7, #28]
 800ec26:	601a      	str	r2, [r3, #0]
 800ec28:	e003      	b.n	800ec32 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800ec2a:	697b      	ldr	r3, [r7, #20]
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	69fa      	ldr	r2, [r7, #28]
 800ec30:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800ec32:	697b      	ldr	r3, [r7, #20]
 800ec34:	69fa      	ldr	r2, [r7, #28]
 800ec36:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800ec38:	69bb      	ldr	r3, [r7, #24]
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	61fb      	str	r3, [r7, #28]
 800ec3e:	e009      	b.n	800ec54 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800ec40:	69fb      	ldr	r3, [r7, #28]
 800ec42:	891a      	ldrh	r2, [r3, #8]
 800ec44:	887b      	ldrh	r3, [r7, #2]
 800ec46:	4413      	add	r3, r2
 800ec48:	b29a      	uxth	r2, r3
 800ec4a:	69fb      	ldr	r3, [r7, #28]
 800ec4c:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800ec4e:	69fb      	ldr	r3, [r7, #28]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	61fb      	str	r3, [r7, #28]
 800ec54:	69fb      	ldr	r3, [r7, #28]
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d1f2      	bne.n	800ec40 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800ec5a:	887b      	ldrh	r3, [r7, #2]
 800ec5c:	4619      	mov	r1, r3
 800ec5e:	6878      	ldr	r0, [r7, #4]
 800ec60:	f7ff fb02 	bl	800e268 <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 800ec64:	bf00      	nop
 800ec66:	3720      	adds	r7, #32
 800ec68:	46bd      	mov	sp, r7
 800ec6a:	bd80      	pop	{r7, pc}

0800ec6c <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800ec6c:	b580      	push	{r7, lr}
 800ec6e:	b082      	sub	sp, #8
 800ec70:	af00      	add	r7, sp, #0
 800ec72:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800ec74:	6878      	ldr	r0, [r7, #4]
 800ec76:	f005 fe71 	bl	801495c <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800ec7a:	bf00      	nop
 800ec7c:	3708      	adds	r7, #8
 800ec7e:	46bd      	mov	sp, r7
 800ec80:	bd80      	pop	{r7, pc}

0800ec82 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ec82:	b480      	push	{r7}
 800ec84:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800ec86:	bf00      	nop
 800ec88:	46bd      	mov	sp, r7
 800ec8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec8e:	4770      	bx	lr

0800ec90 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ec90:	b480      	push	{r7}
 800ec92:	b085      	sub	sp, #20
 800ec94:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ec96:	f3ef 8305 	mrs	r3, IPSR
 800ec9a:	60bb      	str	r3, [r7, #8]
  return(result);
 800ec9c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d10f      	bne.n	800ecc2 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800eca2:	f3ef 8310 	mrs	r3, PRIMASK
 800eca6:	607b      	str	r3, [r7, #4]
  return(result);
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d105      	bne.n	800ecba <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ecae:	f3ef 8311 	mrs	r3, BASEPRI
 800ecb2:	603b      	str	r3, [r7, #0]
  return(result);
 800ecb4:	683b      	ldr	r3, [r7, #0]
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d007      	beq.n	800ecca <osKernelInitialize+0x3a>
 800ecba:	4b0e      	ldr	r3, [pc, #56]	@ (800ecf4 <osKernelInitialize+0x64>)
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	2b02      	cmp	r3, #2
 800ecc0:	d103      	bne.n	800ecca <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800ecc2:	f06f 0305 	mvn.w	r3, #5
 800ecc6:	60fb      	str	r3, [r7, #12]
 800ecc8:	e00c      	b.n	800ece4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ecca:	4b0a      	ldr	r3, [pc, #40]	@ (800ecf4 <osKernelInitialize+0x64>)
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d105      	bne.n	800ecde <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ecd2:	4b08      	ldr	r3, [pc, #32]	@ (800ecf4 <osKernelInitialize+0x64>)
 800ecd4:	2201      	movs	r2, #1
 800ecd6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ecd8:	2300      	movs	r3, #0
 800ecda:	60fb      	str	r3, [r7, #12]
 800ecdc:	e002      	b.n	800ece4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800ecde:	f04f 33ff 	mov.w	r3, #4294967295
 800ece2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800ece4:	68fb      	ldr	r3, [r7, #12]
}
 800ece6:	4618      	mov	r0, r3
 800ece8:	3714      	adds	r7, #20
 800ecea:	46bd      	mov	sp, r7
 800ecec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecf0:	4770      	bx	lr
 800ecf2:	bf00      	nop
 800ecf4:	2000a2d4 	.word	0x2000a2d4

0800ecf8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ecf8:	b580      	push	{r7, lr}
 800ecfa:	b084      	sub	sp, #16
 800ecfc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ecfe:	f3ef 8305 	mrs	r3, IPSR
 800ed02:	60bb      	str	r3, [r7, #8]
  return(result);
 800ed04:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d10f      	bne.n	800ed2a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ed0a:	f3ef 8310 	mrs	r3, PRIMASK
 800ed0e:	607b      	str	r3, [r7, #4]
  return(result);
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d105      	bne.n	800ed22 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ed16:	f3ef 8311 	mrs	r3, BASEPRI
 800ed1a:	603b      	str	r3, [r7, #0]
  return(result);
 800ed1c:	683b      	ldr	r3, [r7, #0]
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d007      	beq.n	800ed32 <osKernelStart+0x3a>
 800ed22:	4b0f      	ldr	r3, [pc, #60]	@ (800ed60 <osKernelStart+0x68>)
 800ed24:	681b      	ldr	r3, [r3, #0]
 800ed26:	2b02      	cmp	r3, #2
 800ed28:	d103      	bne.n	800ed32 <osKernelStart+0x3a>
    stat = osErrorISR;
 800ed2a:	f06f 0305 	mvn.w	r3, #5
 800ed2e:	60fb      	str	r3, [r7, #12]
 800ed30:	e010      	b.n	800ed54 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ed32:	4b0b      	ldr	r3, [pc, #44]	@ (800ed60 <osKernelStart+0x68>)
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	2b01      	cmp	r3, #1
 800ed38:	d109      	bne.n	800ed4e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ed3a:	f7ff ffa2 	bl	800ec82 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ed3e:	4b08      	ldr	r3, [pc, #32]	@ (800ed60 <osKernelStart+0x68>)
 800ed40:	2202      	movs	r2, #2
 800ed42:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ed44:	f002 f92e 	bl	8010fa4 <vTaskStartScheduler>
      stat = osOK;
 800ed48:	2300      	movs	r3, #0
 800ed4a:	60fb      	str	r3, [r7, #12]
 800ed4c:	e002      	b.n	800ed54 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800ed4e:	f04f 33ff 	mov.w	r3, #4294967295
 800ed52:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800ed54:	68fb      	ldr	r3, [r7, #12]
}
 800ed56:	4618      	mov	r0, r3
 800ed58:	3710      	adds	r7, #16
 800ed5a:	46bd      	mov	sp, r7
 800ed5c:	bd80      	pop	{r7, pc}
 800ed5e:	bf00      	nop
 800ed60:	2000a2d4 	.word	0x2000a2d4

0800ed64 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800ed64:	b580      	push	{r7, lr}
 800ed66:	b084      	sub	sp, #16
 800ed68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ed6a:	f3ef 8305 	mrs	r3, IPSR
 800ed6e:	60bb      	str	r3, [r7, #8]
  return(result);
 800ed70:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d10f      	bne.n	800ed96 <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ed76:	f3ef 8310 	mrs	r3, PRIMASK
 800ed7a:	607b      	str	r3, [r7, #4]
  return(result);
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d105      	bne.n	800ed8e <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ed82:	f3ef 8311 	mrs	r3, BASEPRI
 800ed86:	603b      	str	r3, [r7, #0]
  return(result);
 800ed88:	683b      	ldr	r3, [r7, #0]
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d007      	beq.n	800ed9e <osKernelGetTickCount+0x3a>
 800ed8e:	4b08      	ldr	r3, [pc, #32]	@ (800edb0 <osKernelGetTickCount+0x4c>)
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	2b02      	cmp	r3, #2
 800ed94:	d103      	bne.n	800ed9e <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 800ed96:	f002 fa37 	bl	8011208 <xTaskGetTickCountFromISR>
 800ed9a:	60f8      	str	r0, [r7, #12]
 800ed9c:	e002      	b.n	800eda4 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 800ed9e:	f002 fa23 	bl	80111e8 <xTaskGetTickCount>
 800eda2:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 800eda4:	68fb      	ldr	r3, [r7, #12]
}
 800eda6:	4618      	mov	r0, r3
 800eda8:	3710      	adds	r7, #16
 800edaa:	46bd      	mov	sp, r7
 800edac:	bd80      	pop	{r7, pc}
 800edae:	bf00      	nop
 800edb0:	2000a2d4 	.word	0x2000a2d4

0800edb4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800edb4:	b580      	push	{r7, lr}
 800edb6:	b090      	sub	sp, #64	@ 0x40
 800edb8:	af04      	add	r7, sp, #16
 800edba:	60f8      	str	r0, [r7, #12]
 800edbc:	60b9      	str	r1, [r7, #8]
 800edbe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800edc0:	2300      	movs	r3, #0
 800edc2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800edc4:	f3ef 8305 	mrs	r3, IPSR
 800edc8:	61fb      	str	r3, [r7, #28]
  return(result);
 800edca:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800edcc:	2b00      	cmp	r3, #0
 800edce:	f040 8090 	bne.w	800eef2 <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800edd2:	f3ef 8310 	mrs	r3, PRIMASK
 800edd6:	61bb      	str	r3, [r7, #24]
  return(result);
 800edd8:	69bb      	ldr	r3, [r7, #24]
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d105      	bne.n	800edea <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800edde:	f3ef 8311 	mrs	r3, BASEPRI
 800ede2:	617b      	str	r3, [r7, #20]
  return(result);
 800ede4:	697b      	ldr	r3, [r7, #20]
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d003      	beq.n	800edf2 <osThreadNew+0x3e>
 800edea:	4b44      	ldr	r3, [pc, #272]	@ (800eefc <osThreadNew+0x148>)
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	2b02      	cmp	r3, #2
 800edf0:	d07f      	beq.n	800eef2 <osThreadNew+0x13e>
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d07c      	beq.n	800eef2 <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 800edf8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800edfc:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800edfe:	2318      	movs	r3, #24
 800ee00:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 800ee02:	2300      	movs	r3, #0
 800ee04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 800ee06:	f04f 33ff 	mov.w	r3, #4294967295
 800ee0a:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d045      	beq.n	800ee9e <osThreadNew+0xea>
      if (attr->name != NULL) {
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d002      	beq.n	800ee20 <osThreadNew+0x6c>
        name = attr->name;
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	699b      	ldr	r3, [r3, #24]
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d002      	beq.n	800ee2e <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	699b      	ldr	r3, [r3, #24]
 800ee2c:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ee2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d008      	beq.n	800ee46 <osThreadNew+0x92>
 800ee34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee36:	2b38      	cmp	r3, #56	@ 0x38
 800ee38:	d805      	bhi.n	800ee46 <osThreadNew+0x92>
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	685b      	ldr	r3, [r3, #4]
 800ee3e:	f003 0301 	and.w	r3, r3, #1
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d001      	beq.n	800ee4a <osThreadNew+0x96>
        return (NULL);
 800ee46:	2300      	movs	r3, #0
 800ee48:	e054      	b.n	800eef4 <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	695b      	ldr	r3, [r3, #20]
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d003      	beq.n	800ee5a <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	695b      	ldr	r3, [r3, #20]
 800ee56:	089b      	lsrs	r3, r3, #2
 800ee58:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	689b      	ldr	r3, [r3, #8]
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d00e      	beq.n	800ee80 <osThreadNew+0xcc>
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	68db      	ldr	r3, [r3, #12]
 800ee66:	2ba7      	cmp	r3, #167	@ 0xa7
 800ee68:	d90a      	bls.n	800ee80 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d006      	beq.n	800ee80 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	695b      	ldr	r3, [r3, #20]
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d002      	beq.n	800ee80 <osThreadNew+0xcc>
        mem = 1;
 800ee7a:	2301      	movs	r3, #1
 800ee7c:	623b      	str	r3, [r7, #32]
 800ee7e:	e010      	b.n	800eea2 <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	689b      	ldr	r3, [r3, #8]
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d10c      	bne.n	800eea2 <osThreadNew+0xee>
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	68db      	ldr	r3, [r3, #12]
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d108      	bne.n	800eea2 <osThreadNew+0xee>
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	691b      	ldr	r3, [r3, #16]
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d104      	bne.n	800eea2 <osThreadNew+0xee>
          mem = 0;
 800ee98:	2300      	movs	r3, #0
 800ee9a:	623b      	str	r3, [r7, #32]
 800ee9c:	e001      	b.n	800eea2 <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 800ee9e:	2300      	movs	r3, #0
 800eea0:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800eea2:	6a3b      	ldr	r3, [r7, #32]
 800eea4:	2b01      	cmp	r3, #1
 800eea6:	d110      	bne.n	800eeca <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800eeac:	687a      	ldr	r2, [r7, #4]
 800eeae:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800eeb0:	9202      	str	r2, [sp, #8]
 800eeb2:	9301      	str	r3, [sp, #4]
 800eeb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeb6:	9300      	str	r3, [sp, #0]
 800eeb8:	68bb      	ldr	r3, [r7, #8]
 800eeba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eebc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800eebe:	68f8      	ldr	r0, [r7, #12]
 800eec0:	f001 fe72 	bl	8010ba8 <xTaskCreateStatic>
 800eec4:	4603      	mov	r3, r0
 800eec6:	613b      	str	r3, [r7, #16]
 800eec8:	e013      	b.n	800eef2 <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 800eeca:	6a3b      	ldr	r3, [r7, #32]
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d110      	bne.n	800eef2 <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800eed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eed2:	b29a      	uxth	r2, r3
 800eed4:	f107 0310 	add.w	r3, r7, #16
 800eed8:	9301      	str	r3, [sp, #4]
 800eeda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eedc:	9300      	str	r3, [sp, #0]
 800eede:	68bb      	ldr	r3, [r7, #8]
 800eee0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800eee2:	68f8      	ldr	r0, [r7, #12]
 800eee4:	f001 fec6 	bl	8010c74 <xTaskCreate>
 800eee8:	4603      	mov	r3, r0
 800eeea:	2b01      	cmp	r3, #1
 800eeec:	d001      	beq.n	800eef2 <osThreadNew+0x13e>
          hTask = NULL;
 800eeee:	2300      	movs	r3, #0
 800eef0:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800eef2:	693b      	ldr	r3, [r7, #16]
}
 800eef4:	4618      	mov	r0, r3
 800eef6:	3730      	adds	r7, #48	@ 0x30
 800eef8:	46bd      	mov	sp, r7
 800eefa:	bd80      	pop	{r7, pc}
 800eefc:	2000a2d4 	.word	0x2000a2d4

0800ef00 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800ef00:	b580      	push	{r7, lr}
 800ef02:	b086      	sub	sp, #24
 800ef04:	af00      	add	r7, sp, #0
 800ef06:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ef08:	f3ef 8305 	mrs	r3, IPSR
 800ef0c:	613b      	str	r3, [r7, #16]
  return(result);
 800ef0e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d10f      	bne.n	800ef34 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ef14:	f3ef 8310 	mrs	r3, PRIMASK
 800ef18:	60fb      	str	r3, [r7, #12]
  return(result);
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d105      	bne.n	800ef2c <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ef20:	f3ef 8311 	mrs	r3, BASEPRI
 800ef24:	60bb      	str	r3, [r7, #8]
  return(result);
 800ef26:	68bb      	ldr	r3, [r7, #8]
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d007      	beq.n	800ef3c <osDelay+0x3c>
 800ef2c:	4b0a      	ldr	r3, [pc, #40]	@ (800ef58 <osDelay+0x58>)
 800ef2e:	681b      	ldr	r3, [r3, #0]
 800ef30:	2b02      	cmp	r3, #2
 800ef32:	d103      	bne.n	800ef3c <osDelay+0x3c>
    stat = osErrorISR;
 800ef34:	f06f 0305 	mvn.w	r3, #5
 800ef38:	617b      	str	r3, [r7, #20]
 800ef3a:	e007      	b.n	800ef4c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800ef3c:	2300      	movs	r3, #0
 800ef3e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d002      	beq.n	800ef4c <osDelay+0x4c>
      vTaskDelay(ticks);
 800ef46:	6878      	ldr	r0, [r7, #4]
 800ef48:	f001 fff4 	bl	8010f34 <vTaskDelay>
    }
  }

  return (stat);
 800ef4c:	697b      	ldr	r3, [r7, #20]
}
 800ef4e:	4618      	mov	r0, r3
 800ef50:	3718      	adds	r7, #24
 800ef52:	46bd      	mov	sp, r7
 800ef54:	bd80      	pop	{r7, pc}
 800ef56:	bf00      	nop
 800ef58:	2000a2d4 	.word	0x2000a2d4

0800ef5c <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800ef5c:	b580      	push	{r7, lr}
 800ef5e:	b08a      	sub	sp, #40	@ 0x28
 800ef60:	af00      	add	r7, sp, #0
 800ef62:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800ef64:	2300      	movs	r3, #0
 800ef66:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ef68:	f3ef 8305 	mrs	r3, IPSR
 800ef6c:	613b      	str	r3, [r7, #16]
  return(result);
 800ef6e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	f040 8085 	bne.w	800f080 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ef76:	f3ef 8310 	mrs	r3, PRIMASK
 800ef7a:	60fb      	str	r3, [r7, #12]
  return(result);
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d105      	bne.n	800ef8e <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ef82:	f3ef 8311 	mrs	r3, BASEPRI
 800ef86:	60bb      	str	r3, [r7, #8]
  return(result);
 800ef88:	68bb      	ldr	r3, [r7, #8]
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d003      	beq.n	800ef96 <osMutexNew+0x3a>
 800ef8e:	4b3f      	ldr	r3, [pc, #252]	@ (800f08c <osMutexNew+0x130>)
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	2b02      	cmp	r3, #2
 800ef94:	d074      	beq.n	800f080 <osMutexNew+0x124>
    if (attr != NULL) {
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d003      	beq.n	800efa4 <osMutexNew+0x48>
      type = attr->attr_bits;
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	685b      	ldr	r3, [r3, #4]
 800efa0:	623b      	str	r3, [r7, #32]
 800efa2:	e001      	b.n	800efa8 <osMutexNew+0x4c>
    } else {
      type = 0U;
 800efa4:	2300      	movs	r3, #0
 800efa6:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800efa8:	6a3b      	ldr	r3, [r7, #32]
 800efaa:	f003 0301 	and.w	r3, r3, #1
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d002      	beq.n	800efb8 <osMutexNew+0x5c>
      rmtx = 1U;
 800efb2:	2301      	movs	r3, #1
 800efb4:	61fb      	str	r3, [r7, #28]
 800efb6:	e001      	b.n	800efbc <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 800efb8:	2300      	movs	r3, #0
 800efba:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800efbc:	6a3b      	ldr	r3, [r7, #32]
 800efbe:	f003 0308 	and.w	r3, r3, #8
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	d15c      	bne.n	800f080 <osMutexNew+0x124>
      mem = -1;
 800efc6:	f04f 33ff 	mov.w	r3, #4294967295
 800efca:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d015      	beq.n	800effe <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	689b      	ldr	r3, [r3, #8]
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d006      	beq.n	800efe8 <osMutexNew+0x8c>
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	68db      	ldr	r3, [r3, #12]
 800efde:	2b4f      	cmp	r3, #79	@ 0x4f
 800efe0:	d902      	bls.n	800efe8 <osMutexNew+0x8c>
          mem = 1;
 800efe2:	2301      	movs	r3, #1
 800efe4:	61bb      	str	r3, [r7, #24]
 800efe6:	e00c      	b.n	800f002 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	689b      	ldr	r3, [r3, #8]
 800efec:	2b00      	cmp	r3, #0
 800efee:	d108      	bne.n	800f002 <osMutexNew+0xa6>
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	68db      	ldr	r3, [r3, #12]
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d104      	bne.n	800f002 <osMutexNew+0xa6>
            mem = 0;
 800eff8:	2300      	movs	r3, #0
 800effa:	61bb      	str	r3, [r7, #24]
 800effc:	e001      	b.n	800f002 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 800effe:	2300      	movs	r3, #0
 800f000:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800f002:	69bb      	ldr	r3, [r7, #24]
 800f004:	2b01      	cmp	r3, #1
 800f006:	d112      	bne.n	800f02e <osMutexNew+0xd2>
        if (rmtx != 0U) {
 800f008:	69fb      	ldr	r3, [r7, #28]
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d007      	beq.n	800f01e <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	689b      	ldr	r3, [r3, #8]
 800f012:	4619      	mov	r1, r3
 800f014:	2004      	movs	r0, #4
 800f016:	f000 fe22 	bl	800fc5e <xQueueCreateMutexStatic>
 800f01a:	6278      	str	r0, [r7, #36]	@ 0x24
 800f01c:	e016      	b.n	800f04c <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	689b      	ldr	r3, [r3, #8]
 800f022:	4619      	mov	r1, r3
 800f024:	2001      	movs	r0, #1
 800f026:	f000 fe1a 	bl	800fc5e <xQueueCreateMutexStatic>
 800f02a:	6278      	str	r0, [r7, #36]	@ 0x24
 800f02c:	e00e      	b.n	800f04c <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 800f02e:	69bb      	ldr	r3, [r7, #24]
 800f030:	2b00      	cmp	r3, #0
 800f032:	d10b      	bne.n	800f04c <osMutexNew+0xf0>
          if (rmtx != 0U) {
 800f034:	69fb      	ldr	r3, [r7, #28]
 800f036:	2b00      	cmp	r3, #0
 800f038:	d004      	beq.n	800f044 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 800f03a:	2004      	movs	r0, #4
 800f03c:	f000 fdf7 	bl	800fc2e <xQueueCreateMutex>
 800f040:	6278      	str	r0, [r7, #36]	@ 0x24
 800f042:	e003      	b.n	800f04c <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800f044:	2001      	movs	r0, #1
 800f046:	f000 fdf2 	bl	800fc2e <xQueueCreateMutex>
 800f04a:	6278      	str	r0, [r7, #36]	@ 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800f04c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d00c      	beq.n	800f06c <osMutexNew+0x110>
        if (attr != NULL) {
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	2b00      	cmp	r3, #0
 800f056:	d003      	beq.n	800f060 <osMutexNew+0x104>
          name = attr->name;
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	617b      	str	r3, [r7, #20]
 800f05e:	e001      	b.n	800f064 <osMutexNew+0x108>
        } else {
          name = NULL;
 800f060:	2300      	movs	r3, #0
 800f062:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800f064:	6979      	ldr	r1, [r7, #20]
 800f066:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f068:	f001 fd16 	bl	8010a98 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800f06c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d006      	beq.n	800f080 <osMutexNew+0x124>
 800f072:	69fb      	ldr	r3, [r7, #28]
 800f074:	2b00      	cmp	r3, #0
 800f076:	d003      	beq.n	800f080 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800f078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f07a:	f043 0301 	orr.w	r3, r3, #1
 800f07e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800f080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f082:	4618      	mov	r0, r3
 800f084:	3728      	adds	r7, #40	@ 0x28
 800f086:	46bd      	mov	sp, r7
 800f088:	bd80      	pop	{r7, pc}
 800f08a:	bf00      	nop
 800f08c:	2000a2d4 	.word	0x2000a2d4

0800f090 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800f090:	b580      	push	{r7, lr}
 800f092:	b088      	sub	sp, #32
 800f094:	af00      	add	r7, sp, #0
 800f096:	6078      	str	r0, [r7, #4]
 800f098:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	f023 0301 	bic.w	r3, r3, #1
 800f0a0:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	f003 0301 	and.w	r3, r3, #1
 800f0a8:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800f0aa:	2300      	movs	r3, #0
 800f0ac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f0ae:	f3ef 8305 	mrs	r3, IPSR
 800f0b2:	613b      	str	r3, [r7, #16]
  return(result);
 800f0b4:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d10f      	bne.n	800f0da <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f0ba:	f3ef 8310 	mrs	r3, PRIMASK
 800f0be:	60fb      	str	r3, [r7, #12]
  return(result);
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d105      	bne.n	800f0d2 <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f0c6:	f3ef 8311 	mrs	r3, BASEPRI
 800f0ca:	60bb      	str	r3, [r7, #8]
  return(result);
 800f0cc:	68bb      	ldr	r3, [r7, #8]
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d007      	beq.n	800f0e2 <osMutexAcquire+0x52>
 800f0d2:	4b1d      	ldr	r3, [pc, #116]	@ (800f148 <osMutexAcquire+0xb8>)
 800f0d4:	681b      	ldr	r3, [r3, #0]
 800f0d6:	2b02      	cmp	r3, #2
 800f0d8:	d103      	bne.n	800f0e2 <osMutexAcquire+0x52>
    stat = osErrorISR;
 800f0da:	f06f 0305 	mvn.w	r3, #5
 800f0de:	61fb      	str	r3, [r7, #28]
 800f0e0:	e02c      	b.n	800f13c <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 800f0e2:	69bb      	ldr	r3, [r7, #24]
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d103      	bne.n	800f0f0 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 800f0e8:	f06f 0303 	mvn.w	r3, #3
 800f0ec:	61fb      	str	r3, [r7, #28]
 800f0ee:	e025      	b.n	800f13c <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 800f0f0:	697b      	ldr	r3, [r7, #20]
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	d011      	beq.n	800f11a <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800f0f6:	6839      	ldr	r1, [r7, #0]
 800f0f8:	69b8      	ldr	r0, [r7, #24]
 800f0fa:	f000 fe02 	bl	800fd02 <xQueueTakeMutexRecursive>
 800f0fe:	4603      	mov	r3, r0
 800f100:	2b01      	cmp	r3, #1
 800f102:	d01b      	beq.n	800f13c <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800f104:	683b      	ldr	r3, [r7, #0]
 800f106:	2b00      	cmp	r3, #0
 800f108:	d003      	beq.n	800f112 <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 800f10a:	f06f 0301 	mvn.w	r3, #1
 800f10e:	61fb      	str	r3, [r7, #28]
 800f110:	e014      	b.n	800f13c <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800f112:	f06f 0302 	mvn.w	r3, #2
 800f116:	61fb      	str	r3, [r7, #28]
 800f118:	e010      	b.n	800f13c <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800f11a:	6839      	ldr	r1, [r7, #0]
 800f11c:	69b8      	ldr	r0, [r7, #24]
 800f11e:	f001 f9cd 	bl	80104bc <xQueueSemaphoreTake>
 800f122:	4603      	mov	r3, r0
 800f124:	2b01      	cmp	r3, #1
 800f126:	d009      	beq.n	800f13c <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800f128:	683b      	ldr	r3, [r7, #0]
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d003      	beq.n	800f136 <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 800f12e:	f06f 0301 	mvn.w	r3, #1
 800f132:	61fb      	str	r3, [r7, #28]
 800f134:	e002      	b.n	800f13c <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800f136:	f06f 0302 	mvn.w	r3, #2
 800f13a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f13c:	69fb      	ldr	r3, [r7, #28]
}
 800f13e:	4618      	mov	r0, r3
 800f140:	3720      	adds	r7, #32
 800f142:	46bd      	mov	sp, r7
 800f144:	bd80      	pop	{r7, pc}
 800f146:	bf00      	nop
 800f148:	2000a2d4 	.word	0x2000a2d4

0800f14c <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800f14c:	b580      	push	{r7, lr}
 800f14e:	b088      	sub	sp, #32
 800f150:	af00      	add	r7, sp, #0
 800f152:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	f023 0301 	bic.w	r3, r3, #1
 800f15a:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	f003 0301 	and.w	r3, r3, #1
 800f162:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800f164:	2300      	movs	r3, #0
 800f166:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f168:	f3ef 8305 	mrs	r3, IPSR
 800f16c:	613b      	str	r3, [r7, #16]
  return(result);
 800f16e:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800f170:	2b00      	cmp	r3, #0
 800f172:	d10f      	bne.n	800f194 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f174:	f3ef 8310 	mrs	r3, PRIMASK
 800f178:	60fb      	str	r3, [r7, #12]
  return(result);
 800f17a:	68fb      	ldr	r3, [r7, #12]
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d105      	bne.n	800f18c <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f180:	f3ef 8311 	mrs	r3, BASEPRI
 800f184:	60bb      	str	r3, [r7, #8]
  return(result);
 800f186:	68bb      	ldr	r3, [r7, #8]
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d007      	beq.n	800f19c <osMutexRelease+0x50>
 800f18c:	4b16      	ldr	r3, [pc, #88]	@ (800f1e8 <osMutexRelease+0x9c>)
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	2b02      	cmp	r3, #2
 800f192:	d103      	bne.n	800f19c <osMutexRelease+0x50>
    stat = osErrorISR;
 800f194:	f06f 0305 	mvn.w	r3, #5
 800f198:	61fb      	str	r3, [r7, #28]
 800f19a:	e01f      	b.n	800f1dc <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 800f19c:	69bb      	ldr	r3, [r7, #24]
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d103      	bne.n	800f1aa <osMutexRelease+0x5e>
    stat = osErrorParameter;
 800f1a2:	f06f 0303 	mvn.w	r3, #3
 800f1a6:	61fb      	str	r3, [r7, #28]
 800f1a8:	e018      	b.n	800f1dc <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 800f1aa:	697b      	ldr	r3, [r7, #20]
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d009      	beq.n	800f1c4 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800f1b0:	69b8      	ldr	r0, [r7, #24]
 800f1b2:	f000 fd6f 	bl	800fc94 <xQueueGiveMutexRecursive>
 800f1b6:	4603      	mov	r3, r0
 800f1b8:	2b01      	cmp	r3, #1
 800f1ba:	d00f      	beq.n	800f1dc <osMutexRelease+0x90>
        stat = osErrorResource;
 800f1bc:	f06f 0302 	mvn.w	r3, #2
 800f1c0:	61fb      	str	r3, [r7, #28]
 800f1c2:	e00b      	b.n	800f1dc <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800f1c4:	2300      	movs	r3, #0
 800f1c6:	2200      	movs	r2, #0
 800f1c8:	2100      	movs	r1, #0
 800f1ca:	69b8      	ldr	r0, [r7, #24]
 800f1cc:	f000 fe48 	bl	800fe60 <xQueueGenericSend>
 800f1d0:	4603      	mov	r3, r0
 800f1d2:	2b01      	cmp	r3, #1
 800f1d4:	d002      	beq.n	800f1dc <osMutexRelease+0x90>
        stat = osErrorResource;
 800f1d6:	f06f 0302 	mvn.w	r3, #2
 800f1da:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 800f1dc:	69fb      	ldr	r3, [r7, #28]
}
 800f1de:	4618      	mov	r0, r3
 800f1e0:	3720      	adds	r7, #32
 800f1e2:	46bd      	mov	sp, r7
 800f1e4:	bd80      	pop	{r7, pc}
 800f1e6:	bf00      	nop
 800f1e8:	2000a2d4 	.word	0x2000a2d4

0800f1ec <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800f1ec:	b580      	push	{r7, lr}
 800f1ee:	b08c      	sub	sp, #48	@ 0x30
 800f1f0:	af02      	add	r7, sp, #8
 800f1f2:	60f8      	str	r0, [r7, #12]
 800f1f4:	60b9      	str	r1, [r7, #8]
 800f1f6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f1fc:	f3ef 8305 	mrs	r3, IPSR
 800f200:	61bb      	str	r3, [r7, #24]
  return(result);
 800f202:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800f204:	2b00      	cmp	r3, #0
 800f206:	f040 8086 	bne.w	800f316 <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f20a:	f3ef 8310 	mrs	r3, PRIMASK
 800f20e:	617b      	str	r3, [r7, #20]
  return(result);
 800f210:	697b      	ldr	r3, [r7, #20]
 800f212:	2b00      	cmp	r3, #0
 800f214:	d105      	bne.n	800f222 <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f216:	f3ef 8311 	mrs	r3, BASEPRI
 800f21a:	613b      	str	r3, [r7, #16]
  return(result);
 800f21c:	693b      	ldr	r3, [r7, #16]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d003      	beq.n	800f22a <osSemaphoreNew+0x3e>
 800f222:	4b3f      	ldr	r3, [pc, #252]	@ (800f320 <osSemaphoreNew+0x134>)
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	2b02      	cmp	r3, #2
 800f228:	d075      	beq.n	800f316 <osSemaphoreNew+0x12a>
 800f22a:	68fb      	ldr	r3, [r7, #12]
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d072      	beq.n	800f316 <osSemaphoreNew+0x12a>
 800f230:	68ba      	ldr	r2, [r7, #8]
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	429a      	cmp	r2, r3
 800f236:	d86e      	bhi.n	800f316 <osSemaphoreNew+0x12a>
    mem = -1;
 800f238:	f04f 33ff 	mov.w	r3, #4294967295
 800f23c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	2b00      	cmp	r3, #0
 800f242:	d015      	beq.n	800f270 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	689b      	ldr	r3, [r3, #8]
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d006      	beq.n	800f25a <osSemaphoreNew+0x6e>
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	68db      	ldr	r3, [r3, #12]
 800f250:	2b4f      	cmp	r3, #79	@ 0x4f
 800f252:	d902      	bls.n	800f25a <osSemaphoreNew+0x6e>
        mem = 1;
 800f254:	2301      	movs	r3, #1
 800f256:	623b      	str	r3, [r7, #32]
 800f258:	e00c      	b.n	800f274 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	689b      	ldr	r3, [r3, #8]
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d108      	bne.n	800f274 <osSemaphoreNew+0x88>
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	68db      	ldr	r3, [r3, #12]
 800f266:	2b00      	cmp	r3, #0
 800f268:	d104      	bne.n	800f274 <osSemaphoreNew+0x88>
          mem = 0;
 800f26a:	2300      	movs	r3, #0
 800f26c:	623b      	str	r3, [r7, #32]
 800f26e:	e001      	b.n	800f274 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 800f270:	2300      	movs	r3, #0
 800f272:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800f274:	6a3b      	ldr	r3, [r7, #32]
 800f276:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f27a:	d04c      	beq.n	800f316 <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	2b01      	cmp	r3, #1
 800f280:	d128      	bne.n	800f2d4 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 800f282:	6a3b      	ldr	r3, [r7, #32]
 800f284:	2b01      	cmp	r3, #1
 800f286:	d10a      	bne.n	800f29e <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	689b      	ldr	r3, [r3, #8]
 800f28c:	2203      	movs	r2, #3
 800f28e:	9200      	str	r2, [sp, #0]
 800f290:	2200      	movs	r2, #0
 800f292:	2100      	movs	r1, #0
 800f294:	2001      	movs	r0, #1
 800f296:	f000 fbc3 	bl	800fa20 <xQueueGenericCreateStatic>
 800f29a:	6278      	str	r0, [r7, #36]	@ 0x24
 800f29c:	e005      	b.n	800f2aa <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 800f29e:	2203      	movs	r2, #3
 800f2a0:	2100      	movs	r1, #0
 800f2a2:	2001      	movs	r0, #1
 800f2a4:	f000 fc43 	bl	800fb2e <xQueueGenericCreate>
 800f2a8:	6278      	str	r0, [r7, #36]	@ 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800f2aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d022      	beq.n	800f2f6 <osSemaphoreNew+0x10a>
 800f2b0:	68bb      	ldr	r3, [r7, #8]
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d01f      	beq.n	800f2f6 <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800f2b6:	2300      	movs	r3, #0
 800f2b8:	2200      	movs	r2, #0
 800f2ba:	2100      	movs	r1, #0
 800f2bc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f2be:	f000 fdcf 	bl	800fe60 <xQueueGenericSend>
 800f2c2:	4603      	mov	r3, r0
 800f2c4:	2b01      	cmp	r3, #1
 800f2c6:	d016      	beq.n	800f2f6 <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 800f2c8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f2ca:	f001 fa97 	bl	80107fc <vQueueDelete>
            hSemaphore = NULL;
 800f2ce:	2300      	movs	r3, #0
 800f2d0:	627b      	str	r3, [r7, #36]	@ 0x24
 800f2d2:	e010      	b.n	800f2f6 <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 800f2d4:	6a3b      	ldr	r3, [r7, #32]
 800f2d6:	2b01      	cmp	r3, #1
 800f2d8:	d108      	bne.n	800f2ec <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	689b      	ldr	r3, [r3, #8]
 800f2de:	461a      	mov	r2, r3
 800f2e0:	68b9      	ldr	r1, [r7, #8]
 800f2e2:	68f8      	ldr	r0, [r7, #12]
 800f2e4:	f000 fd46 	bl	800fd74 <xQueueCreateCountingSemaphoreStatic>
 800f2e8:	6278      	str	r0, [r7, #36]	@ 0x24
 800f2ea:	e004      	b.n	800f2f6 <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800f2ec:	68b9      	ldr	r1, [r7, #8]
 800f2ee:	68f8      	ldr	r0, [r7, #12]
 800f2f0:	f000 fd7d 	bl	800fdee <xQueueCreateCountingSemaphore>
 800f2f4:	6278      	str	r0, [r7, #36]	@ 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800f2f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d00c      	beq.n	800f316 <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d003      	beq.n	800f30a <osSemaphoreNew+0x11e>
          name = attr->name;
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	681b      	ldr	r3, [r3, #0]
 800f306:	61fb      	str	r3, [r7, #28]
 800f308:	e001      	b.n	800f30e <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 800f30a:	2300      	movs	r3, #0
 800f30c:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800f30e:	69f9      	ldr	r1, [r7, #28]
 800f310:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f312:	f001 fbc1 	bl	8010a98 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800f316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f318:	4618      	mov	r0, r3
 800f31a:	3728      	adds	r7, #40	@ 0x28
 800f31c:	46bd      	mov	sp, r7
 800f31e:	bd80      	pop	{r7, pc}
 800f320:	2000a2d4 	.word	0x2000a2d4

0800f324 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800f324:	b580      	push	{r7, lr}
 800f326:	b088      	sub	sp, #32
 800f328:	af00      	add	r7, sp, #0
 800f32a:	6078      	str	r0, [r7, #4]
 800f32c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800f332:	2300      	movs	r3, #0
 800f334:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800f336:	69bb      	ldr	r3, [r7, #24]
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d103      	bne.n	800f344 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800f33c:	f06f 0303 	mvn.w	r3, #3
 800f340:	61fb      	str	r3, [r7, #28]
 800f342:	e04b      	b.n	800f3dc <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f344:	f3ef 8305 	mrs	r3, IPSR
 800f348:	617b      	str	r3, [r7, #20]
  return(result);
 800f34a:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d10f      	bne.n	800f370 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f350:	f3ef 8310 	mrs	r3, PRIMASK
 800f354:	613b      	str	r3, [r7, #16]
  return(result);
 800f356:	693b      	ldr	r3, [r7, #16]
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d105      	bne.n	800f368 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f35c:	f3ef 8311 	mrs	r3, BASEPRI
 800f360:	60fb      	str	r3, [r7, #12]
  return(result);
 800f362:	68fb      	ldr	r3, [r7, #12]
 800f364:	2b00      	cmp	r3, #0
 800f366:	d026      	beq.n	800f3b6 <osSemaphoreAcquire+0x92>
 800f368:	4b1f      	ldr	r3, [pc, #124]	@ (800f3e8 <osSemaphoreAcquire+0xc4>)
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	2b02      	cmp	r3, #2
 800f36e:	d122      	bne.n	800f3b6 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 800f370:	683b      	ldr	r3, [r7, #0]
 800f372:	2b00      	cmp	r3, #0
 800f374:	d003      	beq.n	800f37e <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 800f376:	f06f 0303 	mvn.w	r3, #3
 800f37a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800f37c:	e02d      	b.n	800f3da <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 800f37e:	2300      	movs	r3, #0
 800f380:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800f382:	f107 0308 	add.w	r3, r7, #8
 800f386:	461a      	mov	r2, r3
 800f388:	2100      	movs	r1, #0
 800f38a:	69b8      	ldr	r0, [r7, #24]
 800f38c:	f001 f9ae 	bl	80106ec <xQueueReceiveFromISR>
 800f390:	4603      	mov	r3, r0
 800f392:	2b01      	cmp	r3, #1
 800f394:	d003      	beq.n	800f39e <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 800f396:	f06f 0302 	mvn.w	r3, #2
 800f39a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800f39c:	e01d      	b.n	800f3da <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 800f39e:	68bb      	ldr	r3, [r7, #8]
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d01a      	beq.n	800f3da <osSemaphoreAcquire+0xb6>
 800f3a4:	4b11      	ldr	r3, [pc, #68]	@ (800f3ec <osSemaphoreAcquire+0xc8>)
 800f3a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f3aa:	601a      	str	r2, [r3, #0]
 800f3ac:	f3bf 8f4f 	dsb	sy
 800f3b0:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 800f3b4:	e011      	b.n	800f3da <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800f3b6:	6839      	ldr	r1, [r7, #0]
 800f3b8:	69b8      	ldr	r0, [r7, #24]
 800f3ba:	f001 f87f 	bl	80104bc <xQueueSemaphoreTake>
 800f3be:	4603      	mov	r3, r0
 800f3c0:	2b01      	cmp	r3, #1
 800f3c2:	d00b      	beq.n	800f3dc <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 800f3c4:	683b      	ldr	r3, [r7, #0]
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d003      	beq.n	800f3d2 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 800f3ca:	f06f 0301 	mvn.w	r3, #1
 800f3ce:	61fb      	str	r3, [r7, #28]
 800f3d0:	e004      	b.n	800f3dc <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800f3d2:	f06f 0302 	mvn.w	r3, #2
 800f3d6:	61fb      	str	r3, [r7, #28]
 800f3d8:	e000      	b.n	800f3dc <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 800f3da:	bf00      	nop
      }
    }
  }

  return (stat);
 800f3dc:	69fb      	ldr	r3, [r7, #28]
}
 800f3de:	4618      	mov	r0, r3
 800f3e0:	3720      	adds	r7, #32
 800f3e2:	46bd      	mov	sp, r7
 800f3e4:	bd80      	pop	{r7, pc}
 800f3e6:	bf00      	nop
 800f3e8:	2000a2d4 	.word	0x2000a2d4
 800f3ec:	e000ed04 	.word	0xe000ed04

0800f3f0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	b088      	sub	sp, #32
 800f3f4:	af00      	add	r7, sp, #0
 800f3f6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800f3fc:	2300      	movs	r3, #0
 800f3fe:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800f400:	69bb      	ldr	r3, [r7, #24]
 800f402:	2b00      	cmp	r3, #0
 800f404:	d103      	bne.n	800f40e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800f406:	f06f 0303 	mvn.w	r3, #3
 800f40a:	61fb      	str	r3, [r7, #28]
 800f40c:	e03e      	b.n	800f48c <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f40e:	f3ef 8305 	mrs	r3, IPSR
 800f412:	617b      	str	r3, [r7, #20]
  return(result);
 800f414:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800f416:	2b00      	cmp	r3, #0
 800f418:	d10f      	bne.n	800f43a <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f41a:	f3ef 8310 	mrs	r3, PRIMASK
 800f41e:	613b      	str	r3, [r7, #16]
  return(result);
 800f420:	693b      	ldr	r3, [r7, #16]
 800f422:	2b00      	cmp	r3, #0
 800f424:	d105      	bne.n	800f432 <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f426:	f3ef 8311 	mrs	r3, BASEPRI
 800f42a:	60fb      	str	r3, [r7, #12]
  return(result);
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d01e      	beq.n	800f470 <osSemaphoreRelease+0x80>
 800f432:	4b19      	ldr	r3, [pc, #100]	@ (800f498 <osSemaphoreRelease+0xa8>)
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	2b02      	cmp	r3, #2
 800f438:	d11a      	bne.n	800f470 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 800f43a:	2300      	movs	r3, #0
 800f43c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f43e:	f107 0308 	add.w	r3, r7, #8
 800f442:	4619      	mov	r1, r3
 800f444:	69b8      	ldr	r0, [r7, #24]
 800f446:	f000 feb8 	bl	80101ba <xQueueGiveFromISR>
 800f44a:	4603      	mov	r3, r0
 800f44c:	2b01      	cmp	r3, #1
 800f44e:	d003      	beq.n	800f458 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 800f450:	f06f 0302 	mvn.w	r3, #2
 800f454:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f456:	e018      	b.n	800f48a <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 800f458:	68bb      	ldr	r3, [r7, #8]
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d015      	beq.n	800f48a <osSemaphoreRelease+0x9a>
 800f45e:	4b0f      	ldr	r3, [pc, #60]	@ (800f49c <osSemaphoreRelease+0xac>)
 800f460:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f464:	601a      	str	r2, [r3, #0]
 800f466:	f3bf 8f4f 	dsb	sy
 800f46a:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f46e:	e00c      	b.n	800f48a <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800f470:	2300      	movs	r3, #0
 800f472:	2200      	movs	r2, #0
 800f474:	2100      	movs	r1, #0
 800f476:	69b8      	ldr	r0, [r7, #24]
 800f478:	f000 fcf2 	bl	800fe60 <xQueueGenericSend>
 800f47c:	4603      	mov	r3, r0
 800f47e:	2b01      	cmp	r3, #1
 800f480:	d004      	beq.n	800f48c <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 800f482:	f06f 0302 	mvn.w	r3, #2
 800f486:	61fb      	str	r3, [r7, #28]
 800f488:	e000      	b.n	800f48c <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f48a:	bf00      	nop
    }
  }

  return (stat);
 800f48c:	69fb      	ldr	r3, [r7, #28]
}
 800f48e:	4618      	mov	r0, r3
 800f490:	3720      	adds	r7, #32
 800f492:	46bd      	mov	sp, r7
 800f494:	bd80      	pop	{r7, pc}
 800f496:	bf00      	nop
 800f498:	2000a2d4 	.word	0x2000a2d4
 800f49c:	e000ed04 	.word	0xe000ed04

0800f4a0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800f4a0:	b580      	push	{r7, lr}
 800f4a2:	b08c      	sub	sp, #48	@ 0x30
 800f4a4:	af02      	add	r7, sp, #8
 800f4a6:	60f8      	str	r0, [r7, #12]
 800f4a8:	60b9      	str	r1, [r7, #8]
 800f4aa:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800f4ac:	2300      	movs	r3, #0
 800f4ae:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f4b0:	f3ef 8305 	mrs	r3, IPSR
 800f4b4:	61bb      	str	r3, [r7, #24]
  return(result);
 800f4b6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d16f      	bne.n	800f59c <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f4bc:	f3ef 8310 	mrs	r3, PRIMASK
 800f4c0:	617b      	str	r3, [r7, #20]
  return(result);
 800f4c2:	697b      	ldr	r3, [r7, #20]
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d105      	bne.n	800f4d4 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f4c8:	f3ef 8311 	mrs	r3, BASEPRI
 800f4cc:	613b      	str	r3, [r7, #16]
  return(result);
 800f4ce:	693b      	ldr	r3, [r7, #16]
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d003      	beq.n	800f4dc <osMessageQueueNew+0x3c>
 800f4d4:	4b34      	ldr	r3, [pc, #208]	@ (800f5a8 <osMessageQueueNew+0x108>)
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	2b02      	cmp	r3, #2
 800f4da:	d05f      	beq.n	800f59c <osMessageQueueNew+0xfc>
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d05c      	beq.n	800f59c <osMessageQueueNew+0xfc>
 800f4e2:	68bb      	ldr	r3, [r7, #8]
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d059      	beq.n	800f59c <osMessageQueueNew+0xfc>
    mem = -1;
 800f4e8:	f04f 33ff 	mov.w	r3, #4294967295
 800f4ec:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d029      	beq.n	800f548 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	689b      	ldr	r3, [r3, #8]
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d012      	beq.n	800f522 <osMessageQueueNew+0x82>
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	68db      	ldr	r3, [r3, #12]
 800f500:	2b4f      	cmp	r3, #79	@ 0x4f
 800f502:	d90e      	bls.n	800f522 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d00a      	beq.n	800f522 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	695a      	ldr	r2, [r3, #20]
 800f510:	68fb      	ldr	r3, [r7, #12]
 800f512:	68b9      	ldr	r1, [r7, #8]
 800f514:	fb01 f303 	mul.w	r3, r1, r3
 800f518:	429a      	cmp	r2, r3
 800f51a:	d302      	bcc.n	800f522 <osMessageQueueNew+0x82>
        mem = 1;
 800f51c:	2301      	movs	r3, #1
 800f51e:	623b      	str	r3, [r7, #32]
 800f520:	e014      	b.n	800f54c <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	689b      	ldr	r3, [r3, #8]
 800f526:	2b00      	cmp	r3, #0
 800f528:	d110      	bne.n	800f54c <osMessageQueueNew+0xac>
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	68db      	ldr	r3, [r3, #12]
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d10c      	bne.n	800f54c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f536:	2b00      	cmp	r3, #0
 800f538:	d108      	bne.n	800f54c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	695b      	ldr	r3, [r3, #20]
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d104      	bne.n	800f54c <osMessageQueueNew+0xac>
          mem = 0;
 800f542:	2300      	movs	r3, #0
 800f544:	623b      	str	r3, [r7, #32]
 800f546:	e001      	b.n	800f54c <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800f548:	2300      	movs	r3, #0
 800f54a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800f54c:	6a3b      	ldr	r3, [r7, #32]
 800f54e:	2b01      	cmp	r3, #1
 800f550:	d10b      	bne.n	800f56a <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	691a      	ldr	r2, [r3, #16]
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	689b      	ldr	r3, [r3, #8]
 800f55a:	2100      	movs	r1, #0
 800f55c:	9100      	str	r1, [sp, #0]
 800f55e:	68b9      	ldr	r1, [r7, #8]
 800f560:	68f8      	ldr	r0, [r7, #12]
 800f562:	f000 fa5d 	bl	800fa20 <xQueueGenericCreateStatic>
 800f566:	6278      	str	r0, [r7, #36]	@ 0x24
 800f568:	e008      	b.n	800f57c <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 800f56a:	6a3b      	ldr	r3, [r7, #32]
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d105      	bne.n	800f57c <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 800f570:	2200      	movs	r2, #0
 800f572:	68b9      	ldr	r1, [r7, #8]
 800f574:	68f8      	ldr	r0, [r7, #12]
 800f576:	f000 fada 	bl	800fb2e <xQueueGenericCreate>
 800f57a:	6278      	str	r0, [r7, #36]	@ 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800f57c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f57e:	2b00      	cmp	r3, #0
 800f580:	d00c      	beq.n	800f59c <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	2b00      	cmp	r3, #0
 800f586:	d003      	beq.n	800f590 <osMessageQueueNew+0xf0>
        name = attr->name;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	61fb      	str	r3, [r7, #28]
 800f58e:	e001      	b.n	800f594 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 800f590:	2300      	movs	r3, #0
 800f592:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800f594:	69f9      	ldr	r1, [r7, #28]
 800f596:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f598:	f001 fa7e 	bl	8010a98 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800f59c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f59e:	4618      	mov	r0, r3
 800f5a0:	3728      	adds	r7, #40	@ 0x28
 800f5a2:	46bd      	mov	sp, r7
 800f5a4:	bd80      	pop	{r7, pc}
 800f5a6:	bf00      	nop
 800f5a8:	2000a2d4 	.word	0x2000a2d4

0800f5ac <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800f5ac:	b580      	push	{r7, lr}
 800f5ae:	b08a      	sub	sp, #40	@ 0x28
 800f5b0:	af00      	add	r7, sp, #0
 800f5b2:	60f8      	str	r0, [r7, #12]
 800f5b4:	60b9      	str	r1, [r7, #8]
 800f5b6:	603b      	str	r3, [r7, #0]
 800f5b8:	4613      	mov	r3, r2
 800f5ba:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f5c0:	2300      	movs	r3, #0
 800f5c2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f5c4:	f3ef 8305 	mrs	r3, IPSR
 800f5c8:	61fb      	str	r3, [r7, #28]
  return(result);
 800f5ca:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d10f      	bne.n	800f5f0 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f5d0:	f3ef 8310 	mrs	r3, PRIMASK
 800f5d4:	61bb      	str	r3, [r7, #24]
  return(result);
 800f5d6:	69bb      	ldr	r3, [r7, #24]
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	d105      	bne.n	800f5e8 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f5dc:	f3ef 8311 	mrs	r3, BASEPRI
 800f5e0:	617b      	str	r3, [r7, #20]
  return(result);
 800f5e2:	697b      	ldr	r3, [r7, #20]
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d02c      	beq.n	800f642 <osMessageQueuePut+0x96>
 800f5e8:	4b28      	ldr	r3, [pc, #160]	@ (800f68c <osMessageQueuePut+0xe0>)
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	2b02      	cmp	r3, #2
 800f5ee:	d128      	bne.n	800f642 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f5f0:	6a3b      	ldr	r3, [r7, #32]
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	d005      	beq.n	800f602 <osMessageQueuePut+0x56>
 800f5f6:	68bb      	ldr	r3, [r7, #8]
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d002      	beq.n	800f602 <osMessageQueuePut+0x56>
 800f5fc:	683b      	ldr	r3, [r7, #0]
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d003      	beq.n	800f60a <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800f602:	f06f 0303 	mvn.w	r3, #3
 800f606:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f608:	e039      	b.n	800f67e <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 800f60a:	2300      	movs	r3, #0
 800f60c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800f60e:	f107 0210 	add.w	r2, r7, #16
 800f612:	2300      	movs	r3, #0
 800f614:	68b9      	ldr	r1, [r7, #8]
 800f616:	6a38      	ldr	r0, [r7, #32]
 800f618:	f000 fd2c 	bl	8010074 <xQueueGenericSendFromISR>
 800f61c:	4603      	mov	r3, r0
 800f61e:	2b01      	cmp	r3, #1
 800f620:	d003      	beq.n	800f62a <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800f622:	f06f 0302 	mvn.w	r3, #2
 800f626:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f628:	e029      	b.n	800f67e <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 800f62a:	693b      	ldr	r3, [r7, #16]
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d026      	beq.n	800f67e <osMessageQueuePut+0xd2>
 800f630:	4b17      	ldr	r3, [pc, #92]	@ (800f690 <osMessageQueuePut+0xe4>)
 800f632:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f636:	601a      	str	r2, [r3, #0]
 800f638:	f3bf 8f4f 	dsb	sy
 800f63c:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f640:	e01d      	b.n	800f67e <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f642:	6a3b      	ldr	r3, [r7, #32]
 800f644:	2b00      	cmp	r3, #0
 800f646:	d002      	beq.n	800f64e <osMessageQueuePut+0xa2>
 800f648:	68bb      	ldr	r3, [r7, #8]
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d103      	bne.n	800f656 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800f64e:	f06f 0303 	mvn.w	r3, #3
 800f652:	627b      	str	r3, [r7, #36]	@ 0x24
 800f654:	e014      	b.n	800f680 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f656:	2300      	movs	r3, #0
 800f658:	683a      	ldr	r2, [r7, #0]
 800f65a:	68b9      	ldr	r1, [r7, #8]
 800f65c:	6a38      	ldr	r0, [r7, #32]
 800f65e:	f000 fbff 	bl	800fe60 <xQueueGenericSend>
 800f662:	4603      	mov	r3, r0
 800f664:	2b01      	cmp	r3, #1
 800f666:	d00b      	beq.n	800f680 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 800f668:	683b      	ldr	r3, [r7, #0]
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d003      	beq.n	800f676 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 800f66e:	f06f 0301 	mvn.w	r3, #1
 800f672:	627b      	str	r3, [r7, #36]	@ 0x24
 800f674:	e004      	b.n	800f680 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800f676:	f06f 0302 	mvn.w	r3, #2
 800f67a:	627b      	str	r3, [r7, #36]	@ 0x24
 800f67c:	e000      	b.n	800f680 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f67e:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800f680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f682:	4618      	mov	r0, r3
 800f684:	3728      	adds	r7, #40	@ 0x28
 800f686:	46bd      	mov	sp, r7
 800f688:	bd80      	pop	{r7, pc}
 800f68a:	bf00      	nop
 800f68c:	2000a2d4 	.word	0x2000a2d4
 800f690:	e000ed04 	.word	0xe000ed04

0800f694 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800f694:	b580      	push	{r7, lr}
 800f696:	b08a      	sub	sp, #40	@ 0x28
 800f698:	af00      	add	r7, sp, #0
 800f69a:	60f8      	str	r0, [r7, #12]
 800f69c:	60b9      	str	r1, [r7, #8]
 800f69e:	607a      	str	r2, [r7, #4]
 800f6a0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f6a6:	2300      	movs	r3, #0
 800f6a8:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f6aa:	f3ef 8305 	mrs	r3, IPSR
 800f6ae:	61fb      	str	r3, [r7, #28]
  return(result);
 800f6b0:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d10f      	bne.n	800f6d6 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f6b6:	f3ef 8310 	mrs	r3, PRIMASK
 800f6ba:	61bb      	str	r3, [r7, #24]
  return(result);
 800f6bc:	69bb      	ldr	r3, [r7, #24]
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	d105      	bne.n	800f6ce <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f6c2:	f3ef 8311 	mrs	r3, BASEPRI
 800f6c6:	617b      	str	r3, [r7, #20]
  return(result);
 800f6c8:	697b      	ldr	r3, [r7, #20]
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d02c      	beq.n	800f728 <osMessageQueueGet+0x94>
 800f6ce:	4b28      	ldr	r3, [pc, #160]	@ (800f770 <osMessageQueueGet+0xdc>)
 800f6d0:	681b      	ldr	r3, [r3, #0]
 800f6d2:	2b02      	cmp	r3, #2
 800f6d4:	d128      	bne.n	800f728 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f6d6:	6a3b      	ldr	r3, [r7, #32]
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d005      	beq.n	800f6e8 <osMessageQueueGet+0x54>
 800f6dc:	68bb      	ldr	r3, [r7, #8]
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d002      	beq.n	800f6e8 <osMessageQueueGet+0x54>
 800f6e2:	683b      	ldr	r3, [r7, #0]
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d003      	beq.n	800f6f0 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 800f6e8:	f06f 0303 	mvn.w	r3, #3
 800f6ec:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f6ee:	e038      	b.n	800f762 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 800f6f0:	2300      	movs	r3, #0
 800f6f2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800f6f4:	f107 0310 	add.w	r3, r7, #16
 800f6f8:	461a      	mov	r2, r3
 800f6fa:	68b9      	ldr	r1, [r7, #8]
 800f6fc:	6a38      	ldr	r0, [r7, #32]
 800f6fe:	f000 fff5 	bl	80106ec <xQueueReceiveFromISR>
 800f702:	4603      	mov	r3, r0
 800f704:	2b01      	cmp	r3, #1
 800f706:	d003      	beq.n	800f710 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 800f708:	f06f 0302 	mvn.w	r3, #2
 800f70c:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f70e:	e028      	b.n	800f762 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 800f710:	693b      	ldr	r3, [r7, #16]
 800f712:	2b00      	cmp	r3, #0
 800f714:	d025      	beq.n	800f762 <osMessageQueueGet+0xce>
 800f716:	4b17      	ldr	r3, [pc, #92]	@ (800f774 <osMessageQueueGet+0xe0>)
 800f718:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f71c:	601a      	str	r2, [r3, #0]
 800f71e:	f3bf 8f4f 	dsb	sy
 800f722:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f726:	e01c      	b.n	800f762 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f728:	6a3b      	ldr	r3, [r7, #32]
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d002      	beq.n	800f734 <osMessageQueueGet+0xa0>
 800f72e:	68bb      	ldr	r3, [r7, #8]
 800f730:	2b00      	cmp	r3, #0
 800f732:	d103      	bne.n	800f73c <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 800f734:	f06f 0303 	mvn.w	r3, #3
 800f738:	627b      	str	r3, [r7, #36]	@ 0x24
 800f73a:	e013      	b.n	800f764 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f73c:	683a      	ldr	r2, [r7, #0]
 800f73e:	68b9      	ldr	r1, [r7, #8]
 800f740:	6a38      	ldr	r0, [r7, #32]
 800f742:	f000 fdd3 	bl	80102ec <xQueueReceive>
 800f746:	4603      	mov	r3, r0
 800f748:	2b01      	cmp	r3, #1
 800f74a:	d00b      	beq.n	800f764 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 800f74c:	683b      	ldr	r3, [r7, #0]
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d003      	beq.n	800f75a <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800f752:	f06f 0301 	mvn.w	r3, #1
 800f756:	627b      	str	r3, [r7, #36]	@ 0x24
 800f758:	e004      	b.n	800f764 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800f75a:	f06f 0302 	mvn.w	r3, #2
 800f75e:	627b      	str	r3, [r7, #36]	@ 0x24
 800f760:	e000      	b.n	800f764 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f762:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800f764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f766:	4618      	mov	r0, r3
 800f768:	3728      	adds	r7, #40	@ 0x28
 800f76a:	46bd      	mov	sp, r7
 800f76c:	bd80      	pop	{r7, pc}
 800f76e:	bf00      	nop
 800f770:	2000a2d4 	.word	0x2000a2d4
 800f774:	e000ed04 	.word	0xe000ed04

0800f778 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f778:	b480      	push	{r7}
 800f77a:	b085      	sub	sp, #20
 800f77c:	af00      	add	r7, sp, #0
 800f77e:	60f8      	str	r0, [r7, #12]
 800f780:	60b9      	str	r1, [r7, #8]
 800f782:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	4a07      	ldr	r2, [pc, #28]	@ (800f7a4 <vApplicationGetIdleTaskMemory+0x2c>)
 800f788:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f78a:	68bb      	ldr	r3, [r7, #8]
 800f78c:	4a06      	ldr	r2, [pc, #24]	@ (800f7a8 <vApplicationGetIdleTaskMemory+0x30>)
 800f78e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f796:	601a      	str	r2, [r3, #0]
}
 800f798:	bf00      	nop
 800f79a:	3714      	adds	r7, #20
 800f79c:	46bd      	mov	sp, r7
 800f79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7a2:	4770      	bx	lr
 800f7a4:	2000a2d8 	.word	0x2000a2d8
 800f7a8:	2000a380 	.word	0x2000a380

0800f7ac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f7ac:	b480      	push	{r7}
 800f7ae:	b085      	sub	sp, #20
 800f7b0:	af00      	add	r7, sp, #0
 800f7b2:	60f8      	str	r0, [r7, #12]
 800f7b4:	60b9      	str	r1, [r7, #8]
 800f7b6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	4a07      	ldr	r2, [pc, #28]	@ (800f7d8 <vApplicationGetTimerTaskMemory+0x2c>)
 800f7bc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f7be:	68bb      	ldr	r3, [r7, #8]
 800f7c0:	4a06      	ldr	r2, [pc, #24]	@ (800f7dc <vApplicationGetTimerTaskMemory+0x30>)
 800f7c2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f7ca:	601a      	str	r2, [r3, #0]
}
 800f7cc:	bf00      	nop
 800f7ce:	3714      	adds	r7, #20
 800f7d0:	46bd      	mov	sp, r7
 800f7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d6:	4770      	bx	lr
 800f7d8:	2000a780 	.word	0x2000a780
 800f7dc:	2000a828 	.word	0x2000a828

0800f7e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f7e0:	b480      	push	{r7}
 800f7e2:	b083      	sub	sp, #12
 800f7e4:	af00      	add	r7, sp, #0
 800f7e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	f103 0208 	add.w	r2, r3, #8
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	f04f 32ff 	mov.w	r2, #4294967295
 800f7f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	f103 0208 	add.w	r2, r3, #8
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	f103 0208 	add.w	r2, r3, #8
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	2200      	movs	r2, #0
 800f812:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f814:	bf00      	nop
 800f816:	370c      	adds	r7, #12
 800f818:	46bd      	mov	sp, r7
 800f81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f81e:	4770      	bx	lr

0800f820 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f820:	b480      	push	{r7}
 800f822:	b083      	sub	sp, #12
 800f824:	af00      	add	r7, sp, #0
 800f826:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	2200      	movs	r2, #0
 800f82c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f82e:	bf00      	nop
 800f830:	370c      	adds	r7, #12
 800f832:	46bd      	mov	sp, r7
 800f834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f838:	4770      	bx	lr

0800f83a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f83a:	b480      	push	{r7}
 800f83c:	b085      	sub	sp, #20
 800f83e:	af00      	add	r7, sp, #0
 800f840:	6078      	str	r0, [r7, #4]
 800f842:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	685b      	ldr	r3, [r3, #4]
 800f848:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f84a:	683b      	ldr	r3, [r7, #0]
 800f84c:	68fa      	ldr	r2, [r7, #12]
 800f84e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	689a      	ldr	r2, [r3, #8]
 800f854:	683b      	ldr	r3, [r7, #0]
 800f856:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f858:	68fb      	ldr	r3, [r7, #12]
 800f85a:	689b      	ldr	r3, [r3, #8]
 800f85c:	683a      	ldr	r2, [r7, #0]
 800f85e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	683a      	ldr	r2, [r7, #0]
 800f864:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f866:	683b      	ldr	r3, [r7, #0]
 800f868:	687a      	ldr	r2, [r7, #4]
 800f86a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	1c5a      	adds	r2, r3, #1
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	601a      	str	r2, [r3, #0]
}
 800f876:	bf00      	nop
 800f878:	3714      	adds	r7, #20
 800f87a:	46bd      	mov	sp, r7
 800f87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f880:	4770      	bx	lr

0800f882 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f882:	b480      	push	{r7}
 800f884:	b085      	sub	sp, #20
 800f886:	af00      	add	r7, sp, #0
 800f888:	6078      	str	r0, [r7, #4]
 800f88a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f88c:	683b      	ldr	r3, [r7, #0]
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f892:	68bb      	ldr	r3, [r7, #8]
 800f894:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f898:	d103      	bne.n	800f8a2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	691b      	ldr	r3, [r3, #16]
 800f89e:	60fb      	str	r3, [r7, #12]
 800f8a0:	e00c      	b.n	800f8bc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	3308      	adds	r3, #8
 800f8a6:	60fb      	str	r3, [r7, #12]
 800f8a8:	e002      	b.n	800f8b0 <vListInsert+0x2e>
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	685b      	ldr	r3, [r3, #4]
 800f8ae:	60fb      	str	r3, [r7, #12]
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	685b      	ldr	r3, [r3, #4]
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	68ba      	ldr	r2, [r7, #8]
 800f8b8:	429a      	cmp	r2, r3
 800f8ba:	d2f6      	bcs.n	800f8aa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	685a      	ldr	r2, [r3, #4]
 800f8c0:	683b      	ldr	r3, [r7, #0]
 800f8c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f8c4:	683b      	ldr	r3, [r7, #0]
 800f8c6:	685b      	ldr	r3, [r3, #4]
 800f8c8:	683a      	ldr	r2, [r7, #0]
 800f8ca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f8cc:	683b      	ldr	r3, [r7, #0]
 800f8ce:	68fa      	ldr	r2, [r7, #12]
 800f8d0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f8d2:	68fb      	ldr	r3, [r7, #12]
 800f8d4:	683a      	ldr	r2, [r7, #0]
 800f8d6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f8d8:	683b      	ldr	r3, [r7, #0]
 800f8da:	687a      	ldr	r2, [r7, #4]
 800f8dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	681b      	ldr	r3, [r3, #0]
 800f8e2:	1c5a      	adds	r2, r3, #1
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	601a      	str	r2, [r3, #0]
}
 800f8e8:	bf00      	nop
 800f8ea:	3714      	adds	r7, #20
 800f8ec:	46bd      	mov	sp, r7
 800f8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8f2:	4770      	bx	lr

0800f8f4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f8f4:	b480      	push	{r7}
 800f8f6:	b085      	sub	sp, #20
 800f8f8:	af00      	add	r7, sp, #0
 800f8fa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	691b      	ldr	r3, [r3, #16]
 800f900:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	685b      	ldr	r3, [r3, #4]
 800f906:	687a      	ldr	r2, [r7, #4]
 800f908:	6892      	ldr	r2, [r2, #8]
 800f90a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	689b      	ldr	r3, [r3, #8]
 800f910:	687a      	ldr	r2, [r7, #4]
 800f912:	6852      	ldr	r2, [r2, #4]
 800f914:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	685b      	ldr	r3, [r3, #4]
 800f91a:	687a      	ldr	r2, [r7, #4]
 800f91c:	429a      	cmp	r2, r3
 800f91e:	d103      	bne.n	800f928 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	689a      	ldr	r2, [r3, #8]
 800f924:	68fb      	ldr	r3, [r7, #12]
 800f926:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	2200      	movs	r2, #0
 800f92c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	681b      	ldr	r3, [r3, #0]
 800f932:	1e5a      	subs	r2, r3, #1
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	681b      	ldr	r3, [r3, #0]
}
 800f93c:	4618      	mov	r0, r3
 800f93e:	3714      	adds	r7, #20
 800f940:	46bd      	mov	sp, r7
 800f942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f946:	4770      	bx	lr

0800f948 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f948:	b580      	push	{r7, lr}
 800f94a:	b084      	sub	sp, #16
 800f94c:	af00      	add	r7, sp, #0
 800f94e:	6078      	str	r0, [r7, #4]
 800f950:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f956:	68fb      	ldr	r3, [r7, #12]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d10d      	bne.n	800f978 <xQueueGenericReset+0x30>
	__asm volatile
 800f95c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f960:	b672      	cpsid	i
 800f962:	f383 8811 	msr	BASEPRI, r3
 800f966:	f3bf 8f6f 	isb	sy
 800f96a:	f3bf 8f4f 	dsb	sy
 800f96e:	b662      	cpsie	i
 800f970:	60bb      	str	r3, [r7, #8]
}
 800f972:	bf00      	nop
 800f974:	bf00      	nop
 800f976:	e7fd      	b.n	800f974 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800f978:	f002 ff48 	bl	801280c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	681a      	ldr	r2, [r3, #0]
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f984:	68f9      	ldr	r1, [r7, #12]
 800f986:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f988:	fb01 f303 	mul.w	r3, r1, r3
 800f98c:	441a      	add	r2, r3
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f992:	68fb      	ldr	r3, [r7, #12]
 800f994:	2200      	movs	r2, #0
 800f996:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f998:	68fb      	ldr	r3, [r7, #12]
 800f99a:	681a      	ldr	r2, [r3, #0]
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f9a0:	68fb      	ldr	r3, [r7, #12]
 800f9a2:	681a      	ldr	r2, [r3, #0]
 800f9a4:	68fb      	ldr	r3, [r7, #12]
 800f9a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f9a8:	3b01      	subs	r3, #1
 800f9aa:	68f9      	ldr	r1, [r7, #12]
 800f9ac:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f9ae:	fb01 f303 	mul.w	r3, r1, r3
 800f9b2:	441a      	add	r2, r3
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f9b8:	68fb      	ldr	r3, [r7, #12]
 800f9ba:	22ff      	movs	r2, #255	@ 0xff
 800f9bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	22ff      	movs	r2, #255	@ 0xff
 800f9c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800f9c8:	683b      	ldr	r3, [r7, #0]
 800f9ca:	2b00      	cmp	r3, #0
 800f9cc:	d114      	bne.n	800f9f8 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f9ce:	68fb      	ldr	r3, [r7, #12]
 800f9d0:	691b      	ldr	r3, [r3, #16]
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d01a      	beq.n	800fa0c <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f9d6:	68fb      	ldr	r3, [r7, #12]
 800f9d8:	3310      	adds	r3, #16
 800f9da:	4618      	mov	r0, r3
 800f9dc:	f001 fdc4 	bl	8011568 <xTaskRemoveFromEventList>
 800f9e0:	4603      	mov	r3, r0
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d012      	beq.n	800fa0c <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f9e6:	4b0d      	ldr	r3, [pc, #52]	@ (800fa1c <xQueueGenericReset+0xd4>)
 800f9e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f9ec:	601a      	str	r2, [r3, #0]
 800f9ee:	f3bf 8f4f 	dsb	sy
 800f9f2:	f3bf 8f6f 	isb	sy
 800f9f6:	e009      	b.n	800fa0c <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f9f8:	68fb      	ldr	r3, [r7, #12]
 800f9fa:	3310      	adds	r3, #16
 800f9fc:	4618      	mov	r0, r3
 800f9fe:	f7ff feef 	bl	800f7e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800fa02:	68fb      	ldr	r3, [r7, #12]
 800fa04:	3324      	adds	r3, #36	@ 0x24
 800fa06:	4618      	mov	r0, r3
 800fa08:	f7ff feea 	bl	800f7e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800fa0c:	f002 ff34 	bl	8012878 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800fa10:	2301      	movs	r3, #1
}
 800fa12:	4618      	mov	r0, r3
 800fa14:	3710      	adds	r7, #16
 800fa16:	46bd      	mov	sp, r7
 800fa18:	bd80      	pop	{r7, pc}
 800fa1a:	bf00      	nop
 800fa1c:	e000ed04 	.word	0xe000ed04

0800fa20 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800fa20:	b580      	push	{r7, lr}
 800fa22:	b08e      	sub	sp, #56	@ 0x38
 800fa24:	af02      	add	r7, sp, #8
 800fa26:	60f8      	str	r0, [r7, #12]
 800fa28:	60b9      	str	r1, [r7, #8]
 800fa2a:	607a      	str	r2, [r7, #4]
 800fa2c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d10d      	bne.n	800fa50 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800fa34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa38:	b672      	cpsid	i
 800fa3a:	f383 8811 	msr	BASEPRI, r3
 800fa3e:	f3bf 8f6f 	isb	sy
 800fa42:	f3bf 8f4f 	dsb	sy
 800fa46:	b662      	cpsie	i
 800fa48:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fa4a:	bf00      	nop
 800fa4c:	bf00      	nop
 800fa4e:	e7fd      	b.n	800fa4c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800fa50:	683b      	ldr	r3, [r7, #0]
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d10d      	bne.n	800fa72 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800fa56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa5a:	b672      	cpsid	i
 800fa5c:	f383 8811 	msr	BASEPRI, r3
 800fa60:	f3bf 8f6f 	isb	sy
 800fa64:	f3bf 8f4f 	dsb	sy
 800fa68:	b662      	cpsie	i
 800fa6a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fa6c:	bf00      	nop
 800fa6e:	bf00      	nop
 800fa70:	e7fd      	b.n	800fa6e <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d002      	beq.n	800fa7e <xQueueGenericCreateStatic+0x5e>
 800fa78:	68bb      	ldr	r3, [r7, #8]
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d001      	beq.n	800fa82 <xQueueGenericCreateStatic+0x62>
 800fa7e:	2301      	movs	r3, #1
 800fa80:	e000      	b.n	800fa84 <xQueueGenericCreateStatic+0x64>
 800fa82:	2300      	movs	r3, #0
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d10d      	bne.n	800faa4 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800fa88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa8c:	b672      	cpsid	i
 800fa8e:	f383 8811 	msr	BASEPRI, r3
 800fa92:	f3bf 8f6f 	isb	sy
 800fa96:	f3bf 8f4f 	dsb	sy
 800fa9a:	b662      	cpsie	i
 800fa9c:	623b      	str	r3, [r7, #32]
}
 800fa9e:	bf00      	nop
 800faa0:	bf00      	nop
 800faa2:	e7fd      	b.n	800faa0 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d102      	bne.n	800fab0 <xQueueGenericCreateStatic+0x90>
 800faaa:	68bb      	ldr	r3, [r7, #8]
 800faac:	2b00      	cmp	r3, #0
 800faae:	d101      	bne.n	800fab4 <xQueueGenericCreateStatic+0x94>
 800fab0:	2301      	movs	r3, #1
 800fab2:	e000      	b.n	800fab6 <xQueueGenericCreateStatic+0x96>
 800fab4:	2300      	movs	r3, #0
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d10d      	bne.n	800fad6 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800faba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fabe:	b672      	cpsid	i
 800fac0:	f383 8811 	msr	BASEPRI, r3
 800fac4:	f3bf 8f6f 	isb	sy
 800fac8:	f3bf 8f4f 	dsb	sy
 800facc:	b662      	cpsie	i
 800face:	61fb      	str	r3, [r7, #28]
}
 800fad0:	bf00      	nop
 800fad2:	bf00      	nop
 800fad4:	e7fd      	b.n	800fad2 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800fad6:	2350      	movs	r3, #80	@ 0x50
 800fad8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800fada:	697b      	ldr	r3, [r7, #20]
 800fadc:	2b50      	cmp	r3, #80	@ 0x50
 800fade:	d00d      	beq.n	800fafc <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800fae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fae4:	b672      	cpsid	i
 800fae6:	f383 8811 	msr	BASEPRI, r3
 800faea:	f3bf 8f6f 	isb	sy
 800faee:	f3bf 8f4f 	dsb	sy
 800faf2:	b662      	cpsie	i
 800faf4:	61bb      	str	r3, [r7, #24]
}
 800faf6:	bf00      	nop
 800faf8:	bf00      	nop
 800fafa:	e7fd      	b.n	800faf8 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800fafc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fafe:	683b      	ldr	r3, [r7, #0]
 800fb00:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800fb02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	d00d      	beq.n	800fb24 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800fb08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb0a:	2201      	movs	r2, #1
 800fb0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fb10:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800fb14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb16:	9300      	str	r3, [sp, #0]
 800fb18:	4613      	mov	r3, r2
 800fb1a:	687a      	ldr	r2, [r7, #4]
 800fb1c:	68b9      	ldr	r1, [r7, #8]
 800fb1e:	68f8      	ldr	r0, [r7, #12]
 800fb20:	f000 f848 	bl	800fbb4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fb24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800fb26:	4618      	mov	r0, r3
 800fb28:	3730      	adds	r7, #48	@ 0x30
 800fb2a:	46bd      	mov	sp, r7
 800fb2c:	bd80      	pop	{r7, pc}

0800fb2e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800fb2e:	b580      	push	{r7, lr}
 800fb30:	b08a      	sub	sp, #40	@ 0x28
 800fb32:	af02      	add	r7, sp, #8
 800fb34:	60f8      	str	r0, [r7, #12]
 800fb36:	60b9      	str	r1, [r7, #8]
 800fb38:	4613      	mov	r3, r2
 800fb3a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fb3c:	68fb      	ldr	r3, [r7, #12]
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d10d      	bne.n	800fb5e <xQueueGenericCreate+0x30>
	__asm volatile
 800fb42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb46:	b672      	cpsid	i
 800fb48:	f383 8811 	msr	BASEPRI, r3
 800fb4c:	f3bf 8f6f 	isb	sy
 800fb50:	f3bf 8f4f 	dsb	sy
 800fb54:	b662      	cpsie	i
 800fb56:	613b      	str	r3, [r7, #16]
}
 800fb58:	bf00      	nop
 800fb5a:	bf00      	nop
 800fb5c:	e7fd      	b.n	800fb5a <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800fb5e:	68bb      	ldr	r3, [r7, #8]
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	d102      	bne.n	800fb6a <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800fb64:	2300      	movs	r3, #0
 800fb66:	61fb      	str	r3, [r7, #28]
 800fb68:	e004      	b.n	800fb74 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fb6a:	68fb      	ldr	r3, [r7, #12]
 800fb6c:	68ba      	ldr	r2, [r7, #8]
 800fb6e:	fb02 f303 	mul.w	r3, r2, r3
 800fb72:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800fb74:	69fb      	ldr	r3, [r7, #28]
 800fb76:	3350      	adds	r3, #80	@ 0x50
 800fb78:	4618      	mov	r0, r3
 800fb7a:	f002 ff75 	bl	8012a68 <pvPortMalloc>
 800fb7e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800fb80:	69bb      	ldr	r3, [r7, #24]
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d011      	beq.n	800fbaa <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800fb86:	69bb      	ldr	r3, [r7, #24]
 800fb88:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fb8a:	697b      	ldr	r3, [r7, #20]
 800fb8c:	3350      	adds	r3, #80	@ 0x50
 800fb8e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800fb90:	69bb      	ldr	r3, [r7, #24]
 800fb92:	2200      	movs	r2, #0
 800fb94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fb98:	79fa      	ldrb	r2, [r7, #7]
 800fb9a:	69bb      	ldr	r3, [r7, #24]
 800fb9c:	9300      	str	r3, [sp, #0]
 800fb9e:	4613      	mov	r3, r2
 800fba0:	697a      	ldr	r2, [r7, #20]
 800fba2:	68b9      	ldr	r1, [r7, #8]
 800fba4:	68f8      	ldr	r0, [r7, #12]
 800fba6:	f000 f805 	bl	800fbb4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fbaa:	69bb      	ldr	r3, [r7, #24]
	}
 800fbac:	4618      	mov	r0, r3
 800fbae:	3720      	adds	r7, #32
 800fbb0:	46bd      	mov	sp, r7
 800fbb2:	bd80      	pop	{r7, pc}

0800fbb4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800fbb4:	b580      	push	{r7, lr}
 800fbb6:	b084      	sub	sp, #16
 800fbb8:	af00      	add	r7, sp, #0
 800fbba:	60f8      	str	r0, [r7, #12]
 800fbbc:	60b9      	str	r1, [r7, #8]
 800fbbe:	607a      	str	r2, [r7, #4]
 800fbc0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800fbc2:	68bb      	ldr	r3, [r7, #8]
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	d103      	bne.n	800fbd0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800fbc8:	69bb      	ldr	r3, [r7, #24]
 800fbca:	69ba      	ldr	r2, [r7, #24]
 800fbcc:	601a      	str	r2, [r3, #0]
 800fbce:	e002      	b.n	800fbd6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800fbd0:	69bb      	ldr	r3, [r7, #24]
 800fbd2:	687a      	ldr	r2, [r7, #4]
 800fbd4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800fbd6:	69bb      	ldr	r3, [r7, #24]
 800fbd8:	68fa      	ldr	r2, [r7, #12]
 800fbda:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800fbdc:	69bb      	ldr	r3, [r7, #24]
 800fbde:	68ba      	ldr	r2, [r7, #8]
 800fbe0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800fbe2:	2101      	movs	r1, #1
 800fbe4:	69b8      	ldr	r0, [r7, #24]
 800fbe6:	f7ff feaf 	bl	800f948 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800fbea:	69bb      	ldr	r3, [r7, #24]
 800fbec:	78fa      	ldrb	r2, [r7, #3]
 800fbee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800fbf2:	bf00      	nop
 800fbf4:	3710      	adds	r7, #16
 800fbf6:	46bd      	mov	sp, r7
 800fbf8:	bd80      	pop	{r7, pc}

0800fbfa <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800fbfa:	b580      	push	{r7, lr}
 800fbfc:	b082      	sub	sp, #8
 800fbfe:	af00      	add	r7, sp, #0
 800fc00:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d00e      	beq.n	800fc26 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	2200      	movs	r2, #0
 800fc0c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	2200      	movs	r2, #0
 800fc12:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	2200      	movs	r2, #0
 800fc18:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800fc1a:	2300      	movs	r3, #0
 800fc1c:	2200      	movs	r2, #0
 800fc1e:	2100      	movs	r1, #0
 800fc20:	6878      	ldr	r0, [r7, #4]
 800fc22:	f000 f91d 	bl	800fe60 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800fc26:	bf00      	nop
 800fc28:	3708      	adds	r7, #8
 800fc2a:	46bd      	mov	sp, r7
 800fc2c:	bd80      	pop	{r7, pc}

0800fc2e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800fc2e:	b580      	push	{r7, lr}
 800fc30:	b086      	sub	sp, #24
 800fc32:	af00      	add	r7, sp, #0
 800fc34:	4603      	mov	r3, r0
 800fc36:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800fc38:	2301      	movs	r3, #1
 800fc3a:	617b      	str	r3, [r7, #20]
 800fc3c:	2300      	movs	r3, #0
 800fc3e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800fc40:	79fb      	ldrb	r3, [r7, #7]
 800fc42:	461a      	mov	r2, r3
 800fc44:	6939      	ldr	r1, [r7, #16]
 800fc46:	6978      	ldr	r0, [r7, #20]
 800fc48:	f7ff ff71 	bl	800fb2e <xQueueGenericCreate>
 800fc4c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800fc4e:	68f8      	ldr	r0, [r7, #12]
 800fc50:	f7ff ffd3 	bl	800fbfa <prvInitialiseMutex>

		return xNewQueue;
 800fc54:	68fb      	ldr	r3, [r7, #12]
	}
 800fc56:	4618      	mov	r0, r3
 800fc58:	3718      	adds	r7, #24
 800fc5a:	46bd      	mov	sp, r7
 800fc5c:	bd80      	pop	{r7, pc}

0800fc5e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800fc5e:	b580      	push	{r7, lr}
 800fc60:	b088      	sub	sp, #32
 800fc62:	af02      	add	r7, sp, #8
 800fc64:	4603      	mov	r3, r0
 800fc66:	6039      	str	r1, [r7, #0]
 800fc68:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800fc6a:	2301      	movs	r3, #1
 800fc6c:	617b      	str	r3, [r7, #20]
 800fc6e:	2300      	movs	r3, #0
 800fc70:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800fc72:	79fb      	ldrb	r3, [r7, #7]
 800fc74:	9300      	str	r3, [sp, #0]
 800fc76:	683b      	ldr	r3, [r7, #0]
 800fc78:	2200      	movs	r2, #0
 800fc7a:	6939      	ldr	r1, [r7, #16]
 800fc7c:	6978      	ldr	r0, [r7, #20]
 800fc7e:	f7ff fecf 	bl	800fa20 <xQueueGenericCreateStatic>
 800fc82:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800fc84:	68f8      	ldr	r0, [r7, #12]
 800fc86:	f7ff ffb8 	bl	800fbfa <prvInitialiseMutex>

		return xNewQueue;
 800fc8a:	68fb      	ldr	r3, [r7, #12]
	}
 800fc8c:	4618      	mov	r0, r3
 800fc8e:	3718      	adds	r7, #24
 800fc90:	46bd      	mov	sp, r7
 800fc92:	bd80      	pop	{r7, pc}

0800fc94 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800fc94:	b590      	push	{r4, r7, lr}
 800fc96:	b087      	sub	sp, #28
 800fc98:	af00      	add	r7, sp, #0
 800fc9a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800fca0:	693b      	ldr	r3, [r7, #16]
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d10d      	bne.n	800fcc2 <xQueueGiveMutexRecursive+0x2e>
	__asm volatile
 800fca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcaa:	b672      	cpsid	i
 800fcac:	f383 8811 	msr	BASEPRI, r3
 800fcb0:	f3bf 8f6f 	isb	sy
 800fcb4:	f3bf 8f4f 	dsb	sy
 800fcb8:	b662      	cpsie	i
 800fcba:	60fb      	str	r3, [r7, #12]
}
 800fcbc:	bf00      	nop
 800fcbe:	bf00      	nop
 800fcc0:	e7fd      	b.n	800fcbe <xQueueGiveMutexRecursive+0x2a>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800fcc2:	693b      	ldr	r3, [r7, #16]
 800fcc4:	689c      	ldr	r4, [r3, #8]
 800fcc6:	f001 fe1d 	bl	8011904 <xTaskGetCurrentTaskHandle>
 800fcca:	4603      	mov	r3, r0
 800fccc:	429c      	cmp	r4, r3
 800fcce:	d111      	bne.n	800fcf4 <xQueueGiveMutexRecursive+0x60>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800fcd0:	693b      	ldr	r3, [r7, #16]
 800fcd2:	68db      	ldr	r3, [r3, #12]
 800fcd4:	1e5a      	subs	r2, r3, #1
 800fcd6:	693b      	ldr	r3, [r7, #16]
 800fcd8:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800fcda:	693b      	ldr	r3, [r7, #16]
 800fcdc:	68db      	ldr	r3, [r3, #12]
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d105      	bne.n	800fcee <xQueueGiveMutexRecursive+0x5a>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800fce2:	2300      	movs	r3, #0
 800fce4:	2200      	movs	r2, #0
 800fce6:	2100      	movs	r1, #0
 800fce8:	6938      	ldr	r0, [r7, #16]
 800fcea:	f000 f8b9 	bl	800fe60 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800fcee:	2301      	movs	r3, #1
 800fcf0:	617b      	str	r3, [r7, #20]
 800fcf2:	e001      	b.n	800fcf8 <xQueueGiveMutexRecursive+0x64>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800fcf4:	2300      	movs	r3, #0
 800fcf6:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800fcf8:	697b      	ldr	r3, [r7, #20]
	}
 800fcfa:	4618      	mov	r0, r3
 800fcfc:	371c      	adds	r7, #28
 800fcfe:	46bd      	mov	sp, r7
 800fd00:	bd90      	pop	{r4, r7, pc}

0800fd02 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800fd02:	b590      	push	{r4, r7, lr}
 800fd04:	b087      	sub	sp, #28
 800fd06:	af00      	add	r7, sp, #0
 800fd08:	6078      	str	r0, [r7, #4]
 800fd0a:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800fd10:	693b      	ldr	r3, [r7, #16]
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	d10d      	bne.n	800fd32 <xQueueTakeMutexRecursive+0x30>
	__asm volatile
 800fd16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd1a:	b672      	cpsid	i
 800fd1c:	f383 8811 	msr	BASEPRI, r3
 800fd20:	f3bf 8f6f 	isb	sy
 800fd24:	f3bf 8f4f 	dsb	sy
 800fd28:	b662      	cpsie	i
 800fd2a:	60fb      	str	r3, [r7, #12]
}
 800fd2c:	bf00      	nop
 800fd2e:	bf00      	nop
 800fd30:	e7fd      	b.n	800fd2e <xQueueTakeMutexRecursive+0x2c>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800fd32:	693b      	ldr	r3, [r7, #16]
 800fd34:	689c      	ldr	r4, [r3, #8]
 800fd36:	f001 fde5 	bl	8011904 <xTaskGetCurrentTaskHandle>
 800fd3a:	4603      	mov	r3, r0
 800fd3c:	429c      	cmp	r4, r3
 800fd3e:	d107      	bne.n	800fd50 <xQueueTakeMutexRecursive+0x4e>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800fd40:	693b      	ldr	r3, [r7, #16]
 800fd42:	68db      	ldr	r3, [r3, #12]
 800fd44:	1c5a      	adds	r2, r3, #1
 800fd46:	693b      	ldr	r3, [r7, #16]
 800fd48:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800fd4a:	2301      	movs	r3, #1
 800fd4c:	617b      	str	r3, [r7, #20]
 800fd4e:	e00c      	b.n	800fd6a <xQueueTakeMutexRecursive+0x68>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800fd50:	6839      	ldr	r1, [r7, #0]
 800fd52:	6938      	ldr	r0, [r7, #16]
 800fd54:	f000 fbb2 	bl	80104bc <xQueueSemaphoreTake>
 800fd58:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800fd5a:	697b      	ldr	r3, [r7, #20]
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	d004      	beq.n	800fd6a <xQueueTakeMutexRecursive+0x68>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800fd60:	693b      	ldr	r3, [r7, #16]
 800fd62:	68db      	ldr	r3, [r3, #12]
 800fd64:	1c5a      	adds	r2, r3, #1
 800fd66:	693b      	ldr	r3, [r7, #16]
 800fd68:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800fd6a:	697b      	ldr	r3, [r7, #20]
	}
 800fd6c:	4618      	mov	r0, r3
 800fd6e:	371c      	adds	r7, #28
 800fd70:	46bd      	mov	sp, r7
 800fd72:	bd90      	pop	{r4, r7, pc}

0800fd74 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800fd74:	b580      	push	{r7, lr}
 800fd76:	b08a      	sub	sp, #40	@ 0x28
 800fd78:	af02      	add	r7, sp, #8
 800fd7a:	60f8      	str	r0, [r7, #12]
 800fd7c:	60b9      	str	r1, [r7, #8]
 800fd7e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800fd80:	68fb      	ldr	r3, [r7, #12]
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d10d      	bne.n	800fda2 <xQueueCreateCountingSemaphoreStatic+0x2e>
	__asm volatile
 800fd86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd8a:	b672      	cpsid	i
 800fd8c:	f383 8811 	msr	BASEPRI, r3
 800fd90:	f3bf 8f6f 	isb	sy
 800fd94:	f3bf 8f4f 	dsb	sy
 800fd98:	b662      	cpsie	i
 800fd9a:	61bb      	str	r3, [r7, #24]
}
 800fd9c:	bf00      	nop
 800fd9e:	bf00      	nop
 800fda0:	e7fd      	b.n	800fd9e <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 800fda2:	68ba      	ldr	r2, [r7, #8]
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	429a      	cmp	r2, r3
 800fda8:	d90d      	bls.n	800fdc6 <xQueueCreateCountingSemaphoreStatic+0x52>
	__asm volatile
 800fdaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdae:	b672      	cpsid	i
 800fdb0:	f383 8811 	msr	BASEPRI, r3
 800fdb4:	f3bf 8f6f 	isb	sy
 800fdb8:	f3bf 8f4f 	dsb	sy
 800fdbc:	b662      	cpsie	i
 800fdbe:	617b      	str	r3, [r7, #20]
}
 800fdc0:	bf00      	nop
 800fdc2:	bf00      	nop
 800fdc4:	e7fd      	b.n	800fdc2 <xQueueCreateCountingSemaphoreStatic+0x4e>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800fdc6:	2302      	movs	r3, #2
 800fdc8:	9300      	str	r3, [sp, #0]
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	2200      	movs	r2, #0
 800fdce:	2100      	movs	r1, #0
 800fdd0:	68f8      	ldr	r0, [r7, #12]
 800fdd2:	f7ff fe25 	bl	800fa20 <xQueueGenericCreateStatic>
 800fdd6:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800fdd8:	69fb      	ldr	r3, [r7, #28]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d002      	beq.n	800fde4 <xQueueCreateCountingSemaphoreStatic+0x70>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800fdde:	69fb      	ldr	r3, [r7, #28]
 800fde0:	68ba      	ldr	r2, [r7, #8]
 800fde2:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800fde4:	69fb      	ldr	r3, [r7, #28]
	}
 800fde6:	4618      	mov	r0, r3
 800fde8:	3720      	adds	r7, #32
 800fdea:	46bd      	mov	sp, r7
 800fdec:	bd80      	pop	{r7, pc}

0800fdee <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800fdee:	b580      	push	{r7, lr}
 800fdf0:	b086      	sub	sp, #24
 800fdf2:	af00      	add	r7, sp, #0
 800fdf4:	6078      	str	r0, [r7, #4]
 800fdf6:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d10d      	bne.n	800fe1a <xQueueCreateCountingSemaphore+0x2c>
	__asm volatile
 800fdfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe02:	b672      	cpsid	i
 800fe04:	f383 8811 	msr	BASEPRI, r3
 800fe08:	f3bf 8f6f 	isb	sy
 800fe0c:	f3bf 8f4f 	dsb	sy
 800fe10:	b662      	cpsie	i
 800fe12:	613b      	str	r3, [r7, #16]
}
 800fe14:	bf00      	nop
 800fe16:	bf00      	nop
 800fe18:	e7fd      	b.n	800fe16 <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 800fe1a:	683a      	ldr	r2, [r7, #0]
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	429a      	cmp	r2, r3
 800fe20:	d90d      	bls.n	800fe3e <xQueueCreateCountingSemaphore+0x50>
	__asm volatile
 800fe22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe26:	b672      	cpsid	i
 800fe28:	f383 8811 	msr	BASEPRI, r3
 800fe2c:	f3bf 8f6f 	isb	sy
 800fe30:	f3bf 8f4f 	dsb	sy
 800fe34:	b662      	cpsie	i
 800fe36:	60fb      	str	r3, [r7, #12]
}
 800fe38:	bf00      	nop
 800fe3a:	bf00      	nop
 800fe3c:	e7fd      	b.n	800fe3a <xQueueCreateCountingSemaphore+0x4c>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800fe3e:	2202      	movs	r2, #2
 800fe40:	2100      	movs	r1, #0
 800fe42:	6878      	ldr	r0, [r7, #4]
 800fe44:	f7ff fe73 	bl	800fb2e <xQueueGenericCreate>
 800fe48:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800fe4a:	697b      	ldr	r3, [r7, #20]
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d002      	beq.n	800fe56 <xQueueCreateCountingSemaphore+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800fe50:	697b      	ldr	r3, [r7, #20]
 800fe52:	683a      	ldr	r2, [r7, #0]
 800fe54:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800fe56:	697b      	ldr	r3, [r7, #20]
	}
 800fe58:	4618      	mov	r0, r3
 800fe5a:	3718      	adds	r7, #24
 800fe5c:	46bd      	mov	sp, r7
 800fe5e:	bd80      	pop	{r7, pc}

0800fe60 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800fe60:	b580      	push	{r7, lr}
 800fe62:	b08e      	sub	sp, #56	@ 0x38
 800fe64:	af00      	add	r7, sp, #0
 800fe66:	60f8      	str	r0, [r7, #12]
 800fe68:	60b9      	str	r1, [r7, #8]
 800fe6a:	607a      	str	r2, [r7, #4]
 800fe6c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800fe6e:	2300      	movs	r3, #0
 800fe70:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800fe76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d10d      	bne.n	800fe98 <xQueueGenericSend+0x38>
	__asm volatile
 800fe7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe80:	b672      	cpsid	i
 800fe82:	f383 8811 	msr	BASEPRI, r3
 800fe86:	f3bf 8f6f 	isb	sy
 800fe8a:	f3bf 8f4f 	dsb	sy
 800fe8e:	b662      	cpsie	i
 800fe90:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fe92:	bf00      	nop
 800fe94:	bf00      	nop
 800fe96:	e7fd      	b.n	800fe94 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fe98:	68bb      	ldr	r3, [r7, #8]
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d103      	bne.n	800fea6 <xQueueGenericSend+0x46>
 800fe9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d101      	bne.n	800feaa <xQueueGenericSend+0x4a>
 800fea6:	2301      	movs	r3, #1
 800fea8:	e000      	b.n	800feac <xQueueGenericSend+0x4c>
 800feaa:	2300      	movs	r3, #0
 800feac:	2b00      	cmp	r3, #0
 800feae:	d10d      	bne.n	800fecc <xQueueGenericSend+0x6c>
	__asm volatile
 800feb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800feb4:	b672      	cpsid	i
 800feb6:	f383 8811 	msr	BASEPRI, r3
 800feba:	f3bf 8f6f 	isb	sy
 800febe:	f3bf 8f4f 	dsb	sy
 800fec2:	b662      	cpsie	i
 800fec4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fec6:	bf00      	nop
 800fec8:	bf00      	nop
 800feca:	e7fd      	b.n	800fec8 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fecc:	683b      	ldr	r3, [r7, #0]
 800fece:	2b02      	cmp	r3, #2
 800fed0:	d103      	bne.n	800feda <xQueueGenericSend+0x7a>
 800fed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fed6:	2b01      	cmp	r3, #1
 800fed8:	d101      	bne.n	800fede <xQueueGenericSend+0x7e>
 800feda:	2301      	movs	r3, #1
 800fedc:	e000      	b.n	800fee0 <xQueueGenericSend+0x80>
 800fede:	2300      	movs	r3, #0
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d10d      	bne.n	800ff00 <xQueueGenericSend+0xa0>
	__asm volatile
 800fee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fee8:	b672      	cpsid	i
 800feea:	f383 8811 	msr	BASEPRI, r3
 800feee:	f3bf 8f6f 	isb	sy
 800fef2:	f3bf 8f4f 	dsb	sy
 800fef6:	b662      	cpsie	i
 800fef8:	623b      	str	r3, [r7, #32]
}
 800fefa:	bf00      	nop
 800fefc:	bf00      	nop
 800fefe:	e7fd      	b.n	800fefc <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ff00:	f001 fd10 	bl	8011924 <xTaskGetSchedulerState>
 800ff04:	4603      	mov	r3, r0
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d102      	bne.n	800ff10 <xQueueGenericSend+0xb0>
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	d101      	bne.n	800ff14 <xQueueGenericSend+0xb4>
 800ff10:	2301      	movs	r3, #1
 800ff12:	e000      	b.n	800ff16 <xQueueGenericSend+0xb6>
 800ff14:	2300      	movs	r3, #0
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d10d      	bne.n	800ff36 <xQueueGenericSend+0xd6>
	__asm volatile
 800ff1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff1e:	b672      	cpsid	i
 800ff20:	f383 8811 	msr	BASEPRI, r3
 800ff24:	f3bf 8f6f 	isb	sy
 800ff28:	f3bf 8f4f 	dsb	sy
 800ff2c:	b662      	cpsie	i
 800ff2e:	61fb      	str	r3, [r7, #28]
}
 800ff30:	bf00      	nop
 800ff32:	bf00      	nop
 800ff34:	e7fd      	b.n	800ff32 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ff36:	f002 fc69 	bl	801280c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ff3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ff3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ff42:	429a      	cmp	r2, r3
 800ff44:	d302      	bcc.n	800ff4c <xQueueGenericSend+0xec>
 800ff46:	683b      	ldr	r3, [r7, #0]
 800ff48:	2b02      	cmp	r3, #2
 800ff4a:	d129      	bne.n	800ffa0 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ff4c:	683a      	ldr	r2, [r7, #0]
 800ff4e:	68b9      	ldr	r1, [r7, #8]
 800ff50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ff52:	f000 fc91 	bl	8010878 <prvCopyDataToQueue>
 800ff56:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ff58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	d010      	beq.n	800ff82 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ff60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff62:	3324      	adds	r3, #36	@ 0x24
 800ff64:	4618      	mov	r0, r3
 800ff66:	f001 faff 	bl	8011568 <xTaskRemoveFromEventList>
 800ff6a:	4603      	mov	r3, r0
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d013      	beq.n	800ff98 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ff70:	4b3f      	ldr	r3, [pc, #252]	@ (8010070 <xQueueGenericSend+0x210>)
 800ff72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ff76:	601a      	str	r2, [r3, #0]
 800ff78:	f3bf 8f4f 	dsb	sy
 800ff7c:	f3bf 8f6f 	isb	sy
 800ff80:	e00a      	b.n	800ff98 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ff82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d007      	beq.n	800ff98 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ff88:	4b39      	ldr	r3, [pc, #228]	@ (8010070 <xQueueGenericSend+0x210>)
 800ff8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ff8e:	601a      	str	r2, [r3, #0]
 800ff90:	f3bf 8f4f 	dsb	sy
 800ff94:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ff98:	f002 fc6e 	bl	8012878 <vPortExitCritical>
				return pdPASS;
 800ff9c:	2301      	movs	r3, #1
 800ff9e:	e063      	b.n	8010068 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d103      	bne.n	800ffae <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ffa6:	f002 fc67 	bl	8012878 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ffaa:	2300      	movs	r3, #0
 800ffac:	e05c      	b.n	8010068 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ffae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d106      	bne.n	800ffc2 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ffb4:	f107 0314 	add.w	r3, r7, #20
 800ffb8:	4618      	mov	r0, r3
 800ffba:	f001 fb3b 	bl	8011634 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ffbe:	2301      	movs	r3, #1
 800ffc0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ffc2:	f002 fc59 	bl	8012878 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ffc6:	f001 f861 	bl	801108c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ffca:	f002 fc1f 	bl	801280c <vPortEnterCritical>
 800ffce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ffd4:	b25b      	sxtb	r3, r3
 800ffd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffda:	d103      	bne.n	800ffe4 <xQueueGenericSend+0x184>
 800ffdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffde:	2200      	movs	r2, #0
 800ffe0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ffe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffe6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ffea:	b25b      	sxtb	r3, r3
 800ffec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fff0:	d103      	bne.n	800fffa <xQueueGenericSend+0x19a>
 800fff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fff4:	2200      	movs	r2, #0
 800fff6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fffa:	f002 fc3d 	bl	8012878 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fffe:	1d3a      	adds	r2, r7, #4
 8010000:	f107 0314 	add.w	r3, r7, #20
 8010004:	4611      	mov	r1, r2
 8010006:	4618      	mov	r0, r3
 8010008:	f001 fb2a 	bl	8011660 <xTaskCheckForTimeOut>
 801000c:	4603      	mov	r3, r0
 801000e:	2b00      	cmp	r3, #0
 8010010:	d124      	bne.n	801005c <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8010012:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010014:	f000 fd28 	bl	8010a68 <prvIsQueueFull>
 8010018:	4603      	mov	r3, r0
 801001a:	2b00      	cmp	r3, #0
 801001c:	d018      	beq.n	8010050 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801001e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010020:	3310      	adds	r3, #16
 8010022:	687a      	ldr	r2, [r7, #4]
 8010024:	4611      	mov	r1, r2
 8010026:	4618      	mov	r0, r3
 8010028:	f001 fa48 	bl	80114bc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801002c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801002e:	f000 fcb3 	bl	8010998 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8010032:	f001 f839 	bl	80110a8 <xTaskResumeAll>
 8010036:	4603      	mov	r3, r0
 8010038:	2b00      	cmp	r3, #0
 801003a:	f47f af7c 	bne.w	800ff36 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 801003e:	4b0c      	ldr	r3, [pc, #48]	@ (8010070 <xQueueGenericSend+0x210>)
 8010040:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010044:	601a      	str	r2, [r3, #0]
 8010046:	f3bf 8f4f 	dsb	sy
 801004a:	f3bf 8f6f 	isb	sy
 801004e:	e772      	b.n	800ff36 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010050:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010052:	f000 fca1 	bl	8010998 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010056:	f001 f827 	bl	80110a8 <xTaskResumeAll>
 801005a:	e76c      	b.n	800ff36 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801005c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801005e:	f000 fc9b 	bl	8010998 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010062:	f001 f821 	bl	80110a8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8010066:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010068:	4618      	mov	r0, r3
 801006a:	3738      	adds	r7, #56	@ 0x38
 801006c:	46bd      	mov	sp, r7
 801006e:	bd80      	pop	{r7, pc}
 8010070:	e000ed04 	.word	0xe000ed04

08010074 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8010074:	b580      	push	{r7, lr}
 8010076:	b08e      	sub	sp, #56	@ 0x38
 8010078:	af00      	add	r7, sp, #0
 801007a:	60f8      	str	r0, [r7, #12]
 801007c:	60b9      	str	r1, [r7, #8]
 801007e:	607a      	str	r2, [r7, #4]
 8010080:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010082:	68fb      	ldr	r3, [r7, #12]
 8010084:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8010086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010088:	2b00      	cmp	r3, #0
 801008a:	d10d      	bne.n	80100a8 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 801008c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010090:	b672      	cpsid	i
 8010092:	f383 8811 	msr	BASEPRI, r3
 8010096:	f3bf 8f6f 	isb	sy
 801009a:	f3bf 8f4f 	dsb	sy
 801009e:	b662      	cpsie	i
 80100a0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80100a2:	bf00      	nop
 80100a4:	bf00      	nop
 80100a6:	e7fd      	b.n	80100a4 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80100a8:	68bb      	ldr	r3, [r7, #8]
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d103      	bne.n	80100b6 <xQueueGenericSendFromISR+0x42>
 80100ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d101      	bne.n	80100ba <xQueueGenericSendFromISR+0x46>
 80100b6:	2301      	movs	r3, #1
 80100b8:	e000      	b.n	80100bc <xQueueGenericSendFromISR+0x48>
 80100ba:	2300      	movs	r3, #0
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d10d      	bne.n	80100dc <xQueueGenericSendFromISR+0x68>
	__asm volatile
 80100c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100c4:	b672      	cpsid	i
 80100c6:	f383 8811 	msr	BASEPRI, r3
 80100ca:	f3bf 8f6f 	isb	sy
 80100ce:	f3bf 8f4f 	dsb	sy
 80100d2:	b662      	cpsie	i
 80100d4:	623b      	str	r3, [r7, #32]
}
 80100d6:	bf00      	nop
 80100d8:	bf00      	nop
 80100da:	e7fd      	b.n	80100d8 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80100dc:	683b      	ldr	r3, [r7, #0]
 80100de:	2b02      	cmp	r3, #2
 80100e0:	d103      	bne.n	80100ea <xQueueGenericSendFromISR+0x76>
 80100e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100e6:	2b01      	cmp	r3, #1
 80100e8:	d101      	bne.n	80100ee <xQueueGenericSendFromISR+0x7a>
 80100ea:	2301      	movs	r3, #1
 80100ec:	e000      	b.n	80100f0 <xQueueGenericSendFromISR+0x7c>
 80100ee:	2300      	movs	r3, #0
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	d10d      	bne.n	8010110 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 80100f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100f8:	b672      	cpsid	i
 80100fa:	f383 8811 	msr	BASEPRI, r3
 80100fe:	f3bf 8f6f 	isb	sy
 8010102:	f3bf 8f4f 	dsb	sy
 8010106:	b662      	cpsie	i
 8010108:	61fb      	str	r3, [r7, #28]
}
 801010a:	bf00      	nop
 801010c:	bf00      	nop
 801010e:	e7fd      	b.n	801010c <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010110:	f002 fc64 	bl	80129dc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8010114:	f3ef 8211 	mrs	r2, BASEPRI
 8010118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801011c:	b672      	cpsid	i
 801011e:	f383 8811 	msr	BASEPRI, r3
 8010122:	f3bf 8f6f 	isb	sy
 8010126:	f3bf 8f4f 	dsb	sy
 801012a:	b662      	cpsie	i
 801012c:	61ba      	str	r2, [r7, #24]
 801012e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8010130:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010132:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010136:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801013a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801013c:	429a      	cmp	r2, r3
 801013e:	d302      	bcc.n	8010146 <xQueueGenericSendFromISR+0xd2>
 8010140:	683b      	ldr	r3, [r7, #0]
 8010142:	2b02      	cmp	r3, #2
 8010144:	d12c      	bne.n	80101a0 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010148:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801014c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010150:	683a      	ldr	r2, [r7, #0]
 8010152:	68b9      	ldr	r1, [r7, #8]
 8010154:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010156:	f000 fb8f 	bl	8010878 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801015a:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 801015e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010162:	d112      	bne.n	801018a <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010168:	2b00      	cmp	r3, #0
 801016a:	d016      	beq.n	801019a <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801016c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801016e:	3324      	adds	r3, #36	@ 0x24
 8010170:	4618      	mov	r0, r3
 8010172:	f001 f9f9 	bl	8011568 <xTaskRemoveFromEventList>
 8010176:	4603      	mov	r3, r0
 8010178:	2b00      	cmp	r3, #0
 801017a:	d00e      	beq.n	801019a <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	2b00      	cmp	r3, #0
 8010180:	d00b      	beq.n	801019a <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	2201      	movs	r2, #1
 8010186:	601a      	str	r2, [r3, #0]
 8010188:	e007      	b.n	801019a <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801018a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801018e:	3301      	adds	r3, #1
 8010190:	b2db      	uxtb	r3, r3
 8010192:	b25a      	sxtb	r2, r3
 8010194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010196:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 801019a:	2301      	movs	r3, #1
 801019c:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 801019e:	e001      	b.n	80101a4 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80101a0:	2300      	movs	r3, #0
 80101a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80101a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101a6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80101a8:	693b      	ldr	r3, [r7, #16]
 80101aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80101ae:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80101b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80101b2:	4618      	mov	r0, r3
 80101b4:	3738      	adds	r7, #56	@ 0x38
 80101b6:	46bd      	mov	sp, r7
 80101b8:	bd80      	pop	{r7, pc}

080101ba <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80101ba:	b580      	push	{r7, lr}
 80101bc:	b08e      	sub	sp, #56	@ 0x38
 80101be:	af00      	add	r7, sp, #0
 80101c0:	6078      	str	r0, [r7, #4]
 80101c2:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80101c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d10d      	bne.n	80101ea <xQueueGiveFromISR+0x30>
	__asm volatile
 80101ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101d2:	b672      	cpsid	i
 80101d4:	f383 8811 	msr	BASEPRI, r3
 80101d8:	f3bf 8f6f 	isb	sy
 80101dc:	f3bf 8f4f 	dsb	sy
 80101e0:	b662      	cpsie	i
 80101e2:	623b      	str	r3, [r7, #32]
}
 80101e4:	bf00      	nop
 80101e6:	bf00      	nop
 80101e8:	e7fd      	b.n	80101e6 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80101ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d00d      	beq.n	801020e <xQueueGiveFromISR+0x54>
	__asm volatile
 80101f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101f6:	b672      	cpsid	i
 80101f8:	f383 8811 	msr	BASEPRI, r3
 80101fc:	f3bf 8f6f 	isb	sy
 8010200:	f3bf 8f4f 	dsb	sy
 8010204:	b662      	cpsie	i
 8010206:	61fb      	str	r3, [r7, #28]
}
 8010208:	bf00      	nop
 801020a:	bf00      	nop
 801020c:	e7fd      	b.n	801020a <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 801020e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	2b00      	cmp	r3, #0
 8010214:	d103      	bne.n	801021e <xQueueGiveFromISR+0x64>
 8010216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010218:	689b      	ldr	r3, [r3, #8]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d101      	bne.n	8010222 <xQueueGiveFromISR+0x68>
 801021e:	2301      	movs	r3, #1
 8010220:	e000      	b.n	8010224 <xQueueGiveFromISR+0x6a>
 8010222:	2300      	movs	r3, #0
 8010224:	2b00      	cmp	r3, #0
 8010226:	d10d      	bne.n	8010244 <xQueueGiveFromISR+0x8a>
	__asm volatile
 8010228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801022c:	b672      	cpsid	i
 801022e:	f383 8811 	msr	BASEPRI, r3
 8010232:	f3bf 8f6f 	isb	sy
 8010236:	f3bf 8f4f 	dsb	sy
 801023a:	b662      	cpsie	i
 801023c:	61bb      	str	r3, [r7, #24]
}
 801023e:	bf00      	nop
 8010240:	bf00      	nop
 8010242:	e7fd      	b.n	8010240 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010244:	f002 fbca 	bl	80129dc <vPortValidateInterruptPriority>
	__asm volatile
 8010248:	f3ef 8211 	mrs	r2, BASEPRI
 801024c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010250:	b672      	cpsid	i
 8010252:	f383 8811 	msr	BASEPRI, r3
 8010256:	f3bf 8f6f 	isb	sy
 801025a:	f3bf 8f4f 	dsb	sy
 801025e:	b662      	cpsie	i
 8010260:	617a      	str	r2, [r7, #20]
 8010262:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8010264:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010266:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801026a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801026c:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 801026e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010270:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010272:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010274:	429a      	cmp	r2, r3
 8010276:	d22b      	bcs.n	80102d0 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801027a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801027e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010284:	1c5a      	adds	r2, r3, #1
 8010286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010288:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801028a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801028e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010292:	d112      	bne.n	80102ba <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010298:	2b00      	cmp	r3, #0
 801029a:	d016      	beq.n	80102ca <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801029c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801029e:	3324      	adds	r3, #36	@ 0x24
 80102a0:	4618      	mov	r0, r3
 80102a2:	f001 f961 	bl	8011568 <xTaskRemoveFromEventList>
 80102a6:	4603      	mov	r3, r0
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d00e      	beq.n	80102ca <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80102ac:	683b      	ldr	r3, [r7, #0]
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d00b      	beq.n	80102ca <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80102b2:	683b      	ldr	r3, [r7, #0]
 80102b4:	2201      	movs	r2, #1
 80102b6:	601a      	str	r2, [r3, #0]
 80102b8:	e007      	b.n	80102ca <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80102ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80102be:	3301      	adds	r3, #1
 80102c0:	b2db      	uxtb	r3, r3
 80102c2:	b25a      	sxtb	r2, r3
 80102c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80102ca:	2301      	movs	r3, #1
 80102cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80102ce:	e001      	b.n	80102d4 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80102d0:	2300      	movs	r3, #0
 80102d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80102d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102d6:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80102d8:	68fb      	ldr	r3, [r7, #12]
 80102da:	f383 8811 	msr	BASEPRI, r3
}
 80102de:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80102e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80102e2:	4618      	mov	r0, r3
 80102e4:	3738      	adds	r7, #56	@ 0x38
 80102e6:	46bd      	mov	sp, r7
 80102e8:	bd80      	pop	{r7, pc}
	...

080102ec <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80102ec:	b580      	push	{r7, lr}
 80102ee:	b08c      	sub	sp, #48	@ 0x30
 80102f0:	af00      	add	r7, sp, #0
 80102f2:	60f8      	str	r0, [r7, #12]
 80102f4:	60b9      	str	r1, [r7, #8]
 80102f6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80102f8:	2300      	movs	r3, #0
 80102fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010302:	2b00      	cmp	r3, #0
 8010304:	d10d      	bne.n	8010322 <xQueueReceive+0x36>
	__asm volatile
 8010306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801030a:	b672      	cpsid	i
 801030c:	f383 8811 	msr	BASEPRI, r3
 8010310:	f3bf 8f6f 	isb	sy
 8010314:	f3bf 8f4f 	dsb	sy
 8010318:	b662      	cpsie	i
 801031a:	623b      	str	r3, [r7, #32]
}
 801031c:	bf00      	nop
 801031e:	bf00      	nop
 8010320:	e7fd      	b.n	801031e <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010322:	68bb      	ldr	r3, [r7, #8]
 8010324:	2b00      	cmp	r3, #0
 8010326:	d103      	bne.n	8010330 <xQueueReceive+0x44>
 8010328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801032a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801032c:	2b00      	cmp	r3, #0
 801032e:	d101      	bne.n	8010334 <xQueueReceive+0x48>
 8010330:	2301      	movs	r3, #1
 8010332:	e000      	b.n	8010336 <xQueueReceive+0x4a>
 8010334:	2300      	movs	r3, #0
 8010336:	2b00      	cmp	r3, #0
 8010338:	d10d      	bne.n	8010356 <xQueueReceive+0x6a>
	__asm volatile
 801033a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801033e:	b672      	cpsid	i
 8010340:	f383 8811 	msr	BASEPRI, r3
 8010344:	f3bf 8f6f 	isb	sy
 8010348:	f3bf 8f4f 	dsb	sy
 801034c:	b662      	cpsie	i
 801034e:	61fb      	str	r3, [r7, #28]
}
 8010350:	bf00      	nop
 8010352:	bf00      	nop
 8010354:	e7fd      	b.n	8010352 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010356:	f001 fae5 	bl	8011924 <xTaskGetSchedulerState>
 801035a:	4603      	mov	r3, r0
 801035c:	2b00      	cmp	r3, #0
 801035e:	d102      	bne.n	8010366 <xQueueReceive+0x7a>
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	2b00      	cmp	r3, #0
 8010364:	d101      	bne.n	801036a <xQueueReceive+0x7e>
 8010366:	2301      	movs	r3, #1
 8010368:	e000      	b.n	801036c <xQueueReceive+0x80>
 801036a:	2300      	movs	r3, #0
 801036c:	2b00      	cmp	r3, #0
 801036e:	d10d      	bne.n	801038c <xQueueReceive+0xa0>
	__asm volatile
 8010370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010374:	b672      	cpsid	i
 8010376:	f383 8811 	msr	BASEPRI, r3
 801037a:	f3bf 8f6f 	isb	sy
 801037e:	f3bf 8f4f 	dsb	sy
 8010382:	b662      	cpsie	i
 8010384:	61bb      	str	r3, [r7, #24]
}
 8010386:	bf00      	nop
 8010388:	bf00      	nop
 801038a:	e7fd      	b.n	8010388 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801038c:	f002 fa3e 	bl	801280c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010394:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010398:	2b00      	cmp	r3, #0
 801039a:	d01f      	beq.n	80103dc <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801039c:	68b9      	ldr	r1, [r7, #8]
 801039e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80103a0:	f000 fad4 	bl	801094c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80103a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103a6:	1e5a      	subs	r2, r3, #1
 80103a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103aa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80103ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103ae:	691b      	ldr	r3, [r3, #16]
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	d00f      	beq.n	80103d4 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80103b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103b6:	3310      	adds	r3, #16
 80103b8:	4618      	mov	r0, r3
 80103ba:	f001 f8d5 	bl	8011568 <xTaskRemoveFromEventList>
 80103be:	4603      	mov	r3, r0
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	d007      	beq.n	80103d4 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80103c4:	4b3c      	ldr	r3, [pc, #240]	@ (80104b8 <xQueueReceive+0x1cc>)
 80103c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80103ca:	601a      	str	r2, [r3, #0]
 80103cc:	f3bf 8f4f 	dsb	sy
 80103d0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80103d4:	f002 fa50 	bl	8012878 <vPortExitCritical>
				return pdPASS;
 80103d8:	2301      	movs	r3, #1
 80103da:	e069      	b.n	80104b0 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d103      	bne.n	80103ea <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80103e2:	f002 fa49 	bl	8012878 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80103e6:	2300      	movs	r3, #0
 80103e8:	e062      	b.n	80104b0 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80103ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d106      	bne.n	80103fe <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80103f0:	f107 0310 	add.w	r3, r7, #16
 80103f4:	4618      	mov	r0, r3
 80103f6:	f001 f91d 	bl	8011634 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80103fa:	2301      	movs	r3, #1
 80103fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80103fe:	f002 fa3b 	bl	8012878 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010402:	f000 fe43 	bl	801108c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010406:	f002 fa01 	bl	801280c <vPortEnterCritical>
 801040a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801040c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010410:	b25b      	sxtb	r3, r3
 8010412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010416:	d103      	bne.n	8010420 <xQueueReceive+0x134>
 8010418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801041a:	2200      	movs	r2, #0
 801041c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010422:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010426:	b25b      	sxtb	r3, r3
 8010428:	f1b3 3fff 	cmp.w	r3, #4294967295
 801042c:	d103      	bne.n	8010436 <xQueueReceive+0x14a>
 801042e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010430:	2200      	movs	r2, #0
 8010432:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010436:	f002 fa1f 	bl	8012878 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801043a:	1d3a      	adds	r2, r7, #4
 801043c:	f107 0310 	add.w	r3, r7, #16
 8010440:	4611      	mov	r1, r2
 8010442:	4618      	mov	r0, r3
 8010444:	f001 f90c 	bl	8011660 <xTaskCheckForTimeOut>
 8010448:	4603      	mov	r3, r0
 801044a:	2b00      	cmp	r3, #0
 801044c:	d123      	bne.n	8010496 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801044e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010450:	f000 faf4 	bl	8010a3c <prvIsQueueEmpty>
 8010454:	4603      	mov	r3, r0
 8010456:	2b00      	cmp	r3, #0
 8010458:	d017      	beq.n	801048a <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801045a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801045c:	3324      	adds	r3, #36	@ 0x24
 801045e:	687a      	ldr	r2, [r7, #4]
 8010460:	4611      	mov	r1, r2
 8010462:	4618      	mov	r0, r3
 8010464:	f001 f82a 	bl	80114bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010468:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801046a:	f000 fa95 	bl	8010998 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801046e:	f000 fe1b 	bl	80110a8 <xTaskResumeAll>
 8010472:	4603      	mov	r3, r0
 8010474:	2b00      	cmp	r3, #0
 8010476:	d189      	bne.n	801038c <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8010478:	4b0f      	ldr	r3, [pc, #60]	@ (80104b8 <xQueueReceive+0x1cc>)
 801047a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801047e:	601a      	str	r2, [r3, #0]
 8010480:	f3bf 8f4f 	dsb	sy
 8010484:	f3bf 8f6f 	isb	sy
 8010488:	e780      	b.n	801038c <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801048a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801048c:	f000 fa84 	bl	8010998 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010490:	f000 fe0a 	bl	80110a8 <xTaskResumeAll>
 8010494:	e77a      	b.n	801038c <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8010496:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010498:	f000 fa7e 	bl	8010998 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801049c:	f000 fe04 	bl	80110a8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80104a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80104a2:	f000 facb 	bl	8010a3c <prvIsQueueEmpty>
 80104a6:	4603      	mov	r3, r0
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	f43f af6f 	beq.w	801038c <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80104ae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80104b0:	4618      	mov	r0, r3
 80104b2:	3730      	adds	r7, #48	@ 0x30
 80104b4:	46bd      	mov	sp, r7
 80104b6:	bd80      	pop	{r7, pc}
 80104b8:	e000ed04 	.word	0xe000ed04

080104bc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80104bc:	b580      	push	{r7, lr}
 80104be:	b08e      	sub	sp, #56	@ 0x38
 80104c0:	af00      	add	r7, sp, #0
 80104c2:	6078      	str	r0, [r7, #4]
 80104c4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80104c6:	2300      	movs	r3, #0
 80104c8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80104ce:	2300      	movs	r3, #0
 80104d0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80104d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	d10d      	bne.n	80104f4 <xQueueSemaphoreTake+0x38>
	__asm volatile
 80104d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104dc:	b672      	cpsid	i
 80104de:	f383 8811 	msr	BASEPRI, r3
 80104e2:	f3bf 8f6f 	isb	sy
 80104e6:	f3bf 8f4f 	dsb	sy
 80104ea:	b662      	cpsie	i
 80104ec:	623b      	str	r3, [r7, #32]
}
 80104ee:	bf00      	nop
 80104f0:	bf00      	nop
 80104f2:	e7fd      	b.n	80104f0 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80104f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d00d      	beq.n	8010518 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 80104fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010500:	b672      	cpsid	i
 8010502:	f383 8811 	msr	BASEPRI, r3
 8010506:	f3bf 8f6f 	isb	sy
 801050a:	f3bf 8f4f 	dsb	sy
 801050e:	b662      	cpsie	i
 8010510:	61fb      	str	r3, [r7, #28]
}
 8010512:	bf00      	nop
 8010514:	bf00      	nop
 8010516:	e7fd      	b.n	8010514 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010518:	f001 fa04 	bl	8011924 <xTaskGetSchedulerState>
 801051c:	4603      	mov	r3, r0
 801051e:	2b00      	cmp	r3, #0
 8010520:	d102      	bne.n	8010528 <xQueueSemaphoreTake+0x6c>
 8010522:	683b      	ldr	r3, [r7, #0]
 8010524:	2b00      	cmp	r3, #0
 8010526:	d101      	bne.n	801052c <xQueueSemaphoreTake+0x70>
 8010528:	2301      	movs	r3, #1
 801052a:	e000      	b.n	801052e <xQueueSemaphoreTake+0x72>
 801052c:	2300      	movs	r3, #0
 801052e:	2b00      	cmp	r3, #0
 8010530:	d10d      	bne.n	801054e <xQueueSemaphoreTake+0x92>
	__asm volatile
 8010532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010536:	b672      	cpsid	i
 8010538:	f383 8811 	msr	BASEPRI, r3
 801053c:	f3bf 8f6f 	isb	sy
 8010540:	f3bf 8f4f 	dsb	sy
 8010544:	b662      	cpsie	i
 8010546:	61bb      	str	r3, [r7, #24]
}
 8010548:	bf00      	nop
 801054a:	bf00      	nop
 801054c:	e7fd      	b.n	801054a <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801054e:	f002 f95d 	bl	801280c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8010552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010556:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8010558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801055a:	2b00      	cmp	r3, #0
 801055c:	d024      	beq.n	80105a8 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801055e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010560:	1e5a      	subs	r2, r3, #1
 8010562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010564:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	2b00      	cmp	r3, #0
 801056c:	d104      	bne.n	8010578 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801056e:	f001 fb5b 	bl	8011c28 <pvTaskIncrementMutexHeldCount>
 8010572:	4602      	mov	r2, r0
 8010574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010576:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801057a:	691b      	ldr	r3, [r3, #16]
 801057c:	2b00      	cmp	r3, #0
 801057e:	d00f      	beq.n	80105a0 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010582:	3310      	adds	r3, #16
 8010584:	4618      	mov	r0, r3
 8010586:	f000 ffef 	bl	8011568 <xTaskRemoveFromEventList>
 801058a:	4603      	mov	r3, r0
 801058c:	2b00      	cmp	r3, #0
 801058e:	d007      	beq.n	80105a0 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010590:	4b55      	ldr	r3, [pc, #340]	@ (80106e8 <xQueueSemaphoreTake+0x22c>)
 8010592:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010596:	601a      	str	r2, [r3, #0]
 8010598:	f3bf 8f4f 	dsb	sy
 801059c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80105a0:	f002 f96a 	bl	8012878 <vPortExitCritical>
				return pdPASS;
 80105a4:	2301      	movs	r3, #1
 80105a6:	e09a      	b.n	80106de <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80105a8:	683b      	ldr	r3, [r7, #0]
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	d114      	bne.n	80105d8 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80105ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d00d      	beq.n	80105d0 <xQueueSemaphoreTake+0x114>
	__asm volatile
 80105b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105b8:	b672      	cpsid	i
 80105ba:	f383 8811 	msr	BASEPRI, r3
 80105be:	f3bf 8f6f 	isb	sy
 80105c2:	f3bf 8f4f 	dsb	sy
 80105c6:	b662      	cpsie	i
 80105c8:	617b      	str	r3, [r7, #20]
}
 80105ca:	bf00      	nop
 80105cc:	bf00      	nop
 80105ce:	e7fd      	b.n	80105cc <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80105d0:	f002 f952 	bl	8012878 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80105d4:	2300      	movs	r3, #0
 80105d6:	e082      	b.n	80106de <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 80105d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d106      	bne.n	80105ec <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80105de:	f107 030c 	add.w	r3, r7, #12
 80105e2:	4618      	mov	r0, r3
 80105e4:	f001 f826 	bl	8011634 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80105e8:	2301      	movs	r3, #1
 80105ea:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80105ec:	f002 f944 	bl	8012878 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80105f0:	f000 fd4c 	bl	801108c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80105f4:	f002 f90a 	bl	801280c <vPortEnterCritical>
 80105f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105fa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80105fe:	b25b      	sxtb	r3, r3
 8010600:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010604:	d103      	bne.n	801060e <xQueueSemaphoreTake+0x152>
 8010606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010608:	2200      	movs	r2, #0
 801060a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801060e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010610:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010614:	b25b      	sxtb	r3, r3
 8010616:	f1b3 3fff 	cmp.w	r3, #4294967295
 801061a:	d103      	bne.n	8010624 <xQueueSemaphoreTake+0x168>
 801061c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801061e:	2200      	movs	r2, #0
 8010620:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010624:	f002 f928 	bl	8012878 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010628:	463a      	mov	r2, r7
 801062a:	f107 030c 	add.w	r3, r7, #12
 801062e:	4611      	mov	r1, r2
 8010630:	4618      	mov	r0, r3
 8010632:	f001 f815 	bl	8011660 <xTaskCheckForTimeOut>
 8010636:	4603      	mov	r3, r0
 8010638:	2b00      	cmp	r3, #0
 801063a:	d132      	bne.n	80106a2 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801063c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801063e:	f000 f9fd 	bl	8010a3c <prvIsQueueEmpty>
 8010642:	4603      	mov	r3, r0
 8010644:	2b00      	cmp	r3, #0
 8010646:	d026      	beq.n	8010696 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801064a:	681b      	ldr	r3, [r3, #0]
 801064c:	2b00      	cmp	r3, #0
 801064e:	d109      	bne.n	8010664 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8010650:	f002 f8dc 	bl	801280c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010656:	689b      	ldr	r3, [r3, #8]
 8010658:	4618      	mov	r0, r3
 801065a:	f001 f981 	bl	8011960 <xTaskPriorityInherit>
 801065e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8010660:	f002 f90a 	bl	8012878 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010666:	3324      	adds	r3, #36	@ 0x24
 8010668:	683a      	ldr	r2, [r7, #0]
 801066a:	4611      	mov	r1, r2
 801066c:	4618      	mov	r0, r3
 801066e:	f000 ff25 	bl	80114bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010672:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010674:	f000 f990 	bl	8010998 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010678:	f000 fd16 	bl	80110a8 <xTaskResumeAll>
 801067c:	4603      	mov	r3, r0
 801067e:	2b00      	cmp	r3, #0
 8010680:	f47f af65 	bne.w	801054e <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8010684:	4b18      	ldr	r3, [pc, #96]	@ (80106e8 <xQueueSemaphoreTake+0x22c>)
 8010686:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801068a:	601a      	str	r2, [r3, #0]
 801068c:	f3bf 8f4f 	dsb	sy
 8010690:	f3bf 8f6f 	isb	sy
 8010694:	e75b      	b.n	801054e <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8010696:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010698:	f000 f97e 	bl	8010998 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801069c:	f000 fd04 	bl	80110a8 <xTaskResumeAll>
 80106a0:	e755      	b.n	801054e <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80106a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80106a4:	f000 f978 	bl	8010998 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80106a8:	f000 fcfe 	bl	80110a8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80106ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80106ae:	f000 f9c5 	bl	8010a3c <prvIsQueueEmpty>
 80106b2:	4603      	mov	r3, r0
 80106b4:	2b00      	cmp	r3, #0
 80106b6:	f43f af4a 	beq.w	801054e <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80106ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d00d      	beq.n	80106dc <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 80106c0:	f002 f8a4 	bl	801280c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80106c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80106c6:	f000 f8bf 	bl	8010848 <prvGetDisinheritPriorityAfterTimeout>
 80106ca:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80106cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106ce:	689b      	ldr	r3, [r3, #8]
 80106d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80106d2:	4618      	mov	r0, r3
 80106d4:	f001 fa20 	bl	8011b18 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80106d8:	f002 f8ce 	bl	8012878 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80106dc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80106de:	4618      	mov	r0, r3
 80106e0:	3738      	adds	r7, #56	@ 0x38
 80106e2:	46bd      	mov	sp, r7
 80106e4:	bd80      	pop	{r7, pc}
 80106e6:	bf00      	nop
 80106e8:	e000ed04 	.word	0xe000ed04

080106ec <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80106ec:	b580      	push	{r7, lr}
 80106ee:	b08e      	sub	sp, #56	@ 0x38
 80106f0:	af00      	add	r7, sp, #0
 80106f2:	60f8      	str	r0, [r7, #12]
 80106f4:	60b9      	str	r1, [r7, #8]
 80106f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80106f8:	68fb      	ldr	r3, [r7, #12]
 80106fa:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80106fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d10d      	bne.n	801071e <xQueueReceiveFromISR+0x32>
	__asm volatile
 8010702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010706:	b672      	cpsid	i
 8010708:	f383 8811 	msr	BASEPRI, r3
 801070c:	f3bf 8f6f 	isb	sy
 8010710:	f3bf 8f4f 	dsb	sy
 8010714:	b662      	cpsie	i
 8010716:	623b      	str	r3, [r7, #32]
}
 8010718:	bf00      	nop
 801071a:	bf00      	nop
 801071c:	e7fd      	b.n	801071a <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801071e:	68bb      	ldr	r3, [r7, #8]
 8010720:	2b00      	cmp	r3, #0
 8010722:	d103      	bne.n	801072c <xQueueReceiveFromISR+0x40>
 8010724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010728:	2b00      	cmp	r3, #0
 801072a:	d101      	bne.n	8010730 <xQueueReceiveFromISR+0x44>
 801072c:	2301      	movs	r3, #1
 801072e:	e000      	b.n	8010732 <xQueueReceiveFromISR+0x46>
 8010730:	2300      	movs	r3, #0
 8010732:	2b00      	cmp	r3, #0
 8010734:	d10d      	bne.n	8010752 <xQueueReceiveFromISR+0x66>
	__asm volatile
 8010736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801073a:	b672      	cpsid	i
 801073c:	f383 8811 	msr	BASEPRI, r3
 8010740:	f3bf 8f6f 	isb	sy
 8010744:	f3bf 8f4f 	dsb	sy
 8010748:	b662      	cpsie	i
 801074a:	61fb      	str	r3, [r7, #28]
}
 801074c:	bf00      	nop
 801074e:	bf00      	nop
 8010750:	e7fd      	b.n	801074e <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010752:	f002 f943 	bl	80129dc <vPortValidateInterruptPriority>
	__asm volatile
 8010756:	f3ef 8211 	mrs	r2, BASEPRI
 801075a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801075e:	b672      	cpsid	i
 8010760:	f383 8811 	msr	BASEPRI, r3
 8010764:	f3bf 8f6f 	isb	sy
 8010768:	f3bf 8f4f 	dsb	sy
 801076c:	b662      	cpsie	i
 801076e:	61ba      	str	r2, [r7, #24]
 8010770:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8010772:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010774:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801077a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801077c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801077e:	2b00      	cmp	r3, #0
 8010780:	d02f      	beq.n	80107e2 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8010782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010784:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010788:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 801078c:	68b9      	ldr	r1, [r7, #8]
 801078e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010790:	f000 f8dc 	bl	801094c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010796:	1e5a      	subs	r2, r3, #1
 8010798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801079a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 801079c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80107a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80107a4:	d112      	bne.n	80107cc <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80107a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107a8:	691b      	ldr	r3, [r3, #16]
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d016      	beq.n	80107dc <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80107ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107b0:	3310      	adds	r3, #16
 80107b2:	4618      	mov	r0, r3
 80107b4:	f000 fed8 	bl	8011568 <xTaskRemoveFromEventList>
 80107b8:	4603      	mov	r3, r0
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d00e      	beq.n	80107dc <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d00b      	beq.n	80107dc <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	2201      	movs	r2, #1
 80107c8:	601a      	str	r2, [r3, #0]
 80107ca:	e007      	b.n	80107dc <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80107cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80107d0:	3301      	adds	r3, #1
 80107d2:	b2db      	uxtb	r3, r3
 80107d4:	b25a      	sxtb	r2, r3
 80107d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80107dc:	2301      	movs	r3, #1
 80107de:	637b      	str	r3, [r7, #52]	@ 0x34
 80107e0:	e001      	b.n	80107e6 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 80107e2:	2300      	movs	r3, #0
 80107e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80107e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80107e8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80107ea:	693b      	ldr	r3, [r7, #16]
 80107ec:	f383 8811 	msr	BASEPRI, r3
}
 80107f0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80107f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80107f4:	4618      	mov	r0, r3
 80107f6:	3738      	adds	r7, #56	@ 0x38
 80107f8:	46bd      	mov	sp, r7
 80107fa:	bd80      	pop	{r7, pc}

080107fc <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80107fc:	b580      	push	{r7, lr}
 80107fe:	b084      	sub	sp, #16
 8010800:	af00      	add	r7, sp, #0
 8010802:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010808:	68fb      	ldr	r3, [r7, #12]
 801080a:	2b00      	cmp	r3, #0
 801080c:	d10d      	bne.n	801082a <vQueueDelete+0x2e>
	__asm volatile
 801080e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010812:	b672      	cpsid	i
 8010814:	f383 8811 	msr	BASEPRI, r3
 8010818:	f3bf 8f6f 	isb	sy
 801081c:	f3bf 8f4f 	dsb	sy
 8010820:	b662      	cpsie	i
 8010822:	60bb      	str	r3, [r7, #8]
}
 8010824:	bf00      	nop
 8010826:	bf00      	nop
 8010828:	e7fd      	b.n	8010826 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 801082a:	68f8      	ldr	r0, [r7, #12]
 801082c:	f000 f95e 	bl	8010aec <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8010830:	68fb      	ldr	r3, [r7, #12]
 8010832:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8010836:	2b00      	cmp	r3, #0
 8010838:	d102      	bne.n	8010840 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 801083a:	68f8      	ldr	r0, [r7, #12]
 801083c:	f002 f9e2 	bl	8012c04 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8010840:	bf00      	nop
 8010842:	3710      	adds	r7, #16
 8010844:	46bd      	mov	sp, r7
 8010846:	bd80      	pop	{r7, pc}

08010848 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010848:	b480      	push	{r7}
 801084a:	b085      	sub	sp, #20
 801084c:	af00      	add	r7, sp, #0
 801084e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010854:	2b00      	cmp	r3, #0
 8010856:	d006      	beq.n	8010866 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8010862:	60fb      	str	r3, [r7, #12]
 8010864:	e001      	b.n	801086a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8010866:	2300      	movs	r3, #0
 8010868:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801086a:	68fb      	ldr	r3, [r7, #12]
	}
 801086c:	4618      	mov	r0, r3
 801086e:	3714      	adds	r7, #20
 8010870:	46bd      	mov	sp, r7
 8010872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010876:	4770      	bx	lr

08010878 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010878:	b580      	push	{r7, lr}
 801087a:	b086      	sub	sp, #24
 801087c:	af00      	add	r7, sp, #0
 801087e:	60f8      	str	r0, [r7, #12]
 8010880:	60b9      	str	r1, [r7, #8]
 8010882:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010884:	2300      	movs	r3, #0
 8010886:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010888:	68fb      	ldr	r3, [r7, #12]
 801088a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801088c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010892:	2b00      	cmp	r3, #0
 8010894:	d10d      	bne.n	80108b2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010896:	68fb      	ldr	r3, [r7, #12]
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	2b00      	cmp	r3, #0
 801089c:	d14d      	bne.n	801093a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801089e:	68fb      	ldr	r3, [r7, #12]
 80108a0:	689b      	ldr	r3, [r3, #8]
 80108a2:	4618      	mov	r0, r3
 80108a4:	f001 f8c4 	bl	8011a30 <xTaskPriorityDisinherit>
 80108a8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	2200      	movs	r2, #0
 80108ae:	609a      	str	r2, [r3, #8]
 80108b0:	e043      	b.n	801093a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d119      	bne.n	80108ec <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	6858      	ldr	r0, [r3, #4]
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108c0:	461a      	mov	r2, r3
 80108c2:	68b9      	ldr	r1, [r7, #8]
 80108c4:	f00d fef9 	bl	801e6ba <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80108c8:	68fb      	ldr	r3, [r7, #12]
 80108ca:	685a      	ldr	r2, [r3, #4]
 80108cc:	68fb      	ldr	r3, [r7, #12]
 80108ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108d0:	441a      	add	r2, r3
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	685a      	ldr	r2, [r3, #4]
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	689b      	ldr	r3, [r3, #8]
 80108de:	429a      	cmp	r2, r3
 80108e0:	d32b      	bcc.n	801093a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	681a      	ldr	r2, [r3, #0]
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	605a      	str	r2, [r3, #4]
 80108ea:	e026      	b.n	801093a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80108ec:	68fb      	ldr	r3, [r7, #12]
 80108ee:	68d8      	ldr	r0, [r3, #12]
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108f4:	461a      	mov	r2, r3
 80108f6:	68b9      	ldr	r1, [r7, #8]
 80108f8:	f00d fedf 	bl	801e6ba <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80108fc:	68fb      	ldr	r3, [r7, #12]
 80108fe:	68da      	ldr	r2, [r3, #12]
 8010900:	68fb      	ldr	r3, [r7, #12]
 8010902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010904:	425b      	negs	r3, r3
 8010906:	441a      	add	r2, r3
 8010908:	68fb      	ldr	r3, [r7, #12]
 801090a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	68da      	ldr	r2, [r3, #12]
 8010910:	68fb      	ldr	r3, [r7, #12]
 8010912:	681b      	ldr	r3, [r3, #0]
 8010914:	429a      	cmp	r2, r3
 8010916:	d207      	bcs.n	8010928 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	689a      	ldr	r2, [r3, #8]
 801091c:	68fb      	ldr	r3, [r7, #12]
 801091e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010920:	425b      	negs	r3, r3
 8010922:	441a      	add	r2, r3
 8010924:	68fb      	ldr	r3, [r7, #12]
 8010926:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	2b02      	cmp	r3, #2
 801092c:	d105      	bne.n	801093a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801092e:	693b      	ldr	r3, [r7, #16]
 8010930:	2b00      	cmp	r3, #0
 8010932:	d002      	beq.n	801093a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010934:	693b      	ldr	r3, [r7, #16]
 8010936:	3b01      	subs	r3, #1
 8010938:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801093a:	693b      	ldr	r3, [r7, #16]
 801093c:	1c5a      	adds	r2, r3, #1
 801093e:	68fb      	ldr	r3, [r7, #12]
 8010940:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8010942:	697b      	ldr	r3, [r7, #20]
}
 8010944:	4618      	mov	r0, r3
 8010946:	3718      	adds	r7, #24
 8010948:	46bd      	mov	sp, r7
 801094a:	bd80      	pop	{r7, pc}

0801094c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801094c:	b580      	push	{r7, lr}
 801094e:	b082      	sub	sp, #8
 8010950:	af00      	add	r7, sp, #0
 8010952:	6078      	str	r0, [r7, #4]
 8010954:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801095a:	2b00      	cmp	r3, #0
 801095c:	d018      	beq.n	8010990 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	68da      	ldr	r2, [r3, #12]
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010966:	441a      	add	r2, r3
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	68da      	ldr	r2, [r3, #12]
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	689b      	ldr	r3, [r3, #8]
 8010974:	429a      	cmp	r2, r3
 8010976:	d303      	bcc.n	8010980 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	681a      	ldr	r2, [r3, #0]
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	68d9      	ldr	r1, [r3, #12]
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010988:	461a      	mov	r2, r3
 801098a:	6838      	ldr	r0, [r7, #0]
 801098c:	f00d fe95 	bl	801e6ba <memcpy>
	}
}
 8010990:	bf00      	nop
 8010992:	3708      	adds	r7, #8
 8010994:	46bd      	mov	sp, r7
 8010996:	bd80      	pop	{r7, pc}

08010998 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010998:	b580      	push	{r7, lr}
 801099a:	b084      	sub	sp, #16
 801099c:	af00      	add	r7, sp, #0
 801099e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80109a0:	f001 ff34 	bl	801280c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80109aa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80109ac:	e011      	b.n	80109d2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d012      	beq.n	80109dc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	3324      	adds	r3, #36	@ 0x24
 80109ba:	4618      	mov	r0, r3
 80109bc:	f000 fdd4 	bl	8011568 <xTaskRemoveFromEventList>
 80109c0:	4603      	mov	r3, r0
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	d001      	beq.n	80109ca <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80109c6:	f000 feb3 	bl	8011730 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80109ca:	7bfb      	ldrb	r3, [r7, #15]
 80109cc:	3b01      	subs	r3, #1
 80109ce:	b2db      	uxtb	r3, r3
 80109d0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80109d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	dce9      	bgt.n	80109ae <prvUnlockQueue+0x16>
 80109da:	e000      	b.n	80109de <prvUnlockQueue+0x46>
					break;
 80109dc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	22ff      	movs	r2, #255	@ 0xff
 80109e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80109e6:	f001 ff47 	bl	8012878 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80109ea:	f001 ff0f 	bl	801280c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80109f4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80109f6:	e011      	b.n	8010a1c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	691b      	ldr	r3, [r3, #16]
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d012      	beq.n	8010a26 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	3310      	adds	r3, #16
 8010a04:	4618      	mov	r0, r3
 8010a06:	f000 fdaf 	bl	8011568 <xTaskRemoveFromEventList>
 8010a0a:	4603      	mov	r3, r0
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d001      	beq.n	8010a14 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010a10:	f000 fe8e 	bl	8011730 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010a14:	7bbb      	ldrb	r3, [r7, #14]
 8010a16:	3b01      	subs	r3, #1
 8010a18:	b2db      	uxtb	r3, r3
 8010a1a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010a1c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	dce9      	bgt.n	80109f8 <prvUnlockQueue+0x60>
 8010a24:	e000      	b.n	8010a28 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010a26:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	22ff      	movs	r2, #255	@ 0xff
 8010a2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8010a30:	f001 ff22 	bl	8012878 <vPortExitCritical>
}
 8010a34:	bf00      	nop
 8010a36:	3710      	adds	r7, #16
 8010a38:	46bd      	mov	sp, r7
 8010a3a:	bd80      	pop	{r7, pc}

08010a3c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010a3c:	b580      	push	{r7, lr}
 8010a3e:	b084      	sub	sp, #16
 8010a40:	af00      	add	r7, sp, #0
 8010a42:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010a44:	f001 fee2 	bl	801280c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d102      	bne.n	8010a56 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010a50:	2301      	movs	r3, #1
 8010a52:	60fb      	str	r3, [r7, #12]
 8010a54:	e001      	b.n	8010a5a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010a56:	2300      	movs	r3, #0
 8010a58:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010a5a:	f001 ff0d 	bl	8012878 <vPortExitCritical>

	return xReturn;
 8010a5e:	68fb      	ldr	r3, [r7, #12]
}
 8010a60:	4618      	mov	r0, r3
 8010a62:	3710      	adds	r7, #16
 8010a64:	46bd      	mov	sp, r7
 8010a66:	bd80      	pop	{r7, pc}

08010a68 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010a68:	b580      	push	{r7, lr}
 8010a6a:	b084      	sub	sp, #16
 8010a6c:	af00      	add	r7, sp, #0
 8010a6e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010a70:	f001 fecc 	bl	801280c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010a7c:	429a      	cmp	r2, r3
 8010a7e:	d102      	bne.n	8010a86 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010a80:	2301      	movs	r3, #1
 8010a82:	60fb      	str	r3, [r7, #12]
 8010a84:	e001      	b.n	8010a8a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010a86:	2300      	movs	r3, #0
 8010a88:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010a8a:	f001 fef5 	bl	8012878 <vPortExitCritical>

	return xReturn;
 8010a8e:	68fb      	ldr	r3, [r7, #12]
}
 8010a90:	4618      	mov	r0, r3
 8010a92:	3710      	adds	r7, #16
 8010a94:	46bd      	mov	sp, r7
 8010a96:	bd80      	pop	{r7, pc}

08010a98 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8010a98:	b480      	push	{r7}
 8010a9a:	b085      	sub	sp, #20
 8010a9c:	af00      	add	r7, sp, #0
 8010a9e:	6078      	str	r0, [r7, #4]
 8010aa0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010aa2:	2300      	movs	r3, #0
 8010aa4:	60fb      	str	r3, [r7, #12]
 8010aa6:	e014      	b.n	8010ad2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010aa8:	4a0f      	ldr	r2, [pc, #60]	@ (8010ae8 <vQueueAddToRegistry+0x50>)
 8010aaa:	68fb      	ldr	r3, [r7, #12]
 8010aac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	d10b      	bne.n	8010acc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010ab4:	490c      	ldr	r1, [pc, #48]	@ (8010ae8 <vQueueAddToRegistry+0x50>)
 8010ab6:	68fb      	ldr	r3, [r7, #12]
 8010ab8:	683a      	ldr	r2, [r7, #0]
 8010aba:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010abe:	4a0a      	ldr	r2, [pc, #40]	@ (8010ae8 <vQueueAddToRegistry+0x50>)
 8010ac0:	68fb      	ldr	r3, [r7, #12]
 8010ac2:	00db      	lsls	r3, r3, #3
 8010ac4:	4413      	add	r3, r2
 8010ac6:	687a      	ldr	r2, [r7, #4]
 8010ac8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010aca:	e006      	b.n	8010ada <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010acc:	68fb      	ldr	r3, [r7, #12]
 8010ace:	3301      	adds	r3, #1
 8010ad0:	60fb      	str	r3, [r7, #12]
 8010ad2:	68fb      	ldr	r3, [r7, #12]
 8010ad4:	2b07      	cmp	r3, #7
 8010ad6:	d9e7      	bls.n	8010aa8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010ad8:	bf00      	nop
 8010ada:	bf00      	nop
 8010adc:	3714      	adds	r7, #20
 8010ade:	46bd      	mov	sp, r7
 8010ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ae4:	4770      	bx	lr
 8010ae6:	bf00      	nop
 8010ae8:	2000b028 	.word	0x2000b028

08010aec <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8010aec:	b480      	push	{r7}
 8010aee:	b085      	sub	sp, #20
 8010af0:	af00      	add	r7, sp, #0
 8010af2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010af4:	2300      	movs	r3, #0
 8010af6:	60fb      	str	r3, [r7, #12]
 8010af8:	e016      	b.n	8010b28 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8010afa:	4a10      	ldr	r2, [pc, #64]	@ (8010b3c <vQueueUnregisterQueue+0x50>)
 8010afc:	68fb      	ldr	r3, [r7, #12]
 8010afe:	00db      	lsls	r3, r3, #3
 8010b00:	4413      	add	r3, r2
 8010b02:	685b      	ldr	r3, [r3, #4]
 8010b04:	687a      	ldr	r2, [r7, #4]
 8010b06:	429a      	cmp	r2, r3
 8010b08:	d10b      	bne.n	8010b22 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8010b0a:	4a0c      	ldr	r2, [pc, #48]	@ (8010b3c <vQueueUnregisterQueue+0x50>)
 8010b0c:	68fb      	ldr	r3, [r7, #12]
 8010b0e:	2100      	movs	r1, #0
 8010b10:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8010b14:	4a09      	ldr	r2, [pc, #36]	@ (8010b3c <vQueueUnregisterQueue+0x50>)
 8010b16:	68fb      	ldr	r3, [r7, #12]
 8010b18:	00db      	lsls	r3, r3, #3
 8010b1a:	4413      	add	r3, r2
 8010b1c:	2200      	movs	r2, #0
 8010b1e:	605a      	str	r2, [r3, #4]
				break;
 8010b20:	e006      	b.n	8010b30 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	3301      	adds	r3, #1
 8010b26:	60fb      	str	r3, [r7, #12]
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	2b07      	cmp	r3, #7
 8010b2c:	d9e5      	bls.n	8010afa <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8010b2e:	bf00      	nop
 8010b30:	bf00      	nop
 8010b32:	3714      	adds	r7, #20
 8010b34:	46bd      	mov	sp, r7
 8010b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b3a:	4770      	bx	lr
 8010b3c:	2000b028 	.word	0x2000b028

08010b40 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010b40:	b580      	push	{r7, lr}
 8010b42:	b086      	sub	sp, #24
 8010b44:	af00      	add	r7, sp, #0
 8010b46:	60f8      	str	r0, [r7, #12]
 8010b48:	60b9      	str	r1, [r7, #8]
 8010b4a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8010b4c:	68fb      	ldr	r3, [r7, #12]
 8010b4e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010b50:	f001 fe5c 	bl	801280c <vPortEnterCritical>
 8010b54:	697b      	ldr	r3, [r7, #20]
 8010b56:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010b5a:	b25b      	sxtb	r3, r3
 8010b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b60:	d103      	bne.n	8010b6a <vQueueWaitForMessageRestricted+0x2a>
 8010b62:	697b      	ldr	r3, [r7, #20]
 8010b64:	2200      	movs	r2, #0
 8010b66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010b6a:	697b      	ldr	r3, [r7, #20]
 8010b6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010b70:	b25b      	sxtb	r3, r3
 8010b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b76:	d103      	bne.n	8010b80 <vQueueWaitForMessageRestricted+0x40>
 8010b78:	697b      	ldr	r3, [r7, #20]
 8010b7a:	2200      	movs	r2, #0
 8010b7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010b80:	f001 fe7a 	bl	8012878 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010b84:	697b      	ldr	r3, [r7, #20]
 8010b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010b88:	2b00      	cmp	r3, #0
 8010b8a:	d106      	bne.n	8010b9a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010b8c:	697b      	ldr	r3, [r7, #20]
 8010b8e:	3324      	adds	r3, #36	@ 0x24
 8010b90:	687a      	ldr	r2, [r7, #4]
 8010b92:	68b9      	ldr	r1, [r7, #8]
 8010b94:	4618      	mov	r0, r3
 8010b96:	f000 fcb9 	bl	801150c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8010b9a:	6978      	ldr	r0, [r7, #20]
 8010b9c:	f7ff fefc 	bl	8010998 <prvUnlockQueue>
	}
 8010ba0:	bf00      	nop
 8010ba2:	3718      	adds	r7, #24
 8010ba4:	46bd      	mov	sp, r7
 8010ba6:	bd80      	pop	{r7, pc}

08010ba8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010ba8:	b580      	push	{r7, lr}
 8010baa:	b08e      	sub	sp, #56	@ 0x38
 8010bac:	af04      	add	r7, sp, #16
 8010bae:	60f8      	str	r0, [r7, #12]
 8010bb0:	60b9      	str	r1, [r7, #8]
 8010bb2:	607a      	str	r2, [r7, #4]
 8010bb4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010bb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d10d      	bne.n	8010bd8 <xTaskCreateStatic+0x30>
	__asm volatile
 8010bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010bc0:	b672      	cpsid	i
 8010bc2:	f383 8811 	msr	BASEPRI, r3
 8010bc6:	f3bf 8f6f 	isb	sy
 8010bca:	f3bf 8f4f 	dsb	sy
 8010bce:	b662      	cpsie	i
 8010bd0:	623b      	str	r3, [r7, #32]
}
 8010bd2:	bf00      	nop
 8010bd4:	bf00      	nop
 8010bd6:	e7fd      	b.n	8010bd4 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8010bd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d10d      	bne.n	8010bfa <xTaskCreateStatic+0x52>
	__asm volatile
 8010bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010be2:	b672      	cpsid	i
 8010be4:	f383 8811 	msr	BASEPRI, r3
 8010be8:	f3bf 8f6f 	isb	sy
 8010bec:	f3bf 8f4f 	dsb	sy
 8010bf0:	b662      	cpsie	i
 8010bf2:	61fb      	str	r3, [r7, #28]
}
 8010bf4:	bf00      	nop
 8010bf6:	bf00      	nop
 8010bf8:	e7fd      	b.n	8010bf6 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010bfa:	23a8      	movs	r3, #168	@ 0xa8
 8010bfc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010bfe:	693b      	ldr	r3, [r7, #16]
 8010c00:	2ba8      	cmp	r3, #168	@ 0xa8
 8010c02:	d00d      	beq.n	8010c20 <xTaskCreateStatic+0x78>
	__asm volatile
 8010c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c08:	b672      	cpsid	i
 8010c0a:	f383 8811 	msr	BASEPRI, r3
 8010c0e:	f3bf 8f6f 	isb	sy
 8010c12:	f3bf 8f4f 	dsb	sy
 8010c16:	b662      	cpsie	i
 8010c18:	61bb      	str	r3, [r7, #24]
}
 8010c1a:	bf00      	nop
 8010c1c:	bf00      	nop
 8010c1e:	e7fd      	b.n	8010c1c <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010c20:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c24:	2b00      	cmp	r3, #0
 8010c26:	d01e      	beq.n	8010c66 <xTaskCreateStatic+0xbe>
 8010c28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d01b      	beq.n	8010c66 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c30:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010c36:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c3a:	2202      	movs	r2, #2
 8010c3c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010c40:	2300      	movs	r3, #0
 8010c42:	9303      	str	r3, [sp, #12]
 8010c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c46:	9302      	str	r3, [sp, #8]
 8010c48:	f107 0314 	add.w	r3, r7, #20
 8010c4c:	9301      	str	r3, [sp, #4]
 8010c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c50:	9300      	str	r3, [sp, #0]
 8010c52:	683b      	ldr	r3, [r7, #0]
 8010c54:	687a      	ldr	r2, [r7, #4]
 8010c56:	68b9      	ldr	r1, [r7, #8]
 8010c58:	68f8      	ldr	r0, [r7, #12]
 8010c5a:	f000 f851 	bl	8010d00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010c5e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010c60:	f000 f8f8 	bl	8010e54 <prvAddNewTaskToReadyList>
 8010c64:	e001      	b.n	8010c6a <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8010c66:	2300      	movs	r3, #0
 8010c68:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010c6a:	697b      	ldr	r3, [r7, #20]
	}
 8010c6c:	4618      	mov	r0, r3
 8010c6e:	3728      	adds	r7, #40	@ 0x28
 8010c70:	46bd      	mov	sp, r7
 8010c72:	bd80      	pop	{r7, pc}

08010c74 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010c74:	b580      	push	{r7, lr}
 8010c76:	b08c      	sub	sp, #48	@ 0x30
 8010c78:	af04      	add	r7, sp, #16
 8010c7a:	60f8      	str	r0, [r7, #12]
 8010c7c:	60b9      	str	r1, [r7, #8]
 8010c7e:	603b      	str	r3, [r7, #0]
 8010c80:	4613      	mov	r3, r2
 8010c82:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010c84:	88fb      	ldrh	r3, [r7, #6]
 8010c86:	009b      	lsls	r3, r3, #2
 8010c88:	4618      	mov	r0, r3
 8010c8a:	f001 feed 	bl	8012a68 <pvPortMalloc>
 8010c8e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010c90:	697b      	ldr	r3, [r7, #20]
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	d00e      	beq.n	8010cb4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010c96:	20a8      	movs	r0, #168	@ 0xa8
 8010c98:	f001 fee6 	bl	8012a68 <pvPortMalloc>
 8010c9c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010c9e:	69fb      	ldr	r3, [r7, #28]
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	d003      	beq.n	8010cac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010ca4:	69fb      	ldr	r3, [r7, #28]
 8010ca6:	697a      	ldr	r2, [r7, #20]
 8010ca8:	631a      	str	r2, [r3, #48]	@ 0x30
 8010caa:	e005      	b.n	8010cb8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010cac:	6978      	ldr	r0, [r7, #20]
 8010cae:	f001 ffa9 	bl	8012c04 <vPortFree>
 8010cb2:	e001      	b.n	8010cb8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010cb4:	2300      	movs	r3, #0
 8010cb6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010cb8:	69fb      	ldr	r3, [r7, #28]
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	d017      	beq.n	8010cee <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010cbe:	69fb      	ldr	r3, [r7, #28]
 8010cc0:	2200      	movs	r2, #0
 8010cc2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010cc6:	88fa      	ldrh	r2, [r7, #6]
 8010cc8:	2300      	movs	r3, #0
 8010cca:	9303      	str	r3, [sp, #12]
 8010ccc:	69fb      	ldr	r3, [r7, #28]
 8010cce:	9302      	str	r3, [sp, #8]
 8010cd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cd2:	9301      	str	r3, [sp, #4]
 8010cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010cd6:	9300      	str	r3, [sp, #0]
 8010cd8:	683b      	ldr	r3, [r7, #0]
 8010cda:	68b9      	ldr	r1, [r7, #8]
 8010cdc:	68f8      	ldr	r0, [r7, #12]
 8010cde:	f000 f80f 	bl	8010d00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010ce2:	69f8      	ldr	r0, [r7, #28]
 8010ce4:	f000 f8b6 	bl	8010e54 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010ce8:	2301      	movs	r3, #1
 8010cea:	61bb      	str	r3, [r7, #24]
 8010cec:	e002      	b.n	8010cf4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010cee:	f04f 33ff 	mov.w	r3, #4294967295
 8010cf2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010cf4:	69bb      	ldr	r3, [r7, #24]
	}
 8010cf6:	4618      	mov	r0, r3
 8010cf8:	3720      	adds	r7, #32
 8010cfa:	46bd      	mov	sp, r7
 8010cfc:	bd80      	pop	{r7, pc}
	...

08010d00 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010d00:	b580      	push	{r7, lr}
 8010d02:	b088      	sub	sp, #32
 8010d04:	af00      	add	r7, sp, #0
 8010d06:	60f8      	str	r0, [r7, #12]
 8010d08:	60b9      	str	r1, [r7, #8]
 8010d0a:	607a      	str	r2, [r7, #4]
 8010d0c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8010d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d10:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	009b      	lsls	r3, r3, #2
 8010d16:	461a      	mov	r2, r3
 8010d18:	21a5      	movs	r1, #165	@ 0xa5
 8010d1a:	f00d fbfa 	bl	801e512 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010d22:	6879      	ldr	r1, [r7, #4]
 8010d24:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8010d28:	440b      	add	r3, r1
 8010d2a:	009b      	lsls	r3, r3, #2
 8010d2c:	4413      	add	r3, r2
 8010d2e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010d30:	69bb      	ldr	r3, [r7, #24]
 8010d32:	f023 0307 	bic.w	r3, r3, #7
 8010d36:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010d38:	69bb      	ldr	r3, [r7, #24]
 8010d3a:	f003 0307 	and.w	r3, r3, #7
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d00d      	beq.n	8010d5e <prvInitialiseNewTask+0x5e>
	__asm volatile
 8010d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d46:	b672      	cpsid	i
 8010d48:	f383 8811 	msr	BASEPRI, r3
 8010d4c:	f3bf 8f6f 	isb	sy
 8010d50:	f3bf 8f4f 	dsb	sy
 8010d54:	b662      	cpsie	i
 8010d56:	617b      	str	r3, [r7, #20]
}
 8010d58:	bf00      	nop
 8010d5a:	bf00      	nop
 8010d5c:	e7fd      	b.n	8010d5a <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010d5e:	68bb      	ldr	r3, [r7, #8]
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d01f      	beq.n	8010da4 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010d64:	2300      	movs	r3, #0
 8010d66:	61fb      	str	r3, [r7, #28]
 8010d68:	e012      	b.n	8010d90 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010d6a:	68ba      	ldr	r2, [r7, #8]
 8010d6c:	69fb      	ldr	r3, [r7, #28]
 8010d6e:	4413      	add	r3, r2
 8010d70:	7819      	ldrb	r1, [r3, #0]
 8010d72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d74:	69fb      	ldr	r3, [r7, #28]
 8010d76:	4413      	add	r3, r2
 8010d78:	3334      	adds	r3, #52	@ 0x34
 8010d7a:	460a      	mov	r2, r1
 8010d7c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010d7e:	68ba      	ldr	r2, [r7, #8]
 8010d80:	69fb      	ldr	r3, [r7, #28]
 8010d82:	4413      	add	r3, r2
 8010d84:	781b      	ldrb	r3, [r3, #0]
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d006      	beq.n	8010d98 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010d8a:	69fb      	ldr	r3, [r7, #28]
 8010d8c:	3301      	adds	r3, #1
 8010d8e:	61fb      	str	r3, [r7, #28]
 8010d90:	69fb      	ldr	r3, [r7, #28]
 8010d92:	2b0f      	cmp	r3, #15
 8010d94:	d9e9      	bls.n	8010d6a <prvInitialiseNewTask+0x6a>
 8010d96:	e000      	b.n	8010d9a <prvInitialiseNewTask+0x9a>
			{
				break;
 8010d98:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d9c:	2200      	movs	r2, #0
 8010d9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010da2:	e003      	b.n	8010dac <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010da6:	2200      	movs	r2, #0
 8010da8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dae:	2b37      	cmp	r3, #55	@ 0x37
 8010db0:	d901      	bls.n	8010db6 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010db2:	2337      	movs	r3, #55	@ 0x37
 8010db4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010db8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010dba:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010dc0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8010dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dc4:	2200      	movs	r2, #0
 8010dc6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dca:	3304      	adds	r3, #4
 8010dcc:	4618      	mov	r0, r3
 8010dce:	f7fe fd27 	bl	800f820 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dd4:	3318      	adds	r3, #24
 8010dd6:	4618      	mov	r0, r3
 8010dd8:	f7fe fd22 	bl	800f820 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010de0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010de4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dea:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010df0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010df4:	2200      	movs	r2, #0
 8010df6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dfc:	2200      	movs	r2, #0
 8010dfe:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8010e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e04:	3354      	adds	r3, #84	@ 0x54
 8010e06:	224c      	movs	r2, #76	@ 0x4c
 8010e08:	2100      	movs	r1, #0
 8010e0a:	4618      	mov	r0, r3
 8010e0c:	f00d fb81 	bl	801e512 <memset>
 8010e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e12:	4a0d      	ldr	r2, [pc, #52]	@ (8010e48 <prvInitialiseNewTask+0x148>)
 8010e14:	659a      	str	r2, [r3, #88]	@ 0x58
 8010e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e18:	4a0c      	ldr	r2, [pc, #48]	@ (8010e4c <prvInitialiseNewTask+0x14c>)
 8010e1a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8010e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e1e:	4a0c      	ldr	r2, [pc, #48]	@ (8010e50 <prvInitialiseNewTask+0x150>)
 8010e20:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010e22:	683a      	ldr	r2, [r7, #0]
 8010e24:	68f9      	ldr	r1, [r7, #12]
 8010e26:	69b8      	ldr	r0, [r7, #24]
 8010e28:	f001 fbe2 	bl	80125f0 <pxPortInitialiseStack>
 8010e2c:	4602      	mov	r2, r0
 8010e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e30:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010e32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d002      	beq.n	8010e3e <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010e3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010e3e:	bf00      	nop
 8010e40:	3720      	adds	r7, #32
 8010e42:	46bd      	mov	sp, r7
 8010e44:	bd80      	pop	{r7, pc}
 8010e46:	bf00      	nop
 8010e48:	20027d40 	.word	0x20027d40
 8010e4c:	20027da8 	.word	0x20027da8
 8010e50:	20027e10 	.word	0x20027e10

08010e54 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010e54:	b580      	push	{r7, lr}
 8010e56:	b082      	sub	sp, #8
 8010e58:	af00      	add	r7, sp, #0
 8010e5a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010e5c:	f001 fcd6 	bl	801280c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010e60:	4b2d      	ldr	r3, [pc, #180]	@ (8010f18 <prvAddNewTaskToReadyList+0xc4>)
 8010e62:	681b      	ldr	r3, [r3, #0]
 8010e64:	3301      	adds	r3, #1
 8010e66:	4a2c      	ldr	r2, [pc, #176]	@ (8010f18 <prvAddNewTaskToReadyList+0xc4>)
 8010e68:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010e6a:	4b2c      	ldr	r3, [pc, #176]	@ (8010f1c <prvAddNewTaskToReadyList+0xc8>)
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d109      	bne.n	8010e86 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010e72:	4a2a      	ldr	r2, [pc, #168]	@ (8010f1c <prvAddNewTaskToReadyList+0xc8>)
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010e78:	4b27      	ldr	r3, [pc, #156]	@ (8010f18 <prvAddNewTaskToReadyList+0xc4>)
 8010e7a:	681b      	ldr	r3, [r3, #0]
 8010e7c:	2b01      	cmp	r3, #1
 8010e7e:	d110      	bne.n	8010ea2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010e80:	f000 fc7a 	bl	8011778 <prvInitialiseTaskLists>
 8010e84:	e00d      	b.n	8010ea2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010e86:	4b26      	ldr	r3, [pc, #152]	@ (8010f20 <prvAddNewTaskToReadyList+0xcc>)
 8010e88:	681b      	ldr	r3, [r3, #0]
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	d109      	bne.n	8010ea2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010e8e:	4b23      	ldr	r3, [pc, #140]	@ (8010f1c <prvAddNewTaskToReadyList+0xc8>)
 8010e90:	681b      	ldr	r3, [r3, #0]
 8010e92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e98:	429a      	cmp	r2, r3
 8010e9a:	d802      	bhi.n	8010ea2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010e9c:	4a1f      	ldr	r2, [pc, #124]	@ (8010f1c <prvAddNewTaskToReadyList+0xc8>)
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010ea2:	4b20      	ldr	r3, [pc, #128]	@ (8010f24 <prvAddNewTaskToReadyList+0xd0>)
 8010ea4:	681b      	ldr	r3, [r3, #0]
 8010ea6:	3301      	adds	r3, #1
 8010ea8:	4a1e      	ldr	r2, [pc, #120]	@ (8010f24 <prvAddNewTaskToReadyList+0xd0>)
 8010eaa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010eac:	4b1d      	ldr	r3, [pc, #116]	@ (8010f24 <prvAddNewTaskToReadyList+0xd0>)
 8010eae:	681a      	ldr	r2, [r3, #0]
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010eb8:	4b1b      	ldr	r3, [pc, #108]	@ (8010f28 <prvAddNewTaskToReadyList+0xd4>)
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	429a      	cmp	r2, r3
 8010ebe:	d903      	bls.n	8010ec8 <prvAddNewTaskToReadyList+0x74>
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ec4:	4a18      	ldr	r2, [pc, #96]	@ (8010f28 <prvAddNewTaskToReadyList+0xd4>)
 8010ec6:	6013      	str	r3, [r2, #0]
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ecc:	4613      	mov	r3, r2
 8010ece:	009b      	lsls	r3, r3, #2
 8010ed0:	4413      	add	r3, r2
 8010ed2:	009b      	lsls	r3, r3, #2
 8010ed4:	4a15      	ldr	r2, [pc, #84]	@ (8010f2c <prvAddNewTaskToReadyList+0xd8>)
 8010ed6:	441a      	add	r2, r3
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	3304      	adds	r3, #4
 8010edc:	4619      	mov	r1, r3
 8010ede:	4610      	mov	r0, r2
 8010ee0:	f7fe fcab 	bl	800f83a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010ee4:	f001 fcc8 	bl	8012878 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010ee8:	4b0d      	ldr	r3, [pc, #52]	@ (8010f20 <prvAddNewTaskToReadyList+0xcc>)
 8010eea:	681b      	ldr	r3, [r3, #0]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d00e      	beq.n	8010f0e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010ef0:	4b0a      	ldr	r3, [pc, #40]	@ (8010f1c <prvAddNewTaskToReadyList+0xc8>)
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010efa:	429a      	cmp	r2, r3
 8010efc:	d207      	bcs.n	8010f0e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010efe:	4b0c      	ldr	r3, [pc, #48]	@ (8010f30 <prvAddNewTaskToReadyList+0xdc>)
 8010f00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010f04:	601a      	str	r2, [r3, #0]
 8010f06:	f3bf 8f4f 	dsb	sy
 8010f0a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010f0e:	bf00      	nop
 8010f10:	3708      	adds	r7, #8
 8010f12:	46bd      	mov	sp, r7
 8010f14:	bd80      	pop	{r7, pc}
 8010f16:	bf00      	nop
 8010f18:	2000b53c 	.word	0x2000b53c
 8010f1c:	2000b068 	.word	0x2000b068
 8010f20:	2000b548 	.word	0x2000b548
 8010f24:	2000b558 	.word	0x2000b558
 8010f28:	2000b544 	.word	0x2000b544
 8010f2c:	2000b06c 	.word	0x2000b06c
 8010f30:	e000ed04 	.word	0xe000ed04

08010f34 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010f34:	b580      	push	{r7, lr}
 8010f36:	b084      	sub	sp, #16
 8010f38:	af00      	add	r7, sp, #0
 8010f3a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010f3c:	2300      	movs	r3, #0
 8010f3e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d01a      	beq.n	8010f7c <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010f46:	4b15      	ldr	r3, [pc, #84]	@ (8010f9c <vTaskDelay+0x68>)
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d00d      	beq.n	8010f6a <vTaskDelay+0x36>
	__asm volatile
 8010f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f52:	b672      	cpsid	i
 8010f54:	f383 8811 	msr	BASEPRI, r3
 8010f58:	f3bf 8f6f 	isb	sy
 8010f5c:	f3bf 8f4f 	dsb	sy
 8010f60:	b662      	cpsie	i
 8010f62:	60bb      	str	r3, [r7, #8]
}
 8010f64:	bf00      	nop
 8010f66:	bf00      	nop
 8010f68:	e7fd      	b.n	8010f66 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8010f6a:	f000 f88f 	bl	801108c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010f6e:	2100      	movs	r1, #0
 8010f70:	6878      	ldr	r0, [r7, #4]
 8010f72:	f000 ff81 	bl	8011e78 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010f76:	f000 f897 	bl	80110a8 <xTaskResumeAll>
 8010f7a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010f7c:	68fb      	ldr	r3, [r7, #12]
 8010f7e:	2b00      	cmp	r3, #0
 8010f80:	d107      	bne.n	8010f92 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8010f82:	4b07      	ldr	r3, [pc, #28]	@ (8010fa0 <vTaskDelay+0x6c>)
 8010f84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010f88:	601a      	str	r2, [r3, #0]
 8010f8a:	f3bf 8f4f 	dsb	sy
 8010f8e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010f92:	bf00      	nop
 8010f94:	3710      	adds	r7, #16
 8010f96:	46bd      	mov	sp, r7
 8010f98:	bd80      	pop	{r7, pc}
 8010f9a:	bf00      	nop
 8010f9c:	2000b564 	.word	0x2000b564
 8010fa0:	e000ed04 	.word	0xe000ed04

08010fa4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010fa4:	b580      	push	{r7, lr}
 8010fa6:	b08a      	sub	sp, #40	@ 0x28
 8010fa8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010faa:	2300      	movs	r3, #0
 8010fac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010fae:	2300      	movs	r3, #0
 8010fb0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010fb2:	463a      	mov	r2, r7
 8010fb4:	1d39      	adds	r1, r7, #4
 8010fb6:	f107 0308 	add.w	r3, r7, #8
 8010fba:	4618      	mov	r0, r3
 8010fbc:	f7fe fbdc 	bl	800f778 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010fc0:	6839      	ldr	r1, [r7, #0]
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	68ba      	ldr	r2, [r7, #8]
 8010fc6:	9202      	str	r2, [sp, #8]
 8010fc8:	9301      	str	r3, [sp, #4]
 8010fca:	2300      	movs	r3, #0
 8010fcc:	9300      	str	r3, [sp, #0]
 8010fce:	2300      	movs	r3, #0
 8010fd0:	460a      	mov	r2, r1
 8010fd2:	4926      	ldr	r1, [pc, #152]	@ (801106c <vTaskStartScheduler+0xc8>)
 8010fd4:	4826      	ldr	r0, [pc, #152]	@ (8011070 <vTaskStartScheduler+0xcc>)
 8010fd6:	f7ff fde7 	bl	8010ba8 <xTaskCreateStatic>
 8010fda:	4603      	mov	r3, r0
 8010fdc:	4a25      	ldr	r2, [pc, #148]	@ (8011074 <vTaskStartScheduler+0xd0>)
 8010fde:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010fe0:	4b24      	ldr	r3, [pc, #144]	@ (8011074 <vTaskStartScheduler+0xd0>)
 8010fe2:	681b      	ldr	r3, [r3, #0]
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	d002      	beq.n	8010fee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010fe8:	2301      	movs	r3, #1
 8010fea:	617b      	str	r3, [r7, #20]
 8010fec:	e001      	b.n	8010ff2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010fee:	2300      	movs	r3, #0
 8010ff0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010ff2:	697b      	ldr	r3, [r7, #20]
 8010ff4:	2b01      	cmp	r3, #1
 8010ff6:	d102      	bne.n	8010ffe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8010ff8:	f000 ff92 	bl	8011f20 <xTimerCreateTimerTask>
 8010ffc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010ffe:	697b      	ldr	r3, [r7, #20]
 8011000:	2b01      	cmp	r3, #1
 8011002:	d11d      	bne.n	8011040 <vTaskStartScheduler+0x9c>
	__asm volatile
 8011004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011008:	b672      	cpsid	i
 801100a:	f383 8811 	msr	BASEPRI, r3
 801100e:	f3bf 8f6f 	isb	sy
 8011012:	f3bf 8f4f 	dsb	sy
 8011016:	b662      	cpsie	i
 8011018:	613b      	str	r3, [r7, #16]
}
 801101a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801101c:	4b16      	ldr	r3, [pc, #88]	@ (8011078 <vTaskStartScheduler+0xd4>)
 801101e:	681b      	ldr	r3, [r3, #0]
 8011020:	3354      	adds	r3, #84	@ 0x54
 8011022:	4a16      	ldr	r2, [pc, #88]	@ (801107c <vTaskStartScheduler+0xd8>)
 8011024:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8011026:	4b16      	ldr	r3, [pc, #88]	@ (8011080 <vTaskStartScheduler+0xdc>)
 8011028:	f04f 32ff 	mov.w	r2, #4294967295
 801102c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801102e:	4b15      	ldr	r3, [pc, #84]	@ (8011084 <vTaskStartScheduler+0xe0>)
 8011030:	2201      	movs	r2, #1
 8011032:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8011034:	4b14      	ldr	r3, [pc, #80]	@ (8011088 <vTaskStartScheduler+0xe4>)
 8011036:	2200      	movs	r2, #0
 8011038:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801103a:	f001 fb69 	bl	8012710 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801103e:	e011      	b.n	8011064 <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8011040:	697b      	ldr	r3, [r7, #20]
 8011042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011046:	d10d      	bne.n	8011064 <vTaskStartScheduler+0xc0>
	__asm volatile
 8011048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801104c:	b672      	cpsid	i
 801104e:	f383 8811 	msr	BASEPRI, r3
 8011052:	f3bf 8f6f 	isb	sy
 8011056:	f3bf 8f4f 	dsb	sy
 801105a:	b662      	cpsie	i
 801105c:	60fb      	str	r3, [r7, #12]
}
 801105e:	bf00      	nop
 8011060:	bf00      	nop
 8011062:	e7fd      	b.n	8011060 <vTaskStartScheduler+0xbc>
}
 8011064:	bf00      	nop
 8011066:	3718      	adds	r7, #24
 8011068:	46bd      	mov	sp, r7
 801106a:	bd80      	pop	{r7, pc}
 801106c:	0801f528 	.word	0x0801f528
 8011070:	08011749 	.word	0x08011749
 8011074:	2000b560 	.word	0x2000b560
 8011078:	2000b068 	.word	0x2000b068
 801107c:	2000003c 	.word	0x2000003c
 8011080:	2000b55c 	.word	0x2000b55c
 8011084:	2000b548 	.word	0x2000b548
 8011088:	2000b540 	.word	0x2000b540

0801108c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801108c:	b480      	push	{r7}
 801108e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8011090:	4b04      	ldr	r3, [pc, #16]	@ (80110a4 <vTaskSuspendAll+0x18>)
 8011092:	681b      	ldr	r3, [r3, #0]
 8011094:	3301      	adds	r3, #1
 8011096:	4a03      	ldr	r2, [pc, #12]	@ (80110a4 <vTaskSuspendAll+0x18>)
 8011098:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 801109a:	bf00      	nop
 801109c:	46bd      	mov	sp, r7
 801109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110a2:	4770      	bx	lr
 80110a4:	2000b564 	.word	0x2000b564

080110a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80110a8:	b580      	push	{r7, lr}
 80110aa:	b084      	sub	sp, #16
 80110ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80110ae:	2300      	movs	r3, #0
 80110b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80110b2:	2300      	movs	r3, #0
 80110b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80110b6:	4b43      	ldr	r3, [pc, #268]	@ (80111c4 <xTaskResumeAll+0x11c>)
 80110b8:	681b      	ldr	r3, [r3, #0]
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	d10d      	bne.n	80110da <xTaskResumeAll+0x32>
	__asm volatile
 80110be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110c2:	b672      	cpsid	i
 80110c4:	f383 8811 	msr	BASEPRI, r3
 80110c8:	f3bf 8f6f 	isb	sy
 80110cc:	f3bf 8f4f 	dsb	sy
 80110d0:	b662      	cpsie	i
 80110d2:	603b      	str	r3, [r7, #0]
}
 80110d4:	bf00      	nop
 80110d6:	bf00      	nop
 80110d8:	e7fd      	b.n	80110d6 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80110da:	f001 fb97 	bl	801280c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80110de:	4b39      	ldr	r3, [pc, #228]	@ (80111c4 <xTaskResumeAll+0x11c>)
 80110e0:	681b      	ldr	r3, [r3, #0]
 80110e2:	3b01      	subs	r3, #1
 80110e4:	4a37      	ldr	r2, [pc, #220]	@ (80111c4 <xTaskResumeAll+0x11c>)
 80110e6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80110e8:	4b36      	ldr	r3, [pc, #216]	@ (80111c4 <xTaskResumeAll+0x11c>)
 80110ea:	681b      	ldr	r3, [r3, #0]
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d162      	bne.n	80111b6 <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80110f0:	4b35      	ldr	r3, [pc, #212]	@ (80111c8 <xTaskResumeAll+0x120>)
 80110f2:	681b      	ldr	r3, [r3, #0]
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d05e      	beq.n	80111b6 <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80110f8:	e02f      	b.n	801115a <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80110fa:	4b34      	ldr	r3, [pc, #208]	@ (80111cc <xTaskResumeAll+0x124>)
 80110fc:	68db      	ldr	r3, [r3, #12]
 80110fe:	68db      	ldr	r3, [r3, #12]
 8011100:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011102:	68fb      	ldr	r3, [r7, #12]
 8011104:	3318      	adds	r3, #24
 8011106:	4618      	mov	r0, r3
 8011108:	f7fe fbf4 	bl	800f8f4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801110c:	68fb      	ldr	r3, [r7, #12]
 801110e:	3304      	adds	r3, #4
 8011110:	4618      	mov	r0, r3
 8011112:	f7fe fbef 	bl	800f8f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011116:	68fb      	ldr	r3, [r7, #12]
 8011118:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801111a:	4b2d      	ldr	r3, [pc, #180]	@ (80111d0 <xTaskResumeAll+0x128>)
 801111c:	681b      	ldr	r3, [r3, #0]
 801111e:	429a      	cmp	r2, r3
 8011120:	d903      	bls.n	801112a <xTaskResumeAll+0x82>
 8011122:	68fb      	ldr	r3, [r7, #12]
 8011124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011126:	4a2a      	ldr	r2, [pc, #168]	@ (80111d0 <xTaskResumeAll+0x128>)
 8011128:	6013      	str	r3, [r2, #0]
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801112e:	4613      	mov	r3, r2
 8011130:	009b      	lsls	r3, r3, #2
 8011132:	4413      	add	r3, r2
 8011134:	009b      	lsls	r3, r3, #2
 8011136:	4a27      	ldr	r2, [pc, #156]	@ (80111d4 <xTaskResumeAll+0x12c>)
 8011138:	441a      	add	r2, r3
 801113a:	68fb      	ldr	r3, [r7, #12]
 801113c:	3304      	adds	r3, #4
 801113e:	4619      	mov	r1, r3
 8011140:	4610      	mov	r0, r2
 8011142:	f7fe fb7a 	bl	800f83a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801114a:	4b23      	ldr	r3, [pc, #140]	@ (80111d8 <xTaskResumeAll+0x130>)
 801114c:	681b      	ldr	r3, [r3, #0]
 801114e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011150:	429a      	cmp	r2, r3
 8011152:	d302      	bcc.n	801115a <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 8011154:	4b21      	ldr	r3, [pc, #132]	@ (80111dc <xTaskResumeAll+0x134>)
 8011156:	2201      	movs	r2, #1
 8011158:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801115a:	4b1c      	ldr	r3, [pc, #112]	@ (80111cc <xTaskResumeAll+0x124>)
 801115c:	681b      	ldr	r3, [r3, #0]
 801115e:	2b00      	cmp	r3, #0
 8011160:	d1cb      	bne.n	80110fa <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8011162:	68fb      	ldr	r3, [r7, #12]
 8011164:	2b00      	cmp	r3, #0
 8011166:	d001      	beq.n	801116c <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8011168:	f000 fbac 	bl	80118c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 801116c:	4b1c      	ldr	r3, [pc, #112]	@ (80111e0 <xTaskResumeAll+0x138>)
 801116e:	681b      	ldr	r3, [r3, #0]
 8011170:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	2b00      	cmp	r3, #0
 8011176:	d010      	beq.n	801119a <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8011178:	f000 f858 	bl	801122c <xTaskIncrementTick>
 801117c:	4603      	mov	r3, r0
 801117e:	2b00      	cmp	r3, #0
 8011180:	d002      	beq.n	8011188 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 8011182:	4b16      	ldr	r3, [pc, #88]	@ (80111dc <xTaskResumeAll+0x134>)
 8011184:	2201      	movs	r2, #1
 8011186:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	3b01      	subs	r3, #1
 801118c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	2b00      	cmp	r3, #0
 8011192:	d1f1      	bne.n	8011178 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 8011194:	4b12      	ldr	r3, [pc, #72]	@ (80111e0 <xTaskResumeAll+0x138>)
 8011196:	2200      	movs	r2, #0
 8011198:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801119a:	4b10      	ldr	r3, [pc, #64]	@ (80111dc <xTaskResumeAll+0x134>)
 801119c:	681b      	ldr	r3, [r3, #0]
 801119e:	2b00      	cmp	r3, #0
 80111a0:	d009      	beq.n	80111b6 <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80111a2:	2301      	movs	r3, #1
 80111a4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80111a6:	4b0f      	ldr	r3, [pc, #60]	@ (80111e4 <xTaskResumeAll+0x13c>)
 80111a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80111ac:	601a      	str	r2, [r3, #0]
 80111ae:	f3bf 8f4f 	dsb	sy
 80111b2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80111b6:	f001 fb5f 	bl	8012878 <vPortExitCritical>

	return xAlreadyYielded;
 80111ba:	68bb      	ldr	r3, [r7, #8]
}
 80111bc:	4618      	mov	r0, r3
 80111be:	3710      	adds	r7, #16
 80111c0:	46bd      	mov	sp, r7
 80111c2:	bd80      	pop	{r7, pc}
 80111c4:	2000b564 	.word	0x2000b564
 80111c8:	2000b53c 	.word	0x2000b53c
 80111cc:	2000b4fc 	.word	0x2000b4fc
 80111d0:	2000b544 	.word	0x2000b544
 80111d4:	2000b06c 	.word	0x2000b06c
 80111d8:	2000b068 	.word	0x2000b068
 80111dc:	2000b550 	.word	0x2000b550
 80111e0:	2000b54c 	.word	0x2000b54c
 80111e4:	e000ed04 	.word	0xe000ed04

080111e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80111e8:	b480      	push	{r7}
 80111ea:	b083      	sub	sp, #12
 80111ec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80111ee:	4b05      	ldr	r3, [pc, #20]	@ (8011204 <xTaskGetTickCount+0x1c>)
 80111f0:	681b      	ldr	r3, [r3, #0]
 80111f2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80111f4:	687b      	ldr	r3, [r7, #4]
}
 80111f6:	4618      	mov	r0, r3
 80111f8:	370c      	adds	r7, #12
 80111fa:	46bd      	mov	sp, r7
 80111fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011200:	4770      	bx	lr
 8011202:	bf00      	nop
 8011204:	2000b540 	.word	0x2000b540

08011208 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8011208:	b580      	push	{r7, lr}
 801120a:	b082      	sub	sp, #8
 801120c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801120e:	f001 fbe5 	bl	80129dc <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8011212:	2300      	movs	r3, #0
 8011214:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8011216:	4b04      	ldr	r3, [pc, #16]	@ (8011228 <xTaskGetTickCountFromISR+0x20>)
 8011218:	681b      	ldr	r3, [r3, #0]
 801121a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801121c:	683b      	ldr	r3, [r7, #0]
}
 801121e:	4618      	mov	r0, r3
 8011220:	3708      	adds	r7, #8
 8011222:	46bd      	mov	sp, r7
 8011224:	bd80      	pop	{r7, pc}
 8011226:	bf00      	nop
 8011228:	2000b540 	.word	0x2000b540

0801122c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 801122c:	b580      	push	{r7, lr}
 801122e:	b086      	sub	sp, #24
 8011230:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011232:	2300      	movs	r3, #0
 8011234:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011236:	4b50      	ldr	r3, [pc, #320]	@ (8011378 <xTaskIncrementTick+0x14c>)
 8011238:	681b      	ldr	r3, [r3, #0]
 801123a:	2b00      	cmp	r3, #0
 801123c:	f040 808c 	bne.w	8011358 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011240:	4b4e      	ldr	r3, [pc, #312]	@ (801137c <xTaskIncrementTick+0x150>)
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	3301      	adds	r3, #1
 8011246:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011248:	4a4c      	ldr	r2, [pc, #304]	@ (801137c <xTaskIncrementTick+0x150>)
 801124a:	693b      	ldr	r3, [r7, #16]
 801124c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801124e:	693b      	ldr	r3, [r7, #16]
 8011250:	2b00      	cmp	r3, #0
 8011252:	d123      	bne.n	801129c <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8011254:	4b4a      	ldr	r3, [pc, #296]	@ (8011380 <xTaskIncrementTick+0x154>)
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	681b      	ldr	r3, [r3, #0]
 801125a:	2b00      	cmp	r3, #0
 801125c:	d00d      	beq.n	801127a <xTaskIncrementTick+0x4e>
	__asm volatile
 801125e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011262:	b672      	cpsid	i
 8011264:	f383 8811 	msr	BASEPRI, r3
 8011268:	f3bf 8f6f 	isb	sy
 801126c:	f3bf 8f4f 	dsb	sy
 8011270:	b662      	cpsie	i
 8011272:	603b      	str	r3, [r7, #0]
}
 8011274:	bf00      	nop
 8011276:	bf00      	nop
 8011278:	e7fd      	b.n	8011276 <xTaskIncrementTick+0x4a>
 801127a:	4b41      	ldr	r3, [pc, #260]	@ (8011380 <xTaskIncrementTick+0x154>)
 801127c:	681b      	ldr	r3, [r3, #0]
 801127e:	60fb      	str	r3, [r7, #12]
 8011280:	4b40      	ldr	r3, [pc, #256]	@ (8011384 <xTaskIncrementTick+0x158>)
 8011282:	681b      	ldr	r3, [r3, #0]
 8011284:	4a3e      	ldr	r2, [pc, #248]	@ (8011380 <xTaskIncrementTick+0x154>)
 8011286:	6013      	str	r3, [r2, #0]
 8011288:	4a3e      	ldr	r2, [pc, #248]	@ (8011384 <xTaskIncrementTick+0x158>)
 801128a:	68fb      	ldr	r3, [r7, #12]
 801128c:	6013      	str	r3, [r2, #0]
 801128e:	4b3e      	ldr	r3, [pc, #248]	@ (8011388 <xTaskIncrementTick+0x15c>)
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	3301      	adds	r3, #1
 8011294:	4a3c      	ldr	r2, [pc, #240]	@ (8011388 <xTaskIncrementTick+0x15c>)
 8011296:	6013      	str	r3, [r2, #0]
 8011298:	f000 fb14 	bl	80118c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801129c:	4b3b      	ldr	r3, [pc, #236]	@ (801138c <xTaskIncrementTick+0x160>)
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	693a      	ldr	r2, [r7, #16]
 80112a2:	429a      	cmp	r2, r3
 80112a4:	d349      	bcc.n	801133a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80112a6:	4b36      	ldr	r3, [pc, #216]	@ (8011380 <xTaskIncrementTick+0x154>)
 80112a8:	681b      	ldr	r3, [r3, #0]
 80112aa:	681b      	ldr	r3, [r3, #0]
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	d104      	bne.n	80112ba <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80112b0:	4b36      	ldr	r3, [pc, #216]	@ (801138c <xTaskIncrementTick+0x160>)
 80112b2:	f04f 32ff 	mov.w	r2, #4294967295
 80112b6:	601a      	str	r2, [r3, #0]
					break;
 80112b8:	e03f      	b.n	801133a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80112ba:	4b31      	ldr	r3, [pc, #196]	@ (8011380 <xTaskIncrementTick+0x154>)
 80112bc:	681b      	ldr	r3, [r3, #0]
 80112be:	68db      	ldr	r3, [r3, #12]
 80112c0:	68db      	ldr	r3, [r3, #12]
 80112c2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80112c4:	68bb      	ldr	r3, [r7, #8]
 80112c6:	685b      	ldr	r3, [r3, #4]
 80112c8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80112ca:	693a      	ldr	r2, [r7, #16]
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	429a      	cmp	r2, r3
 80112d0:	d203      	bcs.n	80112da <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80112d2:	4a2e      	ldr	r2, [pc, #184]	@ (801138c <xTaskIncrementTick+0x160>)
 80112d4:	687b      	ldr	r3, [r7, #4]
 80112d6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80112d8:	e02f      	b.n	801133a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80112da:	68bb      	ldr	r3, [r7, #8]
 80112dc:	3304      	adds	r3, #4
 80112de:	4618      	mov	r0, r3
 80112e0:	f7fe fb08 	bl	800f8f4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80112e4:	68bb      	ldr	r3, [r7, #8]
 80112e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d004      	beq.n	80112f6 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80112ec:	68bb      	ldr	r3, [r7, #8]
 80112ee:	3318      	adds	r3, #24
 80112f0:	4618      	mov	r0, r3
 80112f2:	f7fe faff 	bl	800f8f4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80112f6:	68bb      	ldr	r3, [r7, #8]
 80112f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112fa:	4b25      	ldr	r3, [pc, #148]	@ (8011390 <xTaskIncrementTick+0x164>)
 80112fc:	681b      	ldr	r3, [r3, #0]
 80112fe:	429a      	cmp	r2, r3
 8011300:	d903      	bls.n	801130a <xTaskIncrementTick+0xde>
 8011302:	68bb      	ldr	r3, [r7, #8]
 8011304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011306:	4a22      	ldr	r2, [pc, #136]	@ (8011390 <xTaskIncrementTick+0x164>)
 8011308:	6013      	str	r3, [r2, #0]
 801130a:	68bb      	ldr	r3, [r7, #8]
 801130c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801130e:	4613      	mov	r3, r2
 8011310:	009b      	lsls	r3, r3, #2
 8011312:	4413      	add	r3, r2
 8011314:	009b      	lsls	r3, r3, #2
 8011316:	4a1f      	ldr	r2, [pc, #124]	@ (8011394 <xTaskIncrementTick+0x168>)
 8011318:	441a      	add	r2, r3
 801131a:	68bb      	ldr	r3, [r7, #8]
 801131c:	3304      	adds	r3, #4
 801131e:	4619      	mov	r1, r3
 8011320:	4610      	mov	r0, r2
 8011322:	f7fe fa8a 	bl	800f83a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011326:	68bb      	ldr	r3, [r7, #8]
 8011328:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801132a:	4b1b      	ldr	r3, [pc, #108]	@ (8011398 <xTaskIncrementTick+0x16c>)
 801132c:	681b      	ldr	r3, [r3, #0]
 801132e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011330:	429a      	cmp	r2, r3
 8011332:	d3b8      	bcc.n	80112a6 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8011334:	2301      	movs	r3, #1
 8011336:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011338:	e7b5      	b.n	80112a6 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801133a:	4b17      	ldr	r3, [pc, #92]	@ (8011398 <xTaskIncrementTick+0x16c>)
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011340:	4914      	ldr	r1, [pc, #80]	@ (8011394 <xTaskIncrementTick+0x168>)
 8011342:	4613      	mov	r3, r2
 8011344:	009b      	lsls	r3, r3, #2
 8011346:	4413      	add	r3, r2
 8011348:	009b      	lsls	r3, r3, #2
 801134a:	440b      	add	r3, r1
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	2b01      	cmp	r3, #1
 8011350:	d907      	bls.n	8011362 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8011352:	2301      	movs	r3, #1
 8011354:	617b      	str	r3, [r7, #20]
 8011356:	e004      	b.n	8011362 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8011358:	4b10      	ldr	r3, [pc, #64]	@ (801139c <xTaskIncrementTick+0x170>)
 801135a:	681b      	ldr	r3, [r3, #0]
 801135c:	3301      	adds	r3, #1
 801135e:	4a0f      	ldr	r2, [pc, #60]	@ (801139c <xTaskIncrementTick+0x170>)
 8011360:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8011362:	4b0f      	ldr	r3, [pc, #60]	@ (80113a0 <xTaskIncrementTick+0x174>)
 8011364:	681b      	ldr	r3, [r3, #0]
 8011366:	2b00      	cmp	r3, #0
 8011368:	d001      	beq.n	801136e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 801136a:	2301      	movs	r3, #1
 801136c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 801136e:	697b      	ldr	r3, [r7, #20]
}
 8011370:	4618      	mov	r0, r3
 8011372:	3718      	adds	r7, #24
 8011374:	46bd      	mov	sp, r7
 8011376:	bd80      	pop	{r7, pc}
 8011378:	2000b564 	.word	0x2000b564
 801137c:	2000b540 	.word	0x2000b540
 8011380:	2000b4f4 	.word	0x2000b4f4
 8011384:	2000b4f8 	.word	0x2000b4f8
 8011388:	2000b554 	.word	0x2000b554
 801138c:	2000b55c 	.word	0x2000b55c
 8011390:	2000b544 	.word	0x2000b544
 8011394:	2000b06c 	.word	0x2000b06c
 8011398:	2000b068 	.word	0x2000b068
 801139c:	2000b54c 	.word	0x2000b54c
 80113a0:	2000b550 	.word	0x2000b550

080113a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80113a4:	b580      	push	{r7, lr}
 80113a6:	b086      	sub	sp, #24
 80113a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80113aa:	4b3e      	ldr	r3, [pc, #248]	@ (80114a4 <vTaskSwitchContext+0x100>)
 80113ac:	681b      	ldr	r3, [r3, #0]
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d003      	beq.n	80113ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80113b2:	4b3d      	ldr	r3, [pc, #244]	@ (80114a8 <vTaskSwitchContext+0x104>)
 80113b4:	2201      	movs	r2, #1
 80113b6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80113b8:	e070      	b.n	801149c <vTaskSwitchContext+0xf8>
		xYieldPending = pdFALSE;
 80113ba:	4b3b      	ldr	r3, [pc, #236]	@ (80114a8 <vTaskSwitchContext+0x104>)
 80113bc:	2200      	movs	r2, #0
 80113be:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80113c0:	4b3a      	ldr	r3, [pc, #232]	@ (80114ac <vTaskSwitchContext+0x108>)
 80113c2:	681b      	ldr	r3, [r3, #0]
 80113c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80113c6:	613b      	str	r3, [r7, #16]
 80113c8:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 80113cc:	60fb      	str	r3, [r7, #12]
 80113ce:	693b      	ldr	r3, [r7, #16]
 80113d0:	681b      	ldr	r3, [r3, #0]
 80113d2:	68fa      	ldr	r2, [r7, #12]
 80113d4:	429a      	cmp	r2, r3
 80113d6:	d111      	bne.n	80113fc <vTaskSwitchContext+0x58>
 80113d8:	693b      	ldr	r3, [r7, #16]
 80113da:	3304      	adds	r3, #4
 80113dc:	681b      	ldr	r3, [r3, #0]
 80113de:	68fa      	ldr	r2, [r7, #12]
 80113e0:	429a      	cmp	r2, r3
 80113e2:	d10b      	bne.n	80113fc <vTaskSwitchContext+0x58>
 80113e4:	693b      	ldr	r3, [r7, #16]
 80113e6:	3308      	adds	r3, #8
 80113e8:	681b      	ldr	r3, [r3, #0]
 80113ea:	68fa      	ldr	r2, [r7, #12]
 80113ec:	429a      	cmp	r2, r3
 80113ee:	d105      	bne.n	80113fc <vTaskSwitchContext+0x58>
 80113f0:	693b      	ldr	r3, [r7, #16]
 80113f2:	330c      	adds	r3, #12
 80113f4:	681b      	ldr	r3, [r3, #0]
 80113f6:	68fa      	ldr	r2, [r7, #12]
 80113f8:	429a      	cmp	r2, r3
 80113fa:	d008      	beq.n	801140e <vTaskSwitchContext+0x6a>
 80113fc:	4b2b      	ldr	r3, [pc, #172]	@ (80114ac <vTaskSwitchContext+0x108>)
 80113fe:	681a      	ldr	r2, [r3, #0]
 8011400:	4b2a      	ldr	r3, [pc, #168]	@ (80114ac <vTaskSwitchContext+0x108>)
 8011402:	681b      	ldr	r3, [r3, #0]
 8011404:	3334      	adds	r3, #52	@ 0x34
 8011406:	4619      	mov	r1, r3
 8011408:	4610      	mov	r0, r2
 801140a:	f7ef fdd9 	bl	8000fc0 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801140e:	4b28      	ldr	r3, [pc, #160]	@ (80114b0 <vTaskSwitchContext+0x10c>)
 8011410:	681b      	ldr	r3, [r3, #0]
 8011412:	617b      	str	r3, [r7, #20]
 8011414:	e013      	b.n	801143e <vTaskSwitchContext+0x9a>
 8011416:	697b      	ldr	r3, [r7, #20]
 8011418:	2b00      	cmp	r3, #0
 801141a:	d10d      	bne.n	8011438 <vTaskSwitchContext+0x94>
	__asm volatile
 801141c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011420:	b672      	cpsid	i
 8011422:	f383 8811 	msr	BASEPRI, r3
 8011426:	f3bf 8f6f 	isb	sy
 801142a:	f3bf 8f4f 	dsb	sy
 801142e:	b662      	cpsie	i
 8011430:	607b      	str	r3, [r7, #4]
}
 8011432:	bf00      	nop
 8011434:	bf00      	nop
 8011436:	e7fd      	b.n	8011434 <vTaskSwitchContext+0x90>
 8011438:	697b      	ldr	r3, [r7, #20]
 801143a:	3b01      	subs	r3, #1
 801143c:	617b      	str	r3, [r7, #20]
 801143e:	491d      	ldr	r1, [pc, #116]	@ (80114b4 <vTaskSwitchContext+0x110>)
 8011440:	697a      	ldr	r2, [r7, #20]
 8011442:	4613      	mov	r3, r2
 8011444:	009b      	lsls	r3, r3, #2
 8011446:	4413      	add	r3, r2
 8011448:	009b      	lsls	r3, r3, #2
 801144a:	440b      	add	r3, r1
 801144c:	681b      	ldr	r3, [r3, #0]
 801144e:	2b00      	cmp	r3, #0
 8011450:	d0e1      	beq.n	8011416 <vTaskSwitchContext+0x72>
 8011452:	697a      	ldr	r2, [r7, #20]
 8011454:	4613      	mov	r3, r2
 8011456:	009b      	lsls	r3, r3, #2
 8011458:	4413      	add	r3, r2
 801145a:	009b      	lsls	r3, r3, #2
 801145c:	4a15      	ldr	r2, [pc, #84]	@ (80114b4 <vTaskSwitchContext+0x110>)
 801145e:	4413      	add	r3, r2
 8011460:	60bb      	str	r3, [r7, #8]
 8011462:	68bb      	ldr	r3, [r7, #8]
 8011464:	685b      	ldr	r3, [r3, #4]
 8011466:	685a      	ldr	r2, [r3, #4]
 8011468:	68bb      	ldr	r3, [r7, #8]
 801146a:	605a      	str	r2, [r3, #4]
 801146c:	68bb      	ldr	r3, [r7, #8]
 801146e:	685a      	ldr	r2, [r3, #4]
 8011470:	68bb      	ldr	r3, [r7, #8]
 8011472:	3308      	adds	r3, #8
 8011474:	429a      	cmp	r2, r3
 8011476:	d104      	bne.n	8011482 <vTaskSwitchContext+0xde>
 8011478:	68bb      	ldr	r3, [r7, #8]
 801147a:	685b      	ldr	r3, [r3, #4]
 801147c:	685a      	ldr	r2, [r3, #4]
 801147e:	68bb      	ldr	r3, [r7, #8]
 8011480:	605a      	str	r2, [r3, #4]
 8011482:	68bb      	ldr	r3, [r7, #8]
 8011484:	685b      	ldr	r3, [r3, #4]
 8011486:	68db      	ldr	r3, [r3, #12]
 8011488:	4a08      	ldr	r2, [pc, #32]	@ (80114ac <vTaskSwitchContext+0x108>)
 801148a:	6013      	str	r3, [r2, #0]
 801148c:	4a08      	ldr	r2, [pc, #32]	@ (80114b0 <vTaskSwitchContext+0x10c>)
 801148e:	697b      	ldr	r3, [r7, #20]
 8011490:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011492:	4b06      	ldr	r3, [pc, #24]	@ (80114ac <vTaskSwitchContext+0x108>)
 8011494:	681b      	ldr	r3, [r3, #0]
 8011496:	3354      	adds	r3, #84	@ 0x54
 8011498:	4a07      	ldr	r2, [pc, #28]	@ (80114b8 <vTaskSwitchContext+0x114>)
 801149a:	6013      	str	r3, [r2, #0]
}
 801149c:	bf00      	nop
 801149e:	3718      	adds	r7, #24
 80114a0:	46bd      	mov	sp, r7
 80114a2:	bd80      	pop	{r7, pc}
 80114a4:	2000b564 	.word	0x2000b564
 80114a8:	2000b550 	.word	0x2000b550
 80114ac:	2000b068 	.word	0x2000b068
 80114b0:	2000b544 	.word	0x2000b544
 80114b4:	2000b06c 	.word	0x2000b06c
 80114b8:	2000003c 	.word	0x2000003c

080114bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80114bc:	b580      	push	{r7, lr}
 80114be:	b084      	sub	sp, #16
 80114c0:	af00      	add	r7, sp, #0
 80114c2:	6078      	str	r0, [r7, #4]
 80114c4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	2b00      	cmp	r3, #0
 80114ca:	d10d      	bne.n	80114e8 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 80114cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114d0:	b672      	cpsid	i
 80114d2:	f383 8811 	msr	BASEPRI, r3
 80114d6:	f3bf 8f6f 	isb	sy
 80114da:	f3bf 8f4f 	dsb	sy
 80114de:	b662      	cpsie	i
 80114e0:	60fb      	str	r3, [r7, #12]
}
 80114e2:	bf00      	nop
 80114e4:	bf00      	nop
 80114e6:	e7fd      	b.n	80114e4 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80114e8:	4b07      	ldr	r3, [pc, #28]	@ (8011508 <vTaskPlaceOnEventList+0x4c>)
 80114ea:	681b      	ldr	r3, [r3, #0]
 80114ec:	3318      	adds	r3, #24
 80114ee:	4619      	mov	r1, r3
 80114f0:	6878      	ldr	r0, [r7, #4]
 80114f2:	f7fe f9c6 	bl	800f882 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80114f6:	2101      	movs	r1, #1
 80114f8:	6838      	ldr	r0, [r7, #0]
 80114fa:	f000 fcbd 	bl	8011e78 <prvAddCurrentTaskToDelayedList>
}
 80114fe:	bf00      	nop
 8011500:	3710      	adds	r7, #16
 8011502:	46bd      	mov	sp, r7
 8011504:	bd80      	pop	{r7, pc}
 8011506:	bf00      	nop
 8011508:	2000b068 	.word	0x2000b068

0801150c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801150c:	b580      	push	{r7, lr}
 801150e:	b086      	sub	sp, #24
 8011510:	af00      	add	r7, sp, #0
 8011512:	60f8      	str	r0, [r7, #12]
 8011514:	60b9      	str	r1, [r7, #8]
 8011516:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	2b00      	cmp	r3, #0
 801151c:	d10d      	bne.n	801153a <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 801151e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011522:	b672      	cpsid	i
 8011524:	f383 8811 	msr	BASEPRI, r3
 8011528:	f3bf 8f6f 	isb	sy
 801152c:	f3bf 8f4f 	dsb	sy
 8011530:	b662      	cpsie	i
 8011532:	617b      	str	r3, [r7, #20]
}
 8011534:	bf00      	nop
 8011536:	bf00      	nop
 8011538:	e7fd      	b.n	8011536 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801153a:	4b0a      	ldr	r3, [pc, #40]	@ (8011564 <vTaskPlaceOnEventListRestricted+0x58>)
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	3318      	adds	r3, #24
 8011540:	4619      	mov	r1, r3
 8011542:	68f8      	ldr	r0, [r7, #12]
 8011544:	f7fe f979 	bl	800f83a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	2b00      	cmp	r3, #0
 801154c:	d002      	beq.n	8011554 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 801154e:	f04f 33ff 	mov.w	r3, #4294967295
 8011552:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011554:	6879      	ldr	r1, [r7, #4]
 8011556:	68b8      	ldr	r0, [r7, #8]
 8011558:	f000 fc8e 	bl	8011e78 <prvAddCurrentTaskToDelayedList>
	}
 801155c:	bf00      	nop
 801155e:	3718      	adds	r7, #24
 8011560:	46bd      	mov	sp, r7
 8011562:	bd80      	pop	{r7, pc}
 8011564:	2000b068 	.word	0x2000b068

08011568 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011568:	b580      	push	{r7, lr}
 801156a:	b086      	sub	sp, #24
 801156c:	af00      	add	r7, sp, #0
 801156e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	68db      	ldr	r3, [r3, #12]
 8011574:	68db      	ldr	r3, [r3, #12]
 8011576:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011578:	693b      	ldr	r3, [r7, #16]
 801157a:	2b00      	cmp	r3, #0
 801157c:	d10d      	bne.n	801159a <xTaskRemoveFromEventList+0x32>
	__asm volatile
 801157e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011582:	b672      	cpsid	i
 8011584:	f383 8811 	msr	BASEPRI, r3
 8011588:	f3bf 8f6f 	isb	sy
 801158c:	f3bf 8f4f 	dsb	sy
 8011590:	b662      	cpsie	i
 8011592:	60fb      	str	r3, [r7, #12]
}
 8011594:	bf00      	nop
 8011596:	bf00      	nop
 8011598:	e7fd      	b.n	8011596 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801159a:	693b      	ldr	r3, [r7, #16]
 801159c:	3318      	adds	r3, #24
 801159e:	4618      	mov	r0, r3
 80115a0:	f7fe f9a8 	bl	800f8f4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80115a4:	4b1d      	ldr	r3, [pc, #116]	@ (801161c <xTaskRemoveFromEventList+0xb4>)
 80115a6:	681b      	ldr	r3, [r3, #0]
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d11d      	bne.n	80115e8 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80115ac:	693b      	ldr	r3, [r7, #16]
 80115ae:	3304      	adds	r3, #4
 80115b0:	4618      	mov	r0, r3
 80115b2:	f7fe f99f 	bl	800f8f4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80115b6:	693b      	ldr	r3, [r7, #16]
 80115b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80115ba:	4b19      	ldr	r3, [pc, #100]	@ (8011620 <xTaskRemoveFromEventList+0xb8>)
 80115bc:	681b      	ldr	r3, [r3, #0]
 80115be:	429a      	cmp	r2, r3
 80115c0:	d903      	bls.n	80115ca <xTaskRemoveFromEventList+0x62>
 80115c2:	693b      	ldr	r3, [r7, #16]
 80115c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80115c6:	4a16      	ldr	r2, [pc, #88]	@ (8011620 <xTaskRemoveFromEventList+0xb8>)
 80115c8:	6013      	str	r3, [r2, #0]
 80115ca:	693b      	ldr	r3, [r7, #16]
 80115cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80115ce:	4613      	mov	r3, r2
 80115d0:	009b      	lsls	r3, r3, #2
 80115d2:	4413      	add	r3, r2
 80115d4:	009b      	lsls	r3, r3, #2
 80115d6:	4a13      	ldr	r2, [pc, #76]	@ (8011624 <xTaskRemoveFromEventList+0xbc>)
 80115d8:	441a      	add	r2, r3
 80115da:	693b      	ldr	r3, [r7, #16]
 80115dc:	3304      	adds	r3, #4
 80115de:	4619      	mov	r1, r3
 80115e0:	4610      	mov	r0, r2
 80115e2:	f7fe f92a 	bl	800f83a <vListInsertEnd>
 80115e6:	e005      	b.n	80115f4 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80115e8:	693b      	ldr	r3, [r7, #16]
 80115ea:	3318      	adds	r3, #24
 80115ec:	4619      	mov	r1, r3
 80115ee:	480e      	ldr	r0, [pc, #56]	@ (8011628 <xTaskRemoveFromEventList+0xc0>)
 80115f0:	f7fe f923 	bl	800f83a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80115f4:	693b      	ldr	r3, [r7, #16]
 80115f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80115f8:	4b0c      	ldr	r3, [pc, #48]	@ (801162c <xTaskRemoveFromEventList+0xc4>)
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80115fe:	429a      	cmp	r2, r3
 8011600:	d905      	bls.n	801160e <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011602:	2301      	movs	r3, #1
 8011604:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011606:	4b0a      	ldr	r3, [pc, #40]	@ (8011630 <xTaskRemoveFromEventList+0xc8>)
 8011608:	2201      	movs	r2, #1
 801160a:	601a      	str	r2, [r3, #0]
 801160c:	e001      	b.n	8011612 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 801160e:	2300      	movs	r3, #0
 8011610:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011612:	697b      	ldr	r3, [r7, #20]
}
 8011614:	4618      	mov	r0, r3
 8011616:	3718      	adds	r7, #24
 8011618:	46bd      	mov	sp, r7
 801161a:	bd80      	pop	{r7, pc}
 801161c:	2000b564 	.word	0x2000b564
 8011620:	2000b544 	.word	0x2000b544
 8011624:	2000b06c 	.word	0x2000b06c
 8011628:	2000b4fc 	.word	0x2000b4fc
 801162c:	2000b068 	.word	0x2000b068
 8011630:	2000b550 	.word	0x2000b550

08011634 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011634:	b480      	push	{r7}
 8011636:	b083      	sub	sp, #12
 8011638:	af00      	add	r7, sp, #0
 801163a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801163c:	4b06      	ldr	r3, [pc, #24]	@ (8011658 <vTaskInternalSetTimeOutState+0x24>)
 801163e:	681a      	ldr	r2, [r3, #0]
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011644:	4b05      	ldr	r3, [pc, #20]	@ (801165c <vTaskInternalSetTimeOutState+0x28>)
 8011646:	681a      	ldr	r2, [r3, #0]
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	605a      	str	r2, [r3, #4]
}
 801164c:	bf00      	nop
 801164e:	370c      	adds	r7, #12
 8011650:	46bd      	mov	sp, r7
 8011652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011656:	4770      	bx	lr
 8011658:	2000b554 	.word	0x2000b554
 801165c:	2000b540 	.word	0x2000b540

08011660 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011660:	b580      	push	{r7, lr}
 8011662:	b088      	sub	sp, #32
 8011664:	af00      	add	r7, sp, #0
 8011666:	6078      	str	r0, [r7, #4]
 8011668:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	2b00      	cmp	r3, #0
 801166e:	d10d      	bne.n	801168c <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8011670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011674:	b672      	cpsid	i
 8011676:	f383 8811 	msr	BASEPRI, r3
 801167a:	f3bf 8f6f 	isb	sy
 801167e:	f3bf 8f4f 	dsb	sy
 8011682:	b662      	cpsie	i
 8011684:	613b      	str	r3, [r7, #16]
}
 8011686:	bf00      	nop
 8011688:	bf00      	nop
 801168a:	e7fd      	b.n	8011688 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 801168c:	683b      	ldr	r3, [r7, #0]
 801168e:	2b00      	cmp	r3, #0
 8011690:	d10d      	bne.n	80116ae <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8011692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011696:	b672      	cpsid	i
 8011698:	f383 8811 	msr	BASEPRI, r3
 801169c:	f3bf 8f6f 	isb	sy
 80116a0:	f3bf 8f4f 	dsb	sy
 80116a4:	b662      	cpsie	i
 80116a6:	60fb      	str	r3, [r7, #12]
}
 80116a8:	bf00      	nop
 80116aa:	bf00      	nop
 80116ac:	e7fd      	b.n	80116aa <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 80116ae:	f001 f8ad 	bl	801280c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80116b2:	4b1d      	ldr	r3, [pc, #116]	@ (8011728 <xTaskCheckForTimeOut+0xc8>)
 80116b4:	681b      	ldr	r3, [r3, #0]
 80116b6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	685b      	ldr	r3, [r3, #4]
 80116bc:	69ba      	ldr	r2, [r7, #24]
 80116be:	1ad3      	subs	r3, r2, r3
 80116c0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80116c2:	683b      	ldr	r3, [r7, #0]
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80116ca:	d102      	bne.n	80116d2 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80116cc:	2300      	movs	r3, #0
 80116ce:	61fb      	str	r3, [r7, #28]
 80116d0:	e023      	b.n	801171a <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	681a      	ldr	r2, [r3, #0]
 80116d6:	4b15      	ldr	r3, [pc, #84]	@ (801172c <xTaskCheckForTimeOut+0xcc>)
 80116d8:	681b      	ldr	r3, [r3, #0]
 80116da:	429a      	cmp	r2, r3
 80116dc:	d007      	beq.n	80116ee <xTaskCheckForTimeOut+0x8e>
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	685b      	ldr	r3, [r3, #4]
 80116e2:	69ba      	ldr	r2, [r7, #24]
 80116e4:	429a      	cmp	r2, r3
 80116e6:	d302      	bcc.n	80116ee <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80116e8:	2301      	movs	r3, #1
 80116ea:	61fb      	str	r3, [r7, #28]
 80116ec:	e015      	b.n	801171a <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80116ee:	683b      	ldr	r3, [r7, #0]
 80116f0:	681b      	ldr	r3, [r3, #0]
 80116f2:	697a      	ldr	r2, [r7, #20]
 80116f4:	429a      	cmp	r2, r3
 80116f6:	d20b      	bcs.n	8011710 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80116f8:	683b      	ldr	r3, [r7, #0]
 80116fa:	681a      	ldr	r2, [r3, #0]
 80116fc:	697b      	ldr	r3, [r7, #20]
 80116fe:	1ad2      	subs	r2, r2, r3
 8011700:	683b      	ldr	r3, [r7, #0]
 8011702:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011704:	6878      	ldr	r0, [r7, #4]
 8011706:	f7ff ff95 	bl	8011634 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801170a:	2300      	movs	r3, #0
 801170c:	61fb      	str	r3, [r7, #28]
 801170e:	e004      	b.n	801171a <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8011710:	683b      	ldr	r3, [r7, #0]
 8011712:	2200      	movs	r2, #0
 8011714:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011716:	2301      	movs	r3, #1
 8011718:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801171a:	f001 f8ad 	bl	8012878 <vPortExitCritical>

	return xReturn;
 801171e:	69fb      	ldr	r3, [r7, #28]
}
 8011720:	4618      	mov	r0, r3
 8011722:	3720      	adds	r7, #32
 8011724:	46bd      	mov	sp, r7
 8011726:	bd80      	pop	{r7, pc}
 8011728:	2000b540 	.word	0x2000b540
 801172c:	2000b554 	.word	0x2000b554

08011730 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011730:	b480      	push	{r7}
 8011732:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011734:	4b03      	ldr	r3, [pc, #12]	@ (8011744 <vTaskMissedYield+0x14>)
 8011736:	2201      	movs	r2, #1
 8011738:	601a      	str	r2, [r3, #0]
}
 801173a:	bf00      	nop
 801173c:	46bd      	mov	sp, r7
 801173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011742:	4770      	bx	lr
 8011744:	2000b550 	.word	0x2000b550

08011748 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011748:	b580      	push	{r7, lr}
 801174a:	b082      	sub	sp, #8
 801174c:	af00      	add	r7, sp, #0
 801174e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011750:	f000 f852 	bl	80117f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011754:	4b06      	ldr	r3, [pc, #24]	@ (8011770 <prvIdleTask+0x28>)
 8011756:	681b      	ldr	r3, [r3, #0]
 8011758:	2b01      	cmp	r3, #1
 801175a:	d9f9      	bls.n	8011750 <prvIdleTask+0x8>
			{
				taskYIELD();
 801175c:	4b05      	ldr	r3, [pc, #20]	@ (8011774 <prvIdleTask+0x2c>)
 801175e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011762:	601a      	str	r2, [r3, #0]
 8011764:	f3bf 8f4f 	dsb	sy
 8011768:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801176c:	e7f0      	b.n	8011750 <prvIdleTask+0x8>
 801176e:	bf00      	nop
 8011770:	2000b06c 	.word	0x2000b06c
 8011774:	e000ed04 	.word	0xe000ed04

08011778 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011778:	b580      	push	{r7, lr}
 801177a:	b082      	sub	sp, #8
 801177c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801177e:	2300      	movs	r3, #0
 8011780:	607b      	str	r3, [r7, #4]
 8011782:	e00c      	b.n	801179e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011784:	687a      	ldr	r2, [r7, #4]
 8011786:	4613      	mov	r3, r2
 8011788:	009b      	lsls	r3, r3, #2
 801178a:	4413      	add	r3, r2
 801178c:	009b      	lsls	r3, r3, #2
 801178e:	4a12      	ldr	r2, [pc, #72]	@ (80117d8 <prvInitialiseTaskLists+0x60>)
 8011790:	4413      	add	r3, r2
 8011792:	4618      	mov	r0, r3
 8011794:	f7fe f824 	bl	800f7e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	3301      	adds	r3, #1
 801179c:	607b      	str	r3, [r7, #4]
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	2b37      	cmp	r3, #55	@ 0x37
 80117a2:	d9ef      	bls.n	8011784 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80117a4:	480d      	ldr	r0, [pc, #52]	@ (80117dc <prvInitialiseTaskLists+0x64>)
 80117a6:	f7fe f81b 	bl	800f7e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80117aa:	480d      	ldr	r0, [pc, #52]	@ (80117e0 <prvInitialiseTaskLists+0x68>)
 80117ac:	f7fe f818 	bl	800f7e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80117b0:	480c      	ldr	r0, [pc, #48]	@ (80117e4 <prvInitialiseTaskLists+0x6c>)
 80117b2:	f7fe f815 	bl	800f7e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80117b6:	480c      	ldr	r0, [pc, #48]	@ (80117e8 <prvInitialiseTaskLists+0x70>)
 80117b8:	f7fe f812 	bl	800f7e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80117bc:	480b      	ldr	r0, [pc, #44]	@ (80117ec <prvInitialiseTaskLists+0x74>)
 80117be:	f7fe f80f 	bl	800f7e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80117c2:	4b0b      	ldr	r3, [pc, #44]	@ (80117f0 <prvInitialiseTaskLists+0x78>)
 80117c4:	4a05      	ldr	r2, [pc, #20]	@ (80117dc <prvInitialiseTaskLists+0x64>)
 80117c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80117c8:	4b0a      	ldr	r3, [pc, #40]	@ (80117f4 <prvInitialiseTaskLists+0x7c>)
 80117ca:	4a05      	ldr	r2, [pc, #20]	@ (80117e0 <prvInitialiseTaskLists+0x68>)
 80117cc:	601a      	str	r2, [r3, #0]
}
 80117ce:	bf00      	nop
 80117d0:	3708      	adds	r7, #8
 80117d2:	46bd      	mov	sp, r7
 80117d4:	bd80      	pop	{r7, pc}
 80117d6:	bf00      	nop
 80117d8:	2000b06c 	.word	0x2000b06c
 80117dc:	2000b4cc 	.word	0x2000b4cc
 80117e0:	2000b4e0 	.word	0x2000b4e0
 80117e4:	2000b4fc 	.word	0x2000b4fc
 80117e8:	2000b510 	.word	0x2000b510
 80117ec:	2000b528 	.word	0x2000b528
 80117f0:	2000b4f4 	.word	0x2000b4f4
 80117f4:	2000b4f8 	.word	0x2000b4f8

080117f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80117f8:	b580      	push	{r7, lr}
 80117fa:	b082      	sub	sp, #8
 80117fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80117fe:	e019      	b.n	8011834 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011800:	f001 f804 	bl	801280c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011804:	4b10      	ldr	r3, [pc, #64]	@ (8011848 <prvCheckTasksWaitingTermination+0x50>)
 8011806:	68db      	ldr	r3, [r3, #12]
 8011808:	68db      	ldr	r3, [r3, #12]
 801180a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	3304      	adds	r3, #4
 8011810:	4618      	mov	r0, r3
 8011812:	f7fe f86f 	bl	800f8f4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011816:	4b0d      	ldr	r3, [pc, #52]	@ (801184c <prvCheckTasksWaitingTermination+0x54>)
 8011818:	681b      	ldr	r3, [r3, #0]
 801181a:	3b01      	subs	r3, #1
 801181c:	4a0b      	ldr	r2, [pc, #44]	@ (801184c <prvCheckTasksWaitingTermination+0x54>)
 801181e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011820:	4b0b      	ldr	r3, [pc, #44]	@ (8011850 <prvCheckTasksWaitingTermination+0x58>)
 8011822:	681b      	ldr	r3, [r3, #0]
 8011824:	3b01      	subs	r3, #1
 8011826:	4a0a      	ldr	r2, [pc, #40]	@ (8011850 <prvCheckTasksWaitingTermination+0x58>)
 8011828:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801182a:	f001 f825 	bl	8012878 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801182e:	6878      	ldr	r0, [r7, #4]
 8011830:	f000 f810 	bl	8011854 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011834:	4b06      	ldr	r3, [pc, #24]	@ (8011850 <prvCheckTasksWaitingTermination+0x58>)
 8011836:	681b      	ldr	r3, [r3, #0]
 8011838:	2b00      	cmp	r3, #0
 801183a:	d1e1      	bne.n	8011800 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801183c:	bf00      	nop
 801183e:	bf00      	nop
 8011840:	3708      	adds	r7, #8
 8011842:	46bd      	mov	sp, r7
 8011844:	bd80      	pop	{r7, pc}
 8011846:	bf00      	nop
 8011848:	2000b510 	.word	0x2000b510
 801184c:	2000b53c 	.word	0x2000b53c
 8011850:	2000b524 	.word	0x2000b524

08011854 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011854:	b580      	push	{r7, lr}
 8011856:	b084      	sub	sp, #16
 8011858:	af00      	add	r7, sp, #0
 801185a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	3354      	adds	r3, #84	@ 0x54
 8011860:	4618      	mov	r0, r3
 8011862:	f00c fe6f 	bl	801e544 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801186c:	2b00      	cmp	r3, #0
 801186e:	d108      	bne.n	8011882 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011874:	4618      	mov	r0, r3
 8011876:	f001 f9c5 	bl	8012c04 <vPortFree>
				vPortFree( pxTCB );
 801187a:	6878      	ldr	r0, [r7, #4]
 801187c:	f001 f9c2 	bl	8012c04 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011880:	e01b      	b.n	80118ba <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8011888:	2b01      	cmp	r3, #1
 801188a:	d103      	bne.n	8011894 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 801188c:	6878      	ldr	r0, [r7, #4]
 801188e:	f001 f9b9 	bl	8012c04 <vPortFree>
	}
 8011892:	e012      	b.n	80118ba <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801189a:	2b02      	cmp	r3, #2
 801189c:	d00d      	beq.n	80118ba <prvDeleteTCB+0x66>
	__asm volatile
 801189e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118a2:	b672      	cpsid	i
 80118a4:	f383 8811 	msr	BASEPRI, r3
 80118a8:	f3bf 8f6f 	isb	sy
 80118ac:	f3bf 8f4f 	dsb	sy
 80118b0:	b662      	cpsie	i
 80118b2:	60fb      	str	r3, [r7, #12]
}
 80118b4:	bf00      	nop
 80118b6:	bf00      	nop
 80118b8:	e7fd      	b.n	80118b6 <prvDeleteTCB+0x62>
	}
 80118ba:	bf00      	nop
 80118bc:	3710      	adds	r7, #16
 80118be:	46bd      	mov	sp, r7
 80118c0:	bd80      	pop	{r7, pc}
	...

080118c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80118c4:	b480      	push	{r7}
 80118c6:	b083      	sub	sp, #12
 80118c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80118ca:	4b0c      	ldr	r3, [pc, #48]	@ (80118fc <prvResetNextTaskUnblockTime+0x38>)
 80118cc:	681b      	ldr	r3, [r3, #0]
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d104      	bne.n	80118de <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80118d4:	4b0a      	ldr	r3, [pc, #40]	@ (8011900 <prvResetNextTaskUnblockTime+0x3c>)
 80118d6:	f04f 32ff 	mov.w	r2, #4294967295
 80118da:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80118dc:	e008      	b.n	80118f0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80118de:	4b07      	ldr	r3, [pc, #28]	@ (80118fc <prvResetNextTaskUnblockTime+0x38>)
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	68db      	ldr	r3, [r3, #12]
 80118e4:	68db      	ldr	r3, [r3, #12]
 80118e6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	685b      	ldr	r3, [r3, #4]
 80118ec:	4a04      	ldr	r2, [pc, #16]	@ (8011900 <prvResetNextTaskUnblockTime+0x3c>)
 80118ee:	6013      	str	r3, [r2, #0]
}
 80118f0:	bf00      	nop
 80118f2:	370c      	adds	r7, #12
 80118f4:	46bd      	mov	sp, r7
 80118f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118fa:	4770      	bx	lr
 80118fc:	2000b4f4 	.word	0x2000b4f4
 8011900:	2000b55c 	.word	0x2000b55c

08011904 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8011904:	b480      	push	{r7}
 8011906:	b083      	sub	sp, #12
 8011908:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 801190a:	4b05      	ldr	r3, [pc, #20]	@ (8011920 <xTaskGetCurrentTaskHandle+0x1c>)
 801190c:	681b      	ldr	r3, [r3, #0]
 801190e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8011910:	687b      	ldr	r3, [r7, #4]
	}
 8011912:	4618      	mov	r0, r3
 8011914:	370c      	adds	r7, #12
 8011916:	46bd      	mov	sp, r7
 8011918:	f85d 7b04 	ldr.w	r7, [sp], #4
 801191c:	4770      	bx	lr
 801191e:	bf00      	nop
 8011920:	2000b068 	.word	0x2000b068

08011924 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011924:	b480      	push	{r7}
 8011926:	b083      	sub	sp, #12
 8011928:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801192a:	4b0b      	ldr	r3, [pc, #44]	@ (8011958 <xTaskGetSchedulerState+0x34>)
 801192c:	681b      	ldr	r3, [r3, #0]
 801192e:	2b00      	cmp	r3, #0
 8011930:	d102      	bne.n	8011938 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8011932:	2301      	movs	r3, #1
 8011934:	607b      	str	r3, [r7, #4]
 8011936:	e008      	b.n	801194a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011938:	4b08      	ldr	r3, [pc, #32]	@ (801195c <xTaskGetSchedulerState+0x38>)
 801193a:	681b      	ldr	r3, [r3, #0]
 801193c:	2b00      	cmp	r3, #0
 801193e:	d102      	bne.n	8011946 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011940:	2302      	movs	r3, #2
 8011942:	607b      	str	r3, [r7, #4]
 8011944:	e001      	b.n	801194a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011946:	2300      	movs	r3, #0
 8011948:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801194a:	687b      	ldr	r3, [r7, #4]
	}
 801194c:	4618      	mov	r0, r3
 801194e:	370c      	adds	r7, #12
 8011950:	46bd      	mov	sp, r7
 8011952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011956:	4770      	bx	lr
 8011958:	2000b548 	.word	0x2000b548
 801195c:	2000b564 	.word	0x2000b564

08011960 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8011960:	b580      	push	{r7, lr}
 8011962:	b084      	sub	sp, #16
 8011964:	af00      	add	r7, sp, #0
 8011966:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801196c:	2300      	movs	r3, #0
 801196e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	2b00      	cmp	r3, #0
 8011974:	d051      	beq.n	8011a1a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8011976:	68bb      	ldr	r3, [r7, #8]
 8011978:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801197a:	4b2a      	ldr	r3, [pc, #168]	@ (8011a24 <xTaskPriorityInherit+0xc4>)
 801197c:	681b      	ldr	r3, [r3, #0]
 801197e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011980:	429a      	cmp	r2, r3
 8011982:	d241      	bcs.n	8011a08 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011984:	68bb      	ldr	r3, [r7, #8]
 8011986:	699b      	ldr	r3, [r3, #24]
 8011988:	2b00      	cmp	r3, #0
 801198a:	db06      	blt.n	801199a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801198c:	4b25      	ldr	r3, [pc, #148]	@ (8011a24 <xTaskPriorityInherit+0xc4>)
 801198e:	681b      	ldr	r3, [r3, #0]
 8011990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011992:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8011996:	68bb      	ldr	r3, [r7, #8]
 8011998:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801199a:	68bb      	ldr	r3, [r7, #8]
 801199c:	6959      	ldr	r1, [r3, #20]
 801199e:	68bb      	ldr	r3, [r7, #8]
 80119a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80119a2:	4613      	mov	r3, r2
 80119a4:	009b      	lsls	r3, r3, #2
 80119a6:	4413      	add	r3, r2
 80119a8:	009b      	lsls	r3, r3, #2
 80119aa:	4a1f      	ldr	r2, [pc, #124]	@ (8011a28 <xTaskPriorityInherit+0xc8>)
 80119ac:	4413      	add	r3, r2
 80119ae:	4299      	cmp	r1, r3
 80119b0:	d122      	bne.n	80119f8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80119b2:	68bb      	ldr	r3, [r7, #8]
 80119b4:	3304      	adds	r3, #4
 80119b6:	4618      	mov	r0, r3
 80119b8:	f7fd ff9c 	bl	800f8f4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80119bc:	4b19      	ldr	r3, [pc, #100]	@ (8011a24 <xTaskPriorityInherit+0xc4>)
 80119be:	681b      	ldr	r3, [r3, #0]
 80119c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80119c2:	68bb      	ldr	r3, [r7, #8]
 80119c4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80119c6:	68bb      	ldr	r3, [r7, #8]
 80119c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80119ca:	4b18      	ldr	r3, [pc, #96]	@ (8011a2c <xTaskPriorityInherit+0xcc>)
 80119cc:	681b      	ldr	r3, [r3, #0]
 80119ce:	429a      	cmp	r2, r3
 80119d0:	d903      	bls.n	80119da <xTaskPriorityInherit+0x7a>
 80119d2:	68bb      	ldr	r3, [r7, #8]
 80119d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80119d6:	4a15      	ldr	r2, [pc, #84]	@ (8011a2c <xTaskPriorityInherit+0xcc>)
 80119d8:	6013      	str	r3, [r2, #0]
 80119da:	68bb      	ldr	r3, [r7, #8]
 80119dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80119de:	4613      	mov	r3, r2
 80119e0:	009b      	lsls	r3, r3, #2
 80119e2:	4413      	add	r3, r2
 80119e4:	009b      	lsls	r3, r3, #2
 80119e6:	4a10      	ldr	r2, [pc, #64]	@ (8011a28 <xTaskPriorityInherit+0xc8>)
 80119e8:	441a      	add	r2, r3
 80119ea:	68bb      	ldr	r3, [r7, #8]
 80119ec:	3304      	adds	r3, #4
 80119ee:	4619      	mov	r1, r3
 80119f0:	4610      	mov	r0, r2
 80119f2:	f7fd ff22 	bl	800f83a <vListInsertEnd>
 80119f6:	e004      	b.n	8011a02 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80119f8:	4b0a      	ldr	r3, [pc, #40]	@ (8011a24 <xTaskPriorityInherit+0xc4>)
 80119fa:	681b      	ldr	r3, [r3, #0]
 80119fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80119fe:	68bb      	ldr	r3, [r7, #8]
 8011a00:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8011a02:	2301      	movs	r3, #1
 8011a04:	60fb      	str	r3, [r7, #12]
 8011a06:	e008      	b.n	8011a1a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8011a08:	68bb      	ldr	r3, [r7, #8]
 8011a0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011a0c:	4b05      	ldr	r3, [pc, #20]	@ (8011a24 <xTaskPriorityInherit+0xc4>)
 8011a0e:	681b      	ldr	r3, [r3, #0]
 8011a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a12:	429a      	cmp	r2, r3
 8011a14:	d201      	bcs.n	8011a1a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8011a16:	2301      	movs	r3, #1
 8011a18:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011a1a:	68fb      	ldr	r3, [r7, #12]
	}
 8011a1c:	4618      	mov	r0, r3
 8011a1e:	3710      	adds	r7, #16
 8011a20:	46bd      	mov	sp, r7
 8011a22:	bd80      	pop	{r7, pc}
 8011a24:	2000b068 	.word	0x2000b068
 8011a28:	2000b06c 	.word	0x2000b06c
 8011a2c:	2000b544 	.word	0x2000b544

08011a30 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011a30:	b580      	push	{r7, lr}
 8011a32:	b086      	sub	sp, #24
 8011a34:	af00      	add	r7, sp, #0
 8011a36:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011a38:	687b      	ldr	r3, [r7, #4]
 8011a3a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011a3c:	2300      	movs	r3, #0
 8011a3e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	2b00      	cmp	r3, #0
 8011a44:	d05c      	beq.n	8011b00 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8011a46:	4b31      	ldr	r3, [pc, #196]	@ (8011b0c <xTaskPriorityDisinherit+0xdc>)
 8011a48:	681b      	ldr	r3, [r3, #0]
 8011a4a:	693a      	ldr	r2, [r7, #16]
 8011a4c:	429a      	cmp	r2, r3
 8011a4e:	d00d      	beq.n	8011a6c <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8011a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a54:	b672      	cpsid	i
 8011a56:	f383 8811 	msr	BASEPRI, r3
 8011a5a:	f3bf 8f6f 	isb	sy
 8011a5e:	f3bf 8f4f 	dsb	sy
 8011a62:	b662      	cpsie	i
 8011a64:	60fb      	str	r3, [r7, #12]
}
 8011a66:	bf00      	nop
 8011a68:	bf00      	nop
 8011a6a:	e7fd      	b.n	8011a68 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8011a6c:	693b      	ldr	r3, [r7, #16]
 8011a6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	d10d      	bne.n	8011a90 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8011a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a78:	b672      	cpsid	i
 8011a7a:	f383 8811 	msr	BASEPRI, r3
 8011a7e:	f3bf 8f6f 	isb	sy
 8011a82:	f3bf 8f4f 	dsb	sy
 8011a86:	b662      	cpsie	i
 8011a88:	60bb      	str	r3, [r7, #8]
}
 8011a8a:	bf00      	nop
 8011a8c:	bf00      	nop
 8011a8e:	e7fd      	b.n	8011a8c <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8011a90:	693b      	ldr	r3, [r7, #16]
 8011a92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011a94:	1e5a      	subs	r2, r3, #1
 8011a96:	693b      	ldr	r3, [r7, #16]
 8011a98:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011a9a:	693b      	ldr	r3, [r7, #16]
 8011a9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a9e:	693b      	ldr	r3, [r7, #16]
 8011aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011aa2:	429a      	cmp	r2, r3
 8011aa4:	d02c      	beq.n	8011b00 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8011aa6:	693b      	ldr	r3, [r7, #16]
 8011aa8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011aaa:	2b00      	cmp	r3, #0
 8011aac:	d128      	bne.n	8011b00 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011aae:	693b      	ldr	r3, [r7, #16]
 8011ab0:	3304      	adds	r3, #4
 8011ab2:	4618      	mov	r0, r3
 8011ab4:	f7fd ff1e 	bl	800f8f4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011ab8:	693b      	ldr	r3, [r7, #16]
 8011aba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011abc:	693b      	ldr	r3, [r7, #16]
 8011abe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011ac0:	693b      	ldr	r3, [r7, #16]
 8011ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ac4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8011ac8:	693b      	ldr	r3, [r7, #16]
 8011aca:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8011acc:	693b      	ldr	r3, [r7, #16]
 8011ace:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ad0:	4b0f      	ldr	r3, [pc, #60]	@ (8011b10 <xTaskPriorityDisinherit+0xe0>)
 8011ad2:	681b      	ldr	r3, [r3, #0]
 8011ad4:	429a      	cmp	r2, r3
 8011ad6:	d903      	bls.n	8011ae0 <xTaskPriorityDisinherit+0xb0>
 8011ad8:	693b      	ldr	r3, [r7, #16]
 8011ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011adc:	4a0c      	ldr	r2, [pc, #48]	@ (8011b10 <xTaskPriorityDisinherit+0xe0>)
 8011ade:	6013      	str	r3, [r2, #0]
 8011ae0:	693b      	ldr	r3, [r7, #16]
 8011ae2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ae4:	4613      	mov	r3, r2
 8011ae6:	009b      	lsls	r3, r3, #2
 8011ae8:	4413      	add	r3, r2
 8011aea:	009b      	lsls	r3, r3, #2
 8011aec:	4a09      	ldr	r2, [pc, #36]	@ (8011b14 <xTaskPriorityDisinherit+0xe4>)
 8011aee:	441a      	add	r2, r3
 8011af0:	693b      	ldr	r3, [r7, #16]
 8011af2:	3304      	adds	r3, #4
 8011af4:	4619      	mov	r1, r3
 8011af6:	4610      	mov	r0, r2
 8011af8:	f7fd fe9f 	bl	800f83a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8011afc:	2301      	movs	r3, #1
 8011afe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011b00:	697b      	ldr	r3, [r7, #20]
	}
 8011b02:	4618      	mov	r0, r3
 8011b04:	3718      	adds	r7, #24
 8011b06:	46bd      	mov	sp, r7
 8011b08:	bd80      	pop	{r7, pc}
 8011b0a:	bf00      	nop
 8011b0c:	2000b068 	.word	0x2000b068
 8011b10:	2000b544 	.word	0x2000b544
 8011b14:	2000b06c 	.word	0x2000b06c

08011b18 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8011b18:	b580      	push	{r7, lr}
 8011b1a:	b088      	sub	sp, #32
 8011b1c:	af00      	add	r7, sp, #0
 8011b1e:	6078      	str	r0, [r7, #4]
 8011b20:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8011b26:	2301      	movs	r3, #1
 8011b28:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d070      	beq.n	8011c12 <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8011b30:	69bb      	ldr	r3, [r7, #24]
 8011b32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011b34:	2b00      	cmp	r3, #0
 8011b36:	d10d      	bne.n	8011b54 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 8011b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b3c:	b672      	cpsid	i
 8011b3e:	f383 8811 	msr	BASEPRI, r3
 8011b42:	f3bf 8f6f 	isb	sy
 8011b46:	f3bf 8f4f 	dsb	sy
 8011b4a:	b662      	cpsie	i
 8011b4c:	60fb      	str	r3, [r7, #12]
}
 8011b4e:	bf00      	nop
 8011b50:	bf00      	nop
 8011b52:	e7fd      	b.n	8011b50 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8011b54:	69bb      	ldr	r3, [r7, #24]
 8011b56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011b58:	683a      	ldr	r2, [r7, #0]
 8011b5a:	429a      	cmp	r2, r3
 8011b5c:	d902      	bls.n	8011b64 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8011b5e:	683b      	ldr	r3, [r7, #0]
 8011b60:	61fb      	str	r3, [r7, #28]
 8011b62:	e002      	b.n	8011b6a <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8011b64:	69bb      	ldr	r3, [r7, #24]
 8011b66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011b68:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8011b6a:	69bb      	ldr	r3, [r7, #24]
 8011b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b6e:	69fa      	ldr	r2, [r7, #28]
 8011b70:	429a      	cmp	r2, r3
 8011b72:	d04e      	beq.n	8011c12 <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8011b74:	69bb      	ldr	r3, [r7, #24]
 8011b76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011b78:	697a      	ldr	r2, [r7, #20]
 8011b7a:	429a      	cmp	r2, r3
 8011b7c:	d149      	bne.n	8011c12 <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8011b7e:	4b27      	ldr	r3, [pc, #156]	@ (8011c1c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	69ba      	ldr	r2, [r7, #24]
 8011b84:	429a      	cmp	r2, r3
 8011b86:	d10d      	bne.n	8011ba4 <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 8011b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b8c:	b672      	cpsid	i
 8011b8e:	f383 8811 	msr	BASEPRI, r3
 8011b92:	f3bf 8f6f 	isb	sy
 8011b96:	f3bf 8f4f 	dsb	sy
 8011b9a:	b662      	cpsie	i
 8011b9c:	60bb      	str	r3, [r7, #8]
}
 8011b9e:	bf00      	nop
 8011ba0:	bf00      	nop
 8011ba2:	e7fd      	b.n	8011ba0 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8011ba4:	69bb      	ldr	r3, [r7, #24]
 8011ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ba8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8011baa:	69bb      	ldr	r3, [r7, #24]
 8011bac:	69fa      	ldr	r2, [r7, #28]
 8011bae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011bb0:	69bb      	ldr	r3, [r7, #24]
 8011bb2:	699b      	ldr	r3, [r3, #24]
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	db04      	blt.n	8011bc2 <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011bb8:	69fb      	ldr	r3, [r7, #28]
 8011bba:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8011bbe:	69bb      	ldr	r3, [r7, #24]
 8011bc0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8011bc2:	69bb      	ldr	r3, [r7, #24]
 8011bc4:	6959      	ldr	r1, [r3, #20]
 8011bc6:	693a      	ldr	r2, [r7, #16]
 8011bc8:	4613      	mov	r3, r2
 8011bca:	009b      	lsls	r3, r3, #2
 8011bcc:	4413      	add	r3, r2
 8011bce:	009b      	lsls	r3, r3, #2
 8011bd0:	4a13      	ldr	r2, [pc, #76]	@ (8011c20 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8011bd2:	4413      	add	r3, r2
 8011bd4:	4299      	cmp	r1, r3
 8011bd6:	d11c      	bne.n	8011c12 <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011bd8:	69bb      	ldr	r3, [r7, #24]
 8011bda:	3304      	adds	r3, #4
 8011bdc:	4618      	mov	r0, r3
 8011bde:	f7fd fe89 	bl	800f8f4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8011be2:	69bb      	ldr	r3, [r7, #24]
 8011be4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011be6:	4b0f      	ldr	r3, [pc, #60]	@ (8011c24 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8011be8:	681b      	ldr	r3, [r3, #0]
 8011bea:	429a      	cmp	r2, r3
 8011bec:	d903      	bls.n	8011bf6 <vTaskPriorityDisinheritAfterTimeout+0xde>
 8011bee:	69bb      	ldr	r3, [r7, #24]
 8011bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011bf2:	4a0c      	ldr	r2, [pc, #48]	@ (8011c24 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8011bf4:	6013      	str	r3, [r2, #0]
 8011bf6:	69bb      	ldr	r3, [r7, #24]
 8011bf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011bfa:	4613      	mov	r3, r2
 8011bfc:	009b      	lsls	r3, r3, #2
 8011bfe:	4413      	add	r3, r2
 8011c00:	009b      	lsls	r3, r3, #2
 8011c02:	4a07      	ldr	r2, [pc, #28]	@ (8011c20 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8011c04:	441a      	add	r2, r3
 8011c06:	69bb      	ldr	r3, [r7, #24]
 8011c08:	3304      	adds	r3, #4
 8011c0a:	4619      	mov	r1, r3
 8011c0c:	4610      	mov	r0, r2
 8011c0e:	f7fd fe14 	bl	800f83a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011c12:	bf00      	nop
 8011c14:	3720      	adds	r7, #32
 8011c16:	46bd      	mov	sp, r7
 8011c18:	bd80      	pop	{r7, pc}
 8011c1a:	bf00      	nop
 8011c1c:	2000b068 	.word	0x2000b068
 8011c20:	2000b06c 	.word	0x2000b06c
 8011c24:	2000b544 	.word	0x2000b544

08011c28 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8011c28:	b480      	push	{r7}
 8011c2a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011c2c:	4b07      	ldr	r3, [pc, #28]	@ (8011c4c <pvTaskIncrementMutexHeldCount+0x24>)
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	2b00      	cmp	r3, #0
 8011c32:	d004      	beq.n	8011c3e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011c34:	4b05      	ldr	r3, [pc, #20]	@ (8011c4c <pvTaskIncrementMutexHeldCount+0x24>)
 8011c36:	681b      	ldr	r3, [r3, #0]
 8011c38:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011c3a:	3201      	adds	r2, #1
 8011c3c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8011c3e:	4b03      	ldr	r3, [pc, #12]	@ (8011c4c <pvTaskIncrementMutexHeldCount+0x24>)
 8011c40:	681b      	ldr	r3, [r3, #0]
	}
 8011c42:	4618      	mov	r0, r3
 8011c44:	46bd      	mov	sp, r7
 8011c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c4a:	4770      	bx	lr
 8011c4c:	2000b068 	.word	0x2000b068

08011c50 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8011c50:	b580      	push	{r7, lr}
 8011c52:	b084      	sub	sp, #16
 8011c54:	af00      	add	r7, sp, #0
 8011c56:	6078      	str	r0, [r7, #4]
 8011c58:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8011c5a:	f000 fdd7 	bl	801280c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8011c5e:	4b20      	ldr	r3, [pc, #128]	@ (8011ce0 <ulTaskNotifyTake+0x90>)
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8011c66:	2b00      	cmp	r3, #0
 8011c68:	d113      	bne.n	8011c92 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8011c6a:	4b1d      	ldr	r3, [pc, #116]	@ (8011ce0 <ulTaskNotifyTake+0x90>)
 8011c6c:	681b      	ldr	r3, [r3, #0]
 8011c6e:	2201      	movs	r2, #1
 8011c70:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8011c74:	683b      	ldr	r3, [r7, #0]
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d00b      	beq.n	8011c92 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011c7a:	2101      	movs	r1, #1
 8011c7c:	6838      	ldr	r0, [r7, #0]
 8011c7e:	f000 f8fb 	bl	8011e78 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8011c82:	4b18      	ldr	r3, [pc, #96]	@ (8011ce4 <ulTaskNotifyTake+0x94>)
 8011c84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011c88:	601a      	str	r2, [r3, #0]
 8011c8a:	f3bf 8f4f 	dsb	sy
 8011c8e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8011c92:	f000 fdf1 	bl	8012878 <vPortExitCritical>

		taskENTER_CRITICAL();
 8011c96:	f000 fdb9 	bl	801280c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8011c9a:	4b11      	ldr	r3, [pc, #68]	@ (8011ce0 <ulTaskNotifyTake+0x90>)
 8011c9c:	681b      	ldr	r3, [r3, #0]
 8011c9e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8011ca2:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8011ca4:	68fb      	ldr	r3, [r7, #12]
 8011ca6:	2b00      	cmp	r3, #0
 8011ca8:	d00e      	beq.n	8011cc8 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	d005      	beq.n	8011cbc <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8011cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8011ce0 <ulTaskNotifyTake+0x90>)
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	2200      	movs	r2, #0
 8011cb6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8011cba:	e005      	b.n	8011cc8 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8011cbc:	4b08      	ldr	r3, [pc, #32]	@ (8011ce0 <ulTaskNotifyTake+0x90>)
 8011cbe:	681b      	ldr	r3, [r3, #0]
 8011cc0:	68fa      	ldr	r2, [r7, #12]
 8011cc2:	3a01      	subs	r2, #1
 8011cc4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011cc8:	4b05      	ldr	r3, [pc, #20]	@ (8011ce0 <ulTaskNotifyTake+0x90>)
 8011cca:	681b      	ldr	r3, [r3, #0]
 8011ccc:	2200      	movs	r2, #0
 8011cce:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8011cd2:	f000 fdd1 	bl	8012878 <vPortExitCritical>

		return ulReturn;
 8011cd6:	68fb      	ldr	r3, [r7, #12]
	}
 8011cd8:	4618      	mov	r0, r3
 8011cda:	3710      	adds	r7, #16
 8011cdc:	46bd      	mov	sp, r7
 8011cde:	bd80      	pop	{r7, pc}
 8011ce0:	2000b068 	.word	0x2000b068
 8011ce4:	e000ed04 	.word	0xe000ed04

08011ce8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8011ce8:	b580      	push	{r7, lr}
 8011cea:	b08a      	sub	sp, #40	@ 0x28
 8011cec:	af00      	add	r7, sp, #0
 8011cee:	60f8      	str	r0, [r7, #12]
 8011cf0:	60b9      	str	r1, [r7, #8]
 8011cf2:	603b      	str	r3, [r7, #0]
 8011cf4:	4613      	mov	r3, r2
 8011cf6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8011cf8:	2301      	movs	r3, #1
 8011cfa:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8011cfc:	68fb      	ldr	r3, [r7, #12]
 8011cfe:	2b00      	cmp	r3, #0
 8011d00:	d10d      	bne.n	8011d1e <xTaskGenericNotify+0x36>
	__asm volatile
 8011d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d06:	b672      	cpsid	i
 8011d08:	f383 8811 	msr	BASEPRI, r3
 8011d0c:	f3bf 8f6f 	isb	sy
 8011d10:	f3bf 8f4f 	dsb	sy
 8011d14:	b662      	cpsie	i
 8011d16:	61bb      	str	r3, [r7, #24]
}
 8011d18:	bf00      	nop
 8011d1a:	bf00      	nop
 8011d1c:	e7fd      	b.n	8011d1a <xTaskGenericNotify+0x32>
		pxTCB = xTaskToNotify;
 8011d1e:	68fb      	ldr	r3, [r7, #12]
 8011d20:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8011d22:	f000 fd73 	bl	801280c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8011d26:	683b      	ldr	r3, [r7, #0]
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	d004      	beq.n	8011d36 <xTaskGenericNotify+0x4e>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8011d2c:	6a3b      	ldr	r3, [r7, #32]
 8011d2e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8011d32:	683b      	ldr	r3, [r7, #0]
 8011d34:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8011d36:	6a3b      	ldr	r3, [r7, #32]
 8011d38:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8011d3c:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8011d3e:	6a3b      	ldr	r3, [r7, #32]
 8011d40:	2202      	movs	r2, #2
 8011d42:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8011d46:	79fb      	ldrb	r3, [r7, #7]
 8011d48:	2b04      	cmp	r3, #4
 8011d4a:	d82e      	bhi.n	8011daa <xTaskGenericNotify+0xc2>
 8011d4c:	a201      	add	r2, pc, #4	@ (adr r2, 8011d54 <xTaskGenericNotify+0x6c>)
 8011d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d52:	bf00      	nop
 8011d54:	08011dd3 	.word	0x08011dd3
 8011d58:	08011d69 	.word	0x08011d69
 8011d5c:	08011d7b 	.word	0x08011d7b
 8011d60:	08011d8b 	.word	0x08011d8b
 8011d64:	08011d95 	.word	0x08011d95
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8011d68:	6a3b      	ldr	r3, [r7, #32]
 8011d6a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8011d6e:	68bb      	ldr	r3, [r7, #8]
 8011d70:	431a      	orrs	r2, r3
 8011d72:	6a3b      	ldr	r3, [r7, #32]
 8011d74:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8011d78:	e02e      	b.n	8011dd8 <xTaskGenericNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8011d7a:	6a3b      	ldr	r3, [r7, #32]
 8011d7c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8011d80:	1c5a      	adds	r2, r3, #1
 8011d82:	6a3b      	ldr	r3, [r7, #32]
 8011d84:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8011d88:	e026      	b.n	8011dd8 <xTaskGenericNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8011d8a:	6a3b      	ldr	r3, [r7, #32]
 8011d8c:	68ba      	ldr	r2, [r7, #8]
 8011d8e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8011d92:	e021      	b.n	8011dd8 <xTaskGenericNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8011d94:	7ffb      	ldrb	r3, [r7, #31]
 8011d96:	2b02      	cmp	r3, #2
 8011d98:	d004      	beq.n	8011da4 <xTaskGenericNotify+0xbc>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8011d9a:	6a3b      	ldr	r3, [r7, #32]
 8011d9c:	68ba      	ldr	r2, [r7, #8]
 8011d9e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8011da2:	e019      	b.n	8011dd8 <xTaskGenericNotify+0xf0>
						xReturn = pdFAIL;
 8011da4:	2300      	movs	r3, #0
 8011da6:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8011da8:	e016      	b.n	8011dd8 <xTaskGenericNotify+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8011daa:	6a3b      	ldr	r3, [r7, #32]
 8011dac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8011db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011db4:	d00f      	beq.n	8011dd6 <xTaskGenericNotify+0xee>
	__asm volatile
 8011db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011dba:	b672      	cpsid	i
 8011dbc:	f383 8811 	msr	BASEPRI, r3
 8011dc0:	f3bf 8f6f 	isb	sy
 8011dc4:	f3bf 8f4f 	dsb	sy
 8011dc8:	b662      	cpsie	i
 8011dca:	617b      	str	r3, [r7, #20]
}
 8011dcc:	bf00      	nop
 8011dce:	bf00      	nop
 8011dd0:	e7fd      	b.n	8011dce <xTaskGenericNotify+0xe6>
					break;
 8011dd2:	bf00      	nop
 8011dd4:	e000      	b.n	8011dd8 <xTaskGenericNotify+0xf0>

					break;
 8011dd6:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8011dd8:	7ffb      	ldrb	r3, [r7, #31]
 8011dda:	2b01      	cmp	r3, #1
 8011ddc:	d13d      	bne.n	8011e5a <xTaskGenericNotify+0x172>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011dde:	6a3b      	ldr	r3, [r7, #32]
 8011de0:	3304      	adds	r3, #4
 8011de2:	4618      	mov	r0, r3
 8011de4:	f7fd fd86 	bl	800f8f4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8011de8:	6a3b      	ldr	r3, [r7, #32]
 8011dea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011dec:	4b1e      	ldr	r3, [pc, #120]	@ (8011e68 <xTaskGenericNotify+0x180>)
 8011dee:	681b      	ldr	r3, [r3, #0]
 8011df0:	429a      	cmp	r2, r3
 8011df2:	d903      	bls.n	8011dfc <xTaskGenericNotify+0x114>
 8011df4:	6a3b      	ldr	r3, [r7, #32]
 8011df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011df8:	4a1b      	ldr	r2, [pc, #108]	@ (8011e68 <xTaskGenericNotify+0x180>)
 8011dfa:	6013      	str	r3, [r2, #0]
 8011dfc:	6a3b      	ldr	r3, [r7, #32]
 8011dfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011e00:	4613      	mov	r3, r2
 8011e02:	009b      	lsls	r3, r3, #2
 8011e04:	4413      	add	r3, r2
 8011e06:	009b      	lsls	r3, r3, #2
 8011e08:	4a18      	ldr	r2, [pc, #96]	@ (8011e6c <xTaskGenericNotify+0x184>)
 8011e0a:	441a      	add	r2, r3
 8011e0c:	6a3b      	ldr	r3, [r7, #32]
 8011e0e:	3304      	adds	r3, #4
 8011e10:	4619      	mov	r1, r3
 8011e12:	4610      	mov	r0, r2
 8011e14:	f7fd fd11 	bl	800f83a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8011e18:	6a3b      	ldr	r3, [r7, #32]
 8011e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011e1c:	2b00      	cmp	r3, #0
 8011e1e:	d00d      	beq.n	8011e3c <xTaskGenericNotify+0x154>
	__asm volatile
 8011e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e24:	b672      	cpsid	i
 8011e26:	f383 8811 	msr	BASEPRI, r3
 8011e2a:	f3bf 8f6f 	isb	sy
 8011e2e:	f3bf 8f4f 	dsb	sy
 8011e32:	b662      	cpsie	i
 8011e34:	613b      	str	r3, [r7, #16]
}
 8011e36:	bf00      	nop
 8011e38:	bf00      	nop
 8011e3a:	e7fd      	b.n	8011e38 <xTaskGenericNotify+0x150>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011e3c:	6a3b      	ldr	r3, [r7, #32]
 8011e3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011e40:	4b0b      	ldr	r3, [pc, #44]	@ (8011e70 <xTaskGenericNotify+0x188>)
 8011e42:	681b      	ldr	r3, [r3, #0]
 8011e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e46:	429a      	cmp	r2, r3
 8011e48:	d907      	bls.n	8011e5a <xTaskGenericNotify+0x172>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8011e4a:	4b0a      	ldr	r3, [pc, #40]	@ (8011e74 <xTaskGenericNotify+0x18c>)
 8011e4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011e50:	601a      	str	r2, [r3, #0]
 8011e52:	f3bf 8f4f 	dsb	sy
 8011e56:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8011e5a:	f000 fd0d 	bl	8012878 <vPortExitCritical>

		return xReturn;
 8011e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8011e60:	4618      	mov	r0, r3
 8011e62:	3728      	adds	r7, #40	@ 0x28
 8011e64:	46bd      	mov	sp, r7
 8011e66:	bd80      	pop	{r7, pc}
 8011e68:	2000b544 	.word	0x2000b544
 8011e6c:	2000b06c 	.word	0x2000b06c
 8011e70:	2000b068 	.word	0x2000b068
 8011e74:	e000ed04 	.word	0xe000ed04

08011e78 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011e78:	b580      	push	{r7, lr}
 8011e7a:	b084      	sub	sp, #16
 8011e7c:	af00      	add	r7, sp, #0
 8011e7e:	6078      	str	r0, [r7, #4]
 8011e80:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011e82:	4b21      	ldr	r3, [pc, #132]	@ (8011f08 <prvAddCurrentTaskToDelayedList+0x90>)
 8011e84:	681b      	ldr	r3, [r3, #0]
 8011e86:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011e88:	4b20      	ldr	r3, [pc, #128]	@ (8011f0c <prvAddCurrentTaskToDelayedList+0x94>)
 8011e8a:	681b      	ldr	r3, [r3, #0]
 8011e8c:	3304      	adds	r3, #4
 8011e8e:	4618      	mov	r0, r3
 8011e90:	f7fd fd30 	bl	800f8f4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e9a:	d10a      	bne.n	8011eb2 <prvAddCurrentTaskToDelayedList+0x3a>
 8011e9c:	683b      	ldr	r3, [r7, #0]
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d007      	beq.n	8011eb2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011ea2:	4b1a      	ldr	r3, [pc, #104]	@ (8011f0c <prvAddCurrentTaskToDelayedList+0x94>)
 8011ea4:	681b      	ldr	r3, [r3, #0]
 8011ea6:	3304      	adds	r3, #4
 8011ea8:	4619      	mov	r1, r3
 8011eaa:	4819      	ldr	r0, [pc, #100]	@ (8011f10 <prvAddCurrentTaskToDelayedList+0x98>)
 8011eac:	f7fd fcc5 	bl	800f83a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011eb0:	e026      	b.n	8011f00 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011eb2:	68fa      	ldr	r2, [r7, #12]
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	4413      	add	r3, r2
 8011eb8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011eba:	4b14      	ldr	r3, [pc, #80]	@ (8011f0c <prvAddCurrentTaskToDelayedList+0x94>)
 8011ebc:	681b      	ldr	r3, [r3, #0]
 8011ebe:	68ba      	ldr	r2, [r7, #8]
 8011ec0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011ec2:	68ba      	ldr	r2, [r7, #8]
 8011ec4:	68fb      	ldr	r3, [r7, #12]
 8011ec6:	429a      	cmp	r2, r3
 8011ec8:	d209      	bcs.n	8011ede <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011eca:	4b12      	ldr	r3, [pc, #72]	@ (8011f14 <prvAddCurrentTaskToDelayedList+0x9c>)
 8011ecc:	681a      	ldr	r2, [r3, #0]
 8011ece:	4b0f      	ldr	r3, [pc, #60]	@ (8011f0c <prvAddCurrentTaskToDelayedList+0x94>)
 8011ed0:	681b      	ldr	r3, [r3, #0]
 8011ed2:	3304      	adds	r3, #4
 8011ed4:	4619      	mov	r1, r3
 8011ed6:	4610      	mov	r0, r2
 8011ed8:	f7fd fcd3 	bl	800f882 <vListInsert>
}
 8011edc:	e010      	b.n	8011f00 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011ede:	4b0e      	ldr	r3, [pc, #56]	@ (8011f18 <prvAddCurrentTaskToDelayedList+0xa0>)
 8011ee0:	681a      	ldr	r2, [r3, #0]
 8011ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8011f0c <prvAddCurrentTaskToDelayedList+0x94>)
 8011ee4:	681b      	ldr	r3, [r3, #0]
 8011ee6:	3304      	adds	r3, #4
 8011ee8:	4619      	mov	r1, r3
 8011eea:	4610      	mov	r0, r2
 8011eec:	f7fd fcc9 	bl	800f882 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011ef0:	4b0a      	ldr	r3, [pc, #40]	@ (8011f1c <prvAddCurrentTaskToDelayedList+0xa4>)
 8011ef2:	681b      	ldr	r3, [r3, #0]
 8011ef4:	68ba      	ldr	r2, [r7, #8]
 8011ef6:	429a      	cmp	r2, r3
 8011ef8:	d202      	bcs.n	8011f00 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8011efa:	4a08      	ldr	r2, [pc, #32]	@ (8011f1c <prvAddCurrentTaskToDelayedList+0xa4>)
 8011efc:	68bb      	ldr	r3, [r7, #8]
 8011efe:	6013      	str	r3, [r2, #0]
}
 8011f00:	bf00      	nop
 8011f02:	3710      	adds	r7, #16
 8011f04:	46bd      	mov	sp, r7
 8011f06:	bd80      	pop	{r7, pc}
 8011f08:	2000b540 	.word	0x2000b540
 8011f0c:	2000b068 	.word	0x2000b068
 8011f10:	2000b528 	.word	0x2000b528
 8011f14:	2000b4f8 	.word	0x2000b4f8
 8011f18:	2000b4f4 	.word	0x2000b4f4
 8011f1c:	2000b55c 	.word	0x2000b55c

08011f20 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011f20:	b580      	push	{r7, lr}
 8011f22:	b08a      	sub	sp, #40	@ 0x28
 8011f24:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8011f26:	2300      	movs	r3, #0
 8011f28:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8011f2a:	f000 fb21 	bl	8012570 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8011f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8011fa8 <xTimerCreateTimerTask+0x88>)
 8011f30:	681b      	ldr	r3, [r3, #0]
 8011f32:	2b00      	cmp	r3, #0
 8011f34:	d021      	beq.n	8011f7a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8011f36:	2300      	movs	r3, #0
 8011f38:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8011f3a:	2300      	movs	r3, #0
 8011f3c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011f3e:	1d3a      	adds	r2, r7, #4
 8011f40:	f107 0108 	add.w	r1, r7, #8
 8011f44:	f107 030c 	add.w	r3, r7, #12
 8011f48:	4618      	mov	r0, r3
 8011f4a:	f7fd fc2f 	bl	800f7ac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8011f4e:	6879      	ldr	r1, [r7, #4]
 8011f50:	68bb      	ldr	r3, [r7, #8]
 8011f52:	68fa      	ldr	r2, [r7, #12]
 8011f54:	9202      	str	r2, [sp, #8]
 8011f56:	9301      	str	r3, [sp, #4]
 8011f58:	2302      	movs	r3, #2
 8011f5a:	9300      	str	r3, [sp, #0]
 8011f5c:	2300      	movs	r3, #0
 8011f5e:	460a      	mov	r2, r1
 8011f60:	4912      	ldr	r1, [pc, #72]	@ (8011fac <xTimerCreateTimerTask+0x8c>)
 8011f62:	4813      	ldr	r0, [pc, #76]	@ (8011fb0 <xTimerCreateTimerTask+0x90>)
 8011f64:	f7fe fe20 	bl	8010ba8 <xTaskCreateStatic>
 8011f68:	4603      	mov	r3, r0
 8011f6a:	4a12      	ldr	r2, [pc, #72]	@ (8011fb4 <xTimerCreateTimerTask+0x94>)
 8011f6c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8011f6e:	4b11      	ldr	r3, [pc, #68]	@ (8011fb4 <xTimerCreateTimerTask+0x94>)
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	d001      	beq.n	8011f7a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8011f76:	2301      	movs	r3, #1
 8011f78:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8011f7a:	697b      	ldr	r3, [r7, #20]
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	d10d      	bne.n	8011f9c <xTimerCreateTimerTask+0x7c>
	__asm volatile
 8011f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f84:	b672      	cpsid	i
 8011f86:	f383 8811 	msr	BASEPRI, r3
 8011f8a:	f3bf 8f6f 	isb	sy
 8011f8e:	f3bf 8f4f 	dsb	sy
 8011f92:	b662      	cpsie	i
 8011f94:	613b      	str	r3, [r7, #16]
}
 8011f96:	bf00      	nop
 8011f98:	bf00      	nop
 8011f9a:	e7fd      	b.n	8011f98 <xTimerCreateTimerTask+0x78>
	return xReturn;
 8011f9c:	697b      	ldr	r3, [r7, #20]
}
 8011f9e:	4618      	mov	r0, r3
 8011fa0:	3718      	adds	r7, #24
 8011fa2:	46bd      	mov	sp, r7
 8011fa4:	bd80      	pop	{r7, pc}
 8011fa6:	bf00      	nop
 8011fa8:	2000b598 	.word	0x2000b598
 8011fac:	0801f530 	.word	0x0801f530
 8011fb0:	080120f9 	.word	0x080120f9
 8011fb4:	2000b59c 	.word	0x2000b59c

08011fb8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8011fb8:	b580      	push	{r7, lr}
 8011fba:	b08a      	sub	sp, #40	@ 0x28
 8011fbc:	af00      	add	r7, sp, #0
 8011fbe:	60f8      	str	r0, [r7, #12]
 8011fc0:	60b9      	str	r1, [r7, #8]
 8011fc2:	607a      	str	r2, [r7, #4]
 8011fc4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8011fc6:	2300      	movs	r3, #0
 8011fc8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8011fca:	68fb      	ldr	r3, [r7, #12]
 8011fcc:	2b00      	cmp	r3, #0
 8011fce:	d10d      	bne.n	8011fec <xTimerGenericCommand+0x34>
	__asm volatile
 8011fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011fd4:	b672      	cpsid	i
 8011fd6:	f383 8811 	msr	BASEPRI, r3
 8011fda:	f3bf 8f6f 	isb	sy
 8011fde:	f3bf 8f4f 	dsb	sy
 8011fe2:	b662      	cpsie	i
 8011fe4:	623b      	str	r3, [r7, #32]
}
 8011fe6:	bf00      	nop
 8011fe8:	bf00      	nop
 8011fea:	e7fd      	b.n	8011fe8 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8011fec:	4b19      	ldr	r3, [pc, #100]	@ (8012054 <xTimerGenericCommand+0x9c>)
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	d02a      	beq.n	801204a <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8011ff4:	68bb      	ldr	r3, [r7, #8]
 8011ff6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011ff8:	687b      	ldr	r3, [r7, #4]
 8011ffa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011ffc:	68fb      	ldr	r3, [r7, #12]
 8011ffe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012000:	68bb      	ldr	r3, [r7, #8]
 8012002:	2b05      	cmp	r3, #5
 8012004:	dc18      	bgt.n	8012038 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8012006:	f7ff fc8d 	bl	8011924 <xTaskGetSchedulerState>
 801200a:	4603      	mov	r3, r0
 801200c:	2b02      	cmp	r3, #2
 801200e:	d109      	bne.n	8012024 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012010:	4b10      	ldr	r3, [pc, #64]	@ (8012054 <xTimerGenericCommand+0x9c>)
 8012012:	6818      	ldr	r0, [r3, #0]
 8012014:	f107 0110 	add.w	r1, r7, #16
 8012018:	2300      	movs	r3, #0
 801201a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801201c:	f7fd ff20 	bl	800fe60 <xQueueGenericSend>
 8012020:	6278      	str	r0, [r7, #36]	@ 0x24
 8012022:	e012      	b.n	801204a <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012024:	4b0b      	ldr	r3, [pc, #44]	@ (8012054 <xTimerGenericCommand+0x9c>)
 8012026:	6818      	ldr	r0, [r3, #0]
 8012028:	f107 0110 	add.w	r1, r7, #16
 801202c:	2300      	movs	r3, #0
 801202e:	2200      	movs	r2, #0
 8012030:	f7fd ff16 	bl	800fe60 <xQueueGenericSend>
 8012034:	6278      	str	r0, [r7, #36]	@ 0x24
 8012036:	e008      	b.n	801204a <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012038:	4b06      	ldr	r3, [pc, #24]	@ (8012054 <xTimerGenericCommand+0x9c>)
 801203a:	6818      	ldr	r0, [r3, #0]
 801203c:	f107 0110 	add.w	r1, r7, #16
 8012040:	2300      	movs	r3, #0
 8012042:	683a      	ldr	r2, [r7, #0]
 8012044:	f7fe f816 	bl	8010074 <xQueueGenericSendFromISR>
 8012048:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801204a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801204c:	4618      	mov	r0, r3
 801204e:	3728      	adds	r7, #40	@ 0x28
 8012050:	46bd      	mov	sp, r7
 8012052:	bd80      	pop	{r7, pc}
 8012054:	2000b598 	.word	0x2000b598

08012058 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8012058:	b580      	push	{r7, lr}
 801205a:	b088      	sub	sp, #32
 801205c:	af02      	add	r7, sp, #8
 801205e:	6078      	str	r0, [r7, #4]
 8012060:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012062:	4b24      	ldr	r3, [pc, #144]	@ (80120f4 <prvProcessExpiredTimer+0x9c>)
 8012064:	681b      	ldr	r3, [r3, #0]
 8012066:	68db      	ldr	r3, [r3, #12]
 8012068:	68db      	ldr	r3, [r3, #12]
 801206a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801206c:	697b      	ldr	r3, [r7, #20]
 801206e:	3304      	adds	r3, #4
 8012070:	4618      	mov	r0, r3
 8012072:	f7fd fc3f 	bl	800f8f4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012076:	697b      	ldr	r3, [r7, #20]
 8012078:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801207c:	f003 0304 	and.w	r3, r3, #4
 8012080:	2b00      	cmp	r3, #0
 8012082:	d025      	beq.n	80120d0 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8012084:	697b      	ldr	r3, [r7, #20]
 8012086:	699a      	ldr	r2, [r3, #24]
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	18d1      	adds	r1, r2, r3
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	683a      	ldr	r2, [r7, #0]
 8012090:	6978      	ldr	r0, [r7, #20]
 8012092:	f000 f8d7 	bl	8012244 <prvInsertTimerInActiveList>
 8012096:	4603      	mov	r3, r0
 8012098:	2b00      	cmp	r3, #0
 801209a:	d022      	beq.n	80120e2 <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801209c:	2300      	movs	r3, #0
 801209e:	9300      	str	r3, [sp, #0]
 80120a0:	2300      	movs	r3, #0
 80120a2:	687a      	ldr	r2, [r7, #4]
 80120a4:	2100      	movs	r1, #0
 80120a6:	6978      	ldr	r0, [r7, #20]
 80120a8:	f7ff ff86 	bl	8011fb8 <xTimerGenericCommand>
 80120ac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80120ae:	693b      	ldr	r3, [r7, #16]
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	d116      	bne.n	80120e2 <prvProcessExpiredTimer+0x8a>
	__asm volatile
 80120b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120b8:	b672      	cpsid	i
 80120ba:	f383 8811 	msr	BASEPRI, r3
 80120be:	f3bf 8f6f 	isb	sy
 80120c2:	f3bf 8f4f 	dsb	sy
 80120c6:	b662      	cpsie	i
 80120c8:	60fb      	str	r3, [r7, #12]
}
 80120ca:	bf00      	nop
 80120cc:	bf00      	nop
 80120ce:	e7fd      	b.n	80120cc <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80120d0:	697b      	ldr	r3, [r7, #20]
 80120d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80120d6:	f023 0301 	bic.w	r3, r3, #1
 80120da:	b2da      	uxtb	r2, r3
 80120dc:	697b      	ldr	r3, [r7, #20]
 80120de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80120e2:	697b      	ldr	r3, [r7, #20]
 80120e4:	6a1b      	ldr	r3, [r3, #32]
 80120e6:	6978      	ldr	r0, [r7, #20]
 80120e8:	4798      	blx	r3
}
 80120ea:	bf00      	nop
 80120ec:	3718      	adds	r7, #24
 80120ee:	46bd      	mov	sp, r7
 80120f0:	bd80      	pop	{r7, pc}
 80120f2:	bf00      	nop
 80120f4:	2000b590 	.word	0x2000b590

080120f8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80120f8:	b580      	push	{r7, lr}
 80120fa:	b084      	sub	sp, #16
 80120fc:	af00      	add	r7, sp, #0
 80120fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012100:	f107 0308 	add.w	r3, r7, #8
 8012104:	4618      	mov	r0, r3
 8012106:	f000 f859 	bl	80121bc <prvGetNextExpireTime>
 801210a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801210c:	68bb      	ldr	r3, [r7, #8]
 801210e:	4619      	mov	r1, r3
 8012110:	68f8      	ldr	r0, [r7, #12]
 8012112:	f000 f805 	bl	8012120 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8012116:	f000 f8d7 	bl	80122c8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801211a:	bf00      	nop
 801211c:	e7f0      	b.n	8012100 <prvTimerTask+0x8>
	...

08012120 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8012120:	b580      	push	{r7, lr}
 8012122:	b084      	sub	sp, #16
 8012124:	af00      	add	r7, sp, #0
 8012126:	6078      	str	r0, [r7, #4]
 8012128:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801212a:	f7fe ffaf 	bl	801108c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801212e:	f107 0308 	add.w	r3, r7, #8
 8012132:	4618      	mov	r0, r3
 8012134:	f000 f866 	bl	8012204 <prvSampleTimeNow>
 8012138:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801213a:	68bb      	ldr	r3, [r7, #8]
 801213c:	2b00      	cmp	r3, #0
 801213e:	d130      	bne.n	80121a2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012140:	683b      	ldr	r3, [r7, #0]
 8012142:	2b00      	cmp	r3, #0
 8012144:	d10a      	bne.n	801215c <prvProcessTimerOrBlockTask+0x3c>
 8012146:	687a      	ldr	r2, [r7, #4]
 8012148:	68fb      	ldr	r3, [r7, #12]
 801214a:	429a      	cmp	r2, r3
 801214c:	d806      	bhi.n	801215c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801214e:	f7fe ffab 	bl	80110a8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8012152:	68f9      	ldr	r1, [r7, #12]
 8012154:	6878      	ldr	r0, [r7, #4]
 8012156:	f7ff ff7f 	bl	8012058 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801215a:	e024      	b.n	80121a6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 801215c:	683b      	ldr	r3, [r7, #0]
 801215e:	2b00      	cmp	r3, #0
 8012160:	d008      	beq.n	8012174 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8012162:	4b13      	ldr	r3, [pc, #76]	@ (80121b0 <prvProcessTimerOrBlockTask+0x90>)
 8012164:	681b      	ldr	r3, [r3, #0]
 8012166:	681b      	ldr	r3, [r3, #0]
 8012168:	2b00      	cmp	r3, #0
 801216a:	d101      	bne.n	8012170 <prvProcessTimerOrBlockTask+0x50>
 801216c:	2301      	movs	r3, #1
 801216e:	e000      	b.n	8012172 <prvProcessTimerOrBlockTask+0x52>
 8012170:	2300      	movs	r3, #0
 8012172:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8012174:	4b0f      	ldr	r3, [pc, #60]	@ (80121b4 <prvProcessTimerOrBlockTask+0x94>)
 8012176:	6818      	ldr	r0, [r3, #0]
 8012178:	687a      	ldr	r2, [r7, #4]
 801217a:	68fb      	ldr	r3, [r7, #12]
 801217c:	1ad3      	subs	r3, r2, r3
 801217e:	683a      	ldr	r2, [r7, #0]
 8012180:	4619      	mov	r1, r3
 8012182:	f7fe fcdd 	bl	8010b40 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8012186:	f7fe ff8f 	bl	80110a8 <xTaskResumeAll>
 801218a:	4603      	mov	r3, r0
 801218c:	2b00      	cmp	r3, #0
 801218e:	d10a      	bne.n	80121a6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8012190:	4b09      	ldr	r3, [pc, #36]	@ (80121b8 <prvProcessTimerOrBlockTask+0x98>)
 8012192:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012196:	601a      	str	r2, [r3, #0]
 8012198:	f3bf 8f4f 	dsb	sy
 801219c:	f3bf 8f6f 	isb	sy
}
 80121a0:	e001      	b.n	80121a6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80121a2:	f7fe ff81 	bl	80110a8 <xTaskResumeAll>
}
 80121a6:	bf00      	nop
 80121a8:	3710      	adds	r7, #16
 80121aa:	46bd      	mov	sp, r7
 80121ac:	bd80      	pop	{r7, pc}
 80121ae:	bf00      	nop
 80121b0:	2000b594 	.word	0x2000b594
 80121b4:	2000b598 	.word	0x2000b598
 80121b8:	e000ed04 	.word	0xe000ed04

080121bc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80121bc:	b480      	push	{r7}
 80121be:	b085      	sub	sp, #20
 80121c0:	af00      	add	r7, sp, #0
 80121c2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80121c4:	4b0e      	ldr	r3, [pc, #56]	@ (8012200 <prvGetNextExpireTime+0x44>)
 80121c6:	681b      	ldr	r3, [r3, #0]
 80121c8:	681b      	ldr	r3, [r3, #0]
 80121ca:	2b00      	cmp	r3, #0
 80121cc:	d101      	bne.n	80121d2 <prvGetNextExpireTime+0x16>
 80121ce:	2201      	movs	r2, #1
 80121d0:	e000      	b.n	80121d4 <prvGetNextExpireTime+0x18>
 80121d2:	2200      	movs	r2, #0
 80121d4:	687b      	ldr	r3, [r7, #4]
 80121d6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	681b      	ldr	r3, [r3, #0]
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d105      	bne.n	80121ec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80121e0:	4b07      	ldr	r3, [pc, #28]	@ (8012200 <prvGetNextExpireTime+0x44>)
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	68db      	ldr	r3, [r3, #12]
 80121e6:	681b      	ldr	r3, [r3, #0]
 80121e8:	60fb      	str	r3, [r7, #12]
 80121ea:	e001      	b.n	80121f0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80121ec:	2300      	movs	r3, #0
 80121ee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80121f0:	68fb      	ldr	r3, [r7, #12]
}
 80121f2:	4618      	mov	r0, r3
 80121f4:	3714      	adds	r7, #20
 80121f6:	46bd      	mov	sp, r7
 80121f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121fc:	4770      	bx	lr
 80121fe:	bf00      	nop
 8012200:	2000b590 	.word	0x2000b590

08012204 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012204:	b580      	push	{r7, lr}
 8012206:	b084      	sub	sp, #16
 8012208:	af00      	add	r7, sp, #0
 801220a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 801220c:	f7fe ffec 	bl	80111e8 <xTaskGetTickCount>
 8012210:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8012212:	4b0b      	ldr	r3, [pc, #44]	@ (8012240 <prvSampleTimeNow+0x3c>)
 8012214:	681b      	ldr	r3, [r3, #0]
 8012216:	68fa      	ldr	r2, [r7, #12]
 8012218:	429a      	cmp	r2, r3
 801221a:	d205      	bcs.n	8012228 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 801221c:	f000 f940 	bl	80124a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	2201      	movs	r2, #1
 8012224:	601a      	str	r2, [r3, #0]
 8012226:	e002      	b.n	801222e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	2200      	movs	r2, #0
 801222c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801222e:	4a04      	ldr	r2, [pc, #16]	@ (8012240 <prvSampleTimeNow+0x3c>)
 8012230:	68fb      	ldr	r3, [r7, #12]
 8012232:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8012234:	68fb      	ldr	r3, [r7, #12]
}
 8012236:	4618      	mov	r0, r3
 8012238:	3710      	adds	r7, #16
 801223a:	46bd      	mov	sp, r7
 801223c:	bd80      	pop	{r7, pc}
 801223e:	bf00      	nop
 8012240:	2000b5a0 	.word	0x2000b5a0

08012244 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8012244:	b580      	push	{r7, lr}
 8012246:	b086      	sub	sp, #24
 8012248:	af00      	add	r7, sp, #0
 801224a:	60f8      	str	r0, [r7, #12]
 801224c:	60b9      	str	r1, [r7, #8]
 801224e:	607a      	str	r2, [r7, #4]
 8012250:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8012252:	2300      	movs	r3, #0
 8012254:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8012256:	68fb      	ldr	r3, [r7, #12]
 8012258:	68ba      	ldr	r2, [r7, #8]
 801225a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801225c:	68fb      	ldr	r3, [r7, #12]
 801225e:	68fa      	ldr	r2, [r7, #12]
 8012260:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8012262:	68ba      	ldr	r2, [r7, #8]
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	429a      	cmp	r2, r3
 8012268:	d812      	bhi.n	8012290 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801226a:	687a      	ldr	r2, [r7, #4]
 801226c:	683b      	ldr	r3, [r7, #0]
 801226e:	1ad2      	subs	r2, r2, r3
 8012270:	68fb      	ldr	r3, [r7, #12]
 8012272:	699b      	ldr	r3, [r3, #24]
 8012274:	429a      	cmp	r2, r3
 8012276:	d302      	bcc.n	801227e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8012278:	2301      	movs	r3, #1
 801227a:	617b      	str	r3, [r7, #20]
 801227c:	e01b      	b.n	80122b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801227e:	4b10      	ldr	r3, [pc, #64]	@ (80122c0 <prvInsertTimerInActiveList+0x7c>)
 8012280:	681a      	ldr	r2, [r3, #0]
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	3304      	adds	r3, #4
 8012286:	4619      	mov	r1, r3
 8012288:	4610      	mov	r0, r2
 801228a:	f7fd fafa 	bl	800f882 <vListInsert>
 801228e:	e012      	b.n	80122b6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012290:	687a      	ldr	r2, [r7, #4]
 8012292:	683b      	ldr	r3, [r7, #0]
 8012294:	429a      	cmp	r2, r3
 8012296:	d206      	bcs.n	80122a6 <prvInsertTimerInActiveList+0x62>
 8012298:	68ba      	ldr	r2, [r7, #8]
 801229a:	683b      	ldr	r3, [r7, #0]
 801229c:	429a      	cmp	r2, r3
 801229e:	d302      	bcc.n	80122a6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80122a0:	2301      	movs	r3, #1
 80122a2:	617b      	str	r3, [r7, #20]
 80122a4:	e007      	b.n	80122b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80122a6:	4b07      	ldr	r3, [pc, #28]	@ (80122c4 <prvInsertTimerInActiveList+0x80>)
 80122a8:	681a      	ldr	r2, [r3, #0]
 80122aa:	68fb      	ldr	r3, [r7, #12]
 80122ac:	3304      	adds	r3, #4
 80122ae:	4619      	mov	r1, r3
 80122b0:	4610      	mov	r0, r2
 80122b2:	f7fd fae6 	bl	800f882 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80122b6:	697b      	ldr	r3, [r7, #20]
}
 80122b8:	4618      	mov	r0, r3
 80122ba:	3718      	adds	r7, #24
 80122bc:	46bd      	mov	sp, r7
 80122be:	bd80      	pop	{r7, pc}
 80122c0:	2000b594 	.word	0x2000b594
 80122c4:	2000b590 	.word	0x2000b590

080122c8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80122c8:	b580      	push	{r7, lr}
 80122ca:	b08e      	sub	sp, #56	@ 0x38
 80122cc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80122ce:	e0d4      	b.n	801247a <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	da1b      	bge.n	801230e <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80122d6:	1d3b      	adds	r3, r7, #4
 80122d8:	3304      	adds	r3, #4
 80122da:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80122dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d10d      	bne.n	80122fe <prvProcessReceivedCommands+0x36>
	__asm volatile
 80122e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122e6:	b672      	cpsid	i
 80122e8:	f383 8811 	msr	BASEPRI, r3
 80122ec:	f3bf 8f6f 	isb	sy
 80122f0:	f3bf 8f4f 	dsb	sy
 80122f4:	b662      	cpsie	i
 80122f6:	61fb      	str	r3, [r7, #28]
}
 80122f8:	bf00      	nop
 80122fa:	bf00      	nop
 80122fc:	e7fd      	b.n	80122fa <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80122fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012300:	681b      	ldr	r3, [r3, #0]
 8012302:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012304:	6850      	ldr	r0, [r2, #4]
 8012306:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012308:	6892      	ldr	r2, [r2, #8]
 801230a:	4611      	mov	r1, r2
 801230c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801230e:	687b      	ldr	r3, [r7, #4]
 8012310:	2b00      	cmp	r3, #0
 8012312:	f2c0 80b2 	blt.w	801247a <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8012316:	68fb      	ldr	r3, [r7, #12]
 8012318:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 801231a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801231c:	695b      	ldr	r3, [r3, #20]
 801231e:	2b00      	cmp	r3, #0
 8012320:	d004      	beq.n	801232c <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012324:	3304      	adds	r3, #4
 8012326:	4618      	mov	r0, r3
 8012328:	f7fd fae4 	bl	800f8f4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801232c:	463b      	mov	r3, r7
 801232e:	4618      	mov	r0, r3
 8012330:	f7ff ff68 	bl	8012204 <prvSampleTimeNow>
 8012334:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	2b09      	cmp	r3, #9
 801233a:	f200 809b 	bhi.w	8012474 <prvProcessReceivedCommands+0x1ac>
 801233e:	a201      	add	r2, pc, #4	@ (adr r2, 8012344 <prvProcessReceivedCommands+0x7c>)
 8012340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012344:	0801236d 	.word	0x0801236d
 8012348:	0801236d 	.word	0x0801236d
 801234c:	0801236d 	.word	0x0801236d
 8012350:	080123e7 	.word	0x080123e7
 8012354:	080123fb 	.word	0x080123fb
 8012358:	0801244b 	.word	0x0801244b
 801235c:	0801236d 	.word	0x0801236d
 8012360:	0801236d 	.word	0x0801236d
 8012364:	080123e7 	.word	0x080123e7
 8012368:	080123fb 	.word	0x080123fb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801236c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801236e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012372:	f043 0301 	orr.w	r3, r3, #1
 8012376:	b2da      	uxtb	r2, r3
 8012378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801237a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801237e:	68ba      	ldr	r2, [r7, #8]
 8012380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012382:	699b      	ldr	r3, [r3, #24]
 8012384:	18d1      	adds	r1, r2, r3
 8012386:	68bb      	ldr	r3, [r7, #8]
 8012388:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801238a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801238c:	f7ff ff5a 	bl	8012244 <prvInsertTimerInActiveList>
 8012390:	4603      	mov	r3, r0
 8012392:	2b00      	cmp	r3, #0
 8012394:	d070      	beq.n	8012478 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012398:	6a1b      	ldr	r3, [r3, #32]
 801239a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801239c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801239e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80123a4:	f003 0304 	and.w	r3, r3, #4
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d065      	beq.n	8012478 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80123ac:	68ba      	ldr	r2, [r7, #8]
 80123ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123b0:	699b      	ldr	r3, [r3, #24]
 80123b2:	441a      	add	r2, r3
 80123b4:	2300      	movs	r3, #0
 80123b6:	9300      	str	r3, [sp, #0]
 80123b8:	2300      	movs	r3, #0
 80123ba:	2100      	movs	r1, #0
 80123bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80123be:	f7ff fdfb 	bl	8011fb8 <xTimerGenericCommand>
 80123c2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80123c4:	6a3b      	ldr	r3, [r7, #32]
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d156      	bne.n	8012478 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 80123ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123ce:	b672      	cpsid	i
 80123d0:	f383 8811 	msr	BASEPRI, r3
 80123d4:	f3bf 8f6f 	isb	sy
 80123d8:	f3bf 8f4f 	dsb	sy
 80123dc:	b662      	cpsie	i
 80123de:	61bb      	str	r3, [r7, #24]
}
 80123e0:	bf00      	nop
 80123e2:	bf00      	nop
 80123e4:	e7fd      	b.n	80123e2 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80123e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80123ec:	f023 0301 	bic.w	r3, r3, #1
 80123f0:	b2da      	uxtb	r2, r3
 80123f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80123f8:	e03f      	b.n	801247a <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80123fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80123fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012400:	f043 0301 	orr.w	r3, r3, #1
 8012404:	b2da      	uxtb	r2, r3
 8012406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012408:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801240c:	68ba      	ldr	r2, [r7, #8]
 801240e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012410:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012414:	699b      	ldr	r3, [r3, #24]
 8012416:	2b00      	cmp	r3, #0
 8012418:	d10d      	bne.n	8012436 <prvProcessReceivedCommands+0x16e>
	__asm volatile
 801241a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801241e:	b672      	cpsid	i
 8012420:	f383 8811 	msr	BASEPRI, r3
 8012424:	f3bf 8f6f 	isb	sy
 8012428:	f3bf 8f4f 	dsb	sy
 801242c:	b662      	cpsie	i
 801242e:	617b      	str	r3, [r7, #20]
}
 8012430:	bf00      	nop
 8012432:	bf00      	nop
 8012434:	e7fd      	b.n	8012432 <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8012436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012438:	699a      	ldr	r2, [r3, #24]
 801243a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801243c:	18d1      	adds	r1, r2, r3
 801243e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012440:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012442:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012444:	f7ff fefe 	bl	8012244 <prvInsertTimerInActiveList>
					break;
 8012448:	e017      	b.n	801247a <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801244a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801244c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012450:	f003 0302 	and.w	r3, r3, #2
 8012454:	2b00      	cmp	r3, #0
 8012456:	d103      	bne.n	8012460 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 8012458:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801245a:	f000 fbd3 	bl	8012c04 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801245e:	e00c      	b.n	801247a <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012462:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012466:	f023 0301 	bic.w	r3, r3, #1
 801246a:	b2da      	uxtb	r2, r3
 801246c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801246e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012472:	e002      	b.n	801247a <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 8012474:	bf00      	nop
 8012476:	e000      	b.n	801247a <prvProcessReceivedCommands+0x1b2>
					break;
 8012478:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801247a:	4b08      	ldr	r3, [pc, #32]	@ (801249c <prvProcessReceivedCommands+0x1d4>)
 801247c:	681b      	ldr	r3, [r3, #0]
 801247e:	1d39      	adds	r1, r7, #4
 8012480:	2200      	movs	r2, #0
 8012482:	4618      	mov	r0, r3
 8012484:	f7fd ff32 	bl	80102ec <xQueueReceive>
 8012488:	4603      	mov	r3, r0
 801248a:	2b00      	cmp	r3, #0
 801248c:	f47f af20 	bne.w	80122d0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8012490:	bf00      	nop
 8012492:	bf00      	nop
 8012494:	3730      	adds	r7, #48	@ 0x30
 8012496:	46bd      	mov	sp, r7
 8012498:	bd80      	pop	{r7, pc}
 801249a:	bf00      	nop
 801249c:	2000b598 	.word	0x2000b598

080124a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80124a0:	b580      	push	{r7, lr}
 80124a2:	b088      	sub	sp, #32
 80124a4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80124a6:	e04b      	b.n	8012540 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80124a8:	4b2f      	ldr	r3, [pc, #188]	@ (8012568 <prvSwitchTimerLists+0xc8>)
 80124aa:	681b      	ldr	r3, [r3, #0]
 80124ac:	68db      	ldr	r3, [r3, #12]
 80124ae:	681b      	ldr	r3, [r3, #0]
 80124b0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80124b2:	4b2d      	ldr	r3, [pc, #180]	@ (8012568 <prvSwitchTimerLists+0xc8>)
 80124b4:	681b      	ldr	r3, [r3, #0]
 80124b6:	68db      	ldr	r3, [r3, #12]
 80124b8:	68db      	ldr	r3, [r3, #12]
 80124ba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80124bc:	68fb      	ldr	r3, [r7, #12]
 80124be:	3304      	adds	r3, #4
 80124c0:	4618      	mov	r0, r3
 80124c2:	f7fd fa17 	bl	800f8f4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80124c6:	68fb      	ldr	r3, [r7, #12]
 80124c8:	6a1b      	ldr	r3, [r3, #32]
 80124ca:	68f8      	ldr	r0, [r7, #12]
 80124cc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80124ce:	68fb      	ldr	r3, [r7, #12]
 80124d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80124d4:	f003 0304 	and.w	r3, r3, #4
 80124d8:	2b00      	cmp	r3, #0
 80124da:	d031      	beq.n	8012540 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80124dc:	68fb      	ldr	r3, [r7, #12]
 80124de:	699b      	ldr	r3, [r3, #24]
 80124e0:	693a      	ldr	r2, [r7, #16]
 80124e2:	4413      	add	r3, r2
 80124e4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80124e6:	68ba      	ldr	r2, [r7, #8]
 80124e8:	693b      	ldr	r3, [r7, #16]
 80124ea:	429a      	cmp	r2, r3
 80124ec:	d90e      	bls.n	801250c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80124ee:	68fb      	ldr	r3, [r7, #12]
 80124f0:	68ba      	ldr	r2, [r7, #8]
 80124f2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80124f4:	68fb      	ldr	r3, [r7, #12]
 80124f6:	68fa      	ldr	r2, [r7, #12]
 80124f8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80124fa:	4b1b      	ldr	r3, [pc, #108]	@ (8012568 <prvSwitchTimerLists+0xc8>)
 80124fc:	681a      	ldr	r2, [r3, #0]
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	3304      	adds	r3, #4
 8012502:	4619      	mov	r1, r3
 8012504:	4610      	mov	r0, r2
 8012506:	f7fd f9bc 	bl	800f882 <vListInsert>
 801250a:	e019      	b.n	8012540 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801250c:	2300      	movs	r3, #0
 801250e:	9300      	str	r3, [sp, #0]
 8012510:	2300      	movs	r3, #0
 8012512:	693a      	ldr	r2, [r7, #16]
 8012514:	2100      	movs	r1, #0
 8012516:	68f8      	ldr	r0, [r7, #12]
 8012518:	f7ff fd4e 	bl	8011fb8 <xTimerGenericCommand>
 801251c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	2b00      	cmp	r3, #0
 8012522:	d10d      	bne.n	8012540 <prvSwitchTimerLists+0xa0>
	__asm volatile
 8012524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012528:	b672      	cpsid	i
 801252a:	f383 8811 	msr	BASEPRI, r3
 801252e:	f3bf 8f6f 	isb	sy
 8012532:	f3bf 8f4f 	dsb	sy
 8012536:	b662      	cpsie	i
 8012538:	603b      	str	r3, [r7, #0]
}
 801253a:	bf00      	nop
 801253c:	bf00      	nop
 801253e:	e7fd      	b.n	801253c <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012540:	4b09      	ldr	r3, [pc, #36]	@ (8012568 <prvSwitchTimerLists+0xc8>)
 8012542:	681b      	ldr	r3, [r3, #0]
 8012544:	681b      	ldr	r3, [r3, #0]
 8012546:	2b00      	cmp	r3, #0
 8012548:	d1ae      	bne.n	80124a8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801254a:	4b07      	ldr	r3, [pc, #28]	@ (8012568 <prvSwitchTimerLists+0xc8>)
 801254c:	681b      	ldr	r3, [r3, #0]
 801254e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8012550:	4b06      	ldr	r3, [pc, #24]	@ (801256c <prvSwitchTimerLists+0xcc>)
 8012552:	681b      	ldr	r3, [r3, #0]
 8012554:	4a04      	ldr	r2, [pc, #16]	@ (8012568 <prvSwitchTimerLists+0xc8>)
 8012556:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8012558:	4a04      	ldr	r2, [pc, #16]	@ (801256c <prvSwitchTimerLists+0xcc>)
 801255a:	697b      	ldr	r3, [r7, #20]
 801255c:	6013      	str	r3, [r2, #0]
}
 801255e:	bf00      	nop
 8012560:	3718      	adds	r7, #24
 8012562:	46bd      	mov	sp, r7
 8012564:	bd80      	pop	{r7, pc}
 8012566:	bf00      	nop
 8012568:	2000b590 	.word	0x2000b590
 801256c:	2000b594 	.word	0x2000b594

08012570 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8012570:	b580      	push	{r7, lr}
 8012572:	b082      	sub	sp, #8
 8012574:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8012576:	f000 f949 	bl	801280c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801257a:	4b15      	ldr	r3, [pc, #84]	@ (80125d0 <prvCheckForValidListAndQueue+0x60>)
 801257c:	681b      	ldr	r3, [r3, #0]
 801257e:	2b00      	cmp	r3, #0
 8012580:	d120      	bne.n	80125c4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8012582:	4814      	ldr	r0, [pc, #80]	@ (80125d4 <prvCheckForValidListAndQueue+0x64>)
 8012584:	f7fd f92c 	bl	800f7e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012588:	4813      	ldr	r0, [pc, #76]	@ (80125d8 <prvCheckForValidListAndQueue+0x68>)
 801258a:	f7fd f929 	bl	800f7e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801258e:	4b13      	ldr	r3, [pc, #76]	@ (80125dc <prvCheckForValidListAndQueue+0x6c>)
 8012590:	4a10      	ldr	r2, [pc, #64]	@ (80125d4 <prvCheckForValidListAndQueue+0x64>)
 8012592:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012594:	4b12      	ldr	r3, [pc, #72]	@ (80125e0 <prvCheckForValidListAndQueue+0x70>)
 8012596:	4a10      	ldr	r2, [pc, #64]	@ (80125d8 <prvCheckForValidListAndQueue+0x68>)
 8012598:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801259a:	2300      	movs	r3, #0
 801259c:	9300      	str	r3, [sp, #0]
 801259e:	4b11      	ldr	r3, [pc, #68]	@ (80125e4 <prvCheckForValidListAndQueue+0x74>)
 80125a0:	4a11      	ldr	r2, [pc, #68]	@ (80125e8 <prvCheckForValidListAndQueue+0x78>)
 80125a2:	2110      	movs	r1, #16
 80125a4:	200a      	movs	r0, #10
 80125a6:	f7fd fa3b 	bl	800fa20 <xQueueGenericCreateStatic>
 80125aa:	4603      	mov	r3, r0
 80125ac:	4a08      	ldr	r2, [pc, #32]	@ (80125d0 <prvCheckForValidListAndQueue+0x60>)
 80125ae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80125b0:	4b07      	ldr	r3, [pc, #28]	@ (80125d0 <prvCheckForValidListAndQueue+0x60>)
 80125b2:	681b      	ldr	r3, [r3, #0]
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d005      	beq.n	80125c4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80125b8:	4b05      	ldr	r3, [pc, #20]	@ (80125d0 <prvCheckForValidListAndQueue+0x60>)
 80125ba:	681b      	ldr	r3, [r3, #0]
 80125bc:	490b      	ldr	r1, [pc, #44]	@ (80125ec <prvCheckForValidListAndQueue+0x7c>)
 80125be:	4618      	mov	r0, r3
 80125c0:	f7fe fa6a 	bl	8010a98 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80125c4:	f000 f958 	bl	8012878 <vPortExitCritical>
}
 80125c8:	bf00      	nop
 80125ca:	46bd      	mov	sp, r7
 80125cc:	bd80      	pop	{r7, pc}
 80125ce:	bf00      	nop
 80125d0:	2000b598 	.word	0x2000b598
 80125d4:	2000b568 	.word	0x2000b568
 80125d8:	2000b57c 	.word	0x2000b57c
 80125dc:	2000b590 	.word	0x2000b590
 80125e0:	2000b594 	.word	0x2000b594
 80125e4:	2000b644 	.word	0x2000b644
 80125e8:	2000b5a4 	.word	0x2000b5a4
 80125ec:	0801f538 	.word	0x0801f538

080125f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80125f0:	b480      	push	{r7}
 80125f2:	b085      	sub	sp, #20
 80125f4:	af00      	add	r7, sp, #0
 80125f6:	60f8      	str	r0, [r7, #12]
 80125f8:	60b9      	str	r1, [r7, #8]
 80125fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80125fc:	68fb      	ldr	r3, [r7, #12]
 80125fe:	3b04      	subs	r3, #4
 8012600:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012602:	68fb      	ldr	r3, [r7, #12]
 8012604:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8012608:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801260a:	68fb      	ldr	r3, [r7, #12]
 801260c:	3b04      	subs	r3, #4
 801260e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012610:	68bb      	ldr	r3, [r7, #8]
 8012612:	f023 0201 	bic.w	r2, r3, #1
 8012616:	68fb      	ldr	r3, [r7, #12]
 8012618:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801261a:	68fb      	ldr	r3, [r7, #12]
 801261c:	3b04      	subs	r3, #4
 801261e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8012620:	4a0c      	ldr	r2, [pc, #48]	@ (8012654 <pxPortInitialiseStack+0x64>)
 8012622:	68fb      	ldr	r3, [r7, #12]
 8012624:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8012626:	68fb      	ldr	r3, [r7, #12]
 8012628:	3b14      	subs	r3, #20
 801262a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801262c:	687a      	ldr	r2, [r7, #4]
 801262e:	68fb      	ldr	r3, [r7, #12]
 8012630:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8012632:	68fb      	ldr	r3, [r7, #12]
 8012634:	3b04      	subs	r3, #4
 8012636:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8012638:	68fb      	ldr	r3, [r7, #12]
 801263a:	f06f 0202 	mvn.w	r2, #2
 801263e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8012640:	68fb      	ldr	r3, [r7, #12]
 8012642:	3b20      	subs	r3, #32
 8012644:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8012646:	68fb      	ldr	r3, [r7, #12]
}
 8012648:	4618      	mov	r0, r3
 801264a:	3714      	adds	r7, #20
 801264c:	46bd      	mov	sp, r7
 801264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012652:	4770      	bx	lr
 8012654:	08012659 	.word	0x08012659

08012658 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8012658:	b480      	push	{r7}
 801265a:	b085      	sub	sp, #20
 801265c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801265e:	2300      	movs	r3, #0
 8012660:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8012662:	4b15      	ldr	r3, [pc, #84]	@ (80126b8 <prvTaskExitError+0x60>)
 8012664:	681b      	ldr	r3, [r3, #0]
 8012666:	f1b3 3fff 	cmp.w	r3, #4294967295
 801266a:	d00d      	beq.n	8012688 <prvTaskExitError+0x30>
	__asm volatile
 801266c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012670:	b672      	cpsid	i
 8012672:	f383 8811 	msr	BASEPRI, r3
 8012676:	f3bf 8f6f 	isb	sy
 801267a:	f3bf 8f4f 	dsb	sy
 801267e:	b662      	cpsie	i
 8012680:	60fb      	str	r3, [r7, #12]
}
 8012682:	bf00      	nop
 8012684:	bf00      	nop
 8012686:	e7fd      	b.n	8012684 <prvTaskExitError+0x2c>
	__asm volatile
 8012688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801268c:	b672      	cpsid	i
 801268e:	f383 8811 	msr	BASEPRI, r3
 8012692:	f3bf 8f6f 	isb	sy
 8012696:	f3bf 8f4f 	dsb	sy
 801269a:	b662      	cpsie	i
 801269c:	60bb      	str	r3, [r7, #8]
}
 801269e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80126a0:	bf00      	nop
 80126a2:	687b      	ldr	r3, [r7, #4]
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	d0fc      	beq.n	80126a2 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80126a8:	bf00      	nop
 80126aa:	bf00      	nop
 80126ac:	3714      	adds	r7, #20
 80126ae:	46bd      	mov	sp, r7
 80126b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126b4:	4770      	bx	lr
 80126b6:	bf00      	nop
 80126b8:	20000020 	.word	0x20000020
 80126bc:	00000000 	.word	0x00000000

080126c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80126c0:	4b07      	ldr	r3, [pc, #28]	@ (80126e0 <pxCurrentTCBConst2>)
 80126c2:	6819      	ldr	r1, [r3, #0]
 80126c4:	6808      	ldr	r0, [r1, #0]
 80126c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126ca:	f380 8809 	msr	PSP, r0
 80126ce:	f3bf 8f6f 	isb	sy
 80126d2:	f04f 0000 	mov.w	r0, #0
 80126d6:	f380 8811 	msr	BASEPRI, r0
 80126da:	4770      	bx	lr
 80126dc:	f3af 8000 	nop.w

080126e0 <pxCurrentTCBConst2>:
 80126e0:	2000b068 	.word	0x2000b068
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80126e4:	bf00      	nop
 80126e6:	bf00      	nop

080126e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80126e8:	4808      	ldr	r0, [pc, #32]	@ (801270c <prvPortStartFirstTask+0x24>)
 80126ea:	6800      	ldr	r0, [r0, #0]
 80126ec:	6800      	ldr	r0, [r0, #0]
 80126ee:	f380 8808 	msr	MSP, r0
 80126f2:	f04f 0000 	mov.w	r0, #0
 80126f6:	f380 8814 	msr	CONTROL, r0
 80126fa:	b662      	cpsie	i
 80126fc:	b661      	cpsie	f
 80126fe:	f3bf 8f4f 	dsb	sy
 8012702:	f3bf 8f6f 	isb	sy
 8012706:	df00      	svc	0
 8012708:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801270a:	bf00      	nop
 801270c:	e000ed08 	.word	0xe000ed08

08012710 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8012710:	b580      	push	{r7, lr}
 8012712:	b084      	sub	sp, #16
 8012714:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8012716:	4b37      	ldr	r3, [pc, #220]	@ (80127f4 <xPortStartScheduler+0xe4>)
 8012718:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801271a:	68fb      	ldr	r3, [r7, #12]
 801271c:	781b      	ldrb	r3, [r3, #0]
 801271e:	b2db      	uxtb	r3, r3
 8012720:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8012722:	68fb      	ldr	r3, [r7, #12]
 8012724:	22ff      	movs	r2, #255	@ 0xff
 8012726:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	781b      	ldrb	r3, [r3, #0]
 801272c:	b2db      	uxtb	r3, r3
 801272e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8012730:	78fb      	ldrb	r3, [r7, #3]
 8012732:	b2db      	uxtb	r3, r3
 8012734:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8012738:	b2da      	uxtb	r2, r3
 801273a:	4b2f      	ldr	r3, [pc, #188]	@ (80127f8 <xPortStartScheduler+0xe8>)
 801273c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801273e:	4b2f      	ldr	r3, [pc, #188]	@ (80127fc <xPortStartScheduler+0xec>)
 8012740:	2207      	movs	r2, #7
 8012742:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012744:	e009      	b.n	801275a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8012746:	4b2d      	ldr	r3, [pc, #180]	@ (80127fc <xPortStartScheduler+0xec>)
 8012748:	681b      	ldr	r3, [r3, #0]
 801274a:	3b01      	subs	r3, #1
 801274c:	4a2b      	ldr	r2, [pc, #172]	@ (80127fc <xPortStartScheduler+0xec>)
 801274e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012750:	78fb      	ldrb	r3, [r7, #3]
 8012752:	b2db      	uxtb	r3, r3
 8012754:	005b      	lsls	r3, r3, #1
 8012756:	b2db      	uxtb	r3, r3
 8012758:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801275a:	78fb      	ldrb	r3, [r7, #3]
 801275c:	b2db      	uxtb	r3, r3
 801275e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012762:	2b80      	cmp	r3, #128	@ 0x80
 8012764:	d0ef      	beq.n	8012746 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8012766:	4b25      	ldr	r3, [pc, #148]	@ (80127fc <xPortStartScheduler+0xec>)
 8012768:	681b      	ldr	r3, [r3, #0]
 801276a:	f1c3 0307 	rsb	r3, r3, #7
 801276e:	2b04      	cmp	r3, #4
 8012770:	d00d      	beq.n	801278e <xPortStartScheduler+0x7e>
	__asm volatile
 8012772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012776:	b672      	cpsid	i
 8012778:	f383 8811 	msr	BASEPRI, r3
 801277c:	f3bf 8f6f 	isb	sy
 8012780:	f3bf 8f4f 	dsb	sy
 8012784:	b662      	cpsie	i
 8012786:	60bb      	str	r3, [r7, #8]
}
 8012788:	bf00      	nop
 801278a:	bf00      	nop
 801278c:	e7fd      	b.n	801278a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801278e:	4b1b      	ldr	r3, [pc, #108]	@ (80127fc <xPortStartScheduler+0xec>)
 8012790:	681b      	ldr	r3, [r3, #0]
 8012792:	021b      	lsls	r3, r3, #8
 8012794:	4a19      	ldr	r2, [pc, #100]	@ (80127fc <xPortStartScheduler+0xec>)
 8012796:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8012798:	4b18      	ldr	r3, [pc, #96]	@ (80127fc <xPortStartScheduler+0xec>)
 801279a:	681b      	ldr	r3, [r3, #0]
 801279c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80127a0:	4a16      	ldr	r2, [pc, #88]	@ (80127fc <xPortStartScheduler+0xec>)
 80127a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	b2da      	uxtb	r2, r3
 80127a8:	68fb      	ldr	r3, [r7, #12]
 80127aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80127ac:	4b14      	ldr	r3, [pc, #80]	@ (8012800 <xPortStartScheduler+0xf0>)
 80127ae:	681b      	ldr	r3, [r3, #0]
 80127b0:	4a13      	ldr	r2, [pc, #76]	@ (8012800 <xPortStartScheduler+0xf0>)
 80127b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80127b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80127b8:	4b11      	ldr	r3, [pc, #68]	@ (8012800 <xPortStartScheduler+0xf0>)
 80127ba:	681b      	ldr	r3, [r3, #0]
 80127bc:	4a10      	ldr	r2, [pc, #64]	@ (8012800 <xPortStartScheduler+0xf0>)
 80127be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80127c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80127c4:	f000 f8dc 	bl	8012980 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80127c8:	4b0e      	ldr	r3, [pc, #56]	@ (8012804 <xPortStartScheduler+0xf4>)
 80127ca:	2200      	movs	r2, #0
 80127cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80127ce:	f000 f8fb 	bl	80129c8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80127d2:	4b0d      	ldr	r3, [pc, #52]	@ (8012808 <xPortStartScheduler+0xf8>)
 80127d4:	681b      	ldr	r3, [r3, #0]
 80127d6:	4a0c      	ldr	r2, [pc, #48]	@ (8012808 <xPortStartScheduler+0xf8>)
 80127d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80127dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80127de:	f7ff ff83 	bl	80126e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80127e2:	f7fe fddf 	bl	80113a4 <vTaskSwitchContext>
	prvTaskExitError();
 80127e6:	f7ff ff37 	bl	8012658 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80127ea:	2300      	movs	r3, #0
}
 80127ec:	4618      	mov	r0, r3
 80127ee:	3710      	adds	r7, #16
 80127f0:	46bd      	mov	sp, r7
 80127f2:	bd80      	pop	{r7, pc}
 80127f4:	e000e400 	.word	0xe000e400
 80127f8:	2000b694 	.word	0x2000b694
 80127fc:	2000b698 	.word	0x2000b698
 8012800:	e000ed20 	.word	0xe000ed20
 8012804:	20000020 	.word	0x20000020
 8012808:	e000ef34 	.word	0xe000ef34

0801280c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801280c:	b480      	push	{r7}
 801280e:	b083      	sub	sp, #12
 8012810:	af00      	add	r7, sp, #0
	__asm volatile
 8012812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012816:	b672      	cpsid	i
 8012818:	f383 8811 	msr	BASEPRI, r3
 801281c:	f3bf 8f6f 	isb	sy
 8012820:	f3bf 8f4f 	dsb	sy
 8012824:	b662      	cpsie	i
 8012826:	607b      	str	r3, [r7, #4]
}
 8012828:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801282a:	4b11      	ldr	r3, [pc, #68]	@ (8012870 <vPortEnterCritical+0x64>)
 801282c:	681b      	ldr	r3, [r3, #0]
 801282e:	3301      	adds	r3, #1
 8012830:	4a0f      	ldr	r2, [pc, #60]	@ (8012870 <vPortEnterCritical+0x64>)
 8012832:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8012834:	4b0e      	ldr	r3, [pc, #56]	@ (8012870 <vPortEnterCritical+0x64>)
 8012836:	681b      	ldr	r3, [r3, #0]
 8012838:	2b01      	cmp	r3, #1
 801283a:	d112      	bne.n	8012862 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 801283c:	4b0d      	ldr	r3, [pc, #52]	@ (8012874 <vPortEnterCritical+0x68>)
 801283e:	681b      	ldr	r3, [r3, #0]
 8012840:	b2db      	uxtb	r3, r3
 8012842:	2b00      	cmp	r3, #0
 8012844:	d00d      	beq.n	8012862 <vPortEnterCritical+0x56>
	__asm volatile
 8012846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801284a:	b672      	cpsid	i
 801284c:	f383 8811 	msr	BASEPRI, r3
 8012850:	f3bf 8f6f 	isb	sy
 8012854:	f3bf 8f4f 	dsb	sy
 8012858:	b662      	cpsie	i
 801285a:	603b      	str	r3, [r7, #0]
}
 801285c:	bf00      	nop
 801285e:	bf00      	nop
 8012860:	e7fd      	b.n	801285e <vPortEnterCritical+0x52>
	}
}
 8012862:	bf00      	nop
 8012864:	370c      	adds	r7, #12
 8012866:	46bd      	mov	sp, r7
 8012868:	f85d 7b04 	ldr.w	r7, [sp], #4
 801286c:	4770      	bx	lr
 801286e:	bf00      	nop
 8012870:	20000020 	.word	0x20000020
 8012874:	e000ed04 	.word	0xe000ed04

08012878 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8012878:	b480      	push	{r7}
 801287a:	b083      	sub	sp, #12
 801287c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801287e:	4b13      	ldr	r3, [pc, #76]	@ (80128cc <vPortExitCritical+0x54>)
 8012880:	681b      	ldr	r3, [r3, #0]
 8012882:	2b00      	cmp	r3, #0
 8012884:	d10d      	bne.n	80128a2 <vPortExitCritical+0x2a>
	__asm volatile
 8012886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801288a:	b672      	cpsid	i
 801288c:	f383 8811 	msr	BASEPRI, r3
 8012890:	f3bf 8f6f 	isb	sy
 8012894:	f3bf 8f4f 	dsb	sy
 8012898:	b662      	cpsie	i
 801289a:	607b      	str	r3, [r7, #4]
}
 801289c:	bf00      	nop
 801289e:	bf00      	nop
 80128a0:	e7fd      	b.n	801289e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80128a2:	4b0a      	ldr	r3, [pc, #40]	@ (80128cc <vPortExitCritical+0x54>)
 80128a4:	681b      	ldr	r3, [r3, #0]
 80128a6:	3b01      	subs	r3, #1
 80128a8:	4a08      	ldr	r2, [pc, #32]	@ (80128cc <vPortExitCritical+0x54>)
 80128aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80128ac:	4b07      	ldr	r3, [pc, #28]	@ (80128cc <vPortExitCritical+0x54>)
 80128ae:	681b      	ldr	r3, [r3, #0]
 80128b0:	2b00      	cmp	r3, #0
 80128b2:	d105      	bne.n	80128c0 <vPortExitCritical+0x48>
 80128b4:	2300      	movs	r3, #0
 80128b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80128b8:	683b      	ldr	r3, [r7, #0]
 80128ba:	f383 8811 	msr	BASEPRI, r3
}
 80128be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80128c0:	bf00      	nop
 80128c2:	370c      	adds	r7, #12
 80128c4:	46bd      	mov	sp, r7
 80128c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128ca:	4770      	bx	lr
 80128cc:	20000020 	.word	0x20000020

080128d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80128d0:	f3ef 8009 	mrs	r0, PSP
 80128d4:	f3bf 8f6f 	isb	sy
 80128d8:	4b15      	ldr	r3, [pc, #84]	@ (8012930 <pxCurrentTCBConst>)
 80128da:	681a      	ldr	r2, [r3, #0]
 80128dc:	f01e 0f10 	tst.w	lr, #16
 80128e0:	bf08      	it	eq
 80128e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80128e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128ea:	6010      	str	r0, [r2, #0]
 80128ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80128f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80128f4:	b672      	cpsid	i
 80128f6:	f380 8811 	msr	BASEPRI, r0
 80128fa:	f3bf 8f4f 	dsb	sy
 80128fe:	f3bf 8f6f 	isb	sy
 8012902:	b662      	cpsie	i
 8012904:	f7fe fd4e 	bl	80113a4 <vTaskSwitchContext>
 8012908:	f04f 0000 	mov.w	r0, #0
 801290c:	f380 8811 	msr	BASEPRI, r0
 8012910:	bc09      	pop	{r0, r3}
 8012912:	6819      	ldr	r1, [r3, #0]
 8012914:	6808      	ldr	r0, [r1, #0]
 8012916:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801291a:	f01e 0f10 	tst.w	lr, #16
 801291e:	bf08      	it	eq
 8012920:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8012924:	f380 8809 	msr	PSP, r0
 8012928:	f3bf 8f6f 	isb	sy
 801292c:	4770      	bx	lr
 801292e:	bf00      	nop

08012930 <pxCurrentTCBConst>:
 8012930:	2000b068 	.word	0x2000b068
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8012934:	bf00      	nop
 8012936:	bf00      	nop

08012938 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8012938:	b580      	push	{r7, lr}
 801293a:	b082      	sub	sp, #8
 801293c:	af00      	add	r7, sp, #0
	__asm volatile
 801293e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012942:	b672      	cpsid	i
 8012944:	f383 8811 	msr	BASEPRI, r3
 8012948:	f3bf 8f6f 	isb	sy
 801294c:	f3bf 8f4f 	dsb	sy
 8012950:	b662      	cpsie	i
 8012952:	607b      	str	r3, [r7, #4]
}
 8012954:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8012956:	f7fe fc69 	bl	801122c <xTaskIncrementTick>
 801295a:	4603      	mov	r3, r0
 801295c:	2b00      	cmp	r3, #0
 801295e:	d003      	beq.n	8012968 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8012960:	4b06      	ldr	r3, [pc, #24]	@ (801297c <SysTick_Handler+0x44>)
 8012962:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012966:	601a      	str	r2, [r3, #0]
 8012968:	2300      	movs	r3, #0
 801296a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801296c:	683b      	ldr	r3, [r7, #0]
 801296e:	f383 8811 	msr	BASEPRI, r3
}
 8012972:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8012974:	bf00      	nop
 8012976:	3708      	adds	r7, #8
 8012978:	46bd      	mov	sp, r7
 801297a:	bd80      	pop	{r7, pc}
 801297c:	e000ed04 	.word	0xe000ed04

08012980 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8012980:	b480      	push	{r7}
 8012982:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8012984:	4b0b      	ldr	r3, [pc, #44]	@ (80129b4 <vPortSetupTimerInterrupt+0x34>)
 8012986:	2200      	movs	r2, #0
 8012988:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801298a:	4b0b      	ldr	r3, [pc, #44]	@ (80129b8 <vPortSetupTimerInterrupt+0x38>)
 801298c:	2200      	movs	r2, #0
 801298e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8012990:	4b0a      	ldr	r3, [pc, #40]	@ (80129bc <vPortSetupTimerInterrupt+0x3c>)
 8012992:	681b      	ldr	r3, [r3, #0]
 8012994:	4a0a      	ldr	r2, [pc, #40]	@ (80129c0 <vPortSetupTimerInterrupt+0x40>)
 8012996:	fba2 2303 	umull	r2, r3, r2, r3
 801299a:	099b      	lsrs	r3, r3, #6
 801299c:	4a09      	ldr	r2, [pc, #36]	@ (80129c4 <vPortSetupTimerInterrupt+0x44>)
 801299e:	3b01      	subs	r3, #1
 80129a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80129a2:	4b04      	ldr	r3, [pc, #16]	@ (80129b4 <vPortSetupTimerInterrupt+0x34>)
 80129a4:	2207      	movs	r2, #7
 80129a6:	601a      	str	r2, [r3, #0]
}
 80129a8:	bf00      	nop
 80129aa:	46bd      	mov	sp, r7
 80129ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129b0:	4770      	bx	lr
 80129b2:	bf00      	nop
 80129b4:	e000e010 	.word	0xe000e010
 80129b8:	e000e018 	.word	0xe000e018
 80129bc:	20000000 	.word	0x20000000
 80129c0:	10624dd3 	.word	0x10624dd3
 80129c4:	e000e014 	.word	0xe000e014

080129c8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80129c8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80129d8 <vPortEnableVFP+0x10>
 80129cc:	6801      	ldr	r1, [r0, #0]
 80129ce:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80129d2:	6001      	str	r1, [r0, #0]
 80129d4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80129d6:	bf00      	nop
 80129d8:	e000ed88 	.word	0xe000ed88

080129dc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80129dc:	b480      	push	{r7}
 80129de:	b085      	sub	sp, #20
 80129e0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80129e2:	f3ef 8305 	mrs	r3, IPSR
 80129e6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80129e8:	68fb      	ldr	r3, [r7, #12]
 80129ea:	2b0f      	cmp	r3, #15
 80129ec:	d917      	bls.n	8012a1e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80129ee:	4a1a      	ldr	r2, [pc, #104]	@ (8012a58 <vPortValidateInterruptPriority+0x7c>)
 80129f0:	68fb      	ldr	r3, [r7, #12]
 80129f2:	4413      	add	r3, r2
 80129f4:	781b      	ldrb	r3, [r3, #0]
 80129f6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80129f8:	4b18      	ldr	r3, [pc, #96]	@ (8012a5c <vPortValidateInterruptPriority+0x80>)
 80129fa:	781b      	ldrb	r3, [r3, #0]
 80129fc:	7afa      	ldrb	r2, [r7, #11]
 80129fe:	429a      	cmp	r2, r3
 8012a00:	d20d      	bcs.n	8012a1e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8012a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a06:	b672      	cpsid	i
 8012a08:	f383 8811 	msr	BASEPRI, r3
 8012a0c:	f3bf 8f6f 	isb	sy
 8012a10:	f3bf 8f4f 	dsb	sy
 8012a14:	b662      	cpsie	i
 8012a16:	607b      	str	r3, [r7, #4]
}
 8012a18:	bf00      	nop
 8012a1a:	bf00      	nop
 8012a1c:	e7fd      	b.n	8012a1a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8012a1e:	4b10      	ldr	r3, [pc, #64]	@ (8012a60 <vPortValidateInterruptPriority+0x84>)
 8012a20:	681b      	ldr	r3, [r3, #0]
 8012a22:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8012a26:	4b0f      	ldr	r3, [pc, #60]	@ (8012a64 <vPortValidateInterruptPriority+0x88>)
 8012a28:	681b      	ldr	r3, [r3, #0]
 8012a2a:	429a      	cmp	r2, r3
 8012a2c:	d90d      	bls.n	8012a4a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8012a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a32:	b672      	cpsid	i
 8012a34:	f383 8811 	msr	BASEPRI, r3
 8012a38:	f3bf 8f6f 	isb	sy
 8012a3c:	f3bf 8f4f 	dsb	sy
 8012a40:	b662      	cpsie	i
 8012a42:	603b      	str	r3, [r7, #0]
}
 8012a44:	bf00      	nop
 8012a46:	bf00      	nop
 8012a48:	e7fd      	b.n	8012a46 <vPortValidateInterruptPriority+0x6a>
	}
 8012a4a:	bf00      	nop
 8012a4c:	3714      	adds	r7, #20
 8012a4e:	46bd      	mov	sp, r7
 8012a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a54:	4770      	bx	lr
 8012a56:	bf00      	nop
 8012a58:	e000e3f0 	.word	0xe000e3f0
 8012a5c:	2000b694 	.word	0x2000b694
 8012a60:	e000ed0c 	.word	0xe000ed0c
 8012a64:	2000b698 	.word	0x2000b698

08012a68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8012a68:	b580      	push	{r7, lr}
 8012a6a:	b08a      	sub	sp, #40	@ 0x28
 8012a6c:	af00      	add	r7, sp, #0
 8012a6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8012a70:	2300      	movs	r3, #0
 8012a72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8012a74:	f7fe fb0a 	bl	801108c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8012a78:	4b5d      	ldr	r3, [pc, #372]	@ (8012bf0 <pvPortMalloc+0x188>)
 8012a7a:	681b      	ldr	r3, [r3, #0]
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d101      	bne.n	8012a84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8012a80:	f000 f920 	bl	8012cc4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8012a84:	4b5b      	ldr	r3, [pc, #364]	@ (8012bf4 <pvPortMalloc+0x18c>)
 8012a86:	681a      	ldr	r2, [r3, #0]
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	4013      	ands	r3, r2
 8012a8c:	2b00      	cmp	r3, #0
 8012a8e:	f040 8094 	bne.w	8012bba <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d020      	beq.n	8012ada <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8012a98:	2208      	movs	r2, #8
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	4413      	add	r3, r2
 8012a9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	f003 0307 	and.w	r3, r3, #7
 8012aa6:	2b00      	cmp	r3, #0
 8012aa8:	d017      	beq.n	8012ada <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8012aaa:	687b      	ldr	r3, [r7, #4]
 8012aac:	f023 0307 	bic.w	r3, r3, #7
 8012ab0:	3308      	adds	r3, #8
 8012ab2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012ab4:	687b      	ldr	r3, [r7, #4]
 8012ab6:	f003 0307 	and.w	r3, r3, #7
 8012aba:	2b00      	cmp	r3, #0
 8012abc:	d00d      	beq.n	8012ada <pvPortMalloc+0x72>
	__asm volatile
 8012abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ac2:	b672      	cpsid	i
 8012ac4:	f383 8811 	msr	BASEPRI, r3
 8012ac8:	f3bf 8f6f 	isb	sy
 8012acc:	f3bf 8f4f 	dsb	sy
 8012ad0:	b662      	cpsie	i
 8012ad2:	617b      	str	r3, [r7, #20]
}
 8012ad4:	bf00      	nop
 8012ad6:	bf00      	nop
 8012ad8:	e7fd      	b.n	8012ad6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8012ada:	687b      	ldr	r3, [r7, #4]
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	d06c      	beq.n	8012bba <pvPortMalloc+0x152>
 8012ae0:	4b45      	ldr	r3, [pc, #276]	@ (8012bf8 <pvPortMalloc+0x190>)
 8012ae2:	681b      	ldr	r3, [r3, #0]
 8012ae4:	687a      	ldr	r2, [r7, #4]
 8012ae6:	429a      	cmp	r2, r3
 8012ae8:	d867      	bhi.n	8012bba <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8012aea:	4b44      	ldr	r3, [pc, #272]	@ (8012bfc <pvPortMalloc+0x194>)
 8012aec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8012aee:	4b43      	ldr	r3, [pc, #268]	@ (8012bfc <pvPortMalloc+0x194>)
 8012af0:	681b      	ldr	r3, [r3, #0]
 8012af2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012af4:	e004      	b.n	8012b00 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8012af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012af8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8012afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012afc:	681b      	ldr	r3, [r3, #0]
 8012afe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b02:	685b      	ldr	r3, [r3, #4]
 8012b04:	687a      	ldr	r2, [r7, #4]
 8012b06:	429a      	cmp	r2, r3
 8012b08:	d903      	bls.n	8012b12 <pvPortMalloc+0xaa>
 8012b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b0c:	681b      	ldr	r3, [r3, #0]
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	d1f1      	bne.n	8012af6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8012b12:	4b37      	ldr	r3, [pc, #220]	@ (8012bf0 <pvPortMalloc+0x188>)
 8012b14:	681b      	ldr	r3, [r3, #0]
 8012b16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012b18:	429a      	cmp	r2, r3
 8012b1a:	d04e      	beq.n	8012bba <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8012b1c:	6a3b      	ldr	r3, [r7, #32]
 8012b1e:	681b      	ldr	r3, [r3, #0]
 8012b20:	2208      	movs	r2, #8
 8012b22:	4413      	add	r3, r2
 8012b24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b28:	681a      	ldr	r2, [r3, #0]
 8012b2a:	6a3b      	ldr	r3, [r7, #32]
 8012b2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8012b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b30:	685a      	ldr	r2, [r3, #4]
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	1ad2      	subs	r2, r2, r3
 8012b36:	2308      	movs	r3, #8
 8012b38:	005b      	lsls	r3, r3, #1
 8012b3a:	429a      	cmp	r2, r3
 8012b3c:	d922      	bls.n	8012b84 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8012b3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	4413      	add	r3, r2
 8012b44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012b46:	69bb      	ldr	r3, [r7, #24]
 8012b48:	f003 0307 	and.w	r3, r3, #7
 8012b4c:	2b00      	cmp	r3, #0
 8012b4e:	d00d      	beq.n	8012b6c <pvPortMalloc+0x104>
	__asm volatile
 8012b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b54:	b672      	cpsid	i
 8012b56:	f383 8811 	msr	BASEPRI, r3
 8012b5a:	f3bf 8f6f 	isb	sy
 8012b5e:	f3bf 8f4f 	dsb	sy
 8012b62:	b662      	cpsie	i
 8012b64:	613b      	str	r3, [r7, #16]
}
 8012b66:	bf00      	nop
 8012b68:	bf00      	nop
 8012b6a:	e7fd      	b.n	8012b68 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b6e:	685a      	ldr	r2, [r3, #4]
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	1ad2      	subs	r2, r2, r3
 8012b74:	69bb      	ldr	r3, [r7, #24]
 8012b76:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b7a:	687a      	ldr	r2, [r7, #4]
 8012b7c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8012b7e:	69b8      	ldr	r0, [r7, #24]
 8012b80:	f000 f902 	bl	8012d88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012b84:	4b1c      	ldr	r3, [pc, #112]	@ (8012bf8 <pvPortMalloc+0x190>)
 8012b86:	681a      	ldr	r2, [r3, #0]
 8012b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b8a:	685b      	ldr	r3, [r3, #4]
 8012b8c:	1ad3      	subs	r3, r2, r3
 8012b8e:	4a1a      	ldr	r2, [pc, #104]	@ (8012bf8 <pvPortMalloc+0x190>)
 8012b90:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012b92:	4b19      	ldr	r3, [pc, #100]	@ (8012bf8 <pvPortMalloc+0x190>)
 8012b94:	681a      	ldr	r2, [r3, #0]
 8012b96:	4b1a      	ldr	r3, [pc, #104]	@ (8012c00 <pvPortMalloc+0x198>)
 8012b98:	681b      	ldr	r3, [r3, #0]
 8012b9a:	429a      	cmp	r2, r3
 8012b9c:	d203      	bcs.n	8012ba6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8012b9e:	4b16      	ldr	r3, [pc, #88]	@ (8012bf8 <pvPortMalloc+0x190>)
 8012ba0:	681b      	ldr	r3, [r3, #0]
 8012ba2:	4a17      	ldr	r2, [pc, #92]	@ (8012c00 <pvPortMalloc+0x198>)
 8012ba4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8012ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ba8:	685a      	ldr	r2, [r3, #4]
 8012baa:	4b12      	ldr	r3, [pc, #72]	@ (8012bf4 <pvPortMalloc+0x18c>)
 8012bac:	681b      	ldr	r3, [r3, #0]
 8012bae:	431a      	orrs	r2, r3
 8012bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012bb2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8012bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012bb6:	2200      	movs	r2, #0
 8012bb8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8012bba:	f7fe fa75 	bl	80110a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8012bbe:	69fb      	ldr	r3, [r7, #28]
 8012bc0:	f003 0307 	and.w	r3, r3, #7
 8012bc4:	2b00      	cmp	r3, #0
 8012bc6:	d00d      	beq.n	8012be4 <pvPortMalloc+0x17c>
	__asm volatile
 8012bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012bcc:	b672      	cpsid	i
 8012bce:	f383 8811 	msr	BASEPRI, r3
 8012bd2:	f3bf 8f6f 	isb	sy
 8012bd6:	f3bf 8f4f 	dsb	sy
 8012bda:	b662      	cpsie	i
 8012bdc:	60fb      	str	r3, [r7, #12]
}
 8012bde:	bf00      	nop
 8012be0:	bf00      	nop
 8012be2:	e7fd      	b.n	8012be0 <pvPortMalloc+0x178>
	return pvReturn;
 8012be4:	69fb      	ldr	r3, [r7, #28]
}
 8012be6:	4618      	mov	r0, r3
 8012be8:	3728      	adds	r7, #40	@ 0x28
 8012bea:	46bd      	mov	sp, r7
 8012bec:	bd80      	pop	{r7, pc}
 8012bee:	bf00      	nop
 8012bf0:	200246a4 	.word	0x200246a4
 8012bf4:	200246b0 	.word	0x200246b0
 8012bf8:	200246a8 	.word	0x200246a8
 8012bfc:	2002469c 	.word	0x2002469c
 8012c00:	200246ac 	.word	0x200246ac

08012c04 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8012c04:	b580      	push	{r7, lr}
 8012c06:	b086      	sub	sp, #24
 8012c08:	af00      	add	r7, sp, #0
 8012c0a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	2b00      	cmp	r3, #0
 8012c14:	d04e      	beq.n	8012cb4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8012c16:	2308      	movs	r3, #8
 8012c18:	425b      	negs	r3, r3
 8012c1a:	697a      	ldr	r2, [r7, #20]
 8012c1c:	4413      	add	r3, r2
 8012c1e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8012c20:	697b      	ldr	r3, [r7, #20]
 8012c22:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012c24:	693b      	ldr	r3, [r7, #16]
 8012c26:	685a      	ldr	r2, [r3, #4]
 8012c28:	4b24      	ldr	r3, [pc, #144]	@ (8012cbc <vPortFree+0xb8>)
 8012c2a:	681b      	ldr	r3, [r3, #0]
 8012c2c:	4013      	ands	r3, r2
 8012c2e:	2b00      	cmp	r3, #0
 8012c30:	d10d      	bne.n	8012c4e <vPortFree+0x4a>
	__asm volatile
 8012c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c36:	b672      	cpsid	i
 8012c38:	f383 8811 	msr	BASEPRI, r3
 8012c3c:	f3bf 8f6f 	isb	sy
 8012c40:	f3bf 8f4f 	dsb	sy
 8012c44:	b662      	cpsie	i
 8012c46:	60fb      	str	r3, [r7, #12]
}
 8012c48:	bf00      	nop
 8012c4a:	bf00      	nop
 8012c4c:	e7fd      	b.n	8012c4a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8012c4e:	693b      	ldr	r3, [r7, #16]
 8012c50:	681b      	ldr	r3, [r3, #0]
 8012c52:	2b00      	cmp	r3, #0
 8012c54:	d00d      	beq.n	8012c72 <vPortFree+0x6e>
	__asm volatile
 8012c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c5a:	b672      	cpsid	i
 8012c5c:	f383 8811 	msr	BASEPRI, r3
 8012c60:	f3bf 8f6f 	isb	sy
 8012c64:	f3bf 8f4f 	dsb	sy
 8012c68:	b662      	cpsie	i
 8012c6a:	60bb      	str	r3, [r7, #8]
}
 8012c6c:	bf00      	nop
 8012c6e:	bf00      	nop
 8012c70:	e7fd      	b.n	8012c6e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012c72:	693b      	ldr	r3, [r7, #16]
 8012c74:	685a      	ldr	r2, [r3, #4]
 8012c76:	4b11      	ldr	r3, [pc, #68]	@ (8012cbc <vPortFree+0xb8>)
 8012c78:	681b      	ldr	r3, [r3, #0]
 8012c7a:	4013      	ands	r3, r2
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d019      	beq.n	8012cb4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8012c80:	693b      	ldr	r3, [r7, #16]
 8012c82:	681b      	ldr	r3, [r3, #0]
 8012c84:	2b00      	cmp	r3, #0
 8012c86:	d115      	bne.n	8012cb4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012c88:	693b      	ldr	r3, [r7, #16]
 8012c8a:	685a      	ldr	r2, [r3, #4]
 8012c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8012cbc <vPortFree+0xb8>)
 8012c8e:	681b      	ldr	r3, [r3, #0]
 8012c90:	43db      	mvns	r3, r3
 8012c92:	401a      	ands	r2, r3
 8012c94:	693b      	ldr	r3, [r7, #16]
 8012c96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012c98:	f7fe f9f8 	bl	801108c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8012c9c:	693b      	ldr	r3, [r7, #16]
 8012c9e:	685a      	ldr	r2, [r3, #4]
 8012ca0:	4b07      	ldr	r3, [pc, #28]	@ (8012cc0 <vPortFree+0xbc>)
 8012ca2:	681b      	ldr	r3, [r3, #0]
 8012ca4:	4413      	add	r3, r2
 8012ca6:	4a06      	ldr	r2, [pc, #24]	@ (8012cc0 <vPortFree+0xbc>)
 8012ca8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8012caa:	6938      	ldr	r0, [r7, #16]
 8012cac:	f000 f86c 	bl	8012d88 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8012cb0:	f7fe f9fa 	bl	80110a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8012cb4:	bf00      	nop
 8012cb6:	3718      	adds	r7, #24
 8012cb8:	46bd      	mov	sp, r7
 8012cba:	bd80      	pop	{r7, pc}
 8012cbc:	200246b0 	.word	0x200246b0
 8012cc0:	200246a8 	.word	0x200246a8

08012cc4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8012cc4:	b480      	push	{r7}
 8012cc6:	b085      	sub	sp, #20
 8012cc8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8012cca:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 8012cce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8012cd0:	4b27      	ldr	r3, [pc, #156]	@ (8012d70 <prvHeapInit+0xac>)
 8012cd2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012cd4:	68fb      	ldr	r3, [r7, #12]
 8012cd6:	f003 0307 	and.w	r3, r3, #7
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	d00c      	beq.n	8012cf8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8012cde:	68fb      	ldr	r3, [r7, #12]
 8012ce0:	3307      	adds	r3, #7
 8012ce2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012ce4:	68fb      	ldr	r3, [r7, #12]
 8012ce6:	f023 0307 	bic.w	r3, r3, #7
 8012cea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8012cec:	68ba      	ldr	r2, [r7, #8]
 8012cee:	68fb      	ldr	r3, [r7, #12]
 8012cf0:	1ad3      	subs	r3, r2, r3
 8012cf2:	4a1f      	ldr	r2, [pc, #124]	@ (8012d70 <prvHeapInit+0xac>)
 8012cf4:	4413      	add	r3, r2
 8012cf6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8012cf8:	68fb      	ldr	r3, [r7, #12]
 8012cfa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012cfc:	4a1d      	ldr	r2, [pc, #116]	@ (8012d74 <prvHeapInit+0xb0>)
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8012d02:	4b1c      	ldr	r3, [pc, #112]	@ (8012d74 <prvHeapInit+0xb0>)
 8012d04:	2200      	movs	r2, #0
 8012d06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012d08:	687b      	ldr	r3, [r7, #4]
 8012d0a:	68ba      	ldr	r2, [r7, #8]
 8012d0c:	4413      	add	r3, r2
 8012d0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8012d10:	2208      	movs	r2, #8
 8012d12:	68fb      	ldr	r3, [r7, #12]
 8012d14:	1a9b      	subs	r3, r3, r2
 8012d16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012d18:	68fb      	ldr	r3, [r7, #12]
 8012d1a:	f023 0307 	bic.w	r3, r3, #7
 8012d1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8012d20:	68fb      	ldr	r3, [r7, #12]
 8012d22:	4a15      	ldr	r2, [pc, #84]	@ (8012d78 <prvHeapInit+0xb4>)
 8012d24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012d26:	4b14      	ldr	r3, [pc, #80]	@ (8012d78 <prvHeapInit+0xb4>)
 8012d28:	681b      	ldr	r3, [r3, #0]
 8012d2a:	2200      	movs	r2, #0
 8012d2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8012d2e:	4b12      	ldr	r3, [pc, #72]	@ (8012d78 <prvHeapInit+0xb4>)
 8012d30:	681b      	ldr	r3, [r3, #0]
 8012d32:	2200      	movs	r2, #0
 8012d34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012d36:	687b      	ldr	r3, [r7, #4]
 8012d38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8012d3a:	683b      	ldr	r3, [r7, #0]
 8012d3c:	68fa      	ldr	r2, [r7, #12]
 8012d3e:	1ad2      	subs	r2, r2, r3
 8012d40:	683b      	ldr	r3, [r7, #0]
 8012d42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012d44:	4b0c      	ldr	r3, [pc, #48]	@ (8012d78 <prvHeapInit+0xb4>)
 8012d46:	681a      	ldr	r2, [r3, #0]
 8012d48:	683b      	ldr	r3, [r7, #0]
 8012d4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012d4c:	683b      	ldr	r3, [r7, #0]
 8012d4e:	685b      	ldr	r3, [r3, #4]
 8012d50:	4a0a      	ldr	r2, [pc, #40]	@ (8012d7c <prvHeapInit+0xb8>)
 8012d52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012d54:	683b      	ldr	r3, [r7, #0]
 8012d56:	685b      	ldr	r3, [r3, #4]
 8012d58:	4a09      	ldr	r2, [pc, #36]	@ (8012d80 <prvHeapInit+0xbc>)
 8012d5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012d5c:	4b09      	ldr	r3, [pc, #36]	@ (8012d84 <prvHeapInit+0xc0>)
 8012d5e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8012d62:	601a      	str	r2, [r3, #0]
}
 8012d64:	bf00      	nop
 8012d66:	3714      	adds	r7, #20
 8012d68:	46bd      	mov	sp, r7
 8012d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d6e:	4770      	bx	lr
 8012d70:	2000b69c 	.word	0x2000b69c
 8012d74:	2002469c 	.word	0x2002469c
 8012d78:	200246a4 	.word	0x200246a4
 8012d7c:	200246ac 	.word	0x200246ac
 8012d80:	200246a8 	.word	0x200246a8
 8012d84:	200246b0 	.word	0x200246b0

08012d88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012d88:	b480      	push	{r7}
 8012d8a:	b085      	sub	sp, #20
 8012d8c:	af00      	add	r7, sp, #0
 8012d8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012d90:	4b28      	ldr	r3, [pc, #160]	@ (8012e34 <prvInsertBlockIntoFreeList+0xac>)
 8012d92:	60fb      	str	r3, [r7, #12]
 8012d94:	e002      	b.n	8012d9c <prvInsertBlockIntoFreeList+0x14>
 8012d96:	68fb      	ldr	r3, [r7, #12]
 8012d98:	681b      	ldr	r3, [r3, #0]
 8012d9a:	60fb      	str	r3, [r7, #12]
 8012d9c:	68fb      	ldr	r3, [r7, #12]
 8012d9e:	681b      	ldr	r3, [r3, #0]
 8012da0:	687a      	ldr	r2, [r7, #4]
 8012da2:	429a      	cmp	r2, r3
 8012da4:	d8f7      	bhi.n	8012d96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012da6:	68fb      	ldr	r3, [r7, #12]
 8012da8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8012daa:	68fb      	ldr	r3, [r7, #12]
 8012dac:	685b      	ldr	r3, [r3, #4]
 8012dae:	68ba      	ldr	r2, [r7, #8]
 8012db0:	4413      	add	r3, r2
 8012db2:	687a      	ldr	r2, [r7, #4]
 8012db4:	429a      	cmp	r2, r3
 8012db6:	d108      	bne.n	8012dca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012db8:	68fb      	ldr	r3, [r7, #12]
 8012dba:	685a      	ldr	r2, [r3, #4]
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	685b      	ldr	r3, [r3, #4]
 8012dc0:	441a      	add	r2, r3
 8012dc2:	68fb      	ldr	r3, [r7, #12]
 8012dc4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012dc6:	68fb      	ldr	r3, [r7, #12]
 8012dc8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	685b      	ldr	r3, [r3, #4]
 8012dd2:	68ba      	ldr	r2, [r7, #8]
 8012dd4:	441a      	add	r2, r3
 8012dd6:	68fb      	ldr	r3, [r7, #12]
 8012dd8:	681b      	ldr	r3, [r3, #0]
 8012dda:	429a      	cmp	r2, r3
 8012ddc:	d118      	bne.n	8012e10 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8012dde:	68fb      	ldr	r3, [r7, #12]
 8012de0:	681a      	ldr	r2, [r3, #0]
 8012de2:	4b15      	ldr	r3, [pc, #84]	@ (8012e38 <prvInsertBlockIntoFreeList+0xb0>)
 8012de4:	681b      	ldr	r3, [r3, #0]
 8012de6:	429a      	cmp	r2, r3
 8012de8:	d00d      	beq.n	8012e06 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	685a      	ldr	r2, [r3, #4]
 8012dee:	68fb      	ldr	r3, [r7, #12]
 8012df0:	681b      	ldr	r3, [r3, #0]
 8012df2:	685b      	ldr	r3, [r3, #4]
 8012df4:	441a      	add	r2, r3
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012dfa:	68fb      	ldr	r3, [r7, #12]
 8012dfc:	681b      	ldr	r3, [r3, #0]
 8012dfe:	681a      	ldr	r2, [r3, #0]
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	601a      	str	r2, [r3, #0]
 8012e04:	e008      	b.n	8012e18 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012e06:	4b0c      	ldr	r3, [pc, #48]	@ (8012e38 <prvInsertBlockIntoFreeList+0xb0>)
 8012e08:	681a      	ldr	r2, [r3, #0]
 8012e0a:	687b      	ldr	r3, [r7, #4]
 8012e0c:	601a      	str	r2, [r3, #0]
 8012e0e:	e003      	b.n	8012e18 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012e10:	68fb      	ldr	r3, [r7, #12]
 8012e12:	681a      	ldr	r2, [r3, #0]
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012e18:	68fa      	ldr	r2, [r7, #12]
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	429a      	cmp	r2, r3
 8012e1e:	d002      	beq.n	8012e26 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012e20:	68fb      	ldr	r3, [r7, #12]
 8012e22:	687a      	ldr	r2, [r7, #4]
 8012e24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012e26:	bf00      	nop
 8012e28:	3714      	adds	r7, #20
 8012e2a:	46bd      	mov	sp, r7
 8012e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e30:	4770      	bx	lr
 8012e32:	bf00      	nop
 8012e34:	2002469c 	.word	0x2002469c
 8012e38:	200246a4 	.word	0x200246a4

08012e3c <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8012e3c:	b580      	push	{r7, lr}
 8012e3e:	b084      	sub	sp, #16
 8012e40:	af00      	add	r7, sp, #0
 8012e42:	6078      	str	r0, [r7, #4]
 8012e44:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8012e46:	f007 facd 	bl	801a3e4 <sys_timeouts_sleeptime>
 8012e4a:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8012e4c:	68fb      	ldr	r3, [r7, #12]
 8012e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e52:	d10b      	bne.n	8012e6c <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8012e54:	4813      	ldr	r0, [pc, #76]	@ (8012ea4 <tcpip_timeouts_mbox_fetch+0x68>)
 8012e56:	f00a fad2 	bl	801d3fe <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8012e5a:	2200      	movs	r2, #0
 8012e5c:	6839      	ldr	r1, [r7, #0]
 8012e5e:	6878      	ldr	r0, [r7, #4]
 8012e60:	f00a fa5a 	bl	801d318 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8012e64:	480f      	ldr	r0, [pc, #60]	@ (8012ea4 <tcpip_timeouts_mbox_fetch+0x68>)
 8012e66:	f00a fabb 	bl	801d3e0 <sys_mutex_lock>
    return;
 8012e6a:	e018      	b.n	8012e9e <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8012e6c:	68fb      	ldr	r3, [r7, #12]
 8012e6e:	2b00      	cmp	r3, #0
 8012e70:	d102      	bne.n	8012e78 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8012e72:	f007 fa7d 	bl	801a370 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8012e76:	e7e6      	b.n	8012e46 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8012e78:	480a      	ldr	r0, [pc, #40]	@ (8012ea4 <tcpip_timeouts_mbox_fetch+0x68>)
 8012e7a:	f00a fac0 	bl	801d3fe <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8012e7e:	68fa      	ldr	r2, [r7, #12]
 8012e80:	6839      	ldr	r1, [r7, #0]
 8012e82:	6878      	ldr	r0, [r7, #4]
 8012e84:	f00a fa48 	bl	801d318 <sys_arch_mbox_fetch>
 8012e88:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8012e8a:	4806      	ldr	r0, [pc, #24]	@ (8012ea4 <tcpip_timeouts_mbox_fetch+0x68>)
 8012e8c:	f00a faa8 	bl	801d3e0 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8012e90:	68bb      	ldr	r3, [r7, #8]
 8012e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e96:	d102      	bne.n	8012e9e <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8012e98:	f007 fa6a 	bl	801a370 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8012e9c:	e7d3      	b.n	8012e46 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8012e9e:	3710      	adds	r7, #16
 8012ea0:	46bd      	mov	sp, r7
 8012ea2:	bd80      	pop	{r7, pc}
 8012ea4:	200246c0 	.word	0x200246c0

08012ea8 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8012ea8:	b580      	push	{r7, lr}
 8012eaa:	b084      	sub	sp, #16
 8012eac:	af00      	add	r7, sp, #0
 8012eae:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8012eb0:	4810      	ldr	r0, [pc, #64]	@ (8012ef4 <tcpip_thread+0x4c>)
 8012eb2:	f00a fa95 	bl	801d3e0 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8012eb6:	4b10      	ldr	r3, [pc, #64]	@ (8012ef8 <tcpip_thread+0x50>)
 8012eb8:	681b      	ldr	r3, [r3, #0]
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	d005      	beq.n	8012eca <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8012ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8012ef8 <tcpip_thread+0x50>)
 8012ec0:	681b      	ldr	r3, [r3, #0]
 8012ec2:	4a0e      	ldr	r2, [pc, #56]	@ (8012efc <tcpip_thread+0x54>)
 8012ec4:	6812      	ldr	r2, [r2, #0]
 8012ec6:	4610      	mov	r0, r2
 8012ec8:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8012eca:	f107 030c 	add.w	r3, r7, #12
 8012ece:	4619      	mov	r1, r3
 8012ed0:	480b      	ldr	r0, [pc, #44]	@ (8012f00 <tcpip_thread+0x58>)
 8012ed2:	f7ff ffb3 	bl	8012e3c <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8012ed6:	68fb      	ldr	r3, [r7, #12]
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d106      	bne.n	8012eea <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8012edc:	4b09      	ldr	r3, [pc, #36]	@ (8012f04 <tcpip_thread+0x5c>)
 8012ede:	2291      	movs	r2, #145	@ 0x91
 8012ee0:	4909      	ldr	r1, [pc, #36]	@ (8012f08 <tcpip_thread+0x60>)
 8012ee2:	480a      	ldr	r0, [pc, #40]	@ (8012f0c <tcpip_thread+0x64>)
 8012ee4:	f00b fab0 	bl	801e448 <iprintf>
      continue;
 8012ee8:	e003      	b.n	8012ef2 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8012eea:	68fb      	ldr	r3, [r7, #12]
 8012eec:	4618      	mov	r0, r3
 8012eee:	f000 f80f 	bl	8012f10 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8012ef2:	e7ea      	b.n	8012eca <tcpip_thread+0x22>
 8012ef4:	200246c0 	.word	0x200246c0
 8012ef8:	200246b4 	.word	0x200246b4
 8012efc:	200246b8 	.word	0x200246b8
 8012f00:	200246bc 	.word	0x200246bc
 8012f04:	0801f540 	.word	0x0801f540
 8012f08:	0801f570 	.word	0x0801f570
 8012f0c:	0801f590 	.word	0x0801f590

08012f10 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8012f10:	b580      	push	{r7, lr}
 8012f12:	b082      	sub	sp, #8
 8012f14:	af00      	add	r7, sp, #0
 8012f16:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	781b      	ldrb	r3, [r3, #0]
 8012f1c:	2b02      	cmp	r3, #2
 8012f1e:	d026      	beq.n	8012f6e <tcpip_thread_handle_msg+0x5e>
 8012f20:	2b02      	cmp	r3, #2
 8012f22:	dc2b      	bgt.n	8012f7c <tcpip_thread_handle_msg+0x6c>
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	d002      	beq.n	8012f2e <tcpip_thread_handle_msg+0x1e>
 8012f28:	2b01      	cmp	r3, #1
 8012f2a:	d015      	beq.n	8012f58 <tcpip_thread_handle_msg+0x48>
 8012f2c:	e026      	b.n	8012f7c <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8012f2e:	687b      	ldr	r3, [r7, #4]
 8012f30:	68db      	ldr	r3, [r3, #12]
 8012f32:	687a      	ldr	r2, [r7, #4]
 8012f34:	6850      	ldr	r0, [r2, #4]
 8012f36:	687a      	ldr	r2, [r7, #4]
 8012f38:	6892      	ldr	r2, [r2, #8]
 8012f3a:	4611      	mov	r1, r2
 8012f3c:	4798      	blx	r3
 8012f3e:	4603      	mov	r3, r0
 8012f40:	2b00      	cmp	r3, #0
 8012f42:	d004      	beq.n	8012f4e <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	685b      	ldr	r3, [r3, #4]
 8012f48:	4618      	mov	r0, r3
 8012f4a:	f001 fd07 	bl	801495c <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8012f4e:	6879      	ldr	r1, [r7, #4]
 8012f50:	2009      	movs	r0, #9
 8012f52:	f000 fe5f 	bl	8013c14 <memp_free>
      break;
 8012f56:	e018      	b.n	8012f8a <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	685b      	ldr	r3, [r3, #4]
 8012f5c:	687a      	ldr	r2, [r7, #4]
 8012f5e:	6892      	ldr	r2, [r2, #8]
 8012f60:	4610      	mov	r0, r2
 8012f62:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8012f64:	6879      	ldr	r1, [r7, #4]
 8012f66:	2008      	movs	r0, #8
 8012f68:	f000 fe54 	bl	8013c14 <memp_free>
      break;
 8012f6c:	e00d      	b.n	8012f8a <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	685b      	ldr	r3, [r3, #4]
 8012f72:	687a      	ldr	r2, [r7, #4]
 8012f74:	6892      	ldr	r2, [r2, #8]
 8012f76:	4610      	mov	r0, r2
 8012f78:	4798      	blx	r3
      break;
 8012f7a:	e006      	b.n	8012f8a <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8012f7c:	4b05      	ldr	r3, [pc, #20]	@ (8012f94 <tcpip_thread_handle_msg+0x84>)
 8012f7e:	22cf      	movs	r2, #207	@ 0xcf
 8012f80:	4905      	ldr	r1, [pc, #20]	@ (8012f98 <tcpip_thread_handle_msg+0x88>)
 8012f82:	4806      	ldr	r0, [pc, #24]	@ (8012f9c <tcpip_thread_handle_msg+0x8c>)
 8012f84:	f00b fa60 	bl	801e448 <iprintf>
      break;
 8012f88:	bf00      	nop
  }
}
 8012f8a:	bf00      	nop
 8012f8c:	3708      	adds	r7, #8
 8012f8e:	46bd      	mov	sp, r7
 8012f90:	bd80      	pop	{r7, pc}
 8012f92:	bf00      	nop
 8012f94:	0801f540 	.word	0x0801f540
 8012f98:	0801f570 	.word	0x0801f570
 8012f9c:	0801f590 	.word	0x0801f590

08012fa0 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8012fa0:	b580      	push	{r7, lr}
 8012fa2:	b086      	sub	sp, #24
 8012fa4:	af00      	add	r7, sp, #0
 8012fa6:	60f8      	str	r0, [r7, #12]
 8012fa8:	60b9      	str	r1, [r7, #8]
 8012faa:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8012fac:	481a      	ldr	r0, [pc, #104]	@ (8013018 <tcpip_inpkt+0x78>)
 8012fae:	f00a f9e4 	bl	801d37a <sys_mbox_valid>
 8012fb2:	4603      	mov	r3, r0
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	d105      	bne.n	8012fc4 <tcpip_inpkt+0x24>
 8012fb8:	4b18      	ldr	r3, [pc, #96]	@ (801301c <tcpip_inpkt+0x7c>)
 8012fba:	22fc      	movs	r2, #252	@ 0xfc
 8012fbc:	4918      	ldr	r1, [pc, #96]	@ (8013020 <tcpip_inpkt+0x80>)
 8012fbe:	4819      	ldr	r0, [pc, #100]	@ (8013024 <tcpip_inpkt+0x84>)
 8012fc0:	f00b fa42 	bl	801e448 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8012fc4:	2009      	movs	r0, #9
 8012fc6:	f000 fdaf 	bl	8013b28 <memp_malloc>
 8012fca:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8012fcc:	697b      	ldr	r3, [r7, #20]
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	d102      	bne.n	8012fd8 <tcpip_inpkt+0x38>
    return ERR_MEM;
 8012fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8012fd6:	e01a      	b.n	801300e <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8012fd8:	697b      	ldr	r3, [r7, #20]
 8012fda:	2200      	movs	r2, #0
 8012fdc:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8012fde:	697b      	ldr	r3, [r7, #20]
 8012fe0:	68fa      	ldr	r2, [r7, #12]
 8012fe2:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8012fe4:	697b      	ldr	r3, [r7, #20]
 8012fe6:	68ba      	ldr	r2, [r7, #8]
 8012fe8:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8012fea:	697b      	ldr	r3, [r7, #20]
 8012fec:	687a      	ldr	r2, [r7, #4]
 8012fee:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8012ff0:	6979      	ldr	r1, [r7, #20]
 8012ff2:	4809      	ldr	r0, [pc, #36]	@ (8013018 <tcpip_inpkt+0x78>)
 8012ff4:	f00a f976 	bl	801d2e4 <sys_mbox_trypost>
 8012ff8:	4603      	mov	r3, r0
 8012ffa:	2b00      	cmp	r3, #0
 8012ffc:	d006      	beq.n	801300c <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8012ffe:	6979      	ldr	r1, [r7, #20]
 8013000:	2009      	movs	r0, #9
 8013002:	f000 fe07 	bl	8013c14 <memp_free>
    return ERR_MEM;
 8013006:	f04f 33ff 	mov.w	r3, #4294967295
 801300a:	e000      	b.n	801300e <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 801300c:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 801300e:	4618      	mov	r0, r3
 8013010:	3718      	adds	r7, #24
 8013012:	46bd      	mov	sp, r7
 8013014:	bd80      	pop	{r7, pc}
 8013016:	bf00      	nop
 8013018:	200246bc 	.word	0x200246bc
 801301c:	0801f540 	.word	0x0801f540
 8013020:	0801f5b8 	.word	0x0801f5b8
 8013024:	0801f590 	.word	0x0801f590

08013028 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8013028:	b580      	push	{r7, lr}
 801302a:	b082      	sub	sp, #8
 801302c:	af00      	add	r7, sp, #0
 801302e:	6078      	str	r0, [r7, #4]
 8013030:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8013032:	683b      	ldr	r3, [r7, #0]
 8013034:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013038:	f003 0318 	and.w	r3, r3, #24
 801303c:	2b00      	cmp	r3, #0
 801303e:	d006      	beq.n	801304e <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8013040:	4a08      	ldr	r2, [pc, #32]	@ (8013064 <tcpip_input+0x3c>)
 8013042:	6839      	ldr	r1, [r7, #0]
 8013044:	6878      	ldr	r0, [r7, #4]
 8013046:	f7ff ffab 	bl	8012fa0 <tcpip_inpkt>
 801304a:	4603      	mov	r3, r0
 801304c:	e005      	b.n	801305a <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 801304e:	4a06      	ldr	r2, [pc, #24]	@ (8013068 <tcpip_input+0x40>)
 8013050:	6839      	ldr	r1, [r7, #0]
 8013052:	6878      	ldr	r0, [r7, #4]
 8013054:	f7ff ffa4 	bl	8012fa0 <tcpip_inpkt>
 8013058:	4603      	mov	r3, r0
}
 801305a:	4618      	mov	r0, r3
 801305c:	3708      	adds	r7, #8
 801305e:	46bd      	mov	sp, r7
 8013060:	bd80      	pop	{r7, pc}
 8013062:	bf00      	nop
 8013064:	0801d105 	.word	0x0801d105
 8013068:	0801c00d 	.word	0x0801c00d

0801306c <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 801306c:	b580      	push	{r7, lr}
 801306e:	b084      	sub	sp, #16
 8013070:	af00      	add	r7, sp, #0
 8013072:	6078      	str	r0, [r7, #4]
 8013074:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8013076:	4819      	ldr	r0, [pc, #100]	@ (80130dc <tcpip_try_callback+0x70>)
 8013078:	f00a f97f 	bl	801d37a <sys_mbox_valid>
 801307c:	4603      	mov	r3, r0
 801307e:	2b00      	cmp	r3, #0
 8013080:	d106      	bne.n	8013090 <tcpip_try_callback+0x24>
 8013082:	4b17      	ldr	r3, [pc, #92]	@ (80130e0 <tcpip_try_callback+0x74>)
 8013084:	f240 125d 	movw	r2, #349	@ 0x15d
 8013088:	4916      	ldr	r1, [pc, #88]	@ (80130e4 <tcpip_try_callback+0x78>)
 801308a:	4817      	ldr	r0, [pc, #92]	@ (80130e8 <tcpip_try_callback+0x7c>)
 801308c:	f00b f9dc 	bl	801e448 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8013090:	2008      	movs	r0, #8
 8013092:	f000 fd49 	bl	8013b28 <memp_malloc>
 8013096:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8013098:	68fb      	ldr	r3, [r7, #12]
 801309a:	2b00      	cmp	r3, #0
 801309c:	d102      	bne.n	80130a4 <tcpip_try_callback+0x38>
    return ERR_MEM;
 801309e:	f04f 33ff 	mov.w	r3, #4294967295
 80130a2:	e017      	b.n	80130d4 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 80130a4:	68fb      	ldr	r3, [r7, #12]
 80130a6:	2201      	movs	r2, #1
 80130a8:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 80130aa:	68fb      	ldr	r3, [r7, #12]
 80130ac:	687a      	ldr	r2, [r7, #4]
 80130ae:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 80130b0:	68fb      	ldr	r3, [r7, #12]
 80130b2:	683a      	ldr	r2, [r7, #0]
 80130b4:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80130b6:	68f9      	ldr	r1, [r7, #12]
 80130b8:	4808      	ldr	r0, [pc, #32]	@ (80130dc <tcpip_try_callback+0x70>)
 80130ba:	f00a f913 	bl	801d2e4 <sys_mbox_trypost>
 80130be:	4603      	mov	r3, r0
 80130c0:	2b00      	cmp	r3, #0
 80130c2:	d006      	beq.n	80130d2 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 80130c4:	68f9      	ldr	r1, [r7, #12]
 80130c6:	2008      	movs	r0, #8
 80130c8:	f000 fda4 	bl	8013c14 <memp_free>
    return ERR_MEM;
 80130cc:	f04f 33ff 	mov.w	r3, #4294967295
 80130d0:	e000      	b.n	80130d4 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 80130d2:	2300      	movs	r3, #0
}
 80130d4:	4618      	mov	r0, r3
 80130d6:	3710      	adds	r7, #16
 80130d8:	46bd      	mov	sp, r7
 80130da:	bd80      	pop	{r7, pc}
 80130dc:	200246bc 	.word	0x200246bc
 80130e0:	0801f540 	.word	0x0801f540
 80130e4:	0801f5b8 	.word	0x0801f5b8
 80130e8:	0801f590 	.word	0x0801f590

080130ec <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 80130ec:	b580      	push	{r7, lr}
 80130ee:	b084      	sub	sp, #16
 80130f0:	af02      	add	r7, sp, #8
 80130f2:	6078      	str	r0, [r7, #4]
 80130f4:	6039      	str	r1, [r7, #0]
  lwip_init();
 80130f6:	f000 f872 	bl	80131de <lwip_init>

  tcpip_init_done = initfunc;
 80130fa:	4a17      	ldr	r2, [pc, #92]	@ (8013158 <tcpip_init+0x6c>)
 80130fc:	687b      	ldr	r3, [r7, #4]
 80130fe:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8013100:	4a16      	ldr	r2, [pc, #88]	@ (801315c <tcpip_init+0x70>)
 8013102:	683b      	ldr	r3, [r7, #0]
 8013104:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8013106:	2106      	movs	r1, #6
 8013108:	4815      	ldr	r0, [pc, #84]	@ (8013160 <tcpip_init+0x74>)
 801310a:	f00a f8d1 	bl	801d2b0 <sys_mbox_new>
 801310e:	4603      	mov	r3, r0
 8013110:	2b00      	cmp	r3, #0
 8013112:	d006      	beq.n	8013122 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8013114:	4b13      	ldr	r3, [pc, #76]	@ (8013164 <tcpip_init+0x78>)
 8013116:	f240 2261 	movw	r2, #609	@ 0x261
 801311a:	4913      	ldr	r1, [pc, #76]	@ (8013168 <tcpip_init+0x7c>)
 801311c:	4813      	ldr	r0, [pc, #76]	@ (801316c <tcpip_init+0x80>)
 801311e:	f00b f993 	bl	801e448 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8013122:	4813      	ldr	r0, [pc, #76]	@ (8013170 <tcpip_init+0x84>)
 8013124:	f00a f946 	bl	801d3b4 <sys_mutex_new>
 8013128:	4603      	mov	r3, r0
 801312a:	2b00      	cmp	r3, #0
 801312c:	d006      	beq.n	801313c <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801312e:	4b0d      	ldr	r3, [pc, #52]	@ (8013164 <tcpip_init+0x78>)
 8013130:	f240 2265 	movw	r2, #613	@ 0x265
 8013134:	490f      	ldr	r1, [pc, #60]	@ (8013174 <tcpip_init+0x88>)
 8013136:	480d      	ldr	r0, [pc, #52]	@ (801316c <tcpip_init+0x80>)
 8013138:	f00b f986 	bl	801e448 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 801313c:	2318      	movs	r3, #24
 801313e:	9300      	str	r3, [sp, #0]
 8013140:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013144:	2200      	movs	r2, #0
 8013146:	490c      	ldr	r1, [pc, #48]	@ (8013178 <tcpip_init+0x8c>)
 8013148:	480c      	ldr	r0, [pc, #48]	@ (801317c <tcpip_init+0x90>)
 801314a:	f00a f965 	bl	801d418 <sys_thread_new>
}
 801314e:	bf00      	nop
 8013150:	3708      	adds	r7, #8
 8013152:	46bd      	mov	sp, r7
 8013154:	bd80      	pop	{r7, pc}
 8013156:	bf00      	nop
 8013158:	200246b4 	.word	0x200246b4
 801315c:	200246b8 	.word	0x200246b8
 8013160:	200246bc 	.word	0x200246bc
 8013164:	0801f540 	.word	0x0801f540
 8013168:	0801f5c8 	.word	0x0801f5c8
 801316c:	0801f590 	.word	0x0801f590
 8013170:	200246c0 	.word	0x200246c0
 8013174:	0801f5ec 	.word	0x0801f5ec
 8013178:	08012ea9 	.word	0x08012ea9
 801317c:	0801f610 	.word	0x0801f610

08013180 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8013180:	b480      	push	{r7}
 8013182:	b083      	sub	sp, #12
 8013184:	af00      	add	r7, sp, #0
 8013186:	4603      	mov	r3, r0
 8013188:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 801318a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801318e:	021b      	lsls	r3, r3, #8
 8013190:	b21a      	sxth	r2, r3
 8013192:	88fb      	ldrh	r3, [r7, #6]
 8013194:	0a1b      	lsrs	r3, r3, #8
 8013196:	b29b      	uxth	r3, r3
 8013198:	b21b      	sxth	r3, r3
 801319a:	4313      	orrs	r3, r2
 801319c:	b21b      	sxth	r3, r3
 801319e:	b29b      	uxth	r3, r3
}
 80131a0:	4618      	mov	r0, r3
 80131a2:	370c      	adds	r7, #12
 80131a4:	46bd      	mov	sp, r7
 80131a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131aa:	4770      	bx	lr

080131ac <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 80131ac:	b480      	push	{r7}
 80131ae:	b083      	sub	sp, #12
 80131b0:	af00      	add	r7, sp, #0
 80131b2:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	061a      	lsls	r2, r3, #24
 80131b8:	687b      	ldr	r3, [r7, #4]
 80131ba:	021b      	lsls	r3, r3, #8
 80131bc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80131c0:	431a      	orrs	r2, r3
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	0a1b      	lsrs	r3, r3, #8
 80131c6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80131ca:	431a      	orrs	r2, r3
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	0e1b      	lsrs	r3, r3, #24
 80131d0:	4313      	orrs	r3, r2
}
 80131d2:	4618      	mov	r0, r3
 80131d4:	370c      	adds	r7, #12
 80131d6:	46bd      	mov	sp, r7
 80131d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131dc:	4770      	bx	lr

080131de <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80131de:	b580      	push	{r7, lr}
 80131e0:	b082      	sub	sp, #8
 80131e2:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80131e4:	2300      	movs	r3, #0
 80131e6:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 80131e8:	f00a f8d8 	bl	801d39c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 80131ec:	f000 f8d4 	bl	8013398 <mem_init>
  memp_init();
 80131f0:	f000 fc2c 	bl	8013a4c <memp_init>
  pbuf_init();
  netif_init();
 80131f4:	f000 fd38 	bl	8013c68 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 80131f8:	f007 f92c 	bl	801a454 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 80131fc:	f001 fe58 	bl	8014eb0 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8013200:	f007 f86e 	bl	801a2e0 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8013204:	bf00      	nop
 8013206:	3708      	adds	r7, #8
 8013208:	46bd      	mov	sp, r7
 801320a:	bd80      	pop	{r7, pc}

0801320c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 801320c:	b480      	push	{r7}
 801320e:	b083      	sub	sp, #12
 8013210:	af00      	add	r7, sp, #0
 8013212:	4603      	mov	r3, r0
 8013214:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8013216:	4b05      	ldr	r3, [pc, #20]	@ (801322c <ptr_to_mem+0x20>)
 8013218:	681a      	ldr	r2, [r3, #0]
 801321a:	88fb      	ldrh	r3, [r7, #6]
 801321c:	4413      	add	r3, r2
}
 801321e:	4618      	mov	r0, r3
 8013220:	370c      	adds	r7, #12
 8013222:	46bd      	mov	sp, r7
 8013224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013228:	4770      	bx	lr
 801322a:	bf00      	nop
 801322c:	200246dc 	.word	0x200246dc

08013230 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8013230:	b480      	push	{r7}
 8013232:	b083      	sub	sp, #12
 8013234:	af00      	add	r7, sp, #0
 8013236:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8013238:	4b05      	ldr	r3, [pc, #20]	@ (8013250 <mem_to_ptr+0x20>)
 801323a:	681b      	ldr	r3, [r3, #0]
 801323c:	687a      	ldr	r2, [r7, #4]
 801323e:	1ad3      	subs	r3, r2, r3
 8013240:	b29b      	uxth	r3, r3
}
 8013242:	4618      	mov	r0, r3
 8013244:	370c      	adds	r7, #12
 8013246:	46bd      	mov	sp, r7
 8013248:	f85d 7b04 	ldr.w	r7, [sp], #4
 801324c:	4770      	bx	lr
 801324e:	bf00      	nop
 8013250:	200246dc 	.word	0x200246dc

08013254 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8013254:	b590      	push	{r4, r7, lr}
 8013256:	b085      	sub	sp, #20
 8013258:	af00      	add	r7, sp, #0
 801325a:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 801325c:	4b45      	ldr	r3, [pc, #276]	@ (8013374 <plug_holes+0x120>)
 801325e:	681b      	ldr	r3, [r3, #0]
 8013260:	687a      	ldr	r2, [r7, #4]
 8013262:	429a      	cmp	r2, r3
 8013264:	d206      	bcs.n	8013274 <plug_holes+0x20>
 8013266:	4b44      	ldr	r3, [pc, #272]	@ (8013378 <plug_holes+0x124>)
 8013268:	f240 12df 	movw	r2, #479	@ 0x1df
 801326c:	4943      	ldr	r1, [pc, #268]	@ (801337c <plug_holes+0x128>)
 801326e:	4844      	ldr	r0, [pc, #272]	@ (8013380 <plug_holes+0x12c>)
 8013270:	f00b f8ea 	bl	801e448 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8013274:	4b43      	ldr	r3, [pc, #268]	@ (8013384 <plug_holes+0x130>)
 8013276:	681b      	ldr	r3, [r3, #0]
 8013278:	687a      	ldr	r2, [r7, #4]
 801327a:	429a      	cmp	r2, r3
 801327c:	d306      	bcc.n	801328c <plug_holes+0x38>
 801327e:	4b3e      	ldr	r3, [pc, #248]	@ (8013378 <plug_holes+0x124>)
 8013280:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8013284:	4940      	ldr	r1, [pc, #256]	@ (8013388 <plug_holes+0x134>)
 8013286:	483e      	ldr	r0, [pc, #248]	@ (8013380 <plug_holes+0x12c>)
 8013288:	f00b f8de 	bl	801e448 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 801328c:	687b      	ldr	r3, [r7, #4]
 801328e:	791b      	ldrb	r3, [r3, #4]
 8013290:	2b00      	cmp	r3, #0
 8013292:	d006      	beq.n	80132a2 <plug_holes+0x4e>
 8013294:	4b38      	ldr	r3, [pc, #224]	@ (8013378 <plug_holes+0x124>)
 8013296:	f240 12e1 	movw	r2, #481	@ 0x1e1
 801329a:	493c      	ldr	r1, [pc, #240]	@ (801338c <plug_holes+0x138>)
 801329c:	4838      	ldr	r0, [pc, #224]	@ (8013380 <plug_holes+0x12c>)
 801329e:	f00b f8d3 	bl	801e448 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 80132a2:	687b      	ldr	r3, [r7, #4]
 80132a4:	881b      	ldrh	r3, [r3, #0]
 80132a6:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80132aa:	d906      	bls.n	80132ba <plug_holes+0x66>
 80132ac:	4b32      	ldr	r3, [pc, #200]	@ (8013378 <plug_holes+0x124>)
 80132ae:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 80132b2:	4937      	ldr	r1, [pc, #220]	@ (8013390 <plug_holes+0x13c>)
 80132b4:	4832      	ldr	r0, [pc, #200]	@ (8013380 <plug_holes+0x12c>)
 80132b6:	f00b f8c7 	bl	801e448 <iprintf>

  nmem = ptr_to_mem(mem->next);
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	881b      	ldrh	r3, [r3, #0]
 80132be:	4618      	mov	r0, r3
 80132c0:	f7ff ffa4 	bl	801320c <ptr_to_mem>
 80132c4:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 80132c6:	687a      	ldr	r2, [r7, #4]
 80132c8:	68fb      	ldr	r3, [r7, #12]
 80132ca:	429a      	cmp	r2, r3
 80132cc:	d024      	beq.n	8013318 <plug_holes+0xc4>
 80132ce:	68fb      	ldr	r3, [r7, #12]
 80132d0:	791b      	ldrb	r3, [r3, #4]
 80132d2:	2b00      	cmp	r3, #0
 80132d4:	d120      	bne.n	8013318 <plug_holes+0xc4>
 80132d6:	4b2b      	ldr	r3, [pc, #172]	@ (8013384 <plug_holes+0x130>)
 80132d8:	681b      	ldr	r3, [r3, #0]
 80132da:	68fa      	ldr	r2, [r7, #12]
 80132dc:	429a      	cmp	r2, r3
 80132de:	d01b      	beq.n	8013318 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 80132e0:	4b2c      	ldr	r3, [pc, #176]	@ (8013394 <plug_holes+0x140>)
 80132e2:	681b      	ldr	r3, [r3, #0]
 80132e4:	68fa      	ldr	r2, [r7, #12]
 80132e6:	429a      	cmp	r2, r3
 80132e8:	d102      	bne.n	80132f0 <plug_holes+0x9c>
      lfree = mem;
 80132ea:	4a2a      	ldr	r2, [pc, #168]	@ (8013394 <plug_holes+0x140>)
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 80132f0:	68fb      	ldr	r3, [r7, #12]
 80132f2:	881a      	ldrh	r2, [r3, #0]
 80132f4:	687b      	ldr	r3, [r7, #4]
 80132f6:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 80132f8:	68fb      	ldr	r3, [r7, #12]
 80132fa:	881b      	ldrh	r3, [r3, #0]
 80132fc:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013300:	d00a      	beq.n	8013318 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8013302:	68fb      	ldr	r3, [r7, #12]
 8013304:	881b      	ldrh	r3, [r3, #0]
 8013306:	4618      	mov	r0, r3
 8013308:	f7ff ff80 	bl	801320c <ptr_to_mem>
 801330c:	4604      	mov	r4, r0
 801330e:	6878      	ldr	r0, [r7, #4]
 8013310:	f7ff ff8e 	bl	8013230 <mem_to_ptr>
 8013314:	4603      	mov	r3, r0
 8013316:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	885b      	ldrh	r3, [r3, #2]
 801331c:	4618      	mov	r0, r3
 801331e:	f7ff ff75 	bl	801320c <ptr_to_mem>
 8013322:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8013324:	68ba      	ldr	r2, [r7, #8]
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	429a      	cmp	r2, r3
 801332a:	d01f      	beq.n	801336c <plug_holes+0x118>
 801332c:	68bb      	ldr	r3, [r7, #8]
 801332e:	791b      	ldrb	r3, [r3, #4]
 8013330:	2b00      	cmp	r3, #0
 8013332:	d11b      	bne.n	801336c <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8013334:	4b17      	ldr	r3, [pc, #92]	@ (8013394 <plug_holes+0x140>)
 8013336:	681b      	ldr	r3, [r3, #0]
 8013338:	687a      	ldr	r2, [r7, #4]
 801333a:	429a      	cmp	r2, r3
 801333c:	d102      	bne.n	8013344 <plug_holes+0xf0>
      lfree = pmem;
 801333e:	4a15      	ldr	r2, [pc, #84]	@ (8013394 <plug_holes+0x140>)
 8013340:	68bb      	ldr	r3, [r7, #8]
 8013342:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8013344:	687b      	ldr	r3, [r7, #4]
 8013346:	881a      	ldrh	r2, [r3, #0]
 8013348:	68bb      	ldr	r3, [r7, #8]
 801334a:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 801334c:	687b      	ldr	r3, [r7, #4]
 801334e:	881b      	ldrh	r3, [r3, #0]
 8013350:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013354:	d00a      	beq.n	801336c <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	881b      	ldrh	r3, [r3, #0]
 801335a:	4618      	mov	r0, r3
 801335c:	f7ff ff56 	bl	801320c <ptr_to_mem>
 8013360:	4604      	mov	r4, r0
 8013362:	68b8      	ldr	r0, [r7, #8]
 8013364:	f7ff ff64 	bl	8013230 <mem_to_ptr>
 8013368:	4603      	mov	r3, r0
 801336a:	8063      	strh	r3, [r4, #2]
    }
  }
}
 801336c:	bf00      	nop
 801336e:	3714      	adds	r7, #20
 8013370:	46bd      	mov	sp, r7
 8013372:	bd90      	pop	{r4, r7, pc}
 8013374:	200246dc 	.word	0x200246dc
 8013378:	0801f620 	.word	0x0801f620
 801337c:	0801f650 	.word	0x0801f650
 8013380:	0801f668 	.word	0x0801f668
 8013384:	200246e0 	.word	0x200246e0
 8013388:	0801f690 	.word	0x0801f690
 801338c:	0801f6ac 	.word	0x0801f6ac
 8013390:	0801f6c8 	.word	0x0801f6c8
 8013394:	200246e8 	.word	0x200246e8

08013398 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8013398:	b580      	push	{r7, lr}
 801339a:	b082      	sub	sp, #8
 801339c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801339e:	4b1d      	ldr	r3, [pc, #116]	@ (8013414 <mem_init+0x7c>)
 80133a0:	4a1d      	ldr	r2, [pc, #116]	@ (8013418 <mem_init+0x80>)
 80133a2:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 80133a4:	4b1b      	ldr	r3, [pc, #108]	@ (8013414 <mem_init+0x7c>)
 80133a6:	681b      	ldr	r3, [r3, #0]
 80133a8:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 80133b0:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 80133b2:	687b      	ldr	r3, [r7, #4]
 80133b4:	2200      	movs	r2, #0
 80133b6:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	2200      	movs	r2, #0
 80133bc:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 80133be:	f44f 5020 	mov.w	r0, #10240	@ 0x2800
 80133c2:	f7ff ff23 	bl	801320c <ptr_to_mem>
 80133c6:	4603      	mov	r3, r0
 80133c8:	4a14      	ldr	r2, [pc, #80]	@ (801341c <mem_init+0x84>)
 80133ca:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 80133cc:	4b13      	ldr	r3, [pc, #76]	@ (801341c <mem_init+0x84>)
 80133ce:	681b      	ldr	r3, [r3, #0]
 80133d0:	2201      	movs	r2, #1
 80133d2:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 80133d4:	4b11      	ldr	r3, [pc, #68]	@ (801341c <mem_init+0x84>)
 80133d6:	681b      	ldr	r3, [r3, #0]
 80133d8:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 80133dc:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 80133de:	4b0f      	ldr	r3, [pc, #60]	@ (801341c <mem_init+0x84>)
 80133e0:	681b      	ldr	r3, [r3, #0]
 80133e2:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 80133e6:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 80133e8:	4b0a      	ldr	r3, [pc, #40]	@ (8013414 <mem_init+0x7c>)
 80133ea:	681b      	ldr	r3, [r3, #0]
 80133ec:	4a0c      	ldr	r2, [pc, #48]	@ (8013420 <mem_init+0x88>)
 80133ee:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 80133f0:	480c      	ldr	r0, [pc, #48]	@ (8013424 <mem_init+0x8c>)
 80133f2:	f009 ffdf 	bl	801d3b4 <sys_mutex_new>
 80133f6:	4603      	mov	r3, r0
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d006      	beq.n	801340a <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 80133fc:	4b0a      	ldr	r3, [pc, #40]	@ (8013428 <mem_init+0x90>)
 80133fe:	f240 221f 	movw	r2, #543	@ 0x21f
 8013402:	490a      	ldr	r1, [pc, #40]	@ (801342c <mem_init+0x94>)
 8013404:	480a      	ldr	r0, [pc, #40]	@ (8013430 <mem_init+0x98>)
 8013406:	f00b f81f 	bl	801e448 <iprintf>
  }
}
 801340a:	bf00      	nop
 801340c:	3708      	adds	r7, #8
 801340e:	46bd      	mov	sp, r7
 8013410:	bd80      	pop	{r7, pc}
 8013412:	bf00      	nop
 8013414:	200246dc 	.word	0x200246dc
 8013418:	20048000 	.word	0x20048000
 801341c:	200246e0 	.word	0x200246e0
 8013420:	200246e8 	.word	0x200246e8
 8013424:	200246e4 	.word	0x200246e4
 8013428:	0801f620 	.word	0x0801f620
 801342c:	0801f6f4 	.word	0x0801f6f4
 8013430:	0801f668 	.word	0x0801f668

08013434 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8013434:	b580      	push	{r7, lr}
 8013436:	b086      	sub	sp, #24
 8013438:	af00      	add	r7, sp, #0
 801343a:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 801343c:	6878      	ldr	r0, [r7, #4]
 801343e:	f7ff fef7 	bl	8013230 <mem_to_ptr>
 8013442:	4603      	mov	r3, r0
 8013444:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8013446:	687b      	ldr	r3, [r7, #4]
 8013448:	881b      	ldrh	r3, [r3, #0]
 801344a:	4618      	mov	r0, r3
 801344c:	f7ff fede 	bl	801320c <ptr_to_mem>
 8013450:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8013452:	687b      	ldr	r3, [r7, #4]
 8013454:	885b      	ldrh	r3, [r3, #2]
 8013456:	4618      	mov	r0, r3
 8013458:	f7ff fed8 	bl	801320c <ptr_to_mem>
 801345c:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801345e:	687b      	ldr	r3, [r7, #4]
 8013460:	881b      	ldrh	r3, [r3, #0]
 8013462:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013466:	d818      	bhi.n	801349a <mem_link_valid+0x66>
 8013468:	687b      	ldr	r3, [r7, #4]
 801346a:	885b      	ldrh	r3, [r3, #2]
 801346c:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013470:	d813      	bhi.n	801349a <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8013476:	8afa      	ldrh	r2, [r7, #22]
 8013478:	429a      	cmp	r2, r3
 801347a:	d004      	beq.n	8013486 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801347c:	68fb      	ldr	r3, [r7, #12]
 801347e:	881b      	ldrh	r3, [r3, #0]
 8013480:	8afa      	ldrh	r2, [r7, #22]
 8013482:	429a      	cmp	r2, r3
 8013484:	d109      	bne.n	801349a <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8013486:	4b08      	ldr	r3, [pc, #32]	@ (80134a8 <mem_link_valid+0x74>)
 8013488:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801348a:	693a      	ldr	r2, [r7, #16]
 801348c:	429a      	cmp	r2, r3
 801348e:	d006      	beq.n	801349e <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8013490:	693b      	ldr	r3, [r7, #16]
 8013492:	885b      	ldrh	r3, [r3, #2]
 8013494:	8afa      	ldrh	r2, [r7, #22]
 8013496:	429a      	cmp	r2, r3
 8013498:	d001      	beq.n	801349e <mem_link_valid+0x6a>
    return 0;
 801349a:	2300      	movs	r3, #0
 801349c:	e000      	b.n	80134a0 <mem_link_valid+0x6c>
  }
  return 1;
 801349e:	2301      	movs	r3, #1
}
 80134a0:	4618      	mov	r0, r3
 80134a2:	3718      	adds	r7, #24
 80134a4:	46bd      	mov	sp, r7
 80134a6:	bd80      	pop	{r7, pc}
 80134a8:	200246e0 	.word	0x200246e0

080134ac <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 80134ac:	b580      	push	{r7, lr}
 80134ae:	b088      	sub	sp, #32
 80134b0:	af00      	add	r7, sp, #0
 80134b2:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	2b00      	cmp	r3, #0
 80134b8:	d070      	beq.n	801359c <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	f003 0303 	and.w	r3, r3, #3
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d00d      	beq.n	80134e0 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 80134c4:	4b37      	ldr	r3, [pc, #220]	@ (80135a4 <mem_free+0xf8>)
 80134c6:	f240 2273 	movw	r2, #627	@ 0x273
 80134ca:	4937      	ldr	r1, [pc, #220]	@ (80135a8 <mem_free+0xfc>)
 80134cc:	4837      	ldr	r0, [pc, #220]	@ (80135ac <mem_free+0x100>)
 80134ce:	f00a ffbb 	bl	801e448 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80134d2:	f009 ffc1 	bl	801d458 <sys_arch_protect>
 80134d6:	60f8      	str	r0, [r7, #12]
 80134d8:	68f8      	ldr	r0, [r7, #12]
 80134da:	f009 ffcb 	bl	801d474 <sys_arch_unprotect>
    return;
 80134de:	e05e      	b.n	801359e <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	3b08      	subs	r3, #8
 80134e4:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 80134e6:	4b32      	ldr	r3, [pc, #200]	@ (80135b0 <mem_free+0x104>)
 80134e8:	681b      	ldr	r3, [r3, #0]
 80134ea:	69fa      	ldr	r2, [r7, #28]
 80134ec:	429a      	cmp	r2, r3
 80134ee:	d306      	bcc.n	80134fe <mem_free+0x52>
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	f103 020c 	add.w	r2, r3, #12
 80134f6:	4b2f      	ldr	r3, [pc, #188]	@ (80135b4 <mem_free+0x108>)
 80134f8:	681b      	ldr	r3, [r3, #0]
 80134fa:	429a      	cmp	r2, r3
 80134fc:	d90d      	bls.n	801351a <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 80134fe:	4b29      	ldr	r3, [pc, #164]	@ (80135a4 <mem_free+0xf8>)
 8013500:	f240 227f 	movw	r2, #639	@ 0x27f
 8013504:	492c      	ldr	r1, [pc, #176]	@ (80135b8 <mem_free+0x10c>)
 8013506:	4829      	ldr	r0, [pc, #164]	@ (80135ac <mem_free+0x100>)
 8013508:	f00a ff9e 	bl	801e448 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801350c:	f009 ffa4 	bl	801d458 <sys_arch_protect>
 8013510:	6138      	str	r0, [r7, #16]
 8013512:	6938      	ldr	r0, [r7, #16]
 8013514:	f009 ffae 	bl	801d474 <sys_arch_unprotect>
    return;
 8013518:	e041      	b.n	801359e <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 801351a:	4828      	ldr	r0, [pc, #160]	@ (80135bc <mem_free+0x110>)
 801351c:	f009 ff60 	bl	801d3e0 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8013520:	69fb      	ldr	r3, [r7, #28]
 8013522:	791b      	ldrb	r3, [r3, #4]
 8013524:	2b00      	cmp	r3, #0
 8013526:	d110      	bne.n	801354a <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8013528:	4b1e      	ldr	r3, [pc, #120]	@ (80135a4 <mem_free+0xf8>)
 801352a:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 801352e:	4924      	ldr	r1, [pc, #144]	@ (80135c0 <mem_free+0x114>)
 8013530:	481e      	ldr	r0, [pc, #120]	@ (80135ac <mem_free+0x100>)
 8013532:	f00a ff89 	bl	801e448 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8013536:	4821      	ldr	r0, [pc, #132]	@ (80135bc <mem_free+0x110>)
 8013538:	f009 ff61 	bl	801d3fe <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801353c:	f009 ff8c 	bl	801d458 <sys_arch_protect>
 8013540:	6178      	str	r0, [r7, #20]
 8013542:	6978      	ldr	r0, [r7, #20]
 8013544:	f009 ff96 	bl	801d474 <sys_arch_unprotect>
    return;
 8013548:	e029      	b.n	801359e <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 801354a:	69f8      	ldr	r0, [r7, #28]
 801354c:	f7ff ff72 	bl	8013434 <mem_link_valid>
 8013550:	4603      	mov	r3, r0
 8013552:	2b00      	cmp	r3, #0
 8013554:	d110      	bne.n	8013578 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8013556:	4b13      	ldr	r3, [pc, #76]	@ (80135a4 <mem_free+0xf8>)
 8013558:	f240 2295 	movw	r2, #661	@ 0x295
 801355c:	4919      	ldr	r1, [pc, #100]	@ (80135c4 <mem_free+0x118>)
 801355e:	4813      	ldr	r0, [pc, #76]	@ (80135ac <mem_free+0x100>)
 8013560:	f00a ff72 	bl	801e448 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8013564:	4815      	ldr	r0, [pc, #84]	@ (80135bc <mem_free+0x110>)
 8013566:	f009 ff4a 	bl	801d3fe <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801356a:	f009 ff75 	bl	801d458 <sys_arch_protect>
 801356e:	61b8      	str	r0, [r7, #24]
 8013570:	69b8      	ldr	r0, [r7, #24]
 8013572:	f009 ff7f 	bl	801d474 <sys_arch_unprotect>
    return;
 8013576:	e012      	b.n	801359e <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8013578:	69fb      	ldr	r3, [r7, #28]
 801357a:	2200      	movs	r2, #0
 801357c:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 801357e:	4b12      	ldr	r3, [pc, #72]	@ (80135c8 <mem_free+0x11c>)
 8013580:	681b      	ldr	r3, [r3, #0]
 8013582:	69fa      	ldr	r2, [r7, #28]
 8013584:	429a      	cmp	r2, r3
 8013586:	d202      	bcs.n	801358e <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8013588:	4a0f      	ldr	r2, [pc, #60]	@ (80135c8 <mem_free+0x11c>)
 801358a:	69fb      	ldr	r3, [r7, #28]
 801358c:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 801358e:	69f8      	ldr	r0, [r7, #28]
 8013590:	f7ff fe60 	bl	8013254 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8013594:	4809      	ldr	r0, [pc, #36]	@ (80135bc <mem_free+0x110>)
 8013596:	f009 ff32 	bl	801d3fe <sys_mutex_unlock>
 801359a:	e000      	b.n	801359e <mem_free+0xf2>
    return;
 801359c:	bf00      	nop
}
 801359e:	3720      	adds	r7, #32
 80135a0:	46bd      	mov	sp, r7
 80135a2:	bd80      	pop	{r7, pc}
 80135a4:	0801f620 	.word	0x0801f620
 80135a8:	0801f710 	.word	0x0801f710
 80135ac:	0801f668 	.word	0x0801f668
 80135b0:	200246dc 	.word	0x200246dc
 80135b4:	200246e0 	.word	0x200246e0
 80135b8:	0801f734 	.word	0x0801f734
 80135bc:	200246e4 	.word	0x200246e4
 80135c0:	0801f750 	.word	0x0801f750
 80135c4:	0801f778 	.word	0x0801f778
 80135c8:	200246e8 	.word	0x200246e8

080135cc <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 80135cc:	b580      	push	{r7, lr}
 80135ce:	b088      	sub	sp, #32
 80135d0:	af00      	add	r7, sp, #0
 80135d2:	6078      	str	r0, [r7, #4]
 80135d4:	460b      	mov	r3, r1
 80135d6:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 80135d8:	887b      	ldrh	r3, [r7, #2]
 80135da:	3303      	adds	r3, #3
 80135dc:	b29b      	uxth	r3, r3
 80135de:	f023 0303 	bic.w	r3, r3, #3
 80135e2:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 80135e4:	8bfb      	ldrh	r3, [r7, #30]
 80135e6:	2b0b      	cmp	r3, #11
 80135e8:	d801      	bhi.n	80135ee <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 80135ea:	230c      	movs	r3, #12
 80135ec:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 80135ee:	8bfb      	ldrh	r3, [r7, #30]
 80135f0:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80135f4:	d803      	bhi.n	80135fe <mem_trim+0x32>
 80135f6:	8bfa      	ldrh	r2, [r7, #30]
 80135f8:	887b      	ldrh	r3, [r7, #2]
 80135fa:	429a      	cmp	r2, r3
 80135fc:	d201      	bcs.n	8013602 <mem_trim+0x36>
    return NULL;
 80135fe:	2300      	movs	r3, #0
 8013600:	e0d8      	b.n	80137b4 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8013602:	4b6e      	ldr	r3, [pc, #440]	@ (80137bc <mem_trim+0x1f0>)
 8013604:	681b      	ldr	r3, [r3, #0]
 8013606:	687a      	ldr	r2, [r7, #4]
 8013608:	429a      	cmp	r2, r3
 801360a:	d304      	bcc.n	8013616 <mem_trim+0x4a>
 801360c:	4b6c      	ldr	r3, [pc, #432]	@ (80137c0 <mem_trim+0x1f4>)
 801360e:	681b      	ldr	r3, [r3, #0]
 8013610:	687a      	ldr	r2, [r7, #4]
 8013612:	429a      	cmp	r2, r3
 8013614:	d306      	bcc.n	8013624 <mem_trim+0x58>
 8013616:	4b6b      	ldr	r3, [pc, #428]	@ (80137c4 <mem_trim+0x1f8>)
 8013618:	f240 22d1 	movw	r2, #721	@ 0x2d1
 801361c:	496a      	ldr	r1, [pc, #424]	@ (80137c8 <mem_trim+0x1fc>)
 801361e:	486b      	ldr	r0, [pc, #428]	@ (80137cc <mem_trim+0x200>)
 8013620:	f00a ff12 	bl	801e448 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8013624:	4b65      	ldr	r3, [pc, #404]	@ (80137bc <mem_trim+0x1f0>)
 8013626:	681b      	ldr	r3, [r3, #0]
 8013628:	687a      	ldr	r2, [r7, #4]
 801362a:	429a      	cmp	r2, r3
 801362c:	d304      	bcc.n	8013638 <mem_trim+0x6c>
 801362e:	4b64      	ldr	r3, [pc, #400]	@ (80137c0 <mem_trim+0x1f4>)
 8013630:	681b      	ldr	r3, [r3, #0]
 8013632:	687a      	ldr	r2, [r7, #4]
 8013634:	429a      	cmp	r2, r3
 8013636:	d307      	bcc.n	8013648 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013638:	f009 ff0e 	bl	801d458 <sys_arch_protect>
 801363c:	60b8      	str	r0, [r7, #8]
 801363e:	68b8      	ldr	r0, [r7, #8]
 8013640:	f009 ff18 	bl	801d474 <sys_arch_unprotect>
    return rmem;
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	e0b5      	b.n	80137b4 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	3b08      	subs	r3, #8
 801364c:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 801364e:	69b8      	ldr	r0, [r7, #24]
 8013650:	f7ff fdee 	bl	8013230 <mem_to_ptr>
 8013654:	4603      	mov	r3, r0
 8013656:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8013658:	69bb      	ldr	r3, [r7, #24]
 801365a:	881a      	ldrh	r2, [r3, #0]
 801365c:	8afb      	ldrh	r3, [r7, #22]
 801365e:	1ad3      	subs	r3, r2, r3
 8013660:	b29b      	uxth	r3, r3
 8013662:	3b08      	subs	r3, #8
 8013664:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8013666:	8bfa      	ldrh	r2, [r7, #30]
 8013668:	8abb      	ldrh	r3, [r7, #20]
 801366a:	429a      	cmp	r2, r3
 801366c:	d906      	bls.n	801367c <mem_trim+0xb0>
 801366e:	4b55      	ldr	r3, [pc, #340]	@ (80137c4 <mem_trim+0x1f8>)
 8013670:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 8013674:	4956      	ldr	r1, [pc, #344]	@ (80137d0 <mem_trim+0x204>)
 8013676:	4855      	ldr	r0, [pc, #340]	@ (80137cc <mem_trim+0x200>)
 8013678:	f00a fee6 	bl	801e448 <iprintf>
  if (newsize > size) {
 801367c:	8bfa      	ldrh	r2, [r7, #30]
 801367e:	8abb      	ldrh	r3, [r7, #20]
 8013680:	429a      	cmp	r2, r3
 8013682:	d901      	bls.n	8013688 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8013684:	2300      	movs	r3, #0
 8013686:	e095      	b.n	80137b4 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8013688:	8bfa      	ldrh	r2, [r7, #30]
 801368a:	8abb      	ldrh	r3, [r7, #20]
 801368c:	429a      	cmp	r2, r3
 801368e:	d101      	bne.n	8013694 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8013690:	687b      	ldr	r3, [r7, #4]
 8013692:	e08f      	b.n	80137b4 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8013694:	484f      	ldr	r0, [pc, #316]	@ (80137d4 <mem_trim+0x208>)
 8013696:	f009 fea3 	bl	801d3e0 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 801369a:	69bb      	ldr	r3, [r7, #24]
 801369c:	881b      	ldrh	r3, [r3, #0]
 801369e:	4618      	mov	r0, r3
 80136a0:	f7ff fdb4 	bl	801320c <ptr_to_mem>
 80136a4:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 80136a6:	693b      	ldr	r3, [r7, #16]
 80136a8:	791b      	ldrb	r3, [r3, #4]
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d13f      	bne.n	801372e <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80136ae:	69bb      	ldr	r3, [r7, #24]
 80136b0:	881b      	ldrh	r3, [r3, #0]
 80136b2:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80136b6:	d106      	bne.n	80136c6 <mem_trim+0xfa>
 80136b8:	4b42      	ldr	r3, [pc, #264]	@ (80137c4 <mem_trim+0x1f8>)
 80136ba:	f240 22f5 	movw	r2, #757	@ 0x2f5
 80136be:	4946      	ldr	r1, [pc, #280]	@ (80137d8 <mem_trim+0x20c>)
 80136c0:	4842      	ldr	r0, [pc, #264]	@ (80137cc <mem_trim+0x200>)
 80136c2:	f00a fec1 	bl	801e448 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 80136c6:	693b      	ldr	r3, [r7, #16]
 80136c8:	881b      	ldrh	r3, [r3, #0]
 80136ca:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80136cc:	8afa      	ldrh	r2, [r7, #22]
 80136ce:	8bfb      	ldrh	r3, [r7, #30]
 80136d0:	4413      	add	r3, r2
 80136d2:	b29b      	uxth	r3, r3
 80136d4:	3308      	adds	r3, #8
 80136d6:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 80136d8:	4b40      	ldr	r3, [pc, #256]	@ (80137dc <mem_trim+0x210>)
 80136da:	681b      	ldr	r3, [r3, #0]
 80136dc:	693a      	ldr	r2, [r7, #16]
 80136de:	429a      	cmp	r2, r3
 80136e0:	d106      	bne.n	80136f0 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 80136e2:	89fb      	ldrh	r3, [r7, #14]
 80136e4:	4618      	mov	r0, r3
 80136e6:	f7ff fd91 	bl	801320c <ptr_to_mem>
 80136ea:	4603      	mov	r3, r0
 80136ec:	4a3b      	ldr	r2, [pc, #236]	@ (80137dc <mem_trim+0x210>)
 80136ee:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 80136f0:	89fb      	ldrh	r3, [r7, #14]
 80136f2:	4618      	mov	r0, r3
 80136f4:	f7ff fd8a 	bl	801320c <ptr_to_mem>
 80136f8:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 80136fa:	693b      	ldr	r3, [r7, #16]
 80136fc:	2200      	movs	r2, #0
 80136fe:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8013700:	693b      	ldr	r3, [r7, #16]
 8013702:	89ba      	ldrh	r2, [r7, #12]
 8013704:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8013706:	693b      	ldr	r3, [r7, #16]
 8013708:	8afa      	ldrh	r2, [r7, #22]
 801370a:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 801370c:	69bb      	ldr	r3, [r7, #24]
 801370e:	89fa      	ldrh	r2, [r7, #14]
 8013710:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8013712:	693b      	ldr	r3, [r7, #16]
 8013714:	881b      	ldrh	r3, [r3, #0]
 8013716:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 801371a:	d047      	beq.n	80137ac <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801371c:	693b      	ldr	r3, [r7, #16]
 801371e:	881b      	ldrh	r3, [r3, #0]
 8013720:	4618      	mov	r0, r3
 8013722:	f7ff fd73 	bl	801320c <ptr_to_mem>
 8013726:	4602      	mov	r2, r0
 8013728:	89fb      	ldrh	r3, [r7, #14]
 801372a:	8053      	strh	r3, [r2, #2]
 801372c:	e03e      	b.n	80137ac <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 801372e:	8bfb      	ldrh	r3, [r7, #30]
 8013730:	f103 0214 	add.w	r2, r3, #20
 8013734:	8abb      	ldrh	r3, [r7, #20]
 8013736:	429a      	cmp	r2, r3
 8013738:	d838      	bhi.n	80137ac <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801373a:	8afa      	ldrh	r2, [r7, #22]
 801373c:	8bfb      	ldrh	r3, [r7, #30]
 801373e:	4413      	add	r3, r2
 8013740:	b29b      	uxth	r3, r3
 8013742:	3308      	adds	r3, #8
 8013744:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8013746:	69bb      	ldr	r3, [r7, #24]
 8013748:	881b      	ldrh	r3, [r3, #0]
 801374a:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 801374e:	d106      	bne.n	801375e <mem_trim+0x192>
 8013750:	4b1c      	ldr	r3, [pc, #112]	@ (80137c4 <mem_trim+0x1f8>)
 8013752:	f240 3216 	movw	r2, #790	@ 0x316
 8013756:	4920      	ldr	r1, [pc, #128]	@ (80137d8 <mem_trim+0x20c>)
 8013758:	481c      	ldr	r0, [pc, #112]	@ (80137cc <mem_trim+0x200>)
 801375a:	f00a fe75 	bl	801e448 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 801375e:	89fb      	ldrh	r3, [r7, #14]
 8013760:	4618      	mov	r0, r3
 8013762:	f7ff fd53 	bl	801320c <ptr_to_mem>
 8013766:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8013768:	4b1c      	ldr	r3, [pc, #112]	@ (80137dc <mem_trim+0x210>)
 801376a:	681b      	ldr	r3, [r3, #0]
 801376c:	693a      	ldr	r2, [r7, #16]
 801376e:	429a      	cmp	r2, r3
 8013770:	d202      	bcs.n	8013778 <mem_trim+0x1ac>
      lfree = mem2;
 8013772:	4a1a      	ldr	r2, [pc, #104]	@ (80137dc <mem_trim+0x210>)
 8013774:	693b      	ldr	r3, [r7, #16]
 8013776:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8013778:	693b      	ldr	r3, [r7, #16]
 801377a:	2200      	movs	r2, #0
 801377c:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 801377e:	69bb      	ldr	r3, [r7, #24]
 8013780:	881a      	ldrh	r2, [r3, #0]
 8013782:	693b      	ldr	r3, [r7, #16]
 8013784:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8013786:	693b      	ldr	r3, [r7, #16]
 8013788:	8afa      	ldrh	r2, [r7, #22]
 801378a:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 801378c:	69bb      	ldr	r3, [r7, #24]
 801378e:	89fa      	ldrh	r2, [r7, #14]
 8013790:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8013792:	693b      	ldr	r3, [r7, #16]
 8013794:	881b      	ldrh	r3, [r3, #0]
 8013796:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 801379a:	d007      	beq.n	80137ac <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801379c:	693b      	ldr	r3, [r7, #16]
 801379e:	881b      	ldrh	r3, [r3, #0]
 80137a0:	4618      	mov	r0, r3
 80137a2:	f7ff fd33 	bl	801320c <ptr_to_mem>
 80137a6:	4602      	mov	r2, r0
 80137a8:	89fb      	ldrh	r3, [r7, #14]
 80137aa:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 80137ac:	4809      	ldr	r0, [pc, #36]	@ (80137d4 <mem_trim+0x208>)
 80137ae:	f009 fe26 	bl	801d3fe <sys_mutex_unlock>
  return rmem;
 80137b2:	687b      	ldr	r3, [r7, #4]
}
 80137b4:	4618      	mov	r0, r3
 80137b6:	3720      	adds	r7, #32
 80137b8:	46bd      	mov	sp, r7
 80137ba:	bd80      	pop	{r7, pc}
 80137bc:	200246dc 	.word	0x200246dc
 80137c0:	200246e0 	.word	0x200246e0
 80137c4:	0801f620 	.word	0x0801f620
 80137c8:	0801f7ac 	.word	0x0801f7ac
 80137cc:	0801f668 	.word	0x0801f668
 80137d0:	0801f7c4 	.word	0x0801f7c4
 80137d4:	200246e4 	.word	0x200246e4
 80137d8:	0801f7e4 	.word	0x0801f7e4
 80137dc:	200246e8 	.word	0x200246e8

080137e0 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 80137e0:	b580      	push	{r7, lr}
 80137e2:	b088      	sub	sp, #32
 80137e4:	af00      	add	r7, sp, #0
 80137e6:	4603      	mov	r3, r0
 80137e8:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 80137ea:	88fb      	ldrh	r3, [r7, #6]
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d101      	bne.n	80137f4 <mem_malloc+0x14>
    return NULL;
 80137f0:	2300      	movs	r3, #0
 80137f2:	e0e2      	b.n	80139ba <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 80137f4:	88fb      	ldrh	r3, [r7, #6]
 80137f6:	3303      	adds	r3, #3
 80137f8:	b29b      	uxth	r3, r3
 80137fa:	f023 0303 	bic.w	r3, r3, #3
 80137fe:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8013800:	8bbb      	ldrh	r3, [r7, #28]
 8013802:	2b0b      	cmp	r3, #11
 8013804:	d801      	bhi.n	801380a <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8013806:	230c      	movs	r3, #12
 8013808:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 801380a:	8bbb      	ldrh	r3, [r7, #28]
 801380c:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013810:	d803      	bhi.n	801381a <mem_malloc+0x3a>
 8013812:	8bba      	ldrh	r2, [r7, #28]
 8013814:	88fb      	ldrh	r3, [r7, #6]
 8013816:	429a      	cmp	r2, r3
 8013818:	d201      	bcs.n	801381e <mem_malloc+0x3e>
    return NULL;
 801381a:	2300      	movs	r3, #0
 801381c:	e0cd      	b.n	80139ba <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 801381e:	4869      	ldr	r0, [pc, #420]	@ (80139c4 <mem_malloc+0x1e4>)
 8013820:	f009 fdde 	bl	801d3e0 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8013824:	4b68      	ldr	r3, [pc, #416]	@ (80139c8 <mem_malloc+0x1e8>)
 8013826:	681b      	ldr	r3, [r3, #0]
 8013828:	4618      	mov	r0, r3
 801382a:	f7ff fd01 	bl	8013230 <mem_to_ptr>
 801382e:	4603      	mov	r3, r0
 8013830:	83fb      	strh	r3, [r7, #30]
 8013832:	e0b7      	b.n	80139a4 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8013834:	8bfb      	ldrh	r3, [r7, #30]
 8013836:	4618      	mov	r0, r3
 8013838:	f7ff fce8 	bl	801320c <ptr_to_mem>
 801383c:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 801383e:	697b      	ldr	r3, [r7, #20]
 8013840:	791b      	ldrb	r3, [r3, #4]
 8013842:	2b00      	cmp	r3, #0
 8013844:	f040 80a7 	bne.w	8013996 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8013848:	697b      	ldr	r3, [r7, #20]
 801384a:	881b      	ldrh	r3, [r3, #0]
 801384c:	461a      	mov	r2, r3
 801384e:	8bfb      	ldrh	r3, [r7, #30]
 8013850:	1ad3      	subs	r3, r2, r3
 8013852:	f1a3 0208 	sub.w	r2, r3, #8
 8013856:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8013858:	429a      	cmp	r2, r3
 801385a:	f0c0 809c 	bcc.w	8013996 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 801385e:	697b      	ldr	r3, [r7, #20]
 8013860:	881b      	ldrh	r3, [r3, #0]
 8013862:	461a      	mov	r2, r3
 8013864:	8bfb      	ldrh	r3, [r7, #30]
 8013866:	1ad3      	subs	r3, r2, r3
 8013868:	f1a3 0208 	sub.w	r2, r3, #8
 801386c:	8bbb      	ldrh	r3, [r7, #28]
 801386e:	3314      	adds	r3, #20
 8013870:	429a      	cmp	r2, r3
 8013872:	d333      	bcc.n	80138dc <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8013874:	8bfa      	ldrh	r2, [r7, #30]
 8013876:	8bbb      	ldrh	r3, [r7, #28]
 8013878:	4413      	add	r3, r2
 801387a:	b29b      	uxth	r3, r3
 801387c:	3308      	adds	r3, #8
 801387e:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8013880:	8a7b      	ldrh	r3, [r7, #18]
 8013882:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013886:	d106      	bne.n	8013896 <mem_malloc+0xb6>
 8013888:	4b50      	ldr	r3, [pc, #320]	@ (80139cc <mem_malloc+0x1ec>)
 801388a:	f240 3287 	movw	r2, #903	@ 0x387
 801388e:	4950      	ldr	r1, [pc, #320]	@ (80139d0 <mem_malloc+0x1f0>)
 8013890:	4850      	ldr	r0, [pc, #320]	@ (80139d4 <mem_malloc+0x1f4>)
 8013892:	f00a fdd9 	bl	801e448 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8013896:	8a7b      	ldrh	r3, [r7, #18]
 8013898:	4618      	mov	r0, r3
 801389a:	f7ff fcb7 	bl	801320c <ptr_to_mem>
 801389e:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 80138a0:	68fb      	ldr	r3, [r7, #12]
 80138a2:	2200      	movs	r2, #0
 80138a4:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 80138a6:	697b      	ldr	r3, [r7, #20]
 80138a8:	881a      	ldrh	r2, [r3, #0]
 80138aa:	68fb      	ldr	r3, [r7, #12]
 80138ac:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 80138ae:	68fb      	ldr	r3, [r7, #12]
 80138b0:	8bfa      	ldrh	r2, [r7, #30]
 80138b2:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 80138b4:	697b      	ldr	r3, [r7, #20]
 80138b6:	8a7a      	ldrh	r2, [r7, #18]
 80138b8:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 80138ba:	697b      	ldr	r3, [r7, #20]
 80138bc:	2201      	movs	r2, #1
 80138be:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 80138c0:	68fb      	ldr	r3, [r7, #12]
 80138c2:	881b      	ldrh	r3, [r3, #0]
 80138c4:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80138c8:	d00b      	beq.n	80138e2 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 80138ca:	68fb      	ldr	r3, [r7, #12]
 80138cc:	881b      	ldrh	r3, [r3, #0]
 80138ce:	4618      	mov	r0, r3
 80138d0:	f7ff fc9c 	bl	801320c <ptr_to_mem>
 80138d4:	4602      	mov	r2, r0
 80138d6:	8a7b      	ldrh	r3, [r7, #18]
 80138d8:	8053      	strh	r3, [r2, #2]
 80138da:	e002      	b.n	80138e2 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 80138dc:	697b      	ldr	r3, [r7, #20]
 80138de:	2201      	movs	r2, #1
 80138e0:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 80138e2:	4b39      	ldr	r3, [pc, #228]	@ (80139c8 <mem_malloc+0x1e8>)
 80138e4:	681b      	ldr	r3, [r3, #0]
 80138e6:	697a      	ldr	r2, [r7, #20]
 80138e8:	429a      	cmp	r2, r3
 80138ea:	d127      	bne.n	801393c <mem_malloc+0x15c>
          struct mem *cur = lfree;
 80138ec:	4b36      	ldr	r3, [pc, #216]	@ (80139c8 <mem_malloc+0x1e8>)
 80138ee:	681b      	ldr	r3, [r3, #0]
 80138f0:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 80138f2:	e005      	b.n	8013900 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 80138f4:	69bb      	ldr	r3, [r7, #24]
 80138f6:	881b      	ldrh	r3, [r3, #0]
 80138f8:	4618      	mov	r0, r3
 80138fa:	f7ff fc87 	bl	801320c <ptr_to_mem>
 80138fe:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8013900:	69bb      	ldr	r3, [r7, #24]
 8013902:	791b      	ldrb	r3, [r3, #4]
 8013904:	2b00      	cmp	r3, #0
 8013906:	d004      	beq.n	8013912 <mem_malloc+0x132>
 8013908:	4b33      	ldr	r3, [pc, #204]	@ (80139d8 <mem_malloc+0x1f8>)
 801390a:	681b      	ldr	r3, [r3, #0]
 801390c:	69ba      	ldr	r2, [r7, #24]
 801390e:	429a      	cmp	r2, r3
 8013910:	d1f0      	bne.n	80138f4 <mem_malloc+0x114>
          }
          lfree = cur;
 8013912:	4a2d      	ldr	r2, [pc, #180]	@ (80139c8 <mem_malloc+0x1e8>)
 8013914:	69bb      	ldr	r3, [r7, #24]
 8013916:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8013918:	4b2b      	ldr	r3, [pc, #172]	@ (80139c8 <mem_malloc+0x1e8>)
 801391a:	681a      	ldr	r2, [r3, #0]
 801391c:	4b2e      	ldr	r3, [pc, #184]	@ (80139d8 <mem_malloc+0x1f8>)
 801391e:	681b      	ldr	r3, [r3, #0]
 8013920:	429a      	cmp	r2, r3
 8013922:	d00b      	beq.n	801393c <mem_malloc+0x15c>
 8013924:	4b28      	ldr	r3, [pc, #160]	@ (80139c8 <mem_malloc+0x1e8>)
 8013926:	681b      	ldr	r3, [r3, #0]
 8013928:	791b      	ldrb	r3, [r3, #4]
 801392a:	2b00      	cmp	r3, #0
 801392c:	d006      	beq.n	801393c <mem_malloc+0x15c>
 801392e:	4b27      	ldr	r3, [pc, #156]	@ (80139cc <mem_malloc+0x1ec>)
 8013930:	f240 32b5 	movw	r2, #949	@ 0x3b5
 8013934:	4929      	ldr	r1, [pc, #164]	@ (80139dc <mem_malloc+0x1fc>)
 8013936:	4827      	ldr	r0, [pc, #156]	@ (80139d4 <mem_malloc+0x1f4>)
 8013938:	f00a fd86 	bl	801e448 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 801393c:	4821      	ldr	r0, [pc, #132]	@ (80139c4 <mem_malloc+0x1e4>)
 801393e:	f009 fd5e 	bl	801d3fe <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8013942:	8bba      	ldrh	r2, [r7, #28]
 8013944:	697b      	ldr	r3, [r7, #20]
 8013946:	4413      	add	r3, r2
 8013948:	3308      	adds	r3, #8
 801394a:	4a23      	ldr	r2, [pc, #140]	@ (80139d8 <mem_malloc+0x1f8>)
 801394c:	6812      	ldr	r2, [r2, #0]
 801394e:	4293      	cmp	r3, r2
 8013950:	d906      	bls.n	8013960 <mem_malloc+0x180>
 8013952:	4b1e      	ldr	r3, [pc, #120]	@ (80139cc <mem_malloc+0x1ec>)
 8013954:	f240 32b9 	movw	r2, #953	@ 0x3b9
 8013958:	4921      	ldr	r1, [pc, #132]	@ (80139e0 <mem_malloc+0x200>)
 801395a:	481e      	ldr	r0, [pc, #120]	@ (80139d4 <mem_malloc+0x1f4>)
 801395c:	f00a fd74 	bl	801e448 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8013960:	697b      	ldr	r3, [r7, #20]
 8013962:	f003 0303 	and.w	r3, r3, #3
 8013966:	2b00      	cmp	r3, #0
 8013968:	d006      	beq.n	8013978 <mem_malloc+0x198>
 801396a:	4b18      	ldr	r3, [pc, #96]	@ (80139cc <mem_malloc+0x1ec>)
 801396c:	f240 32bb 	movw	r2, #955	@ 0x3bb
 8013970:	491c      	ldr	r1, [pc, #112]	@ (80139e4 <mem_malloc+0x204>)
 8013972:	4818      	ldr	r0, [pc, #96]	@ (80139d4 <mem_malloc+0x1f4>)
 8013974:	f00a fd68 	bl	801e448 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8013978:	697b      	ldr	r3, [r7, #20]
 801397a:	f003 0303 	and.w	r3, r3, #3
 801397e:	2b00      	cmp	r3, #0
 8013980:	d006      	beq.n	8013990 <mem_malloc+0x1b0>
 8013982:	4b12      	ldr	r3, [pc, #72]	@ (80139cc <mem_malloc+0x1ec>)
 8013984:	f240 32bd 	movw	r2, #957	@ 0x3bd
 8013988:	4917      	ldr	r1, [pc, #92]	@ (80139e8 <mem_malloc+0x208>)
 801398a:	4812      	ldr	r0, [pc, #72]	@ (80139d4 <mem_malloc+0x1f4>)
 801398c:	f00a fd5c 	bl	801e448 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8013990:	697b      	ldr	r3, [r7, #20]
 8013992:	3308      	adds	r3, #8
 8013994:	e011      	b.n	80139ba <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8013996:	8bfb      	ldrh	r3, [r7, #30]
 8013998:	4618      	mov	r0, r3
 801399a:	f7ff fc37 	bl	801320c <ptr_to_mem>
 801399e:	4603      	mov	r3, r0
 80139a0:	881b      	ldrh	r3, [r3, #0]
 80139a2:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80139a4:	8bfa      	ldrh	r2, [r7, #30]
 80139a6:	8bbb      	ldrh	r3, [r7, #28]
 80139a8:	f5c3 5320 	rsb	r3, r3, #10240	@ 0x2800
 80139ac:	429a      	cmp	r2, r3
 80139ae:	f4ff af41 	bcc.w	8013834 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 80139b2:	4804      	ldr	r0, [pc, #16]	@ (80139c4 <mem_malloc+0x1e4>)
 80139b4:	f009 fd23 	bl	801d3fe <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 80139b8:	2300      	movs	r3, #0
}
 80139ba:	4618      	mov	r0, r3
 80139bc:	3720      	adds	r7, #32
 80139be:	46bd      	mov	sp, r7
 80139c0:	bd80      	pop	{r7, pc}
 80139c2:	bf00      	nop
 80139c4:	200246e4 	.word	0x200246e4
 80139c8:	200246e8 	.word	0x200246e8
 80139cc:	0801f620 	.word	0x0801f620
 80139d0:	0801f7e4 	.word	0x0801f7e4
 80139d4:	0801f668 	.word	0x0801f668
 80139d8:	200246e0 	.word	0x200246e0
 80139dc:	0801f7f8 	.word	0x0801f7f8
 80139e0:	0801f814 	.word	0x0801f814
 80139e4:	0801f844 	.word	0x0801f844
 80139e8:	0801f874 	.word	0x0801f874

080139ec <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 80139ec:	b480      	push	{r7}
 80139ee:	b085      	sub	sp, #20
 80139f0:	af00      	add	r7, sp, #0
 80139f2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	689b      	ldr	r3, [r3, #8]
 80139f8:	2200      	movs	r2, #0
 80139fa:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	685b      	ldr	r3, [r3, #4]
 8013a00:	3303      	adds	r3, #3
 8013a02:	f023 0303 	bic.w	r3, r3, #3
 8013a06:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8013a08:	2300      	movs	r3, #0
 8013a0a:	60fb      	str	r3, [r7, #12]
 8013a0c:	e011      	b.n	8013a32 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	689b      	ldr	r3, [r3, #8]
 8013a12:	681a      	ldr	r2, [r3, #0]
 8013a14:	68bb      	ldr	r3, [r7, #8]
 8013a16:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	689b      	ldr	r3, [r3, #8]
 8013a1c:	68ba      	ldr	r2, [r7, #8]
 8013a1e:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	881b      	ldrh	r3, [r3, #0]
 8013a24:	461a      	mov	r2, r3
 8013a26:	68bb      	ldr	r3, [r7, #8]
 8013a28:	4413      	add	r3, r2
 8013a2a:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8013a2c:	68fb      	ldr	r3, [r7, #12]
 8013a2e:	3301      	adds	r3, #1
 8013a30:	60fb      	str	r3, [r7, #12]
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	885b      	ldrh	r3, [r3, #2]
 8013a36:	461a      	mov	r2, r3
 8013a38:	68fb      	ldr	r3, [r7, #12]
 8013a3a:	4293      	cmp	r3, r2
 8013a3c:	dbe7      	blt.n	8013a0e <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8013a3e:	bf00      	nop
 8013a40:	bf00      	nop
 8013a42:	3714      	adds	r7, #20
 8013a44:	46bd      	mov	sp, r7
 8013a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a4a:	4770      	bx	lr

08013a4c <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8013a4c:	b580      	push	{r7, lr}
 8013a4e:	b082      	sub	sp, #8
 8013a50:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8013a52:	2300      	movs	r3, #0
 8013a54:	80fb      	strh	r3, [r7, #6]
 8013a56:	e009      	b.n	8013a6c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8013a58:	88fb      	ldrh	r3, [r7, #6]
 8013a5a:	4a08      	ldr	r2, [pc, #32]	@ (8013a7c <memp_init+0x30>)
 8013a5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013a60:	4618      	mov	r0, r3
 8013a62:	f7ff ffc3 	bl	80139ec <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8013a66:	88fb      	ldrh	r3, [r7, #6]
 8013a68:	3301      	adds	r3, #1
 8013a6a:	80fb      	strh	r3, [r7, #6]
 8013a6c:	88fb      	ldrh	r3, [r7, #6]
 8013a6e:	2b0c      	cmp	r3, #12
 8013a70:	d9f2      	bls.n	8013a58 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8013a72:	bf00      	nop
 8013a74:	bf00      	nop
 8013a76:	3708      	adds	r7, #8
 8013a78:	46bd      	mov	sp, r7
 8013a7a:	bd80      	pop	{r7, pc}
 8013a7c:	0802244c 	.word	0x0802244c

08013a80 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8013a80:	b580      	push	{r7, lr}
 8013a82:	b084      	sub	sp, #16
 8013a84:	af00      	add	r7, sp, #0
 8013a86:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8013a88:	f009 fce6 	bl	801d458 <sys_arch_protect>
 8013a8c:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	689b      	ldr	r3, [r3, #8]
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8013a96:	68bb      	ldr	r3, [r7, #8]
 8013a98:	2b00      	cmp	r3, #0
 8013a9a:	d015      	beq.n	8013ac8 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	689b      	ldr	r3, [r3, #8]
 8013aa0:	68ba      	ldr	r2, [r7, #8]
 8013aa2:	6812      	ldr	r2, [r2, #0]
 8013aa4:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8013aa6:	68bb      	ldr	r3, [r7, #8]
 8013aa8:	f003 0303 	and.w	r3, r3, #3
 8013aac:	2b00      	cmp	r3, #0
 8013aae:	d006      	beq.n	8013abe <do_memp_malloc_pool+0x3e>
 8013ab0:	4b09      	ldr	r3, [pc, #36]	@ (8013ad8 <do_memp_malloc_pool+0x58>)
 8013ab2:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8013ab6:	4909      	ldr	r1, [pc, #36]	@ (8013adc <do_memp_malloc_pool+0x5c>)
 8013ab8:	4809      	ldr	r0, [pc, #36]	@ (8013ae0 <do_memp_malloc_pool+0x60>)
 8013aba:	f00a fcc5 	bl	801e448 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8013abe:	68f8      	ldr	r0, [r7, #12]
 8013ac0:	f009 fcd8 	bl	801d474 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8013ac4:	68bb      	ldr	r3, [r7, #8]
 8013ac6:	e003      	b.n	8013ad0 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8013ac8:	68f8      	ldr	r0, [r7, #12]
 8013aca:	f009 fcd3 	bl	801d474 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8013ace:	2300      	movs	r3, #0
}
 8013ad0:	4618      	mov	r0, r3
 8013ad2:	3710      	adds	r7, #16
 8013ad4:	46bd      	mov	sp, r7
 8013ad6:	bd80      	pop	{r7, pc}
 8013ad8:	0801f898 	.word	0x0801f898
 8013adc:	0801f8c8 	.word	0x0801f8c8
 8013ae0:	0801f8ec 	.word	0x0801f8ec

08013ae4 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8013ae4:	b580      	push	{r7, lr}
 8013ae6:	b082      	sub	sp, #8
 8013ae8:	af00      	add	r7, sp, #0
 8013aea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8013aec:	687b      	ldr	r3, [r7, #4]
 8013aee:	2b00      	cmp	r3, #0
 8013af0:	d106      	bne.n	8013b00 <memp_malloc_pool+0x1c>
 8013af2:	4b0a      	ldr	r3, [pc, #40]	@ (8013b1c <memp_malloc_pool+0x38>)
 8013af4:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8013af8:	4909      	ldr	r1, [pc, #36]	@ (8013b20 <memp_malloc_pool+0x3c>)
 8013afa:	480a      	ldr	r0, [pc, #40]	@ (8013b24 <memp_malloc_pool+0x40>)
 8013afc:	f00a fca4 	bl	801e448 <iprintf>
  if (desc == NULL) {
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	2b00      	cmp	r3, #0
 8013b04:	d101      	bne.n	8013b0a <memp_malloc_pool+0x26>
    return NULL;
 8013b06:	2300      	movs	r3, #0
 8013b08:	e003      	b.n	8013b12 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8013b0a:	6878      	ldr	r0, [r7, #4]
 8013b0c:	f7ff ffb8 	bl	8013a80 <do_memp_malloc_pool>
 8013b10:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8013b12:	4618      	mov	r0, r3
 8013b14:	3708      	adds	r7, #8
 8013b16:	46bd      	mov	sp, r7
 8013b18:	bd80      	pop	{r7, pc}
 8013b1a:	bf00      	nop
 8013b1c:	0801f898 	.word	0x0801f898
 8013b20:	0801f914 	.word	0x0801f914
 8013b24:	0801f8ec 	.word	0x0801f8ec

08013b28 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8013b28:	b580      	push	{r7, lr}
 8013b2a:	b084      	sub	sp, #16
 8013b2c:	af00      	add	r7, sp, #0
 8013b2e:	4603      	mov	r3, r0
 8013b30:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8013b32:	79fb      	ldrb	r3, [r7, #7]
 8013b34:	2b0c      	cmp	r3, #12
 8013b36:	d908      	bls.n	8013b4a <memp_malloc+0x22>
 8013b38:	4b0a      	ldr	r3, [pc, #40]	@ (8013b64 <memp_malloc+0x3c>)
 8013b3a:	f240 1257 	movw	r2, #343	@ 0x157
 8013b3e:	490a      	ldr	r1, [pc, #40]	@ (8013b68 <memp_malloc+0x40>)
 8013b40:	480a      	ldr	r0, [pc, #40]	@ (8013b6c <memp_malloc+0x44>)
 8013b42:	f00a fc81 	bl	801e448 <iprintf>
 8013b46:	2300      	movs	r3, #0
 8013b48:	e008      	b.n	8013b5c <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8013b4a:	79fb      	ldrb	r3, [r7, #7]
 8013b4c:	4a08      	ldr	r2, [pc, #32]	@ (8013b70 <memp_malloc+0x48>)
 8013b4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013b52:	4618      	mov	r0, r3
 8013b54:	f7ff ff94 	bl	8013a80 <do_memp_malloc_pool>
 8013b58:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8013b5a:	68fb      	ldr	r3, [r7, #12]
}
 8013b5c:	4618      	mov	r0, r3
 8013b5e:	3710      	adds	r7, #16
 8013b60:	46bd      	mov	sp, r7
 8013b62:	bd80      	pop	{r7, pc}
 8013b64:	0801f898 	.word	0x0801f898
 8013b68:	0801f928 	.word	0x0801f928
 8013b6c:	0801f8ec 	.word	0x0801f8ec
 8013b70:	0802244c 	.word	0x0802244c

08013b74 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8013b74:	b580      	push	{r7, lr}
 8013b76:	b084      	sub	sp, #16
 8013b78:	af00      	add	r7, sp, #0
 8013b7a:	6078      	str	r0, [r7, #4]
 8013b7c:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8013b7e:	683b      	ldr	r3, [r7, #0]
 8013b80:	f003 0303 	and.w	r3, r3, #3
 8013b84:	2b00      	cmp	r3, #0
 8013b86:	d006      	beq.n	8013b96 <do_memp_free_pool+0x22>
 8013b88:	4b0d      	ldr	r3, [pc, #52]	@ (8013bc0 <do_memp_free_pool+0x4c>)
 8013b8a:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8013b8e:	490d      	ldr	r1, [pc, #52]	@ (8013bc4 <do_memp_free_pool+0x50>)
 8013b90:	480d      	ldr	r0, [pc, #52]	@ (8013bc8 <do_memp_free_pool+0x54>)
 8013b92:	f00a fc59 	bl	801e448 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8013b96:	683b      	ldr	r3, [r7, #0]
 8013b98:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8013b9a:	f009 fc5d 	bl	801d458 <sys_arch_protect>
 8013b9e:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8013ba0:	687b      	ldr	r3, [r7, #4]
 8013ba2:	689b      	ldr	r3, [r3, #8]
 8013ba4:	681a      	ldr	r2, [r3, #0]
 8013ba6:	68fb      	ldr	r3, [r7, #12]
 8013ba8:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8013baa:	687b      	ldr	r3, [r7, #4]
 8013bac:	689b      	ldr	r3, [r3, #8]
 8013bae:	68fa      	ldr	r2, [r7, #12]
 8013bb0:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8013bb2:	68b8      	ldr	r0, [r7, #8]
 8013bb4:	f009 fc5e 	bl	801d474 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8013bb8:	bf00      	nop
 8013bba:	3710      	adds	r7, #16
 8013bbc:	46bd      	mov	sp, r7
 8013bbe:	bd80      	pop	{r7, pc}
 8013bc0:	0801f898 	.word	0x0801f898
 8013bc4:	0801f948 	.word	0x0801f948
 8013bc8:	0801f8ec 	.word	0x0801f8ec

08013bcc <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8013bcc:	b580      	push	{r7, lr}
 8013bce:	b082      	sub	sp, #8
 8013bd0:	af00      	add	r7, sp, #0
 8013bd2:	6078      	str	r0, [r7, #4]
 8013bd4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	2b00      	cmp	r3, #0
 8013bda:	d106      	bne.n	8013bea <memp_free_pool+0x1e>
 8013bdc:	4b0a      	ldr	r3, [pc, #40]	@ (8013c08 <memp_free_pool+0x3c>)
 8013bde:	f240 1295 	movw	r2, #405	@ 0x195
 8013be2:	490a      	ldr	r1, [pc, #40]	@ (8013c0c <memp_free_pool+0x40>)
 8013be4:	480a      	ldr	r0, [pc, #40]	@ (8013c10 <memp_free_pool+0x44>)
 8013be6:	f00a fc2f 	bl	801e448 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8013bea:	687b      	ldr	r3, [r7, #4]
 8013bec:	2b00      	cmp	r3, #0
 8013bee:	d007      	beq.n	8013c00 <memp_free_pool+0x34>
 8013bf0:	683b      	ldr	r3, [r7, #0]
 8013bf2:	2b00      	cmp	r3, #0
 8013bf4:	d004      	beq.n	8013c00 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8013bf6:	6839      	ldr	r1, [r7, #0]
 8013bf8:	6878      	ldr	r0, [r7, #4]
 8013bfa:	f7ff ffbb 	bl	8013b74 <do_memp_free_pool>
 8013bfe:	e000      	b.n	8013c02 <memp_free_pool+0x36>
    return;
 8013c00:	bf00      	nop
}
 8013c02:	3708      	adds	r7, #8
 8013c04:	46bd      	mov	sp, r7
 8013c06:	bd80      	pop	{r7, pc}
 8013c08:	0801f898 	.word	0x0801f898
 8013c0c:	0801f914 	.word	0x0801f914
 8013c10:	0801f8ec 	.word	0x0801f8ec

08013c14 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8013c14:	b580      	push	{r7, lr}
 8013c16:	b082      	sub	sp, #8
 8013c18:	af00      	add	r7, sp, #0
 8013c1a:	4603      	mov	r3, r0
 8013c1c:	6039      	str	r1, [r7, #0]
 8013c1e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8013c20:	79fb      	ldrb	r3, [r7, #7]
 8013c22:	2b0c      	cmp	r3, #12
 8013c24:	d907      	bls.n	8013c36 <memp_free+0x22>
 8013c26:	4b0c      	ldr	r3, [pc, #48]	@ (8013c58 <memp_free+0x44>)
 8013c28:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8013c2c:	490b      	ldr	r1, [pc, #44]	@ (8013c5c <memp_free+0x48>)
 8013c2e:	480c      	ldr	r0, [pc, #48]	@ (8013c60 <memp_free+0x4c>)
 8013c30:	f00a fc0a 	bl	801e448 <iprintf>
 8013c34:	e00c      	b.n	8013c50 <memp_free+0x3c>

  if (mem == NULL) {
 8013c36:	683b      	ldr	r3, [r7, #0]
 8013c38:	2b00      	cmp	r3, #0
 8013c3a:	d008      	beq.n	8013c4e <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8013c3c:	79fb      	ldrb	r3, [r7, #7]
 8013c3e:	4a09      	ldr	r2, [pc, #36]	@ (8013c64 <memp_free+0x50>)
 8013c40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013c44:	6839      	ldr	r1, [r7, #0]
 8013c46:	4618      	mov	r0, r3
 8013c48:	f7ff ff94 	bl	8013b74 <do_memp_free_pool>
 8013c4c:	e000      	b.n	8013c50 <memp_free+0x3c>
    return;
 8013c4e:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8013c50:	3708      	adds	r7, #8
 8013c52:	46bd      	mov	sp, r7
 8013c54:	bd80      	pop	{r7, pc}
 8013c56:	bf00      	nop
 8013c58:	0801f898 	.word	0x0801f898
 8013c5c:	0801f968 	.word	0x0801f968
 8013c60:	0801f8ec 	.word	0x0801f8ec
 8013c64:	0802244c 	.word	0x0802244c

08013c68 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8013c68:	b480      	push	{r7}
 8013c6a:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8013c6c:	bf00      	nop
 8013c6e:	46bd      	mov	sp, r7
 8013c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c74:	4770      	bx	lr
	...

08013c78 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8013c78:	b580      	push	{r7, lr}
 8013c7a:	b086      	sub	sp, #24
 8013c7c:	af00      	add	r7, sp, #0
 8013c7e:	60f8      	str	r0, [r7, #12]
 8013c80:	60b9      	str	r1, [r7, #8]
 8013c82:	607a      	str	r2, [r7, #4]
 8013c84:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8013c86:	68fb      	ldr	r3, [r7, #12]
 8013c88:	2b00      	cmp	r3, #0
 8013c8a:	d108      	bne.n	8013c9e <netif_add+0x26>
 8013c8c:	4b57      	ldr	r3, [pc, #348]	@ (8013dec <netif_add+0x174>)
 8013c8e:	f240 1227 	movw	r2, #295	@ 0x127
 8013c92:	4957      	ldr	r1, [pc, #348]	@ (8013df0 <netif_add+0x178>)
 8013c94:	4857      	ldr	r0, [pc, #348]	@ (8013df4 <netif_add+0x17c>)
 8013c96:	f00a fbd7 	bl	801e448 <iprintf>
 8013c9a:	2300      	movs	r3, #0
 8013c9c:	e0a2      	b.n	8013de4 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8013c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ca0:	2b00      	cmp	r3, #0
 8013ca2:	d108      	bne.n	8013cb6 <netif_add+0x3e>
 8013ca4:	4b51      	ldr	r3, [pc, #324]	@ (8013dec <netif_add+0x174>)
 8013ca6:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8013caa:	4953      	ldr	r1, [pc, #332]	@ (8013df8 <netif_add+0x180>)
 8013cac:	4851      	ldr	r0, [pc, #324]	@ (8013df4 <netif_add+0x17c>)
 8013cae:	f00a fbcb 	bl	801e448 <iprintf>
 8013cb2:	2300      	movs	r3, #0
 8013cb4:	e096      	b.n	8013de4 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8013cb6:	68bb      	ldr	r3, [r7, #8]
 8013cb8:	2b00      	cmp	r3, #0
 8013cba:	d101      	bne.n	8013cc0 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8013cbc:	4b4f      	ldr	r3, [pc, #316]	@ (8013dfc <netif_add+0x184>)
 8013cbe:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	d101      	bne.n	8013cca <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8013cc6:	4b4d      	ldr	r3, [pc, #308]	@ (8013dfc <netif_add+0x184>)
 8013cc8:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8013cca:	683b      	ldr	r3, [r7, #0]
 8013ccc:	2b00      	cmp	r3, #0
 8013cce:	d101      	bne.n	8013cd4 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8013cd0:	4b4a      	ldr	r3, [pc, #296]	@ (8013dfc <netif_add+0x184>)
 8013cd2:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8013cd4:	68fb      	ldr	r3, [r7, #12]
 8013cd6:	2200      	movs	r2, #0
 8013cd8:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8013cda:	68fb      	ldr	r3, [r7, #12]
 8013cdc:	2200      	movs	r2, #0
 8013cde:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8013ce0:	68fb      	ldr	r3, [r7, #12]
 8013ce2:	2200      	movs	r2, #0
 8013ce4:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8013ce6:	68fb      	ldr	r3, [r7, #12]
 8013ce8:	4a45      	ldr	r2, [pc, #276]	@ (8013e00 <netif_add+0x188>)
 8013cea:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8013cec:	68fb      	ldr	r3, [r7, #12]
 8013cee:	2200      	movs	r2, #0
 8013cf0:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 8013cf2:	68fb      	ldr	r3, [r7, #12]
 8013cf4:	2200      	movs	r2, #0
 8013cf6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8013cfa:	68fb      	ldr	r3, [r7, #12]
 8013cfc:	2200      	movs	r2, #0
 8013cfe:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8013d00:	68fb      	ldr	r3, [r7, #12]
 8013d02:	6a3a      	ldr	r2, [r7, #32]
 8013d04:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8013d06:	4b3f      	ldr	r3, [pc, #252]	@ (8013e04 <netif_add+0x18c>)
 8013d08:	781a      	ldrb	r2, [r3, #0]
 8013d0a:	68fb      	ldr	r3, [r7, #12]
 8013d0c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8013d10:	68fb      	ldr	r3, [r7, #12]
 8013d12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013d14:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8013d16:	683b      	ldr	r3, [r7, #0]
 8013d18:	687a      	ldr	r2, [r7, #4]
 8013d1a:	68b9      	ldr	r1, [r7, #8]
 8013d1c:	68f8      	ldr	r0, [r7, #12]
 8013d1e:	f000 f913 	bl	8013f48 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8013d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d24:	68f8      	ldr	r0, [r7, #12]
 8013d26:	4798      	blx	r3
 8013d28:	4603      	mov	r3, r0
 8013d2a:	2b00      	cmp	r3, #0
 8013d2c:	d001      	beq.n	8013d32 <netif_add+0xba>
    return NULL;
 8013d2e:	2300      	movs	r3, #0
 8013d30:	e058      	b.n	8013de4 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8013d32:	68fb      	ldr	r3, [r7, #12]
 8013d34:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013d38:	2bff      	cmp	r3, #255	@ 0xff
 8013d3a:	d103      	bne.n	8013d44 <netif_add+0xcc>
        netif->num = 0;
 8013d3c:	68fb      	ldr	r3, [r7, #12]
 8013d3e:	2200      	movs	r2, #0
 8013d40:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 8013d44:	2300      	movs	r3, #0
 8013d46:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8013d48:	4b2f      	ldr	r3, [pc, #188]	@ (8013e08 <netif_add+0x190>)
 8013d4a:	681b      	ldr	r3, [r3, #0]
 8013d4c:	617b      	str	r3, [r7, #20]
 8013d4e:	e02b      	b.n	8013da8 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8013d50:	697a      	ldr	r2, [r7, #20]
 8013d52:	68fb      	ldr	r3, [r7, #12]
 8013d54:	429a      	cmp	r2, r3
 8013d56:	d106      	bne.n	8013d66 <netif_add+0xee>
 8013d58:	4b24      	ldr	r3, [pc, #144]	@ (8013dec <netif_add+0x174>)
 8013d5a:	f240 128b 	movw	r2, #395	@ 0x18b
 8013d5e:	492b      	ldr	r1, [pc, #172]	@ (8013e0c <netif_add+0x194>)
 8013d60:	4824      	ldr	r0, [pc, #144]	@ (8013df4 <netif_add+0x17c>)
 8013d62:	f00a fb71 	bl	801e448 <iprintf>
        num_netifs++;
 8013d66:	693b      	ldr	r3, [r7, #16]
 8013d68:	3301      	adds	r3, #1
 8013d6a:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8013d6c:	693b      	ldr	r3, [r7, #16]
 8013d6e:	2bff      	cmp	r3, #255	@ 0xff
 8013d70:	dd06      	ble.n	8013d80 <netif_add+0x108>
 8013d72:	4b1e      	ldr	r3, [pc, #120]	@ (8013dec <netif_add+0x174>)
 8013d74:	f240 128d 	movw	r2, #397	@ 0x18d
 8013d78:	4925      	ldr	r1, [pc, #148]	@ (8013e10 <netif_add+0x198>)
 8013d7a:	481e      	ldr	r0, [pc, #120]	@ (8013df4 <netif_add+0x17c>)
 8013d7c:	f00a fb64 	bl	801e448 <iprintf>
        if (netif2->num == netif->num) {
 8013d80:	697b      	ldr	r3, [r7, #20]
 8013d82:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8013d86:	68fb      	ldr	r3, [r7, #12]
 8013d88:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013d8c:	429a      	cmp	r2, r3
 8013d8e:	d108      	bne.n	8013da2 <netif_add+0x12a>
          netif->num++;
 8013d90:	68fb      	ldr	r3, [r7, #12]
 8013d92:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013d96:	3301      	adds	r3, #1
 8013d98:	b2da      	uxtb	r2, r3
 8013d9a:	68fb      	ldr	r3, [r7, #12]
 8013d9c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 8013da0:	e005      	b.n	8013dae <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8013da2:	697b      	ldr	r3, [r7, #20]
 8013da4:	681b      	ldr	r3, [r3, #0]
 8013da6:	617b      	str	r3, [r7, #20]
 8013da8:	697b      	ldr	r3, [r7, #20]
 8013daa:	2b00      	cmp	r3, #0
 8013dac:	d1d0      	bne.n	8013d50 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8013dae:	697b      	ldr	r3, [r7, #20]
 8013db0:	2b00      	cmp	r3, #0
 8013db2:	d1be      	bne.n	8013d32 <netif_add+0xba>
  }
  if (netif->num == 254) {
 8013db4:	68fb      	ldr	r3, [r7, #12]
 8013db6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013dba:	2bfe      	cmp	r3, #254	@ 0xfe
 8013dbc:	d103      	bne.n	8013dc6 <netif_add+0x14e>
    netif_num = 0;
 8013dbe:	4b11      	ldr	r3, [pc, #68]	@ (8013e04 <netif_add+0x18c>)
 8013dc0:	2200      	movs	r2, #0
 8013dc2:	701a      	strb	r2, [r3, #0]
 8013dc4:	e006      	b.n	8013dd4 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8013dc6:	68fb      	ldr	r3, [r7, #12]
 8013dc8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013dcc:	3301      	adds	r3, #1
 8013dce:	b2da      	uxtb	r2, r3
 8013dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8013e04 <netif_add+0x18c>)
 8013dd2:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8013dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8013e08 <netif_add+0x190>)
 8013dd6:	681a      	ldr	r2, [r3, #0]
 8013dd8:	68fb      	ldr	r3, [r7, #12]
 8013dda:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8013ddc:	4a0a      	ldr	r2, [pc, #40]	@ (8013e08 <netif_add+0x190>)
 8013dde:	68fb      	ldr	r3, [r7, #12]
 8013de0:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8013de2:	68fb      	ldr	r3, [r7, #12]
}
 8013de4:	4618      	mov	r0, r3
 8013de6:	3718      	adds	r7, #24
 8013de8:	46bd      	mov	sp, r7
 8013dea:	bd80      	pop	{r7, pc}
 8013dec:	0801f984 	.word	0x0801f984
 8013df0:	0801fa18 	.word	0x0801fa18
 8013df4:	0801f9d4 	.word	0x0801f9d4
 8013df8:	0801fa34 	.word	0x0801fa34
 8013dfc:	080224c0 	.word	0x080224c0
 8013e00:	08014223 	.word	0x08014223
 8013e04:	200277c0 	.word	0x200277c0
 8013e08:	200277b8 	.word	0x200277b8
 8013e0c:	0801fa58 	.word	0x0801fa58
 8013e10:	0801fa6c 	.word	0x0801fa6c

08013e14 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8013e14:	b580      	push	{r7, lr}
 8013e16:	b082      	sub	sp, #8
 8013e18:	af00      	add	r7, sp, #0
 8013e1a:	6078      	str	r0, [r7, #4]
 8013e1c:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8013e1e:	6839      	ldr	r1, [r7, #0]
 8013e20:	6878      	ldr	r0, [r7, #4]
 8013e22:	f002 fb8f 	bl	8016544 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8013e26:	6839      	ldr	r1, [r7, #0]
 8013e28:	6878      	ldr	r0, [r7, #4]
 8013e2a:	f006 ff4b 	bl	801acc4 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8013e2e:	bf00      	nop
 8013e30:	3708      	adds	r7, #8
 8013e32:	46bd      	mov	sp, r7
 8013e34:	bd80      	pop	{r7, pc}
	...

08013e38 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8013e38:	b580      	push	{r7, lr}
 8013e3a:	b086      	sub	sp, #24
 8013e3c:	af00      	add	r7, sp, #0
 8013e3e:	60f8      	str	r0, [r7, #12]
 8013e40:	60b9      	str	r1, [r7, #8]
 8013e42:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8013e44:	68bb      	ldr	r3, [r7, #8]
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d106      	bne.n	8013e58 <netif_do_set_ipaddr+0x20>
 8013e4a:	4b1d      	ldr	r3, [pc, #116]	@ (8013ec0 <netif_do_set_ipaddr+0x88>)
 8013e4c:	f240 12cb 	movw	r2, #459	@ 0x1cb
 8013e50:	491c      	ldr	r1, [pc, #112]	@ (8013ec4 <netif_do_set_ipaddr+0x8c>)
 8013e52:	481d      	ldr	r0, [pc, #116]	@ (8013ec8 <netif_do_set_ipaddr+0x90>)
 8013e54:	f00a faf8 	bl	801e448 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	d106      	bne.n	8013e6c <netif_do_set_ipaddr+0x34>
 8013e5e:	4b18      	ldr	r3, [pc, #96]	@ (8013ec0 <netif_do_set_ipaddr+0x88>)
 8013e60:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8013e64:	4917      	ldr	r1, [pc, #92]	@ (8013ec4 <netif_do_set_ipaddr+0x8c>)
 8013e66:	4818      	ldr	r0, [pc, #96]	@ (8013ec8 <netif_do_set_ipaddr+0x90>)
 8013e68:	f00a faee 	bl	801e448 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8013e6c:	68bb      	ldr	r3, [r7, #8]
 8013e6e:	681a      	ldr	r2, [r3, #0]
 8013e70:	68fb      	ldr	r3, [r7, #12]
 8013e72:	3304      	adds	r3, #4
 8013e74:	681b      	ldr	r3, [r3, #0]
 8013e76:	429a      	cmp	r2, r3
 8013e78:	d01c      	beq.n	8013eb4 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8013e7a:	68bb      	ldr	r3, [r7, #8]
 8013e7c:	681b      	ldr	r3, [r3, #0]
 8013e7e:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8013e80:	68fb      	ldr	r3, [r7, #12]
 8013e82:	3304      	adds	r3, #4
 8013e84:	681a      	ldr	r2, [r3, #0]
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8013e8a:	f107 0314 	add.w	r3, r7, #20
 8013e8e:	4619      	mov	r1, r3
 8013e90:	6878      	ldr	r0, [r7, #4]
 8013e92:	f7ff ffbf 	bl	8013e14 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8013e96:	68bb      	ldr	r3, [r7, #8]
 8013e98:	2b00      	cmp	r3, #0
 8013e9a:	d002      	beq.n	8013ea2 <netif_do_set_ipaddr+0x6a>
 8013e9c:	68bb      	ldr	r3, [r7, #8]
 8013e9e:	681b      	ldr	r3, [r3, #0]
 8013ea0:	e000      	b.n	8013ea4 <netif_do_set_ipaddr+0x6c>
 8013ea2:	2300      	movs	r3, #0
 8013ea4:	68fa      	ldr	r2, [r7, #12]
 8013ea6:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8013ea8:	2101      	movs	r1, #1
 8013eaa:	68f8      	ldr	r0, [r7, #12]
 8013eac:	f000 f8d2 	bl	8014054 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8013eb0:	2301      	movs	r3, #1
 8013eb2:	e000      	b.n	8013eb6 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8013eb4:	2300      	movs	r3, #0
}
 8013eb6:	4618      	mov	r0, r3
 8013eb8:	3718      	adds	r7, #24
 8013eba:	46bd      	mov	sp, r7
 8013ebc:	bd80      	pop	{r7, pc}
 8013ebe:	bf00      	nop
 8013ec0:	0801f984 	.word	0x0801f984
 8013ec4:	0801fa9c 	.word	0x0801fa9c
 8013ec8:	0801f9d4 	.word	0x0801f9d4

08013ecc <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8013ecc:	b480      	push	{r7}
 8013ece:	b085      	sub	sp, #20
 8013ed0:	af00      	add	r7, sp, #0
 8013ed2:	60f8      	str	r0, [r7, #12]
 8013ed4:	60b9      	str	r1, [r7, #8]
 8013ed6:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8013ed8:	68bb      	ldr	r3, [r7, #8]
 8013eda:	681a      	ldr	r2, [r3, #0]
 8013edc:	68fb      	ldr	r3, [r7, #12]
 8013ede:	3308      	adds	r3, #8
 8013ee0:	681b      	ldr	r3, [r3, #0]
 8013ee2:	429a      	cmp	r2, r3
 8013ee4:	d00a      	beq.n	8013efc <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8013ee6:	68bb      	ldr	r3, [r7, #8]
 8013ee8:	2b00      	cmp	r3, #0
 8013eea:	d002      	beq.n	8013ef2 <netif_do_set_netmask+0x26>
 8013eec:	68bb      	ldr	r3, [r7, #8]
 8013eee:	681b      	ldr	r3, [r3, #0]
 8013ef0:	e000      	b.n	8013ef4 <netif_do_set_netmask+0x28>
 8013ef2:	2300      	movs	r3, #0
 8013ef4:	68fa      	ldr	r2, [r7, #12]
 8013ef6:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8013ef8:	2301      	movs	r3, #1
 8013efa:	e000      	b.n	8013efe <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8013efc:	2300      	movs	r3, #0
}
 8013efe:	4618      	mov	r0, r3
 8013f00:	3714      	adds	r7, #20
 8013f02:	46bd      	mov	sp, r7
 8013f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f08:	4770      	bx	lr

08013f0a <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8013f0a:	b480      	push	{r7}
 8013f0c:	b085      	sub	sp, #20
 8013f0e:	af00      	add	r7, sp, #0
 8013f10:	60f8      	str	r0, [r7, #12]
 8013f12:	60b9      	str	r1, [r7, #8]
 8013f14:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8013f16:	68bb      	ldr	r3, [r7, #8]
 8013f18:	681a      	ldr	r2, [r3, #0]
 8013f1a:	68fb      	ldr	r3, [r7, #12]
 8013f1c:	330c      	adds	r3, #12
 8013f1e:	681b      	ldr	r3, [r3, #0]
 8013f20:	429a      	cmp	r2, r3
 8013f22:	d00a      	beq.n	8013f3a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8013f24:	68bb      	ldr	r3, [r7, #8]
 8013f26:	2b00      	cmp	r3, #0
 8013f28:	d002      	beq.n	8013f30 <netif_do_set_gw+0x26>
 8013f2a:	68bb      	ldr	r3, [r7, #8]
 8013f2c:	681b      	ldr	r3, [r3, #0]
 8013f2e:	e000      	b.n	8013f32 <netif_do_set_gw+0x28>
 8013f30:	2300      	movs	r3, #0
 8013f32:	68fa      	ldr	r2, [r7, #12]
 8013f34:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8013f36:	2301      	movs	r3, #1
 8013f38:	e000      	b.n	8013f3c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8013f3a:	2300      	movs	r3, #0
}
 8013f3c:	4618      	mov	r0, r3
 8013f3e:	3714      	adds	r7, #20
 8013f40:	46bd      	mov	sp, r7
 8013f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f46:	4770      	bx	lr

08013f48 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8013f48:	b580      	push	{r7, lr}
 8013f4a:	b088      	sub	sp, #32
 8013f4c:	af00      	add	r7, sp, #0
 8013f4e:	60f8      	str	r0, [r7, #12]
 8013f50:	60b9      	str	r1, [r7, #8]
 8013f52:	607a      	str	r2, [r7, #4]
 8013f54:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8013f56:	2300      	movs	r3, #0
 8013f58:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8013f5a:	2300      	movs	r3, #0
 8013f5c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8013f5e:	68bb      	ldr	r3, [r7, #8]
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	d101      	bne.n	8013f68 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8013f64:	4b1c      	ldr	r3, [pc, #112]	@ (8013fd8 <netif_set_addr+0x90>)
 8013f66:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	d101      	bne.n	8013f72 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8013f6e:	4b1a      	ldr	r3, [pc, #104]	@ (8013fd8 <netif_set_addr+0x90>)
 8013f70:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8013f72:	683b      	ldr	r3, [r7, #0]
 8013f74:	2b00      	cmp	r3, #0
 8013f76:	d101      	bne.n	8013f7c <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8013f78:	4b17      	ldr	r3, [pc, #92]	@ (8013fd8 <netif_set_addr+0x90>)
 8013f7a:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8013f7c:	68bb      	ldr	r3, [r7, #8]
 8013f7e:	2b00      	cmp	r3, #0
 8013f80:	d003      	beq.n	8013f8a <netif_set_addr+0x42>
 8013f82:	68bb      	ldr	r3, [r7, #8]
 8013f84:	681b      	ldr	r3, [r3, #0]
 8013f86:	2b00      	cmp	r3, #0
 8013f88:	d101      	bne.n	8013f8e <netif_set_addr+0x46>
 8013f8a:	2301      	movs	r3, #1
 8013f8c:	e000      	b.n	8013f90 <netif_set_addr+0x48>
 8013f8e:	2300      	movs	r3, #0
 8013f90:	617b      	str	r3, [r7, #20]
  if (remove) {
 8013f92:	697b      	ldr	r3, [r7, #20]
 8013f94:	2b00      	cmp	r3, #0
 8013f96:	d006      	beq.n	8013fa6 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8013f98:	f107 0310 	add.w	r3, r7, #16
 8013f9c:	461a      	mov	r2, r3
 8013f9e:	68b9      	ldr	r1, [r7, #8]
 8013fa0:	68f8      	ldr	r0, [r7, #12]
 8013fa2:	f7ff ff49 	bl	8013e38 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8013fa6:	69fa      	ldr	r2, [r7, #28]
 8013fa8:	6879      	ldr	r1, [r7, #4]
 8013faa:	68f8      	ldr	r0, [r7, #12]
 8013fac:	f7ff ff8e 	bl	8013ecc <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8013fb0:	69ba      	ldr	r2, [r7, #24]
 8013fb2:	6839      	ldr	r1, [r7, #0]
 8013fb4:	68f8      	ldr	r0, [r7, #12]
 8013fb6:	f7ff ffa8 	bl	8013f0a <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8013fba:	697b      	ldr	r3, [r7, #20]
 8013fbc:	2b00      	cmp	r3, #0
 8013fbe:	d106      	bne.n	8013fce <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8013fc0:	f107 0310 	add.w	r3, r7, #16
 8013fc4:	461a      	mov	r2, r3
 8013fc6:	68b9      	ldr	r1, [r7, #8]
 8013fc8:	68f8      	ldr	r0, [r7, #12]
 8013fca:	f7ff ff35 	bl	8013e38 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8013fce:	bf00      	nop
 8013fd0:	3720      	adds	r7, #32
 8013fd2:	46bd      	mov	sp, r7
 8013fd4:	bd80      	pop	{r7, pc}
 8013fd6:	bf00      	nop
 8013fd8:	080224c0 	.word	0x080224c0

08013fdc <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8013fdc:	b480      	push	{r7}
 8013fde:	b083      	sub	sp, #12
 8013fe0:	af00      	add	r7, sp, #0
 8013fe2:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8013fe4:	4a04      	ldr	r2, [pc, #16]	@ (8013ff8 <netif_set_default+0x1c>)
 8013fe6:	687b      	ldr	r3, [r7, #4]
 8013fe8:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8013fea:	bf00      	nop
 8013fec:	370c      	adds	r7, #12
 8013fee:	46bd      	mov	sp, r7
 8013ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ff4:	4770      	bx	lr
 8013ff6:	bf00      	nop
 8013ff8:	200277bc 	.word	0x200277bc

08013ffc <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8013ffc:	b580      	push	{r7, lr}
 8013ffe:	b082      	sub	sp, #8
 8014000:	af00      	add	r7, sp, #0
 8014002:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	2b00      	cmp	r3, #0
 8014008:	d107      	bne.n	801401a <netif_set_up+0x1e>
 801400a:	4b0f      	ldr	r3, [pc, #60]	@ (8014048 <netif_set_up+0x4c>)
 801400c:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8014010:	490e      	ldr	r1, [pc, #56]	@ (801404c <netif_set_up+0x50>)
 8014012:	480f      	ldr	r0, [pc, #60]	@ (8014050 <netif_set_up+0x54>)
 8014014:	f00a fa18 	bl	801e448 <iprintf>
 8014018:	e013      	b.n	8014042 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 801401a:	687b      	ldr	r3, [r7, #4]
 801401c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014020:	f003 0301 	and.w	r3, r3, #1
 8014024:	2b00      	cmp	r3, #0
 8014026:	d10c      	bne.n	8014042 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801402e:	f043 0301 	orr.w	r3, r3, #1
 8014032:	b2da      	uxtb	r2, r3
 8014034:	687b      	ldr	r3, [r7, #4]
 8014036:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801403a:	2103      	movs	r1, #3
 801403c:	6878      	ldr	r0, [r7, #4]
 801403e:	f000 f809 	bl	8014054 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8014042:	3708      	adds	r7, #8
 8014044:	46bd      	mov	sp, r7
 8014046:	bd80      	pop	{r7, pc}
 8014048:	0801f984 	.word	0x0801f984
 801404c:	0801fb0c 	.word	0x0801fb0c
 8014050:	0801f9d4 	.word	0x0801f9d4

08014054 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8014054:	b580      	push	{r7, lr}
 8014056:	b082      	sub	sp, #8
 8014058:	af00      	add	r7, sp, #0
 801405a:	6078      	str	r0, [r7, #4]
 801405c:	460b      	mov	r3, r1
 801405e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8014060:	687b      	ldr	r3, [r7, #4]
 8014062:	2b00      	cmp	r3, #0
 8014064:	d106      	bne.n	8014074 <netif_issue_reports+0x20>
 8014066:	4b18      	ldr	r3, [pc, #96]	@ (80140c8 <netif_issue_reports+0x74>)
 8014068:	f240 326d 	movw	r2, #877	@ 0x36d
 801406c:	4917      	ldr	r1, [pc, #92]	@ (80140cc <netif_issue_reports+0x78>)
 801406e:	4818      	ldr	r0, [pc, #96]	@ (80140d0 <netif_issue_reports+0x7c>)
 8014070:	f00a f9ea 	bl	801e448 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8014074:	687b      	ldr	r3, [r7, #4]
 8014076:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801407a:	f003 0304 	and.w	r3, r3, #4
 801407e:	2b00      	cmp	r3, #0
 8014080:	d01e      	beq.n	80140c0 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8014082:	687b      	ldr	r3, [r7, #4]
 8014084:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014088:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 801408c:	2b00      	cmp	r3, #0
 801408e:	d017      	beq.n	80140c0 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8014090:	78fb      	ldrb	r3, [r7, #3]
 8014092:	f003 0301 	and.w	r3, r3, #1
 8014096:	2b00      	cmp	r3, #0
 8014098:	d013      	beq.n	80140c2 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801409a:	687b      	ldr	r3, [r7, #4]
 801409c:	3304      	adds	r3, #4
 801409e:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	d00e      	beq.n	80140c2 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80140aa:	f003 0308 	and.w	r3, r3, #8
 80140ae:	2b00      	cmp	r3, #0
 80140b0:	d007      	beq.n	80140c2 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 80140b2:	687b      	ldr	r3, [r7, #4]
 80140b4:	3304      	adds	r3, #4
 80140b6:	4619      	mov	r1, r3
 80140b8:	6878      	ldr	r0, [r7, #4]
 80140ba:	f007 fd6d 	bl	801bb98 <etharp_request>
 80140be:	e000      	b.n	80140c2 <netif_issue_reports+0x6e>
    return;
 80140c0:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 80140c2:	3708      	adds	r7, #8
 80140c4:	46bd      	mov	sp, r7
 80140c6:	bd80      	pop	{r7, pc}
 80140c8:	0801f984 	.word	0x0801f984
 80140cc:	0801fb28 	.word	0x0801fb28
 80140d0:	0801f9d4 	.word	0x0801f9d4

080140d4 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 80140d4:	b580      	push	{r7, lr}
 80140d6:	b082      	sub	sp, #8
 80140d8:	af00      	add	r7, sp, #0
 80140da:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 80140dc:	687b      	ldr	r3, [r7, #4]
 80140de:	2b00      	cmp	r3, #0
 80140e0:	d107      	bne.n	80140f2 <netif_set_down+0x1e>
 80140e2:	4b12      	ldr	r3, [pc, #72]	@ (801412c <netif_set_down+0x58>)
 80140e4:	f240 329b 	movw	r2, #923	@ 0x39b
 80140e8:	4911      	ldr	r1, [pc, #68]	@ (8014130 <netif_set_down+0x5c>)
 80140ea:	4812      	ldr	r0, [pc, #72]	@ (8014134 <netif_set_down+0x60>)
 80140ec:	f00a f9ac 	bl	801e448 <iprintf>
 80140f0:	e019      	b.n	8014126 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 80140f2:	687b      	ldr	r3, [r7, #4]
 80140f4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80140f8:	f003 0301 	and.w	r3, r3, #1
 80140fc:	2b00      	cmp	r3, #0
 80140fe:	d012      	beq.n	8014126 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014106:	f023 0301 	bic.w	r3, r3, #1
 801410a:	b2da      	uxtb	r2, r3
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8014112:	687b      	ldr	r3, [r7, #4]
 8014114:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014118:	f003 0308 	and.w	r3, r3, #8
 801411c:	2b00      	cmp	r3, #0
 801411e:	d002      	beq.n	8014126 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8014120:	6878      	ldr	r0, [r7, #4]
 8014122:	f007 f8f7 	bl	801b314 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8014126:	3708      	adds	r7, #8
 8014128:	46bd      	mov	sp, r7
 801412a:	bd80      	pop	{r7, pc}
 801412c:	0801f984 	.word	0x0801f984
 8014130:	0801fb4c 	.word	0x0801fb4c
 8014134:	0801f9d4 	.word	0x0801f9d4

08014138 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8014138:	b580      	push	{r7, lr}
 801413a:	b082      	sub	sp, #8
 801413c:	af00      	add	r7, sp, #0
 801413e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8014140:	687b      	ldr	r3, [r7, #4]
 8014142:	2b00      	cmp	r3, #0
 8014144:	d107      	bne.n	8014156 <netif_set_link_up+0x1e>
 8014146:	4b13      	ldr	r3, [pc, #76]	@ (8014194 <netif_set_link_up+0x5c>)
 8014148:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 801414c:	4912      	ldr	r1, [pc, #72]	@ (8014198 <netif_set_link_up+0x60>)
 801414e:	4813      	ldr	r0, [pc, #76]	@ (801419c <netif_set_link_up+0x64>)
 8014150:	f00a f97a 	bl	801e448 <iprintf>
 8014154:	e01b      	b.n	801418e <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8014156:	687b      	ldr	r3, [r7, #4]
 8014158:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801415c:	f003 0304 	and.w	r3, r3, #4
 8014160:	2b00      	cmp	r3, #0
 8014162:	d114      	bne.n	801418e <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801416a:	f043 0304 	orr.w	r3, r3, #4
 801416e:	b2da      	uxtb	r2, r3
 8014170:	687b      	ldr	r3, [r7, #4]
 8014172:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8014176:	2103      	movs	r1, #3
 8014178:	6878      	ldr	r0, [r7, #4]
 801417a:	f7ff ff6b 	bl	8014054 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 801417e:	687b      	ldr	r3, [r7, #4]
 8014180:	69db      	ldr	r3, [r3, #28]
 8014182:	2b00      	cmp	r3, #0
 8014184:	d003      	beq.n	801418e <netif_set_link_up+0x56>
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	69db      	ldr	r3, [r3, #28]
 801418a:	6878      	ldr	r0, [r7, #4]
 801418c:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 801418e:	3708      	adds	r7, #8
 8014190:	46bd      	mov	sp, r7
 8014192:	bd80      	pop	{r7, pc}
 8014194:	0801f984 	.word	0x0801f984
 8014198:	0801fb6c 	.word	0x0801fb6c
 801419c:	0801f9d4 	.word	0x0801f9d4

080141a0 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 80141a0:	b580      	push	{r7, lr}
 80141a2:	b082      	sub	sp, #8
 80141a4:	af00      	add	r7, sp, #0
 80141a6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	2b00      	cmp	r3, #0
 80141ac:	d107      	bne.n	80141be <netif_set_link_down+0x1e>
 80141ae:	4b11      	ldr	r3, [pc, #68]	@ (80141f4 <netif_set_link_down+0x54>)
 80141b0:	f240 4206 	movw	r2, #1030	@ 0x406
 80141b4:	4910      	ldr	r1, [pc, #64]	@ (80141f8 <netif_set_link_down+0x58>)
 80141b6:	4811      	ldr	r0, [pc, #68]	@ (80141fc <netif_set_link_down+0x5c>)
 80141b8:	f00a f946 	bl	801e448 <iprintf>
 80141bc:	e017      	b.n	80141ee <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80141c4:	f003 0304 	and.w	r3, r3, #4
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	d010      	beq.n	80141ee <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80141d2:	f023 0304 	bic.w	r3, r3, #4
 80141d6:	b2da      	uxtb	r2, r3
 80141d8:	687b      	ldr	r3, [r7, #4]
 80141da:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 80141de:	687b      	ldr	r3, [r7, #4]
 80141e0:	69db      	ldr	r3, [r3, #28]
 80141e2:	2b00      	cmp	r3, #0
 80141e4:	d003      	beq.n	80141ee <netif_set_link_down+0x4e>
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	69db      	ldr	r3, [r3, #28]
 80141ea:	6878      	ldr	r0, [r7, #4]
 80141ec:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80141ee:	3708      	adds	r7, #8
 80141f0:	46bd      	mov	sp, r7
 80141f2:	bd80      	pop	{r7, pc}
 80141f4:	0801f984 	.word	0x0801f984
 80141f8:	0801fb90 	.word	0x0801fb90
 80141fc:	0801f9d4 	.word	0x0801f9d4

08014200 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8014200:	b480      	push	{r7}
 8014202:	b083      	sub	sp, #12
 8014204:	af00      	add	r7, sp, #0
 8014206:	6078      	str	r0, [r7, #4]
 8014208:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 801420a:	687b      	ldr	r3, [r7, #4]
 801420c:	2b00      	cmp	r3, #0
 801420e:	d002      	beq.n	8014216 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8014210:	687b      	ldr	r3, [r7, #4]
 8014212:	683a      	ldr	r2, [r7, #0]
 8014214:	61da      	str	r2, [r3, #28]
  }
}
 8014216:	bf00      	nop
 8014218:	370c      	adds	r7, #12
 801421a:	46bd      	mov	sp, r7
 801421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014220:	4770      	bx	lr

08014222 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8014222:	b480      	push	{r7}
 8014224:	b085      	sub	sp, #20
 8014226:	af00      	add	r7, sp, #0
 8014228:	60f8      	str	r0, [r7, #12]
 801422a:	60b9      	str	r1, [r7, #8]
 801422c:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 801422e:	f06f 030b 	mvn.w	r3, #11
}
 8014232:	4618      	mov	r0, r3
 8014234:	3714      	adds	r7, #20
 8014236:	46bd      	mov	sp, r7
 8014238:	f85d 7b04 	ldr.w	r7, [sp], #4
 801423c:	4770      	bx	lr
	...

08014240 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8014240:	b480      	push	{r7}
 8014242:	b085      	sub	sp, #20
 8014244:	af00      	add	r7, sp, #0
 8014246:	4603      	mov	r3, r0
 8014248:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 801424a:	79fb      	ldrb	r3, [r7, #7]
 801424c:	2b00      	cmp	r3, #0
 801424e:	d013      	beq.n	8014278 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8014250:	4b0d      	ldr	r3, [pc, #52]	@ (8014288 <netif_get_by_index+0x48>)
 8014252:	681b      	ldr	r3, [r3, #0]
 8014254:	60fb      	str	r3, [r7, #12]
 8014256:	e00c      	b.n	8014272 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8014258:	68fb      	ldr	r3, [r7, #12]
 801425a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801425e:	3301      	adds	r3, #1
 8014260:	b2db      	uxtb	r3, r3
 8014262:	79fa      	ldrb	r2, [r7, #7]
 8014264:	429a      	cmp	r2, r3
 8014266:	d101      	bne.n	801426c <netif_get_by_index+0x2c>
        return netif; /* found! */
 8014268:	68fb      	ldr	r3, [r7, #12]
 801426a:	e006      	b.n	801427a <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 801426c:	68fb      	ldr	r3, [r7, #12]
 801426e:	681b      	ldr	r3, [r3, #0]
 8014270:	60fb      	str	r3, [r7, #12]
 8014272:	68fb      	ldr	r3, [r7, #12]
 8014274:	2b00      	cmp	r3, #0
 8014276:	d1ef      	bne.n	8014258 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8014278:	2300      	movs	r3, #0
}
 801427a:	4618      	mov	r0, r3
 801427c:	3714      	adds	r7, #20
 801427e:	46bd      	mov	sp, r7
 8014280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014284:	4770      	bx	lr
 8014286:	bf00      	nop
 8014288:	200277b8 	.word	0x200277b8

0801428c <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 801428c:	b580      	push	{r7, lr}
 801428e:	b082      	sub	sp, #8
 8014290:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8014292:	f009 f8e1 	bl	801d458 <sys_arch_protect>
 8014296:	6038      	str	r0, [r7, #0]
 8014298:	4b0d      	ldr	r3, [pc, #52]	@ (80142d0 <pbuf_free_ooseq+0x44>)
 801429a:	2200      	movs	r2, #0
 801429c:	701a      	strb	r2, [r3, #0]
 801429e:	6838      	ldr	r0, [r7, #0]
 80142a0:	f009 f8e8 	bl	801d474 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80142a4:	4b0b      	ldr	r3, [pc, #44]	@ (80142d4 <pbuf_free_ooseq+0x48>)
 80142a6:	681b      	ldr	r3, [r3, #0]
 80142a8:	607b      	str	r3, [r7, #4]
 80142aa:	e00a      	b.n	80142c2 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 80142ac:	687b      	ldr	r3, [r7, #4]
 80142ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80142b0:	2b00      	cmp	r3, #0
 80142b2:	d003      	beq.n	80142bc <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 80142b4:	6878      	ldr	r0, [r7, #4]
 80142b6:	f002 f983 	bl	80165c0 <tcp_free_ooseq>
      return;
 80142ba:	e005      	b.n	80142c8 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	68db      	ldr	r3, [r3, #12]
 80142c0:	607b      	str	r3, [r7, #4]
 80142c2:	687b      	ldr	r3, [r7, #4]
 80142c4:	2b00      	cmp	r3, #0
 80142c6:	d1f1      	bne.n	80142ac <pbuf_free_ooseq+0x20>
    }
  }
}
 80142c8:	3708      	adds	r7, #8
 80142ca:	46bd      	mov	sp, r7
 80142cc:	bd80      	pop	{r7, pc}
 80142ce:	bf00      	nop
 80142d0:	200277c1 	.word	0x200277c1
 80142d4:	200277d0 	.word	0x200277d0

080142d8 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 80142d8:	b580      	push	{r7, lr}
 80142da:	b082      	sub	sp, #8
 80142dc:	af00      	add	r7, sp, #0
 80142de:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 80142e0:	f7ff ffd4 	bl	801428c <pbuf_free_ooseq>
}
 80142e4:	bf00      	nop
 80142e6:	3708      	adds	r7, #8
 80142e8:	46bd      	mov	sp, r7
 80142ea:	bd80      	pop	{r7, pc}

080142ec <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 80142ec:	b580      	push	{r7, lr}
 80142ee:	b082      	sub	sp, #8
 80142f0:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 80142f2:	f009 f8b1 	bl	801d458 <sys_arch_protect>
 80142f6:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 80142f8:	4b0f      	ldr	r3, [pc, #60]	@ (8014338 <pbuf_pool_is_empty+0x4c>)
 80142fa:	781b      	ldrb	r3, [r3, #0]
 80142fc:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 80142fe:	4b0e      	ldr	r3, [pc, #56]	@ (8014338 <pbuf_pool_is_empty+0x4c>)
 8014300:	2201      	movs	r2, #1
 8014302:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8014304:	6878      	ldr	r0, [r7, #4]
 8014306:	f009 f8b5 	bl	801d474 <sys_arch_unprotect>

  if (!queued) {
 801430a:	78fb      	ldrb	r3, [r7, #3]
 801430c:	2b00      	cmp	r3, #0
 801430e:	d10f      	bne.n	8014330 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8014310:	2100      	movs	r1, #0
 8014312:	480a      	ldr	r0, [pc, #40]	@ (801433c <pbuf_pool_is_empty+0x50>)
 8014314:	f7fe feaa 	bl	801306c <tcpip_try_callback>
 8014318:	4603      	mov	r3, r0
 801431a:	2b00      	cmp	r3, #0
 801431c:	d008      	beq.n	8014330 <pbuf_pool_is_empty+0x44>
 801431e:	f009 f89b 	bl	801d458 <sys_arch_protect>
 8014322:	6078      	str	r0, [r7, #4]
 8014324:	4b04      	ldr	r3, [pc, #16]	@ (8014338 <pbuf_pool_is_empty+0x4c>)
 8014326:	2200      	movs	r2, #0
 8014328:	701a      	strb	r2, [r3, #0]
 801432a:	6878      	ldr	r0, [r7, #4]
 801432c:	f009 f8a2 	bl	801d474 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8014330:	bf00      	nop
 8014332:	3708      	adds	r7, #8
 8014334:	46bd      	mov	sp, r7
 8014336:	bd80      	pop	{r7, pc}
 8014338:	200277c1 	.word	0x200277c1
 801433c:	080142d9 	.word	0x080142d9

08014340 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8014340:	b480      	push	{r7}
 8014342:	b085      	sub	sp, #20
 8014344:	af00      	add	r7, sp, #0
 8014346:	60f8      	str	r0, [r7, #12]
 8014348:	60b9      	str	r1, [r7, #8]
 801434a:	4611      	mov	r1, r2
 801434c:	461a      	mov	r2, r3
 801434e:	460b      	mov	r3, r1
 8014350:	80fb      	strh	r3, [r7, #6]
 8014352:	4613      	mov	r3, r2
 8014354:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8014356:	68fb      	ldr	r3, [r7, #12]
 8014358:	2200      	movs	r2, #0
 801435a:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 801435c:	68fb      	ldr	r3, [r7, #12]
 801435e:	68ba      	ldr	r2, [r7, #8]
 8014360:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8014362:	68fb      	ldr	r3, [r7, #12]
 8014364:	88fa      	ldrh	r2, [r7, #6]
 8014366:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8014368:	68fb      	ldr	r3, [r7, #12]
 801436a:	88ba      	ldrh	r2, [r7, #4]
 801436c:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 801436e:	8b3b      	ldrh	r3, [r7, #24]
 8014370:	b2da      	uxtb	r2, r3
 8014372:	68fb      	ldr	r3, [r7, #12]
 8014374:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8014376:	68fb      	ldr	r3, [r7, #12]
 8014378:	7f3a      	ldrb	r2, [r7, #28]
 801437a:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 801437c:	68fb      	ldr	r3, [r7, #12]
 801437e:	2201      	movs	r2, #1
 8014380:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8014382:	68fb      	ldr	r3, [r7, #12]
 8014384:	2200      	movs	r2, #0
 8014386:	73da      	strb	r2, [r3, #15]
}
 8014388:	bf00      	nop
 801438a:	3714      	adds	r7, #20
 801438c:	46bd      	mov	sp, r7
 801438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014392:	4770      	bx	lr

08014394 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8014394:	b580      	push	{r7, lr}
 8014396:	b08c      	sub	sp, #48	@ 0x30
 8014398:	af02      	add	r7, sp, #8
 801439a:	4603      	mov	r3, r0
 801439c:	71fb      	strb	r3, [r7, #7]
 801439e:	460b      	mov	r3, r1
 80143a0:	80bb      	strh	r3, [r7, #4]
 80143a2:	4613      	mov	r3, r2
 80143a4:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 80143a6:	79fb      	ldrb	r3, [r7, #7]
 80143a8:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 80143aa:	887b      	ldrh	r3, [r7, #2]
 80143ac:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 80143b0:	d07f      	beq.n	80144b2 <pbuf_alloc+0x11e>
 80143b2:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 80143b6:	f300 80c8 	bgt.w	801454a <pbuf_alloc+0x1b6>
 80143ba:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 80143be:	d010      	beq.n	80143e2 <pbuf_alloc+0x4e>
 80143c0:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 80143c4:	f300 80c1 	bgt.w	801454a <pbuf_alloc+0x1b6>
 80143c8:	2b01      	cmp	r3, #1
 80143ca:	d002      	beq.n	80143d2 <pbuf_alloc+0x3e>
 80143cc:	2b41      	cmp	r3, #65	@ 0x41
 80143ce:	f040 80bc 	bne.w	801454a <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 80143d2:	887a      	ldrh	r2, [r7, #2]
 80143d4:	88bb      	ldrh	r3, [r7, #4]
 80143d6:	4619      	mov	r1, r3
 80143d8:	2000      	movs	r0, #0
 80143da:	f000 f8d1 	bl	8014580 <pbuf_alloc_reference>
 80143de:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 80143e0:	e0bd      	b.n	801455e <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 80143e2:	2300      	movs	r3, #0
 80143e4:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 80143e6:	2300      	movs	r3, #0
 80143e8:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 80143ea:	88bb      	ldrh	r3, [r7, #4]
 80143ec:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80143ee:	200c      	movs	r0, #12
 80143f0:	f7ff fb9a 	bl	8013b28 <memp_malloc>
 80143f4:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 80143f6:	693b      	ldr	r3, [r7, #16]
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	d109      	bne.n	8014410 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 80143fc:	f7ff ff76 	bl	80142ec <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8014400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014402:	2b00      	cmp	r3, #0
 8014404:	d002      	beq.n	801440c <pbuf_alloc+0x78>
            pbuf_free(p);
 8014406:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014408:	f000 faa8 	bl	801495c <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 801440c:	2300      	movs	r3, #0
 801440e:	e0a7      	b.n	8014560 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8014410:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014412:	3303      	adds	r3, #3
 8014414:	b29b      	uxth	r3, r3
 8014416:	f023 0303 	bic.w	r3, r3, #3
 801441a:	b29b      	uxth	r3, r3
 801441c:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 8014420:	b29b      	uxth	r3, r3
 8014422:	8b7a      	ldrh	r2, [r7, #26]
 8014424:	4293      	cmp	r3, r2
 8014426:	bf28      	it	cs
 8014428:	4613      	movcs	r3, r2
 801442a:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 801442c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801442e:	3310      	adds	r3, #16
 8014430:	693a      	ldr	r2, [r7, #16]
 8014432:	4413      	add	r3, r2
 8014434:	3303      	adds	r3, #3
 8014436:	f023 0303 	bic.w	r3, r3, #3
 801443a:	4618      	mov	r0, r3
 801443c:	89f9      	ldrh	r1, [r7, #14]
 801443e:	8b7a      	ldrh	r2, [r7, #26]
 8014440:	2300      	movs	r3, #0
 8014442:	9301      	str	r3, [sp, #4]
 8014444:	887b      	ldrh	r3, [r7, #2]
 8014446:	9300      	str	r3, [sp, #0]
 8014448:	460b      	mov	r3, r1
 801444a:	4601      	mov	r1, r0
 801444c:	6938      	ldr	r0, [r7, #16]
 801444e:	f7ff ff77 	bl	8014340 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8014452:	693b      	ldr	r3, [r7, #16]
 8014454:	685b      	ldr	r3, [r3, #4]
 8014456:	f003 0303 	and.w	r3, r3, #3
 801445a:	2b00      	cmp	r3, #0
 801445c:	d006      	beq.n	801446c <pbuf_alloc+0xd8>
 801445e:	4b42      	ldr	r3, [pc, #264]	@ (8014568 <pbuf_alloc+0x1d4>)
 8014460:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014464:	4941      	ldr	r1, [pc, #260]	@ (801456c <pbuf_alloc+0x1d8>)
 8014466:	4842      	ldr	r0, [pc, #264]	@ (8014570 <pbuf_alloc+0x1dc>)
 8014468:	f009 ffee 	bl	801e448 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 801446c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801446e:	3303      	adds	r3, #3
 8014470:	f023 0303 	bic.w	r3, r3, #3
 8014474:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8014478:	d106      	bne.n	8014488 <pbuf_alloc+0xf4>
 801447a:	4b3b      	ldr	r3, [pc, #236]	@ (8014568 <pbuf_alloc+0x1d4>)
 801447c:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8014480:	493c      	ldr	r1, [pc, #240]	@ (8014574 <pbuf_alloc+0x1e0>)
 8014482:	483b      	ldr	r0, [pc, #236]	@ (8014570 <pbuf_alloc+0x1dc>)
 8014484:	f009 ffe0 	bl	801e448 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8014488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801448a:	2b00      	cmp	r3, #0
 801448c:	d102      	bne.n	8014494 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 801448e:	693b      	ldr	r3, [r7, #16]
 8014490:	627b      	str	r3, [r7, #36]	@ 0x24
 8014492:	e002      	b.n	801449a <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8014494:	69fb      	ldr	r3, [r7, #28]
 8014496:	693a      	ldr	r2, [r7, #16]
 8014498:	601a      	str	r2, [r3, #0]
        }
        last = q;
 801449a:	693b      	ldr	r3, [r7, #16]
 801449c:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 801449e:	8b7a      	ldrh	r2, [r7, #26]
 80144a0:	89fb      	ldrh	r3, [r7, #14]
 80144a2:	1ad3      	subs	r3, r2, r3
 80144a4:	837b      	strh	r3, [r7, #26]
        offset = 0;
 80144a6:	2300      	movs	r3, #0
 80144a8:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 80144aa:	8b7b      	ldrh	r3, [r7, #26]
 80144ac:	2b00      	cmp	r3, #0
 80144ae:	d19e      	bne.n	80143ee <pbuf_alloc+0x5a>
      break;
 80144b0:	e055      	b.n	801455e <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 80144b2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80144b4:	3303      	adds	r3, #3
 80144b6:	b29b      	uxth	r3, r3
 80144b8:	f023 0303 	bic.w	r3, r3, #3
 80144bc:	b29a      	uxth	r2, r3
 80144be:	88bb      	ldrh	r3, [r7, #4]
 80144c0:	3303      	adds	r3, #3
 80144c2:	b29b      	uxth	r3, r3
 80144c4:	f023 0303 	bic.w	r3, r3, #3
 80144c8:	b29b      	uxth	r3, r3
 80144ca:	4413      	add	r3, r2
 80144cc:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 80144ce:	8b3b      	ldrh	r3, [r7, #24]
 80144d0:	3310      	adds	r3, #16
 80144d2:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80144d4:	8b3a      	ldrh	r2, [r7, #24]
 80144d6:	88bb      	ldrh	r3, [r7, #4]
 80144d8:	3303      	adds	r3, #3
 80144da:	f023 0303 	bic.w	r3, r3, #3
 80144de:	429a      	cmp	r2, r3
 80144e0:	d306      	bcc.n	80144f0 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 80144e2:	8afa      	ldrh	r2, [r7, #22]
 80144e4:	88bb      	ldrh	r3, [r7, #4]
 80144e6:	3303      	adds	r3, #3
 80144e8:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80144ec:	429a      	cmp	r2, r3
 80144ee:	d201      	bcs.n	80144f4 <pbuf_alloc+0x160>
        return NULL;
 80144f0:	2300      	movs	r3, #0
 80144f2:	e035      	b.n	8014560 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 80144f4:	8afb      	ldrh	r3, [r7, #22]
 80144f6:	4618      	mov	r0, r3
 80144f8:	f7ff f972 	bl	80137e0 <mem_malloc>
 80144fc:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 80144fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014500:	2b00      	cmp	r3, #0
 8014502:	d101      	bne.n	8014508 <pbuf_alloc+0x174>
        return NULL;
 8014504:	2300      	movs	r3, #0
 8014506:	e02b      	b.n	8014560 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8014508:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801450a:	3310      	adds	r3, #16
 801450c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801450e:	4413      	add	r3, r2
 8014510:	3303      	adds	r3, #3
 8014512:	f023 0303 	bic.w	r3, r3, #3
 8014516:	4618      	mov	r0, r3
 8014518:	88b9      	ldrh	r1, [r7, #4]
 801451a:	88ba      	ldrh	r2, [r7, #4]
 801451c:	2300      	movs	r3, #0
 801451e:	9301      	str	r3, [sp, #4]
 8014520:	887b      	ldrh	r3, [r7, #2]
 8014522:	9300      	str	r3, [sp, #0]
 8014524:	460b      	mov	r3, r1
 8014526:	4601      	mov	r1, r0
 8014528:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801452a:	f7ff ff09 	bl	8014340 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 801452e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014530:	685b      	ldr	r3, [r3, #4]
 8014532:	f003 0303 	and.w	r3, r3, #3
 8014536:	2b00      	cmp	r3, #0
 8014538:	d010      	beq.n	801455c <pbuf_alloc+0x1c8>
 801453a:	4b0b      	ldr	r3, [pc, #44]	@ (8014568 <pbuf_alloc+0x1d4>)
 801453c:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8014540:	490d      	ldr	r1, [pc, #52]	@ (8014578 <pbuf_alloc+0x1e4>)
 8014542:	480b      	ldr	r0, [pc, #44]	@ (8014570 <pbuf_alloc+0x1dc>)
 8014544:	f009 ff80 	bl	801e448 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8014548:	e008      	b.n	801455c <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 801454a:	4b07      	ldr	r3, [pc, #28]	@ (8014568 <pbuf_alloc+0x1d4>)
 801454c:	f240 1227 	movw	r2, #295	@ 0x127
 8014550:	490a      	ldr	r1, [pc, #40]	@ (801457c <pbuf_alloc+0x1e8>)
 8014552:	4807      	ldr	r0, [pc, #28]	@ (8014570 <pbuf_alloc+0x1dc>)
 8014554:	f009 ff78 	bl	801e448 <iprintf>
      return NULL;
 8014558:	2300      	movs	r3, #0
 801455a:	e001      	b.n	8014560 <pbuf_alloc+0x1cc>
      break;
 801455c:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 801455e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8014560:	4618      	mov	r0, r3
 8014562:	3728      	adds	r7, #40	@ 0x28
 8014564:	46bd      	mov	sp, r7
 8014566:	bd80      	pop	{r7, pc}
 8014568:	0801fbb4 	.word	0x0801fbb4
 801456c:	0801fbe4 	.word	0x0801fbe4
 8014570:	0801fc14 	.word	0x0801fc14
 8014574:	0801fc3c 	.word	0x0801fc3c
 8014578:	0801fc70 	.word	0x0801fc70
 801457c:	0801fc9c 	.word	0x0801fc9c

08014580 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8014580:	b580      	push	{r7, lr}
 8014582:	b086      	sub	sp, #24
 8014584:	af02      	add	r7, sp, #8
 8014586:	6078      	str	r0, [r7, #4]
 8014588:	460b      	mov	r3, r1
 801458a:	807b      	strh	r3, [r7, #2]
 801458c:	4613      	mov	r3, r2
 801458e:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8014590:	883b      	ldrh	r3, [r7, #0]
 8014592:	2b41      	cmp	r3, #65	@ 0x41
 8014594:	d009      	beq.n	80145aa <pbuf_alloc_reference+0x2a>
 8014596:	883b      	ldrh	r3, [r7, #0]
 8014598:	2b01      	cmp	r3, #1
 801459a:	d006      	beq.n	80145aa <pbuf_alloc_reference+0x2a>
 801459c:	4b0f      	ldr	r3, [pc, #60]	@ (80145dc <pbuf_alloc_reference+0x5c>)
 801459e:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 80145a2:	490f      	ldr	r1, [pc, #60]	@ (80145e0 <pbuf_alloc_reference+0x60>)
 80145a4:	480f      	ldr	r0, [pc, #60]	@ (80145e4 <pbuf_alloc_reference+0x64>)
 80145a6:	f009 ff4f 	bl	801e448 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 80145aa:	200b      	movs	r0, #11
 80145ac:	f7ff fabc 	bl	8013b28 <memp_malloc>
 80145b0:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 80145b2:	68fb      	ldr	r3, [r7, #12]
 80145b4:	2b00      	cmp	r3, #0
 80145b6:	d101      	bne.n	80145bc <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 80145b8:	2300      	movs	r3, #0
 80145ba:	e00b      	b.n	80145d4 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 80145bc:	8879      	ldrh	r1, [r7, #2]
 80145be:	887a      	ldrh	r2, [r7, #2]
 80145c0:	2300      	movs	r3, #0
 80145c2:	9301      	str	r3, [sp, #4]
 80145c4:	883b      	ldrh	r3, [r7, #0]
 80145c6:	9300      	str	r3, [sp, #0]
 80145c8:	460b      	mov	r3, r1
 80145ca:	6879      	ldr	r1, [r7, #4]
 80145cc:	68f8      	ldr	r0, [r7, #12]
 80145ce:	f7ff feb7 	bl	8014340 <pbuf_init_alloced_pbuf>
  return p;
 80145d2:	68fb      	ldr	r3, [r7, #12]
}
 80145d4:	4618      	mov	r0, r3
 80145d6:	3710      	adds	r7, #16
 80145d8:	46bd      	mov	sp, r7
 80145da:	bd80      	pop	{r7, pc}
 80145dc:	0801fbb4 	.word	0x0801fbb4
 80145e0:	0801fcb8 	.word	0x0801fcb8
 80145e4:	0801fc14 	.word	0x0801fc14

080145e8 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 80145e8:	b580      	push	{r7, lr}
 80145ea:	b088      	sub	sp, #32
 80145ec:	af02      	add	r7, sp, #8
 80145ee:	607b      	str	r3, [r7, #4]
 80145f0:	4603      	mov	r3, r0
 80145f2:	73fb      	strb	r3, [r7, #15]
 80145f4:	460b      	mov	r3, r1
 80145f6:	81bb      	strh	r3, [r7, #12]
 80145f8:	4613      	mov	r3, r2
 80145fa:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 80145fc:	7bfb      	ldrb	r3, [r7, #15]
 80145fe:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8014600:	8a7b      	ldrh	r3, [r7, #18]
 8014602:	3303      	adds	r3, #3
 8014604:	f023 0203 	bic.w	r2, r3, #3
 8014608:	89bb      	ldrh	r3, [r7, #12]
 801460a:	441a      	add	r2, r3
 801460c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801460e:	429a      	cmp	r2, r3
 8014610:	d901      	bls.n	8014616 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8014612:	2300      	movs	r3, #0
 8014614:	e018      	b.n	8014648 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8014616:	6a3b      	ldr	r3, [r7, #32]
 8014618:	2b00      	cmp	r3, #0
 801461a:	d007      	beq.n	801462c <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 801461c:	8a7b      	ldrh	r3, [r7, #18]
 801461e:	3303      	adds	r3, #3
 8014620:	f023 0303 	bic.w	r3, r3, #3
 8014624:	6a3a      	ldr	r2, [r7, #32]
 8014626:	4413      	add	r3, r2
 8014628:	617b      	str	r3, [r7, #20]
 801462a:	e001      	b.n	8014630 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 801462c:	2300      	movs	r3, #0
 801462e:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8014630:	6878      	ldr	r0, [r7, #4]
 8014632:	89b9      	ldrh	r1, [r7, #12]
 8014634:	89ba      	ldrh	r2, [r7, #12]
 8014636:	2302      	movs	r3, #2
 8014638:	9301      	str	r3, [sp, #4]
 801463a:	897b      	ldrh	r3, [r7, #10]
 801463c:	9300      	str	r3, [sp, #0]
 801463e:	460b      	mov	r3, r1
 8014640:	6979      	ldr	r1, [r7, #20]
 8014642:	f7ff fe7d 	bl	8014340 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8014646:	687b      	ldr	r3, [r7, #4]
}
 8014648:	4618      	mov	r0, r3
 801464a:	3718      	adds	r7, #24
 801464c:	46bd      	mov	sp, r7
 801464e:	bd80      	pop	{r7, pc}

08014650 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8014650:	b580      	push	{r7, lr}
 8014652:	b084      	sub	sp, #16
 8014654:	af00      	add	r7, sp, #0
 8014656:	6078      	str	r0, [r7, #4]
 8014658:	460b      	mov	r3, r1
 801465a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801465c:	687b      	ldr	r3, [r7, #4]
 801465e:	2b00      	cmp	r3, #0
 8014660:	d106      	bne.n	8014670 <pbuf_realloc+0x20>
 8014662:	4b3a      	ldr	r3, [pc, #232]	@ (801474c <pbuf_realloc+0xfc>)
 8014664:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8014668:	4939      	ldr	r1, [pc, #228]	@ (8014750 <pbuf_realloc+0x100>)
 801466a:	483a      	ldr	r0, [pc, #232]	@ (8014754 <pbuf_realloc+0x104>)
 801466c:	f009 feec 	bl	801e448 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8014670:	687b      	ldr	r3, [r7, #4]
 8014672:	891b      	ldrh	r3, [r3, #8]
 8014674:	887a      	ldrh	r2, [r7, #2]
 8014676:	429a      	cmp	r2, r3
 8014678:	d263      	bcs.n	8014742 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 801467a:	687b      	ldr	r3, [r7, #4]
 801467c:	891a      	ldrh	r2, [r3, #8]
 801467e:	887b      	ldrh	r3, [r7, #2]
 8014680:	1ad3      	subs	r3, r2, r3
 8014682:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8014684:	887b      	ldrh	r3, [r7, #2]
 8014686:	817b      	strh	r3, [r7, #10]
  q = p;
 8014688:	687b      	ldr	r3, [r7, #4]
 801468a:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 801468c:	e018      	b.n	80146c0 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 801468e:	68fb      	ldr	r3, [r7, #12]
 8014690:	895b      	ldrh	r3, [r3, #10]
 8014692:	897a      	ldrh	r2, [r7, #10]
 8014694:	1ad3      	subs	r3, r2, r3
 8014696:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8014698:	68fb      	ldr	r3, [r7, #12]
 801469a:	891a      	ldrh	r2, [r3, #8]
 801469c:	893b      	ldrh	r3, [r7, #8]
 801469e:	1ad3      	subs	r3, r2, r3
 80146a0:	b29a      	uxth	r2, r3
 80146a2:	68fb      	ldr	r3, [r7, #12]
 80146a4:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 80146a6:	68fb      	ldr	r3, [r7, #12]
 80146a8:	681b      	ldr	r3, [r3, #0]
 80146aa:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 80146ac:	68fb      	ldr	r3, [r7, #12]
 80146ae:	2b00      	cmp	r3, #0
 80146b0:	d106      	bne.n	80146c0 <pbuf_realloc+0x70>
 80146b2:	4b26      	ldr	r3, [pc, #152]	@ (801474c <pbuf_realloc+0xfc>)
 80146b4:	f240 12af 	movw	r2, #431	@ 0x1af
 80146b8:	4927      	ldr	r1, [pc, #156]	@ (8014758 <pbuf_realloc+0x108>)
 80146ba:	4826      	ldr	r0, [pc, #152]	@ (8014754 <pbuf_realloc+0x104>)
 80146bc:	f009 fec4 	bl	801e448 <iprintf>
  while (rem_len > q->len) {
 80146c0:	68fb      	ldr	r3, [r7, #12]
 80146c2:	895b      	ldrh	r3, [r3, #10]
 80146c4:	897a      	ldrh	r2, [r7, #10]
 80146c6:	429a      	cmp	r2, r3
 80146c8:	d8e1      	bhi.n	801468e <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 80146ca:	68fb      	ldr	r3, [r7, #12]
 80146cc:	7b1b      	ldrb	r3, [r3, #12]
 80146ce:	f003 030f 	and.w	r3, r3, #15
 80146d2:	2b00      	cmp	r3, #0
 80146d4:	d121      	bne.n	801471a <pbuf_realloc+0xca>
 80146d6:	68fb      	ldr	r3, [r7, #12]
 80146d8:	895b      	ldrh	r3, [r3, #10]
 80146da:	897a      	ldrh	r2, [r7, #10]
 80146dc:	429a      	cmp	r2, r3
 80146de:	d01c      	beq.n	801471a <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 80146e0:	68fb      	ldr	r3, [r7, #12]
 80146e2:	7b5b      	ldrb	r3, [r3, #13]
 80146e4:	f003 0302 	and.w	r3, r3, #2
 80146e8:	2b00      	cmp	r3, #0
 80146ea:	d116      	bne.n	801471a <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 80146ec:	68fb      	ldr	r3, [r7, #12]
 80146ee:	685a      	ldr	r2, [r3, #4]
 80146f0:	68fb      	ldr	r3, [r7, #12]
 80146f2:	1ad3      	subs	r3, r2, r3
 80146f4:	b29a      	uxth	r2, r3
 80146f6:	897b      	ldrh	r3, [r7, #10]
 80146f8:	4413      	add	r3, r2
 80146fa:	b29b      	uxth	r3, r3
 80146fc:	4619      	mov	r1, r3
 80146fe:	68f8      	ldr	r0, [r7, #12]
 8014700:	f7fe ff64 	bl	80135cc <mem_trim>
 8014704:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8014706:	68fb      	ldr	r3, [r7, #12]
 8014708:	2b00      	cmp	r3, #0
 801470a:	d106      	bne.n	801471a <pbuf_realloc+0xca>
 801470c:	4b0f      	ldr	r3, [pc, #60]	@ (801474c <pbuf_realloc+0xfc>)
 801470e:	f240 12bd 	movw	r2, #445	@ 0x1bd
 8014712:	4912      	ldr	r1, [pc, #72]	@ (801475c <pbuf_realloc+0x10c>)
 8014714:	480f      	ldr	r0, [pc, #60]	@ (8014754 <pbuf_realloc+0x104>)
 8014716:	f009 fe97 	bl	801e448 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 801471a:	68fb      	ldr	r3, [r7, #12]
 801471c:	897a      	ldrh	r2, [r7, #10]
 801471e:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8014720:	68fb      	ldr	r3, [r7, #12]
 8014722:	895a      	ldrh	r2, [r3, #10]
 8014724:	68fb      	ldr	r3, [r7, #12]
 8014726:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8014728:	68fb      	ldr	r3, [r7, #12]
 801472a:	681b      	ldr	r3, [r3, #0]
 801472c:	2b00      	cmp	r3, #0
 801472e:	d004      	beq.n	801473a <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8014730:	68fb      	ldr	r3, [r7, #12]
 8014732:	681b      	ldr	r3, [r3, #0]
 8014734:	4618      	mov	r0, r3
 8014736:	f000 f911 	bl	801495c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 801473a:	68fb      	ldr	r3, [r7, #12]
 801473c:	2200      	movs	r2, #0
 801473e:	601a      	str	r2, [r3, #0]
 8014740:	e000      	b.n	8014744 <pbuf_realloc+0xf4>
    return;
 8014742:	bf00      	nop

}
 8014744:	3710      	adds	r7, #16
 8014746:	46bd      	mov	sp, r7
 8014748:	bd80      	pop	{r7, pc}
 801474a:	bf00      	nop
 801474c:	0801fbb4 	.word	0x0801fbb4
 8014750:	0801fccc 	.word	0x0801fccc
 8014754:	0801fc14 	.word	0x0801fc14
 8014758:	0801fce4 	.word	0x0801fce4
 801475c:	0801fcfc 	.word	0x0801fcfc

08014760 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8014760:	b580      	push	{r7, lr}
 8014762:	b086      	sub	sp, #24
 8014764:	af00      	add	r7, sp, #0
 8014766:	60f8      	str	r0, [r7, #12]
 8014768:	60b9      	str	r1, [r7, #8]
 801476a:	4613      	mov	r3, r2
 801476c:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801476e:	68fb      	ldr	r3, [r7, #12]
 8014770:	2b00      	cmp	r3, #0
 8014772:	d106      	bne.n	8014782 <pbuf_add_header_impl+0x22>
 8014774:	4b2b      	ldr	r3, [pc, #172]	@ (8014824 <pbuf_add_header_impl+0xc4>)
 8014776:	f240 12df 	movw	r2, #479	@ 0x1df
 801477a:	492b      	ldr	r1, [pc, #172]	@ (8014828 <pbuf_add_header_impl+0xc8>)
 801477c:	482b      	ldr	r0, [pc, #172]	@ (801482c <pbuf_add_header_impl+0xcc>)
 801477e:	f009 fe63 	bl	801e448 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8014782:	68fb      	ldr	r3, [r7, #12]
 8014784:	2b00      	cmp	r3, #0
 8014786:	d003      	beq.n	8014790 <pbuf_add_header_impl+0x30>
 8014788:	68bb      	ldr	r3, [r7, #8]
 801478a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801478e:	d301      	bcc.n	8014794 <pbuf_add_header_impl+0x34>
    return 1;
 8014790:	2301      	movs	r3, #1
 8014792:	e043      	b.n	801481c <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8014794:	68bb      	ldr	r3, [r7, #8]
 8014796:	2b00      	cmp	r3, #0
 8014798:	d101      	bne.n	801479e <pbuf_add_header_impl+0x3e>
    return 0;
 801479a:	2300      	movs	r3, #0
 801479c:	e03e      	b.n	801481c <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 801479e:	68bb      	ldr	r3, [r7, #8]
 80147a0:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 80147a2:	68fb      	ldr	r3, [r7, #12]
 80147a4:	891a      	ldrh	r2, [r3, #8]
 80147a6:	8a7b      	ldrh	r3, [r7, #18]
 80147a8:	4413      	add	r3, r2
 80147aa:	b29b      	uxth	r3, r3
 80147ac:	8a7a      	ldrh	r2, [r7, #18]
 80147ae:	429a      	cmp	r2, r3
 80147b0:	d901      	bls.n	80147b6 <pbuf_add_header_impl+0x56>
    return 1;
 80147b2:	2301      	movs	r3, #1
 80147b4:	e032      	b.n	801481c <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 80147b6:	68fb      	ldr	r3, [r7, #12]
 80147b8:	7b1b      	ldrb	r3, [r3, #12]
 80147ba:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 80147bc:	8a3b      	ldrh	r3, [r7, #16]
 80147be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80147c2:	2b00      	cmp	r3, #0
 80147c4:	d00c      	beq.n	80147e0 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 80147c6:	68fb      	ldr	r3, [r7, #12]
 80147c8:	685a      	ldr	r2, [r3, #4]
 80147ca:	68bb      	ldr	r3, [r7, #8]
 80147cc:	425b      	negs	r3, r3
 80147ce:	4413      	add	r3, r2
 80147d0:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 80147d2:	68fb      	ldr	r3, [r7, #12]
 80147d4:	3310      	adds	r3, #16
 80147d6:	697a      	ldr	r2, [r7, #20]
 80147d8:	429a      	cmp	r2, r3
 80147da:	d20d      	bcs.n	80147f8 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 80147dc:	2301      	movs	r3, #1
 80147de:	e01d      	b.n	801481c <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 80147e0:	79fb      	ldrb	r3, [r7, #7]
 80147e2:	2b00      	cmp	r3, #0
 80147e4:	d006      	beq.n	80147f4 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 80147e6:	68fb      	ldr	r3, [r7, #12]
 80147e8:	685a      	ldr	r2, [r3, #4]
 80147ea:	68bb      	ldr	r3, [r7, #8]
 80147ec:	425b      	negs	r3, r3
 80147ee:	4413      	add	r3, r2
 80147f0:	617b      	str	r3, [r7, #20]
 80147f2:	e001      	b.n	80147f8 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 80147f4:	2301      	movs	r3, #1
 80147f6:	e011      	b.n	801481c <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 80147f8:	68fb      	ldr	r3, [r7, #12]
 80147fa:	697a      	ldr	r2, [r7, #20]
 80147fc:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 80147fe:	68fb      	ldr	r3, [r7, #12]
 8014800:	895a      	ldrh	r2, [r3, #10]
 8014802:	8a7b      	ldrh	r3, [r7, #18]
 8014804:	4413      	add	r3, r2
 8014806:	b29a      	uxth	r2, r3
 8014808:	68fb      	ldr	r3, [r7, #12]
 801480a:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 801480c:	68fb      	ldr	r3, [r7, #12]
 801480e:	891a      	ldrh	r2, [r3, #8]
 8014810:	8a7b      	ldrh	r3, [r7, #18]
 8014812:	4413      	add	r3, r2
 8014814:	b29a      	uxth	r2, r3
 8014816:	68fb      	ldr	r3, [r7, #12]
 8014818:	811a      	strh	r2, [r3, #8]


  return 0;
 801481a:	2300      	movs	r3, #0
}
 801481c:	4618      	mov	r0, r3
 801481e:	3718      	adds	r7, #24
 8014820:	46bd      	mov	sp, r7
 8014822:	bd80      	pop	{r7, pc}
 8014824:	0801fbb4 	.word	0x0801fbb4
 8014828:	0801fd18 	.word	0x0801fd18
 801482c:	0801fc14 	.word	0x0801fc14

08014830 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8014830:	b580      	push	{r7, lr}
 8014832:	b082      	sub	sp, #8
 8014834:	af00      	add	r7, sp, #0
 8014836:	6078      	str	r0, [r7, #4]
 8014838:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 801483a:	2200      	movs	r2, #0
 801483c:	6839      	ldr	r1, [r7, #0]
 801483e:	6878      	ldr	r0, [r7, #4]
 8014840:	f7ff ff8e 	bl	8014760 <pbuf_add_header_impl>
 8014844:	4603      	mov	r3, r0
}
 8014846:	4618      	mov	r0, r3
 8014848:	3708      	adds	r7, #8
 801484a:	46bd      	mov	sp, r7
 801484c:	bd80      	pop	{r7, pc}
	...

08014850 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8014850:	b580      	push	{r7, lr}
 8014852:	b084      	sub	sp, #16
 8014854:	af00      	add	r7, sp, #0
 8014856:	6078      	str	r0, [r7, #4]
 8014858:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801485a:	687b      	ldr	r3, [r7, #4]
 801485c:	2b00      	cmp	r3, #0
 801485e:	d106      	bne.n	801486e <pbuf_remove_header+0x1e>
 8014860:	4b20      	ldr	r3, [pc, #128]	@ (80148e4 <pbuf_remove_header+0x94>)
 8014862:	f240 224b 	movw	r2, #587	@ 0x24b
 8014866:	4920      	ldr	r1, [pc, #128]	@ (80148e8 <pbuf_remove_header+0x98>)
 8014868:	4820      	ldr	r0, [pc, #128]	@ (80148ec <pbuf_remove_header+0x9c>)
 801486a:	f009 fded 	bl	801e448 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 801486e:	687b      	ldr	r3, [r7, #4]
 8014870:	2b00      	cmp	r3, #0
 8014872:	d003      	beq.n	801487c <pbuf_remove_header+0x2c>
 8014874:	683b      	ldr	r3, [r7, #0]
 8014876:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801487a:	d301      	bcc.n	8014880 <pbuf_remove_header+0x30>
    return 1;
 801487c:	2301      	movs	r3, #1
 801487e:	e02c      	b.n	80148da <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8014880:	683b      	ldr	r3, [r7, #0]
 8014882:	2b00      	cmp	r3, #0
 8014884:	d101      	bne.n	801488a <pbuf_remove_header+0x3a>
    return 0;
 8014886:	2300      	movs	r3, #0
 8014888:	e027      	b.n	80148da <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 801488a:	683b      	ldr	r3, [r7, #0]
 801488c:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801488e:	687b      	ldr	r3, [r7, #4]
 8014890:	895b      	ldrh	r3, [r3, #10]
 8014892:	89fa      	ldrh	r2, [r7, #14]
 8014894:	429a      	cmp	r2, r3
 8014896:	d908      	bls.n	80148aa <pbuf_remove_header+0x5a>
 8014898:	4b12      	ldr	r3, [pc, #72]	@ (80148e4 <pbuf_remove_header+0x94>)
 801489a:	f240 2255 	movw	r2, #597	@ 0x255
 801489e:	4914      	ldr	r1, [pc, #80]	@ (80148f0 <pbuf_remove_header+0xa0>)
 80148a0:	4812      	ldr	r0, [pc, #72]	@ (80148ec <pbuf_remove_header+0x9c>)
 80148a2:	f009 fdd1 	bl	801e448 <iprintf>
 80148a6:	2301      	movs	r3, #1
 80148a8:	e017      	b.n	80148da <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 80148aa:	687b      	ldr	r3, [r7, #4]
 80148ac:	685b      	ldr	r3, [r3, #4]
 80148ae:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80148b0:	687b      	ldr	r3, [r7, #4]
 80148b2:	685a      	ldr	r2, [r3, #4]
 80148b4:	683b      	ldr	r3, [r7, #0]
 80148b6:	441a      	add	r2, r3
 80148b8:	687b      	ldr	r3, [r7, #4]
 80148ba:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 80148bc:	687b      	ldr	r3, [r7, #4]
 80148be:	895a      	ldrh	r2, [r3, #10]
 80148c0:	89fb      	ldrh	r3, [r7, #14]
 80148c2:	1ad3      	subs	r3, r2, r3
 80148c4:	b29a      	uxth	r2, r3
 80148c6:	687b      	ldr	r3, [r7, #4]
 80148c8:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80148ca:	687b      	ldr	r3, [r7, #4]
 80148cc:	891a      	ldrh	r2, [r3, #8]
 80148ce:	89fb      	ldrh	r3, [r7, #14]
 80148d0:	1ad3      	subs	r3, r2, r3
 80148d2:	b29a      	uxth	r2, r3
 80148d4:	687b      	ldr	r3, [r7, #4]
 80148d6:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 80148d8:	2300      	movs	r3, #0
}
 80148da:	4618      	mov	r0, r3
 80148dc:	3710      	adds	r7, #16
 80148de:	46bd      	mov	sp, r7
 80148e0:	bd80      	pop	{r7, pc}
 80148e2:	bf00      	nop
 80148e4:	0801fbb4 	.word	0x0801fbb4
 80148e8:	0801fd18 	.word	0x0801fd18
 80148ec:	0801fc14 	.word	0x0801fc14
 80148f0:	0801fd24 	.word	0x0801fd24

080148f4 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80148f4:	b580      	push	{r7, lr}
 80148f6:	b082      	sub	sp, #8
 80148f8:	af00      	add	r7, sp, #0
 80148fa:	6078      	str	r0, [r7, #4]
 80148fc:	460b      	mov	r3, r1
 80148fe:	807b      	strh	r3, [r7, #2]
 8014900:	4613      	mov	r3, r2
 8014902:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8014904:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014908:	2b00      	cmp	r3, #0
 801490a:	da08      	bge.n	801491e <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 801490c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014910:	425b      	negs	r3, r3
 8014912:	4619      	mov	r1, r3
 8014914:	6878      	ldr	r0, [r7, #4]
 8014916:	f7ff ff9b 	bl	8014850 <pbuf_remove_header>
 801491a:	4603      	mov	r3, r0
 801491c:	e007      	b.n	801492e <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 801491e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014922:	787a      	ldrb	r2, [r7, #1]
 8014924:	4619      	mov	r1, r3
 8014926:	6878      	ldr	r0, [r7, #4]
 8014928:	f7ff ff1a 	bl	8014760 <pbuf_add_header_impl>
 801492c:	4603      	mov	r3, r0
  }
}
 801492e:	4618      	mov	r0, r3
 8014930:	3708      	adds	r7, #8
 8014932:	46bd      	mov	sp, r7
 8014934:	bd80      	pop	{r7, pc}

08014936 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8014936:	b580      	push	{r7, lr}
 8014938:	b082      	sub	sp, #8
 801493a:	af00      	add	r7, sp, #0
 801493c:	6078      	str	r0, [r7, #4]
 801493e:	460b      	mov	r3, r1
 8014940:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8014942:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014946:	2201      	movs	r2, #1
 8014948:	4619      	mov	r1, r3
 801494a:	6878      	ldr	r0, [r7, #4]
 801494c:	f7ff ffd2 	bl	80148f4 <pbuf_header_impl>
 8014950:	4603      	mov	r3, r0
}
 8014952:	4618      	mov	r0, r3
 8014954:	3708      	adds	r7, #8
 8014956:	46bd      	mov	sp, r7
 8014958:	bd80      	pop	{r7, pc}
	...

0801495c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 801495c:	b580      	push	{r7, lr}
 801495e:	b088      	sub	sp, #32
 8014960:	af00      	add	r7, sp, #0
 8014962:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8014964:	687b      	ldr	r3, [r7, #4]
 8014966:	2b00      	cmp	r3, #0
 8014968:	d10b      	bne.n	8014982 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801496a:	687b      	ldr	r3, [r7, #4]
 801496c:	2b00      	cmp	r3, #0
 801496e:	d106      	bne.n	801497e <pbuf_free+0x22>
 8014970:	4b3b      	ldr	r3, [pc, #236]	@ (8014a60 <pbuf_free+0x104>)
 8014972:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 8014976:	493b      	ldr	r1, [pc, #236]	@ (8014a64 <pbuf_free+0x108>)
 8014978:	483b      	ldr	r0, [pc, #236]	@ (8014a68 <pbuf_free+0x10c>)
 801497a:	f009 fd65 	bl	801e448 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801497e:	2300      	movs	r3, #0
 8014980:	e069      	b.n	8014a56 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8014982:	2300      	movs	r3, #0
 8014984:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8014986:	e062      	b.n	8014a4e <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8014988:	f008 fd66 	bl	801d458 <sys_arch_protect>
 801498c:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801498e:	687b      	ldr	r3, [r7, #4]
 8014990:	7b9b      	ldrb	r3, [r3, #14]
 8014992:	2b00      	cmp	r3, #0
 8014994:	d106      	bne.n	80149a4 <pbuf_free+0x48>
 8014996:	4b32      	ldr	r3, [pc, #200]	@ (8014a60 <pbuf_free+0x104>)
 8014998:	f240 22f1 	movw	r2, #753	@ 0x2f1
 801499c:	4933      	ldr	r1, [pc, #204]	@ (8014a6c <pbuf_free+0x110>)
 801499e:	4832      	ldr	r0, [pc, #200]	@ (8014a68 <pbuf_free+0x10c>)
 80149a0:	f009 fd52 	bl	801e448 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 80149a4:	687b      	ldr	r3, [r7, #4]
 80149a6:	7b9b      	ldrb	r3, [r3, #14]
 80149a8:	3b01      	subs	r3, #1
 80149aa:	b2da      	uxtb	r2, r3
 80149ac:	687b      	ldr	r3, [r7, #4]
 80149ae:	739a      	strb	r2, [r3, #14]
 80149b0:	687b      	ldr	r3, [r7, #4]
 80149b2:	7b9b      	ldrb	r3, [r3, #14]
 80149b4:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 80149b6:	69b8      	ldr	r0, [r7, #24]
 80149b8:	f008 fd5c 	bl	801d474 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 80149bc:	7dfb      	ldrb	r3, [r7, #23]
 80149be:	2b00      	cmp	r3, #0
 80149c0:	d143      	bne.n	8014a4a <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 80149c2:	687b      	ldr	r3, [r7, #4]
 80149c4:	681b      	ldr	r3, [r3, #0]
 80149c6:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	7b1b      	ldrb	r3, [r3, #12]
 80149cc:	f003 030f 	and.w	r3, r3, #15
 80149d0:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	7b5b      	ldrb	r3, [r3, #13]
 80149d6:	f003 0302 	and.w	r3, r3, #2
 80149da:	2b00      	cmp	r3, #0
 80149dc:	d011      	beq.n	8014a02 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80149e2:	68bb      	ldr	r3, [r7, #8]
 80149e4:	691b      	ldr	r3, [r3, #16]
 80149e6:	2b00      	cmp	r3, #0
 80149e8:	d106      	bne.n	80149f8 <pbuf_free+0x9c>
 80149ea:	4b1d      	ldr	r3, [pc, #116]	@ (8014a60 <pbuf_free+0x104>)
 80149ec:	f240 22ff 	movw	r2, #767	@ 0x2ff
 80149f0:	491f      	ldr	r1, [pc, #124]	@ (8014a70 <pbuf_free+0x114>)
 80149f2:	481d      	ldr	r0, [pc, #116]	@ (8014a68 <pbuf_free+0x10c>)
 80149f4:	f009 fd28 	bl	801e448 <iprintf>
        pc->custom_free_function(p);
 80149f8:	68bb      	ldr	r3, [r7, #8]
 80149fa:	691b      	ldr	r3, [r3, #16]
 80149fc:	6878      	ldr	r0, [r7, #4]
 80149fe:	4798      	blx	r3
 8014a00:	e01d      	b.n	8014a3e <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8014a02:	7bfb      	ldrb	r3, [r7, #15]
 8014a04:	2b02      	cmp	r3, #2
 8014a06:	d104      	bne.n	8014a12 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8014a08:	6879      	ldr	r1, [r7, #4]
 8014a0a:	200c      	movs	r0, #12
 8014a0c:	f7ff f902 	bl	8013c14 <memp_free>
 8014a10:	e015      	b.n	8014a3e <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8014a12:	7bfb      	ldrb	r3, [r7, #15]
 8014a14:	2b01      	cmp	r3, #1
 8014a16:	d104      	bne.n	8014a22 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8014a18:	6879      	ldr	r1, [r7, #4]
 8014a1a:	200b      	movs	r0, #11
 8014a1c:	f7ff f8fa 	bl	8013c14 <memp_free>
 8014a20:	e00d      	b.n	8014a3e <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8014a22:	7bfb      	ldrb	r3, [r7, #15]
 8014a24:	2b00      	cmp	r3, #0
 8014a26:	d103      	bne.n	8014a30 <pbuf_free+0xd4>
          mem_free(p);
 8014a28:	6878      	ldr	r0, [r7, #4]
 8014a2a:	f7fe fd3f 	bl	80134ac <mem_free>
 8014a2e:	e006      	b.n	8014a3e <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8014a30:	4b0b      	ldr	r3, [pc, #44]	@ (8014a60 <pbuf_free+0x104>)
 8014a32:	f240 320f 	movw	r2, #783	@ 0x30f
 8014a36:	490f      	ldr	r1, [pc, #60]	@ (8014a74 <pbuf_free+0x118>)
 8014a38:	480b      	ldr	r0, [pc, #44]	@ (8014a68 <pbuf_free+0x10c>)
 8014a3a:	f009 fd05 	bl	801e448 <iprintf>
        }
      }
      count++;
 8014a3e:	7ffb      	ldrb	r3, [r7, #31]
 8014a40:	3301      	adds	r3, #1
 8014a42:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8014a44:	693b      	ldr	r3, [r7, #16]
 8014a46:	607b      	str	r3, [r7, #4]
 8014a48:	e001      	b.n	8014a4e <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8014a4a:	2300      	movs	r3, #0
 8014a4c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8014a4e:	687b      	ldr	r3, [r7, #4]
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	d199      	bne.n	8014988 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8014a54:	7ffb      	ldrb	r3, [r7, #31]
}
 8014a56:	4618      	mov	r0, r3
 8014a58:	3720      	adds	r7, #32
 8014a5a:	46bd      	mov	sp, r7
 8014a5c:	bd80      	pop	{r7, pc}
 8014a5e:	bf00      	nop
 8014a60:	0801fbb4 	.word	0x0801fbb4
 8014a64:	0801fd18 	.word	0x0801fd18
 8014a68:	0801fc14 	.word	0x0801fc14
 8014a6c:	0801fd44 	.word	0x0801fd44
 8014a70:	0801fd5c 	.word	0x0801fd5c
 8014a74:	0801fd80 	.word	0x0801fd80

08014a78 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8014a78:	b480      	push	{r7}
 8014a7a:	b085      	sub	sp, #20
 8014a7c:	af00      	add	r7, sp, #0
 8014a7e:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8014a80:	2300      	movs	r3, #0
 8014a82:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8014a84:	e005      	b.n	8014a92 <pbuf_clen+0x1a>
    ++len;
 8014a86:	89fb      	ldrh	r3, [r7, #14]
 8014a88:	3301      	adds	r3, #1
 8014a8a:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	681b      	ldr	r3, [r3, #0]
 8014a90:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8014a92:	687b      	ldr	r3, [r7, #4]
 8014a94:	2b00      	cmp	r3, #0
 8014a96:	d1f6      	bne.n	8014a86 <pbuf_clen+0xe>
  }
  return len;
 8014a98:	89fb      	ldrh	r3, [r7, #14]
}
 8014a9a:	4618      	mov	r0, r3
 8014a9c:	3714      	adds	r7, #20
 8014a9e:	46bd      	mov	sp, r7
 8014aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014aa4:	4770      	bx	lr
	...

08014aa8 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8014aa8:	b580      	push	{r7, lr}
 8014aaa:	b084      	sub	sp, #16
 8014aac:	af00      	add	r7, sp, #0
 8014aae:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8014ab0:	687b      	ldr	r3, [r7, #4]
 8014ab2:	2b00      	cmp	r3, #0
 8014ab4:	d016      	beq.n	8014ae4 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8014ab6:	f008 fccf 	bl	801d458 <sys_arch_protect>
 8014aba:	60f8      	str	r0, [r7, #12]
 8014abc:	687b      	ldr	r3, [r7, #4]
 8014abe:	7b9b      	ldrb	r3, [r3, #14]
 8014ac0:	3301      	adds	r3, #1
 8014ac2:	b2da      	uxtb	r2, r3
 8014ac4:	687b      	ldr	r3, [r7, #4]
 8014ac6:	739a      	strb	r2, [r3, #14]
 8014ac8:	68f8      	ldr	r0, [r7, #12]
 8014aca:	f008 fcd3 	bl	801d474 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8014ace:	687b      	ldr	r3, [r7, #4]
 8014ad0:	7b9b      	ldrb	r3, [r3, #14]
 8014ad2:	2b00      	cmp	r3, #0
 8014ad4:	d106      	bne.n	8014ae4 <pbuf_ref+0x3c>
 8014ad6:	4b05      	ldr	r3, [pc, #20]	@ (8014aec <pbuf_ref+0x44>)
 8014ad8:	f240 3242 	movw	r2, #834	@ 0x342
 8014adc:	4904      	ldr	r1, [pc, #16]	@ (8014af0 <pbuf_ref+0x48>)
 8014ade:	4805      	ldr	r0, [pc, #20]	@ (8014af4 <pbuf_ref+0x4c>)
 8014ae0:	f009 fcb2 	bl	801e448 <iprintf>
  }
}
 8014ae4:	bf00      	nop
 8014ae6:	3710      	adds	r7, #16
 8014ae8:	46bd      	mov	sp, r7
 8014aea:	bd80      	pop	{r7, pc}
 8014aec:	0801fbb4 	.word	0x0801fbb4
 8014af0:	0801fd94 	.word	0x0801fd94
 8014af4:	0801fc14 	.word	0x0801fc14

08014af8 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8014af8:	b580      	push	{r7, lr}
 8014afa:	b084      	sub	sp, #16
 8014afc:	af00      	add	r7, sp, #0
 8014afe:	6078      	str	r0, [r7, #4]
 8014b00:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8014b02:	687b      	ldr	r3, [r7, #4]
 8014b04:	2b00      	cmp	r3, #0
 8014b06:	d002      	beq.n	8014b0e <pbuf_cat+0x16>
 8014b08:	683b      	ldr	r3, [r7, #0]
 8014b0a:	2b00      	cmp	r3, #0
 8014b0c:	d107      	bne.n	8014b1e <pbuf_cat+0x26>
 8014b0e:	4b20      	ldr	r3, [pc, #128]	@ (8014b90 <pbuf_cat+0x98>)
 8014b10:	f240 3259 	movw	r2, #857	@ 0x359
 8014b14:	491f      	ldr	r1, [pc, #124]	@ (8014b94 <pbuf_cat+0x9c>)
 8014b16:	4820      	ldr	r0, [pc, #128]	@ (8014b98 <pbuf_cat+0xa0>)
 8014b18:	f009 fc96 	bl	801e448 <iprintf>
 8014b1c:	e034      	b.n	8014b88 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8014b1e:	687b      	ldr	r3, [r7, #4]
 8014b20:	60fb      	str	r3, [r7, #12]
 8014b22:	e00a      	b.n	8014b3a <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8014b24:	68fb      	ldr	r3, [r7, #12]
 8014b26:	891a      	ldrh	r2, [r3, #8]
 8014b28:	683b      	ldr	r3, [r7, #0]
 8014b2a:	891b      	ldrh	r3, [r3, #8]
 8014b2c:	4413      	add	r3, r2
 8014b2e:	b29a      	uxth	r2, r3
 8014b30:	68fb      	ldr	r3, [r7, #12]
 8014b32:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8014b34:	68fb      	ldr	r3, [r7, #12]
 8014b36:	681b      	ldr	r3, [r3, #0]
 8014b38:	60fb      	str	r3, [r7, #12]
 8014b3a:	68fb      	ldr	r3, [r7, #12]
 8014b3c:	681b      	ldr	r3, [r3, #0]
 8014b3e:	2b00      	cmp	r3, #0
 8014b40:	d1f0      	bne.n	8014b24 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8014b42:	68fb      	ldr	r3, [r7, #12]
 8014b44:	891a      	ldrh	r2, [r3, #8]
 8014b46:	68fb      	ldr	r3, [r7, #12]
 8014b48:	895b      	ldrh	r3, [r3, #10]
 8014b4a:	429a      	cmp	r2, r3
 8014b4c:	d006      	beq.n	8014b5c <pbuf_cat+0x64>
 8014b4e:	4b10      	ldr	r3, [pc, #64]	@ (8014b90 <pbuf_cat+0x98>)
 8014b50:	f240 3262 	movw	r2, #866	@ 0x362
 8014b54:	4911      	ldr	r1, [pc, #68]	@ (8014b9c <pbuf_cat+0xa4>)
 8014b56:	4810      	ldr	r0, [pc, #64]	@ (8014b98 <pbuf_cat+0xa0>)
 8014b58:	f009 fc76 	bl	801e448 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8014b5c:	68fb      	ldr	r3, [r7, #12]
 8014b5e:	681b      	ldr	r3, [r3, #0]
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	d006      	beq.n	8014b72 <pbuf_cat+0x7a>
 8014b64:	4b0a      	ldr	r3, [pc, #40]	@ (8014b90 <pbuf_cat+0x98>)
 8014b66:	f240 3263 	movw	r2, #867	@ 0x363
 8014b6a:	490d      	ldr	r1, [pc, #52]	@ (8014ba0 <pbuf_cat+0xa8>)
 8014b6c:	480a      	ldr	r0, [pc, #40]	@ (8014b98 <pbuf_cat+0xa0>)
 8014b6e:	f009 fc6b 	bl	801e448 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8014b72:	68fb      	ldr	r3, [r7, #12]
 8014b74:	891a      	ldrh	r2, [r3, #8]
 8014b76:	683b      	ldr	r3, [r7, #0]
 8014b78:	891b      	ldrh	r3, [r3, #8]
 8014b7a:	4413      	add	r3, r2
 8014b7c:	b29a      	uxth	r2, r3
 8014b7e:	68fb      	ldr	r3, [r7, #12]
 8014b80:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8014b82:	68fb      	ldr	r3, [r7, #12]
 8014b84:	683a      	ldr	r2, [r7, #0]
 8014b86:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8014b88:	3710      	adds	r7, #16
 8014b8a:	46bd      	mov	sp, r7
 8014b8c:	bd80      	pop	{r7, pc}
 8014b8e:	bf00      	nop
 8014b90:	0801fbb4 	.word	0x0801fbb4
 8014b94:	0801fda8 	.word	0x0801fda8
 8014b98:	0801fc14 	.word	0x0801fc14
 8014b9c:	0801fde0 	.word	0x0801fde0
 8014ba0:	0801fe10 	.word	0x0801fe10

08014ba4 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8014ba4:	b580      	push	{r7, lr}
 8014ba6:	b082      	sub	sp, #8
 8014ba8:	af00      	add	r7, sp, #0
 8014baa:	6078      	str	r0, [r7, #4]
 8014bac:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8014bae:	6839      	ldr	r1, [r7, #0]
 8014bb0:	6878      	ldr	r0, [r7, #4]
 8014bb2:	f7ff ffa1 	bl	8014af8 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8014bb6:	6838      	ldr	r0, [r7, #0]
 8014bb8:	f7ff ff76 	bl	8014aa8 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8014bbc:	bf00      	nop
 8014bbe:	3708      	adds	r7, #8
 8014bc0:	46bd      	mov	sp, r7
 8014bc2:	bd80      	pop	{r7, pc}

08014bc4 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8014bc4:	b580      	push	{r7, lr}
 8014bc6:	b086      	sub	sp, #24
 8014bc8:	af00      	add	r7, sp, #0
 8014bca:	6078      	str	r0, [r7, #4]
 8014bcc:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8014bce:	2300      	movs	r3, #0
 8014bd0:	617b      	str	r3, [r7, #20]
 8014bd2:	2300      	movs	r3, #0
 8014bd4:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8014bd6:	687b      	ldr	r3, [r7, #4]
 8014bd8:	2b00      	cmp	r3, #0
 8014bda:	d008      	beq.n	8014bee <pbuf_copy+0x2a>
 8014bdc:	683b      	ldr	r3, [r7, #0]
 8014bde:	2b00      	cmp	r3, #0
 8014be0:	d005      	beq.n	8014bee <pbuf_copy+0x2a>
 8014be2:	687b      	ldr	r3, [r7, #4]
 8014be4:	891a      	ldrh	r2, [r3, #8]
 8014be6:	683b      	ldr	r3, [r7, #0]
 8014be8:	891b      	ldrh	r3, [r3, #8]
 8014bea:	429a      	cmp	r2, r3
 8014bec:	d209      	bcs.n	8014c02 <pbuf_copy+0x3e>
 8014bee:	4b57      	ldr	r3, [pc, #348]	@ (8014d4c <pbuf_copy+0x188>)
 8014bf0:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8014bf4:	4956      	ldr	r1, [pc, #344]	@ (8014d50 <pbuf_copy+0x18c>)
 8014bf6:	4857      	ldr	r0, [pc, #348]	@ (8014d54 <pbuf_copy+0x190>)
 8014bf8:	f009 fc26 	bl	801e448 <iprintf>
 8014bfc:	f06f 030f 	mvn.w	r3, #15
 8014c00:	e09f      	b.n	8014d42 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8014c02:	687b      	ldr	r3, [r7, #4]
 8014c04:	895b      	ldrh	r3, [r3, #10]
 8014c06:	461a      	mov	r2, r3
 8014c08:	697b      	ldr	r3, [r7, #20]
 8014c0a:	1ad2      	subs	r2, r2, r3
 8014c0c:	683b      	ldr	r3, [r7, #0]
 8014c0e:	895b      	ldrh	r3, [r3, #10]
 8014c10:	4619      	mov	r1, r3
 8014c12:	693b      	ldr	r3, [r7, #16]
 8014c14:	1acb      	subs	r3, r1, r3
 8014c16:	429a      	cmp	r2, r3
 8014c18:	d306      	bcc.n	8014c28 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8014c1a:	683b      	ldr	r3, [r7, #0]
 8014c1c:	895b      	ldrh	r3, [r3, #10]
 8014c1e:	461a      	mov	r2, r3
 8014c20:	693b      	ldr	r3, [r7, #16]
 8014c22:	1ad3      	subs	r3, r2, r3
 8014c24:	60fb      	str	r3, [r7, #12]
 8014c26:	e005      	b.n	8014c34 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8014c28:	687b      	ldr	r3, [r7, #4]
 8014c2a:	895b      	ldrh	r3, [r3, #10]
 8014c2c:	461a      	mov	r2, r3
 8014c2e:	697b      	ldr	r3, [r7, #20]
 8014c30:	1ad3      	subs	r3, r2, r3
 8014c32:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8014c34:	687b      	ldr	r3, [r7, #4]
 8014c36:	685a      	ldr	r2, [r3, #4]
 8014c38:	697b      	ldr	r3, [r7, #20]
 8014c3a:	18d0      	adds	r0, r2, r3
 8014c3c:	683b      	ldr	r3, [r7, #0]
 8014c3e:	685a      	ldr	r2, [r3, #4]
 8014c40:	693b      	ldr	r3, [r7, #16]
 8014c42:	4413      	add	r3, r2
 8014c44:	68fa      	ldr	r2, [r7, #12]
 8014c46:	4619      	mov	r1, r3
 8014c48:	f009 fd37 	bl	801e6ba <memcpy>
    offset_to += len;
 8014c4c:	697a      	ldr	r2, [r7, #20]
 8014c4e:	68fb      	ldr	r3, [r7, #12]
 8014c50:	4413      	add	r3, r2
 8014c52:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8014c54:	693a      	ldr	r2, [r7, #16]
 8014c56:	68fb      	ldr	r3, [r7, #12]
 8014c58:	4413      	add	r3, r2
 8014c5a:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8014c5c:	687b      	ldr	r3, [r7, #4]
 8014c5e:	895b      	ldrh	r3, [r3, #10]
 8014c60:	461a      	mov	r2, r3
 8014c62:	697b      	ldr	r3, [r7, #20]
 8014c64:	4293      	cmp	r3, r2
 8014c66:	d906      	bls.n	8014c76 <pbuf_copy+0xb2>
 8014c68:	4b38      	ldr	r3, [pc, #224]	@ (8014d4c <pbuf_copy+0x188>)
 8014c6a:	f240 32d9 	movw	r2, #985	@ 0x3d9
 8014c6e:	493a      	ldr	r1, [pc, #232]	@ (8014d58 <pbuf_copy+0x194>)
 8014c70:	4838      	ldr	r0, [pc, #224]	@ (8014d54 <pbuf_copy+0x190>)
 8014c72:	f009 fbe9 	bl	801e448 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8014c76:	683b      	ldr	r3, [r7, #0]
 8014c78:	895b      	ldrh	r3, [r3, #10]
 8014c7a:	461a      	mov	r2, r3
 8014c7c:	693b      	ldr	r3, [r7, #16]
 8014c7e:	4293      	cmp	r3, r2
 8014c80:	d906      	bls.n	8014c90 <pbuf_copy+0xcc>
 8014c82:	4b32      	ldr	r3, [pc, #200]	@ (8014d4c <pbuf_copy+0x188>)
 8014c84:	f240 32da 	movw	r2, #986	@ 0x3da
 8014c88:	4934      	ldr	r1, [pc, #208]	@ (8014d5c <pbuf_copy+0x198>)
 8014c8a:	4832      	ldr	r0, [pc, #200]	@ (8014d54 <pbuf_copy+0x190>)
 8014c8c:	f009 fbdc 	bl	801e448 <iprintf>
    if (offset_from >= p_from->len) {
 8014c90:	683b      	ldr	r3, [r7, #0]
 8014c92:	895b      	ldrh	r3, [r3, #10]
 8014c94:	461a      	mov	r2, r3
 8014c96:	693b      	ldr	r3, [r7, #16]
 8014c98:	4293      	cmp	r3, r2
 8014c9a:	d304      	bcc.n	8014ca6 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8014c9c:	2300      	movs	r3, #0
 8014c9e:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8014ca0:	683b      	ldr	r3, [r7, #0]
 8014ca2:	681b      	ldr	r3, [r3, #0]
 8014ca4:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8014ca6:	687b      	ldr	r3, [r7, #4]
 8014ca8:	895b      	ldrh	r3, [r3, #10]
 8014caa:	461a      	mov	r2, r3
 8014cac:	697b      	ldr	r3, [r7, #20]
 8014cae:	4293      	cmp	r3, r2
 8014cb0:	d114      	bne.n	8014cdc <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8014cb2:	2300      	movs	r3, #0
 8014cb4:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	681b      	ldr	r3, [r3, #0]
 8014cba:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8014cbc:	687b      	ldr	r3, [r7, #4]
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	d10c      	bne.n	8014cdc <pbuf_copy+0x118>
 8014cc2:	683b      	ldr	r3, [r7, #0]
 8014cc4:	2b00      	cmp	r3, #0
 8014cc6:	d009      	beq.n	8014cdc <pbuf_copy+0x118>
 8014cc8:	4b20      	ldr	r3, [pc, #128]	@ (8014d4c <pbuf_copy+0x188>)
 8014cca:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8014cce:	4924      	ldr	r1, [pc, #144]	@ (8014d60 <pbuf_copy+0x19c>)
 8014cd0:	4820      	ldr	r0, [pc, #128]	@ (8014d54 <pbuf_copy+0x190>)
 8014cd2:	f009 fbb9 	bl	801e448 <iprintf>
 8014cd6:	f06f 030f 	mvn.w	r3, #15
 8014cda:	e032      	b.n	8014d42 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8014cdc:	683b      	ldr	r3, [r7, #0]
 8014cde:	2b00      	cmp	r3, #0
 8014ce0:	d013      	beq.n	8014d0a <pbuf_copy+0x146>
 8014ce2:	683b      	ldr	r3, [r7, #0]
 8014ce4:	895a      	ldrh	r2, [r3, #10]
 8014ce6:	683b      	ldr	r3, [r7, #0]
 8014ce8:	891b      	ldrh	r3, [r3, #8]
 8014cea:	429a      	cmp	r2, r3
 8014cec:	d10d      	bne.n	8014d0a <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8014cee:	683b      	ldr	r3, [r7, #0]
 8014cf0:	681b      	ldr	r3, [r3, #0]
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	d009      	beq.n	8014d0a <pbuf_copy+0x146>
 8014cf6:	4b15      	ldr	r3, [pc, #84]	@ (8014d4c <pbuf_copy+0x188>)
 8014cf8:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8014cfc:	4919      	ldr	r1, [pc, #100]	@ (8014d64 <pbuf_copy+0x1a0>)
 8014cfe:	4815      	ldr	r0, [pc, #84]	@ (8014d54 <pbuf_copy+0x190>)
 8014d00:	f009 fba2 	bl	801e448 <iprintf>
 8014d04:	f06f 0305 	mvn.w	r3, #5
 8014d08:	e01b      	b.n	8014d42 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	2b00      	cmp	r3, #0
 8014d0e:	d013      	beq.n	8014d38 <pbuf_copy+0x174>
 8014d10:	687b      	ldr	r3, [r7, #4]
 8014d12:	895a      	ldrh	r2, [r3, #10]
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	891b      	ldrh	r3, [r3, #8]
 8014d18:	429a      	cmp	r2, r3
 8014d1a:	d10d      	bne.n	8014d38 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	681b      	ldr	r3, [r3, #0]
 8014d20:	2b00      	cmp	r3, #0
 8014d22:	d009      	beq.n	8014d38 <pbuf_copy+0x174>
 8014d24:	4b09      	ldr	r3, [pc, #36]	@ (8014d4c <pbuf_copy+0x188>)
 8014d26:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 8014d2a:	490e      	ldr	r1, [pc, #56]	@ (8014d64 <pbuf_copy+0x1a0>)
 8014d2c:	4809      	ldr	r0, [pc, #36]	@ (8014d54 <pbuf_copy+0x190>)
 8014d2e:	f009 fb8b 	bl	801e448 <iprintf>
 8014d32:	f06f 0305 	mvn.w	r3, #5
 8014d36:	e004      	b.n	8014d42 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8014d38:	683b      	ldr	r3, [r7, #0]
 8014d3a:	2b00      	cmp	r3, #0
 8014d3c:	f47f af61 	bne.w	8014c02 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8014d40:	2300      	movs	r3, #0
}
 8014d42:	4618      	mov	r0, r3
 8014d44:	3718      	adds	r7, #24
 8014d46:	46bd      	mov	sp, r7
 8014d48:	bd80      	pop	{r7, pc}
 8014d4a:	bf00      	nop
 8014d4c:	0801fbb4 	.word	0x0801fbb4
 8014d50:	0801fe5c 	.word	0x0801fe5c
 8014d54:	0801fc14 	.word	0x0801fc14
 8014d58:	0801fe8c 	.word	0x0801fe8c
 8014d5c:	0801fea4 	.word	0x0801fea4
 8014d60:	0801fec0 	.word	0x0801fec0
 8014d64:	0801fed0 	.word	0x0801fed0

08014d68 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8014d68:	b580      	push	{r7, lr}
 8014d6a:	b088      	sub	sp, #32
 8014d6c:	af00      	add	r7, sp, #0
 8014d6e:	60f8      	str	r0, [r7, #12]
 8014d70:	60b9      	str	r1, [r7, #8]
 8014d72:	4611      	mov	r1, r2
 8014d74:	461a      	mov	r2, r3
 8014d76:	460b      	mov	r3, r1
 8014d78:	80fb      	strh	r3, [r7, #6]
 8014d7a:	4613      	mov	r3, r2
 8014d7c:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8014d7e:	2300      	movs	r3, #0
 8014d80:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8014d82:	2300      	movs	r3, #0
 8014d84:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8014d86:	68fb      	ldr	r3, [r7, #12]
 8014d88:	2b00      	cmp	r3, #0
 8014d8a:	d108      	bne.n	8014d9e <pbuf_copy_partial+0x36>
 8014d8c:	4b2b      	ldr	r3, [pc, #172]	@ (8014e3c <pbuf_copy_partial+0xd4>)
 8014d8e:	f240 420a 	movw	r2, #1034	@ 0x40a
 8014d92:	492b      	ldr	r1, [pc, #172]	@ (8014e40 <pbuf_copy_partial+0xd8>)
 8014d94:	482b      	ldr	r0, [pc, #172]	@ (8014e44 <pbuf_copy_partial+0xdc>)
 8014d96:	f009 fb57 	bl	801e448 <iprintf>
 8014d9a:	2300      	movs	r3, #0
 8014d9c:	e04a      	b.n	8014e34 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8014d9e:	68bb      	ldr	r3, [r7, #8]
 8014da0:	2b00      	cmp	r3, #0
 8014da2:	d108      	bne.n	8014db6 <pbuf_copy_partial+0x4e>
 8014da4:	4b25      	ldr	r3, [pc, #148]	@ (8014e3c <pbuf_copy_partial+0xd4>)
 8014da6:	f240 420b 	movw	r2, #1035	@ 0x40b
 8014daa:	4927      	ldr	r1, [pc, #156]	@ (8014e48 <pbuf_copy_partial+0xe0>)
 8014dac:	4825      	ldr	r0, [pc, #148]	@ (8014e44 <pbuf_copy_partial+0xdc>)
 8014dae:	f009 fb4b 	bl	801e448 <iprintf>
 8014db2:	2300      	movs	r3, #0
 8014db4:	e03e      	b.n	8014e34 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8014db6:	68fb      	ldr	r3, [r7, #12]
 8014db8:	61fb      	str	r3, [r7, #28]
 8014dba:	e034      	b.n	8014e26 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8014dbc:	88bb      	ldrh	r3, [r7, #4]
 8014dbe:	2b00      	cmp	r3, #0
 8014dc0:	d00a      	beq.n	8014dd8 <pbuf_copy_partial+0x70>
 8014dc2:	69fb      	ldr	r3, [r7, #28]
 8014dc4:	895b      	ldrh	r3, [r3, #10]
 8014dc6:	88ba      	ldrh	r2, [r7, #4]
 8014dc8:	429a      	cmp	r2, r3
 8014dca:	d305      	bcc.n	8014dd8 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8014dcc:	69fb      	ldr	r3, [r7, #28]
 8014dce:	895b      	ldrh	r3, [r3, #10]
 8014dd0:	88ba      	ldrh	r2, [r7, #4]
 8014dd2:	1ad3      	subs	r3, r2, r3
 8014dd4:	80bb      	strh	r3, [r7, #4]
 8014dd6:	e023      	b.n	8014e20 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8014dd8:	69fb      	ldr	r3, [r7, #28]
 8014dda:	895a      	ldrh	r2, [r3, #10]
 8014ddc:	88bb      	ldrh	r3, [r7, #4]
 8014dde:	1ad3      	subs	r3, r2, r3
 8014de0:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8014de2:	8b3a      	ldrh	r2, [r7, #24]
 8014de4:	88fb      	ldrh	r3, [r7, #6]
 8014de6:	429a      	cmp	r2, r3
 8014de8:	d901      	bls.n	8014dee <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8014dea:	88fb      	ldrh	r3, [r7, #6]
 8014dec:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8014dee:	8b7b      	ldrh	r3, [r7, #26]
 8014df0:	68ba      	ldr	r2, [r7, #8]
 8014df2:	18d0      	adds	r0, r2, r3
 8014df4:	69fb      	ldr	r3, [r7, #28]
 8014df6:	685a      	ldr	r2, [r3, #4]
 8014df8:	88bb      	ldrh	r3, [r7, #4]
 8014dfa:	4413      	add	r3, r2
 8014dfc:	8b3a      	ldrh	r2, [r7, #24]
 8014dfe:	4619      	mov	r1, r3
 8014e00:	f009 fc5b 	bl	801e6ba <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8014e04:	8afa      	ldrh	r2, [r7, #22]
 8014e06:	8b3b      	ldrh	r3, [r7, #24]
 8014e08:	4413      	add	r3, r2
 8014e0a:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8014e0c:	8b7a      	ldrh	r2, [r7, #26]
 8014e0e:	8b3b      	ldrh	r3, [r7, #24]
 8014e10:	4413      	add	r3, r2
 8014e12:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8014e14:	88fa      	ldrh	r2, [r7, #6]
 8014e16:	8b3b      	ldrh	r3, [r7, #24]
 8014e18:	1ad3      	subs	r3, r2, r3
 8014e1a:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8014e1c:	2300      	movs	r3, #0
 8014e1e:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8014e20:	69fb      	ldr	r3, [r7, #28]
 8014e22:	681b      	ldr	r3, [r3, #0]
 8014e24:	61fb      	str	r3, [r7, #28]
 8014e26:	88fb      	ldrh	r3, [r7, #6]
 8014e28:	2b00      	cmp	r3, #0
 8014e2a:	d002      	beq.n	8014e32 <pbuf_copy_partial+0xca>
 8014e2c:	69fb      	ldr	r3, [r7, #28]
 8014e2e:	2b00      	cmp	r3, #0
 8014e30:	d1c4      	bne.n	8014dbc <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8014e32:	8afb      	ldrh	r3, [r7, #22]
}
 8014e34:	4618      	mov	r0, r3
 8014e36:	3720      	adds	r7, #32
 8014e38:	46bd      	mov	sp, r7
 8014e3a:	bd80      	pop	{r7, pc}
 8014e3c:	0801fbb4 	.word	0x0801fbb4
 8014e40:	0801fefc 	.word	0x0801fefc
 8014e44:	0801fc14 	.word	0x0801fc14
 8014e48:	0801ff1c 	.word	0x0801ff1c

08014e4c <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8014e4c:	b580      	push	{r7, lr}
 8014e4e:	b084      	sub	sp, #16
 8014e50:	af00      	add	r7, sp, #0
 8014e52:	4603      	mov	r3, r0
 8014e54:	603a      	str	r2, [r7, #0]
 8014e56:	71fb      	strb	r3, [r7, #7]
 8014e58:	460b      	mov	r3, r1
 8014e5a:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8014e5c:	683b      	ldr	r3, [r7, #0]
 8014e5e:	8919      	ldrh	r1, [r3, #8]
 8014e60:	88ba      	ldrh	r2, [r7, #4]
 8014e62:	79fb      	ldrb	r3, [r7, #7]
 8014e64:	4618      	mov	r0, r3
 8014e66:	f7ff fa95 	bl	8014394 <pbuf_alloc>
 8014e6a:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8014e6c:	68fb      	ldr	r3, [r7, #12]
 8014e6e:	2b00      	cmp	r3, #0
 8014e70:	d101      	bne.n	8014e76 <pbuf_clone+0x2a>
    return NULL;
 8014e72:	2300      	movs	r3, #0
 8014e74:	e011      	b.n	8014e9a <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8014e76:	6839      	ldr	r1, [r7, #0]
 8014e78:	68f8      	ldr	r0, [r7, #12]
 8014e7a:	f7ff fea3 	bl	8014bc4 <pbuf_copy>
 8014e7e:	4603      	mov	r3, r0
 8014e80:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8014e82:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8014e86:	2b00      	cmp	r3, #0
 8014e88:	d006      	beq.n	8014e98 <pbuf_clone+0x4c>
 8014e8a:	4b06      	ldr	r3, [pc, #24]	@ (8014ea4 <pbuf_clone+0x58>)
 8014e8c:	f240 5224 	movw	r2, #1316	@ 0x524
 8014e90:	4905      	ldr	r1, [pc, #20]	@ (8014ea8 <pbuf_clone+0x5c>)
 8014e92:	4806      	ldr	r0, [pc, #24]	@ (8014eac <pbuf_clone+0x60>)
 8014e94:	f009 fad8 	bl	801e448 <iprintf>
  return q;
 8014e98:	68fb      	ldr	r3, [r7, #12]
}
 8014e9a:	4618      	mov	r0, r3
 8014e9c:	3710      	adds	r7, #16
 8014e9e:	46bd      	mov	sp, r7
 8014ea0:	bd80      	pop	{r7, pc}
 8014ea2:	bf00      	nop
 8014ea4:	0801fbb4 	.word	0x0801fbb4
 8014ea8:	08020028 	.word	0x08020028
 8014eac:	0801fc14 	.word	0x0801fc14

08014eb0 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8014eb0:	b580      	push	{r7, lr}
 8014eb2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8014eb4:	f009 f9c8 	bl	801e248 <rand>
 8014eb8:	4603      	mov	r3, r0
 8014eba:	b29b      	uxth	r3, r3
 8014ebc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8014ec0:	b29b      	uxth	r3, r3
 8014ec2:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8014ec6:	b29a      	uxth	r2, r3
 8014ec8:	4b01      	ldr	r3, [pc, #4]	@ (8014ed0 <tcp_init+0x20>)
 8014eca:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8014ecc:	bf00      	nop
 8014ece:	bd80      	pop	{r7, pc}
 8014ed0:	20000024 	.word	0x20000024

08014ed4 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8014ed4:	b580      	push	{r7, lr}
 8014ed6:	b082      	sub	sp, #8
 8014ed8:	af00      	add	r7, sp, #0
 8014eda:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	7d1b      	ldrb	r3, [r3, #20]
 8014ee0:	2b01      	cmp	r3, #1
 8014ee2:	d105      	bne.n	8014ef0 <tcp_free+0x1c>
 8014ee4:	4b06      	ldr	r3, [pc, #24]	@ (8014f00 <tcp_free+0x2c>)
 8014ee6:	22d4      	movs	r2, #212	@ 0xd4
 8014ee8:	4906      	ldr	r1, [pc, #24]	@ (8014f04 <tcp_free+0x30>)
 8014eea:	4807      	ldr	r0, [pc, #28]	@ (8014f08 <tcp_free+0x34>)
 8014eec:	f009 faac 	bl	801e448 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8014ef0:	6879      	ldr	r1, [r7, #4]
 8014ef2:	2001      	movs	r0, #1
 8014ef4:	f7fe fe8e 	bl	8013c14 <memp_free>
}
 8014ef8:	bf00      	nop
 8014efa:	3708      	adds	r7, #8
 8014efc:	46bd      	mov	sp, r7
 8014efe:	bd80      	pop	{r7, pc}
 8014f00:	080200b4 	.word	0x080200b4
 8014f04:	080200e4 	.word	0x080200e4
 8014f08:	080200f8 	.word	0x080200f8

08014f0c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8014f0c:	b580      	push	{r7, lr}
 8014f0e:	b082      	sub	sp, #8
 8014f10:	af00      	add	r7, sp, #0
 8014f12:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8014f14:	687b      	ldr	r3, [r7, #4]
 8014f16:	7d1b      	ldrb	r3, [r3, #20]
 8014f18:	2b01      	cmp	r3, #1
 8014f1a:	d105      	bne.n	8014f28 <tcp_free_listen+0x1c>
 8014f1c:	4b06      	ldr	r3, [pc, #24]	@ (8014f38 <tcp_free_listen+0x2c>)
 8014f1e:	22df      	movs	r2, #223	@ 0xdf
 8014f20:	4906      	ldr	r1, [pc, #24]	@ (8014f3c <tcp_free_listen+0x30>)
 8014f22:	4807      	ldr	r0, [pc, #28]	@ (8014f40 <tcp_free_listen+0x34>)
 8014f24:	f009 fa90 	bl	801e448 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8014f28:	6879      	ldr	r1, [r7, #4]
 8014f2a:	2002      	movs	r0, #2
 8014f2c:	f7fe fe72 	bl	8013c14 <memp_free>
}
 8014f30:	bf00      	nop
 8014f32:	3708      	adds	r7, #8
 8014f34:	46bd      	mov	sp, r7
 8014f36:	bd80      	pop	{r7, pc}
 8014f38:	080200b4 	.word	0x080200b4
 8014f3c:	08020120 	.word	0x08020120
 8014f40:	080200f8 	.word	0x080200f8

08014f44 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8014f44:	b580      	push	{r7, lr}
 8014f46:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8014f48:	f000 fea4 	bl	8015c94 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8014f4c:	4b07      	ldr	r3, [pc, #28]	@ (8014f6c <tcp_tmr+0x28>)
 8014f4e:	781b      	ldrb	r3, [r3, #0]
 8014f50:	3301      	adds	r3, #1
 8014f52:	b2da      	uxtb	r2, r3
 8014f54:	4b05      	ldr	r3, [pc, #20]	@ (8014f6c <tcp_tmr+0x28>)
 8014f56:	701a      	strb	r2, [r3, #0]
 8014f58:	4b04      	ldr	r3, [pc, #16]	@ (8014f6c <tcp_tmr+0x28>)
 8014f5a:	781b      	ldrb	r3, [r3, #0]
 8014f5c:	f003 0301 	and.w	r3, r3, #1
 8014f60:	2b00      	cmp	r3, #0
 8014f62:	d001      	beq.n	8014f68 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8014f64:	f000 fb54 	bl	8015610 <tcp_slowtmr>
  }
}
 8014f68:	bf00      	nop
 8014f6a:	bd80      	pop	{r7, pc}
 8014f6c:	200277d9 	.word	0x200277d9

08014f70 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8014f70:	b580      	push	{r7, lr}
 8014f72:	b084      	sub	sp, #16
 8014f74:	af00      	add	r7, sp, #0
 8014f76:	6078      	str	r0, [r7, #4]
 8014f78:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8014f7a:	683b      	ldr	r3, [r7, #0]
 8014f7c:	2b00      	cmp	r3, #0
 8014f7e:	d105      	bne.n	8014f8c <tcp_remove_listener+0x1c>
 8014f80:	4b0d      	ldr	r3, [pc, #52]	@ (8014fb8 <tcp_remove_listener+0x48>)
 8014f82:	22ff      	movs	r2, #255	@ 0xff
 8014f84:	490d      	ldr	r1, [pc, #52]	@ (8014fbc <tcp_remove_listener+0x4c>)
 8014f86:	480e      	ldr	r0, [pc, #56]	@ (8014fc0 <tcp_remove_listener+0x50>)
 8014f88:	f009 fa5e 	bl	801e448 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8014f8c:	687b      	ldr	r3, [r7, #4]
 8014f8e:	60fb      	str	r3, [r7, #12]
 8014f90:	e00a      	b.n	8014fa8 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8014f92:	68fb      	ldr	r3, [r7, #12]
 8014f94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014f96:	683a      	ldr	r2, [r7, #0]
 8014f98:	429a      	cmp	r2, r3
 8014f9a:	d102      	bne.n	8014fa2 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8014f9c:	68fb      	ldr	r3, [r7, #12]
 8014f9e:	2200      	movs	r2, #0
 8014fa0:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8014fa2:	68fb      	ldr	r3, [r7, #12]
 8014fa4:	68db      	ldr	r3, [r3, #12]
 8014fa6:	60fb      	str	r3, [r7, #12]
 8014fa8:	68fb      	ldr	r3, [r7, #12]
 8014faa:	2b00      	cmp	r3, #0
 8014fac:	d1f1      	bne.n	8014f92 <tcp_remove_listener+0x22>
    }
  }
}
 8014fae:	bf00      	nop
 8014fb0:	bf00      	nop
 8014fb2:	3710      	adds	r7, #16
 8014fb4:	46bd      	mov	sp, r7
 8014fb6:	bd80      	pop	{r7, pc}
 8014fb8:	080200b4 	.word	0x080200b4
 8014fbc:	0802013c 	.word	0x0802013c
 8014fc0:	080200f8 	.word	0x080200f8

08014fc4 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8014fc4:	b580      	push	{r7, lr}
 8014fc6:	b084      	sub	sp, #16
 8014fc8:	af00      	add	r7, sp, #0
 8014fca:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8014fcc:	687b      	ldr	r3, [r7, #4]
 8014fce:	2b00      	cmp	r3, #0
 8014fd0:	d106      	bne.n	8014fe0 <tcp_listen_closed+0x1c>
 8014fd2:	4b14      	ldr	r3, [pc, #80]	@ (8015024 <tcp_listen_closed+0x60>)
 8014fd4:	f240 1211 	movw	r2, #273	@ 0x111
 8014fd8:	4913      	ldr	r1, [pc, #76]	@ (8015028 <tcp_listen_closed+0x64>)
 8014fda:	4814      	ldr	r0, [pc, #80]	@ (801502c <tcp_listen_closed+0x68>)
 8014fdc:	f009 fa34 	bl	801e448 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8014fe0:	687b      	ldr	r3, [r7, #4]
 8014fe2:	7d1b      	ldrb	r3, [r3, #20]
 8014fe4:	2b01      	cmp	r3, #1
 8014fe6:	d006      	beq.n	8014ff6 <tcp_listen_closed+0x32>
 8014fe8:	4b0e      	ldr	r3, [pc, #56]	@ (8015024 <tcp_listen_closed+0x60>)
 8014fea:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8014fee:	4910      	ldr	r1, [pc, #64]	@ (8015030 <tcp_listen_closed+0x6c>)
 8014ff0:	480e      	ldr	r0, [pc, #56]	@ (801502c <tcp_listen_closed+0x68>)
 8014ff2:	f009 fa29 	bl	801e448 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8014ff6:	2301      	movs	r3, #1
 8014ff8:	60fb      	str	r3, [r7, #12]
 8014ffa:	e00b      	b.n	8015014 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8014ffc:	4a0d      	ldr	r2, [pc, #52]	@ (8015034 <tcp_listen_closed+0x70>)
 8014ffe:	68fb      	ldr	r3, [r7, #12]
 8015000:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015004:	681b      	ldr	r3, [r3, #0]
 8015006:	6879      	ldr	r1, [r7, #4]
 8015008:	4618      	mov	r0, r3
 801500a:	f7ff ffb1 	bl	8014f70 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801500e:	68fb      	ldr	r3, [r7, #12]
 8015010:	3301      	adds	r3, #1
 8015012:	60fb      	str	r3, [r7, #12]
 8015014:	68fb      	ldr	r3, [r7, #12]
 8015016:	2b03      	cmp	r3, #3
 8015018:	d9f0      	bls.n	8014ffc <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 801501a:	bf00      	nop
 801501c:	bf00      	nop
 801501e:	3710      	adds	r7, #16
 8015020:	46bd      	mov	sp, r7
 8015022:	bd80      	pop	{r7, pc}
 8015024:	080200b4 	.word	0x080200b4
 8015028:	08020164 	.word	0x08020164
 801502c:	080200f8 	.word	0x080200f8
 8015030:	08020170 	.word	0x08020170
 8015034:	08022498 	.word	0x08022498

08015038 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8015038:	b5b0      	push	{r4, r5, r7, lr}
 801503a:	b088      	sub	sp, #32
 801503c:	af04      	add	r7, sp, #16
 801503e:	6078      	str	r0, [r7, #4]
 8015040:	460b      	mov	r3, r1
 8015042:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8015044:	687b      	ldr	r3, [r7, #4]
 8015046:	2b00      	cmp	r3, #0
 8015048:	d106      	bne.n	8015058 <tcp_close_shutdown+0x20>
 801504a:	4b63      	ldr	r3, [pc, #396]	@ (80151d8 <tcp_close_shutdown+0x1a0>)
 801504c:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8015050:	4962      	ldr	r1, [pc, #392]	@ (80151dc <tcp_close_shutdown+0x1a4>)
 8015052:	4863      	ldr	r0, [pc, #396]	@ (80151e0 <tcp_close_shutdown+0x1a8>)
 8015054:	f009 f9f8 	bl	801e448 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8015058:	78fb      	ldrb	r3, [r7, #3]
 801505a:	2b00      	cmp	r3, #0
 801505c:	d066      	beq.n	801512c <tcp_close_shutdown+0xf4>
 801505e:	687b      	ldr	r3, [r7, #4]
 8015060:	7d1b      	ldrb	r3, [r3, #20]
 8015062:	2b04      	cmp	r3, #4
 8015064:	d003      	beq.n	801506e <tcp_close_shutdown+0x36>
 8015066:	687b      	ldr	r3, [r7, #4]
 8015068:	7d1b      	ldrb	r3, [r3, #20]
 801506a:	2b07      	cmp	r3, #7
 801506c:	d15e      	bne.n	801512c <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801506e:	687b      	ldr	r3, [r7, #4]
 8015070:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015072:	2b00      	cmp	r3, #0
 8015074:	d104      	bne.n	8015080 <tcp_close_shutdown+0x48>
 8015076:	687b      	ldr	r3, [r7, #4]
 8015078:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801507a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 801507e:	d055      	beq.n	801512c <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	8b5b      	ldrh	r3, [r3, #26]
 8015084:	f003 0310 	and.w	r3, r3, #16
 8015088:	2b00      	cmp	r3, #0
 801508a:	d106      	bne.n	801509a <tcp_close_shutdown+0x62>
 801508c:	4b52      	ldr	r3, [pc, #328]	@ (80151d8 <tcp_close_shutdown+0x1a0>)
 801508e:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 8015092:	4954      	ldr	r1, [pc, #336]	@ (80151e4 <tcp_close_shutdown+0x1ac>)
 8015094:	4852      	ldr	r0, [pc, #328]	@ (80151e0 <tcp_close_shutdown+0x1a8>)
 8015096:	f009 f9d7 	bl	801e448 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801509a:	687b      	ldr	r3, [r7, #4]
 801509c:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 801509e:	687b      	ldr	r3, [r7, #4]
 80150a0:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80150a2:	687d      	ldr	r5, [r7, #4]
 80150a4:	687b      	ldr	r3, [r7, #4]
 80150a6:	3304      	adds	r3, #4
 80150a8:	687a      	ldr	r2, [r7, #4]
 80150aa:	8ad2      	ldrh	r2, [r2, #22]
 80150ac:	6879      	ldr	r1, [r7, #4]
 80150ae:	8b09      	ldrh	r1, [r1, #24]
 80150b0:	9102      	str	r1, [sp, #8]
 80150b2:	9201      	str	r2, [sp, #4]
 80150b4:	9300      	str	r3, [sp, #0]
 80150b6:	462b      	mov	r3, r5
 80150b8:	4622      	mov	r2, r4
 80150ba:	4601      	mov	r1, r0
 80150bc:	6878      	ldr	r0, [r7, #4]
 80150be:	f004 fe8d 	bl	8019ddc <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 80150c2:	6878      	ldr	r0, [r7, #4]
 80150c4:	f001 f8c8 	bl	8016258 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80150c8:	4b47      	ldr	r3, [pc, #284]	@ (80151e8 <tcp_close_shutdown+0x1b0>)
 80150ca:	681b      	ldr	r3, [r3, #0]
 80150cc:	687a      	ldr	r2, [r7, #4]
 80150ce:	429a      	cmp	r2, r3
 80150d0:	d105      	bne.n	80150de <tcp_close_shutdown+0xa6>
 80150d2:	4b45      	ldr	r3, [pc, #276]	@ (80151e8 <tcp_close_shutdown+0x1b0>)
 80150d4:	681b      	ldr	r3, [r3, #0]
 80150d6:	68db      	ldr	r3, [r3, #12]
 80150d8:	4a43      	ldr	r2, [pc, #268]	@ (80151e8 <tcp_close_shutdown+0x1b0>)
 80150da:	6013      	str	r3, [r2, #0]
 80150dc:	e013      	b.n	8015106 <tcp_close_shutdown+0xce>
 80150de:	4b42      	ldr	r3, [pc, #264]	@ (80151e8 <tcp_close_shutdown+0x1b0>)
 80150e0:	681b      	ldr	r3, [r3, #0]
 80150e2:	60fb      	str	r3, [r7, #12]
 80150e4:	e00c      	b.n	8015100 <tcp_close_shutdown+0xc8>
 80150e6:	68fb      	ldr	r3, [r7, #12]
 80150e8:	68db      	ldr	r3, [r3, #12]
 80150ea:	687a      	ldr	r2, [r7, #4]
 80150ec:	429a      	cmp	r2, r3
 80150ee:	d104      	bne.n	80150fa <tcp_close_shutdown+0xc2>
 80150f0:	687b      	ldr	r3, [r7, #4]
 80150f2:	68da      	ldr	r2, [r3, #12]
 80150f4:	68fb      	ldr	r3, [r7, #12]
 80150f6:	60da      	str	r2, [r3, #12]
 80150f8:	e005      	b.n	8015106 <tcp_close_shutdown+0xce>
 80150fa:	68fb      	ldr	r3, [r7, #12]
 80150fc:	68db      	ldr	r3, [r3, #12]
 80150fe:	60fb      	str	r3, [r7, #12]
 8015100:	68fb      	ldr	r3, [r7, #12]
 8015102:	2b00      	cmp	r3, #0
 8015104:	d1ef      	bne.n	80150e6 <tcp_close_shutdown+0xae>
 8015106:	687b      	ldr	r3, [r7, #4]
 8015108:	2200      	movs	r2, #0
 801510a:	60da      	str	r2, [r3, #12]
 801510c:	4b37      	ldr	r3, [pc, #220]	@ (80151ec <tcp_close_shutdown+0x1b4>)
 801510e:	2201      	movs	r2, #1
 8015110:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8015112:	4b37      	ldr	r3, [pc, #220]	@ (80151f0 <tcp_close_shutdown+0x1b8>)
 8015114:	681b      	ldr	r3, [r3, #0]
 8015116:	687a      	ldr	r2, [r7, #4]
 8015118:	429a      	cmp	r2, r3
 801511a:	d102      	bne.n	8015122 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 801511c:	f003 fd5c 	bl	8018bd8 <tcp_trigger_input_pcb_close>
 8015120:	e002      	b.n	8015128 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8015122:	6878      	ldr	r0, [r7, #4]
 8015124:	f7ff fed6 	bl	8014ed4 <tcp_free>
      }
      return ERR_OK;
 8015128:	2300      	movs	r3, #0
 801512a:	e050      	b.n	80151ce <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 801512c:	687b      	ldr	r3, [r7, #4]
 801512e:	7d1b      	ldrb	r3, [r3, #20]
 8015130:	2b02      	cmp	r3, #2
 8015132:	d03b      	beq.n	80151ac <tcp_close_shutdown+0x174>
 8015134:	2b02      	cmp	r3, #2
 8015136:	dc44      	bgt.n	80151c2 <tcp_close_shutdown+0x18a>
 8015138:	2b00      	cmp	r3, #0
 801513a:	d002      	beq.n	8015142 <tcp_close_shutdown+0x10a>
 801513c:	2b01      	cmp	r3, #1
 801513e:	d02a      	beq.n	8015196 <tcp_close_shutdown+0x15e>
 8015140:	e03f      	b.n	80151c2 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8015142:	687b      	ldr	r3, [r7, #4]
 8015144:	8adb      	ldrh	r3, [r3, #22]
 8015146:	2b00      	cmp	r3, #0
 8015148:	d021      	beq.n	801518e <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801514a:	4b2a      	ldr	r3, [pc, #168]	@ (80151f4 <tcp_close_shutdown+0x1bc>)
 801514c:	681b      	ldr	r3, [r3, #0]
 801514e:	687a      	ldr	r2, [r7, #4]
 8015150:	429a      	cmp	r2, r3
 8015152:	d105      	bne.n	8015160 <tcp_close_shutdown+0x128>
 8015154:	4b27      	ldr	r3, [pc, #156]	@ (80151f4 <tcp_close_shutdown+0x1bc>)
 8015156:	681b      	ldr	r3, [r3, #0]
 8015158:	68db      	ldr	r3, [r3, #12]
 801515a:	4a26      	ldr	r2, [pc, #152]	@ (80151f4 <tcp_close_shutdown+0x1bc>)
 801515c:	6013      	str	r3, [r2, #0]
 801515e:	e013      	b.n	8015188 <tcp_close_shutdown+0x150>
 8015160:	4b24      	ldr	r3, [pc, #144]	@ (80151f4 <tcp_close_shutdown+0x1bc>)
 8015162:	681b      	ldr	r3, [r3, #0]
 8015164:	60bb      	str	r3, [r7, #8]
 8015166:	e00c      	b.n	8015182 <tcp_close_shutdown+0x14a>
 8015168:	68bb      	ldr	r3, [r7, #8]
 801516a:	68db      	ldr	r3, [r3, #12]
 801516c:	687a      	ldr	r2, [r7, #4]
 801516e:	429a      	cmp	r2, r3
 8015170:	d104      	bne.n	801517c <tcp_close_shutdown+0x144>
 8015172:	687b      	ldr	r3, [r7, #4]
 8015174:	68da      	ldr	r2, [r3, #12]
 8015176:	68bb      	ldr	r3, [r7, #8]
 8015178:	60da      	str	r2, [r3, #12]
 801517a:	e005      	b.n	8015188 <tcp_close_shutdown+0x150>
 801517c:	68bb      	ldr	r3, [r7, #8]
 801517e:	68db      	ldr	r3, [r3, #12]
 8015180:	60bb      	str	r3, [r7, #8]
 8015182:	68bb      	ldr	r3, [r7, #8]
 8015184:	2b00      	cmp	r3, #0
 8015186:	d1ef      	bne.n	8015168 <tcp_close_shutdown+0x130>
 8015188:	687b      	ldr	r3, [r7, #4]
 801518a:	2200      	movs	r2, #0
 801518c:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 801518e:	6878      	ldr	r0, [r7, #4]
 8015190:	f7ff fea0 	bl	8014ed4 <tcp_free>
      break;
 8015194:	e01a      	b.n	80151cc <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8015196:	6878      	ldr	r0, [r7, #4]
 8015198:	f7ff ff14 	bl	8014fc4 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 801519c:	6879      	ldr	r1, [r7, #4]
 801519e:	4816      	ldr	r0, [pc, #88]	@ (80151f8 <tcp_close_shutdown+0x1c0>)
 80151a0:	f001 f8aa 	bl	80162f8 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 80151a4:	6878      	ldr	r0, [r7, #4]
 80151a6:	f7ff feb1 	bl	8014f0c <tcp_free_listen>
      break;
 80151aa:	e00f      	b.n	80151cc <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80151ac:	6879      	ldr	r1, [r7, #4]
 80151ae:	480e      	ldr	r0, [pc, #56]	@ (80151e8 <tcp_close_shutdown+0x1b0>)
 80151b0:	f001 f8a2 	bl	80162f8 <tcp_pcb_remove>
 80151b4:	4b0d      	ldr	r3, [pc, #52]	@ (80151ec <tcp_close_shutdown+0x1b4>)
 80151b6:	2201      	movs	r2, #1
 80151b8:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80151ba:	6878      	ldr	r0, [r7, #4]
 80151bc:	f7ff fe8a 	bl	8014ed4 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 80151c0:	e004      	b.n	80151cc <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 80151c2:	6878      	ldr	r0, [r7, #4]
 80151c4:	f000 f81a 	bl	80151fc <tcp_close_shutdown_fin>
 80151c8:	4603      	mov	r3, r0
 80151ca:	e000      	b.n	80151ce <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 80151cc:	2300      	movs	r3, #0
}
 80151ce:	4618      	mov	r0, r3
 80151d0:	3710      	adds	r7, #16
 80151d2:	46bd      	mov	sp, r7
 80151d4:	bdb0      	pop	{r4, r5, r7, pc}
 80151d6:	bf00      	nop
 80151d8:	080200b4 	.word	0x080200b4
 80151dc:	08020188 	.word	0x08020188
 80151e0:	080200f8 	.word	0x080200f8
 80151e4:	080201a8 	.word	0x080201a8
 80151e8:	200277d0 	.word	0x200277d0
 80151ec:	200277d8 	.word	0x200277d8
 80151f0:	20027810 	.word	0x20027810
 80151f4:	200277c8 	.word	0x200277c8
 80151f8:	200277cc 	.word	0x200277cc

080151fc <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 80151fc:	b580      	push	{r7, lr}
 80151fe:	b084      	sub	sp, #16
 8015200:	af00      	add	r7, sp, #0
 8015202:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	2b00      	cmp	r3, #0
 8015208:	d106      	bne.n	8015218 <tcp_close_shutdown_fin+0x1c>
 801520a:	4b2e      	ldr	r3, [pc, #184]	@ (80152c4 <tcp_close_shutdown_fin+0xc8>)
 801520c:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 8015210:	492d      	ldr	r1, [pc, #180]	@ (80152c8 <tcp_close_shutdown_fin+0xcc>)
 8015212:	482e      	ldr	r0, [pc, #184]	@ (80152cc <tcp_close_shutdown_fin+0xd0>)
 8015214:	f009 f918 	bl	801e448 <iprintf>

  switch (pcb->state) {
 8015218:	687b      	ldr	r3, [r7, #4]
 801521a:	7d1b      	ldrb	r3, [r3, #20]
 801521c:	2b07      	cmp	r3, #7
 801521e:	d020      	beq.n	8015262 <tcp_close_shutdown_fin+0x66>
 8015220:	2b07      	cmp	r3, #7
 8015222:	dc2b      	bgt.n	801527c <tcp_close_shutdown_fin+0x80>
 8015224:	2b03      	cmp	r3, #3
 8015226:	d002      	beq.n	801522e <tcp_close_shutdown_fin+0x32>
 8015228:	2b04      	cmp	r3, #4
 801522a:	d00d      	beq.n	8015248 <tcp_close_shutdown_fin+0x4c>
 801522c:	e026      	b.n	801527c <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 801522e:	6878      	ldr	r0, [r7, #4]
 8015230:	f003 fee2 	bl	8018ff8 <tcp_send_fin>
 8015234:	4603      	mov	r3, r0
 8015236:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8015238:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801523c:	2b00      	cmp	r3, #0
 801523e:	d11f      	bne.n	8015280 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8015240:	687b      	ldr	r3, [r7, #4]
 8015242:	2205      	movs	r2, #5
 8015244:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015246:	e01b      	b.n	8015280 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8015248:	6878      	ldr	r0, [r7, #4]
 801524a:	f003 fed5 	bl	8018ff8 <tcp_send_fin>
 801524e:	4603      	mov	r3, r0
 8015250:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8015252:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015256:	2b00      	cmp	r3, #0
 8015258:	d114      	bne.n	8015284 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 801525a:	687b      	ldr	r3, [r7, #4]
 801525c:	2205      	movs	r2, #5
 801525e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015260:	e010      	b.n	8015284 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8015262:	6878      	ldr	r0, [r7, #4]
 8015264:	f003 fec8 	bl	8018ff8 <tcp_send_fin>
 8015268:	4603      	mov	r3, r0
 801526a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801526c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015270:	2b00      	cmp	r3, #0
 8015272:	d109      	bne.n	8015288 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8015274:	687b      	ldr	r3, [r7, #4]
 8015276:	2209      	movs	r2, #9
 8015278:	751a      	strb	r2, [r3, #20]
      }
      break;
 801527a:	e005      	b.n	8015288 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 801527c:	2300      	movs	r3, #0
 801527e:	e01c      	b.n	80152ba <tcp_close_shutdown_fin+0xbe>
      break;
 8015280:	bf00      	nop
 8015282:	e002      	b.n	801528a <tcp_close_shutdown_fin+0x8e>
      break;
 8015284:	bf00      	nop
 8015286:	e000      	b.n	801528a <tcp_close_shutdown_fin+0x8e>
      break;
 8015288:	bf00      	nop
  }

  if (err == ERR_OK) {
 801528a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801528e:	2b00      	cmp	r3, #0
 8015290:	d103      	bne.n	801529a <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8015292:	6878      	ldr	r0, [r7, #4]
 8015294:	f003 ffee 	bl	8019274 <tcp_output>
 8015298:	e00d      	b.n	80152b6 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 801529a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801529e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80152a2:	d108      	bne.n	80152b6 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 80152a4:	687b      	ldr	r3, [r7, #4]
 80152a6:	8b5b      	ldrh	r3, [r3, #26]
 80152a8:	f043 0308 	orr.w	r3, r3, #8
 80152ac:	b29a      	uxth	r2, r3
 80152ae:	687b      	ldr	r3, [r7, #4]
 80152b0:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 80152b2:	2300      	movs	r3, #0
 80152b4:	e001      	b.n	80152ba <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 80152b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80152ba:	4618      	mov	r0, r3
 80152bc:	3710      	adds	r7, #16
 80152be:	46bd      	mov	sp, r7
 80152c0:	bd80      	pop	{r7, pc}
 80152c2:	bf00      	nop
 80152c4:	080200b4 	.word	0x080200b4
 80152c8:	08020164 	.word	0x08020164
 80152cc:	080200f8 	.word	0x080200f8

080152d0 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80152d0:	b580      	push	{r7, lr}
 80152d2:	b082      	sub	sp, #8
 80152d4:	af00      	add	r7, sp, #0
 80152d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 80152d8:	687b      	ldr	r3, [r7, #4]
 80152da:	2b00      	cmp	r3, #0
 80152dc:	d109      	bne.n	80152f2 <tcp_close+0x22>
 80152de:	4b0f      	ldr	r3, [pc, #60]	@ (801531c <tcp_close+0x4c>)
 80152e0:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 80152e4:	490e      	ldr	r1, [pc, #56]	@ (8015320 <tcp_close+0x50>)
 80152e6:	480f      	ldr	r0, [pc, #60]	@ (8015324 <tcp_close+0x54>)
 80152e8:	f009 f8ae 	bl	801e448 <iprintf>
 80152ec:	f06f 030f 	mvn.w	r3, #15
 80152f0:	e00f      	b.n	8015312 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 80152f2:	687b      	ldr	r3, [r7, #4]
 80152f4:	7d1b      	ldrb	r3, [r3, #20]
 80152f6:	2b01      	cmp	r3, #1
 80152f8:	d006      	beq.n	8015308 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80152fa:	687b      	ldr	r3, [r7, #4]
 80152fc:	8b5b      	ldrh	r3, [r3, #26]
 80152fe:	f043 0310 	orr.w	r3, r3, #16
 8015302:	b29a      	uxth	r2, r3
 8015304:	687b      	ldr	r3, [r7, #4]
 8015306:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8015308:	2101      	movs	r1, #1
 801530a:	6878      	ldr	r0, [r7, #4]
 801530c:	f7ff fe94 	bl	8015038 <tcp_close_shutdown>
 8015310:	4603      	mov	r3, r0
}
 8015312:	4618      	mov	r0, r3
 8015314:	3708      	adds	r7, #8
 8015316:	46bd      	mov	sp, r7
 8015318:	bd80      	pop	{r7, pc}
 801531a:	bf00      	nop
 801531c:	080200b4 	.word	0x080200b4
 8015320:	080201c4 	.word	0x080201c4
 8015324:	080200f8 	.word	0x080200f8

08015328 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8015328:	b580      	push	{r7, lr}
 801532a:	b08e      	sub	sp, #56	@ 0x38
 801532c:	af04      	add	r7, sp, #16
 801532e:	6078      	str	r0, [r7, #4]
 8015330:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8015332:	687b      	ldr	r3, [r7, #4]
 8015334:	2b00      	cmp	r3, #0
 8015336:	d107      	bne.n	8015348 <tcp_abandon+0x20>
 8015338:	4b52      	ldr	r3, [pc, #328]	@ (8015484 <tcp_abandon+0x15c>)
 801533a:	f240 223d 	movw	r2, #573	@ 0x23d
 801533e:	4952      	ldr	r1, [pc, #328]	@ (8015488 <tcp_abandon+0x160>)
 8015340:	4852      	ldr	r0, [pc, #328]	@ (801548c <tcp_abandon+0x164>)
 8015342:	f009 f881 	bl	801e448 <iprintf>
 8015346:	e099      	b.n	801547c <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8015348:	687b      	ldr	r3, [r7, #4]
 801534a:	7d1b      	ldrb	r3, [r3, #20]
 801534c:	2b01      	cmp	r3, #1
 801534e:	d106      	bne.n	801535e <tcp_abandon+0x36>
 8015350:	4b4c      	ldr	r3, [pc, #304]	@ (8015484 <tcp_abandon+0x15c>)
 8015352:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8015356:	494e      	ldr	r1, [pc, #312]	@ (8015490 <tcp_abandon+0x168>)
 8015358:	484c      	ldr	r0, [pc, #304]	@ (801548c <tcp_abandon+0x164>)
 801535a:	f009 f875 	bl	801e448 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 801535e:	687b      	ldr	r3, [r7, #4]
 8015360:	7d1b      	ldrb	r3, [r3, #20]
 8015362:	2b0a      	cmp	r3, #10
 8015364:	d107      	bne.n	8015376 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8015366:	6879      	ldr	r1, [r7, #4]
 8015368:	484a      	ldr	r0, [pc, #296]	@ (8015494 <tcp_abandon+0x16c>)
 801536a:	f000 ffc5 	bl	80162f8 <tcp_pcb_remove>
    tcp_free(pcb);
 801536e:	6878      	ldr	r0, [r7, #4]
 8015370:	f7ff fdb0 	bl	8014ed4 <tcp_free>
 8015374:	e082      	b.n	801547c <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8015376:	2300      	movs	r3, #0
 8015378:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 801537a:	2300      	movs	r3, #0
 801537c:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 801537e:	687b      	ldr	r3, [r7, #4]
 8015380:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015382:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015388:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 801538a:	687b      	ldr	r3, [r7, #4]
 801538c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015390:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8015392:	687b      	ldr	r3, [r7, #4]
 8015394:	691b      	ldr	r3, [r3, #16]
 8015396:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8015398:	687b      	ldr	r3, [r7, #4]
 801539a:	7d1b      	ldrb	r3, [r3, #20]
 801539c:	2b00      	cmp	r3, #0
 801539e:	d126      	bne.n	80153ee <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 80153a0:	687b      	ldr	r3, [r7, #4]
 80153a2:	8adb      	ldrh	r3, [r3, #22]
 80153a4:	2b00      	cmp	r3, #0
 80153a6:	d02e      	beq.n	8015406 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80153a8:	4b3b      	ldr	r3, [pc, #236]	@ (8015498 <tcp_abandon+0x170>)
 80153aa:	681b      	ldr	r3, [r3, #0]
 80153ac:	687a      	ldr	r2, [r7, #4]
 80153ae:	429a      	cmp	r2, r3
 80153b0:	d105      	bne.n	80153be <tcp_abandon+0x96>
 80153b2:	4b39      	ldr	r3, [pc, #228]	@ (8015498 <tcp_abandon+0x170>)
 80153b4:	681b      	ldr	r3, [r3, #0]
 80153b6:	68db      	ldr	r3, [r3, #12]
 80153b8:	4a37      	ldr	r2, [pc, #220]	@ (8015498 <tcp_abandon+0x170>)
 80153ba:	6013      	str	r3, [r2, #0]
 80153bc:	e013      	b.n	80153e6 <tcp_abandon+0xbe>
 80153be:	4b36      	ldr	r3, [pc, #216]	@ (8015498 <tcp_abandon+0x170>)
 80153c0:	681b      	ldr	r3, [r3, #0]
 80153c2:	61fb      	str	r3, [r7, #28]
 80153c4:	e00c      	b.n	80153e0 <tcp_abandon+0xb8>
 80153c6:	69fb      	ldr	r3, [r7, #28]
 80153c8:	68db      	ldr	r3, [r3, #12]
 80153ca:	687a      	ldr	r2, [r7, #4]
 80153cc:	429a      	cmp	r2, r3
 80153ce:	d104      	bne.n	80153da <tcp_abandon+0xb2>
 80153d0:	687b      	ldr	r3, [r7, #4]
 80153d2:	68da      	ldr	r2, [r3, #12]
 80153d4:	69fb      	ldr	r3, [r7, #28]
 80153d6:	60da      	str	r2, [r3, #12]
 80153d8:	e005      	b.n	80153e6 <tcp_abandon+0xbe>
 80153da:	69fb      	ldr	r3, [r7, #28]
 80153dc:	68db      	ldr	r3, [r3, #12]
 80153de:	61fb      	str	r3, [r7, #28]
 80153e0:	69fb      	ldr	r3, [r7, #28]
 80153e2:	2b00      	cmp	r3, #0
 80153e4:	d1ef      	bne.n	80153c6 <tcp_abandon+0x9e>
 80153e6:	687b      	ldr	r3, [r7, #4]
 80153e8:	2200      	movs	r2, #0
 80153ea:	60da      	str	r2, [r3, #12]
 80153ec:	e00b      	b.n	8015406 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 80153ee:	683b      	ldr	r3, [r7, #0]
 80153f0:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 80153f2:	687b      	ldr	r3, [r7, #4]
 80153f4:	8adb      	ldrh	r3, [r3, #22]
 80153f6:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80153f8:	6879      	ldr	r1, [r7, #4]
 80153fa:	4828      	ldr	r0, [pc, #160]	@ (801549c <tcp_abandon+0x174>)
 80153fc:	f000 ff7c 	bl	80162f8 <tcp_pcb_remove>
 8015400:	4b27      	ldr	r3, [pc, #156]	@ (80154a0 <tcp_abandon+0x178>)
 8015402:	2201      	movs	r2, #1
 8015404:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801540a:	2b00      	cmp	r3, #0
 801540c:	d004      	beq.n	8015418 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 801540e:	687b      	ldr	r3, [r7, #4]
 8015410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015412:	4618      	mov	r0, r3
 8015414:	f000 fd1e 	bl	8015e54 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8015418:	687b      	ldr	r3, [r7, #4]
 801541a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801541c:	2b00      	cmp	r3, #0
 801541e:	d004      	beq.n	801542a <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8015420:	687b      	ldr	r3, [r7, #4]
 8015422:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015424:	4618      	mov	r0, r3
 8015426:	f000 fd15 	bl	8015e54 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801542a:	687b      	ldr	r3, [r7, #4]
 801542c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801542e:	2b00      	cmp	r3, #0
 8015430:	d004      	beq.n	801543c <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8015432:	687b      	ldr	r3, [r7, #4]
 8015434:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015436:	4618      	mov	r0, r3
 8015438:	f000 fd0c 	bl	8015e54 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 801543c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801543e:	2b00      	cmp	r3, #0
 8015440:	d00e      	beq.n	8015460 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8015442:	6879      	ldr	r1, [r7, #4]
 8015444:	687b      	ldr	r3, [r7, #4]
 8015446:	3304      	adds	r3, #4
 8015448:	687a      	ldr	r2, [r7, #4]
 801544a:	8b12      	ldrh	r2, [r2, #24]
 801544c:	9202      	str	r2, [sp, #8]
 801544e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8015450:	9201      	str	r2, [sp, #4]
 8015452:	9300      	str	r3, [sp, #0]
 8015454:	460b      	mov	r3, r1
 8015456:	697a      	ldr	r2, [r7, #20]
 8015458:	69b9      	ldr	r1, [r7, #24]
 801545a:	6878      	ldr	r0, [r7, #4]
 801545c:	f004 fcbe 	bl	8019ddc <tcp_rst>
    }
    last_state = pcb->state;
 8015460:	687b      	ldr	r3, [r7, #4]
 8015462:	7d1b      	ldrb	r3, [r3, #20]
 8015464:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8015466:	6878      	ldr	r0, [r7, #4]
 8015468:	f7ff fd34 	bl	8014ed4 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801546c:	693b      	ldr	r3, [r7, #16]
 801546e:	2b00      	cmp	r3, #0
 8015470:	d004      	beq.n	801547c <tcp_abandon+0x154>
 8015472:	693b      	ldr	r3, [r7, #16]
 8015474:	f06f 010c 	mvn.w	r1, #12
 8015478:	68f8      	ldr	r0, [r7, #12]
 801547a:	4798      	blx	r3
  }
}
 801547c:	3728      	adds	r7, #40	@ 0x28
 801547e:	46bd      	mov	sp, r7
 8015480:	bd80      	pop	{r7, pc}
 8015482:	bf00      	nop
 8015484:	080200b4 	.word	0x080200b4
 8015488:	080201f8 	.word	0x080201f8
 801548c:	080200f8 	.word	0x080200f8
 8015490:	08020214 	.word	0x08020214
 8015494:	200277d4 	.word	0x200277d4
 8015498:	200277c8 	.word	0x200277c8
 801549c:	200277d0 	.word	0x200277d0
 80154a0:	200277d8 	.word	0x200277d8

080154a4 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80154a4:	b580      	push	{r7, lr}
 80154a6:	b082      	sub	sp, #8
 80154a8:	af00      	add	r7, sp, #0
 80154aa:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80154ac:	2101      	movs	r1, #1
 80154ae:	6878      	ldr	r0, [r7, #4]
 80154b0:	f7ff ff3a 	bl	8015328 <tcp_abandon>
}
 80154b4:	bf00      	nop
 80154b6:	3708      	adds	r7, #8
 80154b8:	46bd      	mov	sp, r7
 80154ba:	bd80      	pop	{r7, pc}

080154bc <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80154bc:	b580      	push	{r7, lr}
 80154be:	b084      	sub	sp, #16
 80154c0:	af00      	add	r7, sp, #0
 80154c2:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80154c4:	687b      	ldr	r3, [r7, #4]
 80154c6:	2b00      	cmp	r3, #0
 80154c8:	d106      	bne.n	80154d8 <tcp_update_rcv_ann_wnd+0x1c>
 80154ca:	4b25      	ldr	r3, [pc, #148]	@ (8015560 <tcp_update_rcv_ann_wnd+0xa4>)
 80154cc:	f240 32a6 	movw	r2, #934	@ 0x3a6
 80154d0:	4924      	ldr	r1, [pc, #144]	@ (8015564 <tcp_update_rcv_ann_wnd+0xa8>)
 80154d2:	4825      	ldr	r0, [pc, #148]	@ (8015568 <tcp_update_rcv_ann_wnd+0xac>)
 80154d4:	f008 ffb8 	bl	801e448 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80154d8:	687b      	ldr	r3, [r7, #4]
 80154da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80154dc:	687a      	ldr	r2, [r7, #4]
 80154de:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80154e0:	4413      	add	r3, r2
 80154e2:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80154e4:	687b      	ldr	r3, [r7, #4]
 80154e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80154e8:	687a      	ldr	r2, [r7, #4]
 80154ea:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 80154ec:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 80154f0:	bf28      	it	cs
 80154f2:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 80154f6:	b292      	uxth	r2, r2
 80154f8:	4413      	add	r3, r2
 80154fa:	68fa      	ldr	r2, [r7, #12]
 80154fc:	1ad3      	subs	r3, r2, r3
 80154fe:	2b00      	cmp	r3, #0
 8015500:	db08      	blt.n	8015514 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8015502:	687b      	ldr	r3, [r7, #4]
 8015504:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8015506:	687b      	ldr	r3, [r7, #4]
 8015508:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 801550a:	687b      	ldr	r3, [r7, #4]
 801550c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801550e:	68fa      	ldr	r2, [r7, #12]
 8015510:	1ad3      	subs	r3, r2, r3
 8015512:	e020      	b.n	8015556 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8015514:	687b      	ldr	r3, [r7, #4]
 8015516:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015518:	687b      	ldr	r3, [r7, #4]
 801551a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801551c:	1ad3      	subs	r3, r2, r3
 801551e:	2b00      	cmp	r3, #0
 8015520:	dd03      	ble.n	801552a <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8015522:	687b      	ldr	r3, [r7, #4]
 8015524:	2200      	movs	r2, #0
 8015526:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8015528:	e014      	b.n	8015554 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 801552a:	687b      	ldr	r3, [r7, #4]
 801552c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801552e:	687b      	ldr	r3, [r7, #4]
 8015530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015532:	1ad3      	subs	r3, r2, r3
 8015534:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8015536:	68bb      	ldr	r3, [r7, #8]
 8015538:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801553c:	d306      	bcc.n	801554c <tcp_update_rcv_ann_wnd+0x90>
 801553e:	4b08      	ldr	r3, [pc, #32]	@ (8015560 <tcp_update_rcv_ann_wnd+0xa4>)
 8015540:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8015544:	4909      	ldr	r1, [pc, #36]	@ (801556c <tcp_update_rcv_ann_wnd+0xb0>)
 8015546:	4808      	ldr	r0, [pc, #32]	@ (8015568 <tcp_update_rcv_ann_wnd+0xac>)
 8015548:	f008 ff7e 	bl	801e448 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 801554c:	68bb      	ldr	r3, [r7, #8]
 801554e:	b29a      	uxth	r2, r3
 8015550:	687b      	ldr	r3, [r7, #4]
 8015552:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 8015554:	2300      	movs	r3, #0
  }
}
 8015556:	4618      	mov	r0, r3
 8015558:	3710      	adds	r7, #16
 801555a:	46bd      	mov	sp, r7
 801555c:	bd80      	pop	{r7, pc}
 801555e:	bf00      	nop
 8015560:	080200b4 	.word	0x080200b4
 8015564:	08020310 	.word	0x08020310
 8015568:	080200f8 	.word	0x080200f8
 801556c:	08020334 	.word	0x08020334

08015570 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8015570:	b580      	push	{r7, lr}
 8015572:	b084      	sub	sp, #16
 8015574:	af00      	add	r7, sp, #0
 8015576:	6078      	str	r0, [r7, #4]
 8015578:	460b      	mov	r3, r1
 801557a:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 801557c:	687b      	ldr	r3, [r7, #4]
 801557e:	2b00      	cmp	r3, #0
 8015580:	d107      	bne.n	8015592 <tcp_recved+0x22>
 8015582:	4b1f      	ldr	r3, [pc, #124]	@ (8015600 <tcp_recved+0x90>)
 8015584:	f240 32cf 	movw	r2, #975	@ 0x3cf
 8015588:	491e      	ldr	r1, [pc, #120]	@ (8015604 <tcp_recved+0x94>)
 801558a:	481f      	ldr	r0, [pc, #124]	@ (8015608 <tcp_recved+0x98>)
 801558c:	f008 ff5c 	bl	801e448 <iprintf>
 8015590:	e032      	b.n	80155f8 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8015592:	687b      	ldr	r3, [r7, #4]
 8015594:	7d1b      	ldrb	r3, [r3, #20]
 8015596:	2b01      	cmp	r3, #1
 8015598:	d106      	bne.n	80155a8 <tcp_recved+0x38>
 801559a:	4b19      	ldr	r3, [pc, #100]	@ (8015600 <tcp_recved+0x90>)
 801559c:	f240 32d2 	movw	r2, #978	@ 0x3d2
 80155a0:	491a      	ldr	r1, [pc, #104]	@ (801560c <tcp_recved+0x9c>)
 80155a2:	4819      	ldr	r0, [pc, #100]	@ (8015608 <tcp_recved+0x98>)
 80155a4:	f008 ff50 	bl	801e448 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 80155a8:	687b      	ldr	r3, [r7, #4]
 80155aa:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80155ac:	887b      	ldrh	r3, [r7, #2]
 80155ae:	4413      	add	r3, r2
 80155b0:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 80155b2:	89fb      	ldrh	r3, [r7, #14]
 80155b4:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80155b8:	d804      	bhi.n	80155c4 <tcp_recved+0x54>
 80155ba:	687b      	ldr	r3, [r7, #4]
 80155bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80155be:	89fa      	ldrh	r2, [r7, #14]
 80155c0:	429a      	cmp	r2, r3
 80155c2:	d204      	bcs.n	80155ce <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80155c4:	687b      	ldr	r3, [r7, #4]
 80155c6:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 80155ca:	851a      	strh	r2, [r3, #40]	@ 0x28
 80155cc:	e002      	b.n	80155d4 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 80155ce:	687b      	ldr	r3, [r7, #4]
 80155d0:	89fa      	ldrh	r2, [r7, #14]
 80155d2:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 80155d4:	6878      	ldr	r0, [r7, #4]
 80155d6:	f7ff ff71 	bl	80154bc <tcp_update_rcv_ann_wnd>
 80155da:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 80155dc:	68bb      	ldr	r3, [r7, #8]
 80155de:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 80155e2:	d309      	bcc.n	80155f8 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 80155e4:	687b      	ldr	r3, [r7, #4]
 80155e6:	8b5b      	ldrh	r3, [r3, #26]
 80155e8:	f043 0302 	orr.w	r3, r3, #2
 80155ec:	b29a      	uxth	r2, r3
 80155ee:	687b      	ldr	r3, [r7, #4]
 80155f0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80155f2:	6878      	ldr	r0, [r7, #4]
 80155f4:	f003 fe3e 	bl	8019274 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80155f8:	3710      	adds	r7, #16
 80155fa:	46bd      	mov	sp, r7
 80155fc:	bd80      	pop	{r7, pc}
 80155fe:	bf00      	nop
 8015600:	080200b4 	.word	0x080200b4
 8015604:	08020350 	.word	0x08020350
 8015608:	080200f8 	.word	0x080200f8
 801560c:	08020368 	.word	0x08020368

08015610 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8015610:	b5b0      	push	{r4, r5, r7, lr}
 8015612:	b090      	sub	sp, #64	@ 0x40
 8015614:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8015616:	2300      	movs	r3, #0
 8015618:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 801561c:	4b95      	ldr	r3, [pc, #596]	@ (8015874 <tcp_slowtmr+0x264>)
 801561e:	681b      	ldr	r3, [r3, #0]
 8015620:	3301      	adds	r3, #1
 8015622:	4a94      	ldr	r2, [pc, #592]	@ (8015874 <tcp_slowtmr+0x264>)
 8015624:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8015626:	4b94      	ldr	r3, [pc, #592]	@ (8015878 <tcp_slowtmr+0x268>)
 8015628:	781b      	ldrb	r3, [r3, #0]
 801562a:	3301      	adds	r3, #1
 801562c:	b2da      	uxtb	r2, r3
 801562e:	4b92      	ldr	r3, [pc, #584]	@ (8015878 <tcp_slowtmr+0x268>)
 8015630:	701a      	strb	r2, [r3, #0]
 8015632:	e000      	b.n	8015636 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 8015634:	bf00      	nop
  prev = NULL;
 8015636:	2300      	movs	r3, #0
 8015638:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 801563a:	4b90      	ldr	r3, [pc, #576]	@ (801587c <tcp_slowtmr+0x26c>)
 801563c:	681b      	ldr	r3, [r3, #0]
 801563e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8015640:	e29d      	b.n	8015b7e <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8015642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015644:	7d1b      	ldrb	r3, [r3, #20]
 8015646:	2b00      	cmp	r3, #0
 8015648:	d106      	bne.n	8015658 <tcp_slowtmr+0x48>
 801564a:	4b8d      	ldr	r3, [pc, #564]	@ (8015880 <tcp_slowtmr+0x270>)
 801564c:	f240 42be 	movw	r2, #1214	@ 0x4be
 8015650:	498c      	ldr	r1, [pc, #560]	@ (8015884 <tcp_slowtmr+0x274>)
 8015652:	488d      	ldr	r0, [pc, #564]	@ (8015888 <tcp_slowtmr+0x278>)
 8015654:	f008 fef8 	bl	801e448 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8015658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801565a:	7d1b      	ldrb	r3, [r3, #20]
 801565c:	2b01      	cmp	r3, #1
 801565e:	d106      	bne.n	801566e <tcp_slowtmr+0x5e>
 8015660:	4b87      	ldr	r3, [pc, #540]	@ (8015880 <tcp_slowtmr+0x270>)
 8015662:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 8015666:	4989      	ldr	r1, [pc, #548]	@ (801588c <tcp_slowtmr+0x27c>)
 8015668:	4887      	ldr	r0, [pc, #540]	@ (8015888 <tcp_slowtmr+0x278>)
 801566a:	f008 feed 	bl	801e448 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801566e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015670:	7d1b      	ldrb	r3, [r3, #20]
 8015672:	2b0a      	cmp	r3, #10
 8015674:	d106      	bne.n	8015684 <tcp_slowtmr+0x74>
 8015676:	4b82      	ldr	r3, [pc, #520]	@ (8015880 <tcp_slowtmr+0x270>)
 8015678:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 801567c:	4984      	ldr	r1, [pc, #528]	@ (8015890 <tcp_slowtmr+0x280>)
 801567e:	4882      	ldr	r0, [pc, #520]	@ (8015888 <tcp_slowtmr+0x278>)
 8015680:	f008 fee2 	bl	801e448 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8015684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015686:	7f9a      	ldrb	r2, [r3, #30]
 8015688:	4b7b      	ldr	r3, [pc, #492]	@ (8015878 <tcp_slowtmr+0x268>)
 801568a:	781b      	ldrb	r3, [r3, #0]
 801568c:	429a      	cmp	r2, r3
 801568e:	d105      	bne.n	801569c <tcp_slowtmr+0x8c>
      prev = pcb;
 8015690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015692:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8015694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015696:	68db      	ldr	r3, [r3, #12]
 8015698:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 801569a:	e270      	b.n	8015b7e <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 801569c:	4b76      	ldr	r3, [pc, #472]	@ (8015878 <tcp_slowtmr+0x268>)
 801569e:	781a      	ldrb	r2, [r3, #0]
 80156a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156a2:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 80156a4:	2300      	movs	r3, #0
 80156a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 80156aa:	2300      	movs	r3, #0
 80156ac:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80156b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156b2:	7d1b      	ldrb	r3, [r3, #20]
 80156b4:	2b02      	cmp	r3, #2
 80156b6:	d10a      	bne.n	80156ce <tcp_slowtmr+0xbe>
 80156b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80156be:	2b05      	cmp	r3, #5
 80156c0:	d905      	bls.n	80156ce <tcp_slowtmr+0xbe>
      ++pcb_remove;
 80156c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80156c6:	3301      	adds	r3, #1
 80156c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80156cc:	e11e      	b.n	801590c <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 80156ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156d0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80156d4:	2b0b      	cmp	r3, #11
 80156d6:	d905      	bls.n	80156e4 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 80156d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80156dc:	3301      	adds	r3, #1
 80156de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80156e2:	e113      	b.n	801590c <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 80156e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156e6:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80156ea:	2b00      	cmp	r3, #0
 80156ec:	d075      	beq.n	80157da <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 80156ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80156f2:	2b00      	cmp	r3, #0
 80156f4:	d006      	beq.n	8015704 <tcp_slowtmr+0xf4>
 80156f6:	4b62      	ldr	r3, [pc, #392]	@ (8015880 <tcp_slowtmr+0x270>)
 80156f8:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 80156fc:	4965      	ldr	r1, [pc, #404]	@ (8015894 <tcp_slowtmr+0x284>)
 80156fe:	4862      	ldr	r0, [pc, #392]	@ (8015888 <tcp_slowtmr+0x278>)
 8015700:	f008 fea2 	bl	801e448 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8015704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015706:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015708:	2b00      	cmp	r3, #0
 801570a:	d106      	bne.n	801571a <tcp_slowtmr+0x10a>
 801570c:	4b5c      	ldr	r3, [pc, #368]	@ (8015880 <tcp_slowtmr+0x270>)
 801570e:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 8015712:	4961      	ldr	r1, [pc, #388]	@ (8015898 <tcp_slowtmr+0x288>)
 8015714:	485c      	ldr	r0, [pc, #368]	@ (8015888 <tcp_slowtmr+0x278>)
 8015716:	f008 fe97 	bl	801e448 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 801571a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801571c:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8015720:	2b0b      	cmp	r3, #11
 8015722:	d905      	bls.n	8015730 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 8015724:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015728:	3301      	adds	r3, #1
 801572a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801572e:	e0ed      	b.n	801590c <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8015730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015732:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8015736:	3b01      	subs	r3, #1
 8015738:	4a58      	ldr	r2, [pc, #352]	@ (801589c <tcp_slowtmr+0x28c>)
 801573a:	5cd3      	ldrb	r3, [r2, r3]
 801573c:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 801573e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015740:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8015744:	7c7a      	ldrb	r2, [r7, #17]
 8015746:	429a      	cmp	r2, r3
 8015748:	d907      	bls.n	801575a <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 801574a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801574c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8015750:	3301      	adds	r3, #1
 8015752:	b2da      	uxtb	r2, r3
 8015754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015756:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 801575a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801575c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8015760:	7c7a      	ldrb	r2, [r7, #17]
 8015762:	429a      	cmp	r2, r3
 8015764:	f200 80d2 	bhi.w	801590c <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 8015768:	2301      	movs	r3, #1
 801576a:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 801576c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801576e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015772:	2b00      	cmp	r3, #0
 8015774:	d108      	bne.n	8015788 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8015776:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015778:	f004 fc24 	bl	8019fc4 <tcp_zero_window_probe>
 801577c:	4603      	mov	r3, r0
 801577e:	2b00      	cmp	r3, #0
 8015780:	d014      	beq.n	80157ac <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 8015782:	2300      	movs	r3, #0
 8015784:	623b      	str	r3, [r7, #32]
 8015786:	e011      	b.n	80157ac <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8015788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801578a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801578e:	4619      	mov	r1, r3
 8015790:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015792:	f003 fae9 	bl	8018d68 <tcp_split_unsent_seg>
 8015796:	4603      	mov	r3, r0
 8015798:	2b00      	cmp	r3, #0
 801579a:	d107      	bne.n	80157ac <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 801579c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801579e:	f003 fd69 	bl	8019274 <tcp_output>
 80157a2:	4603      	mov	r3, r0
 80157a4:	2b00      	cmp	r3, #0
 80157a6:	d101      	bne.n	80157ac <tcp_slowtmr+0x19c>
                  next_slot = 0;
 80157a8:	2300      	movs	r3, #0
 80157aa:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 80157ac:	6a3b      	ldr	r3, [r7, #32]
 80157ae:	2b00      	cmp	r3, #0
 80157b0:	f000 80ac 	beq.w	801590c <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 80157b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157b6:	2200      	movs	r2, #0
 80157b8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80157bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157be:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80157c2:	2b06      	cmp	r3, #6
 80157c4:	f200 80a2 	bhi.w	801590c <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 80157c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157ca:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80157ce:	3301      	adds	r3, #1
 80157d0:	b2da      	uxtb	r2, r3
 80157d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157d4:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 80157d8:	e098      	b.n	801590c <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 80157da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157dc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80157e0:	2b00      	cmp	r3, #0
 80157e2:	db0f      	blt.n	8015804 <tcp_slowtmr+0x1f4>
 80157e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157e6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80157ea:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80157ee:	4293      	cmp	r3, r2
 80157f0:	d008      	beq.n	8015804 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 80157f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157f4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80157f8:	b29b      	uxth	r3, r3
 80157fa:	3301      	adds	r3, #1
 80157fc:	b29b      	uxth	r3, r3
 80157fe:	b21a      	sxth	r2, r3
 8015800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015802:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 8015804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015806:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 801580a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801580c:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8015810:	429a      	cmp	r2, r3
 8015812:	db7b      	blt.n	801590c <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8015814:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015816:	f004 f821 	bl	801985c <tcp_rexmit_rto_prepare>
 801581a:	4603      	mov	r3, r0
 801581c:	2b00      	cmp	r3, #0
 801581e:	d007      	beq.n	8015830 <tcp_slowtmr+0x220>
 8015820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015822:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015824:	2b00      	cmp	r3, #0
 8015826:	d171      	bne.n	801590c <tcp_slowtmr+0x2fc>
 8015828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801582a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801582c:	2b00      	cmp	r3, #0
 801582e:	d06d      	beq.n	801590c <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 8015830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015832:	7d1b      	ldrb	r3, [r3, #20]
 8015834:	2b02      	cmp	r3, #2
 8015836:	d03a      	beq.n	80158ae <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8015838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801583a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801583e:	2b0c      	cmp	r3, #12
 8015840:	bf28      	it	cs
 8015842:	230c      	movcs	r3, #12
 8015844:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8015846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015848:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801584c:	10db      	asrs	r3, r3, #3
 801584e:	b21b      	sxth	r3, r3
 8015850:	461a      	mov	r2, r3
 8015852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015854:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8015858:	4413      	add	r3, r2
 801585a:	7efa      	ldrb	r2, [r7, #27]
 801585c:	4910      	ldr	r1, [pc, #64]	@ (80158a0 <tcp_slowtmr+0x290>)
 801585e:	5c8a      	ldrb	r2, [r1, r2]
 8015860:	4093      	lsls	r3, r2
 8015862:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8015864:	697b      	ldr	r3, [r7, #20]
 8015866:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 801586a:	4293      	cmp	r3, r2
 801586c:	dc1a      	bgt.n	80158a4 <tcp_slowtmr+0x294>
 801586e:	697b      	ldr	r3, [r7, #20]
 8015870:	b21a      	sxth	r2, r3
 8015872:	e019      	b.n	80158a8 <tcp_slowtmr+0x298>
 8015874:	200277c4 	.word	0x200277c4
 8015878:	200277da 	.word	0x200277da
 801587c:	200277d0 	.word	0x200277d0
 8015880:	080200b4 	.word	0x080200b4
 8015884:	080203f8 	.word	0x080203f8
 8015888:	080200f8 	.word	0x080200f8
 801588c:	08020424 	.word	0x08020424
 8015890:	08020450 	.word	0x08020450
 8015894:	08020480 	.word	0x08020480
 8015898:	080204b4 	.word	0x080204b4
 801589c:	08022490 	.word	0x08022490
 80158a0:	08022480 	.word	0x08022480
 80158a4:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80158a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158aa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 80158ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158b0:	2200      	movs	r2, #0
 80158b2:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80158b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158b6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80158ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158bc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80158c0:	4293      	cmp	r3, r2
 80158c2:	bf28      	it	cs
 80158c4:	4613      	movcs	r3, r2
 80158c6:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 80158c8:	8a7b      	ldrh	r3, [r7, #18]
 80158ca:	085b      	lsrs	r3, r3, #1
 80158cc:	b29a      	uxth	r2, r3
 80158ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158d0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80158d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158d6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80158da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158dc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80158de:	005b      	lsls	r3, r3, #1
 80158e0:	b29b      	uxth	r3, r3
 80158e2:	429a      	cmp	r2, r3
 80158e4:	d206      	bcs.n	80158f4 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 80158e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158e8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80158ea:	005b      	lsls	r3, r3, #1
 80158ec:	b29a      	uxth	r2, r3
 80158ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158f0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 80158f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158f6:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 80158f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158fa:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 80158fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015900:	2200      	movs	r2, #0
 8015902:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 8015906:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015908:	f004 f818 	bl	801993c <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 801590c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801590e:	7d1b      	ldrb	r3, [r3, #20]
 8015910:	2b06      	cmp	r3, #6
 8015912:	d111      	bne.n	8015938 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 8015914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015916:	8b5b      	ldrh	r3, [r3, #26]
 8015918:	f003 0310 	and.w	r3, r3, #16
 801591c:	2b00      	cmp	r3, #0
 801591e:	d00b      	beq.n	8015938 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015920:	4b9c      	ldr	r3, [pc, #624]	@ (8015b94 <tcp_slowtmr+0x584>)
 8015922:	681a      	ldr	r2, [r3, #0]
 8015924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015926:	6a1b      	ldr	r3, [r3, #32]
 8015928:	1ad3      	subs	r3, r2, r3
 801592a:	2b28      	cmp	r3, #40	@ 0x28
 801592c:	d904      	bls.n	8015938 <tcp_slowtmr+0x328>
          ++pcb_remove;
 801592e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015932:	3301      	adds	r3, #1
 8015934:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8015938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801593a:	7a5b      	ldrb	r3, [r3, #9]
 801593c:	f003 0308 	and.w	r3, r3, #8
 8015940:	2b00      	cmp	r3, #0
 8015942:	d04a      	beq.n	80159da <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8015944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015946:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8015948:	2b04      	cmp	r3, #4
 801594a:	d003      	beq.n	8015954 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 801594c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801594e:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8015950:	2b07      	cmp	r3, #7
 8015952:	d142      	bne.n	80159da <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015954:	4b8f      	ldr	r3, [pc, #572]	@ (8015b94 <tcp_slowtmr+0x584>)
 8015956:	681a      	ldr	r2, [r3, #0]
 8015958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801595a:	6a1b      	ldr	r3, [r3, #32]
 801595c:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801595e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015960:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8015964:	4b8c      	ldr	r3, [pc, #560]	@ (8015b98 <tcp_slowtmr+0x588>)
 8015966:	440b      	add	r3, r1
 8015968:	498c      	ldr	r1, [pc, #560]	@ (8015b9c <tcp_slowtmr+0x58c>)
 801596a:	fba1 1303 	umull	r1, r3, r1, r3
 801596e:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015970:	429a      	cmp	r2, r3
 8015972:	d90a      	bls.n	801598a <tcp_slowtmr+0x37a>
        ++pcb_remove;
 8015974:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015978:	3301      	adds	r3, #1
 801597a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 801597e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015982:	3301      	adds	r3, #1
 8015984:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015988:	e027      	b.n	80159da <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801598a:	4b82      	ldr	r3, [pc, #520]	@ (8015b94 <tcp_slowtmr+0x584>)
 801598c:	681a      	ldr	r2, [r3, #0]
 801598e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015990:	6a1b      	ldr	r3, [r3, #32]
 8015992:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8015994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015996:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 801599a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801599c:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 80159a0:	4618      	mov	r0, r3
 80159a2:	4b7f      	ldr	r3, [pc, #508]	@ (8015ba0 <tcp_slowtmr+0x590>)
 80159a4:	fb00 f303 	mul.w	r3, r0, r3
 80159a8:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 80159aa:	497c      	ldr	r1, [pc, #496]	@ (8015b9c <tcp_slowtmr+0x58c>)
 80159ac:	fba1 1303 	umull	r1, r3, r1, r3
 80159b0:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80159b2:	429a      	cmp	r2, r3
 80159b4:	d911      	bls.n	80159da <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 80159b6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80159b8:	f004 fac4 	bl	8019f44 <tcp_keepalive>
 80159bc:	4603      	mov	r3, r0
 80159be:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 80159c2:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80159c6:	2b00      	cmp	r3, #0
 80159c8:	d107      	bne.n	80159da <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 80159ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159cc:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 80159d0:	3301      	adds	r3, #1
 80159d2:	b2da      	uxtb	r2, r3
 80159d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159d6:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 80159da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80159de:	2b00      	cmp	r3, #0
 80159e0:	d011      	beq.n	8015a06 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 80159e2:	4b6c      	ldr	r3, [pc, #432]	@ (8015b94 <tcp_slowtmr+0x584>)
 80159e4:	681a      	ldr	r2, [r3, #0]
 80159e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159e8:	6a1b      	ldr	r3, [r3, #32]
 80159ea:	1ad2      	subs	r2, r2, r3
 80159ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159ee:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80159f2:	4619      	mov	r1, r3
 80159f4:	460b      	mov	r3, r1
 80159f6:	005b      	lsls	r3, r3, #1
 80159f8:	440b      	add	r3, r1
 80159fa:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 80159fc:	429a      	cmp	r2, r3
 80159fe:	d302      	bcc.n	8015a06 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 8015a00:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015a02:	f000 fddd 	bl	80165c0 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 8015a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a08:	7d1b      	ldrb	r3, [r3, #20]
 8015a0a:	2b03      	cmp	r3, #3
 8015a0c:	d10b      	bne.n	8015a26 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015a0e:	4b61      	ldr	r3, [pc, #388]	@ (8015b94 <tcp_slowtmr+0x584>)
 8015a10:	681a      	ldr	r2, [r3, #0]
 8015a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a14:	6a1b      	ldr	r3, [r3, #32]
 8015a16:	1ad3      	subs	r3, r2, r3
 8015a18:	2b28      	cmp	r3, #40	@ 0x28
 8015a1a:	d904      	bls.n	8015a26 <tcp_slowtmr+0x416>
        ++pcb_remove;
 8015a1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015a20:	3301      	adds	r3, #1
 8015a22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 8015a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a28:	7d1b      	ldrb	r3, [r3, #20]
 8015a2a:	2b09      	cmp	r3, #9
 8015a2c:	d10b      	bne.n	8015a46 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8015a2e:	4b59      	ldr	r3, [pc, #356]	@ (8015b94 <tcp_slowtmr+0x584>)
 8015a30:	681a      	ldr	r2, [r3, #0]
 8015a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a34:	6a1b      	ldr	r3, [r3, #32]
 8015a36:	1ad3      	subs	r3, r2, r3
 8015a38:	2bf0      	cmp	r3, #240	@ 0xf0
 8015a3a:	d904      	bls.n	8015a46 <tcp_slowtmr+0x436>
        ++pcb_remove;
 8015a3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015a40:	3301      	adds	r3, #1
 8015a42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 8015a46:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015a4a:	2b00      	cmp	r3, #0
 8015a4c:	d060      	beq.n	8015b10 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 8015a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015a54:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 8015a56:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015a58:	f000 fbfe 	bl	8016258 <tcp_pcb_purge>
      if (prev != NULL) {
 8015a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a5e:	2b00      	cmp	r3, #0
 8015a60:	d010      	beq.n	8015a84 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8015a62:	4b50      	ldr	r3, [pc, #320]	@ (8015ba4 <tcp_slowtmr+0x594>)
 8015a64:	681b      	ldr	r3, [r3, #0]
 8015a66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015a68:	429a      	cmp	r2, r3
 8015a6a:	d106      	bne.n	8015a7a <tcp_slowtmr+0x46a>
 8015a6c:	4b4e      	ldr	r3, [pc, #312]	@ (8015ba8 <tcp_slowtmr+0x598>)
 8015a6e:	f240 526d 	movw	r2, #1389	@ 0x56d
 8015a72:	494e      	ldr	r1, [pc, #312]	@ (8015bac <tcp_slowtmr+0x59c>)
 8015a74:	484e      	ldr	r0, [pc, #312]	@ (8015bb0 <tcp_slowtmr+0x5a0>)
 8015a76:	f008 fce7 	bl	801e448 <iprintf>
        prev->next = pcb->next;
 8015a7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a7c:	68da      	ldr	r2, [r3, #12]
 8015a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a80:	60da      	str	r2, [r3, #12]
 8015a82:	e00f      	b.n	8015aa4 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8015a84:	4b47      	ldr	r3, [pc, #284]	@ (8015ba4 <tcp_slowtmr+0x594>)
 8015a86:	681b      	ldr	r3, [r3, #0]
 8015a88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015a8a:	429a      	cmp	r2, r3
 8015a8c:	d006      	beq.n	8015a9c <tcp_slowtmr+0x48c>
 8015a8e:	4b46      	ldr	r3, [pc, #280]	@ (8015ba8 <tcp_slowtmr+0x598>)
 8015a90:	f240 5271 	movw	r2, #1393	@ 0x571
 8015a94:	4947      	ldr	r1, [pc, #284]	@ (8015bb4 <tcp_slowtmr+0x5a4>)
 8015a96:	4846      	ldr	r0, [pc, #280]	@ (8015bb0 <tcp_slowtmr+0x5a0>)
 8015a98:	f008 fcd6 	bl	801e448 <iprintf>
        tcp_active_pcbs = pcb->next;
 8015a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015a9e:	68db      	ldr	r3, [r3, #12]
 8015aa0:	4a40      	ldr	r2, [pc, #256]	@ (8015ba4 <tcp_slowtmr+0x594>)
 8015aa2:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8015aa4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015aa8:	2b00      	cmp	r3, #0
 8015aaa:	d013      	beq.n	8015ad4 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8015aac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015aae:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8015ab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015ab2:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8015ab4:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8015ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015ab8:	3304      	adds	r3, #4
 8015aba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015abc:	8ad2      	ldrh	r2, [r2, #22]
 8015abe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015ac0:	8b09      	ldrh	r1, [r1, #24]
 8015ac2:	9102      	str	r1, [sp, #8]
 8015ac4:	9201      	str	r2, [sp, #4]
 8015ac6:	9300      	str	r3, [sp, #0]
 8015ac8:	462b      	mov	r3, r5
 8015aca:	4622      	mov	r2, r4
 8015acc:	4601      	mov	r1, r0
 8015ace:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015ad0:	f004 f984 	bl	8019ddc <tcp_rst>
      err_arg = pcb->callback_arg;
 8015ad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015ad6:	691b      	ldr	r3, [r3, #16]
 8015ad8:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8015ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015adc:	7d1b      	ldrb	r3, [r3, #20]
 8015ade:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8015ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015ae2:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8015ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015ae6:	68db      	ldr	r3, [r3, #12]
 8015ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8015aea:	6838      	ldr	r0, [r7, #0]
 8015aec:	f7ff f9f2 	bl	8014ed4 <tcp_free>
      tcp_active_pcbs_changed = 0;
 8015af0:	4b31      	ldr	r3, [pc, #196]	@ (8015bb8 <tcp_slowtmr+0x5a8>)
 8015af2:	2200      	movs	r2, #0
 8015af4:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8015af6:	68fb      	ldr	r3, [r7, #12]
 8015af8:	2b00      	cmp	r3, #0
 8015afa:	d004      	beq.n	8015b06 <tcp_slowtmr+0x4f6>
 8015afc:	68fb      	ldr	r3, [r7, #12]
 8015afe:	f06f 010c 	mvn.w	r1, #12
 8015b02:	68b8      	ldr	r0, [r7, #8]
 8015b04:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8015b06:	4b2c      	ldr	r3, [pc, #176]	@ (8015bb8 <tcp_slowtmr+0x5a8>)
 8015b08:	781b      	ldrb	r3, [r3, #0]
 8015b0a:	2b00      	cmp	r3, #0
 8015b0c:	d037      	beq.n	8015b7e <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8015b0e:	e592      	b.n	8015636 <tcp_slowtmr+0x26>
      prev = pcb;
 8015b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015b12:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8015b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015b16:	68db      	ldr	r3, [r3, #12]
 8015b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 8015b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b1c:	7f1b      	ldrb	r3, [r3, #28]
 8015b1e:	3301      	adds	r3, #1
 8015b20:	b2da      	uxtb	r2, r3
 8015b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b24:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8015b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b28:	7f1a      	ldrb	r2, [r3, #28]
 8015b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b2c:	7f5b      	ldrb	r3, [r3, #29]
 8015b2e:	429a      	cmp	r2, r3
 8015b30:	d325      	bcc.n	8015b7e <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 8015b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b34:	2200      	movs	r2, #0
 8015b36:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 8015b38:	4b1f      	ldr	r3, [pc, #124]	@ (8015bb8 <tcp_slowtmr+0x5a8>)
 8015b3a:	2200      	movs	r2, #0
 8015b3c:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8015b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015b44:	2b00      	cmp	r3, #0
 8015b46:	d00b      	beq.n	8015b60 <tcp_slowtmr+0x550>
 8015b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015b4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015b50:	6912      	ldr	r2, [r2, #16]
 8015b52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8015b54:	4610      	mov	r0, r2
 8015b56:	4798      	blx	r3
 8015b58:	4603      	mov	r3, r0
 8015b5a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8015b5e:	e002      	b.n	8015b66 <tcp_slowtmr+0x556>
 8015b60:	2300      	movs	r3, #0
 8015b62:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 8015b66:	4b14      	ldr	r3, [pc, #80]	@ (8015bb8 <tcp_slowtmr+0x5a8>)
 8015b68:	781b      	ldrb	r3, [r3, #0]
 8015b6a:	2b00      	cmp	r3, #0
 8015b6c:	f47f ad62 	bne.w	8015634 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8015b70:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8015b74:	2b00      	cmp	r3, #0
 8015b76:	d102      	bne.n	8015b7e <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8015b78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015b7a:	f003 fb7b 	bl	8019274 <tcp_output>
  while (pcb != NULL) {
 8015b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015b80:	2b00      	cmp	r3, #0
 8015b82:	f47f ad5e 	bne.w	8015642 <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8015b86:	2300      	movs	r3, #0
 8015b88:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8015b8a:	4b0c      	ldr	r3, [pc, #48]	@ (8015bbc <tcp_slowtmr+0x5ac>)
 8015b8c:	681b      	ldr	r3, [r3, #0]
 8015b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8015b90:	e069      	b.n	8015c66 <tcp_slowtmr+0x656>
 8015b92:	bf00      	nop
 8015b94:	200277c4 	.word	0x200277c4
 8015b98:	000a4cb8 	.word	0x000a4cb8
 8015b9c:	10624dd3 	.word	0x10624dd3
 8015ba0:	000124f8 	.word	0x000124f8
 8015ba4:	200277d0 	.word	0x200277d0
 8015ba8:	080200b4 	.word	0x080200b4
 8015bac:	080204ec 	.word	0x080204ec
 8015bb0:	080200f8 	.word	0x080200f8
 8015bb4:	08020518 	.word	0x08020518
 8015bb8:	200277d8 	.word	0x200277d8
 8015bbc:	200277d4 	.word	0x200277d4
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8015bc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015bc2:	7d1b      	ldrb	r3, [r3, #20]
 8015bc4:	2b0a      	cmp	r3, #10
 8015bc6:	d006      	beq.n	8015bd6 <tcp_slowtmr+0x5c6>
 8015bc8:	4b2b      	ldr	r3, [pc, #172]	@ (8015c78 <tcp_slowtmr+0x668>)
 8015bca:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 8015bce:	492b      	ldr	r1, [pc, #172]	@ (8015c7c <tcp_slowtmr+0x66c>)
 8015bd0:	482b      	ldr	r0, [pc, #172]	@ (8015c80 <tcp_slowtmr+0x670>)
 8015bd2:	f008 fc39 	bl	801e448 <iprintf>
    pcb_remove = 0;
 8015bd6:	2300      	movs	r3, #0
 8015bd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8015bdc:	4b29      	ldr	r3, [pc, #164]	@ (8015c84 <tcp_slowtmr+0x674>)
 8015bde:	681a      	ldr	r2, [r3, #0]
 8015be0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015be2:	6a1b      	ldr	r3, [r3, #32]
 8015be4:	1ad3      	subs	r3, r2, r3
 8015be6:	2bf0      	cmp	r3, #240	@ 0xf0
 8015be8:	d904      	bls.n	8015bf4 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8015bea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015bee:	3301      	adds	r3, #1
 8015bf0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8015bf4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015bf8:	2b00      	cmp	r3, #0
 8015bfa:	d02f      	beq.n	8015c5c <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8015bfc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015bfe:	f000 fb2b 	bl	8016258 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8015c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c04:	2b00      	cmp	r3, #0
 8015c06:	d010      	beq.n	8015c2a <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8015c08:	4b1f      	ldr	r3, [pc, #124]	@ (8015c88 <tcp_slowtmr+0x678>)
 8015c0a:	681b      	ldr	r3, [r3, #0]
 8015c0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015c0e:	429a      	cmp	r2, r3
 8015c10:	d106      	bne.n	8015c20 <tcp_slowtmr+0x610>
 8015c12:	4b19      	ldr	r3, [pc, #100]	@ (8015c78 <tcp_slowtmr+0x668>)
 8015c14:	f240 52af 	movw	r2, #1455	@ 0x5af
 8015c18:	491c      	ldr	r1, [pc, #112]	@ (8015c8c <tcp_slowtmr+0x67c>)
 8015c1a:	4819      	ldr	r0, [pc, #100]	@ (8015c80 <tcp_slowtmr+0x670>)
 8015c1c:	f008 fc14 	bl	801e448 <iprintf>
        prev->next = pcb->next;
 8015c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c22:	68da      	ldr	r2, [r3, #12]
 8015c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c26:	60da      	str	r2, [r3, #12]
 8015c28:	e00f      	b.n	8015c4a <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8015c2a:	4b17      	ldr	r3, [pc, #92]	@ (8015c88 <tcp_slowtmr+0x678>)
 8015c2c:	681b      	ldr	r3, [r3, #0]
 8015c2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015c30:	429a      	cmp	r2, r3
 8015c32:	d006      	beq.n	8015c42 <tcp_slowtmr+0x632>
 8015c34:	4b10      	ldr	r3, [pc, #64]	@ (8015c78 <tcp_slowtmr+0x668>)
 8015c36:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 8015c3a:	4915      	ldr	r1, [pc, #84]	@ (8015c90 <tcp_slowtmr+0x680>)
 8015c3c:	4810      	ldr	r0, [pc, #64]	@ (8015c80 <tcp_slowtmr+0x670>)
 8015c3e:	f008 fc03 	bl	801e448 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8015c42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c44:	68db      	ldr	r3, [r3, #12]
 8015c46:	4a10      	ldr	r2, [pc, #64]	@ (8015c88 <tcp_slowtmr+0x678>)
 8015c48:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8015c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c4c:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8015c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c50:	68db      	ldr	r3, [r3, #12]
 8015c52:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8015c54:	69f8      	ldr	r0, [r7, #28]
 8015c56:	f7ff f93d 	bl	8014ed4 <tcp_free>
 8015c5a:	e004      	b.n	8015c66 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 8015c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8015c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c62:	68db      	ldr	r3, [r3, #12]
 8015c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8015c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c68:	2b00      	cmp	r3, #0
 8015c6a:	d1a9      	bne.n	8015bc0 <tcp_slowtmr+0x5b0>
    }
  }
}
 8015c6c:	bf00      	nop
 8015c6e:	bf00      	nop
 8015c70:	3730      	adds	r7, #48	@ 0x30
 8015c72:	46bd      	mov	sp, r7
 8015c74:	bdb0      	pop	{r4, r5, r7, pc}
 8015c76:	bf00      	nop
 8015c78:	080200b4 	.word	0x080200b4
 8015c7c:	08020544 	.word	0x08020544
 8015c80:	080200f8 	.word	0x080200f8
 8015c84:	200277c4 	.word	0x200277c4
 8015c88:	200277d4 	.word	0x200277d4
 8015c8c:	08020574 	.word	0x08020574
 8015c90:	0802059c 	.word	0x0802059c

08015c94 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8015c94:	b580      	push	{r7, lr}
 8015c96:	b082      	sub	sp, #8
 8015c98:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8015c9a:	4b2d      	ldr	r3, [pc, #180]	@ (8015d50 <tcp_fasttmr+0xbc>)
 8015c9c:	781b      	ldrb	r3, [r3, #0]
 8015c9e:	3301      	adds	r3, #1
 8015ca0:	b2da      	uxtb	r2, r3
 8015ca2:	4b2b      	ldr	r3, [pc, #172]	@ (8015d50 <tcp_fasttmr+0xbc>)
 8015ca4:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8015ca6:	4b2b      	ldr	r3, [pc, #172]	@ (8015d54 <tcp_fasttmr+0xc0>)
 8015ca8:	681b      	ldr	r3, [r3, #0]
 8015caa:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8015cac:	e048      	b.n	8015d40 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8015cae:	687b      	ldr	r3, [r7, #4]
 8015cb0:	7f9a      	ldrb	r2, [r3, #30]
 8015cb2:	4b27      	ldr	r3, [pc, #156]	@ (8015d50 <tcp_fasttmr+0xbc>)
 8015cb4:	781b      	ldrb	r3, [r3, #0]
 8015cb6:	429a      	cmp	r2, r3
 8015cb8:	d03f      	beq.n	8015d3a <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8015cba:	4b25      	ldr	r3, [pc, #148]	@ (8015d50 <tcp_fasttmr+0xbc>)
 8015cbc:	781a      	ldrb	r2, [r3, #0]
 8015cbe:	687b      	ldr	r3, [r7, #4]
 8015cc0:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8015cc2:	687b      	ldr	r3, [r7, #4]
 8015cc4:	8b5b      	ldrh	r3, [r3, #26]
 8015cc6:	f003 0301 	and.w	r3, r3, #1
 8015cca:	2b00      	cmp	r3, #0
 8015ccc:	d010      	beq.n	8015cf0 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8015cce:	687b      	ldr	r3, [r7, #4]
 8015cd0:	8b5b      	ldrh	r3, [r3, #26]
 8015cd2:	f043 0302 	orr.w	r3, r3, #2
 8015cd6:	b29a      	uxth	r2, r3
 8015cd8:	687b      	ldr	r3, [r7, #4]
 8015cda:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8015cdc:	6878      	ldr	r0, [r7, #4]
 8015cde:	f003 fac9 	bl	8019274 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015ce2:	687b      	ldr	r3, [r7, #4]
 8015ce4:	8b5b      	ldrh	r3, [r3, #26]
 8015ce6:	f023 0303 	bic.w	r3, r3, #3
 8015cea:	b29a      	uxth	r2, r3
 8015cec:	687b      	ldr	r3, [r7, #4]
 8015cee:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8015cf0:	687b      	ldr	r3, [r7, #4]
 8015cf2:	8b5b      	ldrh	r3, [r3, #26]
 8015cf4:	f003 0308 	and.w	r3, r3, #8
 8015cf8:	2b00      	cmp	r3, #0
 8015cfa:	d009      	beq.n	8015d10 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8015cfc:	687b      	ldr	r3, [r7, #4]
 8015cfe:	8b5b      	ldrh	r3, [r3, #26]
 8015d00:	f023 0308 	bic.w	r3, r3, #8
 8015d04:	b29a      	uxth	r2, r3
 8015d06:	687b      	ldr	r3, [r7, #4]
 8015d08:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8015d0a:	6878      	ldr	r0, [r7, #4]
 8015d0c:	f7ff fa76 	bl	80151fc <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8015d10:	687b      	ldr	r3, [r7, #4]
 8015d12:	68db      	ldr	r3, [r3, #12]
 8015d14:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8015d16:	687b      	ldr	r3, [r7, #4]
 8015d18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015d1a:	2b00      	cmp	r3, #0
 8015d1c:	d00a      	beq.n	8015d34 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8015d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8015d58 <tcp_fasttmr+0xc4>)
 8015d20:	2200      	movs	r2, #0
 8015d22:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8015d24:	6878      	ldr	r0, [r7, #4]
 8015d26:	f000 f819 	bl	8015d5c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8015d2a:	4b0b      	ldr	r3, [pc, #44]	@ (8015d58 <tcp_fasttmr+0xc4>)
 8015d2c:	781b      	ldrb	r3, [r3, #0]
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d000      	beq.n	8015d34 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8015d32:	e7b8      	b.n	8015ca6 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8015d34:	683b      	ldr	r3, [r7, #0]
 8015d36:	607b      	str	r3, [r7, #4]
 8015d38:	e002      	b.n	8015d40 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8015d3a:	687b      	ldr	r3, [r7, #4]
 8015d3c:	68db      	ldr	r3, [r3, #12]
 8015d3e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	2b00      	cmp	r3, #0
 8015d44:	d1b3      	bne.n	8015cae <tcp_fasttmr+0x1a>
    }
  }
}
 8015d46:	bf00      	nop
 8015d48:	bf00      	nop
 8015d4a:	3708      	adds	r7, #8
 8015d4c:	46bd      	mov	sp, r7
 8015d4e:	bd80      	pop	{r7, pc}
 8015d50:	200277da 	.word	0x200277da
 8015d54:	200277d0 	.word	0x200277d0
 8015d58:	200277d8 	.word	0x200277d8

08015d5c <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8015d5c:	b590      	push	{r4, r7, lr}
 8015d5e:	b085      	sub	sp, #20
 8015d60:	af00      	add	r7, sp, #0
 8015d62:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8015d64:	687b      	ldr	r3, [r7, #4]
 8015d66:	2b00      	cmp	r3, #0
 8015d68:	d109      	bne.n	8015d7e <tcp_process_refused_data+0x22>
 8015d6a:	4b37      	ldr	r3, [pc, #220]	@ (8015e48 <tcp_process_refused_data+0xec>)
 8015d6c:	f240 6209 	movw	r2, #1545	@ 0x609
 8015d70:	4936      	ldr	r1, [pc, #216]	@ (8015e4c <tcp_process_refused_data+0xf0>)
 8015d72:	4837      	ldr	r0, [pc, #220]	@ (8015e50 <tcp_process_refused_data+0xf4>)
 8015d74:	f008 fb68 	bl	801e448 <iprintf>
 8015d78:	f06f 030f 	mvn.w	r3, #15
 8015d7c:	e060      	b.n	8015e40 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8015d7e:	687b      	ldr	r3, [r7, #4]
 8015d80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015d82:	7b5b      	ldrb	r3, [r3, #13]
 8015d84:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8015d86:	687b      	ldr	r3, [r7, #4]
 8015d88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015d8a:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8015d8c:	687b      	ldr	r3, [r7, #4]
 8015d8e:	2200      	movs	r2, #0
 8015d90:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8015d92:	687b      	ldr	r3, [r7, #4]
 8015d94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015d98:	2b00      	cmp	r3, #0
 8015d9a:	d00b      	beq.n	8015db4 <tcp_process_refused_data+0x58>
 8015d9c:	687b      	ldr	r3, [r7, #4]
 8015d9e:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8015da2:	687b      	ldr	r3, [r7, #4]
 8015da4:	6918      	ldr	r0, [r3, #16]
 8015da6:	2300      	movs	r3, #0
 8015da8:	68ba      	ldr	r2, [r7, #8]
 8015daa:	6879      	ldr	r1, [r7, #4]
 8015dac:	47a0      	blx	r4
 8015dae:	4603      	mov	r3, r0
 8015db0:	73fb      	strb	r3, [r7, #15]
 8015db2:	e007      	b.n	8015dc4 <tcp_process_refused_data+0x68>
 8015db4:	2300      	movs	r3, #0
 8015db6:	68ba      	ldr	r2, [r7, #8]
 8015db8:	6879      	ldr	r1, [r7, #4]
 8015dba:	2000      	movs	r0, #0
 8015dbc:	f000 f8a4 	bl	8015f08 <tcp_recv_null>
 8015dc0:	4603      	mov	r3, r0
 8015dc2:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8015dc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015dc8:	2b00      	cmp	r3, #0
 8015dca:	d12a      	bne.n	8015e22 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8015dcc:	7bbb      	ldrb	r3, [r7, #14]
 8015dce:	f003 0320 	and.w	r3, r3, #32
 8015dd2:	2b00      	cmp	r3, #0
 8015dd4:	d033      	beq.n	8015e3e <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8015dd6:	687b      	ldr	r3, [r7, #4]
 8015dd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015dda:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8015dde:	d005      	beq.n	8015dec <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8015de0:	687b      	ldr	r3, [r7, #4]
 8015de2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015de4:	3301      	adds	r3, #1
 8015de6:	b29a      	uxth	r2, r3
 8015de8:	687b      	ldr	r3, [r7, #4]
 8015dea:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8015dec:	687b      	ldr	r3, [r7, #4]
 8015dee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015df2:	2b00      	cmp	r3, #0
 8015df4:	d00b      	beq.n	8015e0e <tcp_process_refused_data+0xb2>
 8015df6:	687b      	ldr	r3, [r7, #4]
 8015df8:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8015dfc:	687b      	ldr	r3, [r7, #4]
 8015dfe:	6918      	ldr	r0, [r3, #16]
 8015e00:	2300      	movs	r3, #0
 8015e02:	2200      	movs	r2, #0
 8015e04:	6879      	ldr	r1, [r7, #4]
 8015e06:	47a0      	blx	r4
 8015e08:	4603      	mov	r3, r0
 8015e0a:	73fb      	strb	r3, [r7, #15]
 8015e0c:	e001      	b.n	8015e12 <tcp_process_refused_data+0xb6>
 8015e0e:	2300      	movs	r3, #0
 8015e10:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8015e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015e16:	f113 0f0d 	cmn.w	r3, #13
 8015e1a:	d110      	bne.n	8015e3e <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8015e1c:	f06f 030c 	mvn.w	r3, #12
 8015e20:	e00e      	b.n	8015e40 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8015e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015e26:	f113 0f0d 	cmn.w	r3, #13
 8015e2a:	d102      	bne.n	8015e32 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8015e2c:	f06f 030c 	mvn.w	r3, #12
 8015e30:	e006      	b.n	8015e40 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8015e32:	687b      	ldr	r3, [r7, #4]
 8015e34:	68ba      	ldr	r2, [r7, #8]
 8015e36:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 8015e38:	f06f 0304 	mvn.w	r3, #4
 8015e3c:	e000      	b.n	8015e40 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8015e3e:	2300      	movs	r3, #0
}
 8015e40:	4618      	mov	r0, r3
 8015e42:	3714      	adds	r7, #20
 8015e44:	46bd      	mov	sp, r7
 8015e46:	bd90      	pop	{r4, r7, pc}
 8015e48:	080200b4 	.word	0x080200b4
 8015e4c:	080205c4 	.word	0x080205c4
 8015e50:	080200f8 	.word	0x080200f8

08015e54 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8015e54:	b580      	push	{r7, lr}
 8015e56:	b084      	sub	sp, #16
 8015e58:	af00      	add	r7, sp, #0
 8015e5a:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8015e5c:	e007      	b.n	8015e6e <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8015e5e:	687b      	ldr	r3, [r7, #4]
 8015e60:	681b      	ldr	r3, [r3, #0]
 8015e62:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8015e64:	6878      	ldr	r0, [r7, #4]
 8015e66:	f000 f80a 	bl	8015e7e <tcp_seg_free>
    seg = next;
 8015e6a:	68fb      	ldr	r3, [r7, #12]
 8015e6c:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8015e6e:	687b      	ldr	r3, [r7, #4]
 8015e70:	2b00      	cmp	r3, #0
 8015e72:	d1f4      	bne.n	8015e5e <tcp_segs_free+0xa>
  }
}
 8015e74:	bf00      	nop
 8015e76:	bf00      	nop
 8015e78:	3710      	adds	r7, #16
 8015e7a:	46bd      	mov	sp, r7
 8015e7c:	bd80      	pop	{r7, pc}

08015e7e <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8015e7e:	b580      	push	{r7, lr}
 8015e80:	b082      	sub	sp, #8
 8015e82:	af00      	add	r7, sp, #0
 8015e84:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8015e86:	687b      	ldr	r3, [r7, #4]
 8015e88:	2b00      	cmp	r3, #0
 8015e8a:	d00c      	beq.n	8015ea6 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	685b      	ldr	r3, [r3, #4]
 8015e90:	2b00      	cmp	r3, #0
 8015e92:	d004      	beq.n	8015e9e <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8015e94:	687b      	ldr	r3, [r7, #4]
 8015e96:	685b      	ldr	r3, [r3, #4]
 8015e98:	4618      	mov	r0, r3
 8015e9a:	f7fe fd5f 	bl	801495c <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8015e9e:	6879      	ldr	r1, [r7, #4]
 8015ea0:	2003      	movs	r0, #3
 8015ea2:	f7fd feb7 	bl	8013c14 <memp_free>
  }
}
 8015ea6:	bf00      	nop
 8015ea8:	3708      	adds	r7, #8
 8015eaa:	46bd      	mov	sp, r7
 8015eac:	bd80      	pop	{r7, pc}
	...

08015eb0 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8015eb0:	b580      	push	{r7, lr}
 8015eb2:	b084      	sub	sp, #16
 8015eb4:	af00      	add	r7, sp, #0
 8015eb6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8015eb8:	687b      	ldr	r3, [r7, #4]
 8015eba:	2b00      	cmp	r3, #0
 8015ebc:	d106      	bne.n	8015ecc <tcp_seg_copy+0x1c>
 8015ebe:	4b0f      	ldr	r3, [pc, #60]	@ (8015efc <tcp_seg_copy+0x4c>)
 8015ec0:	f240 6282 	movw	r2, #1666	@ 0x682
 8015ec4:	490e      	ldr	r1, [pc, #56]	@ (8015f00 <tcp_seg_copy+0x50>)
 8015ec6:	480f      	ldr	r0, [pc, #60]	@ (8015f04 <tcp_seg_copy+0x54>)
 8015ec8:	f008 fabe 	bl	801e448 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8015ecc:	2003      	movs	r0, #3
 8015ece:	f7fd fe2b 	bl	8013b28 <memp_malloc>
 8015ed2:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8015ed4:	68fb      	ldr	r3, [r7, #12]
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	d101      	bne.n	8015ede <tcp_seg_copy+0x2e>
    return NULL;
 8015eda:	2300      	movs	r3, #0
 8015edc:	e00a      	b.n	8015ef4 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8015ede:	2210      	movs	r2, #16
 8015ee0:	6879      	ldr	r1, [r7, #4]
 8015ee2:	68f8      	ldr	r0, [r7, #12]
 8015ee4:	f008 fbe9 	bl	801e6ba <memcpy>
  pbuf_ref(cseg->p);
 8015ee8:	68fb      	ldr	r3, [r7, #12]
 8015eea:	685b      	ldr	r3, [r3, #4]
 8015eec:	4618      	mov	r0, r3
 8015eee:	f7fe fddb 	bl	8014aa8 <pbuf_ref>
  return cseg;
 8015ef2:	68fb      	ldr	r3, [r7, #12]
}
 8015ef4:	4618      	mov	r0, r3
 8015ef6:	3710      	adds	r7, #16
 8015ef8:	46bd      	mov	sp, r7
 8015efa:	bd80      	pop	{r7, pc}
 8015efc:	080200b4 	.word	0x080200b4
 8015f00:	08020608 	.word	0x08020608
 8015f04:	080200f8 	.word	0x080200f8

08015f08 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8015f08:	b580      	push	{r7, lr}
 8015f0a:	b084      	sub	sp, #16
 8015f0c:	af00      	add	r7, sp, #0
 8015f0e:	60f8      	str	r0, [r7, #12]
 8015f10:	60b9      	str	r1, [r7, #8]
 8015f12:	607a      	str	r2, [r7, #4]
 8015f14:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8015f16:	68bb      	ldr	r3, [r7, #8]
 8015f18:	2b00      	cmp	r3, #0
 8015f1a:	d109      	bne.n	8015f30 <tcp_recv_null+0x28>
 8015f1c:	4b12      	ldr	r3, [pc, #72]	@ (8015f68 <tcp_recv_null+0x60>)
 8015f1e:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8015f22:	4912      	ldr	r1, [pc, #72]	@ (8015f6c <tcp_recv_null+0x64>)
 8015f24:	4812      	ldr	r0, [pc, #72]	@ (8015f70 <tcp_recv_null+0x68>)
 8015f26:	f008 fa8f 	bl	801e448 <iprintf>
 8015f2a:	f06f 030f 	mvn.w	r3, #15
 8015f2e:	e016      	b.n	8015f5e <tcp_recv_null+0x56>

  if (p != NULL) {
 8015f30:	687b      	ldr	r3, [r7, #4]
 8015f32:	2b00      	cmp	r3, #0
 8015f34:	d009      	beq.n	8015f4a <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8015f36:	687b      	ldr	r3, [r7, #4]
 8015f38:	891b      	ldrh	r3, [r3, #8]
 8015f3a:	4619      	mov	r1, r3
 8015f3c:	68b8      	ldr	r0, [r7, #8]
 8015f3e:	f7ff fb17 	bl	8015570 <tcp_recved>
    pbuf_free(p);
 8015f42:	6878      	ldr	r0, [r7, #4]
 8015f44:	f7fe fd0a 	bl	801495c <pbuf_free>
 8015f48:	e008      	b.n	8015f5c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8015f4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015f4e:	2b00      	cmp	r3, #0
 8015f50:	d104      	bne.n	8015f5c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8015f52:	68b8      	ldr	r0, [r7, #8]
 8015f54:	f7ff f9bc 	bl	80152d0 <tcp_close>
 8015f58:	4603      	mov	r3, r0
 8015f5a:	e000      	b.n	8015f5e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8015f5c:	2300      	movs	r3, #0
}
 8015f5e:	4618      	mov	r0, r3
 8015f60:	3710      	adds	r7, #16
 8015f62:	46bd      	mov	sp, r7
 8015f64:	bd80      	pop	{r7, pc}
 8015f66:	bf00      	nop
 8015f68:	080200b4 	.word	0x080200b4
 8015f6c:	08020624 	.word	0x08020624
 8015f70:	080200f8 	.word	0x080200f8

08015f74 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8015f74:	b580      	push	{r7, lr}
 8015f76:	b086      	sub	sp, #24
 8015f78:	af00      	add	r7, sp, #0
 8015f7a:	4603      	mov	r3, r0
 8015f7c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8015f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015f82:	2b00      	cmp	r3, #0
 8015f84:	db01      	blt.n	8015f8a <tcp_kill_prio+0x16>
 8015f86:	79fb      	ldrb	r3, [r7, #7]
 8015f88:	e000      	b.n	8015f8c <tcp_kill_prio+0x18>
 8015f8a:	237f      	movs	r3, #127	@ 0x7f
 8015f8c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8015f8e:	7afb      	ldrb	r3, [r7, #11]
 8015f90:	2b00      	cmp	r3, #0
 8015f92:	d034      	beq.n	8015ffe <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8015f94:	7afb      	ldrb	r3, [r7, #11]
 8015f96:	3b01      	subs	r3, #1
 8015f98:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8015f9a:	2300      	movs	r3, #0
 8015f9c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8015f9e:	2300      	movs	r3, #0
 8015fa0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015fa2:	4b19      	ldr	r3, [pc, #100]	@ (8016008 <tcp_kill_prio+0x94>)
 8015fa4:	681b      	ldr	r3, [r3, #0]
 8015fa6:	617b      	str	r3, [r7, #20]
 8015fa8:	e01f      	b.n	8015fea <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8015faa:	697b      	ldr	r3, [r7, #20]
 8015fac:	7d5b      	ldrb	r3, [r3, #21]
 8015fae:	7afa      	ldrb	r2, [r7, #11]
 8015fb0:	429a      	cmp	r2, r3
 8015fb2:	d80c      	bhi.n	8015fce <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8015fb4:	697b      	ldr	r3, [r7, #20]
 8015fb6:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8015fb8:	7afa      	ldrb	r2, [r7, #11]
 8015fba:	429a      	cmp	r2, r3
 8015fbc:	d112      	bne.n	8015fe4 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8015fbe:	4b13      	ldr	r3, [pc, #76]	@ (801600c <tcp_kill_prio+0x98>)
 8015fc0:	681a      	ldr	r2, [r3, #0]
 8015fc2:	697b      	ldr	r3, [r7, #20]
 8015fc4:	6a1b      	ldr	r3, [r3, #32]
 8015fc6:	1ad3      	subs	r3, r2, r3
 8015fc8:	68fa      	ldr	r2, [r7, #12]
 8015fca:	429a      	cmp	r2, r3
 8015fcc:	d80a      	bhi.n	8015fe4 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8015fce:	4b0f      	ldr	r3, [pc, #60]	@ (801600c <tcp_kill_prio+0x98>)
 8015fd0:	681a      	ldr	r2, [r3, #0]
 8015fd2:	697b      	ldr	r3, [r7, #20]
 8015fd4:	6a1b      	ldr	r3, [r3, #32]
 8015fd6:	1ad3      	subs	r3, r2, r3
 8015fd8:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8015fda:	697b      	ldr	r3, [r7, #20]
 8015fdc:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8015fde:	697b      	ldr	r3, [r7, #20]
 8015fe0:	7d5b      	ldrb	r3, [r3, #21]
 8015fe2:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015fe4:	697b      	ldr	r3, [r7, #20]
 8015fe6:	68db      	ldr	r3, [r3, #12]
 8015fe8:	617b      	str	r3, [r7, #20]
 8015fea:	697b      	ldr	r3, [r7, #20]
 8015fec:	2b00      	cmp	r3, #0
 8015fee:	d1dc      	bne.n	8015faa <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8015ff0:	693b      	ldr	r3, [r7, #16]
 8015ff2:	2b00      	cmp	r3, #0
 8015ff4:	d004      	beq.n	8016000 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8015ff6:	6938      	ldr	r0, [r7, #16]
 8015ff8:	f7ff fa54 	bl	80154a4 <tcp_abort>
 8015ffc:	e000      	b.n	8016000 <tcp_kill_prio+0x8c>
    return;
 8015ffe:	bf00      	nop
  }
}
 8016000:	3718      	adds	r7, #24
 8016002:	46bd      	mov	sp, r7
 8016004:	bd80      	pop	{r7, pc}
 8016006:	bf00      	nop
 8016008:	200277d0 	.word	0x200277d0
 801600c:	200277c4 	.word	0x200277c4

08016010 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8016010:	b580      	push	{r7, lr}
 8016012:	b086      	sub	sp, #24
 8016014:	af00      	add	r7, sp, #0
 8016016:	4603      	mov	r3, r0
 8016018:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 801601a:	79fb      	ldrb	r3, [r7, #7]
 801601c:	2b08      	cmp	r3, #8
 801601e:	d009      	beq.n	8016034 <tcp_kill_state+0x24>
 8016020:	79fb      	ldrb	r3, [r7, #7]
 8016022:	2b09      	cmp	r3, #9
 8016024:	d006      	beq.n	8016034 <tcp_kill_state+0x24>
 8016026:	4b1a      	ldr	r3, [pc, #104]	@ (8016090 <tcp_kill_state+0x80>)
 8016028:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 801602c:	4919      	ldr	r1, [pc, #100]	@ (8016094 <tcp_kill_state+0x84>)
 801602e:	481a      	ldr	r0, [pc, #104]	@ (8016098 <tcp_kill_state+0x88>)
 8016030:	f008 fa0a 	bl	801e448 <iprintf>

  inactivity = 0;
 8016034:	2300      	movs	r3, #0
 8016036:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8016038:	2300      	movs	r3, #0
 801603a:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801603c:	4b17      	ldr	r3, [pc, #92]	@ (801609c <tcp_kill_state+0x8c>)
 801603e:	681b      	ldr	r3, [r3, #0]
 8016040:	617b      	str	r3, [r7, #20]
 8016042:	e017      	b.n	8016074 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8016044:	697b      	ldr	r3, [r7, #20]
 8016046:	7d1b      	ldrb	r3, [r3, #20]
 8016048:	79fa      	ldrb	r2, [r7, #7]
 801604a:	429a      	cmp	r2, r3
 801604c:	d10f      	bne.n	801606e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801604e:	4b14      	ldr	r3, [pc, #80]	@ (80160a0 <tcp_kill_state+0x90>)
 8016050:	681a      	ldr	r2, [r3, #0]
 8016052:	697b      	ldr	r3, [r7, #20]
 8016054:	6a1b      	ldr	r3, [r3, #32]
 8016056:	1ad3      	subs	r3, r2, r3
 8016058:	68fa      	ldr	r2, [r7, #12]
 801605a:	429a      	cmp	r2, r3
 801605c:	d807      	bhi.n	801606e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 801605e:	4b10      	ldr	r3, [pc, #64]	@ (80160a0 <tcp_kill_state+0x90>)
 8016060:	681a      	ldr	r2, [r3, #0]
 8016062:	697b      	ldr	r3, [r7, #20]
 8016064:	6a1b      	ldr	r3, [r3, #32]
 8016066:	1ad3      	subs	r3, r2, r3
 8016068:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 801606a:	697b      	ldr	r3, [r7, #20]
 801606c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801606e:	697b      	ldr	r3, [r7, #20]
 8016070:	68db      	ldr	r3, [r3, #12]
 8016072:	617b      	str	r3, [r7, #20]
 8016074:	697b      	ldr	r3, [r7, #20]
 8016076:	2b00      	cmp	r3, #0
 8016078:	d1e4      	bne.n	8016044 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 801607a:	693b      	ldr	r3, [r7, #16]
 801607c:	2b00      	cmp	r3, #0
 801607e:	d003      	beq.n	8016088 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8016080:	2100      	movs	r1, #0
 8016082:	6938      	ldr	r0, [r7, #16]
 8016084:	f7ff f950 	bl	8015328 <tcp_abandon>
  }
}
 8016088:	bf00      	nop
 801608a:	3718      	adds	r7, #24
 801608c:	46bd      	mov	sp, r7
 801608e:	bd80      	pop	{r7, pc}
 8016090:	080200b4 	.word	0x080200b4
 8016094:	08020640 	.word	0x08020640
 8016098:	080200f8 	.word	0x080200f8
 801609c:	200277d0 	.word	0x200277d0
 80160a0:	200277c4 	.word	0x200277c4

080160a4 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 80160a4:	b580      	push	{r7, lr}
 80160a6:	b084      	sub	sp, #16
 80160a8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 80160aa:	2300      	movs	r3, #0
 80160ac:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 80160ae:	2300      	movs	r3, #0
 80160b0:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80160b2:	4b12      	ldr	r3, [pc, #72]	@ (80160fc <tcp_kill_timewait+0x58>)
 80160b4:	681b      	ldr	r3, [r3, #0]
 80160b6:	60fb      	str	r3, [r7, #12]
 80160b8:	e012      	b.n	80160e0 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80160ba:	4b11      	ldr	r3, [pc, #68]	@ (8016100 <tcp_kill_timewait+0x5c>)
 80160bc:	681a      	ldr	r2, [r3, #0]
 80160be:	68fb      	ldr	r3, [r7, #12]
 80160c0:	6a1b      	ldr	r3, [r3, #32]
 80160c2:	1ad3      	subs	r3, r2, r3
 80160c4:	687a      	ldr	r2, [r7, #4]
 80160c6:	429a      	cmp	r2, r3
 80160c8:	d807      	bhi.n	80160da <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 80160ca:	4b0d      	ldr	r3, [pc, #52]	@ (8016100 <tcp_kill_timewait+0x5c>)
 80160cc:	681a      	ldr	r2, [r3, #0]
 80160ce:	68fb      	ldr	r3, [r7, #12]
 80160d0:	6a1b      	ldr	r3, [r3, #32]
 80160d2:	1ad3      	subs	r3, r2, r3
 80160d4:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 80160d6:	68fb      	ldr	r3, [r7, #12]
 80160d8:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80160da:	68fb      	ldr	r3, [r7, #12]
 80160dc:	68db      	ldr	r3, [r3, #12]
 80160de:	60fb      	str	r3, [r7, #12]
 80160e0:	68fb      	ldr	r3, [r7, #12]
 80160e2:	2b00      	cmp	r3, #0
 80160e4:	d1e9      	bne.n	80160ba <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 80160e6:	68bb      	ldr	r3, [r7, #8]
 80160e8:	2b00      	cmp	r3, #0
 80160ea:	d002      	beq.n	80160f2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80160ec:	68b8      	ldr	r0, [r7, #8]
 80160ee:	f7ff f9d9 	bl	80154a4 <tcp_abort>
  }
}
 80160f2:	bf00      	nop
 80160f4:	3710      	adds	r7, #16
 80160f6:	46bd      	mov	sp, r7
 80160f8:	bd80      	pop	{r7, pc}
 80160fa:	bf00      	nop
 80160fc:	200277d4 	.word	0x200277d4
 8016100:	200277c4 	.word	0x200277c4

08016104 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8016104:	b580      	push	{r7, lr}
 8016106:	b082      	sub	sp, #8
 8016108:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 801610a:	4b10      	ldr	r3, [pc, #64]	@ (801614c <tcp_handle_closepend+0x48>)
 801610c:	681b      	ldr	r3, [r3, #0]
 801610e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8016110:	e014      	b.n	801613c <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8016112:	687b      	ldr	r3, [r7, #4]
 8016114:	68db      	ldr	r3, [r3, #12]
 8016116:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8016118:	687b      	ldr	r3, [r7, #4]
 801611a:	8b5b      	ldrh	r3, [r3, #26]
 801611c:	f003 0308 	and.w	r3, r3, #8
 8016120:	2b00      	cmp	r3, #0
 8016122:	d009      	beq.n	8016138 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8016124:	687b      	ldr	r3, [r7, #4]
 8016126:	8b5b      	ldrh	r3, [r3, #26]
 8016128:	f023 0308 	bic.w	r3, r3, #8
 801612c:	b29a      	uxth	r2, r3
 801612e:	687b      	ldr	r3, [r7, #4]
 8016130:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8016132:	6878      	ldr	r0, [r7, #4]
 8016134:	f7ff f862 	bl	80151fc <tcp_close_shutdown_fin>
    }
    pcb = next;
 8016138:	683b      	ldr	r3, [r7, #0]
 801613a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 801613c:	687b      	ldr	r3, [r7, #4]
 801613e:	2b00      	cmp	r3, #0
 8016140:	d1e7      	bne.n	8016112 <tcp_handle_closepend+0xe>
  }
}
 8016142:	bf00      	nop
 8016144:	bf00      	nop
 8016146:	3708      	adds	r7, #8
 8016148:	46bd      	mov	sp, r7
 801614a:	bd80      	pop	{r7, pc}
 801614c:	200277d0 	.word	0x200277d0

08016150 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8016150:	b580      	push	{r7, lr}
 8016152:	b084      	sub	sp, #16
 8016154:	af00      	add	r7, sp, #0
 8016156:	4603      	mov	r3, r0
 8016158:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801615a:	2001      	movs	r0, #1
 801615c:	f7fd fce4 	bl	8013b28 <memp_malloc>
 8016160:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8016162:	68fb      	ldr	r3, [r7, #12]
 8016164:	2b00      	cmp	r3, #0
 8016166:	d126      	bne.n	80161b6 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8016168:	f7ff ffcc 	bl	8016104 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 801616c:	f7ff ff9a 	bl	80160a4 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016170:	2001      	movs	r0, #1
 8016172:	f7fd fcd9 	bl	8013b28 <memp_malloc>
 8016176:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8016178:	68fb      	ldr	r3, [r7, #12]
 801617a:	2b00      	cmp	r3, #0
 801617c:	d11b      	bne.n	80161b6 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 801617e:	2009      	movs	r0, #9
 8016180:	f7ff ff46 	bl	8016010 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016184:	2001      	movs	r0, #1
 8016186:	f7fd fccf 	bl	8013b28 <memp_malloc>
 801618a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 801618c:	68fb      	ldr	r3, [r7, #12]
 801618e:	2b00      	cmp	r3, #0
 8016190:	d111      	bne.n	80161b6 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8016192:	2008      	movs	r0, #8
 8016194:	f7ff ff3c 	bl	8016010 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016198:	2001      	movs	r0, #1
 801619a:	f7fd fcc5 	bl	8013b28 <memp_malloc>
 801619e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 80161a0:	68fb      	ldr	r3, [r7, #12]
 80161a2:	2b00      	cmp	r3, #0
 80161a4:	d107      	bne.n	80161b6 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 80161a6:	79fb      	ldrb	r3, [r7, #7]
 80161a8:	4618      	mov	r0, r3
 80161aa:	f7ff fee3 	bl	8015f74 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80161ae:	2001      	movs	r0, #1
 80161b0:	f7fd fcba 	bl	8013b28 <memp_malloc>
 80161b4:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 80161b6:	68fb      	ldr	r3, [r7, #12]
 80161b8:	2b00      	cmp	r3, #0
 80161ba:	d03f      	beq.n	801623c <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 80161bc:	229c      	movs	r2, #156	@ 0x9c
 80161be:	2100      	movs	r1, #0
 80161c0:	68f8      	ldr	r0, [r7, #12]
 80161c2:	f008 f9a6 	bl	801e512 <memset>
    pcb->prio = prio;
 80161c6:	68fb      	ldr	r3, [r7, #12]
 80161c8:	79fa      	ldrb	r2, [r7, #7]
 80161ca:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 80161cc:	68fb      	ldr	r3, [r7, #12]
 80161ce:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 80161d2:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 80161d6:	68fb      	ldr	r3, [r7, #12]
 80161d8:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 80161dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80161de:	68fb      	ldr	r3, [r7, #12]
 80161e0:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80161e2:	68fb      	ldr	r3, [r7, #12]
 80161e4:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 80161e6:	68fb      	ldr	r3, [r7, #12]
 80161e8:	22ff      	movs	r2, #255	@ 0xff
 80161ea:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 80161ec:	68fb      	ldr	r3, [r7, #12]
 80161ee:	f44f 7206 	mov.w	r2, #536	@ 0x218
 80161f2:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 80161f4:	68fb      	ldr	r3, [r7, #12]
 80161f6:	2206      	movs	r2, #6
 80161f8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 80161fc:	68fb      	ldr	r3, [r7, #12]
 80161fe:	2206      	movs	r2, #6
 8016200:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 8016202:	68fb      	ldr	r3, [r7, #12]
 8016204:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016208:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 801620a:	68fb      	ldr	r3, [r7, #12]
 801620c:	2201      	movs	r2, #1
 801620e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 8016212:	4b0d      	ldr	r3, [pc, #52]	@ (8016248 <tcp_alloc+0xf8>)
 8016214:	681a      	ldr	r2, [r3, #0]
 8016216:	68fb      	ldr	r3, [r7, #12]
 8016218:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 801621a:	4b0c      	ldr	r3, [pc, #48]	@ (801624c <tcp_alloc+0xfc>)
 801621c:	781a      	ldrb	r2, [r3, #0]
 801621e:	68fb      	ldr	r3, [r7, #12]
 8016220:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8016222:	68fb      	ldr	r3, [r7, #12]
 8016224:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8016228:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 801622c:	68fb      	ldr	r3, [r7, #12]
 801622e:	4a08      	ldr	r2, [pc, #32]	@ (8016250 <tcp_alloc+0x100>)
 8016230:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8016234:	68fb      	ldr	r3, [r7, #12]
 8016236:	4a07      	ldr	r2, [pc, #28]	@ (8016254 <tcp_alloc+0x104>)
 8016238:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 801623c:	68fb      	ldr	r3, [r7, #12]
}
 801623e:	4618      	mov	r0, r3
 8016240:	3710      	adds	r7, #16
 8016242:	46bd      	mov	sp, r7
 8016244:	bd80      	pop	{r7, pc}
 8016246:	bf00      	nop
 8016248:	200277c4 	.word	0x200277c4
 801624c:	200277da 	.word	0x200277da
 8016250:	08015f09 	.word	0x08015f09
 8016254:	006ddd00 	.word	0x006ddd00

08016258 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8016258:	b580      	push	{r7, lr}
 801625a:	b082      	sub	sp, #8
 801625c:	af00      	add	r7, sp, #0
 801625e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8016260:	687b      	ldr	r3, [r7, #4]
 8016262:	2b00      	cmp	r3, #0
 8016264:	d107      	bne.n	8016276 <tcp_pcb_purge+0x1e>
 8016266:	4b21      	ldr	r3, [pc, #132]	@ (80162ec <tcp_pcb_purge+0x94>)
 8016268:	f640 0251 	movw	r2, #2129	@ 0x851
 801626c:	4920      	ldr	r1, [pc, #128]	@ (80162f0 <tcp_pcb_purge+0x98>)
 801626e:	4821      	ldr	r0, [pc, #132]	@ (80162f4 <tcp_pcb_purge+0x9c>)
 8016270:	f008 f8ea 	bl	801e448 <iprintf>
 8016274:	e037      	b.n	80162e6 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8016276:	687b      	ldr	r3, [r7, #4]
 8016278:	7d1b      	ldrb	r3, [r3, #20]
 801627a:	2b00      	cmp	r3, #0
 801627c:	d033      	beq.n	80162e6 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 801627e:	687b      	ldr	r3, [r7, #4]
 8016280:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8016282:	2b0a      	cmp	r3, #10
 8016284:	d02f      	beq.n	80162e6 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8016286:	687b      	ldr	r3, [r7, #4]
 8016288:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 801628a:	2b01      	cmp	r3, #1
 801628c:	d02b      	beq.n	80162e6 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 801628e:	687b      	ldr	r3, [r7, #4]
 8016290:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016292:	2b00      	cmp	r3, #0
 8016294:	d007      	beq.n	80162a6 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8016296:	687b      	ldr	r3, [r7, #4]
 8016298:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801629a:	4618      	mov	r0, r3
 801629c:	f7fe fb5e 	bl	801495c <pbuf_free>
      pcb->refused_data = NULL;
 80162a0:	687b      	ldr	r3, [r7, #4]
 80162a2:	2200      	movs	r2, #0
 80162a4:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80162a6:	687b      	ldr	r3, [r7, #4]
 80162a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80162aa:	2b00      	cmp	r3, #0
 80162ac:	d002      	beq.n	80162b4 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 80162ae:	6878      	ldr	r0, [r7, #4]
 80162b0:	f000 f986 	bl	80165c0 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 80162b4:	687b      	ldr	r3, [r7, #4]
 80162b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80162ba:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 80162bc:	687b      	ldr	r3, [r7, #4]
 80162be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80162c0:	4618      	mov	r0, r3
 80162c2:	f7ff fdc7 	bl	8015e54 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 80162c6:	687b      	ldr	r3, [r7, #4]
 80162c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80162ca:	4618      	mov	r0, r3
 80162cc:	f7ff fdc2 	bl	8015e54 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 80162d0:	687b      	ldr	r3, [r7, #4]
 80162d2:	2200      	movs	r2, #0
 80162d4:	66da      	str	r2, [r3, #108]	@ 0x6c
 80162d6:	687b      	ldr	r3, [r7, #4]
 80162d8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80162da:	687b      	ldr	r3, [r7, #4]
 80162dc:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 80162de:	687b      	ldr	r3, [r7, #4]
 80162e0:	2200      	movs	r2, #0
 80162e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 80162e6:	3708      	adds	r7, #8
 80162e8:	46bd      	mov	sp, r7
 80162ea:	bd80      	pop	{r7, pc}
 80162ec:	080200b4 	.word	0x080200b4
 80162f0:	08020700 	.word	0x08020700
 80162f4:	080200f8 	.word	0x080200f8

080162f8 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 80162f8:	b580      	push	{r7, lr}
 80162fa:	b084      	sub	sp, #16
 80162fc:	af00      	add	r7, sp, #0
 80162fe:	6078      	str	r0, [r7, #4]
 8016300:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8016302:	683b      	ldr	r3, [r7, #0]
 8016304:	2b00      	cmp	r3, #0
 8016306:	d106      	bne.n	8016316 <tcp_pcb_remove+0x1e>
 8016308:	4b3e      	ldr	r3, [pc, #248]	@ (8016404 <tcp_pcb_remove+0x10c>)
 801630a:	f640 0283 	movw	r2, #2179	@ 0x883
 801630e:	493e      	ldr	r1, [pc, #248]	@ (8016408 <tcp_pcb_remove+0x110>)
 8016310:	483e      	ldr	r0, [pc, #248]	@ (801640c <tcp_pcb_remove+0x114>)
 8016312:	f008 f899 	bl	801e448 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8016316:	687b      	ldr	r3, [r7, #4]
 8016318:	2b00      	cmp	r3, #0
 801631a:	d106      	bne.n	801632a <tcp_pcb_remove+0x32>
 801631c:	4b39      	ldr	r3, [pc, #228]	@ (8016404 <tcp_pcb_remove+0x10c>)
 801631e:	f640 0284 	movw	r2, #2180	@ 0x884
 8016322:	493b      	ldr	r1, [pc, #236]	@ (8016410 <tcp_pcb_remove+0x118>)
 8016324:	4839      	ldr	r0, [pc, #228]	@ (801640c <tcp_pcb_remove+0x114>)
 8016326:	f008 f88f 	bl	801e448 <iprintf>

  TCP_RMV(pcblist, pcb);
 801632a:	687b      	ldr	r3, [r7, #4]
 801632c:	681b      	ldr	r3, [r3, #0]
 801632e:	683a      	ldr	r2, [r7, #0]
 8016330:	429a      	cmp	r2, r3
 8016332:	d105      	bne.n	8016340 <tcp_pcb_remove+0x48>
 8016334:	687b      	ldr	r3, [r7, #4]
 8016336:	681b      	ldr	r3, [r3, #0]
 8016338:	68da      	ldr	r2, [r3, #12]
 801633a:	687b      	ldr	r3, [r7, #4]
 801633c:	601a      	str	r2, [r3, #0]
 801633e:	e013      	b.n	8016368 <tcp_pcb_remove+0x70>
 8016340:	687b      	ldr	r3, [r7, #4]
 8016342:	681b      	ldr	r3, [r3, #0]
 8016344:	60fb      	str	r3, [r7, #12]
 8016346:	e00c      	b.n	8016362 <tcp_pcb_remove+0x6a>
 8016348:	68fb      	ldr	r3, [r7, #12]
 801634a:	68db      	ldr	r3, [r3, #12]
 801634c:	683a      	ldr	r2, [r7, #0]
 801634e:	429a      	cmp	r2, r3
 8016350:	d104      	bne.n	801635c <tcp_pcb_remove+0x64>
 8016352:	683b      	ldr	r3, [r7, #0]
 8016354:	68da      	ldr	r2, [r3, #12]
 8016356:	68fb      	ldr	r3, [r7, #12]
 8016358:	60da      	str	r2, [r3, #12]
 801635a:	e005      	b.n	8016368 <tcp_pcb_remove+0x70>
 801635c:	68fb      	ldr	r3, [r7, #12]
 801635e:	68db      	ldr	r3, [r3, #12]
 8016360:	60fb      	str	r3, [r7, #12]
 8016362:	68fb      	ldr	r3, [r7, #12]
 8016364:	2b00      	cmp	r3, #0
 8016366:	d1ef      	bne.n	8016348 <tcp_pcb_remove+0x50>
 8016368:	683b      	ldr	r3, [r7, #0]
 801636a:	2200      	movs	r2, #0
 801636c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 801636e:	6838      	ldr	r0, [r7, #0]
 8016370:	f7ff ff72 	bl	8016258 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8016374:	683b      	ldr	r3, [r7, #0]
 8016376:	7d1b      	ldrb	r3, [r3, #20]
 8016378:	2b0a      	cmp	r3, #10
 801637a:	d013      	beq.n	80163a4 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 801637c:	683b      	ldr	r3, [r7, #0]
 801637e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8016380:	2b01      	cmp	r3, #1
 8016382:	d00f      	beq.n	80163a4 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8016384:	683b      	ldr	r3, [r7, #0]
 8016386:	8b5b      	ldrh	r3, [r3, #26]
 8016388:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 801638c:	2b00      	cmp	r3, #0
 801638e:	d009      	beq.n	80163a4 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8016390:	683b      	ldr	r3, [r7, #0]
 8016392:	8b5b      	ldrh	r3, [r3, #26]
 8016394:	f043 0302 	orr.w	r3, r3, #2
 8016398:	b29a      	uxth	r2, r3
 801639a:	683b      	ldr	r3, [r7, #0]
 801639c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801639e:	6838      	ldr	r0, [r7, #0]
 80163a0:	f002 ff68 	bl	8019274 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 80163a4:	683b      	ldr	r3, [r7, #0]
 80163a6:	7d1b      	ldrb	r3, [r3, #20]
 80163a8:	2b01      	cmp	r3, #1
 80163aa:	d020      	beq.n	80163ee <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 80163ac:	683b      	ldr	r3, [r7, #0]
 80163ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80163b0:	2b00      	cmp	r3, #0
 80163b2:	d006      	beq.n	80163c2 <tcp_pcb_remove+0xca>
 80163b4:	4b13      	ldr	r3, [pc, #76]	@ (8016404 <tcp_pcb_remove+0x10c>)
 80163b6:	f640 0293 	movw	r2, #2195	@ 0x893
 80163ba:	4916      	ldr	r1, [pc, #88]	@ (8016414 <tcp_pcb_remove+0x11c>)
 80163bc:	4813      	ldr	r0, [pc, #76]	@ (801640c <tcp_pcb_remove+0x114>)
 80163be:	f008 f843 	bl	801e448 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 80163c2:	683b      	ldr	r3, [r7, #0]
 80163c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80163c6:	2b00      	cmp	r3, #0
 80163c8:	d006      	beq.n	80163d8 <tcp_pcb_remove+0xe0>
 80163ca:	4b0e      	ldr	r3, [pc, #56]	@ (8016404 <tcp_pcb_remove+0x10c>)
 80163cc:	f640 0294 	movw	r2, #2196	@ 0x894
 80163d0:	4911      	ldr	r1, [pc, #68]	@ (8016418 <tcp_pcb_remove+0x120>)
 80163d2:	480e      	ldr	r0, [pc, #56]	@ (801640c <tcp_pcb_remove+0x114>)
 80163d4:	f008 f838 	bl	801e448 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 80163d8:	683b      	ldr	r3, [r7, #0]
 80163da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80163dc:	2b00      	cmp	r3, #0
 80163de:	d006      	beq.n	80163ee <tcp_pcb_remove+0xf6>
 80163e0:	4b08      	ldr	r3, [pc, #32]	@ (8016404 <tcp_pcb_remove+0x10c>)
 80163e2:	f640 0296 	movw	r2, #2198	@ 0x896
 80163e6:	490d      	ldr	r1, [pc, #52]	@ (801641c <tcp_pcb_remove+0x124>)
 80163e8:	4808      	ldr	r0, [pc, #32]	@ (801640c <tcp_pcb_remove+0x114>)
 80163ea:	f008 f82d 	bl	801e448 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 80163ee:	683b      	ldr	r3, [r7, #0]
 80163f0:	2200      	movs	r2, #0
 80163f2:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 80163f4:	683b      	ldr	r3, [r7, #0]
 80163f6:	2200      	movs	r2, #0
 80163f8:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 80163fa:	bf00      	nop
 80163fc:	3710      	adds	r7, #16
 80163fe:	46bd      	mov	sp, r7
 8016400:	bd80      	pop	{r7, pc}
 8016402:	bf00      	nop
 8016404:	080200b4 	.word	0x080200b4
 8016408:	0802071c 	.word	0x0802071c
 801640c:	080200f8 	.word	0x080200f8
 8016410:	08020738 	.word	0x08020738
 8016414:	08020758 	.word	0x08020758
 8016418:	08020770 	.word	0x08020770
 801641c:	0802078c 	.word	0x0802078c

08016420 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8016420:	b580      	push	{r7, lr}
 8016422:	b082      	sub	sp, #8
 8016424:	af00      	add	r7, sp, #0
 8016426:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	2b00      	cmp	r3, #0
 801642c:	d106      	bne.n	801643c <tcp_next_iss+0x1c>
 801642e:	4b0a      	ldr	r3, [pc, #40]	@ (8016458 <tcp_next_iss+0x38>)
 8016430:	f640 02af 	movw	r2, #2223	@ 0x8af
 8016434:	4909      	ldr	r1, [pc, #36]	@ (801645c <tcp_next_iss+0x3c>)
 8016436:	480a      	ldr	r0, [pc, #40]	@ (8016460 <tcp_next_iss+0x40>)
 8016438:	f008 f806 	bl	801e448 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 801643c:	4b09      	ldr	r3, [pc, #36]	@ (8016464 <tcp_next_iss+0x44>)
 801643e:	681a      	ldr	r2, [r3, #0]
 8016440:	4b09      	ldr	r3, [pc, #36]	@ (8016468 <tcp_next_iss+0x48>)
 8016442:	681b      	ldr	r3, [r3, #0]
 8016444:	4413      	add	r3, r2
 8016446:	4a07      	ldr	r2, [pc, #28]	@ (8016464 <tcp_next_iss+0x44>)
 8016448:	6013      	str	r3, [r2, #0]
  return iss;
 801644a:	4b06      	ldr	r3, [pc, #24]	@ (8016464 <tcp_next_iss+0x44>)
 801644c:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 801644e:	4618      	mov	r0, r3
 8016450:	3708      	adds	r7, #8
 8016452:	46bd      	mov	sp, r7
 8016454:	bd80      	pop	{r7, pc}
 8016456:	bf00      	nop
 8016458:	080200b4 	.word	0x080200b4
 801645c:	080207a4 	.word	0x080207a4
 8016460:	080200f8 	.word	0x080200f8
 8016464:	20000028 	.word	0x20000028
 8016468:	200277c4 	.word	0x200277c4

0801646c <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 801646c:	b580      	push	{r7, lr}
 801646e:	b086      	sub	sp, #24
 8016470:	af00      	add	r7, sp, #0
 8016472:	4603      	mov	r3, r0
 8016474:	60b9      	str	r1, [r7, #8]
 8016476:	607a      	str	r2, [r7, #4]
 8016478:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801647a:	687b      	ldr	r3, [r7, #4]
 801647c:	2b00      	cmp	r3, #0
 801647e:	d106      	bne.n	801648e <tcp_eff_send_mss_netif+0x22>
 8016480:	4b14      	ldr	r3, [pc, #80]	@ (80164d4 <tcp_eff_send_mss_netif+0x68>)
 8016482:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 8016486:	4914      	ldr	r1, [pc, #80]	@ (80164d8 <tcp_eff_send_mss_netif+0x6c>)
 8016488:	4814      	ldr	r0, [pc, #80]	@ (80164dc <tcp_eff_send_mss_netif+0x70>)
 801648a:	f007 ffdd 	bl	801e448 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801648e:	68bb      	ldr	r3, [r7, #8]
 8016490:	2b00      	cmp	r3, #0
 8016492:	d101      	bne.n	8016498 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8016494:	89fb      	ldrh	r3, [r7, #14]
 8016496:	e019      	b.n	80164cc <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8016498:	68bb      	ldr	r3, [r7, #8]
 801649a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801649c:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801649e:	8afb      	ldrh	r3, [r7, #22]
 80164a0:	2b00      	cmp	r3, #0
 80164a2:	d012      	beq.n	80164ca <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 80164a4:	2328      	movs	r3, #40	@ 0x28
 80164a6:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 80164a8:	8afa      	ldrh	r2, [r7, #22]
 80164aa:	8abb      	ldrh	r3, [r7, #20]
 80164ac:	429a      	cmp	r2, r3
 80164ae:	d904      	bls.n	80164ba <tcp_eff_send_mss_netif+0x4e>
 80164b0:	8afa      	ldrh	r2, [r7, #22]
 80164b2:	8abb      	ldrh	r3, [r7, #20]
 80164b4:	1ad3      	subs	r3, r2, r3
 80164b6:	b29b      	uxth	r3, r3
 80164b8:	e000      	b.n	80164bc <tcp_eff_send_mss_netif+0x50>
 80164ba:	2300      	movs	r3, #0
 80164bc:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 80164be:	8a7a      	ldrh	r2, [r7, #18]
 80164c0:	89fb      	ldrh	r3, [r7, #14]
 80164c2:	4293      	cmp	r3, r2
 80164c4:	bf28      	it	cs
 80164c6:	4613      	movcs	r3, r2
 80164c8:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 80164ca:	89fb      	ldrh	r3, [r7, #14]
}
 80164cc:	4618      	mov	r0, r3
 80164ce:	3718      	adds	r7, #24
 80164d0:	46bd      	mov	sp, r7
 80164d2:	bd80      	pop	{r7, pc}
 80164d4:	080200b4 	.word	0x080200b4
 80164d8:	080207c0 	.word	0x080207c0
 80164dc:	080200f8 	.word	0x080200f8

080164e0 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 80164e0:	b580      	push	{r7, lr}
 80164e2:	b084      	sub	sp, #16
 80164e4:	af00      	add	r7, sp, #0
 80164e6:	6078      	str	r0, [r7, #4]
 80164e8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 80164ea:	683b      	ldr	r3, [r7, #0]
 80164ec:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 80164ee:	687b      	ldr	r3, [r7, #4]
 80164f0:	2b00      	cmp	r3, #0
 80164f2:	d119      	bne.n	8016528 <tcp_netif_ip_addr_changed_pcblist+0x48>
 80164f4:	4b10      	ldr	r3, [pc, #64]	@ (8016538 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 80164f6:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 80164fa:	4910      	ldr	r1, [pc, #64]	@ (801653c <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 80164fc:	4810      	ldr	r0, [pc, #64]	@ (8016540 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 80164fe:	f007 ffa3 	bl	801e448 <iprintf>

  while (pcb != NULL) {
 8016502:	e011      	b.n	8016528 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8016504:	68fb      	ldr	r3, [r7, #12]
 8016506:	681a      	ldr	r2, [r3, #0]
 8016508:	687b      	ldr	r3, [r7, #4]
 801650a:	681b      	ldr	r3, [r3, #0]
 801650c:	429a      	cmp	r2, r3
 801650e:	d108      	bne.n	8016522 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8016510:	68fb      	ldr	r3, [r7, #12]
 8016512:	68db      	ldr	r3, [r3, #12]
 8016514:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8016516:	68f8      	ldr	r0, [r7, #12]
 8016518:	f7fe ffc4 	bl	80154a4 <tcp_abort>
      pcb = next;
 801651c:	68bb      	ldr	r3, [r7, #8]
 801651e:	60fb      	str	r3, [r7, #12]
 8016520:	e002      	b.n	8016528 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8016522:	68fb      	ldr	r3, [r7, #12]
 8016524:	68db      	ldr	r3, [r3, #12]
 8016526:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8016528:	68fb      	ldr	r3, [r7, #12]
 801652a:	2b00      	cmp	r3, #0
 801652c:	d1ea      	bne.n	8016504 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 801652e:	bf00      	nop
 8016530:	bf00      	nop
 8016532:	3710      	adds	r7, #16
 8016534:	46bd      	mov	sp, r7
 8016536:	bd80      	pop	{r7, pc}
 8016538:	080200b4 	.word	0x080200b4
 801653c:	080207e8 	.word	0x080207e8
 8016540:	080200f8 	.word	0x080200f8

08016544 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8016544:	b580      	push	{r7, lr}
 8016546:	b084      	sub	sp, #16
 8016548:	af00      	add	r7, sp, #0
 801654a:	6078      	str	r0, [r7, #4]
 801654c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 801654e:	687b      	ldr	r3, [r7, #4]
 8016550:	2b00      	cmp	r3, #0
 8016552:	d02a      	beq.n	80165aa <tcp_netif_ip_addr_changed+0x66>
 8016554:	687b      	ldr	r3, [r7, #4]
 8016556:	681b      	ldr	r3, [r3, #0]
 8016558:	2b00      	cmp	r3, #0
 801655a:	d026      	beq.n	80165aa <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 801655c:	4b15      	ldr	r3, [pc, #84]	@ (80165b4 <tcp_netif_ip_addr_changed+0x70>)
 801655e:	681b      	ldr	r3, [r3, #0]
 8016560:	4619      	mov	r1, r3
 8016562:	6878      	ldr	r0, [r7, #4]
 8016564:	f7ff ffbc 	bl	80164e0 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8016568:	4b13      	ldr	r3, [pc, #76]	@ (80165b8 <tcp_netif_ip_addr_changed+0x74>)
 801656a:	681b      	ldr	r3, [r3, #0]
 801656c:	4619      	mov	r1, r3
 801656e:	6878      	ldr	r0, [r7, #4]
 8016570:	f7ff ffb6 	bl	80164e0 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8016574:	683b      	ldr	r3, [r7, #0]
 8016576:	2b00      	cmp	r3, #0
 8016578:	d017      	beq.n	80165aa <tcp_netif_ip_addr_changed+0x66>
 801657a:	683b      	ldr	r3, [r7, #0]
 801657c:	681b      	ldr	r3, [r3, #0]
 801657e:	2b00      	cmp	r3, #0
 8016580:	d013      	beq.n	80165aa <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8016582:	4b0e      	ldr	r3, [pc, #56]	@ (80165bc <tcp_netif_ip_addr_changed+0x78>)
 8016584:	681b      	ldr	r3, [r3, #0]
 8016586:	60fb      	str	r3, [r7, #12]
 8016588:	e00c      	b.n	80165a4 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801658a:	68fb      	ldr	r3, [r7, #12]
 801658c:	681a      	ldr	r2, [r3, #0]
 801658e:	687b      	ldr	r3, [r7, #4]
 8016590:	681b      	ldr	r3, [r3, #0]
 8016592:	429a      	cmp	r2, r3
 8016594:	d103      	bne.n	801659e <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8016596:	683b      	ldr	r3, [r7, #0]
 8016598:	681a      	ldr	r2, [r3, #0]
 801659a:	68fb      	ldr	r3, [r7, #12]
 801659c:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801659e:	68fb      	ldr	r3, [r7, #12]
 80165a0:	68db      	ldr	r3, [r3, #12]
 80165a2:	60fb      	str	r3, [r7, #12]
 80165a4:	68fb      	ldr	r3, [r7, #12]
 80165a6:	2b00      	cmp	r3, #0
 80165a8:	d1ef      	bne.n	801658a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80165aa:	bf00      	nop
 80165ac:	3710      	adds	r7, #16
 80165ae:	46bd      	mov	sp, r7
 80165b0:	bd80      	pop	{r7, pc}
 80165b2:	bf00      	nop
 80165b4:	200277d0 	.word	0x200277d0
 80165b8:	200277c8 	.word	0x200277c8
 80165bc:	200277cc 	.word	0x200277cc

080165c0 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 80165c0:	b580      	push	{r7, lr}
 80165c2:	b082      	sub	sp, #8
 80165c4:	af00      	add	r7, sp, #0
 80165c6:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 80165c8:	687b      	ldr	r3, [r7, #4]
 80165ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80165cc:	2b00      	cmp	r3, #0
 80165ce:	d007      	beq.n	80165e0 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 80165d0:	687b      	ldr	r3, [r7, #4]
 80165d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80165d4:	4618      	mov	r0, r3
 80165d6:	f7ff fc3d 	bl	8015e54 <tcp_segs_free>
    pcb->ooseq = NULL;
 80165da:	687b      	ldr	r3, [r7, #4]
 80165dc:	2200      	movs	r2, #0
 80165de:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 80165e0:	bf00      	nop
 80165e2:	3708      	adds	r7, #8
 80165e4:	46bd      	mov	sp, r7
 80165e6:	bd80      	pop	{r7, pc}

080165e8 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 80165e8:	b590      	push	{r4, r7, lr}
 80165ea:	b08d      	sub	sp, #52	@ 0x34
 80165ec:	af04      	add	r7, sp, #16
 80165ee:	6078      	str	r0, [r7, #4]
 80165f0:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80165f2:	687b      	ldr	r3, [r7, #4]
 80165f4:	2b00      	cmp	r3, #0
 80165f6:	d105      	bne.n	8016604 <tcp_input+0x1c>
 80165f8:	4b9b      	ldr	r3, [pc, #620]	@ (8016868 <tcp_input+0x280>)
 80165fa:	2283      	movs	r2, #131	@ 0x83
 80165fc:	499b      	ldr	r1, [pc, #620]	@ (801686c <tcp_input+0x284>)
 80165fe:	489c      	ldr	r0, [pc, #624]	@ (8016870 <tcp_input+0x288>)
 8016600:	f007 ff22 	bl	801e448 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8016604:	687b      	ldr	r3, [r7, #4]
 8016606:	685b      	ldr	r3, [r3, #4]
 8016608:	4a9a      	ldr	r2, [pc, #616]	@ (8016874 <tcp_input+0x28c>)
 801660a:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 801660c:	687b      	ldr	r3, [r7, #4]
 801660e:	895b      	ldrh	r3, [r3, #10]
 8016610:	2b13      	cmp	r3, #19
 8016612:	f240 83d1 	bls.w	8016db8 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8016616:	4b98      	ldr	r3, [pc, #608]	@ (8016878 <tcp_input+0x290>)
 8016618:	695b      	ldr	r3, [r3, #20]
 801661a:	4a97      	ldr	r2, [pc, #604]	@ (8016878 <tcp_input+0x290>)
 801661c:	6812      	ldr	r2, [r2, #0]
 801661e:	4611      	mov	r1, r2
 8016620:	4618      	mov	r0, r3
 8016622:	f005 feef 	bl	801c404 <ip4_addr_isbroadcast_u32>
 8016626:	4603      	mov	r3, r0
 8016628:	2b00      	cmp	r3, #0
 801662a:	f040 83c7 	bne.w	8016dbc <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 801662e:	4b92      	ldr	r3, [pc, #584]	@ (8016878 <tcp_input+0x290>)
 8016630:	695b      	ldr	r3, [r3, #20]
 8016632:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8016636:	2be0      	cmp	r3, #224	@ 0xe0
 8016638:	f000 83c0 	beq.w	8016dbc <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 801663c:	4b8d      	ldr	r3, [pc, #564]	@ (8016874 <tcp_input+0x28c>)
 801663e:	681b      	ldr	r3, [r3, #0]
 8016640:	899b      	ldrh	r3, [r3, #12]
 8016642:	b29b      	uxth	r3, r3
 8016644:	4618      	mov	r0, r3
 8016646:	f7fc fd9b 	bl	8013180 <lwip_htons>
 801664a:	4603      	mov	r3, r0
 801664c:	0b1b      	lsrs	r3, r3, #12
 801664e:	b29b      	uxth	r3, r3
 8016650:	b2db      	uxtb	r3, r3
 8016652:	009b      	lsls	r3, r3, #2
 8016654:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8016656:	7cbb      	ldrb	r3, [r7, #18]
 8016658:	2b13      	cmp	r3, #19
 801665a:	f240 83b1 	bls.w	8016dc0 <tcp_input+0x7d8>
 801665e:	7cbb      	ldrb	r3, [r7, #18]
 8016660:	b29a      	uxth	r2, r3
 8016662:	687b      	ldr	r3, [r7, #4]
 8016664:	891b      	ldrh	r3, [r3, #8]
 8016666:	429a      	cmp	r2, r3
 8016668:	f200 83aa 	bhi.w	8016dc0 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801666c:	7cbb      	ldrb	r3, [r7, #18]
 801666e:	b29b      	uxth	r3, r3
 8016670:	3b14      	subs	r3, #20
 8016672:	b29a      	uxth	r2, r3
 8016674:	4b81      	ldr	r3, [pc, #516]	@ (801687c <tcp_input+0x294>)
 8016676:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8016678:	4b81      	ldr	r3, [pc, #516]	@ (8016880 <tcp_input+0x298>)
 801667a:	2200      	movs	r2, #0
 801667c:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801667e:	687b      	ldr	r3, [r7, #4]
 8016680:	895a      	ldrh	r2, [r3, #10]
 8016682:	7cbb      	ldrb	r3, [r7, #18]
 8016684:	b29b      	uxth	r3, r3
 8016686:	429a      	cmp	r2, r3
 8016688:	d309      	bcc.n	801669e <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801668a:	4b7c      	ldr	r3, [pc, #496]	@ (801687c <tcp_input+0x294>)
 801668c:	881a      	ldrh	r2, [r3, #0]
 801668e:	4b7d      	ldr	r3, [pc, #500]	@ (8016884 <tcp_input+0x29c>)
 8016690:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8016692:	7cbb      	ldrb	r3, [r7, #18]
 8016694:	4619      	mov	r1, r3
 8016696:	6878      	ldr	r0, [r7, #4]
 8016698:	f7fe f8da 	bl	8014850 <pbuf_remove_header>
 801669c:	e04e      	b.n	801673c <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801669e:	687b      	ldr	r3, [r7, #4]
 80166a0:	681b      	ldr	r3, [r3, #0]
 80166a2:	2b00      	cmp	r3, #0
 80166a4:	d105      	bne.n	80166b2 <tcp_input+0xca>
 80166a6:	4b70      	ldr	r3, [pc, #448]	@ (8016868 <tcp_input+0x280>)
 80166a8:	22c2      	movs	r2, #194	@ 0xc2
 80166aa:	4977      	ldr	r1, [pc, #476]	@ (8016888 <tcp_input+0x2a0>)
 80166ac:	4870      	ldr	r0, [pc, #448]	@ (8016870 <tcp_input+0x288>)
 80166ae:	f007 fecb 	bl	801e448 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 80166b2:	2114      	movs	r1, #20
 80166b4:	6878      	ldr	r0, [r7, #4]
 80166b6:	f7fe f8cb 	bl	8014850 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 80166ba:	687b      	ldr	r3, [r7, #4]
 80166bc:	895a      	ldrh	r2, [r3, #10]
 80166be:	4b71      	ldr	r3, [pc, #452]	@ (8016884 <tcp_input+0x29c>)
 80166c0:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80166c2:	4b6e      	ldr	r3, [pc, #440]	@ (801687c <tcp_input+0x294>)
 80166c4:	881a      	ldrh	r2, [r3, #0]
 80166c6:	4b6f      	ldr	r3, [pc, #444]	@ (8016884 <tcp_input+0x29c>)
 80166c8:	881b      	ldrh	r3, [r3, #0]
 80166ca:	1ad3      	subs	r3, r2, r3
 80166cc:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 80166ce:	4b6d      	ldr	r3, [pc, #436]	@ (8016884 <tcp_input+0x29c>)
 80166d0:	881b      	ldrh	r3, [r3, #0]
 80166d2:	4619      	mov	r1, r3
 80166d4:	6878      	ldr	r0, [r7, #4]
 80166d6:	f7fe f8bb 	bl	8014850 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 80166da:	687b      	ldr	r3, [r7, #4]
 80166dc:	681b      	ldr	r3, [r3, #0]
 80166de:	895b      	ldrh	r3, [r3, #10]
 80166e0:	8a3a      	ldrh	r2, [r7, #16]
 80166e2:	429a      	cmp	r2, r3
 80166e4:	f200 836e 	bhi.w	8016dc4 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 80166e8:	687b      	ldr	r3, [r7, #4]
 80166ea:	681b      	ldr	r3, [r3, #0]
 80166ec:	685b      	ldr	r3, [r3, #4]
 80166ee:	4a64      	ldr	r2, [pc, #400]	@ (8016880 <tcp_input+0x298>)
 80166f0:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 80166f2:	687b      	ldr	r3, [r7, #4]
 80166f4:	681b      	ldr	r3, [r3, #0]
 80166f6:	8a3a      	ldrh	r2, [r7, #16]
 80166f8:	4611      	mov	r1, r2
 80166fa:	4618      	mov	r0, r3
 80166fc:	f7fe f8a8 	bl	8014850 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8016700:	687b      	ldr	r3, [r7, #4]
 8016702:	891a      	ldrh	r2, [r3, #8]
 8016704:	8a3b      	ldrh	r3, [r7, #16]
 8016706:	1ad3      	subs	r3, r2, r3
 8016708:	b29a      	uxth	r2, r3
 801670a:	687b      	ldr	r3, [r7, #4]
 801670c:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 801670e:	687b      	ldr	r3, [r7, #4]
 8016710:	895b      	ldrh	r3, [r3, #10]
 8016712:	2b00      	cmp	r3, #0
 8016714:	d005      	beq.n	8016722 <tcp_input+0x13a>
 8016716:	4b54      	ldr	r3, [pc, #336]	@ (8016868 <tcp_input+0x280>)
 8016718:	22df      	movs	r2, #223	@ 0xdf
 801671a:	495c      	ldr	r1, [pc, #368]	@ (801688c <tcp_input+0x2a4>)
 801671c:	4854      	ldr	r0, [pc, #336]	@ (8016870 <tcp_input+0x288>)
 801671e:	f007 fe93 	bl	801e448 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8016722:	687b      	ldr	r3, [r7, #4]
 8016724:	891a      	ldrh	r2, [r3, #8]
 8016726:	687b      	ldr	r3, [r7, #4]
 8016728:	681b      	ldr	r3, [r3, #0]
 801672a:	891b      	ldrh	r3, [r3, #8]
 801672c:	429a      	cmp	r2, r3
 801672e:	d005      	beq.n	801673c <tcp_input+0x154>
 8016730:	4b4d      	ldr	r3, [pc, #308]	@ (8016868 <tcp_input+0x280>)
 8016732:	22e0      	movs	r2, #224	@ 0xe0
 8016734:	4956      	ldr	r1, [pc, #344]	@ (8016890 <tcp_input+0x2a8>)
 8016736:	484e      	ldr	r0, [pc, #312]	@ (8016870 <tcp_input+0x288>)
 8016738:	f007 fe86 	bl	801e448 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 801673c:	4b4d      	ldr	r3, [pc, #308]	@ (8016874 <tcp_input+0x28c>)
 801673e:	681b      	ldr	r3, [r3, #0]
 8016740:	881b      	ldrh	r3, [r3, #0]
 8016742:	b29b      	uxth	r3, r3
 8016744:	4a4b      	ldr	r2, [pc, #300]	@ (8016874 <tcp_input+0x28c>)
 8016746:	6814      	ldr	r4, [r2, #0]
 8016748:	4618      	mov	r0, r3
 801674a:	f7fc fd19 	bl	8013180 <lwip_htons>
 801674e:	4603      	mov	r3, r0
 8016750:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8016752:	4b48      	ldr	r3, [pc, #288]	@ (8016874 <tcp_input+0x28c>)
 8016754:	681b      	ldr	r3, [r3, #0]
 8016756:	885b      	ldrh	r3, [r3, #2]
 8016758:	b29b      	uxth	r3, r3
 801675a:	4a46      	ldr	r2, [pc, #280]	@ (8016874 <tcp_input+0x28c>)
 801675c:	6814      	ldr	r4, [r2, #0]
 801675e:	4618      	mov	r0, r3
 8016760:	f7fc fd0e 	bl	8013180 <lwip_htons>
 8016764:	4603      	mov	r3, r0
 8016766:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8016768:	4b42      	ldr	r3, [pc, #264]	@ (8016874 <tcp_input+0x28c>)
 801676a:	681b      	ldr	r3, [r3, #0]
 801676c:	685b      	ldr	r3, [r3, #4]
 801676e:	4a41      	ldr	r2, [pc, #260]	@ (8016874 <tcp_input+0x28c>)
 8016770:	6814      	ldr	r4, [r2, #0]
 8016772:	4618      	mov	r0, r3
 8016774:	f7fc fd1a 	bl	80131ac <lwip_htonl>
 8016778:	4603      	mov	r3, r0
 801677a:	6063      	str	r3, [r4, #4]
 801677c:	6863      	ldr	r3, [r4, #4]
 801677e:	4a45      	ldr	r2, [pc, #276]	@ (8016894 <tcp_input+0x2ac>)
 8016780:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8016782:	4b3c      	ldr	r3, [pc, #240]	@ (8016874 <tcp_input+0x28c>)
 8016784:	681b      	ldr	r3, [r3, #0]
 8016786:	689b      	ldr	r3, [r3, #8]
 8016788:	4a3a      	ldr	r2, [pc, #232]	@ (8016874 <tcp_input+0x28c>)
 801678a:	6814      	ldr	r4, [r2, #0]
 801678c:	4618      	mov	r0, r3
 801678e:	f7fc fd0d 	bl	80131ac <lwip_htonl>
 8016792:	4603      	mov	r3, r0
 8016794:	60a3      	str	r3, [r4, #8]
 8016796:	68a3      	ldr	r3, [r4, #8]
 8016798:	4a3f      	ldr	r2, [pc, #252]	@ (8016898 <tcp_input+0x2b0>)
 801679a:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801679c:	4b35      	ldr	r3, [pc, #212]	@ (8016874 <tcp_input+0x28c>)
 801679e:	681b      	ldr	r3, [r3, #0]
 80167a0:	89db      	ldrh	r3, [r3, #14]
 80167a2:	b29b      	uxth	r3, r3
 80167a4:	4a33      	ldr	r2, [pc, #204]	@ (8016874 <tcp_input+0x28c>)
 80167a6:	6814      	ldr	r4, [r2, #0]
 80167a8:	4618      	mov	r0, r3
 80167aa:	f7fc fce9 	bl	8013180 <lwip_htons>
 80167ae:	4603      	mov	r3, r0
 80167b0:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 80167b2:	4b30      	ldr	r3, [pc, #192]	@ (8016874 <tcp_input+0x28c>)
 80167b4:	681b      	ldr	r3, [r3, #0]
 80167b6:	899b      	ldrh	r3, [r3, #12]
 80167b8:	b29b      	uxth	r3, r3
 80167ba:	4618      	mov	r0, r3
 80167bc:	f7fc fce0 	bl	8013180 <lwip_htons>
 80167c0:	4603      	mov	r3, r0
 80167c2:	b2db      	uxtb	r3, r3
 80167c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80167c8:	b2da      	uxtb	r2, r3
 80167ca:	4b34      	ldr	r3, [pc, #208]	@ (801689c <tcp_input+0x2b4>)
 80167cc:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 80167ce:	687b      	ldr	r3, [r7, #4]
 80167d0:	891a      	ldrh	r2, [r3, #8]
 80167d2:	4b33      	ldr	r3, [pc, #204]	@ (80168a0 <tcp_input+0x2b8>)
 80167d4:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 80167d6:	4b31      	ldr	r3, [pc, #196]	@ (801689c <tcp_input+0x2b4>)
 80167d8:	781b      	ldrb	r3, [r3, #0]
 80167da:	f003 0303 	and.w	r3, r3, #3
 80167de:	2b00      	cmp	r3, #0
 80167e0:	d00c      	beq.n	80167fc <tcp_input+0x214>
    tcplen++;
 80167e2:	4b2f      	ldr	r3, [pc, #188]	@ (80168a0 <tcp_input+0x2b8>)
 80167e4:	881b      	ldrh	r3, [r3, #0]
 80167e6:	3301      	adds	r3, #1
 80167e8:	b29a      	uxth	r2, r3
 80167ea:	4b2d      	ldr	r3, [pc, #180]	@ (80168a0 <tcp_input+0x2b8>)
 80167ec:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 80167ee:	687b      	ldr	r3, [r7, #4]
 80167f0:	891a      	ldrh	r2, [r3, #8]
 80167f2:	4b2b      	ldr	r3, [pc, #172]	@ (80168a0 <tcp_input+0x2b8>)
 80167f4:	881b      	ldrh	r3, [r3, #0]
 80167f6:	429a      	cmp	r2, r3
 80167f8:	f200 82e6 	bhi.w	8016dc8 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 80167fc:	2300      	movs	r3, #0
 80167fe:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016800:	4b28      	ldr	r3, [pc, #160]	@ (80168a4 <tcp_input+0x2bc>)
 8016802:	681b      	ldr	r3, [r3, #0]
 8016804:	61fb      	str	r3, [r7, #28]
 8016806:	e09d      	b.n	8016944 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8016808:	69fb      	ldr	r3, [r7, #28]
 801680a:	7d1b      	ldrb	r3, [r3, #20]
 801680c:	2b00      	cmp	r3, #0
 801680e:	d105      	bne.n	801681c <tcp_input+0x234>
 8016810:	4b15      	ldr	r3, [pc, #84]	@ (8016868 <tcp_input+0x280>)
 8016812:	22fb      	movs	r2, #251	@ 0xfb
 8016814:	4924      	ldr	r1, [pc, #144]	@ (80168a8 <tcp_input+0x2c0>)
 8016816:	4816      	ldr	r0, [pc, #88]	@ (8016870 <tcp_input+0x288>)
 8016818:	f007 fe16 	bl	801e448 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801681c:	69fb      	ldr	r3, [r7, #28]
 801681e:	7d1b      	ldrb	r3, [r3, #20]
 8016820:	2b0a      	cmp	r3, #10
 8016822:	d105      	bne.n	8016830 <tcp_input+0x248>
 8016824:	4b10      	ldr	r3, [pc, #64]	@ (8016868 <tcp_input+0x280>)
 8016826:	22fc      	movs	r2, #252	@ 0xfc
 8016828:	4920      	ldr	r1, [pc, #128]	@ (80168ac <tcp_input+0x2c4>)
 801682a:	4811      	ldr	r0, [pc, #68]	@ (8016870 <tcp_input+0x288>)
 801682c:	f007 fe0c 	bl	801e448 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8016830:	69fb      	ldr	r3, [r7, #28]
 8016832:	7d1b      	ldrb	r3, [r3, #20]
 8016834:	2b01      	cmp	r3, #1
 8016836:	d105      	bne.n	8016844 <tcp_input+0x25c>
 8016838:	4b0b      	ldr	r3, [pc, #44]	@ (8016868 <tcp_input+0x280>)
 801683a:	22fd      	movs	r2, #253	@ 0xfd
 801683c:	491c      	ldr	r1, [pc, #112]	@ (80168b0 <tcp_input+0x2c8>)
 801683e:	480c      	ldr	r0, [pc, #48]	@ (8016870 <tcp_input+0x288>)
 8016840:	f007 fe02 	bl	801e448 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016844:	69fb      	ldr	r3, [r7, #28]
 8016846:	7a1b      	ldrb	r3, [r3, #8]
 8016848:	2b00      	cmp	r3, #0
 801684a:	d033      	beq.n	80168b4 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801684c:	69fb      	ldr	r3, [r7, #28]
 801684e:	7a1a      	ldrb	r2, [r3, #8]
 8016850:	4b09      	ldr	r3, [pc, #36]	@ (8016878 <tcp_input+0x290>)
 8016852:	685b      	ldr	r3, [r3, #4]
 8016854:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8016858:	3301      	adds	r3, #1
 801685a:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801685c:	429a      	cmp	r2, r3
 801685e:	d029      	beq.n	80168b4 <tcp_input+0x2cc>
      prev = pcb;
 8016860:	69fb      	ldr	r3, [r7, #28]
 8016862:	61bb      	str	r3, [r7, #24]
      continue;
 8016864:	e06b      	b.n	801693e <tcp_input+0x356>
 8016866:	bf00      	nop
 8016868:	0802081c 	.word	0x0802081c
 801686c:	08020850 	.word	0x08020850
 8016870:	08020868 	.word	0x08020868
 8016874:	200277ec 	.word	0x200277ec
 8016878:	200246c4 	.word	0x200246c4
 801687c:	200277f0 	.word	0x200277f0
 8016880:	200277f4 	.word	0x200277f4
 8016884:	200277f2 	.word	0x200277f2
 8016888:	08020890 	.word	0x08020890
 801688c:	080208a0 	.word	0x080208a0
 8016890:	080208ac 	.word	0x080208ac
 8016894:	200277fc 	.word	0x200277fc
 8016898:	20027800 	.word	0x20027800
 801689c:	20027808 	.word	0x20027808
 80168a0:	20027806 	.word	0x20027806
 80168a4:	200277d0 	.word	0x200277d0
 80168a8:	080208cc 	.word	0x080208cc
 80168ac:	080208f4 	.word	0x080208f4
 80168b0:	08020920 	.word	0x08020920
    }

    if (pcb->remote_port == tcphdr->src &&
 80168b4:	69fb      	ldr	r3, [r7, #28]
 80168b6:	8b1a      	ldrh	r2, [r3, #24]
 80168b8:	4b72      	ldr	r3, [pc, #456]	@ (8016a84 <tcp_input+0x49c>)
 80168ba:	681b      	ldr	r3, [r3, #0]
 80168bc:	881b      	ldrh	r3, [r3, #0]
 80168be:	b29b      	uxth	r3, r3
 80168c0:	429a      	cmp	r2, r3
 80168c2:	d13a      	bne.n	801693a <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 80168c4:	69fb      	ldr	r3, [r7, #28]
 80168c6:	8ada      	ldrh	r2, [r3, #22]
 80168c8:	4b6e      	ldr	r3, [pc, #440]	@ (8016a84 <tcp_input+0x49c>)
 80168ca:	681b      	ldr	r3, [r3, #0]
 80168cc:	885b      	ldrh	r3, [r3, #2]
 80168ce:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 80168d0:	429a      	cmp	r2, r3
 80168d2:	d132      	bne.n	801693a <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80168d4:	69fb      	ldr	r3, [r7, #28]
 80168d6:	685a      	ldr	r2, [r3, #4]
 80168d8:	4b6b      	ldr	r3, [pc, #428]	@ (8016a88 <tcp_input+0x4a0>)
 80168da:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 80168dc:	429a      	cmp	r2, r3
 80168de:	d12c      	bne.n	801693a <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80168e0:	69fb      	ldr	r3, [r7, #28]
 80168e2:	681a      	ldr	r2, [r3, #0]
 80168e4:	4b68      	ldr	r3, [pc, #416]	@ (8016a88 <tcp_input+0x4a0>)
 80168e6:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80168e8:	429a      	cmp	r2, r3
 80168ea:	d126      	bne.n	801693a <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 80168ec:	69fb      	ldr	r3, [r7, #28]
 80168ee:	68db      	ldr	r3, [r3, #12]
 80168f0:	69fa      	ldr	r2, [r7, #28]
 80168f2:	429a      	cmp	r2, r3
 80168f4:	d106      	bne.n	8016904 <tcp_input+0x31c>
 80168f6:	4b65      	ldr	r3, [pc, #404]	@ (8016a8c <tcp_input+0x4a4>)
 80168f8:	f240 120d 	movw	r2, #269	@ 0x10d
 80168fc:	4964      	ldr	r1, [pc, #400]	@ (8016a90 <tcp_input+0x4a8>)
 80168fe:	4865      	ldr	r0, [pc, #404]	@ (8016a94 <tcp_input+0x4ac>)
 8016900:	f007 fda2 	bl	801e448 <iprintf>
      if (prev != NULL) {
 8016904:	69bb      	ldr	r3, [r7, #24]
 8016906:	2b00      	cmp	r3, #0
 8016908:	d00a      	beq.n	8016920 <tcp_input+0x338>
        prev->next = pcb->next;
 801690a:	69fb      	ldr	r3, [r7, #28]
 801690c:	68da      	ldr	r2, [r3, #12]
 801690e:	69bb      	ldr	r3, [r7, #24]
 8016910:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8016912:	4b61      	ldr	r3, [pc, #388]	@ (8016a98 <tcp_input+0x4b0>)
 8016914:	681a      	ldr	r2, [r3, #0]
 8016916:	69fb      	ldr	r3, [r7, #28]
 8016918:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 801691a:	4a5f      	ldr	r2, [pc, #380]	@ (8016a98 <tcp_input+0x4b0>)
 801691c:	69fb      	ldr	r3, [r7, #28]
 801691e:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8016920:	69fb      	ldr	r3, [r7, #28]
 8016922:	68db      	ldr	r3, [r3, #12]
 8016924:	69fa      	ldr	r2, [r7, #28]
 8016926:	429a      	cmp	r2, r3
 8016928:	d111      	bne.n	801694e <tcp_input+0x366>
 801692a:	4b58      	ldr	r3, [pc, #352]	@ (8016a8c <tcp_input+0x4a4>)
 801692c:	f240 1215 	movw	r2, #277	@ 0x115
 8016930:	495a      	ldr	r1, [pc, #360]	@ (8016a9c <tcp_input+0x4b4>)
 8016932:	4858      	ldr	r0, [pc, #352]	@ (8016a94 <tcp_input+0x4ac>)
 8016934:	f007 fd88 	bl	801e448 <iprintf>
      break;
 8016938:	e009      	b.n	801694e <tcp_input+0x366>
    }
    prev = pcb;
 801693a:	69fb      	ldr	r3, [r7, #28]
 801693c:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801693e:	69fb      	ldr	r3, [r7, #28]
 8016940:	68db      	ldr	r3, [r3, #12]
 8016942:	61fb      	str	r3, [r7, #28]
 8016944:	69fb      	ldr	r3, [r7, #28]
 8016946:	2b00      	cmp	r3, #0
 8016948:	f47f af5e 	bne.w	8016808 <tcp_input+0x220>
 801694c:	e000      	b.n	8016950 <tcp_input+0x368>
      break;
 801694e:	bf00      	nop
  }

  if (pcb == NULL) {
 8016950:	69fb      	ldr	r3, [r7, #28]
 8016952:	2b00      	cmp	r3, #0
 8016954:	f040 80aa 	bne.w	8016aac <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8016958:	4b51      	ldr	r3, [pc, #324]	@ (8016aa0 <tcp_input+0x4b8>)
 801695a:	681b      	ldr	r3, [r3, #0]
 801695c:	61fb      	str	r3, [r7, #28]
 801695e:	e03f      	b.n	80169e0 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8016960:	69fb      	ldr	r3, [r7, #28]
 8016962:	7d1b      	ldrb	r3, [r3, #20]
 8016964:	2b0a      	cmp	r3, #10
 8016966:	d006      	beq.n	8016976 <tcp_input+0x38e>
 8016968:	4b48      	ldr	r3, [pc, #288]	@ (8016a8c <tcp_input+0x4a4>)
 801696a:	f240 121f 	movw	r2, #287	@ 0x11f
 801696e:	494d      	ldr	r1, [pc, #308]	@ (8016aa4 <tcp_input+0x4bc>)
 8016970:	4848      	ldr	r0, [pc, #288]	@ (8016a94 <tcp_input+0x4ac>)
 8016972:	f007 fd69 	bl	801e448 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016976:	69fb      	ldr	r3, [r7, #28]
 8016978:	7a1b      	ldrb	r3, [r3, #8]
 801697a:	2b00      	cmp	r3, #0
 801697c:	d009      	beq.n	8016992 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801697e:	69fb      	ldr	r3, [r7, #28]
 8016980:	7a1a      	ldrb	r2, [r3, #8]
 8016982:	4b41      	ldr	r3, [pc, #260]	@ (8016a88 <tcp_input+0x4a0>)
 8016984:	685b      	ldr	r3, [r3, #4]
 8016986:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801698a:	3301      	adds	r3, #1
 801698c:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801698e:	429a      	cmp	r2, r3
 8016990:	d122      	bne.n	80169d8 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8016992:	69fb      	ldr	r3, [r7, #28]
 8016994:	8b1a      	ldrh	r2, [r3, #24]
 8016996:	4b3b      	ldr	r3, [pc, #236]	@ (8016a84 <tcp_input+0x49c>)
 8016998:	681b      	ldr	r3, [r3, #0]
 801699a:	881b      	ldrh	r3, [r3, #0]
 801699c:	b29b      	uxth	r3, r3
 801699e:	429a      	cmp	r2, r3
 80169a0:	d11b      	bne.n	80169da <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 80169a2:	69fb      	ldr	r3, [r7, #28]
 80169a4:	8ada      	ldrh	r2, [r3, #22]
 80169a6:	4b37      	ldr	r3, [pc, #220]	@ (8016a84 <tcp_input+0x49c>)
 80169a8:	681b      	ldr	r3, [r3, #0]
 80169aa:	885b      	ldrh	r3, [r3, #2]
 80169ac:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 80169ae:	429a      	cmp	r2, r3
 80169b0:	d113      	bne.n	80169da <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80169b2:	69fb      	ldr	r3, [r7, #28]
 80169b4:	685a      	ldr	r2, [r3, #4]
 80169b6:	4b34      	ldr	r3, [pc, #208]	@ (8016a88 <tcp_input+0x4a0>)
 80169b8:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 80169ba:	429a      	cmp	r2, r3
 80169bc:	d10d      	bne.n	80169da <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80169be:	69fb      	ldr	r3, [r7, #28]
 80169c0:	681a      	ldr	r2, [r3, #0]
 80169c2:	4b31      	ldr	r3, [pc, #196]	@ (8016a88 <tcp_input+0x4a0>)
 80169c4:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80169c6:	429a      	cmp	r2, r3
 80169c8:	d107      	bne.n	80169da <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 80169ca:	69f8      	ldr	r0, [r7, #28]
 80169cc:	f000 fb56 	bl	801707c <tcp_timewait_input>
        }
        pbuf_free(p);
 80169d0:	6878      	ldr	r0, [r7, #4]
 80169d2:	f7fd ffc3 	bl	801495c <pbuf_free>
        return;
 80169d6:	e1fd      	b.n	8016dd4 <tcp_input+0x7ec>
        continue;
 80169d8:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80169da:	69fb      	ldr	r3, [r7, #28]
 80169dc:	68db      	ldr	r3, [r3, #12]
 80169de:	61fb      	str	r3, [r7, #28]
 80169e0:	69fb      	ldr	r3, [r7, #28]
 80169e2:	2b00      	cmp	r3, #0
 80169e4:	d1bc      	bne.n	8016960 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 80169e6:	2300      	movs	r3, #0
 80169e8:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80169ea:	4b2f      	ldr	r3, [pc, #188]	@ (8016aa8 <tcp_input+0x4c0>)
 80169ec:	681b      	ldr	r3, [r3, #0]
 80169ee:	617b      	str	r3, [r7, #20]
 80169f0:	e02a      	b.n	8016a48 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80169f2:	697b      	ldr	r3, [r7, #20]
 80169f4:	7a1b      	ldrb	r3, [r3, #8]
 80169f6:	2b00      	cmp	r3, #0
 80169f8:	d00c      	beq.n	8016a14 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80169fa:	697b      	ldr	r3, [r7, #20]
 80169fc:	7a1a      	ldrb	r2, [r3, #8]
 80169fe:	4b22      	ldr	r3, [pc, #136]	@ (8016a88 <tcp_input+0x4a0>)
 8016a00:	685b      	ldr	r3, [r3, #4]
 8016a02:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8016a06:	3301      	adds	r3, #1
 8016a08:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8016a0a:	429a      	cmp	r2, r3
 8016a0c:	d002      	beq.n	8016a14 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8016a0e:	697b      	ldr	r3, [r7, #20]
 8016a10:	61bb      	str	r3, [r7, #24]
        continue;
 8016a12:	e016      	b.n	8016a42 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8016a14:	697b      	ldr	r3, [r7, #20]
 8016a16:	8ada      	ldrh	r2, [r3, #22]
 8016a18:	4b1a      	ldr	r3, [pc, #104]	@ (8016a84 <tcp_input+0x49c>)
 8016a1a:	681b      	ldr	r3, [r3, #0]
 8016a1c:	885b      	ldrh	r3, [r3, #2]
 8016a1e:	b29b      	uxth	r3, r3
 8016a20:	429a      	cmp	r2, r3
 8016a22:	d10c      	bne.n	8016a3e <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8016a24:	697b      	ldr	r3, [r7, #20]
 8016a26:	681a      	ldr	r2, [r3, #0]
 8016a28:	4b17      	ldr	r3, [pc, #92]	@ (8016a88 <tcp_input+0x4a0>)
 8016a2a:	695b      	ldr	r3, [r3, #20]
 8016a2c:	429a      	cmp	r2, r3
 8016a2e:	d00f      	beq.n	8016a50 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8016a30:	697b      	ldr	r3, [r7, #20]
 8016a32:	2b00      	cmp	r3, #0
 8016a34:	d00d      	beq.n	8016a52 <tcp_input+0x46a>
 8016a36:	697b      	ldr	r3, [r7, #20]
 8016a38:	681b      	ldr	r3, [r3, #0]
 8016a3a:	2b00      	cmp	r3, #0
 8016a3c:	d009      	beq.n	8016a52 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8016a3e:	697b      	ldr	r3, [r7, #20]
 8016a40:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8016a42:	697b      	ldr	r3, [r7, #20]
 8016a44:	68db      	ldr	r3, [r3, #12]
 8016a46:	617b      	str	r3, [r7, #20]
 8016a48:	697b      	ldr	r3, [r7, #20]
 8016a4a:	2b00      	cmp	r3, #0
 8016a4c:	d1d1      	bne.n	80169f2 <tcp_input+0x40a>
 8016a4e:	e000      	b.n	8016a52 <tcp_input+0x46a>
            break;
 8016a50:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8016a52:	697b      	ldr	r3, [r7, #20]
 8016a54:	2b00      	cmp	r3, #0
 8016a56:	d029      	beq.n	8016aac <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8016a58:	69bb      	ldr	r3, [r7, #24]
 8016a5a:	2b00      	cmp	r3, #0
 8016a5c:	d00a      	beq.n	8016a74 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8016a5e:	697b      	ldr	r3, [r7, #20]
 8016a60:	68da      	ldr	r2, [r3, #12]
 8016a62:	69bb      	ldr	r3, [r7, #24]
 8016a64:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8016a66:	4b10      	ldr	r3, [pc, #64]	@ (8016aa8 <tcp_input+0x4c0>)
 8016a68:	681a      	ldr	r2, [r3, #0]
 8016a6a:	697b      	ldr	r3, [r7, #20]
 8016a6c:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8016a6e:	4a0e      	ldr	r2, [pc, #56]	@ (8016aa8 <tcp_input+0x4c0>)
 8016a70:	697b      	ldr	r3, [r7, #20]
 8016a72:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8016a74:	6978      	ldr	r0, [r7, #20]
 8016a76:	f000 fa03 	bl	8016e80 <tcp_listen_input>
      }
      pbuf_free(p);
 8016a7a:	6878      	ldr	r0, [r7, #4]
 8016a7c:	f7fd ff6e 	bl	801495c <pbuf_free>
      return;
 8016a80:	e1a8      	b.n	8016dd4 <tcp_input+0x7ec>
 8016a82:	bf00      	nop
 8016a84:	200277ec 	.word	0x200277ec
 8016a88:	200246c4 	.word	0x200246c4
 8016a8c:	0802081c 	.word	0x0802081c
 8016a90:	08020948 	.word	0x08020948
 8016a94:	08020868 	.word	0x08020868
 8016a98:	200277d0 	.word	0x200277d0
 8016a9c:	08020974 	.word	0x08020974
 8016aa0:	200277d4 	.word	0x200277d4
 8016aa4:	080209a0 	.word	0x080209a0
 8016aa8:	200277cc 	.word	0x200277cc
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8016aac:	69fb      	ldr	r3, [r7, #28]
 8016aae:	2b00      	cmp	r3, #0
 8016ab0:	f000 8158 	beq.w	8016d64 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8016ab4:	4b95      	ldr	r3, [pc, #596]	@ (8016d0c <tcp_input+0x724>)
 8016ab6:	2200      	movs	r2, #0
 8016ab8:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8016aba:	687b      	ldr	r3, [r7, #4]
 8016abc:	891a      	ldrh	r2, [r3, #8]
 8016abe:	4b93      	ldr	r3, [pc, #588]	@ (8016d0c <tcp_input+0x724>)
 8016ac0:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8016ac2:	4a92      	ldr	r2, [pc, #584]	@ (8016d0c <tcp_input+0x724>)
 8016ac4:	687b      	ldr	r3, [r7, #4]
 8016ac6:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8016ac8:	4b91      	ldr	r3, [pc, #580]	@ (8016d10 <tcp_input+0x728>)
 8016aca:	681b      	ldr	r3, [r3, #0]
 8016acc:	4a8f      	ldr	r2, [pc, #572]	@ (8016d0c <tcp_input+0x724>)
 8016ace:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8016ad0:	4b90      	ldr	r3, [pc, #576]	@ (8016d14 <tcp_input+0x72c>)
 8016ad2:	2200      	movs	r2, #0
 8016ad4:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8016ad6:	4b90      	ldr	r3, [pc, #576]	@ (8016d18 <tcp_input+0x730>)
 8016ad8:	2200      	movs	r2, #0
 8016ada:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8016adc:	4b8f      	ldr	r3, [pc, #572]	@ (8016d1c <tcp_input+0x734>)
 8016ade:	2200      	movs	r2, #0
 8016ae0:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8016ae2:	4b8f      	ldr	r3, [pc, #572]	@ (8016d20 <tcp_input+0x738>)
 8016ae4:	781b      	ldrb	r3, [r3, #0]
 8016ae6:	f003 0308 	and.w	r3, r3, #8
 8016aea:	2b00      	cmp	r3, #0
 8016aec:	d006      	beq.n	8016afc <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8016aee:	687b      	ldr	r3, [r7, #4]
 8016af0:	7b5b      	ldrb	r3, [r3, #13]
 8016af2:	f043 0301 	orr.w	r3, r3, #1
 8016af6:	b2da      	uxtb	r2, r3
 8016af8:	687b      	ldr	r3, [r7, #4]
 8016afa:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8016afc:	69fb      	ldr	r3, [r7, #28]
 8016afe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016b00:	2b00      	cmp	r3, #0
 8016b02:	d017      	beq.n	8016b34 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8016b04:	69f8      	ldr	r0, [r7, #28]
 8016b06:	f7ff f929 	bl	8015d5c <tcp_process_refused_data>
 8016b0a:	4603      	mov	r3, r0
 8016b0c:	f113 0f0d 	cmn.w	r3, #13
 8016b10:	d007      	beq.n	8016b22 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8016b12:	69fb      	ldr	r3, [r7, #28]
 8016b14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8016b16:	2b00      	cmp	r3, #0
 8016b18:	d00c      	beq.n	8016b34 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8016b1a:	4b82      	ldr	r3, [pc, #520]	@ (8016d24 <tcp_input+0x73c>)
 8016b1c:	881b      	ldrh	r3, [r3, #0]
 8016b1e:	2b00      	cmp	r3, #0
 8016b20:	d008      	beq.n	8016b34 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8016b22:	69fb      	ldr	r3, [r7, #28]
 8016b24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8016b26:	2b00      	cmp	r3, #0
 8016b28:	f040 80e3 	bne.w	8016cf2 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8016b2c:	69f8      	ldr	r0, [r7, #28]
 8016b2e:	f003 f9a7 	bl	8019e80 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8016b32:	e0de      	b.n	8016cf2 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 8016b34:	4a7c      	ldr	r2, [pc, #496]	@ (8016d28 <tcp_input+0x740>)
 8016b36:	69fb      	ldr	r3, [r7, #28]
 8016b38:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8016b3a:	69f8      	ldr	r0, [r7, #28]
 8016b3c:	f000 fb18 	bl	8017170 <tcp_process>
 8016b40:	4603      	mov	r3, r0
 8016b42:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8016b44:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016b48:	f113 0f0d 	cmn.w	r3, #13
 8016b4c:	f000 80d3 	beq.w	8016cf6 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 8016b50:	4b71      	ldr	r3, [pc, #452]	@ (8016d18 <tcp_input+0x730>)
 8016b52:	781b      	ldrb	r3, [r3, #0]
 8016b54:	f003 0308 	and.w	r3, r3, #8
 8016b58:	2b00      	cmp	r3, #0
 8016b5a:	d015      	beq.n	8016b88 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8016b5c:	69fb      	ldr	r3, [r7, #28]
 8016b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016b62:	2b00      	cmp	r3, #0
 8016b64:	d008      	beq.n	8016b78 <tcp_input+0x590>
 8016b66:	69fb      	ldr	r3, [r7, #28]
 8016b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016b6c:	69fa      	ldr	r2, [r7, #28]
 8016b6e:	6912      	ldr	r2, [r2, #16]
 8016b70:	f06f 010d 	mvn.w	r1, #13
 8016b74:	4610      	mov	r0, r2
 8016b76:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8016b78:	69f9      	ldr	r1, [r7, #28]
 8016b7a:	486c      	ldr	r0, [pc, #432]	@ (8016d2c <tcp_input+0x744>)
 8016b7c:	f7ff fbbc 	bl	80162f8 <tcp_pcb_remove>
        tcp_free(pcb);
 8016b80:	69f8      	ldr	r0, [r7, #28]
 8016b82:	f7fe f9a7 	bl	8014ed4 <tcp_free>
 8016b86:	e0da      	b.n	8016d3e <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8016b88:	2300      	movs	r3, #0
 8016b8a:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8016b8c:	4b63      	ldr	r3, [pc, #396]	@ (8016d1c <tcp_input+0x734>)
 8016b8e:	881b      	ldrh	r3, [r3, #0]
 8016b90:	2b00      	cmp	r3, #0
 8016b92:	d01d      	beq.n	8016bd0 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8016b94:	4b61      	ldr	r3, [pc, #388]	@ (8016d1c <tcp_input+0x734>)
 8016b96:	881b      	ldrh	r3, [r3, #0]
 8016b98:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8016b9a:	69fb      	ldr	r3, [r7, #28]
 8016b9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8016ba0:	2b00      	cmp	r3, #0
 8016ba2:	d00a      	beq.n	8016bba <tcp_input+0x5d2>
 8016ba4:	69fb      	ldr	r3, [r7, #28]
 8016ba6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8016baa:	69fa      	ldr	r2, [r7, #28]
 8016bac:	6910      	ldr	r0, [r2, #16]
 8016bae:	89fa      	ldrh	r2, [r7, #14]
 8016bb0:	69f9      	ldr	r1, [r7, #28]
 8016bb2:	4798      	blx	r3
 8016bb4:	4603      	mov	r3, r0
 8016bb6:	74fb      	strb	r3, [r7, #19]
 8016bb8:	e001      	b.n	8016bbe <tcp_input+0x5d6>
 8016bba:	2300      	movs	r3, #0
 8016bbc:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8016bbe:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016bc2:	f113 0f0d 	cmn.w	r3, #13
 8016bc6:	f000 8098 	beq.w	8016cfa <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 8016bca:	4b54      	ldr	r3, [pc, #336]	@ (8016d1c <tcp_input+0x734>)
 8016bcc:	2200      	movs	r2, #0
 8016bce:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8016bd0:	69f8      	ldr	r0, [r7, #28]
 8016bd2:	f000 f915 	bl	8016e00 <tcp_input_delayed_close>
 8016bd6:	4603      	mov	r3, r0
 8016bd8:	2b00      	cmp	r3, #0
 8016bda:	f040 8090 	bne.w	8016cfe <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8016bde:	4b4d      	ldr	r3, [pc, #308]	@ (8016d14 <tcp_input+0x72c>)
 8016be0:	681b      	ldr	r3, [r3, #0]
 8016be2:	2b00      	cmp	r3, #0
 8016be4:	d041      	beq.n	8016c6a <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8016be6:	69fb      	ldr	r3, [r7, #28]
 8016be8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016bea:	2b00      	cmp	r3, #0
 8016bec:	d006      	beq.n	8016bfc <tcp_input+0x614>
 8016bee:	4b50      	ldr	r3, [pc, #320]	@ (8016d30 <tcp_input+0x748>)
 8016bf0:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8016bf4:	494f      	ldr	r1, [pc, #316]	@ (8016d34 <tcp_input+0x74c>)
 8016bf6:	4850      	ldr	r0, [pc, #320]	@ (8016d38 <tcp_input+0x750>)
 8016bf8:	f007 fc26 	bl	801e448 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8016bfc:	69fb      	ldr	r3, [r7, #28]
 8016bfe:	8b5b      	ldrh	r3, [r3, #26]
 8016c00:	f003 0310 	and.w	r3, r3, #16
 8016c04:	2b00      	cmp	r3, #0
 8016c06:	d008      	beq.n	8016c1a <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8016c08:	4b42      	ldr	r3, [pc, #264]	@ (8016d14 <tcp_input+0x72c>)
 8016c0a:	681b      	ldr	r3, [r3, #0]
 8016c0c:	4618      	mov	r0, r3
 8016c0e:	f7fd fea5 	bl	801495c <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8016c12:	69f8      	ldr	r0, [r7, #28]
 8016c14:	f7fe fc46 	bl	80154a4 <tcp_abort>
            goto aborted;
 8016c18:	e091      	b.n	8016d3e <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8016c1a:	69fb      	ldr	r3, [r7, #28]
 8016c1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016c20:	2b00      	cmp	r3, #0
 8016c22:	d00c      	beq.n	8016c3e <tcp_input+0x656>
 8016c24:	69fb      	ldr	r3, [r7, #28]
 8016c26:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8016c2a:	69fb      	ldr	r3, [r7, #28]
 8016c2c:	6918      	ldr	r0, [r3, #16]
 8016c2e:	4b39      	ldr	r3, [pc, #228]	@ (8016d14 <tcp_input+0x72c>)
 8016c30:	681a      	ldr	r2, [r3, #0]
 8016c32:	2300      	movs	r3, #0
 8016c34:	69f9      	ldr	r1, [r7, #28]
 8016c36:	47a0      	blx	r4
 8016c38:	4603      	mov	r3, r0
 8016c3a:	74fb      	strb	r3, [r7, #19]
 8016c3c:	e008      	b.n	8016c50 <tcp_input+0x668>
 8016c3e:	4b35      	ldr	r3, [pc, #212]	@ (8016d14 <tcp_input+0x72c>)
 8016c40:	681a      	ldr	r2, [r3, #0]
 8016c42:	2300      	movs	r3, #0
 8016c44:	69f9      	ldr	r1, [r7, #28]
 8016c46:	2000      	movs	r0, #0
 8016c48:	f7ff f95e 	bl	8015f08 <tcp_recv_null>
 8016c4c:	4603      	mov	r3, r0
 8016c4e:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8016c50:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016c54:	f113 0f0d 	cmn.w	r3, #13
 8016c58:	d053      	beq.n	8016d02 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8016c5a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016c5e:	2b00      	cmp	r3, #0
 8016c60:	d003      	beq.n	8016c6a <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8016c62:	4b2c      	ldr	r3, [pc, #176]	@ (8016d14 <tcp_input+0x72c>)
 8016c64:	681a      	ldr	r2, [r3, #0]
 8016c66:	69fb      	ldr	r3, [r7, #28]
 8016c68:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8016c6a:	4b2b      	ldr	r3, [pc, #172]	@ (8016d18 <tcp_input+0x730>)
 8016c6c:	781b      	ldrb	r3, [r3, #0]
 8016c6e:	f003 0320 	and.w	r3, r3, #32
 8016c72:	2b00      	cmp	r3, #0
 8016c74:	d030      	beq.n	8016cd8 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 8016c76:	69fb      	ldr	r3, [r7, #28]
 8016c78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016c7a:	2b00      	cmp	r3, #0
 8016c7c:	d009      	beq.n	8016c92 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8016c7e:	69fb      	ldr	r3, [r7, #28]
 8016c80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016c82:	7b5a      	ldrb	r2, [r3, #13]
 8016c84:	69fb      	ldr	r3, [r7, #28]
 8016c86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016c88:	f042 0220 	orr.w	r2, r2, #32
 8016c8c:	b2d2      	uxtb	r2, r2
 8016c8e:	735a      	strb	r2, [r3, #13]
 8016c90:	e022      	b.n	8016cd8 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8016c92:	69fb      	ldr	r3, [r7, #28]
 8016c94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8016c96:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8016c9a:	d005      	beq.n	8016ca8 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8016c9c:	69fb      	ldr	r3, [r7, #28]
 8016c9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8016ca0:	3301      	adds	r3, #1
 8016ca2:	b29a      	uxth	r2, r3
 8016ca4:	69fb      	ldr	r3, [r7, #28]
 8016ca6:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8016ca8:	69fb      	ldr	r3, [r7, #28]
 8016caa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016cae:	2b00      	cmp	r3, #0
 8016cb0:	d00b      	beq.n	8016cca <tcp_input+0x6e2>
 8016cb2:	69fb      	ldr	r3, [r7, #28]
 8016cb4:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8016cb8:	69fb      	ldr	r3, [r7, #28]
 8016cba:	6918      	ldr	r0, [r3, #16]
 8016cbc:	2300      	movs	r3, #0
 8016cbe:	2200      	movs	r2, #0
 8016cc0:	69f9      	ldr	r1, [r7, #28]
 8016cc2:	47a0      	blx	r4
 8016cc4:	4603      	mov	r3, r0
 8016cc6:	74fb      	strb	r3, [r7, #19]
 8016cc8:	e001      	b.n	8016cce <tcp_input+0x6e6>
 8016cca:	2300      	movs	r3, #0
 8016ccc:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8016cce:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016cd2:	f113 0f0d 	cmn.w	r3, #13
 8016cd6:	d016      	beq.n	8016d06 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8016cd8:	4b13      	ldr	r3, [pc, #76]	@ (8016d28 <tcp_input+0x740>)
 8016cda:	2200      	movs	r2, #0
 8016cdc:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8016cde:	69f8      	ldr	r0, [r7, #28]
 8016ce0:	f000 f88e 	bl	8016e00 <tcp_input_delayed_close>
 8016ce4:	4603      	mov	r3, r0
 8016ce6:	2b00      	cmp	r3, #0
 8016ce8:	d128      	bne.n	8016d3c <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8016cea:	69f8      	ldr	r0, [r7, #28]
 8016cec:	f002 fac2 	bl	8019274 <tcp_output>
 8016cf0:	e025      	b.n	8016d3e <tcp_input+0x756>
        goto aborted;
 8016cf2:	bf00      	nop
 8016cf4:	e023      	b.n	8016d3e <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8016cf6:	bf00      	nop
 8016cf8:	e021      	b.n	8016d3e <tcp_input+0x756>
              goto aborted;
 8016cfa:	bf00      	nop
 8016cfc:	e01f      	b.n	8016d3e <tcp_input+0x756>
          goto aborted;
 8016cfe:	bf00      	nop
 8016d00:	e01d      	b.n	8016d3e <tcp_input+0x756>
            goto aborted;
 8016d02:	bf00      	nop
 8016d04:	e01b      	b.n	8016d3e <tcp_input+0x756>
              goto aborted;
 8016d06:	bf00      	nop
 8016d08:	e019      	b.n	8016d3e <tcp_input+0x756>
 8016d0a:	bf00      	nop
 8016d0c:	200277dc 	.word	0x200277dc
 8016d10:	200277ec 	.word	0x200277ec
 8016d14:	2002780c 	.word	0x2002780c
 8016d18:	20027809 	.word	0x20027809
 8016d1c:	20027804 	.word	0x20027804
 8016d20:	20027808 	.word	0x20027808
 8016d24:	20027806 	.word	0x20027806
 8016d28:	20027810 	.word	0x20027810
 8016d2c:	200277d0 	.word	0x200277d0
 8016d30:	0802081c 	.word	0x0802081c
 8016d34:	080209d0 	.word	0x080209d0
 8016d38:	08020868 	.word	0x08020868
          goto aborted;
 8016d3c:	bf00      	nop
    tcp_input_pcb = NULL;
 8016d3e:	4b27      	ldr	r3, [pc, #156]	@ (8016ddc <tcp_input+0x7f4>)
 8016d40:	2200      	movs	r2, #0
 8016d42:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8016d44:	4b26      	ldr	r3, [pc, #152]	@ (8016de0 <tcp_input+0x7f8>)
 8016d46:	2200      	movs	r2, #0
 8016d48:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8016d4a:	4b26      	ldr	r3, [pc, #152]	@ (8016de4 <tcp_input+0x7fc>)
 8016d4c:	685b      	ldr	r3, [r3, #4]
 8016d4e:	2b00      	cmp	r3, #0
 8016d50:	d03f      	beq.n	8016dd2 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8016d52:	4b24      	ldr	r3, [pc, #144]	@ (8016de4 <tcp_input+0x7fc>)
 8016d54:	685b      	ldr	r3, [r3, #4]
 8016d56:	4618      	mov	r0, r3
 8016d58:	f7fd fe00 	bl	801495c <pbuf_free>
      inseg.p = NULL;
 8016d5c:	4b21      	ldr	r3, [pc, #132]	@ (8016de4 <tcp_input+0x7fc>)
 8016d5e:	2200      	movs	r2, #0
 8016d60:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8016d62:	e036      	b.n	8016dd2 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8016d64:	4b20      	ldr	r3, [pc, #128]	@ (8016de8 <tcp_input+0x800>)
 8016d66:	681b      	ldr	r3, [r3, #0]
 8016d68:	899b      	ldrh	r3, [r3, #12]
 8016d6a:	b29b      	uxth	r3, r3
 8016d6c:	4618      	mov	r0, r3
 8016d6e:	f7fc fa07 	bl	8013180 <lwip_htons>
 8016d72:	4603      	mov	r3, r0
 8016d74:	b2db      	uxtb	r3, r3
 8016d76:	f003 0304 	and.w	r3, r3, #4
 8016d7a:	2b00      	cmp	r3, #0
 8016d7c:	d118      	bne.n	8016db0 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016d7e:	4b1b      	ldr	r3, [pc, #108]	@ (8016dec <tcp_input+0x804>)
 8016d80:	6819      	ldr	r1, [r3, #0]
 8016d82:	4b1b      	ldr	r3, [pc, #108]	@ (8016df0 <tcp_input+0x808>)
 8016d84:	881b      	ldrh	r3, [r3, #0]
 8016d86:	461a      	mov	r2, r3
 8016d88:	4b1a      	ldr	r3, [pc, #104]	@ (8016df4 <tcp_input+0x80c>)
 8016d8a:	681b      	ldr	r3, [r3, #0]
 8016d8c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016d8e:	4b16      	ldr	r3, [pc, #88]	@ (8016de8 <tcp_input+0x800>)
 8016d90:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016d92:	885b      	ldrh	r3, [r3, #2]
 8016d94:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016d96:	4a14      	ldr	r2, [pc, #80]	@ (8016de8 <tcp_input+0x800>)
 8016d98:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016d9a:	8812      	ldrh	r2, [r2, #0]
 8016d9c:	b292      	uxth	r2, r2
 8016d9e:	9202      	str	r2, [sp, #8]
 8016da0:	9301      	str	r3, [sp, #4]
 8016da2:	4b15      	ldr	r3, [pc, #84]	@ (8016df8 <tcp_input+0x810>)
 8016da4:	9300      	str	r3, [sp, #0]
 8016da6:	4b15      	ldr	r3, [pc, #84]	@ (8016dfc <tcp_input+0x814>)
 8016da8:	4602      	mov	r2, r0
 8016daa:	2000      	movs	r0, #0
 8016dac:	f003 f816 	bl	8019ddc <tcp_rst>
    pbuf_free(p);
 8016db0:	6878      	ldr	r0, [r7, #4]
 8016db2:	f7fd fdd3 	bl	801495c <pbuf_free>
  return;
 8016db6:	e00c      	b.n	8016dd2 <tcp_input+0x7ea>
    goto dropped;
 8016db8:	bf00      	nop
 8016dba:	e006      	b.n	8016dca <tcp_input+0x7e2>
    goto dropped;
 8016dbc:	bf00      	nop
 8016dbe:	e004      	b.n	8016dca <tcp_input+0x7e2>
    goto dropped;
 8016dc0:	bf00      	nop
 8016dc2:	e002      	b.n	8016dca <tcp_input+0x7e2>
      goto dropped;
 8016dc4:	bf00      	nop
 8016dc6:	e000      	b.n	8016dca <tcp_input+0x7e2>
      goto dropped;
 8016dc8:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8016dca:	6878      	ldr	r0, [r7, #4]
 8016dcc:	f7fd fdc6 	bl	801495c <pbuf_free>
 8016dd0:	e000      	b.n	8016dd4 <tcp_input+0x7ec>
  return;
 8016dd2:	bf00      	nop
}
 8016dd4:	3724      	adds	r7, #36	@ 0x24
 8016dd6:	46bd      	mov	sp, r7
 8016dd8:	bd90      	pop	{r4, r7, pc}
 8016dda:	bf00      	nop
 8016ddc:	20027810 	.word	0x20027810
 8016de0:	2002780c 	.word	0x2002780c
 8016de4:	200277dc 	.word	0x200277dc
 8016de8:	200277ec 	.word	0x200277ec
 8016dec:	20027800 	.word	0x20027800
 8016df0:	20027806 	.word	0x20027806
 8016df4:	200277fc 	.word	0x200277fc
 8016df8:	200246d4 	.word	0x200246d4
 8016dfc:	200246d8 	.word	0x200246d8

08016e00 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8016e00:	b580      	push	{r7, lr}
 8016e02:	b082      	sub	sp, #8
 8016e04:	af00      	add	r7, sp, #0
 8016e06:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8016e08:	687b      	ldr	r3, [r7, #4]
 8016e0a:	2b00      	cmp	r3, #0
 8016e0c:	d106      	bne.n	8016e1c <tcp_input_delayed_close+0x1c>
 8016e0e:	4b17      	ldr	r3, [pc, #92]	@ (8016e6c <tcp_input_delayed_close+0x6c>)
 8016e10:	f240 225a 	movw	r2, #602	@ 0x25a
 8016e14:	4916      	ldr	r1, [pc, #88]	@ (8016e70 <tcp_input_delayed_close+0x70>)
 8016e16:	4817      	ldr	r0, [pc, #92]	@ (8016e74 <tcp_input_delayed_close+0x74>)
 8016e18:	f007 fb16 	bl	801e448 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8016e1c:	4b16      	ldr	r3, [pc, #88]	@ (8016e78 <tcp_input_delayed_close+0x78>)
 8016e1e:	781b      	ldrb	r3, [r3, #0]
 8016e20:	f003 0310 	and.w	r3, r3, #16
 8016e24:	2b00      	cmp	r3, #0
 8016e26:	d01c      	beq.n	8016e62 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8016e28:	687b      	ldr	r3, [r7, #4]
 8016e2a:	8b5b      	ldrh	r3, [r3, #26]
 8016e2c:	f003 0310 	and.w	r3, r3, #16
 8016e30:	2b00      	cmp	r3, #0
 8016e32:	d10d      	bne.n	8016e50 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8016e34:	687b      	ldr	r3, [r7, #4]
 8016e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016e3a:	2b00      	cmp	r3, #0
 8016e3c:	d008      	beq.n	8016e50 <tcp_input_delayed_close+0x50>
 8016e3e:	687b      	ldr	r3, [r7, #4]
 8016e40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016e44:	687a      	ldr	r2, [r7, #4]
 8016e46:	6912      	ldr	r2, [r2, #16]
 8016e48:	f06f 010e 	mvn.w	r1, #14
 8016e4c:	4610      	mov	r0, r2
 8016e4e:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8016e50:	6879      	ldr	r1, [r7, #4]
 8016e52:	480a      	ldr	r0, [pc, #40]	@ (8016e7c <tcp_input_delayed_close+0x7c>)
 8016e54:	f7ff fa50 	bl	80162f8 <tcp_pcb_remove>
    tcp_free(pcb);
 8016e58:	6878      	ldr	r0, [r7, #4]
 8016e5a:	f7fe f83b 	bl	8014ed4 <tcp_free>
    return 1;
 8016e5e:	2301      	movs	r3, #1
 8016e60:	e000      	b.n	8016e64 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8016e62:	2300      	movs	r3, #0
}
 8016e64:	4618      	mov	r0, r3
 8016e66:	3708      	adds	r7, #8
 8016e68:	46bd      	mov	sp, r7
 8016e6a:	bd80      	pop	{r7, pc}
 8016e6c:	0802081c 	.word	0x0802081c
 8016e70:	080209ec 	.word	0x080209ec
 8016e74:	08020868 	.word	0x08020868
 8016e78:	20027809 	.word	0x20027809
 8016e7c:	200277d0 	.word	0x200277d0

08016e80 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8016e80:	b590      	push	{r4, r7, lr}
 8016e82:	b08b      	sub	sp, #44	@ 0x2c
 8016e84:	af04      	add	r7, sp, #16
 8016e86:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8016e88:	4b6f      	ldr	r3, [pc, #444]	@ (8017048 <tcp_listen_input+0x1c8>)
 8016e8a:	781b      	ldrb	r3, [r3, #0]
 8016e8c:	f003 0304 	and.w	r3, r3, #4
 8016e90:	2b00      	cmp	r3, #0
 8016e92:	f040 80d2 	bne.w	801703a <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8016e96:	687b      	ldr	r3, [r7, #4]
 8016e98:	2b00      	cmp	r3, #0
 8016e9a:	d106      	bne.n	8016eaa <tcp_listen_input+0x2a>
 8016e9c:	4b6b      	ldr	r3, [pc, #428]	@ (801704c <tcp_listen_input+0x1cc>)
 8016e9e:	f240 2281 	movw	r2, #641	@ 0x281
 8016ea2:	496b      	ldr	r1, [pc, #428]	@ (8017050 <tcp_listen_input+0x1d0>)
 8016ea4:	486b      	ldr	r0, [pc, #428]	@ (8017054 <tcp_listen_input+0x1d4>)
 8016ea6:	f007 facf 	bl	801e448 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8016eaa:	4b67      	ldr	r3, [pc, #412]	@ (8017048 <tcp_listen_input+0x1c8>)
 8016eac:	781b      	ldrb	r3, [r3, #0]
 8016eae:	f003 0310 	and.w	r3, r3, #16
 8016eb2:	2b00      	cmp	r3, #0
 8016eb4:	d019      	beq.n	8016eea <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016eb6:	4b68      	ldr	r3, [pc, #416]	@ (8017058 <tcp_listen_input+0x1d8>)
 8016eb8:	6819      	ldr	r1, [r3, #0]
 8016eba:	4b68      	ldr	r3, [pc, #416]	@ (801705c <tcp_listen_input+0x1dc>)
 8016ebc:	881b      	ldrh	r3, [r3, #0]
 8016ebe:	461a      	mov	r2, r3
 8016ec0:	4b67      	ldr	r3, [pc, #412]	@ (8017060 <tcp_listen_input+0x1e0>)
 8016ec2:	681b      	ldr	r3, [r3, #0]
 8016ec4:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016ec6:	4b67      	ldr	r3, [pc, #412]	@ (8017064 <tcp_listen_input+0x1e4>)
 8016ec8:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016eca:	885b      	ldrh	r3, [r3, #2]
 8016ecc:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016ece:	4a65      	ldr	r2, [pc, #404]	@ (8017064 <tcp_listen_input+0x1e4>)
 8016ed0:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016ed2:	8812      	ldrh	r2, [r2, #0]
 8016ed4:	b292      	uxth	r2, r2
 8016ed6:	9202      	str	r2, [sp, #8]
 8016ed8:	9301      	str	r3, [sp, #4]
 8016eda:	4b63      	ldr	r3, [pc, #396]	@ (8017068 <tcp_listen_input+0x1e8>)
 8016edc:	9300      	str	r3, [sp, #0]
 8016ede:	4b63      	ldr	r3, [pc, #396]	@ (801706c <tcp_listen_input+0x1ec>)
 8016ee0:	4602      	mov	r2, r0
 8016ee2:	6878      	ldr	r0, [r7, #4]
 8016ee4:	f002 ff7a 	bl	8019ddc <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8016ee8:	e0a9      	b.n	801703e <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8016eea:	4b57      	ldr	r3, [pc, #348]	@ (8017048 <tcp_listen_input+0x1c8>)
 8016eec:	781b      	ldrb	r3, [r3, #0]
 8016eee:	f003 0302 	and.w	r3, r3, #2
 8016ef2:	2b00      	cmp	r3, #0
 8016ef4:	f000 80a3 	beq.w	801703e <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8016ef8:	687b      	ldr	r3, [r7, #4]
 8016efa:	7d5b      	ldrb	r3, [r3, #21]
 8016efc:	4618      	mov	r0, r3
 8016efe:	f7ff f927 	bl	8016150 <tcp_alloc>
 8016f02:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8016f04:	697b      	ldr	r3, [r7, #20]
 8016f06:	2b00      	cmp	r3, #0
 8016f08:	d111      	bne.n	8016f2e <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8016f0a:	687b      	ldr	r3, [r7, #4]
 8016f0c:	699b      	ldr	r3, [r3, #24]
 8016f0e:	2b00      	cmp	r3, #0
 8016f10:	d00a      	beq.n	8016f28 <tcp_listen_input+0xa8>
 8016f12:	687b      	ldr	r3, [r7, #4]
 8016f14:	699b      	ldr	r3, [r3, #24]
 8016f16:	687a      	ldr	r2, [r7, #4]
 8016f18:	6910      	ldr	r0, [r2, #16]
 8016f1a:	f04f 32ff 	mov.w	r2, #4294967295
 8016f1e:	2100      	movs	r1, #0
 8016f20:	4798      	blx	r3
 8016f22:	4603      	mov	r3, r0
 8016f24:	73bb      	strb	r3, [r7, #14]
      return;
 8016f26:	e08b      	b.n	8017040 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8016f28:	23f0      	movs	r3, #240	@ 0xf0
 8016f2a:	73bb      	strb	r3, [r7, #14]
      return;
 8016f2c:	e088      	b.n	8017040 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8016f2e:	4b50      	ldr	r3, [pc, #320]	@ (8017070 <tcp_listen_input+0x1f0>)
 8016f30:	695a      	ldr	r2, [r3, #20]
 8016f32:	697b      	ldr	r3, [r7, #20]
 8016f34:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8016f36:	4b4e      	ldr	r3, [pc, #312]	@ (8017070 <tcp_listen_input+0x1f0>)
 8016f38:	691a      	ldr	r2, [r3, #16]
 8016f3a:	697b      	ldr	r3, [r7, #20]
 8016f3c:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8016f3e:	687b      	ldr	r3, [r7, #4]
 8016f40:	8ada      	ldrh	r2, [r3, #22]
 8016f42:	697b      	ldr	r3, [r7, #20]
 8016f44:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8016f46:	4b47      	ldr	r3, [pc, #284]	@ (8017064 <tcp_listen_input+0x1e4>)
 8016f48:	681b      	ldr	r3, [r3, #0]
 8016f4a:	881b      	ldrh	r3, [r3, #0]
 8016f4c:	b29a      	uxth	r2, r3
 8016f4e:	697b      	ldr	r3, [r7, #20]
 8016f50:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8016f52:	697b      	ldr	r3, [r7, #20]
 8016f54:	2203      	movs	r2, #3
 8016f56:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8016f58:	4b41      	ldr	r3, [pc, #260]	@ (8017060 <tcp_listen_input+0x1e0>)
 8016f5a:	681b      	ldr	r3, [r3, #0]
 8016f5c:	1c5a      	adds	r2, r3, #1
 8016f5e:	697b      	ldr	r3, [r7, #20]
 8016f60:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8016f62:	697b      	ldr	r3, [r7, #20]
 8016f64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016f66:	697b      	ldr	r3, [r7, #20]
 8016f68:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8016f6a:	6978      	ldr	r0, [r7, #20]
 8016f6c:	f7ff fa58 	bl	8016420 <tcp_next_iss>
 8016f70:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8016f72:	697b      	ldr	r3, [r7, #20]
 8016f74:	693a      	ldr	r2, [r7, #16]
 8016f76:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8016f78:	697b      	ldr	r3, [r7, #20]
 8016f7a:	693a      	ldr	r2, [r7, #16]
 8016f7c:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8016f7e:	697b      	ldr	r3, [r7, #20]
 8016f80:	693a      	ldr	r2, [r7, #16]
 8016f82:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8016f84:	697b      	ldr	r3, [r7, #20]
 8016f86:	693a      	ldr	r2, [r7, #16]
 8016f88:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8016f8a:	4b35      	ldr	r3, [pc, #212]	@ (8017060 <tcp_listen_input+0x1e0>)
 8016f8c:	681b      	ldr	r3, [r3, #0]
 8016f8e:	1e5a      	subs	r2, r3, #1
 8016f90:	697b      	ldr	r3, [r7, #20]
 8016f92:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8016f94:	687b      	ldr	r3, [r7, #4]
 8016f96:	691a      	ldr	r2, [r3, #16]
 8016f98:	697b      	ldr	r3, [r7, #20]
 8016f9a:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8016f9c:	697b      	ldr	r3, [r7, #20]
 8016f9e:	687a      	ldr	r2, [r7, #4]
 8016fa0:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8016fa2:	687b      	ldr	r3, [r7, #4]
 8016fa4:	7a5b      	ldrb	r3, [r3, #9]
 8016fa6:	f003 030c 	and.w	r3, r3, #12
 8016faa:	b2da      	uxtb	r2, r3
 8016fac:	697b      	ldr	r3, [r7, #20]
 8016fae:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8016fb0:	687b      	ldr	r3, [r7, #4]
 8016fb2:	7a1a      	ldrb	r2, [r3, #8]
 8016fb4:	697b      	ldr	r3, [r7, #20]
 8016fb6:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8016fb8:	4b2e      	ldr	r3, [pc, #184]	@ (8017074 <tcp_listen_input+0x1f4>)
 8016fba:	681a      	ldr	r2, [r3, #0]
 8016fbc:	697b      	ldr	r3, [r7, #20]
 8016fbe:	60da      	str	r2, [r3, #12]
 8016fc0:	4a2c      	ldr	r2, [pc, #176]	@ (8017074 <tcp_listen_input+0x1f4>)
 8016fc2:	697b      	ldr	r3, [r7, #20]
 8016fc4:	6013      	str	r3, [r2, #0]
 8016fc6:	f003 f8cb 	bl	801a160 <tcp_timer_needed>
 8016fca:	4b2b      	ldr	r3, [pc, #172]	@ (8017078 <tcp_listen_input+0x1f8>)
 8016fcc:	2201      	movs	r2, #1
 8016fce:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8016fd0:	6978      	ldr	r0, [r7, #20]
 8016fd2:	f001 fd8b 	bl	8018aec <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8016fd6:	4b23      	ldr	r3, [pc, #140]	@ (8017064 <tcp_listen_input+0x1e4>)
 8016fd8:	681b      	ldr	r3, [r3, #0]
 8016fda:	89db      	ldrh	r3, [r3, #14]
 8016fdc:	b29a      	uxth	r2, r3
 8016fde:	697b      	ldr	r3, [r7, #20]
 8016fe0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8016fe4:	697b      	ldr	r3, [r7, #20]
 8016fe6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016fea:	697b      	ldr	r3, [r7, #20]
 8016fec:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8016ff0:	697b      	ldr	r3, [r7, #20]
 8016ff2:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8016ff4:	697b      	ldr	r3, [r7, #20]
 8016ff6:	3304      	adds	r3, #4
 8016ff8:	4618      	mov	r0, r3
 8016ffa:	f004 ff6d 	bl	801bed8 <ip4_route>
 8016ffe:	4601      	mov	r1, r0
 8017000:	697b      	ldr	r3, [r7, #20]
 8017002:	3304      	adds	r3, #4
 8017004:	461a      	mov	r2, r3
 8017006:	4620      	mov	r0, r4
 8017008:	f7ff fa30 	bl	801646c <tcp_eff_send_mss_netif>
 801700c:	4603      	mov	r3, r0
 801700e:	461a      	mov	r2, r3
 8017010:	697b      	ldr	r3, [r7, #20]
 8017012:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8017014:	2112      	movs	r1, #18
 8017016:	6978      	ldr	r0, [r7, #20]
 8017018:	f002 f83e 	bl	8019098 <tcp_enqueue_flags>
 801701c:	4603      	mov	r3, r0
 801701e:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8017020:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017024:	2b00      	cmp	r3, #0
 8017026:	d004      	beq.n	8017032 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8017028:	2100      	movs	r1, #0
 801702a:	6978      	ldr	r0, [r7, #20]
 801702c:	f7fe f97c 	bl	8015328 <tcp_abandon>
      return;
 8017030:	e006      	b.n	8017040 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8017032:	6978      	ldr	r0, [r7, #20]
 8017034:	f002 f91e 	bl	8019274 <tcp_output>
  return;
 8017038:	e001      	b.n	801703e <tcp_listen_input+0x1be>
    return;
 801703a:	bf00      	nop
 801703c:	e000      	b.n	8017040 <tcp_listen_input+0x1c0>
  return;
 801703e:	bf00      	nop
}
 8017040:	371c      	adds	r7, #28
 8017042:	46bd      	mov	sp, r7
 8017044:	bd90      	pop	{r4, r7, pc}
 8017046:	bf00      	nop
 8017048:	20027808 	.word	0x20027808
 801704c:	0802081c 	.word	0x0802081c
 8017050:	08020a14 	.word	0x08020a14
 8017054:	08020868 	.word	0x08020868
 8017058:	20027800 	.word	0x20027800
 801705c:	20027806 	.word	0x20027806
 8017060:	200277fc 	.word	0x200277fc
 8017064:	200277ec 	.word	0x200277ec
 8017068:	200246d4 	.word	0x200246d4
 801706c:	200246d8 	.word	0x200246d8
 8017070:	200246c4 	.word	0x200246c4
 8017074:	200277d0 	.word	0x200277d0
 8017078:	200277d8 	.word	0x200277d8

0801707c <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 801707c:	b580      	push	{r7, lr}
 801707e:	b086      	sub	sp, #24
 8017080:	af04      	add	r7, sp, #16
 8017082:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8017084:	4b2f      	ldr	r3, [pc, #188]	@ (8017144 <tcp_timewait_input+0xc8>)
 8017086:	781b      	ldrb	r3, [r3, #0]
 8017088:	f003 0304 	and.w	r3, r3, #4
 801708c:	2b00      	cmp	r3, #0
 801708e:	d153      	bne.n	8017138 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8017090:	687b      	ldr	r3, [r7, #4]
 8017092:	2b00      	cmp	r3, #0
 8017094:	d106      	bne.n	80170a4 <tcp_timewait_input+0x28>
 8017096:	4b2c      	ldr	r3, [pc, #176]	@ (8017148 <tcp_timewait_input+0xcc>)
 8017098:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801709c:	492b      	ldr	r1, [pc, #172]	@ (801714c <tcp_timewait_input+0xd0>)
 801709e:	482c      	ldr	r0, [pc, #176]	@ (8017150 <tcp_timewait_input+0xd4>)
 80170a0:	f007 f9d2 	bl	801e448 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 80170a4:	4b27      	ldr	r3, [pc, #156]	@ (8017144 <tcp_timewait_input+0xc8>)
 80170a6:	781b      	ldrb	r3, [r3, #0]
 80170a8:	f003 0302 	and.w	r3, r3, #2
 80170ac:	2b00      	cmp	r3, #0
 80170ae:	d02a      	beq.n	8017106 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80170b0:	4b28      	ldr	r3, [pc, #160]	@ (8017154 <tcp_timewait_input+0xd8>)
 80170b2:	681a      	ldr	r2, [r3, #0]
 80170b4:	687b      	ldr	r3, [r7, #4]
 80170b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80170b8:	1ad3      	subs	r3, r2, r3
 80170ba:	2b00      	cmp	r3, #0
 80170bc:	db2d      	blt.n	801711a <tcp_timewait_input+0x9e>
 80170be:	4b25      	ldr	r3, [pc, #148]	@ (8017154 <tcp_timewait_input+0xd8>)
 80170c0:	681a      	ldr	r2, [r3, #0]
 80170c2:	687b      	ldr	r3, [r7, #4]
 80170c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80170c6:	6879      	ldr	r1, [r7, #4]
 80170c8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80170ca:	440b      	add	r3, r1
 80170cc:	1ad3      	subs	r3, r2, r3
 80170ce:	2b00      	cmp	r3, #0
 80170d0:	dc23      	bgt.n	801711a <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80170d2:	4b21      	ldr	r3, [pc, #132]	@ (8017158 <tcp_timewait_input+0xdc>)
 80170d4:	6819      	ldr	r1, [r3, #0]
 80170d6:	4b21      	ldr	r3, [pc, #132]	@ (801715c <tcp_timewait_input+0xe0>)
 80170d8:	881b      	ldrh	r3, [r3, #0]
 80170da:	461a      	mov	r2, r3
 80170dc:	4b1d      	ldr	r3, [pc, #116]	@ (8017154 <tcp_timewait_input+0xd8>)
 80170de:	681b      	ldr	r3, [r3, #0]
 80170e0:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80170e2:	4b1f      	ldr	r3, [pc, #124]	@ (8017160 <tcp_timewait_input+0xe4>)
 80170e4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80170e6:	885b      	ldrh	r3, [r3, #2]
 80170e8:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80170ea:	4a1d      	ldr	r2, [pc, #116]	@ (8017160 <tcp_timewait_input+0xe4>)
 80170ec:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80170ee:	8812      	ldrh	r2, [r2, #0]
 80170f0:	b292      	uxth	r2, r2
 80170f2:	9202      	str	r2, [sp, #8]
 80170f4:	9301      	str	r3, [sp, #4]
 80170f6:	4b1b      	ldr	r3, [pc, #108]	@ (8017164 <tcp_timewait_input+0xe8>)
 80170f8:	9300      	str	r3, [sp, #0]
 80170fa:	4b1b      	ldr	r3, [pc, #108]	@ (8017168 <tcp_timewait_input+0xec>)
 80170fc:	4602      	mov	r2, r0
 80170fe:	6878      	ldr	r0, [r7, #4]
 8017100:	f002 fe6c 	bl	8019ddc <tcp_rst>
      return;
 8017104:	e01b      	b.n	801713e <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8017106:	4b0f      	ldr	r3, [pc, #60]	@ (8017144 <tcp_timewait_input+0xc8>)
 8017108:	781b      	ldrb	r3, [r3, #0]
 801710a:	f003 0301 	and.w	r3, r3, #1
 801710e:	2b00      	cmp	r3, #0
 8017110:	d003      	beq.n	801711a <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8017112:	4b16      	ldr	r3, [pc, #88]	@ (801716c <tcp_timewait_input+0xf0>)
 8017114:	681a      	ldr	r2, [r3, #0]
 8017116:	687b      	ldr	r3, [r7, #4]
 8017118:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 801711a:	4b10      	ldr	r3, [pc, #64]	@ (801715c <tcp_timewait_input+0xe0>)
 801711c:	881b      	ldrh	r3, [r3, #0]
 801711e:	2b00      	cmp	r3, #0
 8017120:	d00c      	beq.n	801713c <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8017122:	687b      	ldr	r3, [r7, #4]
 8017124:	8b5b      	ldrh	r3, [r3, #26]
 8017126:	f043 0302 	orr.w	r3, r3, #2
 801712a:	b29a      	uxth	r2, r3
 801712c:	687b      	ldr	r3, [r7, #4]
 801712e:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8017130:	6878      	ldr	r0, [r7, #4]
 8017132:	f002 f89f 	bl	8019274 <tcp_output>
  }
  return;
 8017136:	e001      	b.n	801713c <tcp_timewait_input+0xc0>
    return;
 8017138:	bf00      	nop
 801713a:	e000      	b.n	801713e <tcp_timewait_input+0xc2>
  return;
 801713c:	bf00      	nop
}
 801713e:	3708      	adds	r7, #8
 8017140:	46bd      	mov	sp, r7
 8017142:	bd80      	pop	{r7, pc}
 8017144:	20027808 	.word	0x20027808
 8017148:	0802081c 	.word	0x0802081c
 801714c:	08020a34 	.word	0x08020a34
 8017150:	08020868 	.word	0x08020868
 8017154:	200277fc 	.word	0x200277fc
 8017158:	20027800 	.word	0x20027800
 801715c:	20027806 	.word	0x20027806
 8017160:	200277ec 	.word	0x200277ec
 8017164:	200246d4 	.word	0x200246d4
 8017168:	200246d8 	.word	0x200246d8
 801716c:	200277c4 	.word	0x200277c4

08017170 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8017170:	b590      	push	{r4, r7, lr}
 8017172:	b08d      	sub	sp, #52	@ 0x34
 8017174:	af04      	add	r7, sp, #16
 8017176:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8017178:	2300      	movs	r3, #0
 801717a:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 801717c:	2300      	movs	r3, #0
 801717e:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8017180:	687b      	ldr	r3, [r7, #4]
 8017182:	2b00      	cmp	r3, #0
 8017184:	d106      	bne.n	8017194 <tcp_process+0x24>
 8017186:	4b9d      	ldr	r3, [pc, #628]	@ (80173fc <tcp_process+0x28c>)
 8017188:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 801718c:	499c      	ldr	r1, [pc, #624]	@ (8017400 <tcp_process+0x290>)
 801718e:	489d      	ldr	r0, [pc, #628]	@ (8017404 <tcp_process+0x294>)
 8017190:	f007 f95a 	bl	801e448 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8017194:	4b9c      	ldr	r3, [pc, #624]	@ (8017408 <tcp_process+0x298>)
 8017196:	781b      	ldrb	r3, [r3, #0]
 8017198:	f003 0304 	and.w	r3, r3, #4
 801719c:	2b00      	cmp	r3, #0
 801719e:	d04e      	beq.n	801723e <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 80171a0:	687b      	ldr	r3, [r7, #4]
 80171a2:	7d1b      	ldrb	r3, [r3, #20]
 80171a4:	2b02      	cmp	r3, #2
 80171a6:	d108      	bne.n	80171ba <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80171a8:	687b      	ldr	r3, [r7, #4]
 80171aa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80171ac:	4b97      	ldr	r3, [pc, #604]	@ (801740c <tcp_process+0x29c>)
 80171ae:	681b      	ldr	r3, [r3, #0]
 80171b0:	429a      	cmp	r2, r3
 80171b2:	d123      	bne.n	80171fc <tcp_process+0x8c>
        acceptable = 1;
 80171b4:	2301      	movs	r3, #1
 80171b6:	76fb      	strb	r3, [r7, #27]
 80171b8:	e020      	b.n	80171fc <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80171ba:	687b      	ldr	r3, [r7, #4]
 80171bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80171be:	4b94      	ldr	r3, [pc, #592]	@ (8017410 <tcp_process+0x2a0>)
 80171c0:	681b      	ldr	r3, [r3, #0]
 80171c2:	429a      	cmp	r2, r3
 80171c4:	d102      	bne.n	80171cc <tcp_process+0x5c>
        acceptable = 1;
 80171c6:	2301      	movs	r3, #1
 80171c8:	76fb      	strb	r3, [r7, #27]
 80171ca:	e017      	b.n	80171fc <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80171cc:	4b90      	ldr	r3, [pc, #576]	@ (8017410 <tcp_process+0x2a0>)
 80171ce:	681a      	ldr	r2, [r3, #0]
 80171d0:	687b      	ldr	r3, [r7, #4]
 80171d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80171d4:	1ad3      	subs	r3, r2, r3
 80171d6:	2b00      	cmp	r3, #0
 80171d8:	db10      	blt.n	80171fc <tcp_process+0x8c>
 80171da:	4b8d      	ldr	r3, [pc, #564]	@ (8017410 <tcp_process+0x2a0>)
 80171dc:	681a      	ldr	r2, [r3, #0]
 80171de:	687b      	ldr	r3, [r7, #4]
 80171e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80171e2:	6879      	ldr	r1, [r7, #4]
 80171e4:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80171e6:	440b      	add	r3, r1
 80171e8:	1ad3      	subs	r3, r2, r3
 80171ea:	2b00      	cmp	r3, #0
 80171ec:	dc06      	bgt.n	80171fc <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 80171ee:	687b      	ldr	r3, [r7, #4]
 80171f0:	8b5b      	ldrh	r3, [r3, #26]
 80171f2:	f043 0302 	orr.w	r3, r3, #2
 80171f6:	b29a      	uxth	r2, r3
 80171f8:	687b      	ldr	r3, [r7, #4]
 80171fa:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 80171fc:	7efb      	ldrb	r3, [r7, #27]
 80171fe:	2b00      	cmp	r3, #0
 8017200:	d01b      	beq.n	801723a <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8017202:	687b      	ldr	r3, [r7, #4]
 8017204:	7d1b      	ldrb	r3, [r3, #20]
 8017206:	2b00      	cmp	r3, #0
 8017208:	d106      	bne.n	8017218 <tcp_process+0xa8>
 801720a:	4b7c      	ldr	r3, [pc, #496]	@ (80173fc <tcp_process+0x28c>)
 801720c:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8017210:	4980      	ldr	r1, [pc, #512]	@ (8017414 <tcp_process+0x2a4>)
 8017212:	487c      	ldr	r0, [pc, #496]	@ (8017404 <tcp_process+0x294>)
 8017214:	f007 f918 	bl	801e448 <iprintf>
      recv_flags |= TF_RESET;
 8017218:	4b7f      	ldr	r3, [pc, #508]	@ (8017418 <tcp_process+0x2a8>)
 801721a:	781b      	ldrb	r3, [r3, #0]
 801721c:	f043 0308 	orr.w	r3, r3, #8
 8017220:	b2da      	uxtb	r2, r3
 8017222:	4b7d      	ldr	r3, [pc, #500]	@ (8017418 <tcp_process+0x2a8>)
 8017224:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8017226:	687b      	ldr	r3, [r7, #4]
 8017228:	8b5b      	ldrh	r3, [r3, #26]
 801722a:	f023 0301 	bic.w	r3, r3, #1
 801722e:	b29a      	uxth	r2, r3
 8017230:	687b      	ldr	r3, [r7, #4]
 8017232:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8017234:	f06f 030d 	mvn.w	r3, #13
 8017238:	e37a      	b.n	8017930 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 801723a:	2300      	movs	r3, #0
 801723c:	e378      	b.n	8017930 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801723e:	4b72      	ldr	r3, [pc, #456]	@ (8017408 <tcp_process+0x298>)
 8017240:	781b      	ldrb	r3, [r3, #0]
 8017242:	f003 0302 	and.w	r3, r3, #2
 8017246:	2b00      	cmp	r3, #0
 8017248:	d010      	beq.n	801726c <tcp_process+0xfc>
 801724a:	687b      	ldr	r3, [r7, #4]
 801724c:	7d1b      	ldrb	r3, [r3, #20]
 801724e:	2b02      	cmp	r3, #2
 8017250:	d00c      	beq.n	801726c <tcp_process+0xfc>
 8017252:	687b      	ldr	r3, [r7, #4]
 8017254:	7d1b      	ldrb	r3, [r3, #20]
 8017256:	2b03      	cmp	r3, #3
 8017258:	d008      	beq.n	801726c <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 801725a:	687b      	ldr	r3, [r7, #4]
 801725c:	8b5b      	ldrh	r3, [r3, #26]
 801725e:	f043 0302 	orr.w	r3, r3, #2
 8017262:	b29a      	uxth	r2, r3
 8017264:	687b      	ldr	r3, [r7, #4]
 8017266:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8017268:	2300      	movs	r3, #0
 801726a:	e361      	b.n	8017930 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 801726c:	687b      	ldr	r3, [r7, #4]
 801726e:	8b5b      	ldrh	r3, [r3, #26]
 8017270:	f003 0310 	and.w	r3, r3, #16
 8017274:	2b00      	cmp	r3, #0
 8017276:	d103      	bne.n	8017280 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8017278:	4b68      	ldr	r3, [pc, #416]	@ (801741c <tcp_process+0x2ac>)
 801727a:	681a      	ldr	r2, [r3, #0]
 801727c:	687b      	ldr	r3, [r7, #4]
 801727e:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8017280:	687b      	ldr	r3, [r7, #4]
 8017282:	2200      	movs	r2, #0
 8017284:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 8017288:	687b      	ldr	r3, [r7, #4]
 801728a:	2200      	movs	r2, #0
 801728c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 8017290:	6878      	ldr	r0, [r7, #4]
 8017292:	f001 fc2b 	bl	8018aec <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8017296:	687b      	ldr	r3, [r7, #4]
 8017298:	7d1b      	ldrb	r3, [r3, #20]
 801729a:	3b02      	subs	r3, #2
 801729c:	2b07      	cmp	r3, #7
 801729e:	f200 8337 	bhi.w	8017910 <tcp_process+0x7a0>
 80172a2:	a201      	add	r2, pc, #4	@ (adr r2, 80172a8 <tcp_process+0x138>)
 80172a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80172a8:	080172c9 	.word	0x080172c9
 80172ac:	080174f9 	.word	0x080174f9
 80172b0:	08017671 	.word	0x08017671
 80172b4:	0801769b 	.word	0x0801769b
 80172b8:	080177bf 	.word	0x080177bf
 80172bc:	08017671 	.word	0x08017671
 80172c0:	0801784b 	.word	0x0801784b
 80172c4:	080178db 	.word	0x080178db
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 80172c8:	4b4f      	ldr	r3, [pc, #316]	@ (8017408 <tcp_process+0x298>)
 80172ca:	781b      	ldrb	r3, [r3, #0]
 80172cc:	f003 0310 	and.w	r3, r3, #16
 80172d0:	2b00      	cmp	r3, #0
 80172d2:	f000 80e4 	beq.w	801749e <tcp_process+0x32e>
 80172d6:	4b4c      	ldr	r3, [pc, #304]	@ (8017408 <tcp_process+0x298>)
 80172d8:	781b      	ldrb	r3, [r3, #0]
 80172da:	f003 0302 	and.w	r3, r3, #2
 80172de:	2b00      	cmp	r3, #0
 80172e0:	f000 80dd 	beq.w	801749e <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 80172e4:	687b      	ldr	r3, [r7, #4]
 80172e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80172e8:	1c5a      	adds	r2, r3, #1
 80172ea:	4b48      	ldr	r3, [pc, #288]	@ (801740c <tcp_process+0x29c>)
 80172ec:	681b      	ldr	r3, [r3, #0]
 80172ee:	429a      	cmp	r2, r3
 80172f0:	f040 80d5 	bne.w	801749e <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 80172f4:	4b46      	ldr	r3, [pc, #280]	@ (8017410 <tcp_process+0x2a0>)
 80172f6:	681b      	ldr	r3, [r3, #0]
 80172f8:	1c5a      	adds	r2, r3, #1
 80172fa:	687b      	ldr	r3, [r7, #4]
 80172fc:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 80172fe:	687b      	ldr	r3, [r7, #4]
 8017300:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017302:	687b      	ldr	r3, [r7, #4]
 8017304:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 8017306:	4b41      	ldr	r3, [pc, #260]	@ (801740c <tcp_process+0x29c>)
 8017308:	681a      	ldr	r2, [r3, #0]
 801730a:	687b      	ldr	r3, [r7, #4]
 801730c:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 801730e:	4b44      	ldr	r3, [pc, #272]	@ (8017420 <tcp_process+0x2b0>)
 8017310:	681b      	ldr	r3, [r3, #0]
 8017312:	89db      	ldrh	r3, [r3, #14]
 8017314:	b29a      	uxth	r2, r3
 8017316:	687b      	ldr	r3, [r7, #4]
 8017318:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 801731c:	687b      	ldr	r3, [r7, #4]
 801731e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8017322:	687b      	ldr	r3, [r7, #4]
 8017324:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8017328:	4b39      	ldr	r3, [pc, #228]	@ (8017410 <tcp_process+0x2a0>)
 801732a:	681b      	ldr	r3, [r3, #0]
 801732c:	1e5a      	subs	r2, r3, #1
 801732e:	687b      	ldr	r3, [r7, #4]
 8017330:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8017332:	687b      	ldr	r3, [r7, #4]
 8017334:	2204      	movs	r2, #4
 8017336:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8017338:	687b      	ldr	r3, [r7, #4]
 801733a:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 801733c:	687b      	ldr	r3, [r7, #4]
 801733e:	3304      	adds	r3, #4
 8017340:	4618      	mov	r0, r3
 8017342:	f004 fdc9 	bl	801bed8 <ip4_route>
 8017346:	4601      	mov	r1, r0
 8017348:	687b      	ldr	r3, [r7, #4]
 801734a:	3304      	adds	r3, #4
 801734c:	461a      	mov	r2, r3
 801734e:	4620      	mov	r0, r4
 8017350:	f7ff f88c 	bl	801646c <tcp_eff_send_mss_netif>
 8017354:	4603      	mov	r3, r0
 8017356:	461a      	mov	r2, r3
 8017358:	687b      	ldr	r3, [r7, #4]
 801735a:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801735c:	687b      	ldr	r3, [r7, #4]
 801735e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017360:	009a      	lsls	r2, r3, #2
 8017362:	687b      	ldr	r3, [r7, #4]
 8017364:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017366:	005b      	lsls	r3, r3, #1
 8017368:	f241 111c 	movw	r1, #4380	@ 0x111c
 801736c:	428b      	cmp	r3, r1
 801736e:	bf38      	it	cc
 8017370:	460b      	movcc	r3, r1
 8017372:	429a      	cmp	r2, r3
 8017374:	d204      	bcs.n	8017380 <tcp_process+0x210>
 8017376:	687b      	ldr	r3, [r7, #4]
 8017378:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801737a:	009b      	lsls	r3, r3, #2
 801737c:	b29b      	uxth	r3, r3
 801737e:	e00d      	b.n	801739c <tcp_process+0x22c>
 8017380:	687b      	ldr	r3, [r7, #4]
 8017382:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017384:	005b      	lsls	r3, r3, #1
 8017386:	f241 121c 	movw	r2, #4380	@ 0x111c
 801738a:	4293      	cmp	r3, r2
 801738c:	d904      	bls.n	8017398 <tcp_process+0x228>
 801738e:	687b      	ldr	r3, [r7, #4]
 8017390:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017392:	005b      	lsls	r3, r3, #1
 8017394:	b29b      	uxth	r3, r3
 8017396:	e001      	b.n	801739c <tcp_process+0x22c>
 8017398:	f241 131c 	movw	r3, #4380	@ 0x111c
 801739c:	687a      	ldr	r2, [r7, #4]
 801739e:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 80173a2:	687b      	ldr	r3, [r7, #4]
 80173a4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80173a8:	2b00      	cmp	r3, #0
 80173aa:	d106      	bne.n	80173ba <tcp_process+0x24a>
 80173ac:	4b13      	ldr	r3, [pc, #76]	@ (80173fc <tcp_process+0x28c>)
 80173ae:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 80173b2:	491c      	ldr	r1, [pc, #112]	@ (8017424 <tcp_process+0x2b4>)
 80173b4:	4813      	ldr	r0, [pc, #76]	@ (8017404 <tcp_process+0x294>)
 80173b6:	f007 f847 	bl	801e448 <iprintf>
        --pcb->snd_queuelen;
 80173ba:	687b      	ldr	r3, [r7, #4]
 80173bc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80173c0:	3b01      	subs	r3, #1
 80173c2:	b29a      	uxth	r2, r3
 80173c4:	687b      	ldr	r3, [r7, #4]
 80173c6:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 80173ca:	687b      	ldr	r3, [r7, #4]
 80173cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80173ce:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 80173d0:	69fb      	ldr	r3, [r7, #28]
 80173d2:	2b00      	cmp	r3, #0
 80173d4:	d12a      	bne.n	801742c <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 80173d6:	687b      	ldr	r3, [r7, #4]
 80173d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80173da:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 80173dc:	69fb      	ldr	r3, [r7, #28]
 80173de:	2b00      	cmp	r3, #0
 80173e0:	d106      	bne.n	80173f0 <tcp_process+0x280>
 80173e2:	4b06      	ldr	r3, [pc, #24]	@ (80173fc <tcp_process+0x28c>)
 80173e4:	f44f 725d 	mov.w	r2, #884	@ 0x374
 80173e8:	490f      	ldr	r1, [pc, #60]	@ (8017428 <tcp_process+0x2b8>)
 80173ea:	4806      	ldr	r0, [pc, #24]	@ (8017404 <tcp_process+0x294>)
 80173ec:	f007 f82c 	bl	801e448 <iprintf>
          pcb->unsent = rseg->next;
 80173f0:	69fb      	ldr	r3, [r7, #28]
 80173f2:	681a      	ldr	r2, [r3, #0]
 80173f4:	687b      	ldr	r3, [r7, #4]
 80173f6:	66da      	str	r2, [r3, #108]	@ 0x6c
 80173f8:	e01c      	b.n	8017434 <tcp_process+0x2c4>
 80173fa:	bf00      	nop
 80173fc:	0802081c 	.word	0x0802081c
 8017400:	08020a54 	.word	0x08020a54
 8017404:	08020868 	.word	0x08020868
 8017408:	20027808 	.word	0x20027808
 801740c:	20027800 	.word	0x20027800
 8017410:	200277fc 	.word	0x200277fc
 8017414:	08020a70 	.word	0x08020a70
 8017418:	20027809 	.word	0x20027809
 801741c:	200277c4 	.word	0x200277c4
 8017420:	200277ec 	.word	0x200277ec
 8017424:	08020a90 	.word	0x08020a90
 8017428:	08020aa8 	.word	0x08020aa8
        } else {
          pcb->unacked = rseg->next;
 801742c:	69fb      	ldr	r3, [r7, #28]
 801742e:	681a      	ldr	r2, [r3, #0]
 8017430:	687b      	ldr	r3, [r7, #4]
 8017432:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8017434:	69f8      	ldr	r0, [r7, #28]
 8017436:	f7fe fd22 	bl	8015e7e <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 801743a:	687b      	ldr	r3, [r7, #4]
 801743c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801743e:	2b00      	cmp	r3, #0
 8017440:	d104      	bne.n	801744c <tcp_process+0x2dc>
          pcb->rtime = -1;
 8017442:	687b      	ldr	r3, [r7, #4]
 8017444:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017448:	861a      	strh	r2, [r3, #48]	@ 0x30
 801744a:	e006      	b.n	801745a <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 801744c:	687b      	ldr	r3, [r7, #4]
 801744e:	2200      	movs	r2, #0
 8017450:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8017452:	687b      	ldr	r3, [r7, #4]
 8017454:	2200      	movs	r2, #0
 8017456:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801745a:	687b      	ldr	r3, [r7, #4]
 801745c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017460:	2b00      	cmp	r3, #0
 8017462:	d00a      	beq.n	801747a <tcp_process+0x30a>
 8017464:	687b      	ldr	r3, [r7, #4]
 8017466:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801746a:	687a      	ldr	r2, [r7, #4]
 801746c:	6910      	ldr	r0, [r2, #16]
 801746e:	2200      	movs	r2, #0
 8017470:	6879      	ldr	r1, [r7, #4]
 8017472:	4798      	blx	r3
 8017474:	4603      	mov	r3, r0
 8017476:	76bb      	strb	r3, [r7, #26]
 8017478:	e001      	b.n	801747e <tcp_process+0x30e>
 801747a:	2300      	movs	r3, #0
 801747c:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801747e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017482:	f113 0f0d 	cmn.w	r3, #13
 8017486:	d102      	bne.n	801748e <tcp_process+0x31e>
          return ERR_ABRT;
 8017488:	f06f 030c 	mvn.w	r3, #12
 801748c:	e250      	b.n	8017930 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801748e:	687b      	ldr	r3, [r7, #4]
 8017490:	8b5b      	ldrh	r3, [r3, #26]
 8017492:	f043 0302 	orr.w	r3, r3, #2
 8017496:	b29a      	uxth	r2, r3
 8017498:	687b      	ldr	r3, [r7, #4]
 801749a:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 801749c:	e23a      	b.n	8017914 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801749e:	4b98      	ldr	r3, [pc, #608]	@ (8017700 <tcp_process+0x590>)
 80174a0:	781b      	ldrb	r3, [r3, #0]
 80174a2:	f003 0310 	and.w	r3, r3, #16
 80174a6:	2b00      	cmp	r3, #0
 80174a8:	f000 8234 	beq.w	8017914 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80174ac:	4b95      	ldr	r3, [pc, #596]	@ (8017704 <tcp_process+0x594>)
 80174ae:	6819      	ldr	r1, [r3, #0]
 80174b0:	4b95      	ldr	r3, [pc, #596]	@ (8017708 <tcp_process+0x598>)
 80174b2:	881b      	ldrh	r3, [r3, #0]
 80174b4:	461a      	mov	r2, r3
 80174b6:	4b95      	ldr	r3, [pc, #596]	@ (801770c <tcp_process+0x59c>)
 80174b8:	681b      	ldr	r3, [r3, #0]
 80174ba:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80174bc:	4b94      	ldr	r3, [pc, #592]	@ (8017710 <tcp_process+0x5a0>)
 80174be:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80174c0:	885b      	ldrh	r3, [r3, #2]
 80174c2:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80174c4:	4a92      	ldr	r2, [pc, #584]	@ (8017710 <tcp_process+0x5a0>)
 80174c6:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80174c8:	8812      	ldrh	r2, [r2, #0]
 80174ca:	b292      	uxth	r2, r2
 80174cc:	9202      	str	r2, [sp, #8]
 80174ce:	9301      	str	r3, [sp, #4]
 80174d0:	4b90      	ldr	r3, [pc, #576]	@ (8017714 <tcp_process+0x5a4>)
 80174d2:	9300      	str	r3, [sp, #0]
 80174d4:	4b90      	ldr	r3, [pc, #576]	@ (8017718 <tcp_process+0x5a8>)
 80174d6:	4602      	mov	r2, r0
 80174d8:	6878      	ldr	r0, [r7, #4]
 80174da:	f002 fc7f 	bl	8019ddc <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 80174de:	687b      	ldr	r3, [r7, #4]
 80174e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80174e4:	2b05      	cmp	r3, #5
 80174e6:	f200 8215 	bhi.w	8017914 <tcp_process+0x7a4>
          pcb->rtime = 0;
 80174ea:	687b      	ldr	r3, [r7, #4]
 80174ec:	2200      	movs	r2, #0
 80174ee:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 80174f0:	6878      	ldr	r0, [r7, #4]
 80174f2:	f002 fa4b 	bl	801998c <tcp_rexmit_rto>
      break;
 80174f6:	e20d      	b.n	8017914 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 80174f8:	4b81      	ldr	r3, [pc, #516]	@ (8017700 <tcp_process+0x590>)
 80174fa:	781b      	ldrb	r3, [r3, #0]
 80174fc:	f003 0310 	and.w	r3, r3, #16
 8017500:	2b00      	cmp	r3, #0
 8017502:	f000 80a1 	beq.w	8017648 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017506:	4b7f      	ldr	r3, [pc, #508]	@ (8017704 <tcp_process+0x594>)
 8017508:	681a      	ldr	r2, [r3, #0]
 801750a:	687b      	ldr	r3, [r7, #4]
 801750c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801750e:	1ad3      	subs	r3, r2, r3
 8017510:	3b01      	subs	r3, #1
 8017512:	2b00      	cmp	r3, #0
 8017514:	db7e      	blt.n	8017614 <tcp_process+0x4a4>
 8017516:	4b7b      	ldr	r3, [pc, #492]	@ (8017704 <tcp_process+0x594>)
 8017518:	681a      	ldr	r2, [r3, #0]
 801751a:	687b      	ldr	r3, [r7, #4]
 801751c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801751e:	1ad3      	subs	r3, r2, r3
 8017520:	2b00      	cmp	r3, #0
 8017522:	dc77      	bgt.n	8017614 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8017524:	687b      	ldr	r3, [r7, #4]
 8017526:	2204      	movs	r2, #4
 8017528:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801752a:	687b      	ldr	r3, [r7, #4]
 801752c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801752e:	2b00      	cmp	r3, #0
 8017530:	d102      	bne.n	8017538 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8017532:	23fa      	movs	r3, #250	@ 0xfa
 8017534:	76bb      	strb	r3, [r7, #26]
 8017536:	e01d      	b.n	8017574 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8017538:	687b      	ldr	r3, [r7, #4]
 801753a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801753c:	699b      	ldr	r3, [r3, #24]
 801753e:	2b00      	cmp	r3, #0
 8017540:	d106      	bne.n	8017550 <tcp_process+0x3e0>
 8017542:	4b76      	ldr	r3, [pc, #472]	@ (801771c <tcp_process+0x5ac>)
 8017544:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 8017548:	4975      	ldr	r1, [pc, #468]	@ (8017720 <tcp_process+0x5b0>)
 801754a:	4876      	ldr	r0, [pc, #472]	@ (8017724 <tcp_process+0x5b4>)
 801754c:	f006 ff7c 	bl	801e448 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8017550:	687b      	ldr	r3, [r7, #4]
 8017552:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8017554:	699b      	ldr	r3, [r3, #24]
 8017556:	2b00      	cmp	r3, #0
 8017558:	d00a      	beq.n	8017570 <tcp_process+0x400>
 801755a:	687b      	ldr	r3, [r7, #4]
 801755c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801755e:	699b      	ldr	r3, [r3, #24]
 8017560:	687a      	ldr	r2, [r7, #4]
 8017562:	6910      	ldr	r0, [r2, #16]
 8017564:	2200      	movs	r2, #0
 8017566:	6879      	ldr	r1, [r7, #4]
 8017568:	4798      	blx	r3
 801756a:	4603      	mov	r3, r0
 801756c:	76bb      	strb	r3, [r7, #26]
 801756e:	e001      	b.n	8017574 <tcp_process+0x404>
 8017570:	23f0      	movs	r3, #240	@ 0xf0
 8017572:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8017574:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017578:	2b00      	cmp	r3, #0
 801757a:	d00a      	beq.n	8017592 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 801757c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017580:	f113 0f0d 	cmn.w	r3, #13
 8017584:	d002      	beq.n	801758c <tcp_process+0x41c>
              tcp_abort(pcb);
 8017586:	6878      	ldr	r0, [r7, #4]
 8017588:	f7fd ff8c 	bl	80154a4 <tcp_abort>
            }
            return ERR_ABRT;
 801758c:	f06f 030c 	mvn.w	r3, #12
 8017590:	e1ce      	b.n	8017930 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8017592:	6878      	ldr	r0, [r7, #4]
 8017594:	f000 fae0 	bl	8017b58 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8017598:	4b63      	ldr	r3, [pc, #396]	@ (8017728 <tcp_process+0x5b8>)
 801759a:	881b      	ldrh	r3, [r3, #0]
 801759c:	2b00      	cmp	r3, #0
 801759e:	d005      	beq.n	80175ac <tcp_process+0x43c>
            recv_acked--;
 80175a0:	4b61      	ldr	r3, [pc, #388]	@ (8017728 <tcp_process+0x5b8>)
 80175a2:	881b      	ldrh	r3, [r3, #0]
 80175a4:	3b01      	subs	r3, #1
 80175a6:	b29a      	uxth	r2, r3
 80175a8:	4b5f      	ldr	r3, [pc, #380]	@ (8017728 <tcp_process+0x5b8>)
 80175aa:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80175ac:	687b      	ldr	r3, [r7, #4]
 80175ae:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80175b0:	009a      	lsls	r2, r3, #2
 80175b2:	687b      	ldr	r3, [r7, #4]
 80175b4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80175b6:	005b      	lsls	r3, r3, #1
 80175b8:	f241 111c 	movw	r1, #4380	@ 0x111c
 80175bc:	428b      	cmp	r3, r1
 80175be:	bf38      	it	cc
 80175c0:	460b      	movcc	r3, r1
 80175c2:	429a      	cmp	r2, r3
 80175c4:	d204      	bcs.n	80175d0 <tcp_process+0x460>
 80175c6:	687b      	ldr	r3, [r7, #4]
 80175c8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80175ca:	009b      	lsls	r3, r3, #2
 80175cc:	b29b      	uxth	r3, r3
 80175ce:	e00d      	b.n	80175ec <tcp_process+0x47c>
 80175d0:	687b      	ldr	r3, [r7, #4]
 80175d2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80175d4:	005b      	lsls	r3, r3, #1
 80175d6:	f241 121c 	movw	r2, #4380	@ 0x111c
 80175da:	4293      	cmp	r3, r2
 80175dc:	d904      	bls.n	80175e8 <tcp_process+0x478>
 80175de:	687b      	ldr	r3, [r7, #4]
 80175e0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80175e2:	005b      	lsls	r3, r3, #1
 80175e4:	b29b      	uxth	r3, r3
 80175e6:	e001      	b.n	80175ec <tcp_process+0x47c>
 80175e8:	f241 131c 	movw	r3, #4380	@ 0x111c
 80175ec:	687a      	ldr	r2, [r7, #4]
 80175ee:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 80175f2:	4b4e      	ldr	r3, [pc, #312]	@ (801772c <tcp_process+0x5bc>)
 80175f4:	781b      	ldrb	r3, [r3, #0]
 80175f6:	f003 0320 	and.w	r3, r3, #32
 80175fa:	2b00      	cmp	r3, #0
 80175fc:	d037      	beq.n	801766e <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 80175fe:	687b      	ldr	r3, [r7, #4]
 8017600:	8b5b      	ldrh	r3, [r3, #26]
 8017602:	f043 0302 	orr.w	r3, r3, #2
 8017606:	b29a      	uxth	r2, r3
 8017608:	687b      	ldr	r3, [r7, #4]
 801760a:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 801760c:	687b      	ldr	r3, [r7, #4]
 801760e:	2207      	movs	r2, #7
 8017610:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8017612:	e02c      	b.n	801766e <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017614:	4b3b      	ldr	r3, [pc, #236]	@ (8017704 <tcp_process+0x594>)
 8017616:	6819      	ldr	r1, [r3, #0]
 8017618:	4b3b      	ldr	r3, [pc, #236]	@ (8017708 <tcp_process+0x598>)
 801761a:	881b      	ldrh	r3, [r3, #0]
 801761c:	461a      	mov	r2, r3
 801761e:	4b3b      	ldr	r3, [pc, #236]	@ (801770c <tcp_process+0x59c>)
 8017620:	681b      	ldr	r3, [r3, #0]
 8017622:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017624:	4b3a      	ldr	r3, [pc, #232]	@ (8017710 <tcp_process+0x5a0>)
 8017626:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017628:	885b      	ldrh	r3, [r3, #2]
 801762a:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801762c:	4a38      	ldr	r2, [pc, #224]	@ (8017710 <tcp_process+0x5a0>)
 801762e:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017630:	8812      	ldrh	r2, [r2, #0]
 8017632:	b292      	uxth	r2, r2
 8017634:	9202      	str	r2, [sp, #8]
 8017636:	9301      	str	r3, [sp, #4]
 8017638:	4b36      	ldr	r3, [pc, #216]	@ (8017714 <tcp_process+0x5a4>)
 801763a:	9300      	str	r3, [sp, #0]
 801763c:	4b36      	ldr	r3, [pc, #216]	@ (8017718 <tcp_process+0x5a8>)
 801763e:	4602      	mov	r2, r0
 8017640:	6878      	ldr	r0, [r7, #4]
 8017642:	f002 fbcb 	bl	8019ddc <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8017646:	e167      	b.n	8017918 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8017648:	4b2d      	ldr	r3, [pc, #180]	@ (8017700 <tcp_process+0x590>)
 801764a:	781b      	ldrb	r3, [r3, #0]
 801764c:	f003 0302 	and.w	r3, r3, #2
 8017650:	2b00      	cmp	r3, #0
 8017652:	f000 8161 	beq.w	8017918 <tcp_process+0x7a8>
 8017656:	687b      	ldr	r3, [r7, #4]
 8017658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801765a:	1e5a      	subs	r2, r3, #1
 801765c:	4b2b      	ldr	r3, [pc, #172]	@ (801770c <tcp_process+0x59c>)
 801765e:	681b      	ldr	r3, [r3, #0]
 8017660:	429a      	cmp	r2, r3
 8017662:	f040 8159 	bne.w	8017918 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8017666:	6878      	ldr	r0, [r7, #4]
 8017668:	f002 f9b2 	bl	80199d0 <tcp_rexmit>
      break;
 801766c:	e154      	b.n	8017918 <tcp_process+0x7a8>
 801766e:	e153      	b.n	8017918 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8017670:	6878      	ldr	r0, [r7, #4]
 8017672:	f000 fa71 	bl	8017b58 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8017676:	4b2d      	ldr	r3, [pc, #180]	@ (801772c <tcp_process+0x5bc>)
 8017678:	781b      	ldrb	r3, [r3, #0]
 801767a:	f003 0320 	and.w	r3, r3, #32
 801767e:	2b00      	cmp	r3, #0
 8017680:	f000 814c 	beq.w	801791c <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8017684:	687b      	ldr	r3, [r7, #4]
 8017686:	8b5b      	ldrh	r3, [r3, #26]
 8017688:	f043 0302 	orr.w	r3, r3, #2
 801768c:	b29a      	uxth	r2, r3
 801768e:	687b      	ldr	r3, [r7, #4]
 8017690:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8017692:	687b      	ldr	r3, [r7, #4]
 8017694:	2207      	movs	r2, #7
 8017696:	751a      	strb	r2, [r3, #20]
      }
      break;
 8017698:	e140      	b.n	801791c <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801769a:	6878      	ldr	r0, [r7, #4]
 801769c:	f000 fa5c 	bl	8017b58 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80176a0:	4b22      	ldr	r3, [pc, #136]	@ (801772c <tcp_process+0x5bc>)
 80176a2:	781b      	ldrb	r3, [r3, #0]
 80176a4:	f003 0320 	and.w	r3, r3, #32
 80176a8:	2b00      	cmp	r3, #0
 80176aa:	d071      	beq.n	8017790 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80176ac:	4b14      	ldr	r3, [pc, #80]	@ (8017700 <tcp_process+0x590>)
 80176ae:	781b      	ldrb	r3, [r3, #0]
 80176b0:	f003 0310 	and.w	r3, r3, #16
 80176b4:	2b00      	cmp	r3, #0
 80176b6:	d060      	beq.n	801777a <tcp_process+0x60a>
 80176b8:	687b      	ldr	r3, [r7, #4]
 80176ba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80176bc:	4b11      	ldr	r3, [pc, #68]	@ (8017704 <tcp_process+0x594>)
 80176be:	681b      	ldr	r3, [r3, #0]
 80176c0:	429a      	cmp	r2, r3
 80176c2:	d15a      	bne.n	801777a <tcp_process+0x60a>
            pcb->unsent == NULL) {
 80176c4:	687b      	ldr	r3, [r7, #4]
 80176c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80176c8:	2b00      	cmp	r3, #0
 80176ca:	d156      	bne.n	801777a <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 80176cc:	687b      	ldr	r3, [r7, #4]
 80176ce:	8b5b      	ldrh	r3, [r3, #26]
 80176d0:	f043 0302 	orr.w	r3, r3, #2
 80176d4:	b29a      	uxth	r2, r3
 80176d6:	687b      	ldr	r3, [r7, #4]
 80176d8:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 80176da:	6878      	ldr	r0, [r7, #4]
 80176dc:	f7fe fdbc 	bl	8016258 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 80176e0:	4b13      	ldr	r3, [pc, #76]	@ (8017730 <tcp_process+0x5c0>)
 80176e2:	681b      	ldr	r3, [r3, #0]
 80176e4:	687a      	ldr	r2, [r7, #4]
 80176e6:	429a      	cmp	r2, r3
 80176e8:	d105      	bne.n	80176f6 <tcp_process+0x586>
 80176ea:	4b11      	ldr	r3, [pc, #68]	@ (8017730 <tcp_process+0x5c0>)
 80176ec:	681b      	ldr	r3, [r3, #0]
 80176ee:	68db      	ldr	r3, [r3, #12]
 80176f0:	4a0f      	ldr	r2, [pc, #60]	@ (8017730 <tcp_process+0x5c0>)
 80176f2:	6013      	str	r3, [r2, #0]
 80176f4:	e02e      	b.n	8017754 <tcp_process+0x5e4>
 80176f6:	4b0e      	ldr	r3, [pc, #56]	@ (8017730 <tcp_process+0x5c0>)
 80176f8:	681b      	ldr	r3, [r3, #0]
 80176fa:	617b      	str	r3, [r7, #20]
 80176fc:	e027      	b.n	801774e <tcp_process+0x5de>
 80176fe:	bf00      	nop
 8017700:	20027808 	.word	0x20027808
 8017704:	20027800 	.word	0x20027800
 8017708:	20027806 	.word	0x20027806
 801770c:	200277fc 	.word	0x200277fc
 8017710:	200277ec 	.word	0x200277ec
 8017714:	200246d4 	.word	0x200246d4
 8017718:	200246d8 	.word	0x200246d8
 801771c:	0802081c 	.word	0x0802081c
 8017720:	08020abc 	.word	0x08020abc
 8017724:	08020868 	.word	0x08020868
 8017728:	20027804 	.word	0x20027804
 801772c:	20027809 	.word	0x20027809
 8017730:	200277d0 	.word	0x200277d0
 8017734:	697b      	ldr	r3, [r7, #20]
 8017736:	68db      	ldr	r3, [r3, #12]
 8017738:	687a      	ldr	r2, [r7, #4]
 801773a:	429a      	cmp	r2, r3
 801773c:	d104      	bne.n	8017748 <tcp_process+0x5d8>
 801773e:	687b      	ldr	r3, [r7, #4]
 8017740:	68da      	ldr	r2, [r3, #12]
 8017742:	697b      	ldr	r3, [r7, #20]
 8017744:	60da      	str	r2, [r3, #12]
 8017746:	e005      	b.n	8017754 <tcp_process+0x5e4>
 8017748:	697b      	ldr	r3, [r7, #20]
 801774a:	68db      	ldr	r3, [r3, #12]
 801774c:	617b      	str	r3, [r7, #20]
 801774e:	697b      	ldr	r3, [r7, #20]
 8017750:	2b00      	cmp	r3, #0
 8017752:	d1ef      	bne.n	8017734 <tcp_process+0x5c4>
 8017754:	687b      	ldr	r3, [r7, #4]
 8017756:	2200      	movs	r2, #0
 8017758:	60da      	str	r2, [r3, #12]
 801775a:	4b77      	ldr	r3, [pc, #476]	@ (8017938 <tcp_process+0x7c8>)
 801775c:	2201      	movs	r2, #1
 801775e:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8017760:	687b      	ldr	r3, [r7, #4]
 8017762:	220a      	movs	r2, #10
 8017764:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8017766:	4b75      	ldr	r3, [pc, #468]	@ (801793c <tcp_process+0x7cc>)
 8017768:	681a      	ldr	r2, [r3, #0]
 801776a:	687b      	ldr	r3, [r7, #4]
 801776c:	60da      	str	r2, [r3, #12]
 801776e:	4a73      	ldr	r2, [pc, #460]	@ (801793c <tcp_process+0x7cc>)
 8017770:	687b      	ldr	r3, [r7, #4]
 8017772:	6013      	str	r3, [r2, #0]
 8017774:	f002 fcf4 	bl	801a160 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8017778:	e0d2      	b.n	8017920 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 801777a:	687b      	ldr	r3, [r7, #4]
 801777c:	8b5b      	ldrh	r3, [r3, #26]
 801777e:	f043 0302 	orr.w	r3, r3, #2
 8017782:	b29a      	uxth	r2, r3
 8017784:	687b      	ldr	r3, [r7, #4]
 8017786:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8017788:	687b      	ldr	r3, [r7, #4]
 801778a:	2208      	movs	r2, #8
 801778c:	751a      	strb	r2, [r3, #20]
      break;
 801778e:	e0c7      	b.n	8017920 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017790:	4b6b      	ldr	r3, [pc, #428]	@ (8017940 <tcp_process+0x7d0>)
 8017792:	781b      	ldrb	r3, [r3, #0]
 8017794:	f003 0310 	and.w	r3, r3, #16
 8017798:	2b00      	cmp	r3, #0
 801779a:	f000 80c1 	beq.w	8017920 <tcp_process+0x7b0>
 801779e:	687b      	ldr	r3, [r7, #4]
 80177a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80177a2:	4b68      	ldr	r3, [pc, #416]	@ (8017944 <tcp_process+0x7d4>)
 80177a4:	681b      	ldr	r3, [r3, #0]
 80177a6:	429a      	cmp	r2, r3
 80177a8:	f040 80ba 	bne.w	8017920 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 80177ac:	687b      	ldr	r3, [r7, #4]
 80177ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80177b0:	2b00      	cmp	r3, #0
 80177b2:	f040 80b5 	bne.w	8017920 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 80177b6:	687b      	ldr	r3, [r7, #4]
 80177b8:	2206      	movs	r2, #6
 80177ba:	751a      	strb	r2, [r3, #20]
      break;
 80177bc:	e0b0      	b.n	8017920 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 80177be:	6878      	ldr	r0, [r7, #4]
 80177c0:	f000 f9ca 	bl	8017b58 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80177c4:	4b60      	ldr	r3, [pc, #384]	@ (8017948 <tcp_process+0x7d8>)
 80177c6:	781b      	ldrb	r3, [r3, #0]
 80177c8:	f003 0320 	and.w	r3, r3, #32
 80177cc:	2b00      	cmp	r3, #0
 80177ce:	f000 80a9 	beq.w	8017924 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 80177d2:	687b      	ldr	r3, [r7, #4]
 80177d4:	8b5b      	ldrh	r3, [r3, #26]
 80177d6:	f043 0302 	orr.w	r3, r3, #2
 80177da:	b29a      	uxth	r2, r3
 80177dc:	687b      	ldr	r3, [r7, #4]
 80177de:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 80177e0:	6878      	ldr	r0, [r7, #4]
 80177e2:	f7fe fd39 	bl	8016258 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80177e6:	4b59      	ldr	r3, [pc, #356]	@ (801794c <tcp_process+0x7dc>)
 80177e8:	681b      	ldr	r3, [r3, #0]
 80177ea:	687a      	ldr	r2, [r7, #4]
 80177ec:	429a      	cmp	r2, r3
 80177ee:	d105      	bne.n	80177fc <tcp_process+0x68c>
 80177f0:	4b56      	ldr	r3, [pc, #344]	@ (801794c <tcp_process+0x7dc>)
 80177f2:	681b      	ldr	r3, [r3, #0]
 80177f4:	68db      	ldr	r3, [r3, #12]
 80177f6:	4a55      	ldr	r2, [pc, #340]	@ (801794c <tcp_process+0x7dc>)
 80177f8:	6013      	str	r3, [r2, #0]
 80177fa:	e013      	b.n	8017824 <tcp_process+0x6b4>
 80177fc:	4b53      	ldr	r3, [pc, #332]	@ (801794c <tcp_process+0x7dc>)
 80177fe:	681b      	ldr	r3, [r3, #0]
 8017800:	613b      	str	r3, [r7, #16]
 8017802:	e00c      	b.n	801781e <tcp_process+0x6ae>
 8017804:	693b      	ldr	r3, [r7, #16]
 8017806:	68db      	ldr	r3, [r3, #12]
 8017808:	687a      	ldr	r2, [r7, #4]
 801780a:	429a      	cmp	r2, r3
 801780c:	d104      	bne.n	8017818 <tcp_process+0x6a8>
 801780e:	687b      	ldr	r3, [r7, #4]
 8017810:	68da      	ldr	r2, [r3, #12]
 8017812:	693b      	ldr	r3, [r7, #16]
 8017814:	60da      	str	r2, [r3, #12]
 8017816:	e005      	b.n	8017824 <tcp_process+0x6b4>
 8017818:	693b      	ldr	r3, [r7, #16]
 801781a:	68db      	ldr	r3, [r3, #12]
 801781c:	613b      	str	r3, [r7, #16]
 801781e:	693b      	ldr	r3, [r7, #16]
 8017820:	2b00      	cmp	r3, #0
 8017822:	d1ef      	bne.n	8017804 <tcp_process+0x694>
 8017824:	687b      	ldr	r3, [r7, #4]
 8017826:	2200      	movs	r2, #0
 8017828:	60da      	str	r2, [r3, #12]
 801782a:	4b43      	ldr	r3, [pc, #268]	@ (8017938 <tcp_process+0x7c8>)
 801782c:	2201      	movs	r2, #1
 801782e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8017830:	687b      	ldr	r3, [r7, #4]
 8017832:	220a      	movs	r2, #10
 8017834:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8017836:	4b41      	ldr	r3, [pc, #260]	@ (801793c <tcp_process+0x7cc>)
 8017838:	681a      	ldr	r2, [r3, #0]
 801783a:	687b      	ldr	r3, [r7, #4]
 801783c:	60da      	str	r2, [r3, #12]
 801783e:	4a3f      	ldr	r2, [pc, #252]	@ (801793c <tcp_process+0x7cc>)
 8017840:	687b      	ldr	r3, [r7, #4]
 8017842:	6013      	str	r3, [r2, #0]
 8017844:	f002 fc8c 	bl	801a160 <tcp_timer_needed>
      }
      break;
 8017848:	e06c      	b.n	8017924 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 801784a:	6878      	ldr	r0, [r7, #4]
 801784c:	f000 f984 	bl	8017b58 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8017850:	4b3b      	ldr	r3, [pc, #236]	@ (8017940 <tcp_process+0x7d0>)
 8017852:	781b      	ldrb	r3, [r3, #0]
 8017854:	f003 0310 	and.w	r3, r3, #16
 8017858:	2b00      	cmp	r3, #0
 801785a:	d065      	beq.n	8017928 <tcp_process+0x7b8>
 801785c:	687b      	ldr	r3, [r7, #4]
 801785e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017860:	4b38      	ldr	r3, [pc, #224]	@ (8017944 <tcp_process+0x7d4>)
 8017862:	681b      	ldr	r3, [r3, #0]
 8017864:	429a      	cmp	r2, r3
 8017866:	d15f      	bne.n	8017928 <tcp_process+0x7b8>
 8017868:	687b      	ldr	r3, [r7, #4]
 801786a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801786c:	2b00      	cmp	r3, #0
 801786e:	d15b      	bne.n	8017928 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8017870:	6878      	ldr	r0, [r7, #4]
 8017872:	f7fe fcf1 	bl	8016258 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8017876:	4b35      	ldr	r3, [pc, #212]	@ (801794c <tcp_process+0x7dc>)
 8017878:	681b      	ldr	r3, [r3, #0]
 801787a:	687a      	ldr	r2, [r7, #4]
 801787c:	429a      	cmp	r2, r3
 801787e:	d105      	bne.n	801788c <tcp_process+0x71c>
 8017880:	4b32      	ldr	r3, [pc, #200]	@ (801794c <tcp_process+0x7dc>)
 8017882:	681b      	ldr	r3, [r3, #0]
 8017884:	68db      	ldr	r3, [r3, #12]
 8017886:	4a31      	ldr	r2, [pc, #196]	@ (801794c <tcp_process+0x7dc>)
 8017888:	6013      	str	r3, [r2, #0]
 801788a:	e013      	b.n	80178b4 <tcp_process+0x744>
 801788c:	4b2f      	ldr	r3, [pc, #188]	@ (801794c <tcp_process+0x7dc>)
 801788e:	681b      	ldr	r3, [r3, #0]
 8017890:	60fb      	str	r3, [r7, #12]
 8017892:	e00c      	b.n	80178ae <tcp_process+0x73e>
 8017894:	68fb      	ldr	r3, [r7, #12]
 8017896:	68db      	ldr	r3, [r3, #12]
 8017898:	687a      	ldr	r2, [r7, #4]
 801789a:	429a      	cmp	r2, r3
 801789c:	d104      	bne.n	80178a8 <tcp_process+0x738>
 801789e:	687b      	ldr	r3, [r7, #4]
 80178a0:	68da      	ldr	r2, [r3, #12]
 80178a2:	68fb      	ldr	r3, [r7, #12]
 80178a4:	60da      	str	r2, [r3, #12]
 80178a6:	e005      	b.n	80178b4 <tcp_process+0x744>
 80178a8:	68fb      	ldr	r3, [r7, #12]
 80178aa:	68db      	ldr	r3, [r3, #12]
 80178ac:	60fb      	str	r3, [r7, #12]
 80178ae:	68fb      	ldr	r3, [r7, #12]
 80178b0:	2b00      	cmp	r3, #0
 80178b2:	d1ef      	bne.n	8017894 <tcp_process+0x724>
 80178b4:	687b      	ldr	r3, [r7, #4]
 80178b6:	2200      	movs	r2, #0
 80178b8:	60da      	str	r2, [r3, #12]
 80178ba:	4b1f      	ldr	r3, [pc, #124]	@ (8017938 <tcp_process+0x7c8>)
 80178bc:	2201      	movs	r2, #1
 80178be:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80178c0:	687b      	ldr	r3, [r7, #4]
 80178c2:	220a      	movs	r2, #10
 80178c4:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80178c6:	4b1d      	ldr	r3, [pc, #116]	@ (801793c <tcp_process+0x7cc>)
 80178c8:	681a      	ldr	r2, [r3, #0]
 80178ca:	687b      	ldr	r3, [r7, #4]
 80178cc:	60da      	str	r2, [r3, #12]
 80178ce:	4a1b      	ldr	r2, [pc, #108]	@ (801793c <tcp_process+0x7cc>)
 80178d0:	687b      	ldr	r3, [r7, #4]
 80178d2:	6013      	str	r3, [r2, #0]
 80178d4:	f002 fc44 	bl	801a160 <tcp_timer_needed>
      }
      break;
 80178d8:	e026      	b.n	8017928 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 80178da:	6878      	ldr	r0, [r7, #4]
 80178dc:	f000 f93c 	bl	8017b58 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80178e0:	4b17      	ldr	r3, [pc, #92]	@ (8017940 <tcp_process+0x7d0>)
 80178e2:	781b      	ldrb	r3, [r3, #0]
 80178e4:	f003 0310 	and.w	r3, r3, #16
 80178e8:	2b00      	cmp	r3, #0
 80178ea:	d01f      	beq.n	801792c <tcp_process+0x7bc>
 80178ec:	687b      	ldr	r3, [r7, #4]
 80178ee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80178f0:	4b14      	ldr	r3, [pc, #80]	@ (8017944 <tcp_process+0x7d4>)
 80178f2:	681b      	ldr	r3, [r3, #0]
 80178f4:	429a      	cmp	r2, r3
 80178f6:	d119      	bne.n	801792c <tcp_process+0x7bc>
 80178f8:	687b      	ldr	r3, [r7, #4]
 80178fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80178fc:	2b00      	cmp	r3, #0
 80178fe:	d115      	bne.n	801792c <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8017900:	4b11      	ldr	r3, [pc, #68]	@ (8017948 <tcp_process+0x7d8>)
 8017902:	781b      	ldrb	r3, [r3, #0]
 8017904:	f043 0310 	orr.w	r3, r3, #16
 8017908:	b2da      	uxtb	r2, r3
 801790a:	4b0f      	ldr	r3, [pc, #60]	@ (8017948 <tcp_process+0x7d8>)
 801790c:	701a      	strb	r2, [r3, #0]
      }
      break;
 801790e:	e00d      	b.n	801792c <tcp_process+0x7bc>
    default:
      break;
 8017910:	bf00      	nop
 8017912:	e00c      	b.n	801792e <tcp_process+0x7be>
      break;
 8017914:	bf00      	nop
 8017916:	e00a      	b.n	801792e <tcp_process+0x7be>
      break;
 8017918:	bf00      	nop
 801791a:	e008      	b.n	801792e <tcp_process+0x7be>
      break;
 801791c:	bf00      	nop
 801791e:	e006      	b.n	801792e <tcp_process+0x7be>
      break;
 8017920:	bf00      	nop
 8017922:	e004      	b.n	801792e <tcp_process+0x7be>
      break;
 8017924:	bf00      	nop
 8017926:	e002      	b.n	801792e <tcp_process+0x7be>
      break;
 8017928:	bf00      	nop
 801792a:	e000      	b.n	801792e <tcp_process+0x7be>
      break;
 801792c:	bf00      	nop
  }
  return ERR_OK;
 801792e:	2300      	movs	r3, #0
}
 8017930:	4618      	mov	r0, r3
 8017932:	3724      	adds	r7, #36	@ 0x24
 8017934:	46bd      	mov	sp, r7
 8017936:	bd90      	pop	{r4, r7, pc}
 8017938:	200277d8 	.word	0x200277d8
 801793c:	200277d4 	.word	0x200277d4
 8017940:	20027808 	.word	0x20027808
 8017944:	20027800 	.word	0x20027800
 8017948:	20027809 	.word	0x20027809
 801794c:	200277d0 	.word	0x200277d0

08017950 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8017950:	b590      	push	{r4, r7, lr}
 8017952:	b085      	sub	sp, #20
 8017954:	af00      	add	r7, sp, #0
 8017956:	6078      	str	r0, [r7, #4]
 8017958:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801795a:	687b      	ldr	r3, [r7, #4]
 801795c:	2b00      	cmp	r3, #0
 801795e:	d106      	bne.n	801796e <tcp_oos_insert_segment+0x1e>
 8017960:	4b3b      	ldr	r3, [pc, #236]	@ (8017a50 <tcp_oos_insert_segment+0x100>)
 8017962:	f240 421f 	movw	r2, #1055	@ 0x41f
 8017966:	493b      	ldr	r1, [pc, #236]	@ (8017a54 <tcp_oos_insert_segment+0x104>)
 8017968:	483b      	ldr	r0, [pc, #236]	@ (8017a58 <tcp_oos_insert_segment+0x108>)
 801796a:	f006 fd6d 	bl	801e448 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801796e:	687b      	ldr	r3, [r7, #4]
 8017970:	68db      	ldr	r3, [r3, #12]
 8017972:	899b      	ldrh	r3, [r3, #12]
 8017974:	b29b      	uxth	r3, r3
 8017976:	4618      	mov	r0, r3
 8017978:	f7fb fc02 	bl	8013180 <lwip_htons>
 801797c:	4603      	mov	r3, r0
 801797e:	b2db      	uxtb	r3, r3
 8017980:	f003 0301 	and.w	r3, r3, #1
 8017984:	2b00      	cmp	r3, #0
 8017986:	d028      	beq.n	80179da <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8017988:	6838      	ldr	r0, [r7, #0]
 801798a:	f7fe fa63 	bl	8015e54 <tcp_segs_free>
    next = NULL;
 801798e:	2300      	movs	r3, #0
 8017990:	603b      	str	r3, [r7, #0]
 8017992:	e056      	b.n	8017a42 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8017994:	683b      	ldr	r3, [r7, #0]
 8017996:	68db      	ldr	r3, [r3, #12]
 8017998:	899b      	ldrh	r3, [r3, #12]
 801799a:	b29b      	uxth	r3, r3
 801799c:	4618      	mov	r0, r3
 801799e:	f7fb fbef 	bl	8013180 <lwip_htons>
 80179a2:	4603      	mov	r3, r0
 80179a4:	b2db      	uxtb	r3, r3
 80179a6:	f003 0301 	and.w	r3, r3, #1
 80179aa:	2b00      	cmp	r3, #0
 80179ac:	d00d      	beq.n	80179ca <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80179ae:	687b      	ldr	r3, [r7, #4]
 80179b0:	68db      	ldr	r3, [r3, #12]
 80179b2:	899b      	ldrh	r3, [r3, #12]
 80179b4:	b29c      	uxth	r4, r3
 80179b6:	2001      	movs	r0, #1
 80179b8:	f7fb fbe2 	bl	8013180 <lwip_htons>
 80179bc:	4603      	mov	r3, r0
 80179be:	461a      	mov	r2, r3
 80179c0:	687b      	ldr	r3, [r7, #4]
 80179c2:	68db      	ldr	r3, [r3, #12]
 80179c4:	4322      	orrs	r2, r4
 80179c6:	b292      	uxth	r2, r2
 80179c8:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80179ca:	683b      	ldr	r3, [r7, #0]
 80179cc:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80179ce:	683b      	ldr	r3, [r7, #0]
 80179d0:	681b      	ldr	r3, [r3, #0]
 80179d2:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80179d4:	68f8      	ldr	r0, [r7, #12]
 80179d6:	f7fe fa52 	bl	8015e7e <tcp_seg_free>
    while (next &&
 80179da:	683b      	ldr	r3, [r7, #0]
 80179dc:	2b00      	cmp	r3, #0
 80179de:	d00e      	beq.n	80179fe <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80179e0:	687b      	ldr	r3, [r7, #4]
 80179e2:	891b      	ldrh	r3, [r3, #8]
 80179e4:	461a      	mov	r2, r3
 80179e6:	4b1d      	ldr	r3, [pc, #116]	@ (8017a5c <tcp_oos_insert_segment+0x10c>)
 80179e8:	681b      	ldr	r3, [r3, #0]
 80179ea:	441a      	add	r2, r3
 80179ec:	683b      	ldr	r3, [r7, #0]
 80179ee:	68db      	ldr	r3, [r3, #12]
 80179f0:	685b      	ldr	r3, [r3, #4]
 80179f2:	6839      	ldr	r1, [r7, #0]
 80179f4:	8909      	ldrh	r1, [r1, #8]
 80179f6:	440b      	add	r3, r1
 80179f8:	1ad3      	subs	r3, r2, r3
    while (next &&
 80179fa:	2b00      	cmp	r3, #0
 80179fc:	daca      	bge.n	8017994 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80179fe:	683b      	ldr	r3, [r7, #0]
 8017a00:	2b00      	cmp	r3, #0
 8017a02:	d01e      	beq.n	8017a42 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8017a04:	687b      	ldr	r3, [r7, #4]
 8017a06:	891b      	ldrh	r3, [r3, #8]
 8017a08:	461a      	mov	r2, r3
 8017a0a:	4b14      	ldr	r3, [pc, #80]	@ (8017a5c <tcp_oos_insert_segment+0x10c>)
 8017a0c:	681b      	ldr	r3, [r3, #0]
 8017a0e:	441a      	add	r2, r3
 8017a10:	683b      	ldr	r3, [r7, #0]
 8017a12:	68db      	ldr	r3, [r3, #12]
 8017a14:	685b      	ldr	r3, [r3, #4]
 8017a16:	1ad3      	subs	r3, r2, r3
    if (next &&
 8017a18:	2b00      	cmp	r3, #0
 8017a1a:	dd12      	ble.n	8017a42 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8017a1c:	683b      	ldr	r3, [r7, #0]
 8017a1e:	68db      	ldr	r3, [r3, #12]
 8017a20:	685b      	ldr	r3, [r3, #4]
 8017a22:	b29a      	uxth	r2, r3
 8017a24:	4b0d      	ldr	r3, [pc, #52]	@ (8017a5c <tcp_oos_insert_segment+0x10c>)
 8017a26:	681b      	ldr	r3, [r3, #0]
 8017a28:	b29b      	uxth	r3, r3
 8017a2a:	1ad3      	subs	r3, r2, r3
 8017a2c:	b29a      	uxth	r2, r3
 8017a2e:	687b      	ldr	r3, [r7, #4]
 8017a30:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8017a32:	687b      	ldr	r3, [r7, #4]
 8017a34:	685a      	ldr	r2, [r3, #4]
 8017a36:	687b      	ldr	r3, [r7, #4]
 8017a38:	891b      	ldrh	r3, [r3, #8]
 8017a3a:	4619      	mov	r1, r3
 8017a3c:	4610      	mov	r0, r2
 8017a3e:	f7fc fe07 	bl	8014650 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8017a42:	687b      	ldr	r3, [r7, #4]
 8017a44:	683a      	ldr	r2, [r7, #0]
 8017a46:	601a      	str	r2, [r3, #0]
}
 8017a48:	bf00      	nop
 8017a4a:	3714      	adds	r7, #20
 8017a4c:	46bd      	mov	sp, r7
 8017a4e:	bd90      	pop	{r4, r7, pc}
 8017a50:	0802081c 	.word	0x0802081c
 8017a54:	08020adc 	.word	0x08020adc
 8017a58:	08020868 	.word	0x08020868
 8017a5c:	200277fc 	.word	0x200277fc

08017a60 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8017a60:	b5b0      	push	{r4, r5, r7, lr}
 8017a62:	b086      	sub	sp, #24
 8017a64:	af00      	add	r7, sp, #0
 8017a66:	60f8      	str	r0, [r7, #12]
 8017a68:	60b9      	str	r1, [r7, #8]
 8017a6a:	607a      	str	r2, [r7, #4]
 8017a6c:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8017a6e:	e03e      	b.n	8017aee <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8017a70:	68bb      	ldr	r3, [r7, #8]
 8017a72:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8017a74:	68bb      	ldr	r3, [r7, #8]
 8017a76:	681b      	ldr	r3, [r3, #0]
 8017a78:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8017a7a:	697b      	ldr	r3, [r7, #20]
 8017a7c:	685b      	ldr	r3, [r3, #4]
 8017a7e:	4618      	mov	r0, r3
 8017a80:	f7fc fffa 	bl	8014a78 <pbuf_clen>
 8017a84:	4603      	mov	r3, r0
 8017a86:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8017a88:	68fb      	ldr	r3, [r7, #12]
 8017a8a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017a8e:	8a7a      	ldrh	r2, [r7, #18]
 8017a90:	429a      	cmp	r2, r3
 8017a92:	d906      	bls.n	8017aa2 <tcp_free_acked_segments+0x42>
 8017a94:	4b2a      	ldr	r3, [pc, #168]	@ (8017b40 <tcp_free_acked_segments+0xe0>)
 8017a96:	f240 4257 	movw	r2, #1111	@ 0x457
 8017a9a:	492a      	ldr	r1, [pc, #168]	@ (8017b44 <tcp_free_acked_segments+0xe4>)
 8017a9c:	482a      	ldr	r0, [pc, #168]	@ (8017b48 <tcp_free_acked_segments+0xe8>)
 8017a9e:	f006 fcd3 	bl	801e448 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8017aa2:	68fb      	ldr	r3, [r7, #12]
 8017aa4:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 8017aa8:	8a7b      	ldrh	r3, [r7, #18]
 8017aaa:	1ad3      	subs	r3, r2, r3
 8017aac:	b29a      	uxth	r2, r3
 8017aae:	68fb      	ldr	r3, [r7, #12]
 8017ab0:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8017ab4:	697b      	ldr	r3, [r7, #20]
 8017ab6:	891a      	ldrh	r2, [r3, #8]
 8017ab8:	4b24      	ldr	r3, [pc, #144]	@ (8017b4c <tcp_free_acked_segments+0xec>)
 8017aba:	881b      	ldrh	r3, [r3, #0]
 8017abc:	4413      	add	r3, r2
 8017abe:	b29a      	uxth	r2, r3
 8017ac0:	4b22      	ldr	r3, [pc, #136]	@ (8017b4c <tcp_free_acked_segments+0xec>)
 8017ac2:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8017ac4:	6978      	ldr	r0, [r7, #20]
 8017ac6:	f7fe f9da 	bl	8015e7e <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8017aca:	68fb      	ldr	r3, [r7, #12]
 8017acc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017ad0:	2b00      	cmp	r3, #0
 8017ad2:	d00c      	beq.n	8017aee <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8017ad4:	68bb      	ldr	r3, [r7, #8]
 8017ad6:	2b00      	cmp	r3, #0
 8017ad8:	d109      	bne.n	8017aee <tcp_free_acked_segments+0x8e>
 8017ada:	683b      	ldr	r3, [r7, #0]
 8017adc:	2b00      	cmp	r3, #0
 8017ade:	d106      	bne.n	8017aee <tcp_free_acked_segments+0x8e>
 8017ae0:	4b17      	ldr	r3, [pc, #92]	@ (8017b40 <tcp_free_acked_segments+0xe0>)
 8017ae2:	f240 4261 	movw	r2, #1121	@ 0x461
 8017ae6:	491a      	ldr	r1, [pc, #104]	@ (8017b50 <tcp_free_acked_segments+0xf0>)
 8017ae8:	4817      	ldr	r0, [pc, #92]	@ (8017b48 <tcp_free_acked_segments+0xe8>)
 8017aea:	f006 fcad 	bl	801e448 <iprintf>
  while (seg_list != NULL &&
 8017aee:	68bb      	ldr	r3, [r7, #8]
 8017af0:	2b00      	cmp	r3, #0
 8017af2:	d020      	beq.n	8017b36 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8017af4:	68bb      	ldr	r3, [r7, #8]
 8017af6:	68db      	ldr	r3, [r3, #12]
 8017af8:	685b      	ldr	r3, [r3, #4]
 8017afa:	4618      	mov	r0, r3
 8017afc:	f7fb fb56 	bl	80131ac <lwip_htonl>
 8017b00:	4604      	mov	r4, r0
 8017b02:	68bb      	ldr	r3, [r7, #8]
 8017b04:	891b      	ldrh	r3, [r3, #8]
 8017b06:	461d      	mov	r5, r3
 8017b08:	68bb      	ldr	r3, [r7, #8]
 8017b0a:	68db      	ldr	r3, [r3, #12]
 8017b0c:	899b      	ldrh	r3, [r3, #12]
 8017b0e:	b29b      	uxth	r3, r3
 8017b10:	4618      	mov	r0, r3
 8017b12:	f7fb fb35 	bl	8013180 <lwip_htons>
 8017b16:	4603      	mov	r3, r0
 8017b18:	b2db      	uxtb	r3, r3
 8017b1a:	f003 0303 	and.w	r3, r3, #3
 8017b1e:	2b00      	cmp	r3, #0
 8017b20:	d001      	beq.n	8017b26 <tcp_free_acked_segments+0xc6>
 8017b22:	2301      	movs	r3, #1
 8017b24:	e000      	b.n	8017b28 <tcp_free_acked_segments+0xc8>
 8017b26:	2300      	movs	r3, #0
 8017b28:	442b      	add	r3, r5
 8017b2a:	18e2      	adds	r2, r4, r3
 8017b2c:	4b09      	ldr	r3, [pc, #36]	@ (8017b54 <tcp_free_acked_segments+0xf4>)
 8017b2e:	681b      	ldr	r3, [r3, #0]
 8017b30:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8017b32:	2b00      	cmp	r3, #0
 8017b34:	dd9c      	ble.n	8017a70 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8017b36:	68bb      	ldr	r3, [r7, #8]
}
 8017b38:	4618      	mov	r0, r3
 8017b3a:	3718      	adds	r7, #24
 8017b3c:	46bd      	mov	sp, r7
 8017b3e:	bdb0      	pop	{r4, r5, r7, pc}
 8017b40:	0802081c 	.word	0x0802081c
 8017b44:	08020b04 	.word	0x08020b04
 8017b48:	08020868 	.word	0x08020868
 8017b4c:	20027804 	.word	0x20027804
 8017b50:	08020b2c 	.word	0x08020b2c
 8017b54:	20027800 	.word	0x20027800

08017b58 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8017b58:	b5b0      	push	{r4, r5, r7, lr}
 8017b5a:	b094      	sub	sp, #80	@ 0x50
 8017b5c:	af00      	add	r7, sp, #0
 8017b5e:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8017b60:	2300      	movs	r3, #0
 8017b62:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8017b64:	687b      	ldr	r3, [r7, #4]
 8017b66:	2b00      	cmp	r3, #0
 8017b68:	d106      	bne.n	8017b78 <tcp_receive+0x20>
 8017b6a:	4b91      	ldr	r3, [pc, #580]	@ (8017db0 <tcp_receive+0x258>)
 8017b6c:	f240 427b 	movw	r2, #1147	@ 0x47b
 8017b70:	4990      	ldr	r1, [pc, #576]	@ (8017db4 <tcp_receive+0x25c>)
 8017b72:	4891      	ldr	r0, [pc, #580]	@ (8017db8 <tcp_receive+0x260>)
 8017b74:	f006 fc68 	bl	801e448 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8017b78:	687b      	ldr	r3, [r7, #4]
 8017b7a:	7d1b      	ldrb	r3, [r3, #20]
 8017b7c:	2b03      	cmp	r3, #3
 8017b7e:	d806      	bhi.n	8017b8e <tcp_receive+0x36>
 8017b80:	4b8b      	ldr	r3, [pc, #556]	@ (8017db0 <tcp_receive+0x258>)
 8017b82:	f240 427c 	movw	r2, #1148	@ 0x47c
 8017b86:	498d      	ldr	r1, [pc, #564]	@ (8017dbc <tcp_receive+0x264>)
 8017b88:	488b      	ldr	r0, [pc, #556]	@ (8017db8 <tcp_receive+0x260>)
 8017b8a:	f006 fc5d 	bl	801e448 <iprintf>

  if (flags & TCP_ACK) {
 8017b8e:	4b8c      	ldr	r3, [pc, #560]	@ (8017dc0 <tcp_receive+0x268>)
 8017b90:	781b      	ldrb	r3, [r3, #0]
 8017b92:	f003 0310 	and.w	r3, r3, #16
 8017b96:	2b00      	cmp	r3, #0
 8017b98:	f000 8264 	beq.w	8018064 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8017b9c:	687b      	ldr	r3, [r7, #4]
 8017b9e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8017ba2:	461a      	mov	r2, r3
 8017ba4:	687b      	ldr	r3, [r7, #4]
 8017ba6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017ba8:	4413      	add	r3, r2
 8017baa:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8017bac:	687b      	ldr	r3, [r7, #4]
 8017bae:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8017bb0:	4b84      	ldr	r3, [pc, #528]	@ (8017dc4 <tcp_receive+0x26c>)
 8017bb2:	681b      	ldr	r3, [r3, #0]
 8017bb4:	1ad3      	subs	r3, r2, r3
 8017bb6:	2b00      	cmp	r3, #0
 8017bb8:	db1b      	blt.n	8017bf2 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017bba:	687b      	ldr	r3, [r7, #4]
 8017bbc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8017bbe:	4b81      	ldr	r3, [pc, #516]	@ (8017dc4 <tcp_receive+0x26c>)
 8017bc0:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8017bc2:	429a      	cmp	r2, r3
 8017bc4:	d106      	bne.n	8017bd4 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017bc6:	687b      	ldr	r3, [r7, #4]
 8017bc8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8017bca:	4b7f      	ldr	r3, [pc, #508]	@ (8017dc8 <tcp_receive+0x270>)
 8017bcc:	681b      	ldr	r3, [r3, #0]
 8017bce:	1ad3      	subs	r3, r2, r3
 8017bd0:	2b00      	cmp	r3, #0
 8017bd2:	db0e      	blt.n	8017bf2 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8017bd4:	687b      	ldr	r3, [r7, #4]
 8017bd6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8017bd8:	4b7b      	ldr	r3, [pc, #492]	@ (8017dc8 <tcp_receive+0x270>)
 8017bda:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017bdc:	429a      	cmp	r2, r3
 8017bde:	d125      	bne.n	8017c2c <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8017be0:	4b7a      	ldr	r3, [pc, #488]	@ (8017dcc <tcp_receive+0x274>)
 8017be2:	681b      	ldr	r3, [r3, #0]
 8017be4:	89db      	ldrh	r3, [r3, #14]
 8017be6:	b29a      	uxth	r2, r3
 8017be8:	687b      	ldr	r3, [r7, #4]
 8017bea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8017bee:	429a      	cmp	r2, r3
 8017bf0:	d91c      	bls.n	8017c2c <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8017bf2:	4b76      	ldr	r3, [pc, #472]	@ (8017dcc <tcp_receive+0x274>)
 8017bf4:	681b      	ldr	r3, [r3, #0]
 8017bf6:	89db      	ldrh	r3, [r3, #14]
 8017bf8:	b29a      	uxth	r2, r3
 8017bfa:	687b      	ldr	r3, [r7, #4]
 8017bfc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8017c00:	687b      	ldr	r3, [r7, #4]
 8017c02:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8017c06:	687b      	ldr	r3, [r7, #4]
 8017c08:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8017c0c:	429a      	cmp	r2, r3
 8017c0e:	d205      	bcs.n	8017c1c <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8017c10:	687b      	ldr	r3, [r7, #4]
 8017c12:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8017c16:	687b      	ldr	r3, [r7, #4]
 8017c18:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8017c1c:	4b69      	ldr	r3, [pc, #420]	@ (8017dc4 <tcp_receive+0x26c>)
 8017c1e:	681a      	ldr	r2, [r3, #0]
 8017c20:	687b      	ldr	r3, [r7, #4]
 8017c22:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8017c24:	4b68      	ldr	r3, [pc, #416]	@ (8017dc8 <tcp_receive+0x270>)
 8017c26:	681a      	ldr	r2, [r3, #0]
 8017c28:	687b      	ldr	r3, [r7, #4]
 8017c2a:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8017c2c:	4b66      	ldr	r3, [pc, #408]	@ (8017dc8 <tcp_receive+0x270>)
 8017c2e:	681a      	ldr	r2, [r3, #0]
 8017c30:	687b      	ldr	r3, [r7, #4]
 8017c32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017c34:	1ad3      	subs	r3, r2, r3
 8017c36:	2b00      	cmp	r3, #0
 8017c38:	dc58      	bgt.n	8017cec <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8017c3a:	4b65      	ldr	r3, [pc, #404]	@ (8017dd0 <tcp_receive+0x278>)
 8017c3c:	881b      	ldrh	r3, [r3, #0]
 8017c3e:	2b00      	cmp	r3, #0
 8017c40:	d14b      	bne.n	8017cda <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8017c42:	687b      	ldr	r3, [r7, #4]
 8017c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017c46:	687a      	ldr	r2, [r7, #4]
 8017c48:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 8017c4c:	4413      	add	r3, r2
 8017c4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017c50:	429a      	cmp	r2, r3
 8017c52:	d142      	bne.n	8017cda <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8017c54:	687b      	ldr	r3, [r7, #4]
 8017c56:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8017c5a:	2b00      	cmp	r3, #0
 8017c5c:	db3d      	blt.n	8017cda <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8017c5e:	687b      	ldr	r3, [r7, #4]
 8017c60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017c62:	4b59      	ldr	r3, [pc, #356]	@ (8017dc8 <tcp_receive+0x270>)
 8017c64:	681b      	ldr	r3, [r3, #0]
 8017c66:	429a      	cmp	r2, r3
 8017c68:	d137      	bne.n	8017cda <tcp_receive+0x182>
              found_dupack = 1;
 8017c6a:	2301      	movs	r3, #1
 8017c6c:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8017c6e:	687b      	ldr	r3, [r7, #4]
 8017c70:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017c74:	2bff      	cmp	r3, #255	@ 0xff
 8017c76:	d007      	beq.n	8017c88 <tcp_receive+0x130>
                ++pcb->dupacks;
 8017c78:	687b      	ldr	r3, [r7, #4]
 8017c7a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017c7e:	3301      	adds	r3, #1
 8017c80:	b2da      	uxtb	r2, r3
 8017c82:	687b      	ldr	r3, [r7, #4]
 8017c84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8017c88:	687b      	ldr	r3, [r7, #4]
 8017c8a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017c8e:	2b03      	cmp	r3, #3
 8017c90:	d91b      	bls.n	8017cca <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8017c92:	687b      	ldr	r3, [r7, #4]
 8017c94:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017c98:	687b      	ldr	r3, [r7, #4]
 8017c9a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017c9c:	4413      	add	r3, r2
 8017c9e:	b29a      	uxth	r2, r3
 8017ca0:	687b      	ldr	r3, [r7, #4]
 8017ca2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017ca6:	429a      	cmp	r2, r3
 8017ca8:	d30a      	bcc.n	8017cc0 <tcp_receive+0x168>
 8017caa:	687b      	ldr	r3, [r7, #4]
 8017cac:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017cb0:	687b      	ldr	r3, [r7, #4]
 8017cb2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017cb4:	4413      	add	r3, r2
 8017cb6:	b29a      	uxth	r2, r3
 8017cb8:	687b      	ldr	r3, [r7, #4]
 8017cba:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017cbe:	e004      	b.n	8017cca <tcp_receive+0x172>
 8017cc0:	687b      	ldr	r3, [r7, #4]
 8017cc2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017cc6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017cd0:	2b02      	cmp	r3, #2
 8017cd2:	d902      	bls.n	8017cda <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8017cd4:	6878      	ldr	r0, [r7, #4]
 8017cd6:	f001 fee7 	bl	8019aa8 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8017cda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017cdc:	2b00      	cmp	r3, #0
 8017cde:	f040 8161 	bne.w	8017fa4 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8017ce2:	687b      	ldr	r3, [r7, #4]
 8017ce4:	2200      	movs	r2, #0
 8017ce6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8017cea:	e15b      	b.n	8017fa4 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017cec:	4b36      	ldr	r3, [pc, #216]	@ (8017dc8 <tcp_receive+0x270>)
 8017cee:	681a      	ldr	r2, [r3, #0]
 8017cf0:	687b      	ldr	r3, [r7, #4]
 8017cf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017cf4:	1ad3      	subs	r3, r2, r3
 8017cf6:	3b01      	subs	r3, #1
 8017cf8:	2b00      	cmp	r3, #0
 8017cfa:	f2c0 814e 	blt.w	8017f9a <tcp_receive+0x442>
 8017cfe:	4b32      	ldr	r3, [pc, #200]	@ (8017dc8 <tcp_receive+0x270>)
 8017d00:	681a      	ldr	r2, [r3, #0]
 8017d02:	687b      	ldr	r3, [r7, #4]
 8017d04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017d06:	1ad3      	subs	r3, r2, r3
 8017d08:	2b00      	cmp	r3, #0
 8017d0a:	f300 8146 	bgt.w	8017f9a <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8017d0e:	687b      	ldr	r3, [r7, #4]
 8017d10:	8b5b      	ldrh	r3, [r3, #26]
 8017d12:	f003 0304 	and.w	r3, r3, #4
 8017d16:	2b00      	cmp	r3, #0
 8017d18:	d010      	beq.n	8017d3c <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8017d1a:	687b      	ldr	r3, [r7, #4]
 8017d1c:	8b5b      	ldrh	r3, [r3, #26]
 8017d1e:	f023 0304 	bic.w	r3, r3, #4
 8017d22:	b29a      	uxth	r2, r3
 8017d24:	687b      	ldr	r3, [r7, #4]
 8017d26:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8017d28:	687b      	ldr	r3, [r7, #4]
 8017d2a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8017d2e:	687b      	ldr	r3, [r7, #4]
 8017d30:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8017d34:	687b      	ldr	r3, [r7, #4]
 8017d36:	2200      	movs	r2, #0
 8017d38:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8017d3c:	687b      	ldr	r3, [r7, #4]
 8017d3e:	2200      	movs	r2, #0
 8017d40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017d44:	687b      	ldr	r3, [r7, #4]
 8017d46:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017d4a:	10db      	asrs	r3, r3, #3
 8017d4c:	b21b      	sxth	r3, r3
 8017d4e:	b29a      	uxth	r2, r3
 8017d50:	687b      	ldr	r3, [r7, #4]
 8017d52:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017d56:	b29b      	uxth	r3, r3
 8017d58:	4413      	add	r3, r2
 8017d5a:	b29b      	uxth	r3, r3
 8017d5c:	b21a      	sxth	r2, r3
 8017d5e:	687b      	ldr	r3, [r7, #4]
 8017d60:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8017d64:	4b18      	ldr	r3, [pc, #96]	@ (8017dc8 <tcp_receive+0x270>)
 8017d66:	681b      	ldr	r3, [r3, #0]
 8017d68:	b29a      	uxth	r2, r3
 8017d6a:	687b      	ldr	r3, [r7, #4]
 8017d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017d6e:	b29b      	uxth	r3, r3
 8017d70:	1ad3      	subs	r3, r2, r3
 8017d72:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8017d74:	687b      	ldr	r3, [r7, #4]
 8017d76:	2200      	movs	r2, #0
 8017d78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8017d7c:	4b12      	ldr	r3, [pc, #72]	@ (8017dc8 <tcp_receive+0x270>)
 8017d7e:	681a      	ldr	r2, [r3, #0]
 8017d80:	687b      	ldr	r3, [r7, #4]
 8017d82:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8017d84:	687b      	ldr	r3, [r7, #4]
 8017d86:	7d1b      	ldrb	r3, [r3, #20]
 8017d88:	2b03      	cmp	r3, #3
 8017d8a:	f240 8097 	bls.w	8017ebc <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8017d8e:	687b      	ldr	r3, [r7, #4]
 8017d90:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017d94:	687b      	ldr	r3, [r7, #4]
 8017d96:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8017d9a:	429a      	cmp	r2, r3
 8017d9c:	d245      	bcs.n	8017e2a <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8017d9e:	687b      	ldr	r3, [r7, #4]
 8017da0:	8b5b      	ldrh	r3, [r3, #26]
 8017da2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8017da6:	2b00      	cmp	r3, #0
 8017da8:	d014      	beq.n	8017dd4 <tcp_receive+0x27c>
 8017daa:	2301      	movs	r3, #1
 8017dac:	e013      	b.n	8017dd6 <tcp_receive+0x27e>
 8017dae:	bf00      	nop
 8017db0:	0802081c 	.word	0x0802081c
 8017db4:	08020b4c 	.word	0x08020b4c
 8017db8:	08020868 	.word	0x08020868
 8017dbc:	08020b68 	.word	0x08020b68
 8017dc0:	20027808 	.word	0x20027808
 8017dc4:	200277fc 	.word	0x200277fc
 8017dc8:	20027800 	.word	0x20027800
 8017dcc:	200277ec 	.word	0x200277ec
 8017dd0:	20027806 	.word	0x20027806
 8017dd4:	2302      	movs	r3, #2
 8017dd6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8017dda:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8017dde:	b29a      	uxth	r2, r3
 8017de0:	687b      	ldr	r3, [r7, #4]
 8017de2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017de4:	fb12 f303 	smulbb	r3, r2, r3
 8017de8:	b29b      	uxth	r3, r3
 8017dea:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8017dec:	4293      	cmp	r3, r2
 8017dee:	bf28      	it	cs
 8017df0:	4613      	movcs	r3, r2
 8017df2:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8017df4:	687b      	ldr	r3, [r7, #4]
 8017df6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017dfa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8017dfc:	4413      	add	r3, r2
 8017dfe:	b29a      	uxth	r2, r3
 8017e00:	687b      	ldr	r3, [r7, #4]
 8017e02:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017e06:	429a      	cmp	r2, r3
 8017e08:	d309      	bcc.n	8017e1e <tcp_receive+0x2c6>
 8017e0a:	687b      	ldr	r3, [r7, #4]
 8017e0c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017e10:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8017e12:	4413      	add	r3, r2
 8017e14:	b29a      	uxth	r2, r3
 8017e16:	687b      	ldr	r3, [r7, #4]
 8017e18:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017e1c:	e04e      	b.n	8017ebc <tcp_receive+0x364>
 8017e1e:	687b      	ldr	r3, [r7, #4]
 8017e20:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017e24:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017e28:	e048      	b.n	8017ebc <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8017e2a:	687b      	ldr	r3, [r7, #4]
 8017e2c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017e30:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8017e32:	4413      	add	r3, r2
 8017e34:	b29a      	uxth	r2, r3
 8017e36:	687b      	ldr	r3, [r7, #4]
 8017e38:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8017e3c:	429a      	cmp	r2, r3
 8017e3e:	d309      	bcc.n	8017e54 <tcp_receive+0x2fc>
 8017e40:	687b      	ldr	r3, [r7, #4]
 8017e42:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017e46:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8017e48:	4413      	add	r3, r2
 8017e4a:	b29a      	uxth	r2, r3
 8017e4c:	687b      	ldr	r3, [r7, #4]
 8017e4e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8017e52:	e004      	b.n	8017e5e <tcp_receive+0x306>
 8017e54:	687b      	ldr	r3, [r7, #4]
 8017e56:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017e5a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8017e5e:	687b      	ldr	r3, [r7, #4]
 8017e60:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017e64:	687b      	ldr	r3, [r7, #4]
 8017e66:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017e6a:	429a      	cmp	r2, r3
 8017e6c:	d326      	bcc.n	8017ebc <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8017e6e:	687b      	ldr	r3, [r7, #4]
 8017e70:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017e74:	687b      	ldr	r3, [r7, #4]
 8017e76:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017e7a:	1ad3      	subs	r3, r2, r3
 8017e7c:	b29a      	uxth	r2, r3
 8017e7e:	687b      	ldr	r3, [r7, #4]
 8017e80:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8017e84:	687b      	ldr	r3, [r7, #4]
 8017e86:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017e8a:	687b      	ldr	r3, [r7, #4]
 8017e8c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017e8e:	4413      	add	r3, r2
 8017e90:	b29a      	uxth	r2, r3
 8017e92:	687b      	ldr	r3, [r7, #4]
 8017e94:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017e98:	429a      	cmp	r2, r3
 8017e9a:	d30a      	bcc.n	8017eb2 <tcp_receive+0x35a>
 8017e9c:	687b      	ldr	r3, [r7, #4]
 8017e9e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017ea2:	687b      	ldr	r3, [r7, #4]
 8017ea4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017ea6:	4413      	add	r3, r2
 8017ea8:	b29a      	uxth	r2, r3
 8017eaa:	687b      	ldr	r3, [r7, #4]
 8017eac:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017eb0:	e004      	b.n	8017ebc <tcp_receive+0x364>
 8017eb2:	687b      	ldr	r3, [r7, #4]
 8017eb4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017eb8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8017ebc:	687b      	ldr	r3, [r7, #4]
 8017ebe:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8017ec0:	687b      	ldr	r3, [r7, #4]
 8017ec2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017ec4:	4a98      	ldr	r2, [pc, #608]	@ (8018128 <tcp_receive+0x5d0>)
 8017ec6:	6878      	ldr	r0, [r7, #4]
 8017ec8:	f7ff fdca 	bl	8017a60 <tcp_free_acked_segments>
 8017ecc:	4602      	mov	r2, r0
 8017ece:	687b      	ldr	r3, [r7, #4]
 8017ed0:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8017ed2:	687b      	ldr	r3, [r7, #4]
 8017ed4:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8017ed6:	687b      	ldr	r3, [r7, #4]
 8017ed8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017eda:	4a94      	ldr	r2, [pc, #592]	@ (801812c <tcp_receive+0x5d4>)
 8017edc:	6878      	ldr	r0, [r7, #4]
 8017ede:	f7ff fdbf 	bl	8017a60 <tcp_free_acked_segments>
 8017ee2:	4602      	mov	r2, r0
 8017ee4:	687b      	ldr	r3, [r7, #4]
 8017ee6:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8017ee8:	687b      	ldr	r3, [r7, #4]
 8017eea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017eec:	2b00      	cmp	r3, #0
 8017eee:	d104      	bne.n	8017efa <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8017ef0:	687b      	ldr	r3, [r7, #4]
 8017ef2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017ef6:	861a      	strh	r2, [r3, #48]	@ 0x30
 8017ef8:	e002      	b.n	8017f00 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8017efa:	687b      	ldr	r3, [r7, #4]
 8017efc:	2200      	movs	r2, #0
 8017efe:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8017f00:	687b      	ldr	r3, [r7, #4]
 8017f02:	2200      	movs	r2, #0
 8017f04:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8017f06:	687b      	ldr	r3, [r7, #4]
 8017f08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017f0a:	2b00      	cmp	r3, #0
 8017f0c:	d103      	bne.n	8017f16 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8017f0e:	687b      	ldr	r3, [r7, #4]
 8017f10:	2200      	movs	r2, #0
 8017f12:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8017f16:	687b      	ldr	r3, [r7, #4]
 8017f18:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8017f1c:	4b84      	ldr	r3, [pc, #528]	@ (8018130 <tcp_receive+0x5d8>)
 8017f1e:	881b      	ldrh	r3, [r3, #0]
 8017f20:	4413      	add	r3, r2
 8017f22:	b29a      	uxth	r2, r3
 8017f24:	687b      	ldr	r3, [r7, #4]
 8017f26:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8017f2a:	687b      	ldr	r3, [r7, #4]
 8017f2c:	8b5b      	ldrh	r3, [r3, #26]
 8017f2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8017f32:	2b00      	cmp	r3, #0
 8017f34:	d035      	beq.n	8017fa2 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8017f36:	687b      	ldr	r3, [r7, #4]
 8017f38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017f3a:	2b00      	cmp	r3, #0
 8017f3c:	d118      	bne.n	8017f70 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8017f3e:	687b      	ldr	r3, [r7, #4]
 8017f40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017f42:	2b00      	cmp	r3, #0
 8017f44:	d00c      	beq.n	8017f60 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8017f46:	687b      	ldr	r3, [r7, #4]
 8017f48:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8017f4a:	687b      	ldr	r3, [r7, #4]
 8017f4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017f4e:	68db      	ldr	r3, [r3, #12]
 8017f50:	685b      	ldr	r3, [r3, #4]
 8017f52:	4618      	mov	r0, r3
 8017f54:	f7fb f92a 	bl	80131ac <lwip_htonl>
 8017f58:	4603      	mov	r3, r0
 8017f5a:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8017f5c:	2b00      	cmp	r3, #0
 8017f5e:	dc20      	bgt.n	8017fa2 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8017f60:	687b      	ldr	r3, [r7, #4]
 8017f62:	8b5b      	ldrh	r3, [r3, #26]
 8017f64:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8017f68:	b29a      	uxth	r2, r3
 8017f6a:	687b      	ldr	r3, [r7, #4]
 8017f6c:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017f6e:	e018      	b.n	8017fa2 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8017f70:	687b      	ldr	r3, [r7, #4]
 8017f72:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8017f74:	687b      	ldr	r3, [r7, #4]
 8017f76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017f78:	68db      	ldr	r3, [r3, #12]
 8017f7a:	685b      	ldr	r3, [r3, #4]
 8017f7c:	4618      	mov	r0, r3
 8017f7e:	f7fb f915 	bl	80131ac <lwip_htonl>
 8017f82:	4603      	mov	r3, r0
 8017f84:	1ae3      	subs	r3, r4, r3
 8017f86:	2b00      	cmp	r3, #0
 8017f88:	dc0b      	bgt.n	8017fa2 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8017f8a:	687b      	ldr	r3, [r7, #4]
 8017f8c:	8b5b      	ldrh	r3, [r3, #26]
 8017f8e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8017f92:	b29a      	uxth	r2, r3
 8017f94:	687b      	ldr	r3, [r7, #4]
 8017f96:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017f98:	e003      	b.n	8017fa2 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8017f9a:	6878      	ldr	r0, [r7, #4]
 8017f9c:	f001 ff70 	bl	8019e80 <tcp_send_empty_ack>
 8017fa0:	e000      	b.n	8017fa4 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017fa2:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8017fa4:	687b      	ldr	r3, [r7, #4]
 8017fa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017fa8:	2b00      	cmp	r3, #0
 8017faa:	d05b      	beq.n	8018064 <tcp_receive+0x50c>
 8017fac:	687b      	ldr	r3, [r7, #4]
 8017fae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8017fb0:	4b60      	ldr	r3, [pc, #384]	@ (8018134 <tcp_receive+0x5dc>)
 8017fb2:	681b      	ldr	r3, [r3, #0]
 8017fb4:	1ad3      	subs	r3, r2, r3
 8017fb6:	2b00      	cmp	r3, #0
 8017fb8:	da54      	bge.n	8018064 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8017fba:	4b5f      	ldr	r3, [pc, #380]	@ (8018138 <tcp_receive+0x5e0>)
 8017fbc:	681b      	ldr	r3, [r3, #0]
 8017fbe:	b29a      	uxth	r2, r3
 8017fc0:	687b      	ldr	r3, [r7, #4]
 8017fc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017fc4:	b29b      	uxth	r3, r3
 8017fc6:	1ad3      	subs	r3, r2, r3
 8017fc8:	b29b      	uxth	r3, r3
 8017fca:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8017fce:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8017fd2:	687b      	ldr	r3, [r7, #4]
 8017fd4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017fd8:	10db      	asrs	r3, r3, #3
 8017fda:	b21b      	sxth	r3, r3
 8017fdc:	b29b      	uxth	r3, r3
 8017fde:	1ad3      	subs	r3, r2, r3
 8017fe0:	b29b      	uxth	r3, r3
 8017fe2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8017fe6:	687b      	ldr	r3, [r7, #4]
 8017fe8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017fec:	b29a      	uxth	r2, r3
 8017fee:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017ff2:	4413      	add	r3, r2
 8017ff4:	b29b      	uxth	r3, r3
 8017ff6:	b21a      	sxth	r2, r3
 8017ff8:	687b      	ldr	r3, [r7, #4]
 8017ffa:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8017ffc:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8018000:	2b00      	cmp	r3, #0
 8018002:	da05      	bge.n	8018010 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8018004:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8018008:	425b      	negs	r3, r3
 801800a:	b29b      	uxth	r3, r3
 801800c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8018010:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8018014:	687b      	ldr	r3, [r7, #4]
 8018016:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801801a:	109b      	asrs	r3, r3, #2
 801801c:	b21b      	sxth	r3, r3
 801801e:	b29b      	uxth	r3, r3
 8018020:	1ad3      	subs	r3, r2, r3
 8018022:	b29b      	uxth	r3, r3
 8018024:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8018028:	687b      	ldr	r3, [r7, #4]
 801802a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801802e:	b29a      	uxth	r2, r3
 8018030:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8018034:	4413      	add	r3, r2
 8018036:	b29b      	uxth	r3, r3
 8018038:	b21a      	sxth	r2, r3
 801803a:	687b      	ldr	r3, [r7, #4]
 801803c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801803e:	687b      	ldr	r3, [r7, #4]
 8018040:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8018044:	10db      	asrs	r3, r3, #3
 8018046:	b21b      	sxth	r3, r3
 8018048:	b29a      	uxth	r2, r3
 801804a:	687b      	ldr	r3, [r7, #4]
 801804c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8018050:	b29b      	uxth	r3, r3
 8018052:	4413      	add	r3, r2
 8018054:	b29b      	uxth	r3, r3
 8018056:	b21a      	sxth	r2, r3
 8018058:	687b      	ldr	r3, [r7, #4]
 801805a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 801805e:	687b      	ldr	r3, [r7, #4]
 8018060:	2200      	movs	r2, #0
 8018062:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8018064:	4b35      	ldr	r3, [pc, #212]	@ (801813c <tcp_receive+0x5e4>)
 8018066:	881b      	ldrh	r3, [r3, #0]
 8018068:	2b00      	cmp	r3, #0
 801806a:	f000 84df 	beq.w	8018a2c <tcp_receive+0xed4>
 801806e:	687b      	ldr	r3, [r7, #4]
 8018070:	7d1b      	ldrb	r3, [r3, #20]
 8018072:	2b06      	cmp	r3, #6
 8018074:	f200 84da 	bhi.w	8018a2c <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8018078:	687b      	ldr	r3, [r7, #4]
 801807a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801807c:	4b30      	ldr	r3, [pc, #192]	@ (8018140 <tcp_receive+0x5e8>)
 801807e:	681b      	ldr	r3, [r3, #0]
 8018080:	1ad3      	subs	r3, r2, r3
 8018082:	3b01      	subs	r3, #1
 8018084:	2b00      	cmp	r3, #0
 8018086:	f2c0 808f 	blt.w	80181a8 <tcp_receive+0x650>
 801808a:	687b      	ldr	r3, [r7, #4]
 801808c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801808e:	4b2b      	ldr	r3, [pc, #172]	@ (801813c <tcp_receive+0x5e4>)
 8018090:	881b      	ldrh	r3, [r3, #0]
 8018092:	4619      	mov	r1, r3
 8018094:	4b2a      	ldr	r3, [pc, #168]	@ (8018140 <tcp_receive+0x5e8>)
 8018096:	681b      	ldr	r3, [r3, #0]
 8018098:	440b      	add	r3, r1
 801809a:	1ad3      	subs	r3, r2, r3
 801809c:	3301      	adds	r3, #1
 801809e:	2b00      	cmp	r3, #0
 80180a0:	f300 8082 	bgt.w	80181a8 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 80180a4:	4b27      	ldr	r3, [pc, #156]	@ (8018144 <tcp_receive+0x5ec>)
 80180a6:	685b      	ldr	r3, [r3, #4]
 80180a8:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 80180aa:	687b      	ldr	r3, [r7, #4]
 80180ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80180ae:	4b24      	ldr	r3, [pc, #144]	@ (8018140 <tcp_receive+0x5e8>)
 80180b0:	681b      	ldr	r3, [r3, #0]
 80180b2:	1ad3      	subs	r3, r2, r3
 80180b4:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80180b6:	4b23      	ldr	r3, [pc, #140]	@ (8018144 <tcp_receive+0x5ec>)
 80180b8:	685b      	ldr	r3, [r3, #4]
 80180ba:	2b00      	cmp	r3, #0
 80180bc:	d106      	bne.n	80180cc <tcp_receive+0x574>
 80180be:	4b22      	ldr	r3, [pc, #136]	@ (8018148 <tcp_receive+0x5f0>)
 80180c0:	f240 5294 	movw	r2, #1428	@ 0x594
 80180c4:	4921      	ldr	r1, [pc, #132]	@ (801814c <tcp_receive+0x5f4>)
 80180c6:	4822      	ldr	r0, [pc, #136]	@ (8018150 <tcp_receive+0x5f8>)
 80180c8:	f006 f9be 	bl	801e448 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 80180cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80180ce:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80180d2:	4293      	cmp	r3, r2
 80180d4:	d906      	bls.n	80180e4 <tcp_receive+0x58c>
 80180d6:	4b1c      	ldr	r3, [pc, #112]	@ (8018148 <tcp_receive+0x5f0>)
 80180d8:	f240 5295 	movw	r2, #1429	@ 0x595
 80180dc:	491d      	ldr	r1, [pc, #116]	@ (8018154 <tcp_receive+0x5fc>)
 80180de:	481c      	ldr	r0, [pc, #112]	@ (8018150 <tcp_receive+0x5f8>)
 80180e0:	f006 f9b2 	bl	801e448 <iprintf>
      off = (u16_t)off32;
 80180e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80180e6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 80180ea:	4b16      	ldr	r3, [pc, #88]	@ (8018144 <tcp_receive+0x5ec>)
 80180ec:	685b      	ldr	r3, [r3, #4]
 80180ee:	891b      	ldrh	r3, [r3, #8]
 80180f0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80180f4:	429a      	cmp	r2, r3
 80180f6:	d906      	bls.n	8018106 <tcp_receive+0x5ae>
 80180f8:	4b13      	ldr	r3, [pc, #76]	@ (8018148 <tcp_receive+0x5f0>)
 80180fa:	f240 5297 	movw	r2, #1431	@ 0x597
 80180fe:	4916      	ldr	r1, [pc, #88]	@ (8018158 <tcp_receive+0x600>)
 8018100:	4813      	ldr	r0, [pc, #76]	@ (8018150 <tcp_receive+0x5f8>)
 8018102:	f006 f9a1 	bl	801e448 <iprintf>
      inseg.len -= off;
 8018106:	4b0f      	ldr	r3, [pc, #60]	@ (8018144 <tcp_receive+0x5ec>)
 8018108:	891a      	ldrh	r2, [r3, #8]
 801810a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801810e:	1ad3      	subs	r3, r2, r3
 8018110:	b29a      	uxth	r2, r3
 8018112:	4b0c      	ldr	r3, [pc, #48]	@ (8018144 <tcp_receive+0x5ec>)
 8018114:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8018116:	4b0b      	ldr	r3, [pc, #44]	@ (8018144 <tcp_receive+0x5ec>)
 8018118:	685b      	ldr	r3, [r3, #4]
 801811a:	891a      	ldrh	r2, [r3, #8]
 801811c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018120:	1ad3      	subs	r3, r2, r3
 8018122:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8018124:	e02a      	b.n	801817c <tcp_receive+0x624>
 8018126:	bf00      	nop
 8018128:	08020b84 	.word	0x08020b84
 801812c:	08020b8c 	.word	0x08020b8c
 8018130:	20027804 	.word	0x20027804
 8018134:	20027800 	.word	0x20027800
 8018138:	200277c4 	.word	0x200277c4
 801813c:	20027806 	.word	0x20027806
 8018140:	200277fc 	.word	0x200277fc
 8018144:	200277dc 	.word	0x200277dc
 8018148:	0802081c 	.word	0x0802081c
 801814c:	08020b94 	.word	0x08020b94
 8018150:	08020868 	.word	0x08020868
 8018154:	08020ba4 	.word	0x08020ba4
 8018158:	08020bb4 	.word	0x08020bb4
        off -= p->len;
 801815c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801815e:	895b      	ldrh	r3, [r3, #10]
 8018160:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018164:	1ad3      	subs	r3, r2, r3
 8018166:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801816a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801816c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801816e:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8018170:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018172:	2200      	movs	r2, #0
 8018174:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8018176:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018178:	681b      	ldr	r3, [r3, #0]
 801817a:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 801817c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801817e:	895b      	ldrh	r3, [r3, #10]
 8018180:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018184:	429a      	cmp	r2, r3
 8018186:	d8e9      	bhi.n	801815c <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8018188:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801818c:	4619      	mov	r1, r3
 801818e:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8018190:	f7fc fb5e 	bl	8014850 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8018194:	687b      	ldr	r3, [r7, #4]
 8018196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018198:	4a90      	ldr	r2, [pc, #576]	@ (80183dc <tcp_receive+0x884>)
 801819a:	6013      	str	r3, [r2, #0]
 801819c:	4b90      	ldr	r3, [pc, #576]	@ (80183e0 <tcp_receive+0x888>)
 801819e:	68db      	ldr	r3, [r3, #12]
 80181a0:	4a8e      	ldr	r2, [pc, #568]	@ (80183dc <tcp_receive+0x884>)
 80181a2:	6812      	ldr	r2, [r2, #0]
 80181a4:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80181a6:	e00d      	b.n	80181c4 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 80181a8:	4b8c      	ldr	r3, [pc, #560]	@ (80183dc <tcp_receive+0x884>)
 80181aa:	681a      	ldr	r2, [r3, #0]
 80181ac:	687b      	ldr	r3, [r7, #4]
 80181ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80181b0:	1ad3      	subs	r3, r2, r3
 80181b2:	2b00      	cmp	r3, #0
 80181b4:	da06      	bge.n	80181c4 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 80181b6:	687b      	ldr	r3, [r7, #4]
 80181b8:	8b5b      	ldrh	r3, [r3, #26]
 80181ba:	f043 0302 	orr.w	r3, r3, #2
 80181be:	b29a      	uxth	r2, r3
 80181c0:	687b      	ldr	r3, [r7, #4]
 80181c2:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80181c4:	4b85      	ldr	r3, [pc, #532]	@ (80183dc <tcp_receive+0x884>)
 80181c6:	681a      	ldr	r2, [r3, #0]
 80181c8:	687b      	ldr	r3, [r7, #4]
 80181ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80181cc:	1ad3      	subs	r3, r2, r3
 80181ce:	2b00      	cmp	r3, #0
 80181d0:	f2c0 8427 	blt.w	8018a22 <tcp_receive+0xeca>
 80181d4:	4b81      	ldr	r3, [pc, #516]	@ (80183dc <tcp_receive+0x884>)
 80181d6:	681a      	ldr	r2, [r3, #0]
 80181d8:	687b      	ldr	r3, [r7, #4]
 80181da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80181dc:	6879      	ldr	r1, [r7, #4]
 80181de:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80181e0:	440b      	add	r3, r1
 80181e2:	1ad3      	subs	r3, r2, r3
 80181e4:	3301      	adds	r3, #1
 80181e6:	2b00      	cmp	r3, #0
 80181e8:	f300 841b 	bgt.w	8018a22 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 80181ec:	687b      	ldr	r3, [r7, #4]
 80181ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80181f0:	4b7a      	ldr	r3, [pc, #488]	@ (80183dc <tcp_receive+0x884>)
 80181f2:	681b      	ldr	r3, [r3, #0]
 80181f4:	429a      	cmp	r2, r3
 80181f6:	f040 8298 	bne.w	801872a <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 80181fa:	4b79      	ldr	r3, [pc, #484]	@ (80183e0 <tcp_receive+0x888>)
 80181fc:	891c      	ldrh	r4, [r3, #8]
 80181fe:	4b78      	ldr	r3, [pc, #480]	@ (80183e0 <tcp_receive+0x888>)
 8018200:	68db      	ldr	r3, [r3, #12]
 8018202:	899b      	ldrh	r3, [r3, #12]
 8018204:	b29b      	uxth	r3, r3
 8018206:	4618      	mov	r0, r3
 8018208:	f7fa ffba 	bl	8013180 <lwip_htons>
 801820c:	4603      	mov	r3, r0
 801820e:	b2db      	uxtb	r3, r3
 8018210:	f003 0303 	and.w	r3, r3, #3
 8018214:	2b00      	cmp	r3, #0
 8018216:	d001      	beq.n	801821c <tcp_receive+0x6c4>
 8018218:	2301      	movs	r3, #1
 801821a:	e000      	b.n	801821e <tcp_receive+0x6c6>
 801821c:	2300      	movs	r3, #0
 801821e:	4423      	add	r3, r4
 8018220:	b29a      	uxth	r2, r3
 8018222:	4b70      	ldr	r3, [pc, #448]	@ (80183e4 <tcp_receive+0x88c>)
 8018224:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8018226:	687b      	ldr	r3, [r7, #4]
 8018228:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801822a:	4b6e      	ldr	r3, [pc, #440]	@ (80183e4 <tcp_receive+0x88c>)
 801822c:	881b      	ldrh	r3, [r3, #0]
 801822e:	429a      	cmp	r2, r3
 8018230:	d274      	bcs.n	801831c <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018232:	4b6b      	ldr	r3, [pc, #428]	@ (80183e0 <tcp_receive+0x888>)
 8018234:	68db      	ldr	r3, [r3, #12]
 8018236:	899b      	ldrh	r3, [r3, #12]
 8018238:	b29b      	uxth	r3, r3
 801823a:	4618      	mov	r0, r3
 801823c:	f7fa ffa0 	bl	8013180 <lwip_htons>
 8018240:	4603      	mov	r3, r0
 8018242:	b2db      	uxtb	r3, r3
 8018244:	f003 0301 	and.w	r3, r3, #1
 8018248:	2b00      	cmp	r3, #0
 801824a:	d01e      	beq.n	801828a <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801824c:	4b64      	ldr	r3, [pc, #400]	@ (80183e0 <tcp_receive+0x888>)
 801824e:	68db      	ldr	r3, [r3, #12]
 8018250:	899b      	ldrh	r3, [r3, #12]
 8018252:	b29b      	uxth	r3, r3
 8018254:	b21b      	sxth	r3, r3
 8018256:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801825a:	b21c      	sxth	r4, r3
 801825c:	4b60      	ldr	r3, [pc, #384]	@ (80183e0 <tcp_receive+0x888>)
 801825e:	68db      	ldr	r3, [r3, #12]
 8018260:	899b      	ldrh	r3, [r3, #12]
 8018262:	b29b      	uxth	r3, r3
 8018264:	4618      	mov	r0, r3
 8018266:	f7fa ff8b 	bl	8013180 <lwip_htons>
 801826a:	4603      	mov	r3, r0
 801826c:	b2db      	uxtb	r3, r3
 801826e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8018272:	b29b      	uxth	r3, r3
 8018274:	4618      	mov	r0, r3
 8018276:	f7fa ff83 	bl	8013180 <lwip_htons>
 801827a:	4603      	mov	r3, r0
 801827c:	b21b      	sxth	r3, r3
 801827e:	4323      	orrs	r3, r4
 8018280:	b21a      	sxth	r2, r3
 8018282:	4b57      	ldr	r3, [pc, #348]	@ (80183e0 <tcp_receive+0x888>)
 8018284:	68db      	ldr	r3, [r3, #12]
 8018286:	b292      	uxth	r2, r2
 8018288:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801828a:	687b      	ldr	r3, [r7, #4]
 801828c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801828e:	4b54      	ldr	r3, [pc, #336]	@ (80183e0 <tcp_receive+0x888>)
 8018290:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018292:	4b53      	ldr	r3, [pc, #332]	@ (80183e0 <tcp_receive+0x888>)
 8018294:	68db      	ldr	r3, [r3, #12]
 8018296:	899b      	ldrh	r3, [r3, #12]
 8018298:	b29b      	uxth	r3, r3
 801829a:	4618      	mov	r0, r3
 801829c:	f7fa ff70 	bl	8013180 <lwip_htons>
 80182a0:	4603      	mov	r3, r0
 80182a2:	b2db      	uxtb	r3, r3
 80182a4:	f003 0302 	and.w	r3, r3, #2
 80182a8:	2b00      	cmp	r3, #0
 80182aa:	d005      	beq.n	80182b8 <tcp_receive+0x760>
            inseg.len -= 1;
 80182ac:	4b4c      	ldr	r3, [pc, #304]	@ (80183e0 <tcp_receive+0x888>)
 80182ae:	891b      	ldrh	r3, [r3, #8]
 80182b0:	3b01      	subs	r3, #1
 80182b2:	b29a      	uxth	r2, r3
 80182b4:	4b4a      	ldr	r3, [pc, #296]	@ (80183e0 <tcp_receive+0x888>)
 80182b6:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 80182b8:	4b49      	ldr	r3, [pc, #292]	@ (80183e0 <tcp_receive+0x888>)
 80182ba:	685b      	ldr	r3, [r3, #4]
 80182bc:	4a48      	ldr	r2, [pc, #288]	@ (80183e0 <tcp_receive+0x888>)
 80182be:	8912      	ldrh	r2, [r2, #8]
 80182c0:	4611      	mov	r1, r2
 80182c2:	4618      	mov	r0, r3
 80182c4:	f7fc f9c4 	bl	8014650 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 80182c8:	4b45      	ldr	r3, [pc, #276]	@ (80183e0 <tcp_receive+0x888>)
 80182ca:	891c      	ldrh	r4, [r3, #8]
 80182cc:	4b44      	ldr	r3, [pc, #272]	@ (80183e0 <tcp_receive+0x888>)
 80182ce:	68db      	ldr	r3, [r3, #12]
 80182d0:	899b      	ldrh	r3, [r3, #12]
 80182d2:	b29b      	uxth	r3, r3
 80182d4:	4618      	mov	r0, r3
 80182d6:	f7fa ff53 	bl	8013180 <lwip_htons>
 80182da:	4603      	mov	r3, r0
 80182dc:	b2db      	uxtb	r3, r3
 80182de:	f003 0303 	and.w	r3, r3, #3
 80182e2:	2b00      	cmp	r3, #0
 80182e4:	d001      	beq.n	80182ea <tcp_receive+0x792>
 80182e6:	2301      	movs	r3, #1
 80182e8:	e000      	b.n	80182ec <tcp_receive+0x794>
 80182ea:	2300      	movs	r3, #0
 80182ec:	4423      	add	r3, r4
 80182ee:	b29a      	uxth	r2, r3
 80182f0:	4b3c      	ldr	r3, [pc, #240]	@ (80183e4 <tcp_receive+0x88c>)
 80182f2:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80182f4:	4b3b      	ldr	r3, [pc, #236]	@ (80183e4 <tcp_receive+0x88c>)
 80182f6:	881b      	ldrh	r3, [r3, #0]
 80182f8:	461a      	mov	r2, r3
 80182fa:	4b38      	ldr	r3, [pc, #224]	@ (80183dc <tcp_receive+0x884>)
 80182fc:	681b      	ldr	r3, [r3, #0]
 80182fe:	441a      	add	r2, r3
 8018300:	687b      	ldr	r3, [r7, #4]
 8018302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018304:	6879      	ldr	r1, [r7, #4]
 8018306:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8018308:	440b      	add	r3, r1
 801830a:	429a      	cmp	r2, r3
 801830c:	d006      	beq.n	801831c <tcp_receive+0x7c4>
 801830e:	4b36      	ldr	r3, [pc, #216]	@ (80183e8 <tcp_receive+0x890>)
 8018310:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8018314:	4935      	ldr	r1, [pc, #212]	@ (80183ec <tcp_receive+0x894>)
 8018316:	4836      	ldr	r0, [pc, #216]	@ (80183f0 <tcp_receive+0x898>)
 8018318:	f006 f896 	bl	801e448 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 801831c:	687b      	ldr	r3, [r7, #4]
 801831e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018320:	2b00      	cmp	r3, #0
 8018322:	f000 80e6 	beq.w	80184f2 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018326:	4b2e      	ldr	r3, [pc, #184]	@ (80183e0 <tcp_receive+0x888>)
 8018328:	68db      	ldr	r3, [r3, #12]
 801832a:	899b      	ldrh	r3, [r3, #12]
 801832c:	b29b      	uxth	r3, r3
 801832e:	4618      	mov	r0, r3
 8018330:	f7fa ff26 	bl	8013180 <lwip_htons>
 8018334:	4603      	mov	r3, r0
 8018336:	b2db      	uxtb	r3, r3
 8018338:	f003 0301 	and.w	r3, r3, #1
 801833c:	2b00      	cmp	r3, #0
 801833e:	d010      	beq.n	8018362 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8018340:	e00a      	b.n	8018358 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8018342:	687b      	ldr	r3, [r7, #4]
 8018344:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018346:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8018348:	687b      	ldr	r3, [r7, #4]
 801834a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801834c:	681a      	ldr	r2, [r3, #0]
 801834e:	687b      	ldr	r3, [r7, #4]
 8018350:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8018352:	68f8      	ldr	r0, [r7, #12]
 8018354:	f7fd fd93 	bl	8015e7e <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8018358:	687b      	ldr	r3, [r7, #4]
 801835a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801835c:	2b00      	cmp	r3, #0
 801835e:	d1f0      	bne.n	8018342 <tcp_receive+0x7ea>
 8018360:	e0c7      	b.n	80184f2 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8018362:	687b      	ldr	r3, [r7, #4]
 8018364:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018366:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8018368:	e051      	b.n	801840e <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801836a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801836c:	68db      	ldr	r3, [r3, #12]
 801836e:	899b      	ldrh	r3, [r3, #12]
 8018370:	b29b      	uxth	r3, r3
 8018372:	4618      	mov	r0, r3
 8018374:	f7fa ff04 	bl	8013180 <lwip_htons>
 8018378:	4603      	mov	r3, r0
 801837a:	b2db      	uxtb	r3, r3
 801837c:	f003 0301 	and.w	r3, r3, #1
 8018380:	2b00      	cmp	r3, #0
 8018382:	d03c      	beq.n	80183fe <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8018384:	4b16      	ldr	r3, [pc, #88]	@ (80183e0 <tcp_receive+0x888>)
 8018386:	68db      	ldr	r3, [r3, #12]
 8018388:	899b      	ldrh	r3, [r3, #12]
 801838a:	b29b      	uxth	r3, r3
 801838c:	4618      	mov	r0, r3
 801838e:	f7fa fef7 	bl	8013180 <lwip_htons>
 8018392:	4603      	mov	r3, r0
 8018394:	b2db      	uxtb	r3, r3
 8018396:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801839a:	2b00      	cmp	r3, #0
 801839c:	d12f      	bne.n	80183fe <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801839e:	4b10      	ldr	r3, [pc, #64]	@ (80183e0 <tcp_receive+0x888>)
 80183a0:	68db      	ldr	r3, [r3, #12]
 80183a2:	899b      	ldrh	r3, [r3, #12]
 80183a4:	b29c      	uxth	r4, r3
 80183a6:	2001      	movs	r0, #1
 80183a8:	f7fa feea 	bl	8013180 <lwip_htons>
 80183ac:	4603      	mov	r3, r0
 80183ae:	461a      	mov	r2, r3
 80183b0:	4b0b      	ldr	r3, [pc, #44]	@ (80183e0 <tcp_receive+0x888>)
 80183b2:	68db      	ldr	r3, [r3, #12]
 80183b4:	4322      	orrs	r2, r4
 80183b6:	b292      	uxth	r2, r2
 80183b8:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 80183ba:	4b09      	ldr	r3, [pc, #36]	@ (80183e0 <tcp_receive+0x888>)
 80183bc:	891c      	ldrh	r4, [r3, #8]
 80183be:	4b08      	ldr	r3, [pc, #32]	@ (80183e0 <tcp_receive+0x888>)
 80183c0:	68db      	ldr	r3, [r3, #12]
 80183c2:	899b      	ldrh	r3, [r3, #12]
 80183c4:	b29b      	uxth	r3, r3
 80183c6:	4618      	mov	r0, r3
 80183c8:	f7fa feda 	bl	8013180 <lwip_htons>
 80183cc:	4603      	mov	r3, r0
 80183ce:	b2db      	uxtb	r3, r3
 80183d0:	f003 0303 	and.w	r3, r3, #3
 80183d4:	2b00      	cmp	r3, #0
 80183d6:	d00d      	beq.n	80183f4 <tcp_receive+0x89c>
 80183d8:	2301      	movs	r3, #1
 80183da:	e00c      	b.n	80183f6 <tcp_receive+0x89e>
 80183dc:	200277fc 	.word	0x200277fc
 80183e0:	200277dc 	.word	0x200277dc
 80183e4:	20027806 	.word	0x20027806
 80183e8:	0802081c 	.word	0x0802081c
 80183ec:	08020bc4 	.word	0x08020bc4
 80183f0:	08020868 	.word	0x08020868
 80183f4:	2300      	movs	r3, #0
 80183f6:	4423      	add	r3, r4
 80183f8:	b29a      	uxth	r2, r3
 80183fa:	4b98      	ldr	r3, [pc, #608]	@ (801865c <tcp_receive+0xb04>)
 80183fc:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80183fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018400:	613b      	str	r3, [r7, #16]
              next = next->next;
 8018402:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018404:	681b      	ldr	r3, [r3, #0]
 8018406:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8018408:	6938      	ldr	r0, [r7, #16]
 801840a:	f7fd fd38 	bl	8015e7e <tcp_seg_free>
            while (next &&
 801840e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018410:	2b00      	cmp	r3, #0
 8018412:	d00e      	beq.n	8018432 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8018414:	4b91      	ldr	r3, [pc, #580]	@ (801865c <tcp_receive+0xb04>)
 8018416:	881b      	ldrh	r3, [r3, #0]
 8018418:	461a      	mov	r2, r3
 801841a:	4b91      	ldr	r3, [pc, #580]	@ (8018660 <tcp_receive+0xb08>)
 801841c:	681b      	ldr	r3, [r3, #0]
 801841e:	441a      	add	r2, r3
 8018420:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018422:	68db      	ldr	r3, [r3, #12]
 8018424:	685b      	ldr	r3, [r3, #4]
 8018426:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8018428:	8909      	ldrh	r1, [r1, #8]
 801842a:	440b      	add	r3, r1
 801842c:	1ad3      	subs	r3, r2, r3
            while (next &&
 801842e:	2b00      	cmp	r3, #0
 8018430:	da9b      	bge.n	801836a <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8018432:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018434:	2b00      	cmp	r3, #0
 8018436:	d059      	beq.n	80184ec <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8018438:	4b88      	ldr	r3, [pc, #544]	@ (801865c <tcp_receive+0xb04>)
 801843a:	881b      	ldrh	r3, [r3, #0]
 801843c:	461a      	mov	r2, r3
 801843e:	4b88      	ldr	r3, [pc, #544]	@ (8018660 <tcp_receive+0xb08>)
 8018440:	681b      	ldr	r3, [r3, #0]
 8018442:	441a      	add	r2, r3
 8018444:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018446:	68db      	ldr	r3, [r3, #12]
 8018448:	685b      	ldr	r3, [r3, #4]
 801844a:	1ad3      	subs	r3, r2, r3
            if (next &&
 801844c:	2b00      	cmp	r3, #0
 801844e:	dd4d      	ble.n	80184ec <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8018450:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018452:	68db      	ldr	r3, [r3, #12]
 8018454:	685b      	ldr	r3, [r3, #4]
 8018456:	b29a      	uxth	r2, r3
 8018458:	4b81      	ldr	r3, [pc, #516]	@ (8018660 <tcp_receive+0xb08>)
 801845a:	681b      	ldr	r3, [r3, #0]
 801845c:	b29b      	uxth	r3, r3
 801845e:	1ad3      	subs	r3, r2, r3
 8018460:	b29a      	uxth	r2, r3
 8018462:	4b80      	ldr	r3, [pc, #512]	@ (8018664 <tcp_receive+0xb0c>)
 8018464:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018466:	4b7f      	ldr	r3, [pc, #508]	@ (8018664 <tcp_receive+0xb0c>)
 8018468:	68db      	ldr	r3, [r3, #12]
 801846a:	899b      	ldrh	r3, [r3, #12]
 801846c:	b29b      	uxth	r3, r3
 801846e:	4618      	mov	r0, r3
 8018470:	f7fa fe86 	bl	8013180 <lwip_htons>
 8018474:	4603      	mov	r3, r0
 8018476:	b2db      	uxtb	r3, r3
 8018478:	f003 0302 	and.w	r3, r3, #2
 801847c:	2b00      	cmp	r3, #0
 801847e:	d005      	beq.n	801848c <tcp_receive+0x934>
                inseg.len -= 1;
 8018480:	4b78      	ldr	r3, [pc, #480]	@ (8018664 <tcp_receive+0xb0c>)
 8018482:	891b      	ldrh	r3, [r3, #8]
 8018484:	3b01      	subs	r3, #1
 8018486:	b29a      	uxth	r2, r3
 8018488:	4b76      	ldr	r3, [pc, #472]	@ (8018664 <tcp_receive+0xb0c>)
 801848a:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 801848c:	4b75      	ldr	r3, [pc, #468]	@ (8018664 <tcp_receive+0xb0c>)
 801848e:	685b      	ldr	r3, [r3, #4]
 8018490:	4a74      	ldr	r2, [pc, #464]	@ (8018664 <tcp_receive+0xb0c>)
 8018492:	8912      	ldrh	r2, [r2, #8]
 8018494:	4611      	mov	r1, r2
 8018496:	4618      	mov	r0, r3
 8018498:	f7fc f8da 	bl	8014650 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801849c:	4b71      	ldr	r3, [pc, #452]	@ (8018664 <tcp_receive+0xb0c>)
 801849e:	891c      	ldrh	r4, [r3, #8]
 80184a0:	4b70      	ldr	r3, [pc, #448]	@ (8018664 <tcp_receive+0xb0c>)
 80184a2:	68db      	ldr	r3, [r3, #12]
 80184a4:	899b      	ldrh	r3, [r3, #12]
 80184a6:	b29b      	uxth	r3, r3
 80184a8:	4618      	mov	r0, r3
 80184aa:	f7fa fe69 	bl	8013180 <lwip_htons>
 80184ae:	4603      	mov	r3, r0
 80184b0:	b2db      	uxtb	r3, r3
 80184b2:	f003 0303 	and.w	r3, r3, #3
 80184b6:	2b00      	cmp	r3, #0
 80184b8:	d001      	beq.n	80184be <tcp_receive+0x966>
 80184ba:	2301      	movs	r3, #1
 80184bc:	e000      	b.n	80184c0 <tcp_receive+0x968>
 80184be:	2300      	movs	r3, #0
 80184c0:	4423      	add	r3, r4
 80184c2:	b29a      	uxth	r2, r3
 80184c4:	4b65      	ldr	r3, [pc, #404]	@ (801865c <tcp_receive+0xb04>)
 80184c6:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80184c8:	4b64      	ldr	r3, [pc, #400]	@ (801865c <tcp_receive+0xb04>)
 80184ca:	881b      	ldrh	r3, [r3, #0]
 80184cc:	461a      	mov	r2, r3
 80184ce:	4b64      	ldr	r3, [pc, #400]	@ (8018660 <tcp_receive+0xb08>)
 80184d0:	681b      	ldr	r3, [r3, #0]
 80184d2:	441a      	add	r2, r3
 80184d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80184d6:	68db      	ldr	r3, [r3, #12]
 80184d8:	685b      	ldr	r3, [r3, #4]
 80184da:	429a      	cmp	r2, r3
 80184dc:	d006      	beq.n	80184ec <tcp_receive+0x994>
 80184de:	4b62      	ldr	r3, [pc, #392]	@ (8018668 <tcp_receive+0xb10>)
 80184e0:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 80184e4:	4961      	ldr	r1, [pc, #388]	@ (801866c <tcp_receive+0xb14>)
 80184e6:	4862      	ldr	r0, [pc, #392]	@ (8018670 <tcp_receive+0xb18>)
 80184e8:	f005 ffae 	bl	801e448 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 80184ec:	687b      	ldr	r3, [r7, #4]
 80184ee:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80184f0:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80184f2:	4b5a      	ldr	r3, [pc, #360]	@ (801865c <tcp_receive+0xb04>)
 80184f4:	881b      	ldrh	r3, [r3, #0]
 80184f6:	461a      	mov	r2, r3
 80184f8:	4b59      	ldr	r3, [pc, #356]	@ (8018660 <tcp_receive+0xb08>)
 80184fa:	681b      	ldr	r3, [r3, #0]
 80184fc:	441a      	add	r2, r3
 80184fe:	687b      	ldr	r3, [r7, #4]
 8018500:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8018502:	687b      	ldr	r3, [r7, #4]
 8018504:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8018506:	4b55      	ldr	r3, [pc, #340]	@ (801865c <tcp_receive+0xb04>)
 8018508:	881b      	ldrh	r3, [r3, #0]
 801850a:	429a      	cmp	r2, r3
 801850c:	d206      	bcs.n	801851c <tcp_receive+0x9c4>
 801850e:	4b56      	ldr	r3, [pc, #344]	@ (8018668 <tcp_receive+0xb10>)
 8018510:	f240 6207 	movw	r2, #1543	@ 0x607
 8018514:	4957      	ldr	r1, [pc, #348]	@ (8018674 <tcp_receive+0xb1c>)
 8018516:	4856      	ldr	r0, [pc, #344]	@ (8018670 <tcp_receive+0xb18>)
 8018518:	f005 ff96 	bl	801e448 <iprintf>
        pcb->rcv_wnd -= tcplen;
 801851c:	687b      	ldr	r3, [r7, #4]
 801851e:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8018520:	4b4e      	ldr	r3, [pc, #312]	@ (801865c <tcp_receive+0xb04>)
 8018522:	881b      	ldrh	r3, [r3, #0]
 8018524:	1ad3      	subs	r3, r2, r3
 8018526:	b29a      	uxth	r2, r3
 8018528:	687b      	ldr	r3, [r7, #4]
 801852a:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 801852c:	6878      	ldr	r0, [r7, #4]
 801852e:	f7fc ffc5 	bl	80154bc <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8018532:	4b4c      	ldr	r3, [pc, #304]	@ (8018664 <tcp_receive+0xb0c>)
 8018534:	685b      	ldr	r3, [r3, #4]
 8018536:	891b      	ldrh	r3, [r3, #8]
 8018538:	2b00      	cmp	r3, #0
 801853a:	d006      	beq.n	801854a <tcp_receive+0x9f2>
          recv_data = inseg.p;
 801853c:	4b49      	ldr	r3, [pc, #292]	@ (8018664 <tcp_receive+0xb0c>)
 801853e:	685b      	ldr	r3, [r3, #4]
 8018540:	4a4d      	ldr	r2, [pc, #308]	@ (8018678 <tcp_receive+0xb20>)
 8018542:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8018544:	4b47      	ldr	r3, [pc, #284]	@ (8018664 <tcp_receive+0xb0c>)
 8018546:	2200      	movs	r2, #0
 8018548:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801854a:	4b46      	ldr	r3, [pc, #280]	@ (8018664 <tcp_receive+0xb0c>)
 801854c:	68db      	ldr	r3, [r3, #12]
 801854e:	899b      	ldrh	r3, [r3, #12]
 8018550:	b29b      	uxth	r3, r3
 8018552:	4618      	mov	r0, r3
 8018554:	f7fa fe14 	bl	8013180 <lwip_htons>
 8018558:	4603      	mov	r3, r0
 801855a:	b2db      	uxtb	r3, r3
 801855c:	f003 0301 	and.w	r3, r3, #1
 8018560:	2b00      	cmp	r3, #0
 8018562:	f000 80b8 	beq.w	80186d6 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8018566:	4b45      	ldr	r3, [pc, #276]	@ (801867c <tcp_receive+0xb24>)
 8018568:	781b      	ldrb	r3, [r3, #0]
 801856a:	f043 0320 	orr.w	r3, r3, #32
 801856e:	b2da      	uxtb	r2, r3
 8018570:	4b42      	ldr	r3, [pc, #264]	@ (801867c <tcp_receive+0xb24>)
 8018572:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8018574:	e0af      	b.n	80186d6 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8018576:	687b      	ldr	r3, [r7, #4]
 8018578:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801857a:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 801857c:	687b      	ldr	r3, [r7, #4]
 801857e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018580:	68db      	ldr	r3, [r3, #12]
 8018582:	685b      	ldr	r3, [r3, #4]
 8018584:	4a36      	ldr	r2, [pc, #216]	@ (8018660 <tcp_receive+0xb08>)
 8018586:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8018588:	68bb      	ldr	r3, [r7, #8]
 801858a:	891b      	ldrh	r3, [r3, #8]
 801858c:	461c      	mov	r4, r3
 801858e:	68bb      	ldr	r3, [r7, #8]
 8018590:	68db      	ldr	r3, [r3, #12]
 8018592:	899b      	ldrh	r3, [r3, #12]
 8018594:	b29b      	uxth	r3, r3
 8018596:	4618      	mov	r0, r3
 8018598:	f7fa fdf2 	bl	8013180 <lwip_htons>
 801859c:	4603      	mov	r3, r0
 801859e:	b2db      	uxtb	r3, r3
 80185a0:	f003 0303 	and.w	r3, r3, #3
 80185a4:	2b00      	cmp	r3, #0
 80185a6:	d001      	beq.n	80185ac <tcp_receive+0xa54>
 80185a8:	2301      	movs	r3, #1
 80185aa:	e000      	b.n	80185ae <tcp_receive+0xa56>
 80185ac:	2300      	movs	r3, #0
 80185ae:	191a      	adds	r2, r3, r4
 80185b0:	687b      	ldr	r3, [r7, #4]
 80185b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80185b4:	441a      	add	r2, r3
 80185b6:	687b      	ldr	r3, [r7, #4]
 80185b8:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80185ba:	687b      	ldr	r3, [r7, #4]
 80185bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80185be:	461c      	mov	r4, r3
 80185c0:	68bb      	ldr	r3, [r7, #8]
 80185c2:	891b      	ldrh	r3, [r3, #8]
 80185c4:	461d      	mov	r5, r3
 80185c6:	68bb      	ldr	r3, [r7, #8]
 80185c8:	68db      	ldr	r3, [r3, #12]
 80185ca:	899b      	ldrh	r3, [r3, #12]
 80185cc:	b29b      	uxth	r3, r3
 80185ce:	4618      	mov	r0, r3
 80185d0:	f7fa fdd6 	bl	8013180 <lwip_htons>
 80185d4:	4603      	mov	r3, r0
 80185d6:	b2db      	uxtb	r3, r3
 80185d8:	f003 0303 	and.w	r3, r3, #3
 80185dc:	2b00      	cmp	r3, #0
 80185de:	d001      	beq.n	80185e4 <tcp_receive+0xa8c>
 80185e0:	2301      	movs	r3, #1
 80185e2:	e000      	b.n	80185e6 <tcp_receive+0xa8e>
 80185e4:	2300      	movs	r3, #0
 80185e6:	442b      	add	r3, r5
 80185e8:	429c      	cmp	r4, r3
 80185ea:	d206      	bcs.n	80185fa <tcp_receive+0xaa2>
 80185ec:	4b1e      	ldr	r3, [pc, #120]	@ (8018668 <tcp_receive+0xb10>)
 80185ee:	f240 622b 	movw	r2, #1579	@ 0x62b
 80185f2:	4923      	ldr	r1, [pc, #140]	@ (8018680 <tcp_receive+0xb28>)
 80185f4:	481e      	ldr	r0, [pc, #120]	@ (8018670 <tcp_receive+0xb18>)
 80185f6:	f005 ff27 	bl	801e448 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80185fa:	68bb      	ldr	r3, [r7, #8]
 80185fc:	891b      	ldrh	r3, [r3, #8]
 80185fe:	461c      	mov	r4, r3
 8018600:	68bb      	ldr	r3, [r7, #8]
 8018602:	68db      	ldr	r3, [r3, #12]
 8018604:	899b      	ldrh	r3, [r3, #12]
 8018606:	b29b      	uxth	r3, r3
 8018608:	4618      	mov	r0, r3
 801860a:	f7fa fdb9 	bl	8013180 <lwip_htons>
 801860e:	4603      	mov	r3, r0
 8018610:	b2db      	uxtb	r3, r3
 8018612:	f003 0303 	and.w	r3, r3, #3
 8018616:	2b00      	cmp	r3, #0
 8018618:	d001      	beq.n	801861e <tcp_receive+0xac6>
 801861a:	2301      	movs	r3, #1
 801861c:	e000      	b.n	8018620 <tcp_receive+0xac8>
 801861e:	2300      	movs	r3, #0
 8018620:	1919      	adds	r1, r3, r4
 8018622:	687b      	ldr	r3, [r7, #4]
 8018624:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8018626:	b28b      	uxth	r3, r1
 8018628:	1ad3      	subs	r3, r2, r3
 801862a:	b29a      	uxth	r2, r3
 801862c:	687b      	ldr	r3, [r7, #4]
 801862e:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8018630:	6878      	ldr	r0, [r7, #4]
 8018632:	f7fc ff43 	bl	80154bc <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8018636:	68bb      	ldr	r3, [r7, #8]
 8018638:	685b      	ldr	r3, [r3, #4]
 801863a:	891b      	ldrh	r3, [r3, #8]
 801863c:	2b00      	cmp	r3, #0
 801863e:	d028      	beq.n	8018692 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8018640:	4b0d      	ldr	r3, [pc, #52]	@ (8018678 <tcp_receive+0xb20>)
 8018642:	681b      	ldr	r3, [r3, #0]
 8018644:	2b00      	cmp	r3, #0
 8018646:	d01d      	beq.n	8018684 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8018648:	4b0b      	ldr	r3, [pc, #44]	@ (8018678 <tcp_receive+0xb20>)
 801864a:	681a      	ldr	r2, [r3, #0]
 801864c:	68bb      	ldr	r3, [r7, #8]
 801864e:	685b      	ldr	r3, [r3, #4]
 8018650:	4619      	mov	r1, r3
 8018652:	4610      	mov	r0, r2
 8018654:	f7fc fa50 	bl	8014af8 <pbuf_cat>
 8018658:	e018      	b.n	801868c <tcp_receive+0xb34>
 801865a:	bf00      	nop
 801865c:	20027806 	.word	0x20027806
 8018660:	200277fc 	.word	0x200277fc
 8018664:	200277dc 	.word	0x200277dc
 8018668:	0802081c 	.word	0x0802081c
 801866c:	08020bfc 	.word	0x08020bfc
 8018670:	08020868 	.word	0x08020868
 8018674:	08020c38 	.word	0x08020c38
 8018678:	2002780c 	.word	0x2002780c
 801867c:	20027809 	.word	0x20027809
 8018680:	08020c58 	.word	0x08020c58
            } else {
              recv_data = cseg->p;
 8018684:	68bb      	ldr	r3, [r7, #8]
 8018686:	685b      	ldr	r3, [r3, #4]
 8018688:	4a70      	ldr	r2, [pc, #448]	@ (801884c <tcp_receive+0xcf4>)
 801868a:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 801868c:	68bb      	ldr	r3, [r7, #8]
 801868e:	2200      	movs	r2, #0
 8018690:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8018692:	68bb      	ldr	r3, [r7, #8]
 8018694:	68db      	ldr	r3, [r3, #12]
 8018696:	899b      	ldrh	r3, [r3, #12]
 8018698:	b29b      	uxth	r3, r3
 801869a:	4618      	mov	r0, r3
 801869c:	f7fa fd70 	bl	8013180 <lwip_htons>
 80186a0:	4603      	mov	r3, r0
 80186a2:	b2db      	uxtb	r3, r3
 80186a4:	f003 0301 	and.w	r3, r3, #1
 80186a8:	2b00      	cmp	r3, #0
 80186aa:	d00d      	beq.n	80186c8 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80186ac:	4b68      	ldr	r3, [pc, #416]	@ (8018850 <tcp_receive+0xcf8>)
 80186ae:	781b      	ldrb	r3, [r3, #0]
 80186b0:	f043 0320 	orr.w	r3, r3, #32
 80186b4:	b2da      	uxtb	r2, r3
 80186b6:	4b66      	ldr	r3, [pc, #408]	@ (8018850 <tcp_receive+0xcf8>)
 80186b8:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80186ba:	687b      	ldr	r3, [r7, #4]
 80186bc:	7d1b      	ldrb	r3, [r3, #20]
 80186be:	2b04      	cmp	r3, #4
 80186c0:	d102      	bne.n	80186c8 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 80186c2:	687b      	ldr	r3, [r7, #4]
 80186c4:	2207      	movs	r2, #7
 80186c6:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80186c8:	68bb      	ldr	r3, [r7, #8]
 80186ca:	681a      	ldr	r2, [r3, #0]
 80186cc:	687b      	ldr	r3, [r7, #4]
 80186ce:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 80186d0:	68b8      	ldr	r0, [r7, #8]
 80186d2:	f7fd fbd4 	bl	8015e7e <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80186d6:	687b      	ldr	r3, [r7, #4]
 80186d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80186da:	2b00      	cmp	r3, #0
 80186dc:	d008      	beq.n	80186f0 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80186de:	687b      	ldr	r3, [r7, #4]
 80186e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80186e2:	68db      	ldr	r3, [r3, #12]
 80186e4:	685a      	ldr	r2, [r3, #4]
 80186e6:	687b      	ldr	r3, [r7, #4]
 80186e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 80186ea:	429a      	cmp	r2, r3
 80186ec:	f43f af43 	beq.w	8018576 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80186f0:	687b      	ldr	r3, [r7, #4]
 80186f2:	8b5b      	ldrh	r3, [r3, #26]
 80186f4:	f003 0301 	and.w	r3, r3, #1
 80186f8:	2b00      	cmp	r3, #0
 80186fa:	d00e      	beq.n	801871a <tcp_receive+0xbc2>
 80186fc:	687b      	ldr	r3, [r7, #4]
 80186fe:	8b5b      	ldrh	r3, [r3, #26]
 8018700:	f023 0301 	bic.w	r3, r3, #1
 8018704:	b29a      	uxth	r2, r3
 8018706:	687b      	ldr	r3, [r7, #4]
 8018708:	835a      	strh	r2, [r3, #26]
 801870a:	687b      	ldr	r3, [r7, #4]
 801870c:	8b5b      	ldrh	r3, [r3, #26]
 801870e:	f043 0302 	orr.w	r3, r3, #2
 8018712:	b29a      	uxth	r2, r3
 8018714:	687b      	ldr	r3, [r7, #4]
 8018716:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8018718:	e187      	b.n	8018a2a <tcp_receive+0xed2>
        tcp_ack(pcb);
 801871a:	687b      	ldr	r3, [r7, #4]
 801871c:	8b5b      	ldrh	r3, [r3, #26]
 801871e:	f043 0301 	orr.w	r3, r3, #1
 8018722:	b29a      	uxth	r2, r3
 8018724:	687b      	ldr	r3, [r7, #4]
 8018726:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8018728:	e17f      	b.n	8018a2a <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801872a:	687b      	ldr	r3, [r7, #4]
 801872c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801872e:	2b00      	cmp	r3, #0
 8018730:	d106      	bne.n	8018740 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8018732:	4848      	ldr	r0, [pc, #288]	@ (8018854 <tcp_receive+0xcfc>)
 8018734:	f7fd fbbc 	bl	8015eb0 <tcp_seg_copy>
 8018738:	4602      	mov	r2, r0
 801873a:	687b      	ldr	r3, [r7, #4]
 801873c:	675a      	str	r2, [r3, #116]	@ 0x74
 801873e:	e16c      	b.n	8018a1a <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8018740:	2300      	movs	r3, #0
 8018742:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8018744:	687b      	ldr	r3, [r7, #4]
 8018746:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018748:	63bb      	str	r3, [r7, #56]	@ 0x38
 801874a:	e156      	b.n	80189fa <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 801874c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801874e:	68db      	ldr	r3, [r3, #12]
 8018750:	685a      	ldr	r2, [r3, #4]
 8018752:	4b41      	ldr	r3, [pc, #260]	@ (8018858 <tcp_receive+0xd00>)
 8018754:	681b      	ldr	r3, [r3, #0]
 8018756:	429a      	cmp	r2, r3
 8018758:	d11d      	bne.n	8018796 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801875a:	4b3e      	ldr	r3, [pc, #248]	@ (8018854 <tcp_receive+0xcfc>)
 801875c:	891a      	ldrh	r2, [r3, #8]
 801875e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018760:	891b      	ldrh	r3, [r3, #8]
 8018762:	429a      	cmp	r2, r3
 8018764:	f240 814e 	bls.w	8018a04 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8018768:	483a      	ldr	r0, [pc, #232]	@ (8018854 <tcp_receive+0xcfc>)
 801876a:	f7fd fba1 	bl	8015eb0 <tcp_seg_copy>
 801876e:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8018770:	697b      	ldr	r3, [r7, #20]
 8018772:	2b00      	cmp	r3, #0
 8018774:	f000 8148 	beq.w	8018a08 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8018778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801877a:	2b00      	cmp	r3, #0
 801877c:	d003      	beq.n	8018786 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801877e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018780:	697a      	ldr	r2, [r7, #20]
 8018782:	601a      	str	r2, [r3, #0]
 8018784:	e002      	b.n	801878c <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8018786:	687b      	ldr	r3, [r7, #4]
 8018788:	697a      	ldr	r2, [r7, #20]
 801878a:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 801878c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801878e:	6978      	ldr	r0, [r7, #20]
 8018790:	f7ff f8de 	bl	8017950 <tcp_oos_insert_segment>
                }
                break;
 8018794:	e138      	b.n	8018a08 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8018796:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018798:	2b00      	cmp	r3, #0
 801879a:	d117      	bne.n	80187cc <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 801879c:	4b2e      	ldr	r3, [pc, #184]	@ (8018858 <tcp_receive+0xd00>)
 801879e:	681a      	ldr	r2, [r3, #0]
 80187a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80187a2:	68db      	ldr	r3, [r3, #12]
 80187a4:	685b      	ldr	r3, [r3, #4]
 80187a6:	1ad3      	subs	r3, r2, r3
 80187a8:	2b00      	cmp	r3, #0
 80187aa:	da57      	bge.n	801885c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80187ac:	4829      	ldr	r0, [pc, #164]	@ (8018854 <tcp_receive+0xcfc>)
 80187ae:	f7fd fb7f 	bl	8015eb0 <tcp_seg_copy>
 80187b2:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 80187b4:	69bb      	ldr	r3, [r7, #24]
 80187b6:	2b00      	cmp	r3, #0
 80187b8:	f000 8128 	beq.w	8018a0c <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 80187bc:	687b      	ldr	r3, [r7, #4]
 80187be:	69ba      	ldr	r2, [r7, #24]
 80187c0:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 80187c2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80187c4:	69b8      	ldr	r0, [r7, #24]
 80187c6:	f7ff f8c3 	bl	8017950 <tcp_oos_insert_segment>
                  }
                  break;
 80187ca:	e11f      	b.n	8018a0c <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80187cc:	4b22      	ldr	r3, [pc, #136]	@ (8018858 <tcp_receive+0xd00>)
 80187ce:	681a      	ldr	r2, [r3, #0]
 80187d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80187d2:	68db      	ldr	r3, [r3, #12]
 80187d4:	685b      	ldr	r3, [r3, #4]
 80187d6:	1ad3      	subs	r3, r2, r3
 80187d8:	3b01      	subs	r3, #1
 80187da:	2b00      	cmp	r3, #0
 80187dc:	db3e      	blt.n	801885c <tcp_receive+0xd04>
 80187de:	4b1e      	ldr	r3, [pc, #120]	@ (8018858 <tcp_receive+0xd00>)
 80187e0:	681a      	ldr	r2, [r3, #0]
 80187e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80187e4:	68db      	ldr	r3, [r3, #12]
 80187e6:	685b      	ldr	r3, [r3, #4]
 80187e8:	1ad3      	subs	r3, r2, r3
 80187ea:	3301      	adds	r3, #1
 80187ec:	2b00      	cmp	r3, #0
 80187ee:	dc35      	bgt.n	801885c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80187f0:	4818      	ldr	r0, [pc, #96]	@ (8018854 <tcp_receive+0xcfc>)
 80187f2:	f7fd fb5d 	bl	8015eb0 <tcp_seg_copy>
 80187f6:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 80187f8:	69fb      	ldr	r3, [r7, #28]
 80187fa:	2b00      	cmp	r3, #0
 80187fc:	f000 8108 	beq.w	8018a10 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8018800:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018802:	68db      	ldr	r3, [r3, #12]
 8018804:	685b      	ldr	r3, [r3, #4]
 8018806:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018808:	8912      	ldrh	r2, [r2, #8]
 801880a:	441a      	add	r2, r3
 801880c:	4b12      	ldr	r3, [pc, #72]	@ (8018858 <tcp_receive+0xd00>)
 801880e:	681b      	ldr	r3, [r3, #0]
 8018810:	1ad3      	subs	r3, r2, r3
 8018812:	2b00      	cmp	r3, #0
 8018814:	dd12      	ble.n	801883c <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8018816:	4b10      	ldr	r3, [pc, #64]	@ (8018858 <tcp_receive+0xd00>)
 8018818:	681b      	ldr	r3, [r3, #0]
 801881a:	b29a      	uxth	r2, r3
 801881c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801881e:	68db      	ldr	r3, [r3, #12]
 8018820:	685b      	ldr	r3, [r3, #4]
 8018822:	b29b      	uxth	r3, r3
 8018824:	1ad3      	subs	r3, r2, r3
 8018826:	b29a      	uxth	r2, r3
 8018828:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801882a:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 801882c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801882e:	685a      	ldr	r2, [r3, #4]
 8018830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018832:	891b      	ldrh	r3, [r3, #8]
 8018834:	4619      	mov	r1, r3
 8018836:	4610      	mov	r0, r2
 8018838:	f7fb ff0a 	bl	8014650 <pbuf_realloc>
                    }
                    prev->next = cseg;
 801883c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801883e:	69fa      	ldr	r2, [r7, #28]
 8018840:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8018842:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8018844:	69f8      	ldr	r0, [r7, #28]
 8018846:	f7ff f883 	bl	8017950 <tcp_oos_insert_segment>
                  }
                  break;
 801884a:	e0e1      	b.n	8018a10 <tcp_receive+0xeb8>
 801884c:	2002780c 	.word	0x2002780c
 8018850:	20027809 	.word	0x20027809
 8018854:	200277dc 	.word	0x200277dc
 8018858:	200277fc 	.word	0x200277fc
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 801885c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801885e:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8018860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018862:	681b      	ldr	r3, [r3, #0]
 8018864:	2b00      	cmp	r3, #0
 8018866:	f040 80c5 	bne.w	80189f4 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801886a:	4b7f      	ldr	r3, [pc, #508]	@ (8018a68 <tcp_receive+0xf10>)
 801886c:	681a      	ldr	r2, [r3, #0]
 801886e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018870:	68db      	ldr	r3, [r3, #12]
 8018872:	685b      	ldr	r3, [r3, #4]
 8018874:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8018876:	2b00      	cmp	r3, #0
 8018878:	f340 80bc 	ble.w	80189f4 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801887c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801887e:	68db      	ldr	r3, [r3, #12]
 8018880:	899b      	ldrh	r3, [r3, #12]
 8018882:	b29b      	uxth	r3, r3
 8018884:	4618      	mov	r0, r3
 8018886:	f7fa fc7b 	bl	8013180 <lwip_htons>
 801888a:	4603      	mov	r3, r0
 801888c:	b2db      	uxtb	r3, r3
 801888e:	f003 0301 	and.w	r3, r3, #1
 8018892:	2b00      	cmp	r3, #0
 8018894:	f040 80be 	bne.w	8018a14 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8018898:	4874      	ldr	r0, [pc, #464]	@ (8018a6c <tcp_receive+0xf14>)
 801889a:	f7fd fb09 	bl	8015eb0 <tcp_seg_copy>
 801889e:	4602      	mov	r2, r0
 80188a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80188a2:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80188a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80188a6:	681b      	ldr	r3, [r3, #0]
 80188a8:	2b00      	cmp	r3, #0
 80188aa:	f000 80b5 	beq.w	8018a18 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80188ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80188b0:	68db      	ldr	r3, [r3, #12]
 80188b2:	685b      	ldr	r3, [r3, #4]
 80188b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80188b6:	8912      	ldrh	r2, [r2, #8]
 80188b8:	441a      	add	r2, r3
 80188ba:	4b6b      	ldr	r3, [pc, #428]	@ (8018a68 <tcp_receive+0xf10>)
 80188bc:	681b      	ldr	r3, [r3, #0]
 80188be:	1ad3      	subs	r3, r2, r3
 80188c0:	2b00      	cmp	r3, #0
 80188c2:	dd12      	ble.n	80188ea <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80188c4:	4b68      	ldr	r3, [pc, #416]	@ (8018a68 <tcp_receive+0xf10>)
 80188c6:	681b      	ldr	r3, [r3, #0]
 80188c8:	b29a      	uxth	r2, r3
 80188ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80188cc:	68db      	ldr	r3, [r3, #12]
 80188ce:	685b      	ldr	r3, [r3, #4]
 80188d0:	b29b      	uxth	r3, r3
 80188d2:	1ad3      	subs	r3, r2, r3
 80188d4:	b29a      	uxth	r2, r3
 80188d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80188d8:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80188da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80188dc:	685a      	ldr	r2, [r3, #4]
 80188de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80188e0:	891b      	ldrh	r3, [r3, #8]
 80188e2:	4619      	mov	r1, r3
 80188e4:	4610      	mov	r0, r2
 80188e6:	f7fb feb3 	bl	8014650 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 80188ea:	4b61      	ldr	r3, [pc, #388]	@ (8018a70 <tcp_receive+0xf18>)
 80188ec:	881b      	ldrh	r3, [r3, #0]
 80188ee:	461a      	mov	r2, r3
 80188f0:	4b5d      	ldr	r3, [pc, #372]	@ (8018a68 <tcp_receive+0xf10>)
 80188f2:	681b      	ldr	r3, [r3, #0]
 80188f4:	441a      	add	r2, r3
 80188f6:	687b      	ldr	r3, [r7, #4]
 80188f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80188fa:	6879      	ldr	r1, [r7, #4]
 80188fc:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80188fe:	440b      	add	r3, r1
 8018900:	1ad3      	subs	r3, r2, r3
 8018902:	2b00      	cmp	r3, #0
 8018904:	f340 8088 	ble.w	8018a18 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8018908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801890a:	681b      	ldr	r3, [r3, #0]
 801890c:	68db      	ldr	r3, [r3, #12]
 801890e:	899b      	ldrh	r3, [r3, #12]
 8018910:	b29b      	uxth	r3, r3
 8018912:	4618      	mov	r0, r3
 8018914:	f7fa fc34 	bl	8013180 <lwip_htons>
 8018918:	4603      	mov	r3, r0
 801891a:	b2db      	uxtb	r3, r3
 801891c:	f003 0301 	and.w	r3, r3, #1
 8018920:	2b00      	cmp	r3, #0
 8018922:	d021      	beq.n	8018968 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8018924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018926:	681b      	ldr	r3, [r3, #0]
 8018928:	68db      	ldr	r3, [r3, #12]
 801892a:	899b      	ldrh	r3, [r3, #12]
 801892c:	b29b      	uxth	r3, r3
 801892e:	b21b      	sxth	r3, r3
 8018930:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8018934:	b21c      	sxth	r4, r3
 8018936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018938:	681b      	ldr	r3, [r3, #0]
 801893a:	68db      	ldr	r3, [r3, #12]
 801893c:	899b      	ldrh	r3, [r3, #12]
 801893e:	b29b      	uxth	r3, r3
 8018940:	4618      	mov	r0, r3
 8018942:	f7fa fc1d 	bl	8013180 <lwip_htons>
 8018946:	4603      	mov	r3, r0
 8018948:	b2db      	uxtb	r3, r3
 801894a:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 801894e:	b29b      	uxth	r3, r3
 8018950:	4618      	mov	r0, r3
 8018952:	f7fa fc15 	bl	8013180 <lwip_htons>
 8018956:	4603      	mov	r3, r0
 8018958:	b21b      	sxth	r3, r3
 801895a:	4323      	orrs	r3, r4
 801895c:	b21a      	sxth	r2, r3
 801895e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018960:	681b      	ldr	r3, [r3, #0]
 8018962:	68db      	ldr	r3, [r3, #12]
 8018964:	b292      	uxth	r2, r2
 8018966:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8018968:	687b      	ldr	r3, [r7, #4]
 801896a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801896c:	b29a      	uxth	r2, r3
 801896e:	687b      	ldr	r3, [r7, #4]
 8018970:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018972:	4413      	add	r3, r2
 8018974:	b299      	uxth	r1, r3
 8018976:	4b3c      	ldr	r3, [pc, #240]	@ (8018a68 <tcp_receive+0xf10>)
 8018978:	681b      	ldr	r3, [r3, #0]
 801897a:	b29a      	uxth	r2, r3
 801897c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801897e:	681b      	ldr	r3, [r3, #0]
 8018980:	1a8a      	subs	r2, r1, r2
 8018982:	b292      	uxth	r2, r2
 8018984:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8018986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018988:	681b      	ldr	r3, [r3, #0]
 801898a:	685a      	ldr	r2, [r3, #4]
 801898c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801898e:	681b      	ldr	r3, [r3, #0]
 8018990:	891b      	ldrh	r3, [r3, #8]
 8018992:	4619      	mov	r1, r3
 8018994:	4610      	mov	r0, r2
 8018996:	f7fb fe5b 	bl	8014650 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801899a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801899c:	681b      	ldr	r3, [r3, #0]
 801899e:	891c      	ldrh	r4, [r3, #8]
 80189a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80189a2:	681b      	ldr	r3, [r3, #0]
 80189a4:	68db      	ldr	r3, [r3, #12]
 80189a6:	899b      	ldrh	r3, [r3, #12]
 80189a8:	b29b      	uxth	r3, r3
 80189aa:	4618      	mov	r0, r3
 80189ac:	f7fa fbe8 	bl	8013180 <lwip_htons>
 80189b0:	4603      	mov	r3, r0
 80189b2:	b2db      	uxtb	r3, r3
 80189b4:	f003 0303 	and.w	r3, r3, #3
 80189b8:	2b00      	cmp	r3, #0
 80189ba:	d001      	beq.n	80189c0 <tcp_receive+0xe68>
 80189bc:	2301      	movs	r3, #1
 80189be:	e000      	b.n	80189c2 <tcp_receive+0xe6a>
 80189c0:	2300      	movs	r3, #0
 80189c2:	4423      	add	r3, r4
 80189c4:	b29a      	uxth	r2, r3
 80189c6:	4b2a      	ldr	r3, [pc, #168]	@ (8018a70 <tcp_receive+0xf18>)
 80189c8:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80189ca:	4b29      	ldr	r3, [pc, #164]	@ (8018a70 <tcp_receive+0xf18>)
 80189cc:	881b      	ldrh	r3, [r3, #0]
 80189ce:	461a      	mov	r2, r3
 80189d0:	4b25      	ldr	r3, [pc, #148]	@ (8018a68 <tcp_receive+0xf10>)
 80189d2:	681b      	ldr	r3, [r3, #0]
 80189d4:	441a      	add	r2, r3
 80189d6:	687b      	ldr	r3, [r7, #4]
 80189d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80189da:	6879      	ldr	r1, [r7, #4]
 80189dc:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80189de:	440b      	add	r3, r1
 80189e0:	429a      	cmp	r2, r3
 80189e2:	d019      	beq.n	8018a18 <tcp_receive+0xec0>
 80189e4:	4b23      	ldr	r3, [pc, #140]	@ (8018a74 <tcp_receive+0xf1c>)
 80189e6:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 80189ea:	4923      	ldr	r1, [pc, #140]	@ (8018a78 <tcp_receive+0xf20>)
 80189ec:	4823      	ldr	r0, [pc, #140]	@ (8018a7c <tcp_receive+0xf24>)
 80189ee:	f005 fd2b 	bl	801e448 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80189f2:	e011      	b.n	8018a18 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80189f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80189f6:	681b      	ldr	r3, [r3, #0]
 80189f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80189fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80189fc:	2b00      	cmp	r3, #0
 80189fe:	f47f aea5 	bne.w	801874c <tcp_receive+0xbf4>
 8018a02:	e00a      	b.n	8018a1a <tcp_receive+0xec2>
                break;
 8018a04:	bf00      	nop
 8018a06:	e008      	b.n	8018a1a <tcp_receive+0xec2>
                break;
 8018a08:	bf00      	nop
 8018a0a:	e006      	b.n	8018a1a <tcp_receive+0xec2>
                  break;
 8018a0c:	bf00      	nop
 8018a0e:	e004      	b.n	8018a1a <tcp_receive+0xec2>
                  break;
 8018a10:	bf00      	nop
 8018a12:	e002      	b.n	8018a1a <tcp_receive+0xec2>
                  break;
 8018a14:	bf00      	nop
 8018a16:	e000      	b.n	8018a1a <tcp_receive+0xec2>
                break;
 8018a18:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8018a1a:	6878      	ldr	r0, [r7, #4]
 8018a1c:	f001 fa30 	bl	8019e80 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8018a20:	e003      	b.n	8018a2a <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8018a22:	6878      	ldr	r0, [r7, #4]
 8018a24:	f001 fa2c 	bl	8019e80 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8018a28:	e01a      	b.n	8018a60 <tcp_receive+0xf08>
 8018a2a:	e019      	b.n	8018a60 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8018a2c:	4b0e      	ldr	r3, [pc, #56]	@ (8018a68 <tcp_receive+0xf10>)
 8018a2e:	681a      	ldr	r2, [r3, #0]
 8018a30:	687b      	ldr	r3, [r7, #4]
 8018a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018a34:	1ad3      	subs	r3, r2, r3
 8018a36:	2b00      	cmp	r3, #0
 8018a38:	db0a      	blt.n	8018a50 <tcp_receive+0xef8>
 8018a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8018a68 <tcp_receive+0xf10>)
 8018a3c:	681a      	ldr	r2, [r3, #0]
 8018a3e:	687b      	ldr	r3, [r7, #4]
 8018a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018a42:	6879      	ldr	r1, [r7, #4]
 8018a44:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8018a46:	440b      	add	r3, r1
 8018a48:	1ad3      	subs	r3, r2, r3
 8018a4a:	3301      	adds	r3, #1
 8018a4c:	2b00      	cmp	r3, #0
 8018a4e:	dd07      	ble.n	8018a60 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 8018a50:	687b      	ldr	r3, [r7, #4]
 8018a52:	8b5b      	ldrh	r3, [r3, #26]
 8018a54:	f043 0302 	orr.w	r3, r3, #2
 8018a58:	b29a      	uxth	r2, r3
 8018a5a:	687b      	ldr	r3, [r7, #4]
 8018a5c:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8018a5e:	e7ff      	b.n	8018a60 <tcp_receive+0xf08>
 8018a60:	bf00      	nop
 8018a62:	3750      	adds	r7, #80	@ 0x50
 8018a64:	46bd      	mov	sp, r7
 8018a66:	bdb0      	pop	{r4, r5, r7, pc}
 8018a68:	200277fc 	.word	0x200277fc
 8018a6c:	200277dc 	.word	0x200277dc
 8018a70:	20027806 	.word	0x20027806
 8018a74:	0802081c 	.word	0x0802081c
 8018a78:	08020bc4 	.word	0x08020bc4
 8018a7c:	08020868 	.word	0x08020868

08018a80 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8018a80:	b480      	push	{r7}
 8018a82:	b083      	sub	sp, #12
 8018a84:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8018a86:	4b15      	ldr	r3, [pc, #84]	@ (8018adc <tcp_get_next_optbyte+0x5c>)
 8018a88:	881b      	ldrh	r3, [r3, #0]
 8018a8a:	1c5a      	adds	r2, r3, #1
 8018a8c:	b291      	uxth	r1, r2
 8018a8e:	4a13      	ldr	r2, [pc, #76]	@ (8018adc <tcp_get_next_optbyte+0x5c>)
 8018a90:	8011      	strh	r1, [r2, #0]
 8018a92:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018a94:	4b12      	ldr	r3, [pc, #72]	@ (8018ae0 <tcp_get_next_optbyte+0x60>)
 8018a96:	681b      	ldr	r3, [r3, #0]
 8018a98:	2b00      	cmp	r3, #0
 8018a9a:	d004      	beq.n	8018aa6 <tcp_get_next_optbyte+0x26>
 8018a9c:	4b11      	ldr	r3, [pc, #68]	@ (8018ae4 <tcp_get_next_optbyte+0x64>)
 8018a9e:	881b      	ldrh	r3, [r3, #0]
 8018aa0:	88fa      	ldrh	r2, [r7, #6]
 8018aa2:	429a      	cmp	r2, r3
 8018aa4:	d208      	bcs.n	8018ab8 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8018aa6:	4b10      	ldr	r3, [pc, #64]	@ (8018ae8 <tcp_get_next_optbyte+0x68>)
 8018aa8:	681b      	ldr	r3, [r3, #0]
 8018aaa:	3314      	adds	r3, #20
 8018aac:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8018aae:	88fb      	ldrh	r3, [r7, #6]
 8018ab0:	683a      	ldr	r2, [r7, #0]
 8018ab2:	4413      	add	r3, r2
 8018ab4:	781b      	ldrb	r3, [r3, #0]
 8018ab6:	e00b      	b.n	8018ad0 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8018ab8:	88fb      	ldrh	r3, [r7, #6]
 8018aba:	b2da      	uxtb	r2, r3
 8018abc:	4b09      	ldr	r3, [pc, #36]	@ (8018ae4 <tcp_get_next_optbyte+0x64>)
 8018abe:	881b      	ldrh	r3, [r3, #0]
 8018ac0:	b2db      	uxtb	r3, r3
 8018ac2:	1ad3      	subs	r3, r2, r3
 8018ac4:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8018ac6:	4b06      	ldr	r3, [pc, #24]	@ (8018ae0 <tcp_get_next_optbyte+0x60>)
 8018ac8:	681a      	ldr	r2, [r3, #0]
 8018aca:	797b      	ldrb	r3, [r7, #5]
 8018acc:	4413      	add	r3, r2
 8018ace:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018ad0:	4618      	mov	r0, r3
 8018ad2:	370c      	adds	r7, #12
 8018ad4:	46bd      	mov	sp, r7
 8018ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ada:	4770      	bx	lr
 8018adc:	200277f8 	.word	0x200277f8
 8018ae0:	200277f4 	.word	0x200277f4
 8018ae4:	200277f2 	.word	0x200277f2
 8018ae8:	200277ec 	.word	0x200277ec

08018aec <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8018aec:	b580      	push	{r7, lr}
 8018aee:	b084      	sub	sp, #16
 8018af0:	af00      	add	r7, sp, #0
 8018af2:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8018af4:	687b      	ldr	r3, [r7, #4]
 8018af6:	2b00      	cmp	r3, #0
 8018af8:	d106      	bne.n	8018b08 <tcp_parseopt+0x1c>
 8018afa:	4b32      	ldr	r3, [pc, #200]	@ (8018bc4 <tcp_parseopt+0xd8>)
 8018afc:	f240 727d 	movw	r2, #1917	@ 0x77d
 8018b00:	4931      	ldr	r1, [pc, #196]	@ (8018bc8 <tcp_parseopt+0xdc>)
 8018b02:	4832      	ldr	r0, [pc, #200]	@ (8018bcc <tcp_parseopt+0xe0>)
 8018b04:	f005 fca0 	bl	801e448 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8018b08:	4b31      	ldr	r3, [pc, #196]	@ (8018bd0 <tcp_parseopt+0xe4>)
 8018b0a:	881b      	ldrh	r3, [r3, #0]
 8018b0c:	2b00      	cmp	r3, #0
 8018b0e:	d056      	beq.n	8018bbe <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8018b10:	4b30      	ldr	r3, [pc, #192]	@ (8018bd4 <tcp_parseopt+0xe8>)
 8018b12:	2200      	movs	r2, #0
 8018b14:	801a      	strh	r2, [r3, #0]
 8018b16:	e046      	b.n	8018ba6 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8018b18:	f7ff ffb2 	bl	8018a80 <tcp_get_next_optbyte>
 8018b1c:	4603      	mov	r3, r0
 8018b1e:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8018b20:	7bfb      	ldrb	r3, [r7, #15]
 8018b22:	2b02      	cmp	r3, #2
 8018b24:	d006      	beq.n	8018b34 <tcp_parseopt+0x48>
 8018b26:	2b02      	cmp	r3, #2
 8018b28:	dc2a      	bgt.n	8018b80 <tcp_parseopt+0x94>
 8018b2a:	2b00      	cmp	r3, #0
 8018b2c:	d042      	beq.n	8018bb4 <tcp_parseopt+0xc8>
 8018b2e:	2b01      	cmp	r3, #1
 8018b30:	d038      	beq.n	8018ba4 <tcp_parseopt+0xb8>
 8018b32:	e025      	b.n	8018b80 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8018b34:	f7ff ffa4 	bl	8018a80 <tcp_get_next_optbyte>
 8018b38:	4603      	mov	r3, r0
 8018b3a:	2b04      	cmp	r3, #4
 8018b3c:	d13c      	bne.n	8018bb8 <tcp_parseopt+0xcc>
 8018b3e:	4b25      	ldr	r3, [pc, #148]	@ (8018bd4 <tcp_parseopt+0xe8>)
 8018b40:	881b      	ldrh	r3, [r3, #0]
 8018b42:	3301      	adds	r3, #1
 8018b44:	4a22      	ldr	r2, [pc, #136]	@ (8018bd0 <tcp_parseopt+0xe4>)
 8018b46:	8812      	ldrh	r2, [r2, #0]
 8018b48:	4293      	cmp	r3, r2
 8018b4a:	da35      	bge.n	8018bb8 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8018b4c:	f7ff ff98 	bl	8018a80 <tcp_get_next_optbyte>
 8018b50:	4603      	mov	r3, r0
 8018b52:	021b      	lsls	r3, r3, #8
 8018b54:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8018b56:	f7ff ff93 	bl	8018a80 <tcp_get_next_optbyte>
 8018b5a:	4603      	mov	r3, r0
 8018b5c:	461a      	mov	r2, r3
 8018b5e:	89bb      	ldrh	r3, [r7, #12]
 8018b60:	4313      	orrs	r3, r2
 8018b62:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8018b64:	89bb      	ldrh	r3, [r7, #12]
 8018b66:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8018b6a:	d804      	bhi.n	8018b76 <tcp_parseopt+0x8a>
 8018b6c:	89bb      	ldrh	r3, [r7, #12]
 8018b6e:	2b00      	cmp	r3, #0
 8018b70:	d001      	beq.n	8018b76 <tcp_parseopt+0x8a>
 8018b72:	89ba      	ldrh	r2, [r7, #12]
 8018b74:	e001      	b.n	8018b7a <tcp_parseopt+0x8e>
 8018b76:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8018b7a:	687b      	ldr	r3, [r7, #4]
 8018b7c:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8018b7e:	e012      	b.n	8018ba6 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8018b80:	f7ff ff7e 	bl	8018a80 <tcp_get_next_optbyte>
 8018b84:	4603      	mov	r3, r0
 8018b86:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8018b88:	7afb      	ldrb	r3, [r7, #11]
 8018b8a:	2b01      	cmp	r3, #1
 8018b8c:	d916      	bls.n	8018bbc <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8018b8e:	7afb      	ldrb	r3, [r7, #11]
 8018b90:	b29a      	uxth	r2, r3
 8018b92:	4b10      	ldr	r3, [pc, #64]	@ (8018bd4 <tcp_parseopt+0xe8>)
 8018b94:	881b      	ldrh	r3, [r3, #0]
 8018b96:	4413      	add	r3, r2
 8018b98:	b29b      	uxth	r3, r3
 8018b9a:	3b02      	subs	r3, #2
 8018b9c:	b29a      	uxth	r2, r3
 8018b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8018bd4 <tcp_parseopt+0xe8>)
 8018ba0:	801a      	strh	r2, [r3, #0]
 8018ba2:	e000      	b.n	8018ba6 <tcp_parseopt+0xba>
          break;
 8018ba4:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8018ba6:	4b0b      	ldr	r3, [pc, #44]	@ (8018bd4 <tcp_parseopt+0xe8>)
 8018ba8:	881a      	ldrh	r2, [r3, #0]
 8018baa:	4b09      	ldr	r3, [pc, #36]	@ (8018bd0 <tcp_parseopt+0xe4>)
 8018bac:	881b      	ldrh	r3, [r3, #0]
 8018bae:	429a      	cmp	r2, r3
 8018bb0:	d3b2      	bcc.n	8018b18 <tcp_parseopt+0x2c>
 8018bb2:	e004      	b.n	8018bbe <tcp_parseopt+0xd2>
          return;
 8018bb4:	bf00      	nop
 8018bb6:	e002      	b.n	8018bbe <tcp_parseopt+0xd2>
            return;
 8018bb8:	bf00      	nop
 8018bba:	e000      	b.n	8018bbe <tcp_parseopt+0xd2>
            return;
 8018bbc:	bf00      	nop
      }
    }
  }
}
 8018bbe:	3710      	adds	r7, #16
 8018bc0:	46bd      	mov	sp, r7
 8018bc2:	bd80      	pop	{r7, pc}
 8018bc4:	0802081c 	.word	0x0802081c
 8018bc8:	08020c80 	.word	0x08020c80
 8018bcc:	08020868 	.word	0x08020868
 8018bd0:	200277f0 	.word	0x200277f0
 8018bd4:	200277f8 	.word	0x200277f8

08018bd8 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8018bd8:	b480      	push	{r7}
 8018bda:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8018bdc:	4b05      	ldr	r3, [pc, #20]	@ (8018bf4 <tcp_trigger_input_pcb_close+0x1c>)
 8018bde:	781b      	ldrb	r3, [r3, #0]
 8018be0:	f043 0310 	orr.w	r3, r3, #16
 8018be4:	b2da      	uxtb	r2, r3
 8018be6:	4b03      	ldr	r3, [pc, #12]	@ (8018bf4 <tcp_trigger_input_pcb_close+0x1c>)
 8018be8:	701a      	strb	r2, [r3, #0]
}
 8018bea:	bf00      	nop
 8018bec:	46bd      	mov	sp, r7
 8018bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bf2:	4770      	bx	lr
 8018bf4:	20027809 	.word	0x20027809

08018bf8 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8018bf8:	b580      	push	{r7, lr}
 8018bfa:	b084      	sub	sp, #16
 8018bfc:	af00      	add	r7, sp, #0
 8018bfe:	60f8      	str	r0, [r7, #12]
 8018c00:	60b9      	str	r1, [r7, #8]
 8018c02:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8018c04:	68fb      	ldr	r3, [r7, #12]
 8018c06:	2b00      	cmp	r3, #0
 8018c08:	d00a      	beq.n	8018c20 <tcp_route+0x28>
 8018c0a:	68fb      	ldr	r3, [r7, #12]
 8018c0c:	7a1b      	ldrb	r3, [r3, #8]
 8018c0e:	2b00      	cmp	r3, #0
 8018c10:	d006      	beq.n	8018c20 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8018c12:	68fb      	ldr	r3, [r7, #12]
 8018c14:	7a1b      	ldrb	r3, [r3, #8]
 8018c16:	4618      	mov	r0, r3
 8018c18:	f7fb fb12 	bl	8014240 <netif_get_by_index>
 8018c1c:	4603      	mov	r3, r0
 8018c1e:	e003      	b.n	8018c28 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8018c20:	6878      	ldr	r0, [r7, #4]
 8018c22:	f003 f959 	bl	801bed8 <ip4_route>
 8018c26:	4603      	mov	r3, r0
  }
}
 8018c28:	4618      	mov	r0, r3
 8018c2a:	3710      	adds	r7, #16
 8018c2c:	46bd      	mov	sp, r7
 8018c2e:	bd80      	pop	{r7, pc}

08018c30 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8018c30:	b590      	push	{r4, r7, lr}
 8018c32:	b087      	sub	sp, #28
 8018c34:	af00      	add	r7, sp, #0
 8018c36:	60f8      	str	r0, [r7, #12]
 8018c38:	60b9      	str	r1, [r7, #8]
 8018c3a:	603b      	str	r3, [r7, #0]
 8018c3c:	4613      	mov	r3, r2
 8018c3e:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8018c40:	68fb      	ldr	r3, [r7, #12]
 8018c42:	2b00      	cmp	r3, #0
 8018c44:	d105      	bne.n	8018c52 <tcp_create_segment+0x22>
 8018c46:	4b43      	ldr	r3, [pc, #268]	@ (8018d54 <tcp_create_segment+0x124>)
 8018c48:	22a3      	movs	r2, #163	@ 0xa3
 8018c4a:	4943      	ldr	r1, [pc, #268]	@ (8018d58 <tcp_create_segment+0x128>)
 8018c4c:	4843      	ldr	r0, [pc, #268]	@ (8018d5c <tcp_create_segment+0x12c>)
 8018c4e:	f005 fbfb 	bl	801e448 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8018c52:	68bb      	ldr	r3, [r7, #8]
 8018c54:	2b00      	cmp	r3, #0
 8018c56:	d105      	bne.n	8018c64 <tcp_create_segment+0x34>
 8018c58:	4b3e      	ldr	r3, [pc, #248]	@ (8018d54 <tcp_create_segment+0x124>)
 8018c5a:	22a4      	movs	r2, #164	@ 0xa4
 8018c5c:	4940      	ldr	r1, [pc, #256]	@ (8018d60 <tcp_create_segment+0x130>)
 8018c5e:	483f      	ldr	r0, [pc, #252]	@ (8018d5c <tcp_create_segment+0x12c>)
 8018c60:	f005 fbf2 	bl	801e448 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8018c64:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8018c68:	009b      	lsls	r3, r3, #2
 8018c6a:	b2db      	uxtb	r3, r3
 8018c6c:	f003 0304 	and.w	r3, r3, #4
 8018c70:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8018c72:	2003      	movs	r0, #3
 8018c74:	f7fa ff58 	bl	8013b28 <memp_malloc>
 8018c78:	6138      	str	r0, [r7, #16]
 8018c7a:	693b      	ldr	r3, [r7, #16]
 8018c7c:	2b00      	cmp	r3, #0
 8018c7e:	d104      	bne.n	8018c8a <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8018c80:	68b8      	ldr	r0, [r7, #8]
 8018c82:	f7fb fe6b 	bl	801495c <pbuf_free>
    return NULL;
 8018c86:	2300      	movs	r3, #0
 8018c88:	e060      	b.n	8018d4c <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8018c8a:	693b      	ldr	r3, [r7, #16]
 8018c8c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8018c90:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8018c92:	693b      	ldr	r3, [r7, #16]
 8018c94:	2200      	movs	r2, #0
 8018c96:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8018c98:	693b      	ldr	r3, [r7, #16]
 8018c9a:	68ba      	ldr	r2, [r7, #8]
 8018c9c:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8018c9e:	68bb      	ldr	r3, [r7, #8]
 8018ca0:	891a      	ldrh	r2, [r3, #8]
 8018ca2:	7dfb      	ldrb	r3, [r7, #23]
 8018ca4:	b29b      	uxth	r3, r3
 8018ca6:	429a      	cmp	r2, r3
 8018ca8:	d205      	bcs.n	8018cb6 <tcp_create_segment+0x86>
 8018caa:	4b2a      	ldr	r3, [pc, #168]	@ (8018d54 <tcp_create_segment+0x124>)
 8018cac:	22b0      	movs	r2, #176	@ 0xb0
 8018cae:	492d      	ldr	r1, [pc, #180]	@ (8018d64 <tcp_create_segment+0x134>)
 8018cb0:	482a      	ldr	r0, [pc, #168]	@ (8018d5c <tcp_create_segment+0x12c>)
 8018cb2:	f005 fbc9 	bl	801e448 <iprintf>
  seg->len = p->tot_len - optlen;
 8018cb6:	68bb      	ldr	r3, [r7, #8]
 8018cb8:	891a      	ldrh	r2, [r3, #8]
 8018cba:	7dfb      	ldrb	r3, [r7, #23]
 8018cbc:	b29b      	uxth	r3, r3
 8018cbe:	1ad3      	subs	r3, r2, r3
 8018cc0:	b29a      	uxth	r2, r3
 8018cc2:	693b      	ldr	r3, [r7, #16]
 8018cc4:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8018cc6:	2114      	movs	r1, #20
 8018cc8:	68b8      	ldr	r0, [r7, #8]
 8018cca:	f7fb fdb1 	bl	8014830 <pbuf_add_header>
 8018cce:	4603      	mov	r3, r0
 8018cd0:	2b00      	cmp	r3, #0
 8018cd2:	d004      	beq.n	8018cde <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8018cd4:	6938      	ldr	r0, [r7, #16]
 8018cd6:	f7fd f8d2 	bl	8015e7e <tcp_seg_free>
    return NULL;
 8018cda:	2300      	movs	r3, #0
 8018cdc:	e036      	b.n	8018d4c <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8018cde:	693b      	ldr	r3, [r7, #16]
 8018ce0:	685b      	ldr	r3, [r3, #4]
 8018ce2:	685a      	ldr	r2, [r3, #4]
 8018ce4:	693b      	ldr	r3, [r7, #16]
 8018ce6:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8018ce8:	68fb      	ldr	r3, [r7, #12]
 8018cea:	8ada      	ldrh	r2, [r3, #22]
 8018cec:	693b      	ldr	r3, [r7, #16]
 8018cee:	68dc      	ldr	r4, [r3, #12]
 8018cf0:	4610      	mov	r0, r2
 8018cf2:	f7fa fa45 	bl	8013180 <lwip_htons>
 8018cf6:	4603      	mov	r3, r0
 8018cf8:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8018cfa:	68fb      	ldr	r3, [r7, #12]
 8018cfc:	8b1a      	ldrh	r2, [r3, #24]
 8018cfe:	693b      	ldr	r3, [r7, #16]
 8018d00:	68dc      	ldr	r4, [r3, #12]
 8018d02:	4610      	mov	r0, r2
 8018d04:	f7fa fa3c 	bl	8013180 <lwip_htons>
 8018d08:	4603      	mov	r3, r0
 8018d0a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8018d0c:	693b      	ldr	r3, [r7, #16]
 8018d0e:	68dc      	ldr	r4, [r3, #12]
 8018d10:	6838      	ldr	r0, [r7, #0]
 8018d12:	f7fa fa4b 	bl	80131ac <lwip_htonl>
 8018d16:	4603      	mov	r3, r0
 8018d18:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8018d1a:	7dfb      	ldrb	r3, [r7, #23]
 8018d1c:	089b      	lsrs	r3, r3, #2
 8018d1e:	b2db      	uxtb	r3, r3
 8018d20:	3305      	adds	r3, #5
 8018d22:	b29b      	uxth	r3, r3
 8018d24:	031b      	lsls	r3, r3, #12
 8018d26:	b29a      	uxth	r2, r3
 8018d28:	79fb      	ldrb	r3, [r7, #7]
 8018d2a:	b29b      	uxth	r3, r3
 8018d2c:	4313      	orrs	r3, r2
 8018d2e:	b29a      	uxth	r2, r3
 8018d30:	693b      	ldr	r3, [r7, #16]
 8018d32:	68dc      	ldr	r4, [r3, #12]
 8018d34:	4610      	mov	r0, r2
 8018d36:	f7fa fa23 	bl	8013180 <lwip_htons>
 8018d3a:	4603      	mov	r3, r0
 8018d3c:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8018d3e:	693b      	ldr	r3, [r7, #16]
 8018d40:	68db      	ldr	r3, [r3, #12]
 8018d42:	2200      	movs	r2, #0
 8018d44:	749a      	strb	r2, [r3, #18]
 8018d46:	2200      	movs	r2, #0
 8018d48:	74da      	strb	r2, [r3, #19]
  return seg;
 8018d4a:	693b      	ldr	r3, [r7, #16]
}
 8018d4c:	4618      	mov	r0, r3
 8018d4e:	371c      	adds	r7, #28
 8018d50:	46bd      	mov	sp, r7
 8018d52:	bd90      	pop	{r4, r7, pc}
 8018d54:	08020c9c 	.word	0x08020c9c
 8018d58:	08020cd0 	.word	0x08020cd0
 8018d5c:	08020cf0 	.word	0x08020cf0
 8018d60:	08020d18 	.word	0x08020d18
 8018d64:	08020d3c 	.word	0x08020d3c

08018d68 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8018d68:	b590      	push	{r4, r7, lr}
 8018d6a:	b08b      	sub	sp, #44	@ 0x2c
 8018d6c:	af02      	add	r7, sp, #8
 8018d6e:	6078      	str	r0, [r7, #4]
 8018d70:	460b      	mov	r3, r1
 8018d72:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8018d74:	2300      	movs	r3, #0
 8018d76:	61fb      	str	r3, [r7, #28]
 8018d78:	2300      	movs	r3, #0
 8018d7a:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8018d7c:	2300      	movs	r3, #0
 8018d7e:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8018d80:	687b      	ldr	r3, [r7, #4]
 8018d82:	2b00      	cmp	r3, #0
 8018d84:	d106      	bne.n	8018d94 <tcp_split_unsent_seg+0x2c>
 8018d86:	4b95      	ldr	r3, [pc, #596]	@ (8018fdc <tcp_split_unsent_seg+0x274>)
 8018d88:	f240 324b 	movw	r2, #843	@ 0x34b
 8018d8c:	4994      	ldr	r1, [pc, #592]	@ (8018fe0 <tcp_split_unsent_seg+0x278>)
 8018d8e:	4895      	ldr	r0, [pc, #596]	@ (8018fe4 <tcp_split_unsent_seg+0x27c>)
 8018d90:	f005 fb5a 	bl	801e448 <iprintf>

  useg = pcb->unsent;
 8018d94:	687b      	ldr	r3, [r7, #4]
 8018d96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018d98:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8018d9a:	697b      	ldr	r3, [r7, #20]
 8018d9c:	2b00      	cmp	r3, #0
 8018d9e:	d102      	bne.n	8018da6 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8018da0:	f04f 33ff 	mov.w	r3, #4294967295
 8018da4:	e116      	b.n	8018fd4 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8018da6:	887b      	ldrh	r3, [r7, #2]
 8018da8:	2b00      	cmp	r3, #0
 8018daa:	d109      	bne.n	8018dc0 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8018dac:	4b8b      	ldr	r3, [pc, #556]	@ (8018fdc <tcp_split_unsent_seg+0x274>)
 8018dae:	f240 3253 	movw	r2, #851	@ 0x353
 8018db2:	498d      	ldr	r1, [pc, #564]	@ (8018fe8 <tcp_split_unsent_seg+0x280>)
 8018db4:	488b      	ldr	r0, [pc, #556]	@ (8018fe4 <tcp_split_unsent_seg+0x27c>)
 8018db6:	f005 fb47 	bl	801e448 <iprintf>
    return ERR_VAL;
 8018dba:	f06f 0305 	mvn.w	r3, #5
 8018dbe:	e109      	b.n	8018fd4 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8018dc0:	697b      	ldr	r3, [r7, #20]
 8018dc2:	891b      	ldrh	r3, [r3, #8]
 8018dc4:	887a      	ldrh	r2, [r7, #2]
 8018dc6:	429a      	cmp	r2, r3
 8018dc8:	d301      	bcc.n	8018dce <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8018dca:	2300      	movs	r3, #0
 8018dcc:	e102      	b.n	8018fd4 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8018dce:	687b      	ldr	r3, [r7, #4]
 8018dd0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018dd2:	887a      	ldrh	r2, [r7, #2]
 8018dd4:	429a      	cmp	r2, r3
 8018dd6:	d906      	bls.n	8018de6 <tcp_split_unsent_seg+0x7e>
 8018dd8:	4b80      	ldr	r3, [pc, #512]	@ (8018fdc <tcp_split_unsent_seg+0x274>)
 8018dda:	f240 325b 	movw	r2, #859	@ 0x35b
 8018dde:	4983      	ldr	r1, [pc, #524]	@ (8018fec <tcp_split_unsent_seg+0x284>)
 8018de0:	4880      	ldr	r0, [pc, #512]	@ (8018fe4 <tcp_split_unsent_seg+0x27c>)
 8018de2:	f005 fb31 	bl	801e448 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8018de6:	697b      	ldr	r3, [r7, #20]
 8018de8:	891b      	ldrh	r3, [r3, #8]
 8018dea:	2b00      	cmp	r3, #0
 8018dec:	d106      	bne.n	8018dfc <tcp_split_unsent_seg+0x94>
 8018dee:	4b7b      	ldr	r3, [pc, #492]	@ (8018fdc <tcp_split_unsent_seg+0x274>)
 8018df0:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8018df4:	497e      	ldr	r1, [pc, #504]	@ (8018ff0 <tcp_split_unsent_seg+0x288>)
 8018df6:	487b      	ldr	r0, [pc, #492]	@ (8018fe4 <tcp_split_unsent_seg+0x27c>)
 8018df8:	f005 fb26 	bl	801e448 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8018dfc:	697b      	ldr	r3, [r7, #20]
 8018dfe:	7a9b      	ldrb	r3, [r3, #10]
 8018e00:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8018e02:	7bfb      	ldrb	r3, [r7, #15]
 8018e04:	009b      	lsls	r3, r3, #2
 8018e06:	b2db      	uxtb	r3, r3
 8018e08:	f003 0304 	and.w	r3, r3, #4
 8018e0c:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8018e0e:	697b      	ldr	r3, [r7, #20]
 8018e10:	891a      	ldrh	r2, [r3, #8]
 8018e12:	887b      	ldrh	r3, [r7, #2]
 8018e14:	1ad3      	subs	r3, r2, r3
 8018e16:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8018e18:	7bbb      	ldrb	r3, [r7, #14]
 8018e1a:	b29a      	uxth	r2, r3
 8018e1c:	89bb      	ldrh	r3, [r7, #12]
 8018e1e:	4413      	add	r3, r2
 8018e20:	b29b      	uxth	r3, r3
 8018e22:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018e26:	4619      	mov	r1, r3
 8018e28:	2036      	movs	r0, #54	@ 0x36
 8018e2a:	f7fb fab3 	bl	8014394 <pbuf_alloc>
 8018e2e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018e30:	693b      	ldr	r3, [r7, #16]
 8018e32:	2b00      	cmp	r3, #0
 8018e34:	f000 80b7 	beq.w	8018fa6 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8018e38:	697b      	ldr	r3, [r7, #20]
 8018e3a:	685b      	ldr	r3, [r3, #4]
 8018e3c:	891a      	ldrh	r2, [r3, #8]
 8018e3e:	697b      	ldr	r3, [r7, #20]
 8018e40:	891b      	ldrh	r3, [r3, #8]
 8018e42:	1ad3      	subs	r3, r2, r3
 8018e44:	b29a      	uxth	r2, r3
 8018e46:	887b      	ldrh	r3, [r7, #2]
 8018e48:	4413      	add	r3, r2
 8018e4a:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8018e4c:	697b      	ldr	r3, [r7, #20]
 8018e4e:	6858      	ldr	r0, [r3, #4]
 8018e50:	693b      	ldr	r3, [r7, #16]
 8018e52:	685a      	ldr	r2, [r3, #4]
 8018e54:	7bbb      	ldrb	r3, [r7, #14]
 8018e56:	18d1      	adds	r1, r2, r3
 8018e58:	897b      	ldrh	r3, [r7, #10]
 8018e5a:	89ba      	ldrh	r2, [r7, #12]
 8018e5c:	f7fb ff84 	bl	8014d68 <pbuf_copy_partial>
 8018e60:	4603      	mov	r3, r0
 8018e62:	461a      	mov	r2, r3
 8018e64:	89bb      	ldrh	r3, [r7, #12]
 8018e66:	4293      	cmp	r3, r2
 8018e68:	f040 809f 	bne.w	8018faa <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8018e6c:	697b      	ldr	r3, [r7, #20]
 8018e6e:	68db      	ldr	r3, [r3, #12]
 8018e70:	899b      	ldrh	r3, [r3, #12]
 8018e72:	b29b      	uxth	r3, r3
 8018e74:	4618      	mov	r0, r3
 8018e76:	f7fa f983 	bl	8013180 <lwip_htons>
 8018e7a:	4603      	mov	r3, r0
 8018e7c:	b2db      	uxtb	r3, r3
 8018e7e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8018e82:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8018e84:	2300      	movs	r3, #0
 8018e86:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8018e88:	7efb      	ldrb	r3, [r7, #27]
 8018e8a:	f003 0308 	and.w	r3, r3, #8
 8018e8e:	2b00      	cmp	r3, #0
 8018e90:	d007      	beq.n	8018ea2 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8018e92:	7efb      	ldrb	r3, [r7, #27]
 8018e94:	f023 0308 	bic.w	r3, r3, #8
 8018e98:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8018e9a:	7ebb      	ldrb	r3, [r7, #26]
 8018e9c:	f043 0308 	orr.w	r3, r3, #8
 8018ea0:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8018ea2:	7efb      	ldrb	r3, [r7, #27]
 8018ea4:	f003 0301 	and.w	r3, r3, #1
 8018ea8:	2b00      	cmp	r3, #0
 8018eaa:	d007      	beq.n	8018ebc <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8018eac:	7efb      	ldrb	r3, [r7, #27]
 8018eae:	f023 0301 	bic.w	r3, r3, #1
 8018eb2:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8018eb4:	7ebb      	ldrb	r3, [r7, #26]
 8018eb6:	f043 0301 	orr.w	r3, r3, #1
 8018eba:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8018ebc:	697b      	ldr	r3, [r7, #20]
 8018ebe:	68db      	ldr	r3, [r3, #12]
 8018ec0:	685b      	ldr	r3, [r3, #4]
 8018ec2:	4618      	mov	r0, r3
 8018ec4:	f7fa f972 	bl	80131ac <lwip_htonl>
 8018ec8:	4602      	mov	r2, r0
 8018eca:	887b      	ldrh	r3, [r7, #2]
 8018ecc:	18d1      	adds	r1, r2, r3
 8018ece:	7eba      	ldrb	r2, [r7, #26]
 8018ed0:	7bfb      	ldrb	r3, [r7, #15]
 8018ed2:	9300      	str	r3, [sp, #0]
 8018ed4:	460b      	mov	r3, r1
 8018ed6:	6939      	ldr	r1, [r7, #16]
 8018ed8:	6878      	ldr	r0, [r7, #4]
 8018eda:	f7ff fea9 	bl	8018c30 <tcp_create_segment>
 8018ede:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8018ee0:	69fb      	ldr	r3, [r7, #28]
 8018ee2:	2b00      	cmp	r3, #0
 8018ee4:	d063      	beq.n	8018fae <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8018ee6:	697b      	ldr	r3, [r7, #20]
 8018ee8:	685b      	ldr	r3, [r3, #4]
 8018eea:	4618      	mov	r0, r3
 8018eec:	f7fb fdc4 	bl	8014a78 <pbuf_clen>
 8018ef0:	4603      	mov	r3, r0
 8018ef2:	461a      	mov	r2, r3
 8018ef4:	687b      	ldr	r3, [r7, #4]
 8018ef6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018efa:	1a9b      	subs	r3, r3, r2
 8018efc:	b29a      	uxth	r2, r3
 8018efe:	687b      	ldr	r3, [r7, #4]
 8018f00:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8018f04:	697b      	ldr	r3, [r7, #20]
 8018f06:	6858      	ldr	r0, [r3, #4]
 8018f08:	697b      	ldr	r3, [r7, #20]
 8018f0a:	685b      	ldr	r3, [r3, #4]
 8018f0c:	891a      	ldrh	r2, [r3, #8]
 8018f0e:	89bb      	ldrh	r3, [r7, #12]
 8018f10:	1ad3      	subs	r3, r2, r3
 8018f12:	b29b      	uxth	r3, r3
 8018f14:	4619      	mov	r1, r3
 8018f16:	f7fb fb9b 	bl	8014650 <pbuf_realloc>
  useg->len -= remainder;
 8018f1a:	697b      	ldr	r3, [r7, #20]
 8018f1c:	891a      	ldrh	r2, [r3, #8]
 8018f1e:	89bb      	ldrh	r3, [r7, #12]
 8018f20:	1ad3      	subs	r3, r2, r3
 8018f22:	b29a      	uxth	r2, r3
 8018f24:	697b      	ldr	r3, [r7, #20]
 8018f26:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8018f28:	697b      	ldr	r3, [r7, #20]
 8018f2a:	68db      	ldr	r3, [r3, #12]
 8018f2c:	899b      	ldrh	r3, [r3, #12]
 8018f2e:	b29c      	uxth	r4, r3
 8018f30:	7efb      	ldrb	r3, [r7, #27]
 8018f32:	b29b      	uxth	r3, r3
 8018f34:	4618      	mov	r0, r3
 8018f36:	f7fa f923 	bl	8013180 <lwip_htons>
 8018f3a:	4603      	mov	r3, r0
 8018f3c:	461a      	mov	r2, r3
 8018f3e:	697b      	ldr	r3, [r7, #20]
 8018f40:	68db      	ldr	r3, [r3, #12]
 8018f42:	4322      	orrs	r2, r4
 8018f44:	b292      	uxth	r2, r2
 8018f46:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8018f48:	697b      	ldr	r3, [r7, #20]
 8018f4a:	685b      	ldr	r3, [r3, #4]
 8018f4c:	4618      	mov	r0, r3
 8018f4e:	f7fb fd93 	bl	8014a78 <pbuf_clen>
 8018f52:	4603      	mov	r3, r0
 8018f54:	461a      	mov	r2, r3
 8018f56:	687b      	ldr	r3, [r7, #4]
 8018f58:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018f5c:	4413      	add	r3, r2
 8018f5e:	b29a      	uxth	r2, r3
 8018f60:	687b      	ldr	r3, [r7, #4]
 8018f62:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8018f66:	69fb      	ldr	r3, [r7, #28]
 8018f68:	685b      	ldr	r3, [r3, #4]
 8018f6a:	4618      	mov	r0, r3
 8018f6c:	f7fb fd84 	bl	8014a78 <pbuf_clen>
 8018f70:	4603      	mov	r3, r0
 8018f72:	461a      	mov	r2, r3
 8018f74:	687b      	ldr	r3, [r7, #4]
 8018f76:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018f7a:	4413      	add	r3, r2
 8018f7c:	b29a      	uxth	r2, r3
 8018f7e:	687b      	ldr	r3, [r7, #4]
 8018f80:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8018f84:	697b      	ldr	r3, [r7, #20]
 8018f86:	681a      	ldr	r2, [r3, #0]
 8018f88:	69fb      	ldr	r3, [r7, #28]
 8018f8a:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8018f8c:	697b      	ldr	r3, [r7, #20]
 8018f8e:	69fa      	ldr	r2, [r7, #28]
 8018f90:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8018f92:	69fb      	ldr	r3, [r7, #28]
 8018f94:	681b      	ldr	r3, [r3, #0]
 8018f96:	2b00      	cmp	r3, #0
 8018f98:	d103      	bne.n	8018fa2 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8018f9a:	687b      	ldr	r3, [r7, #4]
 8018f9c:	2200      	movs	r2, #0
 8018f9e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8018fa2:	2300      	movs	r3, #0
 8018fa4:	e016      	b.n	8018fd4 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8018fa6:	bf00      	nop
 8018fa8:	e002      	b.n	8018fb0 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018faa:	bf00      	nop
 8018fac:	e000      	b.n	8018fb0 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018fae:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8018fb0:	69fb      	ldr	r3, [r7, #28]
 8018fb2:	2b00      	cmp	r3, #0
 8018fb4:	d006      	beq.n	8018fc4 <tcp_split_unsent_seg+0x25c>
 8018fb6:	4b09      	ldr	r3, [pc, #36]	@ (8018fdc <tcp_split_unsent_seg+0x274>)
 8018fb8:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8018fbc:	490d      	ldr	r1, [pc, #52]	@ (8018ff4 <tcp_split_unsent_seg+0x28c>)
 8018fbe:	4809      	ldr	r0, [pc, #36]	@ (8018fe4 <tcp_split_unsent_seg+0x27c>)
 8018fc0:	f005 fa42 	bl	801e448 <iprintf>
  if (p != NULL) {
 8018fc4:	693b      	ldr	r3, [r7, #16]
 8018fc6:	2b00      	cmp	r3, #0
 8018fc8:	d002      	beq.n	8018fd0 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8018fca:	6938      	ldr	r0, [r7, #16]
 8018fcc:	f7fb fcc6 	bl	801495c <pbuf_free>
  }

  return ERR_MEM;
 8018fd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018fd4:	4618      	mov	r0, r3
 8018fd6:	3724      	adds	r7, #36	@ 0x24
 8018fd8:	46bd      	mov	sp, r7
 8018fda:	bd90      	pop	{r4, r7, pc}
 8018fdc:	08020c9c 	.word	0x08020c9c
 8018fe0:	08021030 	.word	0x08021030
 8018fe4:	08020cf0 	.word	0x08020cf0
 8018fe8:	08021054 	.word	0x08021054
 8018fec:	08021078 	.word	0x08021078
 8018ff0:	08021088 	.word	0x08021088
 8018ff4:	08021098 	.word	0x08021098

08018ff8 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8018ff8:	b590      	push	{r4, r7, lr}
 8018ffa:	b085      	sub	sp, #20
 8018ffc:	af00      	add	r7, sp, #0
 8018ffe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8019000:	687b      	ldr	r3, [r7, #4]
 8019002:	2b00      	cmp	r3, #0
 8019004:	d106      	bne.n	8019014 <tcp_send_fin+0x1c>
 8019006:	4b21      	ldr	r3, [pc, #132]	@ (801908c <tcp_send_fin+0x94>)
 8019008:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 801900c:	4920      	ldr	r1, [pc, #128]	@ (8019090 <tcp_send_fin+0x98>)
 801900e:	4821      	ldr	r0, [pc, #132]	@ (8019094 <tcp_send_fin+0x9c>)
 8019010:	f005 fa1a 	bl	801e448 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8019014:	687b      	ldr	r3, [r7, #4]
 8019016:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019018:	2b00      	cmp	r3, #0
 801901a:	d02e      	beq.n	801907a <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801901c:	687b      	ldr	r3, [r7, #4]
 801901e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019020:	60fb      	str	r3, [r7, #12]
 8019022:	e002      	b.n	801902a <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8019024:	68fb      	ldr	r3, [r7, #12]
 8019026:	681b      	ldr	r3, [r3, #0]
 8019028:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801902a:	68fb      	ldr	r3, [r7, #12]
 801902c:	681b      	ldr	r3, [r3, #0]
 801902e:	2b00      	cmp	r3, #0
 8019030:	d1f8      	bne.n	8019024 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8019032:	68fb      	ldr	r3, [r7, #12]
 8019034:	68db      	ldr	r3, [r3, #12]
 8019036:	899b      	ldrh	r3, [r3, #12]
 8019038:	b29b      	uxth	r3, r3
 801903a:	4618      	mov	r0, r3
 801903c:	f7fa f8a0 	bl	8013180 <lwip_htons>
 8019040:	4603      	mov	r3, r0
 8019042:	b2db      	uxtb	r3, r3
 8019044:	f003 0307 	and.w	r3, r3, #7
 8019048:	2b00      	cmp	r3, #0
 801904a:	d116      	bne.n	801907a <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801904c:	68fb      	ldr	r3, [r7, #12]
 801904e:	68db      	ldr	r3, [r3, #12]
 8019050:	899b      	ldrh	r3, [r3, #12]
 8019052:	b29c      	uxth	r4, r3
 8019054:	2001      	movs	r0, #1
 8019056:	f7fa f893 	bl	8013180 <lwip_htons>
 801905a:	4603      	mov	r3, r0
 801905c:	461a      	mov	r2, r3
 801905e:	68fb      	ldr	r3, [r7, #12]
 8019060:	68db      	ldr	r3, [r3, #12]
 8019062:	4322      	orrs	r2, r4
 8019064:	b292      	uxth	r2, r2
 8019066:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8019068:	687b      	ldr	r3, [r7, #4]
 801906a:	8b5b      	ldrh	r3, [r3, #26]
 801906c:	f043 0320 	orr.w	r3, r3, #32
 8019070:	b29a      	uxth	r2, r3
 8019072:	687b      	ldr	r3, [r7, #4]
 8019074:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8019076:	2300      	movs	r3, #0
 8019078:	e004      	b.n	8019084 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801907a:	2101      	movs	r1, #1
 801907c:	6878      	ldr	r0, [r7, #4]
 801907e:	f000 f80b 	bl	8019098 <tcp_enqueue_flags>
 8019082:	4603      	mov	r3, r0
}
 8019084:	4618      	mov	r0, r3
 8019086:	3714      	adds	r7, #20
 8019088:	46bd      	mov	sp, r7
 801908a:	bd90      	pop	{r4, r7, pc}
 801908c:	08020c9c 	.word	0x08020c9c
 8019090:	080210a4 	.word	0x080210a4
 8019094:	08020cf0 	.word	0x08020cf0

08019098 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8019098:	b580      	push	{r7, lr}
 801909a:	b08a      	sub	sp, #40	@ 0x28
 801909c:	af02      	add	r7, sp, #8
 801909e:	6078      	str	r0, [r7, #4]
 80190a0:	460b      	mov	r3, r1
 80190a2:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 80190a4:	2300      	movs	r3, #0
 80190a6:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 80190a8:	2300      	movs	r3, #0
 80190aa:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 80190ac:	78fb      	ldrb	r3, [r7, #3]
 80190ae:	f003 0303 	and.w	r3, r3, #3
 80190b2:	2b00      	cmp	r3, #0
 80190b4:	d106      	bne.n	80190c4 <tcp_enqueue_flags+0x2c>
 80190b6:	4b67      	ldr	r3, [pc, #412]	@ (8019254 <tcp_enqueue_flags+0x1bc>)
 80190b8:	f240 4211 	movw	r2, #1041	@ 0x411
 80190bc:	4966      	ldr	r1, [pc, #408]	@ (8019258 <tcp_enqueue_flags+0x1c0>)
 80190be:	4867      	ldr	r0, [pc, #412]	@ (801925c <tcp_enqueue_flags+0x1c4>)
 80190c0:	f005 f9c2 	bl	801e448 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 80190c4:	687b      	ldr	r3, [r7, #4]
 80190c6:	2b00      	cmp	r3, #0
 80190c8:	d106      	bne.n	80190d8 <tcp_enqueue_flags+0x40>
 80190ca:	4b62      	ldr	r3, [pc, #392]	@ (8019254 <tcp_enqueue_flags+0x1bc>)
 80190cc:	f240 4213 	movw	r2, #1043	@ 0x413
 80190d0:	4963      	ldr	r1, [pc, #396]	@ (8019260 <tcp_enqueue_flags+0x1c8>)
 80190d2:	4862      	ldr	r0, [pc, #392]	@ (801925c <tcp_enqueue_flags+0x1c4>)
 80190d4:	f005 f9b8 	bl	801e448 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 80190d8:	78fb      	ldrb	r3, [r7, #3]
 80190da:	f003 0302 	and.w	r3, r3, #2
 80190de:	2b00      	cmp	r3, #0
 80190e0:	d001      	beq.n	80190e6 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 80190e2:	2301      	movs	r3, #1
 80190e4:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80190e6:	7ffb      	ldrb	r3, [r7, #31]
 80190e8:	009b      	lsls	r3, r3, #2
 80190ea:	b2db      	uxtb	r3, r3
 80190ec:	f003 0304 	and.w	r3, r3, #4
 80190f0:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80190f2:	7dfb      	ldrb	r3, [r7, #23]
 80190f4:	b29b      	uxth	r3, r3
 80190f6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80190fa:	4619      	mov	r1, r3
 80190fc:	2036      	movs	r0, #54	@ 0x36
 80190fe:	f7fb f949 	bl	8014394 <pbuf_alloc>
 8019102:	6138      	str	r0, [r7, #16]
 8019104:	693b      	ldr	r3, [r7, #16]
 8019106:	2b00      	cmp	r3, #0
 8019108:	d109      	bne.n	801911e <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801910a:	687b      	ldr	r3, [r7, #4]
 801910c:	8b5b      	ldrh	r3, [r3, #26]
 801910e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019112:	b29a      	uxth	r2, r3
 8019114:	687b      	ldr	r3, [r7, #4]
 8019116:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8019118:	f04f 33ff 	mov.w	r3, #4294967295
 801911c:	e095      	b.n	801924a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801911e:	693b      	ldr	r3, [r7, #16]
 8019120:	895a      	ldrh	r2, [r3, #10]
 8019122:	7dfb      	ldrb	r3, [r7, #23]
 8019124:	b29b      	uxth	r3, r3
 8019126:	429a      	cmp	r2, r3
 8019128:	d206      	bcs.n	8019138 <tcp_enqueue_flags+0xa0>
 801912a:	4b4a      	ldr	r3, [pc, #296]	@ (8019254 <tcp_enqueue_flags+0x1bc>)
 801912c:	f240 4239 	movw	r2, #1081	@ 0x439
 8019130:	494c      	ldr	r1, [pc, #304]	@ (8019264 <tcp_enqueue_flags+0x1cc>)
 8019132:	484a      	ldr	r0, [pc, #296]	@ (801925c <tcp_enqueue_flags+0x1c4>)
 8019134:	f005 f988 	bl	801e448 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8019138:	687b      	ldr	r3, [r7, #4]
 801913a:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 801913c:	78fa      	ldrb	r2, [r7, #3]
 801913e:	7ffb      	ldrb	r3, [r7, #31]
 8019140:	9300      	str	r3, [sp, #0]
 8019142:	460b      	mov	r3, r1
 8019144:	6939      	ldr	r1, [r7, #16]
 8019146:	6878      	ldr	r0, [r7, #4]
 8019148:	f7ff fd72 	bl	8018c30 <tcp_create_segment>
 801914c:	60f8      	str	r0, [r7, #12]
 801914e:	68fb      	ldr	r3, [r7, #12]
 8019150:	2b00      	cmp	r3, #0
 8019152:	d109      	bne.n	8019168 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019154:	687b      	ldr	r3, [r7, #4]
 8019156:	8b5b      	ldrh	r3, [r3, #26]
 8019158:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801915c:	b29a      	uxth	r2, r3
 801915e:	687b      	ldr	r3, [r7, #4]
 8019160:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8019162:	f04f 33ff 	mov.w	r3, #4294967295
 8019166:	e070      	b.n	801924a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8019168:	68fb      	ldr	r3, [r7, #12]
 801916a:	68db      	ldr	r3, [r3, #12]
 801916c:	f003 0303 	and.w	r3, r3, #3
 8019170:	2b00      	cmp	r3, #0
 8019172:	d006      	beq.n	8019182 <tcp_enqueue_flags+0xea>
 8019174:	4b37      	ldr	r3, [pc, #220]	@ (8019254 <tcp_enqueue_flags+0x1bc>)
 8019176:	f240 4242 	movw	r2, #1090	@ 0x442
 801917a:	493b      	ldr	r1, [pc, #236]	@ (8019268 <tcp_enqueue_flags+0x1d0>)
 801917c:	4837      	ldr	r0, [pc, #220]	@ (801925c <tcp_enqueue_flags+0x1c4>)
 801917e:	f005 f963 	bl	801e448 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8019182:	68fb      	ldr	r3, [r7, #12]
 8019184:	891b      	ldrh	r3, [r3, #8]
 8019186:	2b00      	cmp	r3, #0
 8019188:	d006      	beq.n	8019198 <tcp_enqueue_flags+0x100>
 801918a:	4b32      	ldr	r3, [pc, #200]	@ (8019254 <tcp_enqueue_flags+0x1bc>)
 801918c:	f240 4243 	movw	r2, #1091	@ 0x443
 8019190:	4936      	ldr	r1, [pc, #216]	@ (801926c <tcp_enqueue_flags+0x1d4>)
 8019192:	4832      	ldr	r0, [pc, #200]	@ (801925c <tcp_enqueue_flags+0x1c4>)
 8019194:	f005 f958 	bl	801e448 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8019198:	687b      	ldr	r3, [r7, #4]
 801919a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801919c:	2b00      	cmp	r3, #0
 801919e:	d103      	bne.n	80191a8 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 80191a0:	687b      	ldr	r3, [r7, #4]
 80191a2:	68fa      	ldr	r2, [r7, #12]
 80191a4:	66da      	str	r2, [r3, #108]	@ 0x6c
 80191a6:	e00d      	b.n	80191c4 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 80191a8:	687b      	ldr	r3, [r7, #4]
 80191aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80191ac:	61bb      	str	r3, [r7, #24]
 80191ae:	e002      	b.n	80191b6 <tcp_enqueue_flags+0x11e>
 80191b0:	69bb      	ldr	r3, [r7, #24]
 80191b2:	681b      	ldr	r3, [r3, #0]
 80191b4:	61bb      	str	r3, [r7, #24]
 80191b6:	69bb      	ldr	r3, [r7, #24]
 80191b8:	681b      	ldr	r3, [r3, #0]
 80191ba:	2b00      	cmp	r3, #0
 80191bc:	d1f8      	bne.n	80191b0 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 80191be:	69bb      	ldr	r3, [r7, #24]
 80191c0:	68fa      	ldr	r2, [r7, #12]
 80191c2:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 80191c4:	687b      	ldr	r3, [r7, #4]
 80191c6:	2200      	movs	r2, #0
 80191c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 80191cc:	78fb      	ldrb	r3, [r7, #3]
 80191ce:	f003 0302 	and.w	r3, r3, #2
 80191d2:	2b00      	cmp	r3, #0
 80191d4:	d104      	bne.n	80191e0 <tcp_enqueue_flags+0x148>
 80191d6:	78fb      	ldrb	r3, [r7, #3]
 80191d8:	f003 0301 	and.w	r3, r3, #1
 80191dc:	2b00      	cmp	r3, #0
 80191de:	d004      	beq.n	80191ea <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 80191e0:	687b      	ldr	r3, [r7, #4]
 80191e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80191e4:	1c5a      	adds	r2, r3, #1
 80191e6:	687b      	ldr	r3, [r7, #4]
 80191e8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80191ea:	78fb      	ldrb	r3, [r7, #3]
 80191ec:	f003 0301 	and.w	r3, r3, #1
 80191f0:	2b00      	cmp	r3, #0
 80191f2:	d006      	beq.n	8019202 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80191f4:	687b      	ldr	r3, [r7, #4]
 80191f6:	8b5b      	ldrh	r3, [r3, #26]
 80191f8:	f043 0320 	orr.w	r3, r3, #32
 80191fc:	b29a      	uxth	r2, r3
 80191fe:	687b      	ldr	r3, [r7, #4]
 8019200:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8019202:	68fb      	ldr	r3, [r7, #12]
 8019204:	685b      	ldr	r3, [r3, #4]
 8019206:	4618      	mov	r0, r3
 8019208:	f7fb fc36 	bl	8014a78 <pbuf_clen>
 801920c:	4603      	mov	r3, r0
 801920e:	461a      	mov	r2, r3
 8019210:	687b      	ldr	r3, [r7, #4]
 8019212:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019216:	4413      	add	r3, r2
 8019218:	b29a      	uxth	r2, r3
 801921a:	687b      	ldr	r3, [r7, #4]
 801921c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8019220:	687b      	ldr	r3, [r7, #4]
 8019222:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019226:	2b00      	cmp	r3, #0
 8019228:	d00e      	beq.n	8019248 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801922a:	687b      	ldr	r3, [r7, #4]
 801922c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801922e:	2b00      	cmp	r3, #0
 8019230:	d10a      	bne.n	8019248 <tcp_enqueue_flags+0x1b0>
 8019232:	687b      	ldr	r3, [r7, #4]
 8019234:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019236:	2b00      	cmp	r3, #0
 8019238:	d106      	bne.n	8019248 <tcp_enqueue_flags+0x1b0>
 801923a:	4b06      	ldr	r3, [pc, #24]	@ (8019254 <tcp_enqueue_flags+0x1bc>)
 801923c:	f240 4265 	movw	r2, #1125	@ 0x465
 8019240:	490b      	ldr	r1, [pc, #44]	@ (8019270 <tcp_enqueue_flags+0x1d8>)
 8019242:	4806      	ldr	r0, [pc, #24]	@ (801925c <tcp_enqueue_flags+0x1c4>)
 8019244:	f005 f900 	bl	801e448 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8019248:	2300      	movs	r3, #0
}
 801924a:	4618      	mov	r0, r3
 801924c:	3720      	adds	r7, #32
 801924e:	46bd      	mov	sp, r7
 8019250:	bd80      	pop	{r7, pc}
 8019252:	bf00      	nop
 8019254:	08020c9c 	.word	0x08020c9c
 8019258:	080210c0 	.word	0x080210c0
 801925c:	08020cf0 	.word	0x08020cf0
 8019260:	08021118 	.word	0x08021118
 8019264:	08021138 	.word	0x08021138
 8019268:	08021174 	.word	0x08021174
 801926c:	0802118c 	.word	0x0802118c
 8019270:	080211b8 	.word	0x080211b8

08019274 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8019274:	b5b0      	push	{r4, r5, r7, lr}
 8019276:	b08a      	sub	sp, #40	@ 0x28
 8019278:	af00      	add	r7, sp, #0
 801927a:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801927c:	687b      	ldr	r3, [r7, #4]
 801927e:	2b00      	cmp	r3, #0
 8019280:	d106      	bne.n	8019290 <tcp_output+0x1c>
 8019282:	4b8a      	ldr	r3, [pc, #552]	@ (80194ac <tcp_output+0x238>)
 8019284:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8019288:	4989      	ldr	r1, [pc, #548]	@ (80194b0 <tcp_output+0x23c>)
 801928a:	488a      	ldr	r0, [pc, #552]	@ (80194b4 <tcp_output+0x240>)
 801928c:	f005 f8dc 	bl	801e448 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8019290:	687b      	ldr	r3, [r7, #4]
 8019292:	7d1b      	ldrb	r3, [r3, #20]
 8019294:	2b01      	cmp	r3, #1
 8019296:	d106      	bne.n	80192a6 <tcp_output+0x32>
 8019298:	4b84      	ldr	r3, [pc, #528]	@ (80194ac <tcp_output+0x238>)
 801929a:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 801929e:	4986      	ldr	r1, [pc, #536]	@ (80194b8 <tcp_output+0x244>)
 80192a0:	4884      	ldr	r0, [pc, #528]	@ (80194b4 <tcp_output+0x240>)
 80192a2:	f005 f8d1 	bl	801e448 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80192a6:	4b85      	ldr	r3, [pc, #532]	@ (80194bc <tcp_output+0x248>)
 80192a8:	681b      	ldr	r3, [r3, #0]
 80192aa:	687a      	ldr	r2, [r7, #4]
 80192ac:	429a      	cmp	r2, r3
 80192ae:	d101      	bne.n	80192b4 <tcp_output+0x40>
    return ERR_OK;
 80192b0:	2300      	movs	r3, #0
 80192b2:	e1ce      	b.n	8019652 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80192b4:	687b      	ldr	r3, [r7, #4]
 80192b6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80192ba:	687b      	ldr	r3, [r7, #4]
 80192bc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80192c0:	4293      	cmp	r3, r2
 80192c2:	bf28      	it	cs
 80192c4:	4613      	movcs	r3, r2
 80192c6:	b29b      	uxth	r3, r3
 80192c8:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 80192ca:	687b      	ldr	r3, [r7, #4]
 80192cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80192ce:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 80192d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80192d2:	2b00      	cmp	r3, #0
 80192d4:	d10b      	bne.n	80192ee <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 80192d6:	687b      	ldr	r3, [r7, #4]
 80192d8:	8b5b      	ldrh	r3, [r3, #26]
 80192da:	f003 0302 	and.w	r3, r3, #2
 80192de:	2b00      	cmp	r3, #0
 80192e0:	f000 81aa 	beq.w	8019638 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80192e4:	6878      	ldr	r0, [r7, #4]
 80192e6:	f000 fdcb 	bl	8019e80 <tcp_send_empty_ack>
 80192ea:	4603      	mov	r3, r0
 80192ec:	e1b1      	b.n	8019652 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80192ee:	6879      	ldr	r1, [r7, #4]
 80192f0:	687b      	ldr	r3, [r7, #4]
 80192f2:	3304      	adds	r3, #4
 80192f4:	461a      	mov	r2, r3
 80192f6:	6878      	ldr	r0, [r7, #4]
 80192f8:	f7ff fc7e 	bl	8018bf8 <tcp_route>
 80192fc:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80192fe:	697b      	ldr	r3, [r7, #20]
 8019300:	2b00      	cmp	r3, #0
 8019302:	d102      	bne.n	801930a <tcp_output+0x96>
    return ERR_RTE;
 8019304:	f06f 0303 	mvn.w	r3, #3
 8019308:	e1a3      	b.n	8019652 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801930a:	687b      	ldr	r3, [r7, #4]
 801930c:	2b00      	cmp	r3, #0
 801930e:	d003      	beq.n	8019318 <tcp_output+0xa4>
 8019310:	687b      	ldr	r3, [r7, #4]
 8019312:	681b      	ldr	r3, [r3, #0]
 8019314:	2b00      	cmp	r3, #0
 8019316:	d111      	bne.n	801933c <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8019318:	697b      	ldr	r3, [r7, #20]
 801931a:	2b00      	cmp	r3, #0
 801931c:	d002      	beq.n	8019324 <tcp_output+0xb0>
 801931e:	697b      	ldr	r3, [r7, #20]
 8019320:	3304      	adds	r3, #4
 8019322:	e000      	b.n	8019326 <tcp_output+0xb2>
 8019324:	2300      	movs	r3, #0
 8019326:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8019328:	693b      	ldr	r3, [r7, #16]
 801932a:	2b00      	cmp	r3, #0
 801932c:	d102      	bne.n	8019334 <tcp_output+0xc0>
      return ERR_RTE;
 801932e:	f06f 0303 	mvn.w	r3, #3
 8019332:	e18e      	b.n	8019652 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8019334:	693b      	ldr	r3, [r7, #16]
 8019336:	681a      	ldr	r2, [r3, #0]
 8019338:	687b      	ldr	r3, [r7, #4]
 801933a:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801933c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801933e:	68db      	ldr	r3, [r3, #12]
 8019340:	685b      	ldr	r3, [r3, #4]
 8019342:	4618      	mov	r0, r3
 8019344:	f7f9 ff32 	bl	80131ac <lwip_htonl>
 8019348:	4602      	mov	r2, r0
 801934a:	687b      	ldr	r3, [r7, #4]
 801934c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801934e:	1ad3      	subs	r3, r2, r3
 8019350:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019352:	8912      	ldrh	r2, [r2, #8]
 8019354:	4413      	add	r3, r2
 8019356:	69ba      	ldr	r2, [r7, #24]
 8019358:	429a      	cmp	r2, r3
 801935a:	d227      	bcs.n	80193ac <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801935c:	687b      	ldr	r3, [r7, #4]
 801935e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019362:	461a      	mov	r2, r3
 8019364:	69bb      	ldr	r3, [r7, #24]
 8019366:	4293      	cmp	r3, r2
 8019368:	d114      	bne.n	8019394 <tcp_output+0x120>
 801936a:	687b      	ldr	r3, [r7, #4]
 801936c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801936e:	2b00      	cmp	r3, #0
 8019370:	d110      	bne.n	8019394 <tcp_output+0x120>
 8019372:	687b      	ldr	r3, [r7, #4]
 8019374:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8019378:	2b00      	cmp	r3, #0
 801937a:	d10b      	bne.n	8019394 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 801937c:	687b      	ldr	r3, [r7, #4]
 801937e:	2200      	movs	r2, #0
 8019380:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8019384:	687b      	ldr	r3, [r7, #4]
 8019386:	2201      	movs	r2, #1
 8019388:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 801938c:	687b      	ldr	r3, [r7, #4]
 801938e:	2200      	movs	r2, #0
 8019390:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8019394:	687b      	ldr	r3, [r7, #4]
 8019396:	8b5b      	ldrh	r3, [r3, #26]
 8019398:	f003 0302 	and.w	r3, r3, #2
 801939c:	2b00      	cmp	r3, #0
 801939e:	f000 814d 	beq.w	801963c <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 80193a2:	6878      	ldr	r0, [r7, #4]
 80193a4:	f000 fd6c 	bl	8019e80 <tcp_send_empty_ack>
 80193a8:	4603      	mov	r3, r0
 80193aa:	e152      	b.n	8019652 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 80193ac:	687b      	ldr	r3, [r7, #4]
 80193ae:	2200      	movs	r2, #0
 80193b0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 80193b4:	687b      	ldr	r3, [r7, #4]
 80193b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80193b8:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 80193ba:	6a3b      	ldr	r3, [r7, #32]
 80193bc:	2b00      	cmp	r3, #0
 80193be:	f000 811c 	beq.w	80195fa <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 80193c2:	e002      	b.n	80193ca <tcp_output+0x156>
 80193c4:	6a3b      	ldr	r3, [r7, #32]
 80193c6:	681b      	ldr	r3, [r3, #0]
 80193c8:	623b      	str	r3, [r7, #32]
 80193ca:	6a3b      	ldr	r3, [r7, #32]
 80193cc:	681b      	ldr	r3, [r3, #0]
 80193ce:	2b00      	cmp	r3, #0
 80193d0:	d1f8      	bne.n	80193c4 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 80193d2:	e112      	b.n	80195fa <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 80193d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80193d6:	68db      	ldr	r3, [r3, #12]
 80193d8:	899b      	ldrh	r3, [r3, #12]
 80193da:	b29b      	uxth	r3, r3
 80193dc:	4618      	mov	r0, r3
 80193de:	f7f9 fecf 	bl	8013180 <lwip_htons>
 80193e2:	4603      	mov	r3, r0
 80193e4:	b2db      	uxtb	r3, r3
 80193e6:	f003 0304 	and.w	r3, r3, #4
 80193ea:	2b00      	cmp	r3, #0
 80193ec:	d006      	beq.n	80193fc <tcp_output+0x188>
 80193ee:	4b2f      	ldr	r3, [pc, #188]	@ (80194ac <tcp_output+0x238>)
 80193f0:	f240 5236 	movw	r2, #1334	@ 0x536
 80193f4:	4932      	ldr	r1, [pc, #200]	@ (80194c0 <tcp_output+0x24c>)
 80193f6:	482f      	ldr	r0, [pc, #188]	@ (80194b4 <tcp_output+0x240>)
 80193f8:	f005 f826 	bl	801e448 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80193fc:	687b      	ldr	r3, [r7, #4]
 80193fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019400:	2b00      	cmp	r3, #0
 8019402:	d01f      	beq.n	8019444 <tcp_output+0x1d0>
 8019404:	687b      	ldr	r3, [r7, #4]
 8019406:	8b5b      	ldrh	r3, [r3, #26]
 8019408:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 801940c:	2b00      	cmp	r3, #0
 801940e:	d119      	bne.n	8019444 <tcp_output+0x1d0>
 8019410:	687b      	ldr	r3, [r7, #4]
 8019412:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019414:	2b00      	cmp	r3, #0
 8019416:	d00b      	beq.n	8019430 <tcp_output+0x1bc>
 8019418:	687b      	ldr	r3, [r7, #4]
 801941a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801941c:	681b      	ldr	r3, [r3, #0]
 801941e:	2b00      	cmp	r3, #0
 8019420:	d110      	bne.n	8019444 <tcp_output+0x1d0>
 8019422:	687b      	ldr	r3, [r7, #4]
 8019424:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019426:	891a      	ldrh	r2, [r3, #8]
 8019428:	687b      	ldr	r3, [r7, #4]
 801942a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801942c:	429a      	cmp	r2, r3
 801942e:	d209      	bcs.n	8019444 <tcp_output+0x1d0>
 8019430:	687b      	ldr	r3, [r7, #4]
 8019432:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8019436:	2b00      	cmp	r3, #0
 8019438:	d004      	beq.n	8019444 <tcp_output+0x1d0>
 801943a:	687b      	ldr	r3, [r7, #4]
 801943c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019440:	2b08      	cmp	r3, #8
 8019442:	d901      	bls.n	8019448 <tcp_output+0x1d4>
 8019444:	2301      	movs	r3, #1
 8019446:	e000      	b.n	801944a <tcp_output+0x1d6>
 8019448:	2300      	movs	r3, #0
 801944a:	2b00      	cmp	r3, #0
 801944c:	d106      	bne.n	801945c <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801944e:	687b      	ldr	r3, [r7, #4]
 8019450:	8b5b      	ldrh	r3, [r3, #26]
 8019452:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8019456:	2b00      	cmp	r3, #0
 8019458:	f000 80e4 	beq.w	8019624 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801945c:	687b      	ldr	r3, [r7, #4]
 801945e:	7d1b      	ldrb	r3, [r3, #20]
 8019460:	2b02      	cmp	r3, #2
 8019462:	d00d      	beq.n	8019480 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8019464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019466:	68db      	ldr	r3, [r3, #12]
 8019468:	899b      	ldrh	r3, [r3, #12]
 801946a:	b29c      	uxth	r4, r3
 801946c:	2010      	movs	r0, #16
 801946e:	f7f9 fe87 	bl	8013180 <lwip_htons>
 8019472:	4603      	mov	r3, r0
 8019474:	461a      	mov	r2, r3
 8019476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019478:	68db      	ldr	r3, [r3, #12]
 801947a:	4322      	orrs	r2, r4
 801947c:	b292      	uxth	r2, r2
 801947e:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8019480:	697a      	ldr	r2, [r7, #20]
 8019482:	6879      	ldr	r1, [r7, #4]
 8019484:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019486:	f000 f909 	bl	801969c <tcp_output_segment>
 801948a:	4603      	mov	r3, r0
 801948c:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801948e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019492:	2b00      	cmp	r3, #0
 8019494:	d016      	beq.n	80194c4 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019496:	687b      	ldr	r3, [r7, #4]
 8019498:	8b5b      	ldrh	r3, [r3, #26]
 801949a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801949e:	b29a      	uxth	r2, r3
 80194a0:	687b      	ldr	r3, [r7, #4]
 80194a2:	835a      	strh	r2, [r3, #26]
      return err;
 80194a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80194a8:	e0d3      	b.n	8019652 <tcp_output+0x3de>
 80194aa:	bf00      	nop
 80194ac:	08020c9c 	.word	0x08020c9c
 80194b0:	080211e0 	.word	0x080211e0
 80194b4:	08020cf0 	.word	0x08020cf0
 80194b8:	080211f8 	.word	0x080211f8
 80194bc:	20027810 	.word	0x20027810
 80194c0:	08021220 	.word	0x08021220
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 80194c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80194c6:	681a      	ldr	r2, [r3, #0]
 80194c8:	687b      	ldr	r3, [r7, #4]
 80194ca:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 80194cc:	687b      	ldr	r3, [r7, #4]
 80194ce:	7d1b      	ldrb	r3, [r3, #20]
 80194d0:	2b02      	cmp	r3, #2
 80194d2:	d006      	beq.n	80194e2 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80194d4:	687b      	ldr	r3, [r7, #4]
 80194d6:	8b5b      	ldrh	r3, [r3, #26]
 80194d8:	f023 0303 	bic.w	r3, r3, #3
 80194dc:	b29a      	uxth	r2, r3
 80194de:	687b      	ldr	r3, [r7, #4]
 80194e0:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80194e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80194e4:	68db      	ldr	r3, [r3, #12]
 80194e6:	685b      	ldr	r3, [r3, #4]
 80194e8:	4618      	mov	r0, r3
 80194ea:	f7f9 fe5f 	bl	80131ac <lwip_htonl>
 80194ee:	4604      	mov	r4, r0
 80194f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80194f2:	891b      	ldrh	r3, [r3, #8]
 80194f4:	461d      	mov	r5, r3
 80194f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80194f8:	68db      	ldr	r3, [r3, #12]
 80194fa:	899b      	ldrh	r3, [r3, #12]
 80194fc:	b29b      	uxth	r3, r3
 80194fe:	4618      	mov	r0, r3
 8019500:	f7f9 fe3e 	bl	8013180 <lwip_htons>
 8019504:	4603      	mov	r3, r0
 8019506:	b2db      	uxtb	r3, r3
 8019508:	f003 0303 	and.w	r3, r3, #3
 801950c:	2b00      	cmp	r3, #0
 801950e:	d001      	beq.n	8019514 <tcp_output+0x2a0>
 8019510:	2301      	movs	r3, #1
 8019512:	e000      	b.n	8019516 <tcp_output+0x2a2>
 8019514:	2300      	movs	r3, #0
 8019516:	442b      	add	r3, r5
 8019518:	4423      	add	r3, r4
 801951a:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801951c:	687b      	ldr	r3, [r7, #4]
 801951e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019520:	68bb      	ldr	r3, [r7, #8]
 8019522:	1ad3      	subs	r3, r2, r3
 8019524:	2b00      	cmp	r3, #0
 8019526:	da02      	bge.n	801952e <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8019528:	687b      	ldr	r3, [r7, #4]
 801952a:	68ba      	ldr	r2, [r7, #8]
 801952c:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801952e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019530:	891b      	ldrh	r3, [r3, #8]
 8019532:	461c      	mov	r4, r3
 8019534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019536:	68db      	ldr	r3, [r3, #12]
 8019538:	899b      	ldrh	r3, [r3, #12]
 801953a:	b29b      	uxth	r3, r3
 801953c:	4618      	mov	r0, r3
 801953e:	f7f9 fe1f 	bl	8013180 <lwip_htons>
 8019542:	4603      	mov	r3, r0
 8019544:	b2db      	uxtb	r3, r3
 8019546:	f003 0303 	and.w	r3, r3, #3
 801954a:	2b00      	cmp	r3, #0
 801954c:	d001      	beq.n	8019552 <tcp_output+0x2de>
 801954e:	2301      	movs	r3, #1
 8019550:	e000      	b.n	8019554 <tcp_output+0x2e0>
 8019552:	2300      	movs	r3, #0
 8019554:	4423      	add	r3, r4
 8019556:	2b00      	cmp	r3, #0
 8019558:	d049      	beq.n	80195ee <tcp_output+0x37a>
      seg->next = NULL;
 801955a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801955c:	2200      	movs	r2, #0
 801955e:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8019560:	687b      	ldr	r3, [r7, #4]
 8019562:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019564:	2b00      	cmp	r3, #0
 8019566:	d105      	bne.n	8019574 <tcp_output+0x300>
        pcb->unacked = seg;
 8019568:	687b      	ldr	r3, [r7, #4]
 801956a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801956c:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 801956e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019570:	623b      	str	r3, [r7, #32]
 8019572:	e03f      	b.n	80195f4 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8019574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019576:	68db      	ldr	r3, [r3, #12]
 8019578:	685b      	ldr	r3, [r3, #4]
 801957a:	4618      	mov	r0, r3
 801957c:	f7f9 fe16 	bl	80131ac <lwip_htonl>
 8019580:	4604      	mov	r4, r0
 8019582:	6a3b      	ldr	r3, [r7, #32]
 8019584:	68db      	ldr	r3, [r3, #12]
 8019586:	685b      	ldr	r3, [r3, #4]
 8019588:	4618      	mov	r0, r3
 801958a:	f7f9 fe0f 	bl	80131ac <lwip_htonl>
 801958e:	4603      	mov	r3, r0
 8019590:	1ae3      	subs	r3, r4, r3
 8019592:	2b00      	cmp	r3, #0
 8019594:	da24      	bge.n	80195e0 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8019596:	687b      	ldr	r3, [r7, #4]
 8019598:	3370      	adds	r3, #112	@ 0x70
 801959a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801959c:	e002      	b.n	80195a4 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801959e:	69fb      	ldr	r3, [r7, #28]
 80195a0:	681b      	ldr	r3, [r3, #0]
 80195a2:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80195a4:	69fb      	ldr	r3, [r7, #28]
 80195a6:	681b      	ldr	r3, [r3, #0]
 80195a8:	2b00      	cmp	r3, #0
 80195aa:	d011      	beq.n	80195d0 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80195ac:	69fb      	ldr	r3, [r7, #28]
 80195ae:	681b      	ldr	r3, [r3, #0]
 80195b0:	68db      	ldr	r3, [r3, #12]
 80195b2:	685b      	ldr	r3, [r3, #4]
 80195b4:	4618      	mov	r0, r3
 80195b6:	f7f9 fdf9 	bl	80131ac <lwip_htonl>
 80195ba:	4604      	mov	r4, r0
 80195bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195be:	68db      	ldr	r3, [r3, #12]
 80195c0:	685b      	ldr	r3, [r3, #4]
 80195c2:	4618      	mov	r0, r3
 80195c4:	f7f9 fdf2 	bl	80131ac <lwip_htonl>
 80195c8:	4603      	mov	r3, r0
 80195ca:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 80195cc:	2b00      	cmp	r3, #0
 80195ce:	dbe6      	blt.n	801959e <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 80195d0:	69fb      	ldr	r3, [r7, #28]
 80195d2:	681a      	ldr	r2, [r3, #0]
 80195d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195d6:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 80195d8:	69fb      	ldr	r3, [r7, #28]
 80195da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80195dc:	601a      	str	r2, [r3, #0]
 80195de:	e009      	b.n	80195f4 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80195e0:	6a3b      	ldr	r3, [r7, #32]
 80195e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80195e4:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80195e6:	6a3b      	ldr	r3, [r7, #32]
 80195e8:	681b      	ldr	r3, [r3, #0]
 80195ea:	623b      	str	r3, [r7, #32]
 80195ec:	e002      	b.n	80195f4 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80195ee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80195f0:	f7fc fc45 	bl	8015e7e <tcp_seg_free>
    }
    seg = pcb->unsent;
 80195f4:	687b      	ldr	r3, [r7, #4]
 80195f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80195f8:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 80195fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195fc:	2b00      	cmp	r3, #0
 80195fe:	d012      	beq.n	8019626 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8019600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019602:	68db      	ldr	r3, [r3, #12]
 8019604:	685b      	ldr	r3, [r3, #4]
 8019606:	4618      	mov	r0, r3
 8019608:	f7f9 fdd0 	bl	80131ac <lwip_htonl>
 801960c:	4602      	mov	r2, r0
 801960e:	687b      	ldr	r3, [r7, #4]
 8019610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019612:	1ad3      	subs	r3, r2, r3
 8019614:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019616:	8912      	ldrh	r2, [r2, #8]
 8019618:	4413      	add	r3, r2
  while (seg != NULL &&
 801961a:	69ba      	ldr	r2, [r7, #24]
 801961c:	429a      	cmp	r2, r3
 801961e:	f4bf aed9 	bcs.w	80193d4 <tcp_output+0x160>
 8019622:	e000      	b.n	8019626 <tcp_output+0x3b2>
      break;
 8019624:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8019626:	687b      	ldr	r3, [r7, #4]
 8019628:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801962a:	2b00      	cmp	r3, #0
 801962c:	d108      	bne.n	8019640 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801962e:	687b      	ldr	r3, [r7, #4]
 8019630:	2200      	movs	r2, #0
 8019632:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8019636:	e004      	b.n	8019642 <tcp_output+0x3ce>
    goto output_done;
 8019638:	bf00      	nop
 801963a:	e002      	b.n	8019642 <tcp_output+0x3ce>
    goto output_done;
 801963c:	bf00      	nop
 801963e:	e000      	b.n	8019642 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8019640:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8019642:	687b      	ldr	r3, [r7, #4]
 8019644:	8b5b      	ldrh	r3, [r3, #26]
 8019646:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801964a:	b29a      	uxth	r2, r3
 801964c:	687b      	ldr	r3, [r7, #4]
 801964e:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8019650:	2300      	movs	r3, #0
}
 8019652:	4618      	mov	r0, r3
 8019654:	3728      	adds	r7, #40	@ 0x28
 8019656:	46bd      	mov	sp, r7
 8019658:	bdb0      	pop	{r4, r5, r7, pc}
 801965a:	bf00      	nop

0801965c <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801965c:	b580      	push	{r7, lr}
 801965e:	b082      	sub	sp, #8
 8019660:	af00      	add	r7, sp, #0
 8019662:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8019664:	687b      	ldr	r3, [r7, #4]
 8019666:	2b00      	cmp	r3, #0
 8019668:	d106      	bne.n	8019678 <tcp_output_segment_busy+0x1c>
 801966a:	4b09      	ldr	r3, [pc, #36]	@ (8019690 <tcp_output_segment_busy+0x34>)
 801966c:	f240 529a 	movw	r2, #1434	@ 0x59a
 8019670:	4908      	ldr	r1, [pc, #32]	@ (8019694 <tcp_output_segment_busy+0x38>)
 8019672:	4809      	ldr	r0, [pc, #36]	@ (8019698 <tcp_output_segment_busy+0x3c>)
 8019674:	f004 fee8 	bl	801e448 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8019678:	687b      	ldr	r3, [r7, #4]
 801967a:	685b      	ldr	r3, [r3, #4]
 801967c:	7b9b      	ldrb	r3, [r3, #14]
 801967e:	2b01      	cmp	r3, #1
 8019680:	d001      	beq.n	8019686 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8019682:	2301      	movs	r3, #1
 8019684:	e000      	b.n	8019688 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8019686:	2300      	movs	r3, #0
}
 8019688:	4618      	mov	r0, r3
 801968a:	3708      	adds	r7, #8
 801968c:	46bd      	mov	sp, r7
 801968e:	bd80      	pop	{r7, pc}
 8019690:	08020c9c 	.word	0x08020c9c
 8019694:	08021238 	.word	0x08021238
 8019698:	08020cf0 	.word	0x08020cf0

0801969c <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801969c:	b5b0      	push	{r4, r5, r7, lr}
 801969e:	b08c      	sub	sp, #48	@ 0x30
 80196a0:	af04      	add	r7, sp, #16
 80196a2:	60f8      	str	r0, [r7, #12]
 80196a4:	60b9      	str	r1, [r7, #8]
 80196a6:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 80196a8:	68fb      	ldr	r3, [r7, #12]
 80196aa:	2b00      	cmp	r3, #0
 80196ac:	d106      	bne.n	80196bc <tcp_output_segment+0x20>
 80196ae:	4b64      	ldr	r3, [pc, #400]	@ (8019840 <tcp_output_segment+0x1a4>)
 80196b0:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 80196b4:	4963      	ldr	r1, [pc, #396]	@ (8019844 <tcp_output_segment+0x1a8>)
 80196b6:	4864      	ldr	r0, [pc, #400]	@ (8019848 <tcp_output_segment+0x1ac>)
 80196b8:	f004 fec6 	bl	801e448 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 80196bc:	68bb      	ldr	r3, [r7, #8]
 80196be:	2b00      	cmp	r3, #0
 80196c0:	d106      	bne.n	80196d0 <tcp_output_segment+0x34>
 80196c2:	4b5f      	ldr	r3, [pc, #380]	@ (8019840 <tcp_output_segment+0x1a4>)
 80196c4:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 80196c8:	4960      	ldr	r1, [pc, #384]	@ (801984c <tcp_output_segment+0x1b0>)
 80196ca:	485f      	ldr	r0, [pc, #380]	@ (8019848 <tcp_output_segment+0x1ac>)
 80196cc:	f004 febc 	bl	801e448 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 80196d0:	687b      	ldr	r3, [r7, #4]
 80196d2:	2b00      	cmp	r3, #0
 80196d4:	d106      	bne.n	80196e4 <tcp_output_segment+0x48>
 80196d6:	4b5a      	ldr	r3, [pc, #360]	@ (8019840 <tcp_output_segment+0x1a4>)
 80196d8:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 80196dc:	495c      	ldr	r1, [pc, #368]	@ (8019850 <tcp_output_segment+0x1b4>)
 80196de:	485a      	ldr	r0, [pc, #360]	@ (8019848 <tcp_output_segment+0x1ac>)
 80196e0:	f004 feb2 	bl	801e448 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80196e4:	68f8      	ldr	r0, [r7, #12]
 80196e6:	f7ff ffb9 	bl	801965c <tcp_output_segment_busy>
 80196ea:	4603      	mov	r3, r0
 80196ec:	2b00      	cmp	r3, #0
 80196ee:	d001      	beq.n	80196f4 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80196f0:	2300      	movs	r3, #0
 80196f2:	e0a1      	b.n	8019838 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80196f4:	68bb      	ldr	r3, [r7, #8]
 80196f6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80196f8:	68fb      	ldr	r3, [r7, #12]
 80196fa:	68dc      	ldr	r4, [r3, #12]
 80196fc:	4610      	mov	r0, r2
 80196fe:	f7f9 fd55 	bl	80131ac <lwip_htonl>
 8019702:	4603      	mov	r3, r0
 8019704:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8019706:	68bb      	ldr	r3, [r7, #8]
 8019708:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801970a:	68fb      	ldr	r3, [r7, #12]
 801970c:	68dc      	ldr	r4, [r3, #12]
 801970e:	4610      	mov	r0, r2
 8019710:	f7f9 fd36 	bl	8013180 <lwip_htons>
 8019714:	4603      	mov	r3, r0
 8019716:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8019718:	68bb      	ldr	r3, [r7, #8]
 801971a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801971c:	68ba      	ldr	r2, [r7, #8]
 801971e:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8019720:	441a      	add	r2, r3
 8019722:	68bb      	ldr	r3, [r7, #8]
 8019724:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8019726:	68fb      	ldr	r3, [r7, #12]
 8019728:	68db      	ldr	r3, [r3, #12]
 801972a:	3314      	adds	r3, #20
 801972c:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801972e:	68fb      	ldr	r3, [r7, #12]
 8019730:	7a9b      	ldrb	r3, [r3, #10]
 8019732:	f003 0301 	and.w	r3, r3, #1
 8019736:	2b00      	cmp	r3, #0
 8019738:	d015      	beq.n	8019766 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801973a:	68bb      	ldr	r3, [r7, #8]
 801973c:	3304      	adds	r3, #4
 801973e:	461a      	mov	r2, r3
 8019740:	6879      	ldr	r1, [r7, #4]
 8019742:	f44f 7006 	mov.w	r0, #536	@ 0x218
 8019746:	f7fc fe91 	bl	801646c <tcp_eff_send_mss_netif>
 801974a:	4603      	mov	r3, r0
 801974c:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801974e:	8b7b      	ldrh	r3, [r7, #26]
 8019750:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8019754:	4618      	mov	r0, r3
 8019756:	f7f9 fd29 	bl	80131ac <lwip_htonl>
 801975a:	4602      	mov	r2, r0
 801975c:	69fb      	ldr	r3, [r7, #28]
 801975e:	601a      	str	r2, [r3, #0]
    opts += 1;
 8019760:	69fb      	ldr	r3, [r7, #28]
 8019762:	3304      	adds	r3, #4
 8019764:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8019766:	68bb      	ldr	r3, [r7, #8]
 8019768:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801976c:	2b00      	cmp	r3, #0
 801976e:	da02      	bge.n	8019776 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8019770:	68bb      	ldr	r3, [r7, #8]
 8019772:	2200      	movs	r2, #0
 8019774:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8019776:	68bb      	ldr	r3, [r7, #8]
 8019778:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801977a:	2b00      	cmp	r3, #0
 801977c:	d10c      	bne.n	8019798 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801977e:	4b35      	ldr	r3, [pc, #212]	@ (8019854 <tcp_output_segment+0x1b8>)
 8019780:	681a      	ldr	r2, [r3, #0]
 8019782:	68bb      	ldr	r3, [r7, #8]
 8019784:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8019786:	68fb      	ldr	r3, [r7, #12]
 8019788:	68db      	ldr	r3, [r3, #12]
 801978a:	685b      	ldr	r3, [r3, #4]
 801978c:	4618      	mov	r0, r3
 801978e:	f7f9 fd0d 	bl	80131ac <lwip_htonl>
 8019792:	4602      	mov	r2, r0
 8019794:	68bb      	ldr	r3, [r7, #8]
 8019796:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8019798:	68fb      	ldr	r3, [r7, #12]
 801979a:	68da      	ldr	r2, [r3, #12]
 801979c:	68fb      	ldr	r3, [r7, #12]
 801979e:	685b      	ldr	r3, [r3, #4]
 80197a0:	685b      	ldr	r3, [r3, #4]
 80197a2:	1ad3      	subs	r3, r2, r3
 80197a4:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 80197a6:	68fb      	ldr	r3, [r7, #12]
 80197a8:	685b      	ldr	r3, [r3, #4]
 80197aa:	8959      	ldrh	r1, [r3, #10]
 80197ac:	68fb      	ldr	r3, [r7, #12]
 80197ae:	685b      	ldr	r3, [r3, #4]
 80197b0:	8b3a      	ldrh	r2, [r7, #24]
 80197b2:	1a8a      	subs	r2, r1, r2
 80197b4:	b292      	uxth	r2, r2
 80197b6:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 80197b8:	68fb      	ldr	r3, [r7, #12]
 80197ba:	685b      	ldr	r3, [r3, #4]
 80197bc:	8919      	ldrh	r1, [r3, #8]
 80197be:	68fb      	ldr	r3, [r7, #12]
 80197c0:	685b      	ldr	r3, [r3, #4]
 80197c2:	8b3a      	ldrh	r2, [r7, #24]
 80197c4:	1a8a      	subs	r2, r1, r2
 80197c6:	b292      	uxth	r2, r2
 80197c8:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 80197ca:	68fb      	ldr	r3, [r7, #12]
 80197cc:	685b      	ldr	r3, [r3, #4]
 80197ce:	68fa      	ldr	r2, [r7, #12]
 80197d0:	68d2      	ldr	r2, [r2, #12]
 80197d2:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80197d4:	68fb      	ldr	r3, [r7, #12]
 80197d6:	68db      	ldr	r3, [r3, #12]
 80197d8:	2200      	movs	r2, #0
 80197da:	741a      	strb	r2, [r3, #16]
 80197dc:	2200      	movs	r2, #0
 80197de:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80197e0:	68fb      	ldr	r3, [r7, #12]
 80197e2:	68da      	ldr	r2, [r3, #12]
 80197e4:	68fb      	ldr	r3, [r7, #12]
 80197e6:	7a9b      	ldrb	r3, [r3, #10]
 80197e8:	f003 0301 	and.w	r3, r3, #1
 80197ec:	2b00      	cmp	r3, #0
 80197ee:	d001      	beq.n	80197f4 <tcp_output_segment+0x158>
 80197f0:	2318      	movs	r3, #24
 80197f2:	e000      	b.n	80197f6 <tcp_output_segment+0x15a>
 80197f4:	2314      	movs	r3, #20
 80197f6:	4413      	add	r3, r2
 80197f8:	69fa      	ldr	r2, [r7, #28]
 80197fa:	429a      	cmp	r2, r3
 80197fc:	d006      	beq.n	801980c <tcp_output_segment+0x170>
 80197fe:	4b10      	ldr	r3, [pc, #64]	@ (8019840 <tcp_output_segment+0x1a4>)
 8019800:	f240 621c 	movw	r2, #1564	@ 0x61c
 8019804:	4914      	ldr	r1, [pc, #80]	@ (8019858 <tcp_output_segment+0x1bc>)
 8019806:	4810      	ldr	r0, [pc, #64]	@ (8019848 <tcp_output_segment+0x1ac>)
 8019808:	f004 fe1e 	bl	801e448 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801980c:	68fb      	ldr	r3, [r7, #12]
 801980e:	6858      	ldr	r0, [r3, #4]
 8019810:	68b9      	ldr	r1, [r7, #8]
 8019812:	68bb      	ldr	r3, [r7, #8]
 8019814:	1d1c      	adds	r4, r3, #4
 8019816:	68bb      	ldr	r3, [r7, #8]
 8019818:	7add      	ldrb	r5, [r3, #11]
 801981a:	68bb      	ldr	r3, [r7, #8]
 801981c:	7a9b      	ldrb	r3, [r3, #10]
 801981e:	687a      	ldr	r2, [r7, #4]
 8019820:	9202      	str	r2, [sp, #8]
 8019822:	2206      	movs	r2, #6
 8019824:	9201      	str	r2, [sp, #4]
 8019826:	9300      	str	r3, [sp, #0]
 8019828:	462b      	mov	r3, r5
 801982a:	4622      	mov	r2, r4
 801982c:	f002 fd12 	bl	801c254 <ip4_output_if>
 8019830:	4603      	mov	r3, r0
 8019832:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8019834:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019838:	4618      	mov	r0, r3
 801983a:	3720      	adds	r7, #32
 801983c:	46bd      	mov	sp, r7
 801983e:	bdb0      	pop	{r4, r5, r7, pc}
 8019840:	08020c9c 	.word	0x08020c9c
 8019844:	08021260 	.word	0x08021260
 8019848:	08020cf0 	.word	0x08020cf0
 801984c:	08021280 	.word	0x08021280
 8019850:	080212a0 	.word	0x080212a0
 8019854:	200277c4 	.word	0x200277c4
 8019858:	080212c4 	.word	0x080212c4

0801985c <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801985c:	b5b0      	push	{r4, r5, r7, lr}
 801985e:	b084      	sub	sp, #16
 8019860:	af00      	add	r7, sp, #0
 8019862:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8019864:	687b      	ldr	r3, [r7, #4]
 8019866:	2b00      	cmp	r3, #0
 8019868:	d106      	bne.n	8019878 <tcp_rexmit_rto_prepare+0x1c>
 801986a:	4b31      	ldr	r3, [pc, #196]	@ (8019930 <tcp_rexmit_rto_prepare+0xd4>)
 801986c:	f240 6263 	movw	r2, #1635	@ 0x663
 8019870:	4930      	ldr	r1, [pc, #192]	@ (8019934 <tcp_rexmit_rto_prepare+0xd8>)
 8019872:	4831      	ldr	r0, [pc, #196]	@ (8019938 <tcp_rexmit_rto_prepare+0xdc>)
 8019874:	f004 fde8 	bl	801e448 <iprintf>

  if (pcb->unacked == NULL) {
 8019878:	687b      	ldr	r3, [r7, #4]
 801987a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801987c:	2b00      	cmp	r3, #0
 801987e:	d102      	bne.n	8019886 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8019880:	f06f 0305 	mvn.w	r3, #5
 8019884:	e050      	b.n	8019928 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8019886:	687b      	ldr	r3, [r7, #4]
 8019888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801988a:	60fb      	str	r3, [r7, #12]
 801988c:	e00b      	b.n	80198a6 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801988e:	68f8      	ldr	r0, [r7, #12]
 8019890:	f7ff fee4 	bl	801965c <tcp_output_segment_busy>
 8019894:	4603      	mov	r3, r0
 8019896:	2b00      	cmp	r3, #0
 8019898:	d002      	beq.n	80198a0 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801989a:	f06f 0305 	mvn.w	r3, #5
 801989e:	e043      	b.n	8019928 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80198a0:	68fb      	ldr	r3, [r7, #12]
 80198a2:	681b      	ldr	r3, [r3, #0]
 80198a4:	60fb      	str	r3, [r7, #12]
 80198a6:	68fb      	ldr	r3, [r7, #12]
 80198a8:	681b      	ldr	r3, [r3, #0]
 80198aa:	2b00      	cmp	r3, #0
 80198ac:	d1ef      	bne.n	801988e <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 80198ae:	68f8      	ldr	r0, [r7, #12]
 80198b0:	f7ff fed4 	bl	801965c <tcp_output_segment_busy>
 80198b4:	4603      	mov	r3, r0
 80198b6:	2b00      	cmp	r3, #0
 80198b8:	d002      	beq.n	80198c0 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80198ba:	f06f 0305 	mvn.w	r3, #5
 80198be:	e033      	b.n	8019928 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80198c0:	687b      	ldr	r3, [r7, #4]
 80198c2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80198c4:	68fb      	ldr	r3, [r7, #12]
 80198c6:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 80198c8:	687b      	ldr	r3, [r7, #4]
 80198ca:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80198cc:	687b      	ldr	r3, [r7, #4]
 80198ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 80198d0:	687b      	ldr	r3, [r7, #4]
 80198d2:	2200      	movs	r2, #0
 80198d4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 80198d6:	687b      	ldr	r3, [r7, #4]
 80198d8:	8b5b      	ldrh	r3, [r3, #26]
 80198da:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80198de:	b29a      	uxth	r2, r3
 80198e0:	687b      	ldr	r3, [r7, #4]
 80198e2:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80198e4:	68fb      	ldr	r3, [r7, #12]
 80198e6:	68db      	ldr	r3, [r3, #12]
 80198e8:	685b      	ldr	r3, [r3, #4]
 80198ea:	4618      	mov	r0, r3
 80198ec:	f7f9 fc5e 	bl	80131ac <lwip_htonl>
 80198f0:	4604      	mov	r4, r0
 80198f2:	68fb      	ldr	r3, [r7, #12]
 80198f4:	891b      	ldrh	r3, [r3, #8]
 80198f6:	461d      	mov	r5, r3
 80198f8:	68fb      	ldr	r3, [r7, #12]
 80198fa:	68db      	ldr	r3, [r3, #12]
 80198fc:	899b      	ldrh	r3, [r3, #12]
 80198fe:	b29b      	uxth	r3, r3
 8019900:	4618      	mov	r0, r3
 8019902:	f7f9 fc3d 	bl	8013180 <lwip_htons>
 8019906:	4603      	mov	r3, r0
 8019908:	b2db      	uxtb	r3, r3
 801990a:	f003 0303 	and.w	r3, r3, #3
 801990e:	2b00      	cmp	r3, #0
 8019910:	d001      	beq.n	8019916 <tcp_rexmit_rto_prepare+0xba>
 8019912:	2301      	movs	r3, #1
 8019914:	e000      	b.n	8019918 <tcp_rexmit_rto_prepare+0xbc>
 8019916:	2300      	movs	r3, #0
 8019918:	442b      	add	r3, r5
 801991a:	18e2      	adds	r2, r4, r3
 801991c:	687b      	ldr	r3, [r7, #4]
 801991e:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8019920:	687b      	ldr	r3, [r7, #4]
 8019922:	2200      	movs	r2, #0
 8019924:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 8019926:	2300      	movs	r3, #0
}
 8019928:	4618      	mov	r0, r3
 801992a:	3710      	adds	r7, #16
 801992c:	46bd      	mov	sp, r7
 801992e:	bdb0      	pop	{r4, r5, r7, pc}
 8019930:	08020c9c 	.word	0x08020c9c
 8019934:	080212d8 	.word	0x080212d8
 8019938:	08020cf0 	.word	0x08020cf0

0801993c <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801993c:	b580      	push	{r7, lr}
 801993e:	b082      	sub	sp, #8
 8019940:	af00      	add	r7, sp, #0
 8019942:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8019944:	687b      	ldr	r3, [r7, #4]
 8019946:	2b00      	cmp	r3, #0
 8019948:	d106      	bne.n	8019958 <tcp_rexmit_rto_commit+0x1c>
 801994a:	4b0d      	ldr	r3, [pc, #52]	@ (8019980 <tcp_rexmit_rto_commit+0x44>)
 801994c:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8019950:	490c      	ldr	r1, [pc, #48]	@ (8019984 <tcp_rexmit_rto_commit+0x48>)
 8019952:	480d      	ldr	r0, [pc, #52]	@ (8019988 <tcp_rexmit_rto_commit+0x4c>)
 8019954:	f004 fd78 	bl	801e448 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8019958:	687b      	ldr	r3, [r7, #4]
 801995a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801995e:	2bff      	cmp	r3, #255	@ 0xff
 8019960:	d007      	beq.n	8019972 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8019962:	687b      	ldr	r3, [r7, #4]
 8019964:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019968:	3301      	adds	r3, #1
 801996a:	b2da      	uxtb	r2, r3
 801996c:	687b      	ldr	r3, [r7, #4]
 801996e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8019972:	6878      	ldr	r0, [r7, #4]
 8019974:	f7ff fc7e 	bl	8019274 <tcp_output>
}
 8019978:	bf00      	nop
 801997a:	3708      	adds	r7, #8
 801997c:	46bd      	mov	sp, r7
 801997e:	bd80      	pop	{r7, pc}
 8019980:	08020c9c 	.word	0x08020c9c
 8019984:	080212fc 	.word	0x080212fc
 8019988:	08020cf0 	.word	0x08020cf0

0801998c <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801998c:	b580      	push	{r7, lr}
 801998e:	b082      	sub	sp, #8
 8019990:	af00      	add	r7, sp, #0
 8019992:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8019994:	687b      	ldr	r3, [r7, #4]
 8019996:	2b00      	cmp	r3, #0
 8019998:	d106      	bne.n	80199a8 <tcp_rexmit_rto+0x1c>
 801999a:	4b0a      	ldr	r3, [pc, #40]	@ (80199c4 <tcp_rexmit_rto+0x38>)
 801999c:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 80199a0:	4909      	ldr	r1, [pc, #36]	@ (80199c8 <tcp_rexmit_rto+0x3c>)
 80199a2:	480a      	ldr	r0, [pc, #40]	@ (80199cc <tcp_rexmit_rto+0x40>)
 80199a4:	f004 fd50 	bl	801e448 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80199a8:	6878      	ldr	r0, [r7, #4]
 80199aa:	f7ff ff57 	bl	801985c <tcp_rexmit_rto_prepare>
 80199ae:	4603      	mov	r3, r0
 80199b0:	2b00      	cmp	r3, #0
 80199b2:	d102      	bne.n	80199ba <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80199b4:	6878      	ldr	r0, [r7, #4]
 80199b6:	f7ff ffc1 	bl	801993c <tcp_rexmit_rto_commit>
  }
}
 80199ba:	bf00      	nop
 80199bc:	3708      	adds	r7, #8
 80199be:	46bd      	mov	sp, r7
 80199c0:	bd80      	pop	{r7, pc}
 80199c2:	bf00      	nop
 80199c4:	08020c9c 	.word	0x08020c9c
 80199c8:	08021320 	.word	0x08021320
 80199cc:	08020cf0 	.word	0x08020cf0

080199d0 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 80199d0:	b590      	push	{r4, r7, lr}
 80199d2:	b085      	sub	sp, #20
 80199d4:	af00      	add	r7, sp, #0
 80199d6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80199d8:	687b      	ldr	r3, [r7, #4]
 80199da:	2b00      	cmp	r3, #0
 80199dc:	d106      	bne.n	80199ec <tcp_rexmit+0x1c>
 80199de:	4b2f      	ldr	r3, [pc, #188]	@ (8019a9c <tcp_rexmit+0xcc>)
 80199e0:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 80199e4:	492e      	ldr	r1, [pc, #184]	@ (8019aa0 <tcp_rexmit+0xd0>)
 80199e6:	482f      	ldr	r0, [pc, #188]	@ (8019aa4 <tcp_rexmit+0xd4>)
 80199e8:	f004 fd2e 	bl	801e448 <iprintf>

  if (pcb->unacked == NULL) {
 80199ec:	687b      	ldr	r3, [r7, #4]
 80199ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80199f0:	2b00      	cmp	r3, #0
 80199f2:	d102      	bne.n	80199fa <tcp_rexmit+0x2a>
    return ERR_VAL;
 80199f4:	f06f 0305 	mvn.w	r3, #5
 80199f8:	e04c      	b.n	8019a94 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80199fa:	687b      	ldr	r3, [r7, #4]
 80199fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80199fe:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8019a00:	68b8      	ldr	r0, [r7, #8]
 8019a02:	f7ff fe2b 	bl	801965c <tcp_output_segment_busy>
 8019a06:	4603      	mov	r3, r0
 8019a08:	2b00      	cmp	r3, #0
 8019a0a:	d002      	beq.n	8019a12 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8019a0c:	f06f 0305 	mvn.w	r3, #5
 8019a10:	e040      	b.n	8019a94 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8019a12:	68bb      	ldr	r3, [r7, #8]
 8019a14:	681a      	ldr	r2, [r3, #0]
 8019a16:	687b      	ldr	r3, [r7, #4]
 8019a18:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 8019a1a:	687b      	ldr	r3, [r7, #4]
 8019a1c:	336c      	adds	r3, #108	@ 0x6c
 8019a1e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8019a20:	e002      	b.n	8019a28 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8019a22:	68fb      	ldr	r3, [r7, #12]
 8019a24:	681b      	ldr	r3, [r3, #0]
 8019a26:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8019a28:	68fb      	ldr	r3, [r7, #12]
 8019a2a:	681b      	ldr	r3, [r3, #0]
 8019a2c:	2b00      	cmp	r3, #0
 8019a2e:	d011      	beq.n	8019a54 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8019a30:	68fb      	ldr	r3, [r7, #12]
 8019a32:	681b      	ldr	r3, [r3, #0]
 8019a34:	68db      	ldr	r3, [r3, #12]
 8019a36:	685b      	ldr	r3, [r3, #4]
 8019a38:	4618      	mov	r0, r3
 8019a3a:	f7f9 fbb7 	bl	80131ac <lwip_htonl>
 8019a3e:	4604      	mov	r4, r0
 8019a40:	68bb      	ldr	r3, [r7, #8]
 8019a42:	68db      	ldr	r3, [r3, #12]
 8019a44:	685b      	ldr	r3, [r3, #4]
 8019a46:	4618      	mov	r0, r3
 8019a48:	f7f9 fbb0 	bl	80131ac <lwip_htonl>
 8019a4c:	4603      	mov	r3, r0
 8019a4e:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8019a50:	2b00      	cmp	r3, #0
 8019a52:	dbe6      	blt.n	8019a22 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8019a54:	68fb      	ldr	r3, [r7, #12]
 8019a56:	681a      	ldr	r2, [r3, #0]
 8019a58:	68bb      	ldr	r3, [r7, #8]
 8019a5a:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8019a5c:	68fb      	ldr	r3, [r7, #12]
 8019a5e:	68ba      	ldr	r2, [r7, #8]
 8019a60:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8019a62:	68bb      	ldr	r3, [r7, #8]
 8019a64:	681b      	ldr	r3, [r3, #0]
 8019a66:	2b00      	cmp	r3, #0
 8019a68:	d103      	bne.n	8019a72 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8019a6a:	687b      	ldr	r3, [r7, #4]
 8019a6c:	2200      	movs	r2, #0
 8019a6e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8019a72:	687b      	ldr	r3, [r7, #4]
 8019a74:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019a78:	2bff      	cmp	r3, #255	@ 0xff
 8019a7a:	d007      	beq.n	8019a8c <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8019a7c:	687b      	ldr	r3, [r7, #4]
 8019a7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019a82:	3301      	adds	r3, #1
 8019a84:	b2da      	uxtb	r2, r3
 8019a86:	687b      	ldr	r3, [r7, #4]
 8019a88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8019a8c:	687b      	ldr	r3, [r7, #4]
 8019a8e:	2200      	movs	r2, #0
 8019a90:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8019a92:	2300      	movs	r3, #0
}
 8019a94:	4618      	mov	r0, r3
 8019a96:	3714      	adds	r7, #20
 8019a98:	46bd      	mov	sp, r7
 8019a9a:	bd90      	pop	{r4, r7, pc}
 8019a9c:	08020c9c 	.word	0x08020c9c
 8019aa0:	0802133c 	.word	0x0802133c
 8019aa4:	08020cf0 	.word	0x08020cf0

08019aa8 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8019aa8:	b580      	push	{r7, lr}
 8019aaa:	b082      	sub	sp, #8
 8019aac:	af00      	add	r7, sp, #0
 8019aae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8019ab0:	687b      	ldr	r3, [r7, #4]
 8019ab2:	2b00      	cmp	r3, #0
 8019ab4:	d106      	bne.n	8019ac4 <tcp_rexmit_fast+0x1c>
 8019ab6:	4b2a      	ldr	r3, [pc, #168]	@ (8019b60 <tcp_rexmit_fast+0xb8>)
 8019ab8:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8019abc:	4929      	ldr	r1, [pc, #164]	@ (8019b64 <tcp_rexmit_fast+0xbc>)
 8019abe:	482a      	ldr	r0, [pc, #168]	@ (8019b68 <tcp_rexmit_fast+0xc0>)
 8019ac0:	f004 fcc2 	bl	801e448 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8019ac4:	687b      	ldr	r3, [r7, #4]
 8019ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019ac8:	2b00      	cmp	r3, #0
 8019aca:	d045      	beq.n	8019b58 <tcp_rexmit_fast+0xb0>
 8019acc:	687b      	ldr	r3, [r7, #4]
 8019ace:	8b5b      	ldrh	r3, [r3, #26]
 8019ad0:	f003 0304 	and.w	r3, r3, #4
 8019ad4:	2b00      	cmp	r3, #0
 8019ad6:	d13f      	bne.n	8019b58 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8019ad8:	6878      	ldr	r0, [r7, #4]
 8019ada:	f7ff ff79 	bl	80199d0 <tcp_rexmit>
 8019ade:	4603      	mov	r3, r0
 8019ae0:	2b00      	cmp	r3, #0
 8019ae2:	d139      	bne.n	8019b58 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8019ae4:	687b      	ldr	r3, [r7, #4]
 8019ae6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8019aea:	687b      	ldr	r3, [r7, #4]
 8019aec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8019af0:	4293      	cmp	r3, r2
 8019af2:	bf28      	it	cs
 8019af4:	4613      	movcs	r3, r2
 8019af6:	b29b      	uxth	r3, r3
 8019af8:	2b00      	cmp	r3, #0
 8019afa:	da00      	bge.n	8019afe <tcp_rexmit_fast+0x56>
 8019afc:	3301      	adds	r3, #1
 8019afe:	105b      	asrs	r3, r3, #1
 8019b00:	b29a      	uxth	r2, r3
 8019b02:	687b      	ldr	r3, [r7, #4]
 8019b04:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8019b08:	687b      	ldr	r3, [r7, #4]
 8019b0a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8019b0e:	461a      	mov	r2, r3
 8019b10:	687b      	ldr	r3, [r7, #4]
 8019b12:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019b14:	005b      	lsls	r3, r3, #1
 8019b16:	429a      	cmp	r2, r3
 8019b18:	d206      	bcs.n	8019b28 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8019b1a:	687b      	ldr	r3, [r7, #4]
 8019b1c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019b1e:	005b      	lsls	r3, r3, #1
 8019b20:	b29a      	uxth	r2, r3
 8019b22:	687b      	ldr	r3, [r7, #4]
 8019b24:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8019b28:	687b      	ldr	r3, [r7, #4]
 8019b2a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8019b2e:	687b      	ldr	r3, [r7, #4]
 8019b30:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019b32:	4619      	mov	r1, r3
 8019b34:	0049      	lsls	r1, r1, #1
 8019b36:	440b      	add	r3, r1
 8019b38:	b29b      	uxth	r3, r3
 8019b3a:	4413      	add	r3, r2
 8019b3c:	b29a      	uxth	r2, r3
 8019b3e:	687b      	ldr	r3, [r7, #4]
 8019b40:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8019b44:	687b      	ldr	r3, [r7, #4]
 8019b46:	8b5b      	ldrh	r3, [r3, #26]
 8019b48:	f043 0304 	orr.w	r3, r3, #4
 8019b4c:	b29a      	uxth	r2, r3
 8019b4e:	687b      	ldr	r3, [r7, #4]
 8019b50:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8019b52:	687b      	ldr	r3, [r7, #4]
 8019b54:	2200      	movs	r2, #0
 8019b56:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8019b58:	bf00      	nop
 8019b5a:	3708      	adds	r7, #8
 8019b5c:	46bd      	mov	sp, r7
 8019b5e:	bd80      	pop	{r7, pc}
 8019b60:	08020c9c 	.word	0x08020c9c
 8019b64:	08021354 	.word	0x08021354
 8019b68:	08020cf0 	.word	0x08020cf0

08019b6c <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8019b6c:	b580      	push	{r7, lr}
 8019b6e:	b086      	sub	sp, #24
 8019b70:	af00      	add	r7, sp, #0
 8019b72:	60f8      	str	r0, [r7, #12]
 8019b74:	607b      	str	r3, [r7, #4]
 8019b76:	460b      	mov	r3, r1
 8019b78:	817b      	strh	r3, [r7, #10]
 8019b7a:	4613      	mov	r3, r2
 8019b7c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8019b7e:	897a      	ldrh	r2, [r7, #10]
 8019b80:	893b      	ldrh	r3, [r7, #8]
 8019b82:	4413      	add	r3, r2
 8019b84:	b29b      	uxth	r3, r3
 8019b86:	3314      	adds	r3, #20
 8019b88:	b29b      	uxth	r3, r3
 8019b8a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019b8e:	4619      	mov	r1, r3
 8019b90:	2022      	movs	r0, #34	@ 0x22
 8019b92:	f7fa fbff 	bl	8014394 <pbuf_alloc>
 8019b96:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8019b98:	697b      	ldr	r3, [r7, #20]
 8019b9a:	2b00      	cmp	r3, #0
 8019b9c:	d04d      	beq.n	8019c3a <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8019b9e:	897b      	ldrh	r3, [r7, #10]
 8019ba0:	3313      	adds	r3, #19
 8019ba2:	697a      	ldr	r2, [r7, #20]
 8019ba4:	8952      	ldrh	r2, [r2, #10]
 8019ba6:	4293      	cmp	r3, r2
 8019ba8:	db06      	blt.n	8019bb8 <tcp_output_alloc_header_common+0x4c>
 8019baa:	4b26      	ldr	r3, [pc, #152]	@ (8019c44 <tcp_output_alloc_header_common+0xd8>)
 8019bac:	f240 7223 	movw	r2, #1827	@ 0x723
 8019bb0:	4925      	ldr	r1, [pc, #148]	@ (8019c48 <tcp_output_alloc_header_common+0xdc>)
 8019bb2:	4826      	ldr	r0, [pc, #152]	@ (8019c4c <tcp_output_alloc_header_common+0xe0>)
 8019bb4:	f004 fc48 	bl	801e448 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8019bb8:	697b      	ldr	r3, [r7, #20]
 8019bba:	685b      	ldr	r3, [r3, #4]
 8019bbc:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8019bbe:	8c3b      	ldrh	r3, [r7, #32]
 8019bc0:	4618      	mov	r0, r3
 8019bc2:	f7f9 fadd 	bl	8013180 <lwip_htons>
 8019bc6:	4603      	mov	r3, r0
 8019bc8:	461a      	mov	r2, r3
 8019bca:	693b      	ldr	r3, [r7, #16]
 8019bcc:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8019bce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8019bd0:	4618      	mov	r0, r3
 8019bd2:	f7f9 fad5 	bl	8013180 <lwip_htons>
 8019bd6:	4603      	mov	r3, r0
 8019bd8:	461a      	mov	r2, r3
 8019bda:	693b      	ldr	r3, [r7, #16]
 8019bdc:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8019bde:	693b      	ldr	r3, [r7, #16]
 8019be0:	687a      	ldr	r2, [r7, #4]
 8019be2:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8019be4:	68f8      	ldr	r0, [r7, #12]
 8019be6:	f7f9 fae1 	bl	80131ac <lwip_htonl>
 8019bea:	4602      	mov	r2, r0
 8019bec:	693b      	ldr	r3, [r7, #16]
 8019bee:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8019bf0:	897b      	ldrh	r3, [r7, #10]
 8019bf2:	089b      	lsrs	r3, r3, #2
 8019bf4:	b29b      	uxth	r3, r3
 8019bf6:	3305      	adds	r3, #5
 8019bf8:	b29b      	uxth	r3, r3
 8019bfa:	031b      	lsls	r3, r3, #12
 8019bfc:	b29a      	uxth	r2, r3
 8019bfe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8019c02:	b29b      	uxth	r3, r3
 8019c04:	4313      	orrs	r3, r2
 8019c06:	b29b      	uxth	r3, r3
 8019c08:	4618      	mov	r0, r3
 8019c0a:	f7f9 fab9 	bl	8013180 <lwip_htons>
 8019c0e:	4603      	mov	r3, r0
 8019c10:	461a      	mov	r2, r3
 8019c12:	693b      	ldr	r3, [r7, #16]
 8019c14:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8019c16:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8019c18:	4618      	mov	r0, r3
 8019c1a:	f7f9 fab1 	bl	8013180 <lwip_htons>
 8019c1e:	4603      	mov	r3, r0
 8019c20:	461a      	mov	r2, r3
 8019c22:	693b      	ldr	r3, [r7, #16]
 8019c24:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8019c26:	693b      	ldr	r3, [r7, #16]
 8019c28:	2200      	movs	r2, #0
 8019c2a:	741a      	strb	r2, [r3, #16]
 8019c2c:	2200      	movs	r2, #0
 8019c2e:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8019c30:	693b      	ldr	r3, [r7, #16]
 8019c32:	2200      	movs	r2, #0
 8019c34:	749a      	strb	r2, [r3, #18]
 8019c36:	2200      	movs	r2, #0
 8019c38:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8019c3a:	697b      	ldr	r3, [r7, #20]
}
 8019c3c:	4618      	mov	r0, r3
 8019c3e:	3718      	adds	r7, #24
 8019c40:	46bd      	mov	sp, r7
 8019c42:	bd80      	pop	{r7, pc}
 8019c44:	08020c9c 	.word	0x08020c9c
 8019c48:	08021374 	.word	0x08021374
 8019c4c:	08020cf0 	.word	0x08020cf0

08019c50 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8019c50:	b5b0      	push	{r4, r5, r7, lr}
 8019c52:	b08a      	sub	sp, #40	@ 0x28
 8019c54:	af04      	add	r7, sp, #16
 8019c56:	60f8      	str	r0, [r7, #12]
 8019c58:	607b      	str	r3, [r7, #4]
 8019c5a:	460b      	mov	r3, r1
 8019c5c:	817b      	strh	r3, [r7, #10]
 8019c5e:	4613      	mov	r3, r2
 8019c60:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8019c62:	68fb      	ldr	r3, [r7, #12]
 8019c64:	2b00      	cmp	r3, #0
 8019c66:	d106      	bne.n	8019c76 <tcp_output_alloc_header+0x26>
 8019c68:	4b15      	ldr	r3, [pc, #84]	@ (8019cc0 <tcp_output_alloc_header+0x70>)
 8019c6a:	f240 7242 	movw	r2, #1858	@ 0x742
 8019c6e:	4915      	ldr	r1, [pc, #84]	@ (8019cc4 <tcp_output_alloc_header+0x74>)
 8019c70:	4815      	ldr	r0, [pc, #84]	@ (8019cc8 <tcp_output_alloc_header+0x78>)
 8019c72:	f004 fbe9 	bl	801e448 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8019c76:	68fb      	ldr	r3, [r7, #12]
 8019c78:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8019c7a:	68fb      	ldr	r3, [r7, #12]
 8019c7c:	8adb      	ldrh	r3, [r3, #22]
 8019c7e:	68fa      	ldr	r2, [r7, #12]
 8019c80:	8b12      	ldrh	r2, [r2, #24]
 8019c82:	68f9      	ldr	r1, [r7, #12]
 8019c84:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8019c86:	893d      	ldrh	r5, [r7, #8]
 8019c88:	897c      	ldrh	r4, [r7, #10]
 8019c8a:	9103      	str	r1, [sp, #12]
 8019c8c:	2110      	movs	r1, #16
 8019c8e:	9102      	str	r1, [sp, #8]
 8019c90:	9201      	str	r2, [sp, #4]
 8019c92:	9300      	str	r3, [sp, #0]
 8019c94:	687b      	ldr	r3, [r7, #4]
 8019c96:	462a      	mov	r2, r5
 8019c98:	4621      	mov	r1, r4
 8019c9a:	f7ff ff67 	bl	8019b6c <tcp_output_alloc_header_common>
 8019c9e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8019ca0:	697b      	ldr	r3, [r7, #20]
 8019ca2:	2b00      	cmp	r3, #0
 8019ca4:	d006      	beq.n	8019cb4 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8019ca6:	68fb      	ldr	r3, [r7, #12]
 8019ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019caa:	68fa      	ldr	r2, [r7, #12]
 8019cac:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8019cae:	441a      	add	r2, r3
 8019cb0:	68fb      	ldr	r3, [r7, #12]
 8019cb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8019cb4:	697b      	ldr	r3, [r7, #20]
}
 8019cb6:	4618      	mov	r0, r3
 8019cb8:	3718      	adds	r7, #24
 8019cba:	46bd      	mov	sp, r7
 8019cbc:	bdb0      	pop	{r4, r5, r7, pc}
 8019cbe:	bf00      	nop
 8019cc0:	08020c9c 	.word	0x08020c9c
 8019cc4:	080213a4 	.word	0x080213a4
 8019cc8:	08020cf0 	.word	0x08020cf0

08019ccc <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8019ccc:	b580      	push	{r7, lr}
 8019cce:	b088      	sub	sp, #32
 8019cd0:	af00      	add	r7, sp, #0
 8019cd2:	60f8      	str	r0, [r7, #12]
 8019cd4:	60b9      	str	r1, [r7, #8]
 8019cd6:	4611      	mov	r1, r2
 8019cd8:	461a      	mov	r2, r3
 8019cda:	460b      	mov	r3, r1
 8019cdc:	71fb      	strb	r3, [r7, #7]
 8019cde:	4613      	mov	r3, r2
 8019ce0:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8019ce2:	2300      	movs	r3, #0
 8019ce4:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8019ce6:	68bb      	ldr	r3, [r7, #8]
 8019ce8:	2b00      	cmp	r3, #0
 8019cea:	d106      	bne.n	8019cfa <tcp_output_fill_options+0x2e>
 8019cec:	4b12      	ldr	r3, [pc, #72]	@ (8019d38 <tcp_output_fill_options+0x6c>)
 8019cee:	f240 7256 	movw	r2, #1878	@ 0x756
 8019cf2:	4912      	ldr	r1, [pc, #72]	@ (8019d3c <tcp_output_fill_options+0x70>)
 8019cf4:	4812      	ldr	r0, [pc, #72]	@ (8019d40 <tcp_output_fill_options+0x74>)
 8019cf6:	f004 fba7 	bl	801e448 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8019cfa:	68bb      	ldr	r3, [r7, #8]
 8019cfc:	685b      	ldr	r3, [r3, #4]
 8019cfe:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8019d00:	69bb      	ldr	r3, [r7, #24]
 8019d02:	3314      	adds	r3, #20
 8019d04:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8019d06:	8bfb      	ldrh	r3, [r7, #30]
 8019d08:	009b      	lsls	r3, r3, #2
 8019d0a:	461a      	mov	r2, r3
 8019d0c:	79fb      	ldrb	r3, [r7, #7]
 8019d0e:	009b      	lsls	r3, r3, #2
 8019d10:	f003 0304 	and.w	r3, r3, #4
 8019d14:	4413      	add	r3, r2
 8019d16:	3314      	adds	r3, #20
 8019d18:	69ba      	ldr	r2, [r7, #24]
 8019d1a:	4413      	add	r3, r2
 8019d1c:	697a      	ldr	r2, [r7, #20]
 8019d1e:	429a      	cmp	r2, r3
 8019d20:	d006      	beq.n	8019d30 <tcp_output_fill_options+0x64>
 8019d22:	4b05      	ldr	r3, [pc, #20]	@ (8019d38 <tcp_output_fill_options+0x6c>)
 8019d24:	f240 7275 	movw	r2, #1909	@ 0x775
 8019d28:	4906      	ldr	r1, [pc, #24]	@ (8019d44 <tcp_output_fill_options+0x78>)
 8019d2a:	4805      	ldr	r0, [pc, #20]	@ (8019d40 <tcp_output_fill_options+0x74>)
 8019d2c:	f004 fb8c 	bl	801e448 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8019d30:	bf00      	nop
 8019d32:	3720      	adds	r7, #32
 8019d34:	46bd      	mov	sp, r7
 8019d36:	bd80      	pop	{r7, pc}
 8019d38:	08020c9c 	.word	0x08020c9c
 8019d3c:	080213cc 	.word	0x080213cc
 8019d40:	08020cf0 	.word	0x08020cf0
 8019d44:	080212c4 	.word	0x080212c4

08019d48 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8019d48:	b580      	push	{r7, lr}
 8019d4a:	b08a      	sub	sp, #40	@ 0x28
 8019d4c:	af04      	add	r7, sp, #16
 8019d4e:	60f8      	str	r0, [r7, #12]
 8019d50:	60b9      	str	r1, [r7, #8]
 8019d52:	607a      	str	r2, [r7, #4]
 8019d54:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8019d56:	68bb      	ldr	r3, [r7, #8]
 8019d58:	2b00      	cmp	r3, #0
 8019d5a:	d106      	bne.n	8019d6a <tcp_output_control_segment+0x22>
 8019d5c:	4b1c      	ldr	r3, [pc, #112]	@ (8019dd0 <tcp_output_control_segment+0x88>)
 8019d5e:	f240 7287 	movw	r2, #1927	@ 0x787
 8019d62:	491c      	ldr	r1, [pc, #112]	@ (8019dd4 <tcp_output_control_segment+0x8c>)
 8019d64:	481c      	ldr	r0, [pc, #112]	@ (8019dd8 <tcp_output_control_segment+0x90>)
 8019d66:	f004 fb6f 	bl	801e448 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8019d6a:	683a      	ldr	r2, [r7, #0]
 8019d6c:	6879      	ldr	r1, [r7, #4]
 8019d6e:	68f8      	ldr	r0, [r7, #12]
 8019d70:	f7fe ff42 	bl	8018bf8 <tcp_route>
 8019d74:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8019d76:	693b      	ldr	r3, [r7, #16]
 8019d78:	2b00      	cmp	r3, #0
 8019d7a:	d102      	bne.n	8019d82 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8019d7c:	23fc      	movs	r3, #252	@ 0xfc
 8019d7e:	75fb      	strb	r3, [r7, #23]
 8019d80:	e01c      	b.n	8019dbc <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8019d82:	68fb      	ldr	r3, [r7, #12]
 8019d84:	2b00      	cmp	r3, #0
 8019d86:	d006      	beq.n	8019d96 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8019d88:	68fb      	ldr	r3, [r7, #12]
 8019d8a:	7adb      	ldrb	r3, [r3, #11]
 8019d8c:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8019d8e:	68fb      	ldr	r3, [r7, #12]
 8019d90:	7a9b      	ldrb	r3, [r3, #10]
 8019d92:	757b      	strb	r3, [r7, #21]
 8019d94:	e003      	b.n	8019d9e <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8019d96:	23ff      	movs	r3, #255	@ 0xff
 8019d98:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8019d9a:	2300      	movs	r3, #0
 8019d9c:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8019d9e:	7dba      	ldrb	r2, [r7, #22]
 8019da0:	693b      	ldr	r3, [r7, #16]
 8019da2:	9302      	str	r3, [sp, #8]
 8019da4:	2306      	movs	r3, #6
 8019da6:	9301      	str	r3, [sp, #4]
 8019da8:	7d7b      	ldrb	r3, [r7, #21]
 8019daa:	9300      	str	r3, [sp, #0]
 8019dac:	4613      	mov	r3, r2
 8019dae:	683a      	ldr	r2, [r7, #0]
 8019db0:	6879      	ldr	r1, [r7, #4]
 8019db2:	68b8      	ldr	r0, [r7, #8]
 8019db4:	f002 fa4e 	bl	801c254 <ip4_output_if>
 8019db8:	4603      	mov	r3, r0
 8019dba:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8019dbc:	68b8      	ldr	r0, [r7, #8]
 8019dbe:	f7fa fdcd 	bl	801495c <pbuf_free>
  return err;
 8019dc2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019dc6:	4618      	mov	r0, r3
 8019dc8:	3718      	adds	r7, #24
 8019dca:	46bd      	mov	sp, r7
 8019dcc:	bd80      	pop	{r7, pc}
 8019dce:	bf00      	nop
 8019dd0:	08020c9c 	.word	0x08020c9c
 8019dd4:	080213f4 	.word	0x080213f4
 8019dd8:	08020cf0 	.word	0x08020cf0

08019ddc <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8019ddc:	b590      	push	{r4, r7, lr}
 8019dde:	b08b      	sub	sp, #44	@ 0x2c
 8019de0:	af04      	add	r7, sp, #16
 8019de2:	60f8      	str	r0, [r7, #12]
 8019de4:	60b9      	str	r1, [r7, #8]
 8019de6:	607a      	str	r2, [r7, #4]
 8019de8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8019dea:	683b      	ldr	r3, [r7, #0]
 8019dec:	2b00      	cmp	r3, #0
 8019dee:	d106      	bne.n	8019dfe <tcp_rst+0x22>
 8019df0:	4b1f      	ldr	r3, [pc, #124]	@ (8019e70 <tcp_rst+0x94>)
 8019df2:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8019df6:	491f      	ldr	r1, [pc, #124]	@ (8019e74 <tcp_rst+0x98>)
 8019df8:	481f      	ldr	r0, [pc, #124]	@ (8019e78 <tcp_rst+0x9c>)
 8019dfa:	f004 fb25 	bl	801e448 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8019dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019e00:	2b00      	cmp	r3, #0
 8019e02:	d106      	bne.n	8019e12 <tcp_rst+0x36>
 8019e04:	4b1a      	ldr	r3, [pc, #104]	@ (8019e70 <tcp_rst+0x94>)
 8019e06:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8019e0a:	491c      	ldr	r1, [pc, #112]	@ (8019e7c <tcp_rst+0xa0>)
 8019e0c:	481a      	ldr	r0, [pc, #104]	@ (8019e78 <tcp_rst+0x9c>)
 8019e0e:	f004 fb1b 	bl	801e448 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019e12:	2300      	movs	r3, #0
 8019e14:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8019e16:	f246 0308 	movw	r3, #24584	@ 0x6008
 8019e1a:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8019e1c:	7dfb      	ldrb	r3, [r7, #23]
 8019e1e:	b29c      	uxth	r4, r3
 8019e20:	68b8      	ldr	r0, [r7, #8]
 8019e22:	f7f9 f9c3 	bl	80131ac <lwip_htonl>
 8019e26:	4602      	mov	r2, r0
 8019e28:	8abb      	ldrh	r3, [r7, #20]
 8019e2a:	9303      	str	r3, [sp, #12]
 8019e2c:	2314      	movs	r3, #20
 8019e2e:	9302      	str	r3, [sp, #8]
 8019e30:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8019e32:	9301      	str	r3, [sp, #4]
 8019e34:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8019e36:	9300      	str	r3, [sp, #0]
 8019e38:	4613      	mov	r3, r2
 8019e3a:	2200      	movs	r2, #0
 8019e3c:	4621      	mov	r1, r4
 8019e3e:	6878      	ldr	r0, [r7, #4]
 8019e40:	f7ff fe94 	bl	8019b6c <tcp_output_alloc_header_common>
 8019e44:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8019e46:	693b      	ldr	r3, [r7, #16]
 8019e48:	2b00      	cmp	r3, #0
 8019e4a:	d00c      	beq.n	8019e66 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019e4c:	7dfb      	ldrb	r3, [r7, #23]
 8019e4e:	2200      	movs	r2, #0
 8019e50:	6939      	ldr	r1, [r7, #16]
 8019e52:	68f8      	ldr	r0, [r7, #12]
 8019e54:	f7ff ff3a 	bl	8019ccc <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8019e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019e5a:	683a      	ldr	r2, [r7, #0]
 8019e5c:	6939      	ldr	r1, [r7, #16]
 8019e5e:	68f8      	ldr	r0, [r7, #12]
 8019e60:	f7ff ff72 	bl	8019d48 <tcp_output_control_segment>
 8019e64:	e000      	b.n	8019e68 <tcp_rst+0x8c>
    return;
 8019e66:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8019e68:	371c      	adds	r7, #28
 8019e6a:	46bd      	mov	sp, r7
 8019e6c:	bd90      	pop	{r4, r7, pc}
 8019e6e:	bf00      	nop
 8019e70:	08020c9c 	.word	0x08020c9c
 8019e74:	08021420 	.word	0x08021420
 8019e78:	08020cf0 	.word	0x08020cf0
 8019e7c:	0802143c 	.word	0x0802143c

08019e80 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8019e80:	b590      	push	{r4, r7, lr}
 8019e82:	b087      	sub	sp, #28
 8019e84:	af00      	add	r7, sp, #0
 8019e86:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8019e88:	2300      	movs	r3, #0
 8019e8a:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8019e8c:	2300      	movs	r3, #0
 8019e8e:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8019e90:	687b      	ldr	r3, [r7, #4]
 8019e92:	2b00      	cmp	r3, #0
 8019e94:	d106      	bne.n	8019ea4 <tcp_send_empty_ack+0x24>
 8019e96:	4b28      	ldr	r3, [pc, #160]	@ (8019f38 <tcp_send_empty_ack+0xb8>)
 8019e98:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8019e9c:	4927      	ldr	r1, [pc, #156]	@ (8019f3c <tcp_send_empty_ack+0xbc>)
 8019e9e:	4828      	ldr	r0, [pc, #160]	@ (8019f40 <tcp_send_empty_ack+0xc0>)
 8019ea0:	f004 fad2 	bl	801e448 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019ea4:	7dfb      	ldrb	r3, [r7, #23]
 8019ea6:	009b      	lsls	r3, r3, #2
 8019ea8:	b2db      	uxtb	r3, r3
 8019eaa:	f003 0304 	and.w	r3, r3, #4
 8019eae:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8019eb0:	7d7b      	ldrb	r3, [r7, #21]
 8019eb2:	b29c      	uxth	r4, r3
 8019eb4:	687b      	ldr	r3, [r7, #4]
 8019eb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019eb8:	4618      	mov	r0, r3
 8019eba:	f7f9 f977 	bl	80131ac <lwip_htonl>
 8019ebe:	4603      	mov	r3, r0
 8019ec0:	2200      	movs	r2, #0
 8019ec2:	4621      	mov	r1, r4
 8019ec4:	6878      	ldr	r0, [r7, #4]
 8019ec6:	f7ff fec3 	bl	8019c50 <tcp_output_alloc_header>
 8019eca:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019ecc:	693b      	ldr	r3, [r7, #16]
 8019ece:	2b00      	cmp	r3, #0
 8019ed0:	d109      	bne.n	8019ee6 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019ed2:	687b      	ldr	r3, [r7, #4]
 8019ed4:	8b5b      	ldrh	r3, [r3, #26]
 8019ed6:	f043 0303 	orr.w	r3, r3, #3
 8019eda:	b29a      	uxth	r2, r3
 8019edc:	687b      	ldr	r3, [r7, #4]
 8019ede:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8019ee0:	f06f 0301 	mvn.w	r3, #1
 8019ee4:	e023      	b.n	8019f2e <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8019ee6:	7dbb      	ldrb	r3, [r7, #22]
 8019ee8:	7dfa      	ldrb	r2, [r7, #23]
 8019eea:	6939      	ldr	r1, [r7, #16]
 8019eec:	6878      	ldr	r0, [r7, #4]
 8019eee:	f7ff feed 	bl	8019ccc <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019ef2:	687a      	ldr	r2, [r7, #4]
 8019ef4:	687b      	ldr	r3, [r7, #4]
 8019ef6:	3304      	adds	r3, #4
 8019ef8:	6939      	ldr	r1, [r7, #16]
 8019efa:	6878      	ldr	r0, [r7, #4]
 8019efc:	f7ff ff24 	bl	8019d48 <tcp_output_control_segment>
 8019f00:	4603      	mov	r3, r0
 8019f02:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8019f04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019f08:	2b00      	cmp	r3, #0
 8019f0a:	d007      	beq.n	8019f1c <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019f0c:	687b      	ldr	r3, [r7, #4]
 8019f0e:	8b5b      	ldrh	r3, [r3, #26]
 8019f10:	f043 0303 	orr.w	r3, r3, #3
 8019f14:	b29a      	uxth	r2, r3
 8019f16:	687b      	ldr	r3, [r7, #4]
 8019f18:	835a      	strh	r2, [r3, #26]
 8019f1a:	e006      	b.n	8019f2a <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019f1c:	687b      	ldr	r3, [r7, #4]
 8019f1e:	8b5b      	ldrh	r3, [r3, #26]
 8019f20:	f023 0303 	bic.w	r3, r3, #3
 8019f24:	b29a      	uxth	r2, r3
 8019f26:	687b      	ldr	r3, [r7, #4]
 8019f28:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8019f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019f2e:	4618      	mov	r0, r3
 8019f30:	371c      	adds	r7, #28
 8019f32:	46bd      	mov	sp, r7
 8019f34:	bd90      	pop	{r4, r7, pc}
 8019f36:	bf00      	nop
 8019f38:	08020c9c 	.word	0x08020c9c
 8019f3c:	08021458 	.word	0x08021458
 8019f40:	08020cf0 	.word	0x08020cf0

08019f44 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8019f44:	b590      	push	{r4, r7, lr}
 8019f46:	b087      	sub	sp, #28
 8019f48:	af00      	add	r7, sp, #0
 8019f4a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019f4c:	2300      	movs	r3, #0
 8019f4e:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8019f50:	687b      	ldr	r3, [r7, #4]
 8019f52:	2b00      	cmp	r3, #0
 8019f54:	d106      	bne.n	8019f64 <tcp_keepalive+0x20>
 8019f56:	4b18      	ldr	r3, [pc, #96]	@ (8019fb8 <tcp_keepalive+0x74>)
 8019f58:	f640 0224 	movw	r2, #2084	@ 0x824
 8019f5c:	4917      	ldr	r1, [pc, #92]	@ (8019fbc <tcp_keepalive+0x78>)
 8019f5e:	4818      	ldr	r0, [pc, #96]	@ (8019fc0 <tcp_keepalive+0x7c>)
 8019f60:	f004 fa72 	bl	801e448 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8019f64:	7dfb      	ldrb	r3, [r7, #23]
 8019f66:	b29c      	uxth	r4, r3
 8019f68:	687b      	ldr	r3, [r7, #4]
 8019f6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019f6c:	3b01      	subs	r3, #1
 8019f6e:	4618      	mov	r0, r3
 8019f70:	f7f9 f91c 	bl	80131ac <lwip_htonl>
 8019f74:	4603      	mov	r3, r0
 8019f76:	2200      	movs	r2, #0
 8019f78:	4621      	mov	r1, r4
 8019f7a:	6878      	ldr	r0, [r7, #4]
 8019f7c:	f7ff fe68 	bl	8019c50 <tcp_output_alloc_header>
 8019f80:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019f82:	693b      	ldr	r3, [r7, #16]
 8019f84:	2b00      	cmp	r3, #0
 8019f86:	d102      	bne.n	8019f8e <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8019f88:	f04f 33ff 	mov.w	r3, #4294967295
 8019f8c:	e010      	b.n	8019fb0 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019f8e:	7dfb      	ldrb	r3, [r7, #23]
 8019f90:	2200      	movs	r2, #0
 8019f92:	6939      	ldr	r1, [r7, #16]
 8019f94:	6878      	ldr	r0, [r7, #4]
 8019f96:	f7ff fe99 	bl	8019ccc <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019f9a:	687a      	ldr	r2, [r7, #4]
 8019f9c:	687b      	ldr	r3, [r7, #4]
 8019f9e:	3304      	adds	r3, #4
 8019fa0:	6939      	ldr	r1, [r7, #16]
 8019fa2:	6878      	ldr	r0, [r7, #4]
 8019fa4:	f7ff fed0 	bl	8019d48 <tcp_output_control_segment>
 8019fa8:	4603      	mov	r3, r0
 8019faa:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8019fac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019fb0:	4618      	mov	r0, r3
 8019fb2:	371c      	adds	r7, #28
 8019fb4:	46bd      	mov	sp, r7
 8019fb6:	bd90      	pop	{r4, r7, pc}
 8019fb8:	08020c9c 	.word	0x08020c9c
 8019fbc:	08021478 	.word	0x08021478
 8019fc0:	08020cf0 	.word	0x08020cf0

08019fc4 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8019fc4:	b590      	push	{r4, r7, lr}
 8019fc6:	b08b      	sub	sp, #44	@ 0x2c
 8019fc8:	af00      	add	r7, sp, #0
 8019fca:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019fcc:	2300      	movs	r3, #0
 8019fce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8019fd2:	687b      	ldr	r3, [r7, #4]
 8019fd4:	2b00      	cmp	r3, #0
 8019fd6:	d106      	bne.n	8019fe6 <tcp_zero_window_probe+0x22>
 8019fd8:	4b4c      	ldr	r3, [pc, #304]	@ (801a10c <tcp_zero_window_probe+0x148>)
 8019fda:	f640 024f 	movw	r2, #2127	@ 0x84f
 8019fde:	494c      	ldr	r1, [pc, #304]	@ (801a110 <tcp_zero_window_probe+0x14c>)
 8019fe0:	484c      	ldr	r0, [pc, #304]	@ (801a114 <tcp_zero_window_probe+0x150>)
 8019fe2:	f004 fa31 	bl	801e448 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8019fe6:	687b      	ldr	r3, [r7, #4]
 8019fe8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019fea:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8019fec:	6a3b      	ldr	r3, [r7, #32]
 8019fee:	2b00      	cmp	r3, #0
 8019ff0:	d101      	bne.n	8019ff6 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8019ff2:	2300      	movs	r3, #0
 8019ff4:	e086      	b.n	801a104 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8019ff6:	687b      	ldr	r3, [r7, #4]
 8019ff8:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8019ffc:	2bff      	cmp	r3, #255	@ 0xff
 8019ffe:	d007      	beq.n	801a010 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801a000:	687b      	ldr	r3, [r7, #4]
 801a002:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801a006:	3301      	adds	r3, #1
 801a008:	b2da      	uxtb	r2, r3
 801a00a:	687b      	ldr	r3, [r7, #4]
 801a00c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801a010:	6a3b      	ldr	r3, [r7, #32]
 801a012:	68db      	ldr	r3, [r3, #12]
 801a014:	899b      	ldrh	r3, [r3, #12]
 801a016:	b29b      	uxth	r3, r3
 801a018:	4618      	mov	r0, r3
 801a01a:	f7f9 f8b1 	bl	8013180 <lwip_htons>
 801a01e:	4603      	mov	r3, r0
 801a020:	b2db      	uxtb	r3, r3
 801a022:	f003 0301 	and.w	r3, r3, #1
 801a026:	2b00      	cmp	r3, #0
 801a028:	d005      	beq.n	801a036 <tcp_zero_window_probe+0x72>
 801a02a:	6a3b      	ldr	r3, [r7, #32]
 801a02c:	891b      	ldrh	r3, [r3, #8]
 801a02e:	2b00      	cmp	r3, #0
 801a030:	d101      	bne.n	801a036 <tcp_zero_window_probe+0x72>
 801a032:	2301      	movs	r3, #1
 801a034:	e000      	b.n	801a038 <tcp_zero_window_probe+0x74>
 801a036:	2300      	movs	r3, #0
 801a038:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801a03a:	7ffb      	ldrb	r3, [r7, #31]
 801a03c:	2b00      	cmp	r3, #0
 801a03e:	bf0c      	ite	eq
 801a040:	2301      	moveq	r3, #1
 801a042:	2300      	movne	r3, #0
 801a044:	b2db      	uxtb	r3, r3
 801a046:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801a048:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a04c:	b299      	uxth	r1, r3
 801a04e:	6a3b      	ldr	r3, [r7, #32]
 801a050:	68db      	ldr	r3, [r3, #12]
 801a052:	685b      	ldr	r3, [r3, #4]
 801a054:	8bba      	ldrh	r2, [r7, #28]
 801a056:	6878      	ldr	r0, [r7, #4]
 801a058:	f7ff fdfa 	bl	8019c50 <tcp_output_alloc_header>
 801a05c:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801a05e:	69bb      	ldr	r3, [r7, #24]
 801a060:	2b00      	cmp	r3, #0
 801a062:	d102      	bne.n	801a06a <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801a064:	f04f 33ff 	mov.w	r3, #4294967295
 801a068:	e04c      	b.n	801a104 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801a06a:	69bb      	ldr	r3, [r7, #24]
 801a06c:	685b      	ldr	r3, [r3, #4]
 801a06e:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801a070:	7ffb      	ldrb	r3, [r7, #31]
 801a072:	2b00      	cmp	r3, #0
 801a074:	d011      	beq.n	801a09a <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801a076:	697b      	ldr	r3, [r7, #20]
 801a078:	899b      	ldrh	r3, [r3, #12]
 801a07a:	b29b      	uxth	r3, r3
 801a07c:	b21b      	sxth	r3, r3
 801a07e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801a082:	b21c      	sxth	r4, r3
 801a084:	2011      	movs	r0, #17
 801a086:	f7f9 f87b 	bl	8013180 <lwip_htons>
 801a08a:	4603      	mov	r3, r0
 801a08c:	b21b      	sxth	r3, r3
 801a08e:	4323      	orrs	r3, r4
 801a090:	b21b      	sxth	r3, r3
 801a092:	b29a      	uxth	r2, r3
 801a094:	697b      	ldr	r3, [r7, #20]
 801a096:	819a      	strh	r2, [r3, #12]
 801a098:	e010      	b.n	801a0bc <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801a09a:	69bb      	ldr	r3, [r7, #24]
 801a09c:	685b      	ldr	r3, [r3, #4]
 801a09e:	3314      	adds	r3, #20
 801a0a0:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801a0a2:	6a3b      	ldr	r3, [r7, #32]
 801a0a4:	6858      	ldr	r0, [r3, #4]
 801a0a6:	6a3b      	ldr	r3, [r7, #32]
 801a0a8:	685b      	ldr	r3, [r3, #4]
 801a0aa:	891a      	ldrh	r2, [r3, #8]
 801a0ac:	6a3b      	ldr	r3, [r7, #32]
 801a0ae:	891b      	ldrh	r3, [r3, #8]
 801a0b0:	1ad3      	subs	r3, r2, r3
 801a0b2:	b29b      	uxth	r3, r3
 801a0b4:	2201      	movs	r2, #1
 801a0b6:	6939      	ldr	r1, [r7, #16]
 801a0b8:	f7fa fe56 	bl	8014d68 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801a0bc:	6a3b      	ldr	r3, [r7, #32]
 801a0be:	68db      	ldr	r3, [r3, #12]
 801a0c0:	685b      	ldr	r3, [r3, #4]
 801a0c2:	4618      	mov	r0, r3
 801a0c4:	f7f9 f872 	bl	80131ac <lwip_htonl>
 801a0c8:	4603      	mov	r3, r0
 801a0ca:	3301      	adds	r3, #1
 801a0cc:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801a0ce:	687b      	ldr	r3, [r7, #4]
 801a0d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801a0d2:	68fb      	ldr	r3, [r7, #12]
 801a0d4:	1ad3      	subs	r3, r2, r3
 801a0d6:	2b00      	cmp	r3, #0
 801a0d8:	da02      	bge.n	801a0e0 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801a0da:	687b      	ldr	r3, [r7, #4]
 801a0dc:	68fa      	ldr	r2, [r7, #12]
 801a0de:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801a0e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a0e4:	2200      	movs	r2, #0
 801a0e6:	69b9      	ldr	r1, [r7, #24]
 801a0e8:	6878      	ldr	r0, [r7, #4]
 801a0ea:	f7ff fdef 	bl	8019ccc <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801a0ee:	687a      	ldr	r2, [r7, #4]
 801a0f0:	687b      	ldr	r3, [r7, #4]
 801a0f2:	3304      	adds	r3, #4
 801a0f4:	69b9      	ldr	r1, [r7, #24]
 801a0f6:	6878      	ldr	r0, [r7, #4]
 801a0f8:	f7ff fe26 	bl	8019d48 <tcp_output_control_segment>
 801a0fc:	4603      	mov	r3, r0
 801a0fe:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801a100:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801a104:	4618      	mov	r0, r3
 801a106:	372c      	adds	r7, #44	@ 0x2c
 801a108:	46bd      	mov	sp, r7
 801a10a:	bd90      	pop	{r4, r7, pc}
 801a10c:	08020c9c 	.word	0x08020c9c
 801a110:	08021494 	.word	0x08021494
 801a114:	08020cf0 	.word	0x08020cf0

0801a118 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801a118:	b580      	push	{r7, lr}
 801a11a:	b082      	sub	sp, #8
 801a11c:	af00      	add	r7, sp, #0
 801a11e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801a120:	f7fa ff10 	bl	8014f44 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801a124:	4b0a      	ldr	r3, [pc, #40]	@ (801a150 <tcpip_tcp_timer+0x38>)
 801a126:	681b      	ldr	r3, [r3, #0]
 801a128:	2b00      	cmp	r3, #0
 801a12a:	d103      	bne.n	801a134 <tcpip_tcp_timer+0x1c>
 801a12c:	4b09      	ldr	r3, [pc, #36]	@ (801a154 <tcpip_tcp_timer+0x3c>)
 801a12e:	681b      	ldr	r3, [r3, #0]
 801a130:	2b00      	cmp	r3, #0
 801a132:	d005      	beq.n	801a140 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801a134:	2200      	movs	r2, #0
 801a136:	4908      	ldr	r1, [pc, #32]	@ (801a158 <tcpip_tcp_timer+0x40>)
 801a138:	20fa      	movs	r0, #250	@ 0xfa
 801a13a:	f000 f8f3 	bl	801a324 <sys_timeout>
 801a13e:	e003      	b.n	801a148 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801a140:	4b06      	ldr	r3, [pc, #24]	@ (801a15c <tcpip_tcp_timer+0x44>)
 801a142:	2200      	movs	r2, #0
 801a144:	601a      	str	r2, [r3, #0]
  }
}
 801a146:	bf00      	nop
 801a148:	bf00      	nop
 801a14a:	3708      	adds	r7, #8
 801a14c:	46bd      	mov	sp, r7
 801a14e:	bd80      	pop	{r7, pc}
 801a150:	200277d0 	.word	0x200277d0
 801a154:	200277d4 	.word	0x200277d4
 801a158:	0801a119 	.word	0x0801a119
 801a15c:	2002781c 	.word	0x2002781c

0801a160 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801a160:	b580      	push	{r7, lr}
 801a162:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801a164:	4b0a      	ldr	r3, [pc, #40]	@ (801a190 <tcp_timer_needed+0x30>)
 801a166:	681b      	ldr	r3, [r3, #0]
 801a168:	2b00      	cmp	r3, #0
 801a16a:	d10f      	bne.n	801a18c <tcp_timer_needed+0x2c>
 801a16c:	4b09      	ldr	r3, [pc, #36]	@ (801a194 <tcp_timer_needed+0x34>)
 801a16e:	681b      	ldr	r3, [r3, #0]
 801a170:	2b00      	cmp	r3, #0
 801a172:	d103      	bne.n	801a17c <tcp_timer_needed+0x1c>
 801a174:	4b08      	ldr	r3, [pc, #32]	@ (801a198 <tcp_timer_needed+0x38>)
 801a176:	681b      	ldr	r3, [r3, #0]
 801a178:	2b00      	cmp	r3, #0
 801a17a:	d007      	beq.n	801a18c <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801a17c:	4b04      	ldr	r3, [pc, #16]	@ (801a190 <tcp_timer_needed+0x30>)
 801a17e:	2201      	movs	r2, #1
 801a180:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801a182:	2200      	movs	r2, #0
 801a184:	4905      	ldr	r1, [pc, #20]	@ (801a19c <tcp_timer_needed+0x3c>)
 801a186:	20fa      	movs	r0, #250	@ 0xfa
 801a188:	f000 f8cc 	bl	801a324 <sys_timeout>
  }
}
 801a18c:	bf00      	nop
 801a18e:	bd80      	pop	{r7, pc}
 801a190:	2002781c 	.word	0x2002781c
 801a194:	200277d0 	.word	0x200277d0
 801a198:	200277d4 	.word	0x200277d4
 801a19c:	0801a119 	.word	0x0801a119

0801a1a0 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801a1a0:	b580      	push	{r7, lr}
 801a1a2:	b086      	sub	sp, #24
 801a1a4:	af00      	add	r7, sp, #0
 801a1a6:	60f8      	str	r0, [r7, #12]
 801a1a8:	60b9      	str	r1, [r7, #8]
 801a1aa:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801a1ac:	200a      	movs	r0, #10
 801a1ae:	f7f9 fcbb 	bl	8013b28 <memp_malloc>
 801a1b2:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801a1b4:	693b      	ldr	r3, [r7, #16]
 801a1b6:	2b00      	cmp	r3, #0
 801a1b8:	d109      	bne.n	801a1ce <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801a1ba:	693b      	ldr	r3, [r7, #16]
 801a1bc:	2b00      	cmp	r3, #0
 801a1be:	d151      	bne.n	801a264 <sys_timeout_abs+0xc4>
 801a1c0:	4b2a      	ldr	r3, [pc, #168]	@ (801a26c <sys_timeout_abs+0xcc>)
 801a1c2:	22be      	movs	r2, #190	@ 0xbe
 801a1c4:	492a      	ldr	r1, [pc, #168]	@ (801a270 <sys_timeout_abs+0xd0>)
 801a1c6:	482b      	ldr	r0, [pc, #172]	@ (801a274 <sys_timeout_abs+0xd4>)
 801a1c8:	f004 f93e 	bl	801e448 <iprintf>
    return;
 801a1cc:	e04a      	b.n	801a264 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801a1ce:	693b      	ldr	r3, [r7, #16]
 801a1d0:	2200      	movs	r2, #0
 801a1d2:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801a1d4:	693b      	ldr	r3, [r7, #16]
 801a1d6:	68ba      	ldr	r2, [r7, #8]
 801a1d8:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801a1da:	693b      	ldr	r3, [r7, #16]
 801a1dc:	687a      	ldr	r2, [r7, #4]
 801a1de:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801a1e0:	693b      	ldr	r3, [r7, #16]
 801a1e2:	68fa      	ldr	r2, [r7, #12]
 801a1e4:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801a1e6:	4b24      	ldr	r3, [pc, #144]	@ (801a278 <sys_timeout_abs+0xd8>)
 801a1e8:	681b      	ldr	r3, [r3, #0]
 801a1ea:	2b00      	cmp	r3, #0
 801a1ec:	d103      	bne.n	801a1f6 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801a1ee:	4a22      	ldr	r2, [pc, #136]	@ (801a278 <sys_timeout_abs+0xd8>)
 801a1f0:	693b      	ldr	r3, [r7, #16]
 801a1f2:	6013      	str	r3, [r2, #0]
    return;
 801a1f4:	e037      	b.n	801a266 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801a1f6:	693b      	ldr	r3, [r7, #16]
 801a1f8:	685a      	ldr	r2, [r3, #4]
 801a1fa:	4b1f      	ldr	r3, [pc, #124]	@ (801a278 <sys_timeout_abs+0xd8>)
 801a1fc:	681b      	ldr	r3, [r3, #0]
 801a1fe:	685b      	ldr	r3, [r3, #4]
 801a200:	1ad3      	subs	r3, r2, r3
 801a202:	0fdb      	lsrs	r3, r3, #31
 801a204:	f003 0301 	and.w	r3, r3, #1
 801a208:	b2db      	uxtb	r3, r3
 801a20a:	2b00      	cmp	r3, #0
 801a20c:	d007      	beq.n	801a21e <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801a20e:	4b1a      	ldr	r3, [pc, #104]	@ (801a278 <sys_timeout_abs+0xd8>)
 801a210:	681a      	ldr	r2, [r3, #0]
 801a212:	693b      	ldr	r3, [r7, #16]
 801a214:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801a216:	4a18      	ldr	r2, [pc, #96]	@ (801a278 <sys_timeout_abs+0xd8>)
 801a218:	693b      	ldr	r3, [r7, #16]
 801a21a:	6013      	str	r3, [r2, #0]
 801a21c:	e023      	b.n	801a266 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801a21e:	4b16      	ldr	r3, [pc, #88]	@ (801a278 <sys_timeout_abs+0xd8>)
 801a220:	681b      	ldr	r3, [r3, #0]
 801a222:	617b      	str	r3, [r7, #20]
 801a224:	e01a      	b.n	801a25c <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801a226:	697b      	ldr	r3, [r7, #20]
 801a228:	681b      	ldr	r3, [r3, #0]
 801a22a:	2b00      	cmp	r3, #0
 801a22c:	d00b      	beq.n	801a246 <sys_timeout_abs+0xa6>
 801a22e:	693b      	ldr	r3, [r7, #16]
 801a230:	685a      	ldr	r2, [r3, #4]
 801a232:	697b      	ldr	r3, [r7, #20]
 801a234:	681b      	ldr	r3, [r3, #0]
 801a236:	685b      	ldr	r3, [r3, #4]
 801a238:	1ad3      	subs	r3, r2, r3
 801a23a:	0fdb      	lsrs	r3, r3, #31
 801a23c:	f003 0301 	and.w	r3, r3, #1
 801a240:	b2db      	uxtb	r3, r3
 801a242:	2b00      	cmp	r3, #0
 801a244:	d007      	beq.n	801a256 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801a246:	697b      	ldr	r3, [r7, #20]
 801a248:	681a      	ldr	r2, [r3, #0]
 801a24a:	693b      	ldr	r3, [r7, #16]
 801a24c:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801a24e:	697b      	ldr	r3, [r7, #20]
 801a250:	693a      	ldr	r2, [r7, #16]
 801a252:	601a      	str	r2, [r3, #0]
        break;
 801a254:	e007      	b.n	801a266 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801a256:	697b      	ldr	r3, [r7, #20]
 801a258:	681b      	ldr	r3, [r3, #0]
 801a25a:	617b      	str	r3, [r7, #20]
 801a25c:	697b      	ldr	r3, [r7, #20]
 801a25e:	2b00      	cmp	r3, #0
 801a260:	d1e1      	bne.n	801a226 <sys_timeout_abs+0x86>
 801a262:	e000      	b.n	801a266 <sys_timeout_abs+0xc6>
    return;
 801a264:	bf00      	nop
      }
    }
  }
}
 801a266:	3718      	adds	r7, #24
 801a268:	46bd      	mov	sp, r7
 801a26a:	bd80      	pop	{r7, pc}
 801a26c:	080214b8 	.word	0x080214b8
 801a270:	080214ec 	.word	0x080214ec
 801a274:	0802152c 	.word	0x0802152c
 801a278:	20027814 	.word	0x20027814

0801a27c <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801a27c:	b580      	push	{r7, lr}
 801a27e:	b086      	sub	sp, #24
 801a280:	af00      	add	r7, sp, #0
 801a282:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801a284:	687b      	ldr	r3, [r7, #4]
 801a286:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801a288:	697b      	ldr	r3, [r7, #20]
 801a28a:	685b      	ldr	r3, [r3, #4]
 801a28c:	4798      	blx	r3

  now = sys_now();
 801a28e:	f7f4 facf 	bl	800e830 <sys_now>
 801a292:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801a294:	697b      	ldr	r3, [r7, #20]
 801a296:	681a      	ldr	r2, [r3, #0]
 801a298:	4b0f      	ldr	r3, [pc, #60]	@ (801a2d8 <lwip_cyclic_timer+0x5c>)
 801a29a:	681b      	ldr	r3, [r3, #0]
 801a29c:	4413      	add	r3, r2
 801a29e:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801a2a0:	68fa      	ldr	r2, [r7, #12]
 801a2a2:	693b      	ldr	r3, [r7, #16]
 801a2a4:	1ad3      	subs	r3, r2, r3
 801a2a6:	0fdb      	lsrs	r3, r3, #31
 801a2a8:	f003 0301 	and.w	r3, r3, #1
 801a2ac:	b2db      	uxtb	r3, r3
 801a2ae:	2b00      	cmp	r3, #0
 801a2b0:	d009      	beq.n	801a2c6 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801a2b2:	697b      	ldr	r3, [r7, #20]
 801a2b4:	681a      	ldr	r2, [r3, #0]
 801a2b6:	693b      	ldr	r3, [r7, #16]
 801a2b8:	4413      	add	r3, r2
 801a2ba:	687a      	ldr	r2, [r7, #4]
 801a2bc:	4907      	ldr	r1, [pc, #28]	@ (801a2dc <lwip_cyclic_timer+0x60>)
 801a2be:	4618      	mov	r0, r3
 801a2c0:	f7ff ff6e 	bl	801a1a0 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801a2c4:	e004      	b.n	801a2d0 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801a2c6:	687a      	ldr	r2, [r7, #4]
 801a2c8:	4904      	ldr	r1, [pc, #16]	@ (801a2dc <lwip_cyclic_timer+0x60>)
 801a2ca:	68f8      	ldr	r0, [r7, #12]
 801a2cc:	f7ff ff68 	bl	801a1a0 <sys_timeout_abs>
}
 801a2d0:	bf00      	nop
 801a2d2:	3718      	adds	r7, #24
 801a2d4:	46bd      	mov	sp, r7
 801a2d6:	bd80      	pop	{r7, pc}
 801a2d8:	20027818 	.word	0x20027818
 801a2dc:	0801a27d 	.word	0x0801a27d

0801a2e0 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801a2e0:	b580      	push	{r7, lr}
 801a2e2:	b082      	sub	sp, #8
 801a2e4:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a2e6:	2301      	movs	r3, #1
 801a2e8:	607b      	str	r3, [r7, #4]
 801a2ea:	e00e      	b.n	801a30a <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801a2ec:	4a0b      	ldr	r2, [pc, #44]	@ (801a31c <sys_timeouts_init+0x3c>)
 801a2ee:	687b      	ldr	r3, [r7, #4]
 801a2f0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801a2f4:	687b      	ldr	r3, [r7, #4]
 801a2f6:	00db      	lsls	r3, r3, #3
 801a2f8:	4a08      	ldr	r2, [pc, #32]	@ (801a31c <sys_timeouts_init+0x3c>)
 801a2fa:	4413      	add	r3, r2
 801a2fc:	461a      	mov	r2, r3
 801a2fe:	4908      	ldr	r1, [pc, #32]	@ (801a320 <sys_timeouts_init+0x40>)
 801a300:	f000 f810 	bl	801a324 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a304:	687b      	ldr	r3, [r7, #4]
 801a306:	3301      	adds	r3, #1
 801a308:	607b      	str	r3, [r7, #4]
 801a30a:	687b      	ldr	r3, [r7, #4]
 801a30c:	2b02      	cmp	r3, #2
 801a30e:	d9ed      	bls.n	801a2ec <sys_timeouts_init+0xc>
  }
}
 801a310:	bf00      	nop
 801a312:	bf00      	nop
 801a314:	3708      	adds	r7, #8
 801a316:	46bd      	mov	sp, r7
 801a318:	bd80      	pop	{r7, pc}
 801a31a:	bf00      	nop
 801a31c:	080224a8 	.word	0x080224a8
 801a320:	0801a27d 	.word	0x0801a27d

0801a324 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801a324:	b580      	push	{r7, lr}
 801a326:	b086      	sub	sp, #24
 801a328:	af00      	add	r7, sp, #0
 801a32a:	60f8      	str	r0, [r7, #12]
 801a32c:	60b9      	str	r1, [r7, #8]
 801a32e:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801a330:	68fb      	ldr	r3, [r7, #12]
 801a332:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a336:	d306      	bcc.n	801a346 <sys_timeout+0x22>
 801a338:	4b0a      	ldr	r3, [pc, #40]	@ (801a364 <sys_timeout+0x40>)
 801a33a:	f240 1229 	movw	r2, #297	@ 0x129
 801a33e:	490a      	ldr	r1, [pc, #40]	@ (801a368 <sys_timeout+0x44>)
 801a340:	480a      	ldr	r0, [pc, #40]	@ (801a36c <sys_timeout+0x48>)
 801a342:	f004 f881 	bl	801e448 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801a346:	f7f4 fa73 	bl	800e830 <sys_now>
 801a34a:	4602      	mov	r2, r0
 801a34c:	68fb      	ldr	r3, [r7, #12]
 801a34e:	4413      	add	r3, r2
 801a350:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801a352:	687a      	ldr	r2, [r7, #4]
 801a354:	68b9      	ldr	r1, [r7, #8]
 801a356:	6978      	ldr	r0, [r7, #20]
 801a358:	f7ff ff22 	bl	801a1a0 <sys_timeout_abs>
#endif
}
 801a35c:	bf00      	nop
 801a35e:	3718      	adds	r7, #24
 801a360:	46bd      	mov	sp, r7
 801a362:	bd80      	pop	{r7, pc}
 801a364:	080214b8 	.word	0x080214b8
 801a368:	08021554 	.word	0x08021554
 801a36c:	0802152c 	.word	0x0802152c

0801a370 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801a370:	b580      	push	{r7, lr}
 801a372:	b084      	sub	sp, #16
 801a374:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801a376:	f7f4 fa5b 	bl	800e830 <sys_now>
 801a37a:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801a37c:	4b17      	ldr	r3, [pc, #92]	@ (801a3dc <sys_check_timeouts+0x6c>)
 801a37e:	681b      	ldr	r3, [r3, #0]
 801a380:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801a382:	68bb      	ldr	r3, [r7, #8]
 801a384:	2b00      	cmp	r3, #0
 801a386:	d022      	beq.n	801a3ce <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801a388:	68bb      	ldr	r3, [r7, #8]
 801a38a:	685b      	ldr	r3, [r3, #4]
 801a38c:	68fa      	ldr	r2, [r7, #12]
 801a38e:	1ad3      	subs	r3, r2, r3
 801a390:	0fdb      	lsrs	r3, r3, #31
 801a392:	f003 0301 	and.w	r3, r3, #1
 801a396:	b2db      	uxtb	r3, r3
 801a398:	2b00      	cmp	r3, #0
 801a39a:	d11a      	bne.n	801a3d2 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801a39c:	68bb      	ldr	r3, [r7, #8]
 801a39e:	681b      	ldr	r3, [r3, #0]
 801a3a0:	4a0e      	ldr	r2, [pc, #56]	@ (801a3dc <sys_check_timeouts+0x6c>)
 801a3a2:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801a3a4:	68bb      	ldr	r3, [r7, #8]
 801a3a6:	689b      	ldr	r3, [r3, #8]
 801a3a8:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801a3aa:	68bb      	ldr	r3, [r7, #8]
 801a3ac:	68db      	ldr	r3, [r3, #12]
 801a3ae:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801a3b0:	68bb      	ldr	r3, [r7, #8]
 801a3b2:	685b      	ldr	r3, [r3, #4]
 801a3b4:	4a0a      	ldr	r2, [pc, #40]	@ (801a3e0 <sys_check_timeouts+0x70>)
 801a3b6:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801a3b8:	68b9      	ldr	r1, [r7, #8]
 801a3ba:	200a      	movs	r0, #10
 801a3bc:	f7f9 fc2a 	bl	8013c14 <memp_free>
    if (handler != NULL) {
 801a3c0:	687b      	ldr	r3, [r7, #4]
 801a3c2:	2b00      	cmp	r3, #0
 801a3c4:	d0da      	beq.n	801a37c <sys_check_timeouts+0xc>
      handler(arg);
 801a3c6:	687b      	ldr	r3, [r7, #4]
 801a3c8:	6838      	ldr	r0, [r7, #0]
 801a3ca:	4798      	blx	r3
  do {
 801a3cc:	e7d6      	b.n	801a37c <sys_check_timeouts+0xc>
      return;
 801a3ce:	bf00      	nop
 801a3d0:	e000      	b.n	801a3d4 <sys_check_timeouts+0x64>
      return;
 801a3d2:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801a3d4:	3710      	adds	r7, #16
 801a3d6:	46bd      	mov	sp, r7
 801a3d8:	bd80      	pop	{r7, pc}
 801a3da:	bf00      	nop
 801a3dc:	20027814 	.word	0x20027814
 801a3e0:	20027818 	.word	0x20027818

0801a3e4 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801a3e4:	b580      	push	{r7, lr}
 801a3e6:	b082      	sub	sp, #8
 801a3e8:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801a3ea:	4b16      	ldr	r3, [pc, #88]	@ (801a444 <sys_timeouts_sleeptime+0x60>)
 801a3ec:	681b      	ldr	r3, [r3, #0]
 801a3ee:	2b00      	cmp	r3, #0
 801a3f0:	d102      	bne.n	801a3f8 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801a3f2:	f04f 33ff 	mov.w	r3, #4294967295
 801a3f6:	e020      	b.n	801a43a <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801a3f8:	f7f4 fa1a 	bl	800e830 <sys_now>
 801a3fc:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801a3fe:	4b11      	ldr	r3, [pc, #68]	@ (801a444 <sys_timeouts_sleeptime+0x60>)
 801a400:	681b      	ldr	r3, [r3, #0]
 801a402:	685a      	ldr	r2, [r3, #4]
 801a404:	687b      	ldr	r3, [r7, #4]
 801a406:	1ad3      	subs	r3, r2, r3
 801a408:	0fdb      	lsrs	r3, r3, #31
 801a40a:	f003 0301 	and.w	r3, r3, #1
 801a40e:	b2db      	uxtb	r3, r3
 801a410:	2b00      	cmp	r3, #0
 801a412:	d001      	beq.n	801a418 <sys_timeouts_sleeptime+0x34>
    return 0;
 801a414:	2300      	movs	r3, #0
 801a416:	e010      	b.n	801a43a <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801a418:	4b0a      	ldr	r3, [pc, #40]	@ (801a444 <sys_timeouts_sleeptime+0x60>)
 801a41a:	681b      	ldr	r3, [r3, #0]
 801a41c:	685a      	ldr	r2, [r3, #4]
 801a41e:	687b      	ldr	r3, [r7, #4]
 801a420:	1ad3      	subs	r3, r2, r3
 801a422:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801a424:	683b      	ldr	r3, [r7, #0]
 801a426:	2b00      	cmp	r3, #0
 801a428:	da06      	bge.n	801a438 <sys_timeouts_sleeptime+0x54>
 801a42a:	4b07      	ldr	r3, [pc, #28]	@ (801a448 <sys_timeouts_sleeptime+0x64>)
 801a42c:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 801a430:	4906      	ldr	r1, [pc, #24]	@ (801a44c <sys_timeouts_sleeptime+0x68>)
 801a432:	4807      	ldr	r0, [pc, #28]	@ (801a450 <sys_timeouts_sleeptime+0x6c>)
 801a434:	f004 f808 	bl	801e448 <iprintf>
    return ret;
 801a438:	683b      	ldr	r3, [r7, #0]
  }
}
 801a43a:	4618      	mov	r0, r3
 801a43c:	3708      	adds	r7, #8
 801a43e:	46bd      	mov	sp, r7
 801a440:	bd80      	pop	{r7, pc}
 801a442:	bf00      	nop
 801a444:	20027814 	.word	0x20027814
 801a448:	080214b8 	.word	0x080214b8
 801a44c:	0802158c 	.word	0x0802158c
 801a450:	0802152c 	.word	0x0802152c

0801a454 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801a454:	b580      	push	{r7, lr}
 801a456:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801a458:	f003 fef6 	bl	801e248 <rand>
 801a45c:	4603      	mov	r3, r0
 801a45e:	b29b      	uxth	r3, r3
 801a460:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801a464:	b29b      	uxth	r3, r3
 801a466:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801a46a:	b29a      	uxth	r2, r3
 801a46c:	4b01      	ldr	r3, [pc, #4]	@ (801a474 <udp_init+0x20>)
 801a46e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801a470:	bf00      	nop
 801a472:	bd80      	pop	{r7, pc}
 801a474:	2000002c 	.word	0x2000002c

0801a478 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801a478:	b480      	push	{r7}
 801a47a:	b083      	sub	sp, #12
 801a47c:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801a47e:	2300      	movs	r3, #0
 801a480:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801a482:	4b17      	ldr	r3, [pc, #92]	@ (801a4e0 <udp_new_port+0x68>)
 801a484:	881b      	ldrh	r3, [r3, #0]
 801a486:	1c5a      	adds	r2, r3, #1
 801a488:	b291      	uxth	r1, r2
 801a48a:	4a15      	ldr	r2, [pc, #84]	@ (801a4e0 <udp_new_port+0x68>)
 801a48c:	8011      	strh	r1, [r2, #0]
 801a48e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a492:	4293      	cmp	r3, r2
 801a494:	d103      	bne.n	801a49e <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801a496:	4b12      	ldr	r3, [pc, #72]	@ (801a4e0 <udp_new_port+0x68>)
 801a498:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801a49c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a49e:	4b11      	ldr	r3, [pc, #68]	@ (801a4e4 <udp_new_port+0x6c>)
 801a4a0:	681b      	ldr	r3, [r3, #0]
 801a4a2:	603b      	str	r3, [r7, #0]
 801a4a4:	e011      	b.n	801a4ca <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801a4a6:	683b      	ldr	r3, [r7, #0]
 801a4a8:	8a5a      	ldrh	r2, [r3, #18]
 801a4aa:	4b0d      	ldr	r3, [pc, #52]	@ (801a4e0 <udp_new_port+0x68>)
 801a4ac:	881b      	ldrh	r3, [r3, #0]
 801a4ae:	429a      	cmp	r2, r3
 801a4b0:	d108      	bne.n	801a4c4 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801a4b2:	88fb      	ldrh	r3, [r7, #6]
 801a4b4:	3301      	adds	r3, #1
 801a4b6:	80fb      	strh	r3, [r7, #6]
 801a4b8:	88fb      	ldrh	r3, [r7, #6]
 801a4ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801a4be:	d3e0      	bcc.n	801a482 <udp_new_port+0xa>
        return 0;
 801a4c0:	2300      	movs	r3, #0
 801a4c2:	e007      	b.n	801a4d4 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a4c4:	683b      	ldr	r3, [r7, #0]
 801a4c6:	68db      	ldr	r3, [r3, #12]
 801a4c8:	603b      	str	r3, [r7, #0]
 801a4ca:	683b      	ldr	r3, [r7, #0]
 801a4cc:	2b00      	cmp	r3, #0
 801a4ce:	d1ea      	bne.n	801a4a6 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801a4d0:	4b03      	ldr	r3, [pc, #12]	@ (801a4e0 <udp_new_port+0x68>)
 801a4d2:	881b      	ldrh	r3, [r3, #0]
}
 801a4d4:	4618      	mov	r0, r3
 801a4d6:	370c      	adds	r7, #12
 801a4d8:	46bd      	mov	sp, r7
 801a4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a4de:	4770      	bx	lr
 801a4e0:	2000002c 	.word	0x2000002c
 801a4e4:	20027820 	.word	0x20027820

0801a4e8 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801a4e8:	b580      	push	{r7, lr}
 801a4ea:	b084      	sub	sp, #16
 801a4ec:	af00      	add	r7, sp, #0
 801a4ee:	60f8      	str	r0, [r7, #12]
 801a4f0:	60b9      	str	r1, [r7, #8]
 801a4f2:	4613      	mov	r3, r2
 801a4f4:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801a4f6:	68fb      	ldr	r3, [r7, #12]
 801a4f8:	2b00      	cmp	r3, #0
 801a4fa:	d105      	bne.n	801a508 <udp_input_local_match+0x20>
 801a4fc:	4b27      	ldr	r3, [pc, #156]	@ (801a59c <udp_input_local_match+0xb4>)
 801a4fe:	2287      	movs	r2, #135	@ 0x87
 801a500:	4927      	ldr	r1, [pc, #156]	@ (801a5a0 <udp_input_local_match+0xb8>)
 801a502:	4828      	ldr	r0, [pc, #160]	@ (801a5a4 <udp_input_local_match+0xbc>)
 801a504:	f003 ffa0 	bl	801e448 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801a508:	68bb      	ldr	r3, [r7, #8]
 801a50a:	2b00      	cmp	r3, #0
 801a50c:	d105      	bne.n	801a51a <udp_input_local_match+0x32>
 801a50e:	4b23      	ldr	r3, [pc, #140]	@ (801a59c <udp_input_local_match+0xb4>)
 801a510:	2288      	movs	r2, #136	@ 0x88
 801a512:	4925      	ldr	r1, [pc, #148]	@ (801a5a8 <udp_input_local_match+0xc0>)
 801a514:	4823      	ldr	r0, [pc, #140]	@ (801a5a4 <udp_input_local_match+0xbc>)
 801a516:	f003 ff97 	bl	801e448 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a51a:	68fb      	ldr	r3, [r7, #12]
 801a51c:	7a1b      	ldrb	r3, [r3, #8]
 801a51e:	2b00      	cmp	r3, #0
 801a520:	d00b      	beq.n	801a53a <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801a522:	68fb      	ldr	r3, [r7, #12]
 801a524:	7a1a      	ldrb	r2, [r3, #8]
 801a526:	4b21      	ldr	r3, [pc, #132]	@ (801a5ac <udp_input_local_match+0xc4>)
 801a528:	685b      	ldr	r3, [r3, #4]
 801a52a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801a52e:	3301      	adds	r3, #1
 801a530:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a532:	429a      	cmp	r2, r3
 801a534:	d001      	beq.n	801a53a <udp_input_local_match+0x52>
    return 0;
 801a536:	2300      	movs	r3, #0
 801a538:	e02b      	b.n	801a592 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801a53a:	79fb      	ldrb	r3, [r7, #7]
 801a53c:	2b00      	cmp	r3, #0
 801a53e:	d018      	beq.n	801a572 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a540:	68fb      	ldr	r3, [r7, #12]
 801a542:	2b00      	cmp	r3, #0
 801a544:	d013      	beq.n	801a56e <udp_input_local_match+0x86>
 801a546:	68fb      	ldr	r3, [r7, #12]
 801a548:	681b      	ldr	r3, [r3, #0]
 801a54a:	2b00      	cmp	r3, #0
 801a54c:	d00f      	beq.n	801a56e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a54e:	4b17      	ldr	r3, [pc, #92]	@ (801a5ac <udp_input_local_match+0xc4>)
 801a550:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a552:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a556:	d00a      	beq.n	801a56e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801a558:	68fb      	ldr	r3, [r7, #12]
 801a55a:	681a      	ldr	r2, [r3, #0]
 801a55c:	4b13      	ldr	r3, [pc, #76]	@ (801a5ac <udp_input_local_match+0xc4>)
 801a55e:	695b      	ldr	r3, [r3, #20]
 801a560:	405a      	eors	r2, r3
 801a562:	68bb      	ldr	r3, [r7, #8]
 801a564:	3308      	adds	r3, #8
 801a566:	681b      	ldr	r3, [r3, #0]
 801a568:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a56a:	2b00      	cmp	r3, #0
 801a56c:	d110      	bne.n	801a590 <udp_input_local_match+0xa8>
          return 1;
 801a56e:	2301      	movs	r3, #1
 801a570:	e00f      	b.n	801a592 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801a572:	68fb      	ldr	r3, [r7, #12]
 801a574:	2b00      	cmp	r3, #0
 801a576:	d009      	beq.n	801a58c <udp_input_local_match+0xa4>
 801a578:	68fb      	ldr	r3, [r7, #12]
 801a57a:	681b      	ldr	r3, [r3, #0]
 801a57c:	2b00      	cmp	r3, #0
 801a57e:	d005      	beq.n	801a58c <udp_input_local_match+0xa4>
 801a580:	68fb      	ldr	r3, [r7, #12]
 801a582:	681a      	ldr	r2, [r3, #0]
 801a584:	4b09      	ldr	r3, [pc, #36]	@ (801a5ac <udp_input_local_match+0xc4>)
 801a586:	695b      	ldr	r3, [r3, #20]
 801a588:	429a      	cmp	r2, r3
 801a58a:	d101      	bne.n	801a590 <udp_input_local_match+0xa8>
        return 1;
 801a58c:	2301      	movs	r3, #1
 801a58e:	e000      	b.n	801a592 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801a590:	2300      	movs	r3, #0
}
 801a592:	4618      	mov	r0, r3
 801a594:	3710      	adds	r7, #16
 801a596:	46bd      	mov	sp, r7
 801a598:	bd80      	pop	{r7, pc}
 801a59a:	bf00      	nop
 801a59c:	080215a0 	.word	0x080215a0
 801a5a0:	080215d0 	.word	0x080215d0
 801a5a4:	080215f4 	.word	0x080215f4
 801a5a8:	0802161c 	.word	0x0802161c
 801a5ac:	200246c4 	.word	0x200246c4

0801a5b0 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801a5b0:	b590      	push	{r4, r7, lr}
 801a5b2:	b08d      	sub	sp, #52	@ 0x34
 801a5b4:	af02      	add	r7, sp, #8
 801a5b6:	6078      	str	r0, [r7, #4]
 801a5b8:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801a5ba:	2300      	movs	r3, #0
 801a5bc:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801a5be:	687b      	ldr	r3, [r7, #4]
 801a5c0:	2b00      	cmp	r3, #0
 801a5c2:	d105      	bne.n	801a5d0 <udp_input+0x20>
 801a5c4:	4b7c      	ldr	r3, [pc, #496]	@ (801a7b8 <udp_input+0x208>)
 801a5c6:	22cf      	movs	r2, #207	@ 0xcf
 801a5c8:	497c      	ldr	r1, [pc, #496]	@ (801a7bc <udp_input+0x20c>)
 801a5ca:	487d      	ldr	r0, [pc, #500]	@ (801a7c0 <udp_input+0x210>)
 801a5cc:	f003 ff3c 	bl	801e448 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801a5d0:	683b      	ldr	r3, [r7, #0]
 801a5d2:	2b00      	cmp	r3, #0
 801a5d4:	d105      	bne.n	801a5e2 <udp_input+0x32>
 801a5d6:	4b78      	ldr	r3, [pc, #480]	@ (801a7b8 <udp_input+0x208>)
 801a5d8:	22d0      	movs	r2, #208	@ 0xd0
 801a5da:	497a      	ldr	r1, [pc, #488]	@ (801a7c4 <udp_input+0x214>)
 801a5dc:	4878      	ldr	r0, [pc, #480]	@ (801a7c0 <udp_input+0x210>)
 801a5de:	f003 ff33 	bl	801e448 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801a5e2:	687b      	ldr	r3, [r7, #4]
 801a5e4:	895b      	ldrh	r3, [r3, #10]
 801a5e6:	2b07      	cmp	r3, #7
 801a5e8:	d803      	bhi.n	801a5f2 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801a5ea:	6878      	ldr	r0, [r7, #4]
 801a5ec:	f7fa f9b6 	bl	801495c <pbuf_free>
    goto end;
 801a5f0:	e0de      	b.n	801a7b0 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801a5f2:	687b      	ldr	r3, [r7, #4]
 801a5f4:	685b      	ldr	r3, [r3, #4]
 801a5f6:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801a5f8:	4b73      	ldr	r3, [pc, #460]	@ (801a7c8 <udp_input+0x218>)
 801a5fa:	695b      	ldr	r3, [r3, #20]
 801a5fc:	4a72      	ldr	r2, [pc, #456]	@ (801a7c8 <udp_input+0x218>)
 801a5fe:	6812      	ldr	r2, [r2, #0]
 801a600:	4611      	mov	r1, r2
 801a602:	4618      	mov	r0, r3
 801a604:	f001 fefe 	bl	801c404 <ip4_addr_isbroadcast_u32>
 801a608:	4603      	mov	r3, r0
 801a60a:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801a60c:	697b      	ldr	r3, [r7, #20]
 801a60e:	881b      	ldrh	r3, [r3, #0]
 801a610:	b29b      	uxth	r3, r3
 801a612:	4618      	mov	r0, r3
 801a614:	f7f8 fdb4 	bl	8013180 <lwip_htons>
 801a618:	4603      	mov	r3, r0
 801a61a:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801a61c:	697b      	ldr	r3, [r7, #20]
 801a61e:	885b      	ldrh	r3, [r3, #2]
 801a620:	b29b      	uxth	r3, r3
 801a622:	4618      	mov	r0, r3
 801a624:	f7f8 fdac 	bl	8013180 <lwip_htons>
 801a628:	4603      	mov	r3, r0
 801a62a:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801a62c:	2300      	movs	r3, #0
 801a62e:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801a630:	2300      	movs	r3, #0
 801a632:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801a634:	2300      	movs	r3, #0
 801a636:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a638:	4b64      	ldr	r3, [pc, #400]	@ (801a7cc <udp_input+0x21c>)
 801a63a:	681b      	ldr	r3, [r3, #0]
 801a63c:	627b      	str	r3, [r7, #36]	@ 0x24
 801a63e:	e054      	b.n	801a6ea <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801a640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a642:	8a5b      	ldrh	r3, [r3, #18]
 801a644:	89fa      	ldrh	r2, [r7, #14]
 801a646:	429a      	cmp	r2, r3
 801a648:	d14a      	bne.n	801a6e0 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801a64a:	7cfb      	ldrb	r3, [r7, #19]
 801a64c:	461a      	mov	r2, r3
 801a64e:	6839      	ldr	r1, [r7, #0]
 801a650:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801a652:	f7ff ff49 	bl	801a4e8 <udp_input_local_match>
 801a656:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801a658:	2b00      	cmp	r3, #0
 801a65a:	d041      	beq.n	801a6e0 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801a65c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a65e:	7c1b      	ldrb	r3, [r3, #16]
 801a660:	f003 0304 	and.w	r3, r3, #4
 801a664:	2b00      	cmp	r3, #0
 801a666:	d11d      	bne.n	801a6a4 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801a668:	69fb      	ldr	r3, [r7, #28]
 801a66a:	2b00      	cmp	r3, #0
 801a66c:	d102      	bne.n	801a674 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801a66e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a670:	61fb      	str	r3, [r7, #28]
 801a672:	e017      	b.n	801a6a4 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801a674:	7cfb      	ldrb	r3, [r7, #19]
 801a676:	2b00      	cmp	r3, #0
 801a678:	d014      	beq.n	801a6a4 <udp_input+0xf4>
 801a67a:	4b53      	ldr	r3, [pc, #332]	@ (801a7c8 <udp_input+0x218>)
 801a67c:	695b      	ldr	r3, [r3, #20]
 801a67e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a682:	d10f      	bne.n	801a6a4 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801a684:	69fb      	ldr	r3, [r7, #28]
 801a686:	681a      	ldr	r2, [r3, #0]
 801a688:	683b      	ldr	r3, [r7, #0]
 801a68a:	3304      	adds	r3, #4
 801a68c:	681b      	ldr	r3, [r3, #0]
 801a68e:	429a      	cmp	r2, r3
 801a690:	d008      	beq.n	801a6a4 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801a692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a694:	681a      	ldr	r2, [r3, #0]
 801a696:	683b      	ldr	r3, [r7, #0]
 801a698:	3304      	adds	r3, #4
 801a69a:	681b      	ldr	r3, [r3, #0]
 801a69c:	429a      	cmp	r2, r3
 801a69e:	d101      	bne.n	801a6a4 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801a6a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6a2:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801a6a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6a6:	8a9b      	ldrh	r3, [r3, #20]
 801a6a8:	8a3a      	ldrh	r2, [r7, #16]
 801a6aa:	429a      	cmp	r2, r3
 801a6ac:	d118      	bne.n	801a6e0 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a6ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6b0:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801a6b2:	2b00      	cmp	r3, #0
 801a6b4:	d005      	beq.n	801a6c2 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801a6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6b8:	685a      	ldr	r2, [r3, #4]
 801a6ba:	4b43      	ldr	r3, [pc, #268]	@ (801a7c8 <udp_input+0x218>)
 801a6bc:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a6be:	429a      	cmp	r2, r3
 801a6c0:	d10e      	bne.n	801a6e0 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801a6c2:	6a3b      	ldr	r3, [r7, #32]
 801a6c4:	2b00      	cmp	r3, #0
 801a6c6:	d014      	beq.n	801a6f2 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801a6c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6ca:	68da      	ldr	r2, [r3, #12]
 801a6cc:	6a3b      	ldr	r3, [r7, #32]
 801a6ce:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801a6d0:	4b3e      	ldr	r3, [pc, #248]	@ (801a7cc <udp_input+0x21c>)
 801a6d2:	681a      	ldr	r2, [r3, #0]
 801a6d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6d6:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801a6d8:	4a3c      	ldr	r2, [pc, #240]	@ (801a7cc <udp_input+0x21c>)
 801a6da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6dc:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801a6de:	e008      	b.n	801a6f2 <udp_input+0x142>
      }
    }

    prev = pcb;
 801a6e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6e2:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a6e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6e6:	68db      	ldr	r3, [r3, #12]
 801a6e8:	627b      	str	r3, [r7, #36]	@ 0x24
 801a6ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6ec:	2b00      	cmp	r3, #0
 801a6ee:	d1a7      	bne.n	801a640 <udp_input+0x90>
 801a6f0:	e000      	b.n	801a6f4 <udp_input+0x144>
        break;
 801a6f2:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801a6f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a6f6:	2b00      	cmp	r3, #0
 801a6f8:	d101      	bne.n	801a6fe <udp_input+0x14e>
    pcb = uncon_pcb;
 801a6fa:	69fb      	ldr	r3, [r7, #28]
 801a6fc:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801a6fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a700:	2b00      	cmp	r3, #0
 801a702:	d002      	beq.n	801a70a <udp_input+0x15a>
    for_us = 1;
 801a704:	2301      	movs	r3, #1
 801a706:	76fb      	strb	r3, [r7, #27]
 801a708:	e00a      	b.n	801a720 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801a70a:	683b      	ldr	r3, [r7, #0]
 801a70c:	3304      	adds	r3, #4
 801a70e:	681a      	ldr	r2, [r3, #0]
 801a710:	4b2d      	ldr	r3, [pc, #180]	@ (801a7c8 <udp_input+0x218>)
 801a712:	695b      	ldr	r3, [r3, #20]
 801a714:	429a      	cmp	r2, r3
 801a716:	bf0c      	ite	eq
 801a718:	2301      	moveq	r3, #1
 801a71a:	2300      	movne	r3, #0
 801a71c:	b2db      	uxtb	r3, r3
 801a71e:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801a720:	7efb      	ldrb	r3, [r7, #27]
 801a722:	2b00      	cmp	r3, #0
 801a724:	d041      	beq.n	801a7aa <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801a726:	2108      	movs	r1, #8
 801a728:	6878      	ldr	r0, [r7, #4]
 801a72a:	f7fa f891 	bl	8014850 <pbuf_remove_header>
 801a72e:	4603      	mov	r3, r0
 801a730:	2b00      	cmp	r3, #0
 801a732:	d00a      	beq.n	801a74a <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801a734:	4b20      	ldr	r3, [pc, #128]	@ (801a7b8 <udp_input+0x208>)
 801a736:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801a73a:	4925      	ldr	r1, [pc, #148]	@ (801a7d0 <udp_input+0x220>)
 801a73c:	4820      	ldr	r0, [pc, #128]	@ (801a7c0 <udp_input+0x210>)
 801a73e:	f003 fe83 	bl	801e448 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801a742:	6878      	ldr	r0, [r7, #4]
 801a744:	f7fa f90a 	bl	801495c <pbuf_free>
      goto end;
 801a748:	e032      	b.n	801a7b0 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801a74a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a74c:	2b00      	cmp	r3, #0
 801a74e:	d012      	beq.n	801a776 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801a750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a752:	699b      	ldr	r3, [r3, #24]
 801a754:	2b00      	cmp	r3, #0
 801a756:	d00a      	beq.n	801a76e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801a758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a75a:	699c      	ldr	r4, [r3, #24]
 801a75c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a75e:	69d8      	ldr	r0, [r3, #28]
 801a760:	8a3b      	ldrh	r3, [r7, #16]
 801a762:	9300      	str	r3, [sp, #0]
 801a764:	4b1b      	ldr	r3, [pc, #108]	@ (801a7d4 <udp_input+0x224>)
 801a766:	687a      	ldr	r2, [r7, #4]
 801a768:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801a76a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801a76c:	e021      	b.n	801a7b2 <udp_input+0x202>
        pbuf_free(p);
 801a76e:	6878      	ldr	r0, [r7, #4]
 801a770:	f7fa f8f4 	bl	801495c <pbuf_free>
        goto end;
 801a774:	e01c      	b.n	801a7b0 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801a776:	7cfb      	ldrb	r3, [r7, #19]
 801a778:	2b00      	cmp	r3, #0
 801a77a:	d112      	bne.n	801a7a2 <udp_input+0x1f2>
 801a77c:	4b12      	ldr	r3, [pc, #72]	@ (801a7c8 <udp_input+0x218>)
 801a77e:	695b      	ldr	r3, [r3, #20]
 801a780:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801a784:	2be0      	cmp	r3, #224	@ 0xe0
 801a786:	d00c      	beq.n	801a7a2 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801a788:	4b0f      	ldr	r3, [pc, #60]	@ (801a7c8 <udp_input+0x218>)
 801a78a:	899b      	ldrh	r3, [r3, #12]
 801a78c:	3308      	adds	r3, #8
 801a78e:	b29b      	uxth	r3, r3
 801a790:	b21b      	sxth	r3, r3
 801a792:	4619      	mov	r1, r3
 801a794:	6878      	ldr	r0, [r7, #4]
 801a796:	f7fa f8ce 	bl	8014936 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801a79a:	2103      	movs	r1, #3
 801a79c:	6878      	ldr	r0, [r7, #4]
 801a79e:	f001 fb11 	bl	801bdc4 <icmp_dest_unreach>
      pbuf_free(p);
 801a7a2:	6878      	ldr	r0, [r7, #4]
 801a7a4:	f7fa f8da 	bl	801495c <pbuf_free>
  return;
 801a7a8:	e003      	b.n	801a7b2 <udp_input+0x202>
    pbuf_free(p);
 801a7aa:	6878      	ldr	r0, [r7, #4]
 801a7ac:	f7fa f8d6 	bl	801495c <pbuf_free>
  return;
 801a7b0:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801a7b2:	372c      	adds	r7, #44	@ 0x2c
 801a7b4:	46bd      	mov	sp, r7
 801a7b6:	bd90      	pop	{r4, r7, pc}
 801a7b8:	080215a0 	.word	0x080215a0
 801a7bc:	08021644 	.word	0x08021644
 801a7c0:	080215f4 	.word	0x080215f4
 801a7c4:	0802165c 	.word	0x0802165c
 801a7c8:	200246c4 	.word	0x200246c4
 801a7cc:	20027820 	.word	0x20027820
 801a7d0:	08021678 	.word	0x08021678
 801a7d4:	200246d4 	.word	0x200246d4

0801a7d8 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 801a7d8:	b580      	push	{r7, lr}
 801a7da:	b088      	sub	sp, #32
 801a7dc:	af02      	add	r7, sp, #8
 801a7de:	60f8      	str	r0, [r7, #12]
 801a7e0:	60b9      	str	r1, [r7, #8]
 801a7e2:	607a      	str	r2, [r7, #4]
 801a7e4:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801a7e6:	68fb      	ldr	r3, [r7, #12]
 801a7e8:	2b00      	cmp	r3, #0
 801a7ea:	d109      	bne.n	801a800 <udp_sendto+0x28>
 801a7ec:	4b23      	ldr	r3, [pc, #140]	@ (801a87c <udp_sendto+0xa4>)
 801a7ee:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801a7f2:	4923      	ldr	r1, [pc, #140]	@ (801a880 <udp_sendto+0xa8>)
 801a7f4:	4823      	ldr	r0, [pc, #140]	@ (801a884 <udp_sendto+0xac>)
 801a7f6:	f003 fe27 	bl	801e448 <iprintf>
 801a7fa:	f06f 030f 	mvn.w	r3, #15
 801a7fe:	e038      	b.n	801a872 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801a800:	68bb      	ldr	r3, [r7, #8]
 801a802:	2b00      	cmp	r3, #0
 801a804:	d109      	bne.n	801a81a <udp_sendto+0x42>
 801a806:	4b1d      	ldr	r3, [pc, #116]	@ (801a87c <udp_sendto+0xa4>)
 801a808:	f240 2219 	movw	r2, #537	@ 0x219
 801a80c:	491e      	ldr	r1, [pc, #120]	@ (801a888 <udp_sendto+0xb0>)
 801a80e:	481d      	ldr	r0, [pc, #116]	@ (801a884 <udp_sendto+0xac>)
 801a810:	f003 fe1a 	bl	801e448 <iprintf>
 801a814:	f06f 030f 	mvn.w	r3, #15
 801a818:	e02b      	b.n	801a872 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801a81a:	687b      	ldr	r3, [r7, #4]
 801a81c:	2b00      	cmp	r3, #0
 801a81e:	d109      	bne.n	801a834 <udp_sendto+0x5c>
 801a820:	4b16      	ldr	r3, [pc, #88]	@ (801a87c <udp_sendto+0xa4>)
 801a822:	f240 221a 	movw	r2, #538	@ 0x21a
 801a826:	4919      	ldr	r1, [pc, #100]	@ (801a88c <udp_sendto+0xb4>)
 801a828:	4816      	ldr	r0, [pc, #88]	@ (801a884 <udp_sendto+0xac>)
 801a82a:	f003 fe0d 	bl	801e448 <iprintf>
 801a82e:	f06f 030f 	mvn.w	r3, #15
 801a832:	e01e      	b.n	801a872 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801a834:	68fb      	ldr	r3, [r7, #12]
 801a836:	7a1b      	ldrb	r3, [r3, #8]
 801a838:	2b00      	cmp	r3, #0
 801a83a:	d006      	beq.n	801a84a <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801a83c:	68fb      	ldr	r3, [r7, #12]
 801a83e:	7a1b      	ldrb	r3, [r3, #8]
 801a840:	4618      	mov	r0, r3
 801a842:	f7f9 fcfd 	bl	8014240 <netif_get_by_index>
 801a846:	6178      	str	r0, [r7, #20]
 801a848:	e003      	b.n	801a852 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801a84a:	6878      	ldr	r0, [r7, #4]
 801a84c:	f001 fb44 	bl	801bed8 <ip4_route>
 801a850:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801a852:	697b      	ldr	r3, [r7, #20]
 801a854:	2b00      	cmp	r3, #0
 801a856:	d102      	bne.n	801a85e <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 801a858:	f06f 0303 	mvn.w	r3, #3
 801a85c:	e009      	b.n	801a872 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801a85e:	887a      	ldrh	r2, [r7, #2]
 801a860:	697b      	ldr	r3, [r7, #20]
 801a862:	9300      	str	r3, [sp, #0]
 801a864:	4613      	mov	r3, r2
 801a866:	687a      	ldr	r2, [r7, #4]
 801a868:	68b9      	ldr	r1, [r7, #8]
 801a86a:	68f8      	ldr	r0, [r7, #12]
 801a86c:	f000 f810 	bl	801a890 <udp_sendto_if>
 801a870:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801a872:	4618      	mov	r0, r3
 801a874:	3718      	adds	r7, #24
 801a876:	46bd      	mov	sp, r7
 801a878:	bd80      	pop	{r7, pc}
 801a87a:	bf00      	nop
 801a87c:	080215a0 	.word	0x080215a0
 801a880:	080216c4 	.word	0x080216c4
 801a884:	080215f4 	.word	0x080215f4
 801a888:	080216dc 	.word	0x080216dc
 801a88c:	080216f8 	.word	0x080216f8

0801a890 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801a890:	b580      	push	{r7, lr}
 801a892:	b088      	sub	sp, #32
 801a894:	af02      	add	r7, sp, #8
 801a896:	60f8      	str	r0, [r7, #12]
 801a898:	60b9      	str	r1, [r7, #8]
 801a89a:	607a      	str	r2, [r7, #4]
 801a89c:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801a89e:	68fb      	ldr	r3, [r7, #12]
 801a8a0:	2b00      	cmp	r3, #0
 801a8a2:	d109      	bne.n	801a8b8 <udp_sendto_if+0x28>
 801a8a4:	4b2e      	ldr	r3, [pc, #184]	@ (801a960 <udp_sendto_if+0xd0>)
 801a8a6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a8aa:	492e      	ldr	r1, [pc, #184]	@ (801a964 <udp_sendto_if+0xd4>)
 801a8ac:	482e      	ldr	r0, [pc, #184]	@ (801a968 <udp_sendto_if+0xd8>)
 801a8ae:	f003 fdcb 	bl	801e448 <iprintf>
 801a8b2:	f06f 030f 	mvn.w	r3, #15
 801a8b6:	e04f      	b.n	801a958 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801a8b8:	68bb      	ldr	r3, [r7, #8]
 801a8ba:	2b00      	cmp	r3, #0
 801a8bc:	d109      	bne.n	801a8d2 <udp_sendto_if+0x42>
 801a8be:	4b28      	ldr	r3, [pc, #160]	@ (801a960 <udp_sendto_if+0xd0>)
 801a8c0:	f240 2281 	movw	r2, #641	@ 0x281
 801a8c4:	4929      	ldr	r1, [pc, #164]	@ (801a96c <udp_sendto_if+0xdc>)
 801a8c6:	4828      	ldr	r0, [pc, #160]	@ (801a968 <udp_sendto_if+0xd8>)
 801a8c8:	f003 fdbe 	bl	801e448 <iprintf>
 801a8cc:	f06f 030f 	mvn.w	r3, #15
 801a8d0:	e042      	b.n	801a958 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801a8d2:	687b      	ldr	r3, [r7, #4]
 801a8d4:	2b00      	cmp	r3, #0
 801a8d6:	d109      	bne.n	801a8ec <udp_sendto_if+0x5c>
 801a8d8:	4b21      	ldr	r3, [pc, #132]	@ (801a960 <udp_sendto_if+0xd0>)
 801a8da:	f240 2282 	movw	r2, #642	@ 0x282
 801a8de:	4924      	ldr	r1, [pc, #144]	@ (801a970 <udp_sendto_if+0xe0>)
 801a8e0:	4821      	ldr	r0, [pc, #132]	@ (801a968 <udp_sendto_if+0xd8>)
 801a8e2:	f003 fdb1 	bl	801e448 <iprintf>
 801a8e6:	f06f 030f 	mvn.w	r3, #15
 801a8ea:	e035      	b.n	801a958 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801a8ec:	6a3b      	ldr	r3, [r7, #32]
 801a8ee:	2b00      	cmp	r3, #0
 801a8f0:	d109      	bne.n	801a906 <udp_sendto_if+0x76>
 801a8f2:	4b1b      	ldr	r3, [pc, #108]	@ (801a960 <udp_sendto_if+0xd0>)
 801a8f4:	f240 2283 	movw	r2, #643	@ 0x283
 801a8f8:	491e      	ldr	r1, [pc, #120]	@ (801a974 <udp_sendto_if+0xe4>)
 801a8fa:	481b      	ldr	r0, [pc, #108]	@ (801a968 <udp_sendto_if+0xd8>)
 801a8fc:	f003 fda4 	bl	801e448 <iprintf>
 801a900:	f06f 030f 	mvn.w	r3, #15
 801a904:	e028      	b.n	801a958 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a906:	68fb      	ldr	r3, [r7, #12]
 801a908:	2b00      	cmp	r3, #0
 801a90a:	d009      	beq.n	801a920 <udp_sendto_if+0x90>
 801a90c:	68fb      	ldr	r3, [r7, #12]
 801a90e:	681b      	ldr	r3, [r3, #0]
 801a910:	2b00      	cmp	r3, #0
 801a912:	d005      	beq.n	801a920 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801a914:	68fb      	ldr	r3, [r7, #12]
 801a916:	681b      	ldr	r3, [r3, #0]
 801a918:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a91c:	2be0      	cmp	r3, #224	@ 0xe0
 801a91e:	d103      	bne.n	801a928 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801a920:	6a3b      	ldr	r3, [r7, #32]
 801a922:	3304      	adds	r3, #4
 801a924:	617b      	str	r3, [r7, #20]
 801a926:	e00b      	b.n	801a940 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801a928:	68fb      	ldr	r3, [r7, #12]
 801a92a:	681a      	ldr	r2, [r3, #0]
 801a92c:	6a3b      	ldr	r3, [r7, #32]
 801a92e:	3304      	adds	r3, #4
 801a930:	681b      	ldr	r3, [r3, #0]
 801a932:	429a      	cmp	r2, r3
 801a934:	d002      	beq.n	801a93c <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801a936:	f06f 0303 	mvn.w	r3, #3
 801a93a:	e00d      	b.n	801a958 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801a93c:	68fb      	ldr	r3, [r7, #12]
 801a93e:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801a940:	887a      	ldrh	r2, [r7, #2]
 801a942:	697b      	ldr	r3, [r7, #20]
 801a944:	9301      	str	r3, [sp, #4]
 801a946:	6a3b      	ldr	r3, [r7, #32]
 801a948:	9300      	str	r3, [sp, #0]
 801a94a:	4613      	mov	r3, r2
 801a94c:	687a      	ldr	r2, [r7, #4]
 801a94e:	68b9      	ldr	r1, [r7, #8]
 801a950:	68f8      	ldr	r0, [r7, #12]
 801a952:	f000 f811 	bl	801a978 <udp_sendto_if_src>
 801a956:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801a958:	4618      	mov	r0, r3
 801a95a:	3718      	adds	r7, #24
 801a95c:	46bd      	mov	sp, r7
 801a95e:	bd80      	pop	{r7, pc}
 801a960:	080215a0 	.word	0x080215a0
 801a964:	08021714 	.word	0x08021714
 801a968:	080215f4 	.word	0x080215f4
 801a96c:	08021730 	.word	0x08021730
 801a970:	0802174c 	.word	0x0802174c
 801a974:	0802176c 	.word	0x0802176c

0801a978 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801a978:	b580      	push	{r7, lr}
 801a97a:	b08c      	sub	sp, #48	@ 0x30
 801a97c:	af04      	add	r7, sp, #16
 801a97e:	60f8      	str	r0, [r7, #12]
 801a980:	60b9      	str	r1, [r7, #8]
 801a982:	607a      	str	r2, [r7, #4]
 801a984:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801a986:	68fb      	ldr	r3, [r7, #12]
 801a988:	2b00      	cmp	r3, #0
 801a98a:	d109      	bne.n	801a9a0 <udp_sendto_if_src+0x28>
 801a98c:	4b65      	ldr	r3, [pc, #404]	@ (801ab24 <udp_sendto_if_src+0x1ac>)
 801a98e:	f240 22d1 	movw	r2, #721	@ 0x2d1
 801a992:	4965      	ldr	r1, [pc, #404]	@ (801ab28 <udp_sendto_if_src+0x1b0>)
 801a994:	4865      	ldr	r0, [pc, #404]	@ (801ab2c <udp_sendto_if_src+0x1b4>)
 801a996:	f003 fd57 	bl	801e448 <iprintf>
 801a99a:	f06f 030f 	mvn.w	r3, #15
 801a99e:	e0bc      	b.n	801ab1a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801a9a0:	68bb      	ldr	r3, [r7, #8]
 801a9a2:	2b00      	cmp	r3, #0
 801a9a4:	d109      	bne.n	801a9ba <udp_sendto_if_src+0x42>
 801a9a6:	4b5f      	ldr	r3, [pc, #380]	@ (801ab24 <udp_sendto_if_src+0x1ac>)
 801a9a8:	f240 22d2 	movw	r2, #722	@ 0x2d2
 801a9ac:	4960      	ldr	r1, [pc, #384]	@ (801ab30 <udp_sendto_if_src+0x1b8>)
 801a9ae:	485f      	ldr	r0, [pc, #380]	@ (801ab2c <udp_sendto_if_src+0x1b4>)
 801a9b0:	f003 fd4a 	bl	801e448 <iprintf>
 801a9b4:	f06f 030f 	mvn.w	r3, #15
 801a9b8:	e0af      	b.n	801ab1a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801a9ba:	687b      	ldr	r3, [r7, #4]
 801a9bc:	2b00      	cmp	r3, #0
 801a9be:	d109      	bne.n	801a9d4 <udp_sendto_if_src+0x5c>
 801a9c0:	4b58      	ldr	r3, [pc, #352]	@ (801ab24 <udp_sendto_if_src+0x1ac>)
 801a9c2:	f240 22d3 	movw	r2, #723	@ 0x2d3
 801a9c6:	495b      	ldr	r1, [pc, #364]	@ (801ab34 <udp_sendto_if_src+0x1bc>)
 801a9c8:	4858      	ldr	r0, [pc, #352]	@ (801ab2c <udp_sendto_if_src+0x1b4>)
 801a9ca:	f003 fd3d 	bl	801e448 <iprintf>
 801a9ce:	f06f 030f 	mvn.w	r3, #15
 801a9d2:	e0a2      	b.n	801ab1a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801a9d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a9d6:	2b00      	cmp	r3, #0
 801a9d8:	d109      	bne.n	801a9ee <udp_sendto_if_src+0x76>
 801a9da:	4b52      	ldr	r3, [pc, #328]	@ (801ab24 <udp_sendto_if_src+0x1ac>)
 801a9dc:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 801a9e0:	4955      	ldr	r1, [pc, #340]	@ (801ab38 <udp_sendto_if_src+0x1c0>)
 801a9e2:	4852      	ldr	r0, [pc, #328]	@ (801ab2c <udp_sendto_if_src+0x1b4>)
 801a9e4:	f003 fd30 	bl	801e448 <iprintf>
 801a9e8:	f06f 030f 	mvn.w	r3, #15
 801a9ec:	e095      	b.n	801ab1a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801a9ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a9f0:	2b00      	cmp	r3, #0
 801a9f2:	d109      	bne.n	801aa08 <udp_sendto_if_src+0x90>
 801a9f4:	4b4b      	ldr	r3, [pc, #300]	@ (801ab24 <udp_sendto_if_src+0x1ac>)
 801a9f6:	f240 22d5 	movw	r2, #725	@ 0x2d5
 801a9fa:	4950      	ldr	r1, [pc, #320]	@ (801ab3c <udp_sendto_if_src+0x1c4>)
 801a9fc:	484b      	ldr	r0, [pc, #300]	@ (801ab2c <udp_sendto_if_src+0x1b4>)
 801a9fe:	f003 fd23 	bl	801e448 <iprintf>
 801aa02:	f06f 030f 	mvn.w	r3, #15
 801aa06:	e088      	b.n	801ab1a <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801aa08:	68fb      	ldr	r3, [r7, #12]
 801aa0a:	8a5b      	ldrh	r3, [r3, #18]
 801aa0c:	2b00      	cmp	r3, #0
 801aa0e:	d10f      	bne.n	801aa30 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801aa10:	68f9      	ldr	r1, [r7, #12]
 801aa12:	68fb      	ldr	r3, [r7, #12]
 801aa14:	8a5b      	ldrh	r3, [r3, #18]
 801aa16:	461a      	mov	r2, r3
 801aa18:	68f8      	ldr	r0, [r7, #12]
 801aa1a:	f000 f893 	bl	801ab44 <udp_bind>
 801aa1e:	4603      	mov	r3, r0
 801aa20:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801aa22:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801aa26:	2b00      	cmp	r3, #0
 801aa28:	d002      	beq.n	801aa30 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801aa2a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801aa2e:	e074      	b.n	801ab1a <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801aa30:	68bb      	ldr	r3, [r7, #8]
 801aa32:	891b      	ldrh	r3, [r3, #8]
 801aa34:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801aa38:	4293      	cmp	r3, r2
 801aa3a:	d902      	bls.n	801aa42 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 801aa3c:	f04f 33ff 	mov.w	r3, #4294967295
 801aa40:	e06b      	b.n	801ab1a <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801aa42:	2108      	movs	r1, #8
 801aa44:	68b8      	ldr	r0, [r7, #8]
 801aa46:	f7f9 fef3 	bl	8014830 <pbuf_add_header>
 801aa4a:	4603      	mov	r3, r0
 801aa4c:	2b00      	cmp	r3, #0
 801aa4e:	d015      	beq.n	801aa7c <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801aa50:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801aa54:	2108      	movs	r1, #8
 801aa56:	2022      	movs	r0, #34	@ 0x22
 801aa58:	f7f9 fc9c 	bl	8014394 <pbuf_alloc>
 801aa5c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801aa5e:	69fb      	ldr	r3, [r7, #28]
 801aa60:	2b00      	cmp	r3, #0
 801aa62:	d102      	bne.n	801aa6a <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801aa64:	f04f 33ff 	mov.w	r3, #4294967295
 801aa68:	e057      	b.n	801ab1a <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801aa6a:	68bb      	ldr	r3, [r7, #8]
 801aa6c:	891b      	ldrh	r3, [r3, #8]
 801aa6e:	2b00      	cmp	r3, #0
 801aa70:	d006      	beq.n	801aa80 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801aa72:	68b9      	ldr	r1, [r7, #8]
 801aa74:	69f8      	ldr	r0, [r7, #28]
 801aa76:	f7fa f895 	bl	8014ba4 <pbuf_chain>
 801aa7a:	e001      	b.n	801aa80 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801aa7c:	68bb      	ldr	r3, [r7, #8]
 801aa7e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801aa80:	69fb      	ldr	r3, [r7, #28]
 801aa82:	895b      	ldrh	r3, [r3, #10]
 801aa84:	2b07      	cmp	r3, #7
 801aa86:	d806      	bhi.n	801aa96 <udp_sendto_if_src+0x11e>
 801aa88:	4b26      	ldr	r3, [pc, #152]	@ (801ab24 <udp_sendto_if_src+0x1ac>)
 801aa8a:	f240 320d 	movw	r2, #781	@ 0x30d
 801aa8e:	492c      	ldr	r1, [pc, #176]	@ (801ab40 <udp_sendto_if_src+0x1c8>)
 801aa90:	4826      	ldr	r0, [pc, #152]	@ (801ab2c <udp_sendto_if_src+0x1b4>)
 801aa92:	f003 fcd9 	bl	801e448 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801aa96:	69fb      	ldr	r3, [r7, #28]
 801aa98:	685b      	ldr	r3, [r3, #4]
 801aa9a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801aa9c:	68fb      	ldr	r3, [r7, #12]
 801aa9e:	8a5b      	ldrh	r3, [r3, #18]
 801aaa0:	4618      	mov	r0, r3
 801aaa2:	f7f8 fb6d 	bl	8013180 <lwip_htons>
 801aaa6:	4603      	mov	r3, r0
 801aaa8:	461a      	mov	r2, r3
 801aaaa:	697b      	ldr	r3, [r7, #20]
 801aaac:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801aaae:	887b      	ldrh	r3, [r7, #2]
 801aab0:	4618      	mov	r0, r3
 801aab2:	f7f8 fb65 	bl	8013180 <lwip_htons>
 801aab6:	4603      	mov	r3, r0
 801aab8:	461a      	mov	r2, r3
 801aaba:	697b      	ldr	r3, [r7, #20]
 801aabc:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801aabe:	697b      	ldr	r3, [r7, #20]
 801aac0:	2200      	movs	r2, #0
 801aac2:	719a      	strb	r2, [r3, #6]
 801aac4:	2200      	movs	r2, #0
 801aac6:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801aac8:	69fb      	ldr	r3, [r7, #28]
 801aaca:	891b      	ldrh	r3, [r3, #8]
 801aacc:	4618      	mov	r0, r3
 801aace:	f7f8 fb57 	bl	8013180 <lwip_htons>
 801aad2:	4603      	mov	r3, r0
 801aad4:	461a      	mov	r2, r3
 801aad6:	697b      	ldr	r3, [r7, #20]
 801aad8:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801aada:	2311      	movs	r3, #17
 801aadc:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801aade:	68fb      	ldr	r3, [r7, #12]
 801aae0:	7adb      	ldrb	r3, [r3, #11]
 801aae2:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801aae4:	68fb      	ldr	r3, [r7, #12]
 801aae6:	7a9b      	ldrb	r3, [r3, #10]
 801aae8:	7cb9      	ldrb	r1, [r7, #18]
 801aaea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801aaec:	9202      	str	r2, [sp, #8]
 801aaee:	7cfa      	ldrb	r2, [r7, #19]
 801aaf0:	9201      	str	r2, [sp, #4]
 801aaf2:	9300      	str	r3, [sp, #0]
 801aaf4:	460b      	mov	r3, r1
 801aaf6:	687a      	ldr	r2, [r7, #4]
 801aaf8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801aafa:	69f8      	ldr	r0, [r7, #28]
 801aafc:	f001 fbd4 	bl	801c2a8 <ip4_output_if_src>
 801ab00:	4603      	mov	r3, r0
 801ab02:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801ab04:	69fa      	ldr	r2, [r7, #28]
 801ab06:	68bb      	ldr	r3, [r7, #8]
 801ab08:	429a      	cmp	r2, r3
 801ab0a:	d004      	beq.n	801ab16 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 801ab0c:	69f8      	ldr	r0, [r7, #28]
 801ab0e:	f7f9 ff25 	bl	801495c <pbuf_free>
    q = NULL;
 801ab12:	2300      	movs	r3, #0
 801ab14:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801ab16:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801ab1a:	4618      	mov	r0, r3
 801ab1c:	3720      	adds	r7, #32
 801ab1e:	46bd      	mov	sp, r7
 801ab20:	bd80      	pop	{r7, pc}
 801ab22:	bf00      	nop
 801ab24:	080215a0 	.word	0x080215a0
 801ab28:	0802178c 	.word	0x0802178c
 801ab2c:	080215f4 	.word	0x080215f4
 801ab30:	080217ac 	.word	0x080217ac
 801ab34:	080217cc 	.word	0x080217cc
 801ab38:	080217f0 	.word	0x080217f0
 801ab3c:	08021814 	.word	0x08021814
 801ab40:	08021838 	.word	0x08021838

0801ab44 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801ab44:	b580      	push	{r7, lr}
 801ab46:	b086      	sub	sp, #24
 801ab48:	af00      	add	r7, sp, #0
 801ab4a:	60f8      	str	r0, [r7, #12]
 801ab4c:	60b9      	str	r1, [r7, #8]
 801ab4e:	4613      	mov	r3, r2
 801ab50:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801ab52:	68bb      	ldr	r3, [r7, #8]
 801ab54:	2b00      	cmp	r3, #0
 801ab56:	d101      	bne.n	801ab5c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801ab58:	4b39      	ldr	r3, [pc, #228]	@ (801ac40 <udp_bind+0xfc>)
 801ab5a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801ab5c:	68fb      	ldr	r3, [r7, #12]
 801ab5e:	2b00      	cmp	r3, #0
 801ab60:	d109      	bne.n	801ab76 <udp_bind+0x32>
 801ab62:	4b38      	ldr	r3, [pc, #224]	@ (801ac44 <udp_bind+0x100>)
 801ab64:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801ab68:	4937      	ldr	r1, [pc, #220]	@ (801ac48 <udp_bind+0x104>)
 801ab6a:	4838      	ldr	r0, [pc, #224]	@ (801ac4c <udp_bind+0x108>)
 801ab6c:	f003 fc6c 	bl	801e448 <iprintf>
 801ab70:	f06f 030f 	mvn.w	r3, #15
 801ab74:	e060      	b.n	801ac38 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801ab76:	2300      	movs	r3, #0
 801ab78:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801ab7a:	4b35      	ldr	r3, [pc, #212]	@ (801ac50 <udp_bind+0x10c>)
 801ab7c:	681b      	ldr	r3, [r3, #0]
 801ab7e:	617b      	str	r3, [r7, #20]
 801ab80:	e009      	b.n	801ab96 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801ab82:	68fa      	ldr	r2, [r7, #12]
 801ab84:	697b      	ldr	r3, [r7, #20]
 801ab86:	429a      	cmp	r2, r3
 801ab88:	d102      	bne.n	801ab90 <udp_bind+0x4c>
      rebind = 1;
 801ab8a:	2301      	movs	r3, #1
 801ab8c:	74fb      	strb	r3, [r7, #19]
      break;
 801ab8e:	e005      	b.n	801ab9c <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801ab90:	697b      	ldr	r3, [r7, #20]
 801ab92:	68db      	ldr	r3, [r3, #12]
 801ab94:	617b      	str	r3, [r7, #20]
 801ab96:	697b      	ldr	r3, [r7, #20]
 801ab98:	2b00      	cmp	r3, #0
 801ab9a:	d1f2      	bne.n	801ab82 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801ab9c:	88fb      	ldrh	r3, [r7, #6]
 801ab9e:	2b00      	cmp	r3, #0
 801aba0:	d109      	bne.n	801abb6 <udp_bind+0x72>
    port = udp_new_port();
 801aba2:	f7ff fc69 	bl	801a478 <udp_new_port>
 801aba6:	4603      	mov	r3, r0
 801aba8:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801abaa:	88fb      	ldrh	r3, [r7, #6]
 801abac:	2b00      	cmp	r3, #0
 801abae:	d12c      	bne.n	801ac0a <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801abb0:	f06f 0307 	mvn.w	r3, #7
 801abb4:	e040      	b.n	801ac38 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801abb6:	4b26      	ldr	r3, [pc, #152]	@ (801ac50 <udp_bind+0x10c>)
 801abb8:	681b      	ldr	r3, [r3, #0]
 801abba:	617b      	str	r3, [r7, #20]
 801abbc:	e022      	b.n	801ac04 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801abbe:	68fa      	ldr	r2, [r7, #12]
 801abc0:	697b      	ldr	r3, [r7, #20]
 801abc2:	429a      	cmp	r2, r3
 801abc4:	d01b      	beq.n	801abfe <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801abc6:	697b      	ldr	r3, [r7, #20]
 801abc8:	8a5b      	ldrh	r3, [r3, #18]
 801abca:	88fa      	ldrh	r2, [r7, #6]
 801abcc:	429a      	cmp	r2, r3
 801abce:	d116      	bne.n	801abfe <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801abd0:	697b      	ldr	r3, [r7, #20]
 801abd2:	681a      	ldr	r2, [r3, #0]
 801abd4:	68bb      	ldr	r3, [r7, #8]
 801abd6:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801abd8:	429a      	cmp	r2, r3
 801abda:	d00d      	beq.n	801abf8 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801abdc:	68bb      	ldr	r3, [r7, #8]
 801abde:	2b00      	cmp	r3, #0
 801abe0:	d00a      	beq.n	801abf8 <udp_bind+0xb4>
 801abe2:	68bb      	ldr	r3, [r7, #8]
 801abe4:	681b      	ldr	r3, [r3, #0]
 801abe6:	2b00      	cmp	r3, #0
 801abe8:	d006      	beq.n	801abf8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801abea:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801abec:	2b00      	cmp	r3, #0
 801abee:	d003      	beq.n	801abf8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801abf0:	697b      	ldr	r3, [r7, #20]
 801abf2:	681b      	ldr	r3, [r3, #0]
 801abf4:	2b00      	cmp	r3, #0
 801abf6:	d102      	bne.n	801abfe <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801abf8:	f06f 0307 	mvn.w	r3, #7
 801abfc:	e01c      	b.n	801ac38 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801abfe:	697b      	ldr	r3, [r7, #20]
 801ac00:	68db      	ldr	r3, [r3, #12]
 801ac02:	617b      	str	r3, [r7, #20]
 801ac04:	697b      	ldr	r3, [r7, #20]
 801ac06:	2b00      	cmp	r3, #0
 801ac08:	d1d9      	bne.n	801abbe <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801ac0a:	68bb      	ldr	r3, [r7, #8]
 801ac0c:	2b00      	cmp	r3, #0
 801ac0e:	d002      	beq.n	801ac16 <udp_bind+0xd2>
 801ac10:	68bb      	ldr	r3, [r7, #8]
 801ac12:	681b      	ldr	r3, [r3, #0]
 801ac14:	e000      	b.n	801ac18 <udp_bind+0xd4>
 801ac16:	2300      	movs	r3, #0
 801ac18:	68fa      	ldr	r2, [r7, #12]
 801ac1a:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801ac1c:	68fb      	ldr	r3, [r7, #12]
 801ac1e:	88fa      	ldrh	r2, [r7, #6]
 801ac20:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801ac22:	7cfb      	ldrb	r3, [r7, #19]
 801ac24:	2b00      	cmp	r3, #0
 801ac26:	d106      	bne.n	801ac36 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801ac28:	4b09      	ldr	r3, [pc, #36]	@ (801ac50 <udp_bind+0x10c>)
 801ac2a:	681a      	ldr	r2, [r3, #0]
 801ac2c:	68fb      	ldr	r3, [r7, #12]
 801ac2e:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801ac30:	4a07      	ldr	r2, [pc, #28]	@ (801ac50 <udp_bind+0x10c>)
 801ac32:	68fb      	ldr	r3, [r7, #12]
 801ac34:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801ac36:	2300      	movs	r3, #0
}
 801ac38:	4618      	mov	r0, r3
 801ac3a:	3718      	adds	r7, #24
 801ac3c:	46bd      	mov	sp, r7
 801ac3e:	bd80      	pop	{r7, pc}
 801ac40:	080224c0 	.word	0x080224c0
 801ac44:	080215a0 	.word	0x080215a0
 801ac48:	08021868 	.word	0x08021868
 801ac4c:	080215f4 	.word	0x080215f4
 801ac50:	20027820 	.word	0x20027820

0801ac54 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801ac54:	b580      	push	{r7, lr}
 801ac56:	b084      	sub	sp, #16
 801ac58:	af00      	add	r7, sp, #0
 801ac5a:	60f8      	str	r0, [r7, #12]
 801ac5c:	60b9      	str	r1, [r7, #8]
 801ac5e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801ac60:	68fb      	ldr	r3, [r7, #12]
 801ac62:	2b00      	cmp	r3, #0
 801ac64:	d107      	bne.n	801ac76 <udp_recv+0x22>
 801ac66:	4b08      	ldr	r3, [pc, #32]	@ (801ac88 <udp_recv+0x34>)
 801ac68:	f240 428a 	movw	r2, #1162	@ 0x48a
 801ac6c:	4907      	ldr	r1, [pc, #28]	@ (801ac8c <udp_recv+0x38>)
 801ac6e:	4808      	ldr	r0, [pc, #32]	@ (801ac90 <udp_recv+0x3c>)
 801ac70:	f003 fbea 	bl	801e448 <iprintf>
 801ac74:	e005      	b.n	801ac82 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801ac76:	68fb      	ldr	r3, [r7, #12]
 801ac78:	68ba      	ldr	r2, [r7, #8]
 801ac7a:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801ac7c:	68fb      	ldr	r3, [r7, #12]
 801ac7e:	687a      	ldr	r2, [r7, #4]
 801ac80:	61da      	str	r2, [r3, #28]
}
 801ac82:	3710      	adds	r7, #16
 801ac84:	46bd      	mov	sp, r7
 801ac86:	bd80      	pop	{r7, pc}
 801ac88:	080215a0 	.word	0x080215a0
 801ac8c:	080218d4 	.word	0x080218d4
 801ac90:	080215f4 	.word	0x080215f4

0801ac94 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801ac94:	b580      	push	{r7, lr}
 801ac96:	b082      	sub	sp, #8
 801ac98:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801ac9a:	2000      	movs	r0, #0
 801ac9c:	f7f8 ff44 	bl	8013b28 <memp_malloc>
 801aca0:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801aca2:	687b      	ldr	r3, [r7, #4]
 801aca4:	2b00      	cmp	r3, #0
 801aca6:	d007      	beq.n	801acb8 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801aca8:	2220      	movs	r2, #32
 801acaa:	2100      	movs	r1, #0
 801acac:	6878      	ldr	r0, [r7, #4]
 801acae:	f003 fc30 	bl	801e512 <memset>
    pcb->ttl = UDP_TTL;
 801acb2:	687b      	ldr	r3, [r7, #4]
 801acb4:	22ff      	movs	r2, #255	@ 0xff
 801acb6:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801acb8:	687b      	ldr	r3, [r7, #4]
}
 801acba:	4618      	mov	r0, r3
 801acbc:	3708      	adds	r7, #8
 801acbe:	46bd      	mov	sp, r7
 801acc0:	bd80      	pop	{r7, pc}
	...

0801acc4 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801acc4:	b480      	push	{r7}
 801acc6:	b085      	sub	sp, #20
 801acc8:	af00      	add	r7, sp, #0
 801acca:	6078      	str	r0, [r7, #4]
 801accc:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801acce:	687b      	ldr	r3, [r7, #4]
 801acd0:	2b00      	cmp	r3, #0
 801acd2:	d01e      	beq.n	801ad12 <udp_netif_ip_addr_changed+0x4e>
 801acd4:	687b      	ldr	r3, [r7, #4]
 801acd6:	681b      	ldr	r3, [r3, #0]
 801acd8:	2b00      	cmp	r3, #0
 801acda:	d01a      	beq.n	801ad12 <udp_netif_ip_addr_changed+0x4e>
 801acdc:	683b      	ldr	r3, [r7, #0]
 801acde:	2b00      	cmp	r3, #0
 801ace0:	d017      	beq.n	801ad12 <udp_netif_ip_addr_changed+0x4e>
 801ace2:	683b      	ldr	r3, [r7, #0]
 801ace4:	681b      	ldr	r3, [r3, #0]
 801ace6:	2b00      	cmp	r3, #0
 801ace8:	d013      	beq.n	801ad12 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801acea:	4b0d      	ldr	r3, [pc, #52]	@ (801ad20 <udp_netif_ip_addr_changed+0x5c>)
 801acec:	681b      	ldr	r3, [r3, #0]
 801acee:	60fb      	str	r3, [r7, #12]
 801acf0:	e00c      	b.n	801ad0c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801acf2:	68fb      	ldr	r3, [r7, #12]
 801acf4:	681a      	ldr	r2, [r3, #0]
 801acf6:	687b      	ldr	r3, [r7, #4]
 801acf8:	681b      	ldr	r3, [r3, #0]
 801acfa:	429a      	cmp	r2, r3
 801acfc:	d103      	bne.n	801ad06 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801acfe:	683b      	ldr	r3, [r7, #0]
 801ad00:	681a      	ldr	r2, [r3, #0]
 801ad02:	68fb      	ldr	r3, [r7, #12]
 801ad04:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801ad06:	68fb      	ldr	r3, [r7, #12]
 801ad08:	68db      	ldr	r3, [r3, #12]
 801ad0a:	60fb      	str	r3, [r7, #12]
 801ad0c:	68fb      	ldr	r3, [r7, #12]
 801ad0e:	2b00      	cmp	r3, #0
 801ad10:	d1ef      	bne.n	801acf2 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801ad12:	bf00      	nop
 801ad14:	3714      	adds	r7, #20
 801ad16:	46bd      	mov	sp, r7
 801ad18:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad1c:	4770      	bx	lr
 801ad1e:	bf00      	nop
 801ad20:	20027820 	.word	0x20027820

0801ad24 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801ad24:	b580      	push	{r7, lr}
 801ad26:	b082      	sub	sp, #8
 801ad28:	af00      	add	r7, sp, #0
 801ad2a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801ad2c:	4915      	ldr	r1, [pc, #84]	@ (801ad84 <etharp_free_entry+0x60>)
 801ad2e:	687a      	ldr	r2, [r7, #4]
 801ad30:	4613      	mov	r3, r2
 801ad32:	005b      	lsls	r3, r3, #1
 801ad34:	4413      	add	r3, r2
 801ad36:	00db      	lsls	r3, r3, #3
 801ad38:	440b      	add	r3, r1
 801ad3a:	681b      	ldr	r3, [r3, #0]
 801ad3c:	2b00      	cmp	r3, #0
 801ad3e:	d013      	beq.n	801ad68 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801ad40:	4910      	ldr	r1, [pc, #64]	@ (801ad84 <etharp_free_entry+0x60>)
 801ad42:	687a      	ldr	r2, [r7, #4]
 801ad44:	4613      	mov	r3, r2
 801ad46:	005b      	lsls	r3, r3, #1
 801ad48:	4413      	add	r3, r2
 801ad4a:	00db      	lsls	r3, r3, #3
 801ad4c:	440b      	add	r3, r1
 801ad4e:	681b      	ldr	r3, [r3, #0]
 801ad50:	4618      	mov	r0, r3
 801ad52:	f7f9 fe03 	bl	801495c <pbuf_free>
    arp_table[i].q = NULL;
 801ad56:	490b      	ldr	r1, [pc, #44]	@ (801ad84 <etharp_free_entry+0x60>)
 801ad58:	687a      	ldr	r2, [r7, #4]
 801ad5a:	4613      	mov	r3, r2
 801ad5c:	005b      	lsls	r3, r3, #1
 801ad5e:	4413      	add	r3, r2
 801ad60:	00db      	lsls	r3, r3, #3
 801ad62:	440b      	add	r3, r1
 801ad64:	2200      	movs	r2, #0
 801ad66:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801ad68:	4906      	ldr	r1, [pc, #24]	@ (801ad84 <etharp_free_entry+0x60>)
 801ad6a:	687a      	ldr	r2, [r7, #4]
 801ad6c:	4613      	mov	r3, r2
 801ad6e:	005b      	lsls	r3, r3, #1
 801ad70:	4413      	add	r3, r2
 801ad72:	00db      	lsls	r3, r3, #3
 801ad74:	440b      	add	r3, r1
 801ad76:	3314      	adds	r3, #20
 801ad78:	2200      	movs	r2, #0
 801ad7a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801ad7c:	bf00      	nop
 801ad7e:	3708      	adds	r7, #8
 801ad80:	46bd      	mov	sp, r7
 801ad82:	bd80      	pop	{r7, pc}
 801ad84:	20027824 	.word	0x20027824

0801ad88 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801ad88:	b580      	push	{r7, lr}
 801ad8a:	b082      	sub	sp, #8
 801ad8c:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ad8e:	2300      	movs	r3, #0
 801ad90:	607b      	str	r3, [r7, #4]
 801ad92:	e096      	b.n	801aec2 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801ad94:	494f      	ldr	r1, [pc, #316]	@ (801aed4 <etharp_tmr+0x14c>)
 801ad96:	687a      	ldr	r2, [r7, #4]
 801ad98:	4613      	mov	r3, r2
 801ad9a:	005b      	lsls	r3, r3, #1
 801ad9c:	4413      	add	r3, r2
 801ad9e:	00db      	lsls	r3, r3, #3
 801ada0:	440b      	add	r3, r1
 801ada2:	3314      	adds	r3, #20
 801ada4:	781b      	ldrb	r3, [r3, #0]
 801ada6:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801ada8:	78fb      	ldrb	r3, [r7, #3]
 801adaa:	2b00      	cmp	r3, #0
 801adac:	f000 8086 	beq.w	801aebc <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801adb0:	4948      	ldr	r1, [pc, #288]	@ (801aed4 <etharp_tmr+0x14c>)
 801adb2:	687a      	ldr	r2, [r7, #4]
 801adb4:	4613      	mov	r3, r2
 801adb6:	005b      	lsls	r3, r3, #1
 801adb8:	4413      	add	r3, r2
 801adba:	00db      	lsls	r3, r3, #3
 801adbc:	440b      	add	r3, r1
 801adbe:	3312      	adds	r3, #18
 801adc0:	881b      	ldrh	r3, [r3, #0]
 801adc2:	3301      	adds	r3, #1
 801adc4:	b298      	uxth	r0, r3
 801adc6:	4943      	ldr	r1, [pc, #268]	@ (801aed4 <etharp_tmr+0x14c>)
 801adc8:	687a      	ldr	r2, [r7, #4]
 801adca:	4613      	mov	r3, r2
 801adcc:	005b      	lsls	r3, r3, #1
 801adce:	4413      	add	r3, r2
 801add0:	00db      	lsls	r3, r3, #3
 801add2:	440b      	add	r3, r1
 801add4:	3312      	adds	r3, #18
 801add6:	4602      	mov	r2, r0
 801add8:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801adda:	493e      	ldr	r1, [pc, #248]	@ (801aed4 <etharp_tmr+0x14c>)
 801addc:	687a      	ldr	r2, [r7, #4]
 801adde:	4613      	mov	r3, r2
 801ade0:	005b      	lsls	r3, r3, #1
 801ade2:	4413      	add	r3, r2
 801ade4:	00db      	lsls	r3, r3, #3
 801ade6:	440b      	add	r3, r1
 801ade8:	3312      	adds	r3, #18
 801adea:	881b      	ldrh	r3, [r3, #0]
 801adec:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801adf0:	d215      	bcs.n	801ae1e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801adf2:	4938      	ldr	r1, [pc, #224]	@ (801aed4 <etharp_tmr+0x14c>)
 801adf4:	687a      	ldr	r2, [r7, #4]
 801adf6:	4613      	mov	r3, r2
 801adf8:	005b      	lsls	r3, r3, #1
 801adfa:	4413      	add	r3, r2
 801adfc:	00db      	lsls	r3, r3, #3
 801adfe:	440b      	add	r3, r1
 801ae00:	3314      	adds	r3, #20
 801ae02:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801ae04:	2b01      	cmp	r3, #1
 801ae06:	d10e      	bne.n	801ae26 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801ae08:	4932      	ldr	r1, [pc, #200]	@ (801aed4 <etharp_tmr+0x14c>)
 801ae0a:	687a      	ldr	r2, [r7, #4]
 801ae0c:	4613      	mov	r3, r2
 801ae0e:	005b      	lsls	r3, r3, #1
 801ae10:	4413      	add	r3, r2
 801ae12:	00db      	lsls	r3, r3, #3
 801ae14:	440b      	add	r3, r1
 801ae16:	3312      	adds	r3, #18
 801ae18:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801ae1a:	2b04      	cmp	r3, #4
 801ae1c:	d903      	bls.n	801ae26 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801ae1e:	6878      	ldr	r0, [r7, #4]
 801ae20:	f7ff ff80 	bl	801ad24 <etharp_free_entry>
 801ae24:	e04a      	b.n	801aebc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801ae26:	492b      	ldr	r1, [pc, #172]	@ (801aed4 <etharp_tmr+0x14c>)
 801ae28:	687a      	ldr	r2, [r7, #4]
 801ae2a:	4613      	mov	r3, r2
 801ae2c:	005b      	lsls	r3, r3, #1
 801ae2e:	4413      	add	r3, r2
 801ae30:	00db      	lsls	r3, r3, #3
 801ae32:	440b      	add	r3, r1
 801ae34:	3314      	adds	r3, #20
 801ae36:	781b      	ldrb	r3, [r3, #0]
 801ae38:	2b03      	cmp	r3, #3
 801ae3a:	d10a      	bne.n	801ae52 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801ae3c:	4925      	ldr	r1, [pc, #148]	@ (801aed4 <etharp_tmr+0x14c>)
 801ae3e:	687a      	ldr	r2, [r7, #4]
 801ae40:	4613      	mov	r3, r2
 801ae42:	005b      	lsls	r3, r3, #1
 801ae44:	4413      	add	r3, r2
 801ae46:	00db      	lsls	r3, r3, #3
 801ae48:	440b      	add	r3, r1
 801ae4a:	3314      	adds	r3, #20
 801ae4c:	2204      	movs	r2, #4
 801ae4e:	701a      	strb	r2, [r3, #0]
 801ae50:	e034      	b.n	801aebc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801ae52:	4920      	ldr	r1, [pc, #128]	@ (801aed4 <etharp_tmr+0x14c>)
 801ae54:	687a      	ldr	r2, [r7, #4]
 801ae56:	4613      	mov	r3, r2
 801ae58:	005b      	lsls	r3, r3, #1
 801ae5a:	4413      	add	r3, r2
 801ae5c:	00db      	lsls	r3, r3, #3
 801ae5e:	440b      	add	r3, r1
 801ae60:	3314      	adds	r3, #20
 801ae62:	781b      	ldrb	r3, [r3, #0]
 801ae64:	2b04      	cmp	r3, #4
 801ae66:	d10a      	bne.n	801ae7e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801ae68:	491a      	ldr	r1, [pc, #104]	@ (801aed4 <etharp_tmr+0x14c>)
 801ae6a:	687a      	ldr	r2, [r7, #4]
 801ae6c:	4613      	mov	r3, r2
 801ae6e:	005b      	lsls	r3, r3, #1
 801ae70:	4413      	add	r3, r2
 801ae72:	00db      	lsls	r3, r3, #3
 801ae74:	440b      	add	r3, r1
 801ae76:	3314      	adds	r3, #20
 801ae78:	2202      	movs	r2, #2
 801ae7a:	701a      	strb	r2, [r3, #0]
 801ae7c:	e01e      	b.n	801aebc <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801ae7e:	4915      	ldr	r1, [pc, #84]	@ (801aed4 <etharp_tmr+0x14c>)
 801ae80:	687a      	ldr	r2, [r7, #4]
 801ae82:	4613      	mov	r3, r2
 801ae84:	005b      	lsls	r3, r3, #1
 801ae86:	4413      	add	r3, r2
 801ae88:	00db      	lsls	r3, r3, #3
 801ae8a:	440b      	add	r3, r1
 801ae8c:	3314      	adds	r3, #20
 801ae8e:	781b      	ldrb	r3, [r3, #0]
 801ae90:	2b01      	cmp	r3, #1
 801ae92:	d113      	bne.n	801aebc <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801ae94:	490f      	ldr	r1, [pc, #60]	@ (801aed4 <etharp_tmr+0x14c>)
 801ae96:	687a      	ldr	r2, [r7, #4]
 801ae98:	4613      	mov	r3, r2
 801ae9a:	005b      	lsls	r3, r3, #1
 801ae9c:	4413      	add	r3, r2
 801ae9e:	00db      	lsls	r3, r3, #3
 801aea0:	440b      	add	r3, r1
 801aea2:	3308      	adds	r3, #8
 801aea4:	6818      	ldr	r0, [r3, #0]
 801aea6:	687a      	ldr	r2, [r7, #4]
 801aea8:	4613      	mov	r3, r2
 801aeaa:	005b      	lsls	r3, r3, #1
 801aeac:	4413      	add	r3, r2
 801aeae:	00db      	lsls	r3, r3, #3
 801aeb0:	4a08      	ldr	r2, [pc, #32]	@ (801aed4 <etharp_tmr+0x14c>)
 801aeb2:	4413      	add	r3, r2
 801aeb4:	3304      	adds	r3, #4
 801aeb6:	4619      	mov	r1, r3
 801aeb8:	f000 fe6e 	bl	801bb98 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801aebc:	687b      	ldr	r3, [r7, #4]
 801aebe:	3301      	adds	r3, #1
 801aec0:	607b      	str	r3, [r7, #4]
 801aec2:	687b      	ldr	r3, [r7, #4]
 801aec4:	2b09      	cmp	r3, #9
 801aec6:	f77f af65 	ble.w	801ad94 <etharp_tmr+0xc>
      }
    }
  }
}
 801aeca:	bf00      	nop
 801aecc:	bf00      	nop
 801aece:	3708      	adds	r7, #8
 801aed0:	46bd      	mov	sp, r7
 801aed2:	bd80      	pop	{r7, pc}
 801aed4:	20027824 	.word	0x20027824

0801aed8 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801aed8:	b580      	push	{r7, lr}
 801aeda:	b08a      	sub	sp, #40	@ 0x28
 801aedc:	af00      	add	r7, sp, #0
 801aede:	60f8      	str	r0, [r7, #12]
 801aee0:	460b      	mov	r3, r1
 801aee2:	607a      	str	r2, [r7, #4]
 801aee4:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801aee6:	230a      	movs	r3, #10
 801aee8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801aeea:	230a      	movs	r3, #10
 801aeec:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801aeee:	230a      	movs	r3, #10
 801aef0:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801aef2:	2300      	movs	r3, #0
 801aef4:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801aef6:	230a      	movs	r3, #10
 801aef8:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801aefa:	2300      	movs	r3, #0
 801aefc:	83bb      	strh	r3, [r7, #28]
 801aefe:	2300      	movs	r3, #0
 801af00:	837b      	strh	r3, [r7, #26]
 801af02:	2300      	movs	r3, #0
 801af04:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801af06:	2300      	movs	r3, #0
 801af08:	843b      	strh	r3, [r7, #32]
 801af0a:	e0ae      	b.n	801b06a <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801af0c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801af10:	49a6      	ldr	r1, [pc, #664]	@ (801b1ac <etharp_find_entry+0x2d4>)
 801af12:	4613      	mov	r3, r2
 801af14:	005b      	lsls	r3, r3, #1
 801af16:	4413      	add	r3, r2
 801af18:	00db      	lsls	r3, r3, #3
 801af1a:	440b      	add	r3, r1
 801af1c:	3314      	adds	r3, #20
 801af1e:	781b      	ldrb	r3, [r3, #0]
 801af20:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801af22:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801af26:	2b0a      	cmp	r3, #10
 801af28:	d105      	bne.n	801af36 <etharp_find_entry+0x5e>
 801af2a:	7dfb      	ldrb	r3, [r7, #23]
 801af2c:	2b00      	cmp	r3, #0
 801af2e:	d102      	bne.n	801af36 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801af30:	8c3b      	ldrh	r3, [r7, #32]
 801af32:	847b      	strh	r3, [r7, #34]	@ 0x22
 801af34:	e095      	b.n	801b062 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801af36:	7dfb      	ldrb	r3, [r7, #23]
 801af38:	2b00      	cmp	r3, #0
 801af3a:	f000 8092 	beq.w	801b062 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801af3e:	7dfb      	ldrb	r3, [r7, #23]
 801af40:	2b01      	cmp	r3, #1
 801af42:	d009      	beq.n	801af58 <etharp_find_entry+0x80>
 801af44:	7dfb      	ldrb	r3, [r7, #23]
 801af46:	2b01      	cmp	r3, #1
 801af48:	d806      	bhi.n	801af58 <etharp_find_entry+0x80>
 801af4a:	4b99      	ldr	r3, [pc, #612]	@ (801b1b0 <etharp_find_entry+0x2d8>)
 801af4c:	f240 1223 	movw	r2, #291	@ 0x123
 801af50:	4998      	ldr	r1, [pc, #608]	@ (801b1b4 <etharp_find_entry+0x2dc>)
 801af52:	4899      	ldr	r0, [pc, #612]	@ (801b1b8 <etharp_find_entry+0x2e0>)
 801af54:	f003 fa78 	bl	801e448 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801af58:	68fb      	ldr	r3, [r7, #12]
 801af5a:	2b00      	cmp	r3, #0
 801af5c:	d020      	beq.n	801afa0 <etharp_find_entry+0xc8>
 801af5e:	68fb      	ldr	r3, [r7, #12]
 801af60:	6819      	ldr	r1, [r3, #0]
 801af62:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801af66:	4891      	ldr	r0, [pc, #580]	@ (801b1ac <etharp_find_entry+0x2d4>)
 801af68:	4613      	mov	r3, r2
 801af6a:	005b      	lsls	r3, r3, #1
 801af6c:	4413      	add	r3, r2
 801af6e:	00db      	lsls	r3, r3, #3
 801af70:	4403      	add	r3, r0
 801af72:	3304      	adds	r3, #4
 801af74:	681b      	ldr	r3, [r3, #0]
 801af76:	4299      	cmp	r1, r3
 801af78:	d112      	bne.n	801afa0 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801af7a:	687b      	ldr	r3, [r7, #4]
 801af7c:	2b00      	cmp	r3, #0
 801af7e:	d00c      	beq.n	801af9a <etharp_find_entry+0xc2>
 801af80:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801af84:	4989      	ldr	r1, [pc, #548]	@ (801b1ac <etharp_find_entry+0x2d4>)
 801af86:	4613      	mov	r3, r2
 801af88:	005b      	lsls	r3, r3, #1
 801af8a:	4413      	add	r3, r2
 801af8c:	00db      	lsls	r3, r3, #3
 801af8e:	440b      	add	r3, r1
 801af90:	3308      	adds	r3, #8
 801af92:	681b      	ldr	r3, [r3, #0]
 801af94:	687a      	ldr	r2, [r7, #4]
 801af96:	429a      	cmp	r2, r3
 801af98:	d102      	bne.n	801afa0 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801af9a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801af9e:	e100      	b.n	801b1a2 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801afa0:	7dfb      	ldrb	r3, [r7, #23]
 801afa2:	2b01      	cmp	r3, #1
 801afa4:	d140      	bne.n	801b028 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801afa6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801afaa:	4980      	ldr	r1, [pc, #512]	@ (801b1ac <etharp_find_entry+0x2d4>)
 801afac:	4613      	mov	r3, r2
 801afae:	005b      	lsls	r3, r3, #1
 801afb0:	4413      	add	r3, r2
 801afb2:	00db      	lsls	r3, r3, #3
 801afb4:	440b      	add	r3, r1
 801afb6:	681b      	ldr	r3, [r3, #0]
 801afb8:	2b00      	cmp	r3, #0
 801afba:	d01a      	beq.n	801aff2 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801afbc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801afc0:	497a      	ldr	r1, [pc, #488]	@ (801b1ac <etharp_find_entry+0x2d4>)
 801afc2:	4613      	mov	r3, r2
 801afc4:	005b      	lsls	r3, r3, #1
 801afc6:	4413      	add	r3, r2
 801afc8:	00db      	lsls	r3, r3, #3
 801afca:	440b      	add	r3, r1
 801afcc:	3312      	adds	r3, #18
 801afce:	881b      	ldrh	r3, [r3, #0]
 801afd0:	8bba      	ldrh	r2, [r7, #28]
 801afd2:	429a      	cmp	r2, r3
 801afd4:	d845      	bhi.n	801b062 <etharp_find_entry+0x18a>
            old_queue = i;
 801afd6:	8c3b      	ldrh	r3, [r7, #32]
 801afd8:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801afda:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801afde:	4973      	ldr	r1, [pc, #460]	@ (801b1ac <etharp_find_entry+0x2d4>)
 801afe0:	4613      	mov	r3, r2
 801afe2:	005b      	lsls	r3, r3, #1
 801afe4:	4413      	add	r3, r2
 801afe6:	00db      	lsls	r3, r3, #3
 801afe8:	440b      	add	r3, r1
 801afea:	3312      	adds	r3, #18
 801afec:	881b      	ldrh	r3, [r3, #0]
 801afee:	83bb      	strh	r3, [r7, #28]
 801aff0:	e037      	b.n	801b062 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801aff2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801aff6:	496d      	ldr	r1, [pc, #436]	@ (801b1ac <etharp_find_entry+0x2d4>)
 801aff8:	4613      	mov	r3, r2
 801affa:	005b      	lsls	r3, r3, #1
 801affc:	4413      	add	r3, r2
 801affe:	00db      	lsls	r3, r3, #3
 801b000:	440b      	add	r3, r1
 801b002:	3312      	adds	r3, #18
 801b004:	881b      	ldrh	r3, [r3, #0]
 801b006:	8b7a      	ldrh	r2, [r7, #26]
 801b008:	429a      	cmp	r2, r3
 801b00a:	d82a      	bhi.n	801b062 <etharp_find_entry+0x18a>
            old_pending = i;
 801b00c:	8c3b      	ldrh	r3, [r7, #32]
 801b00e:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801b010:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b014:	4965      	ldr	r1, [pc, #404]	@ (801b1ac <etharp_find_entry+0x2d4>)
 801b016:	4613      	mov	r3, r2
 801b018:	005b      	lsls	r3, r3, #1
 801b01a:	4413      	add	r3, r2
 801b01c:	00db      	lsls	r3, r3, #3
 801b01e:	440b      	add	r3, r1
 801b020:	3312      	adds	r3, #18
 801b022:	881b      	ldrh	r3, [r3, #0]
 801b024:	837b      	strh	r3, [r7, #26]
 801b026:	e01c      	b.n	801b062 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801b028:	7dfb      	ldrb	r3, [r7, #23]
 801b02a:	2b01      	cmp	r3, #1
 801b02c:	d919      	bls.n	801b062 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801b02e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b032:	495e      	ldr	r1, [pc, #376]	@ (801b1ac <etharp_find_entry+0x2d4>)
 801b034:	4613      	mov	r3, r2
 801b036:	005b      	lsls	r3, r3, #1
 801b038:	4413      	add	r3, r2
 801b03a:	00db      	lsls	r3, r3, #3
 801b03c:	440b      	add	r3, r1
 801b03e:	3312      	adds	r3, #18
 801b040:	881b      	ldrh	r3, [r3, #0]
 801b042:	8b3a      	ldrh	r2, [r7, #24]
 801b044:	429a      	cmp	r2, r3
 801b046:	d80c      	bhi.n	801b062 <etharp_find_entry+0x18a>
            old_stable = i;
 801b048:	8c3b      	ldrh	r3, [r7, #32]
 801b04a:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801b04c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b050:	4956      	ldr	r1, [pc, #344]	@ (801b1ac <etharp_find_entry+0x2d4>)
 801b052:	4613      	mov	r3, r2
 801b054:	005b      	lsls	r3, r3, #1
 801b056:	4413      	add	r3, r2
 801b058:	00db      	lsls	r3, r3, #3
 801b05a:	440b      	add	r3, r1
 801b05c:	3312      	adds	r3, #18
 801b05e:	881b      	ldrh	r3, [r3, #0]
 801b060:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b062:	8c3b      	ldrh	r3, [r7, #32]
 801b064:	3301      	adds	r3, #1
 801b066:	b29b      	uxth	r3, r3
 801b068:	843b      	strh	r3, [r7, #32]
 801b06a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b06e:	2b09      	cmp	r3, #9
 801b070:	f77f af4c 	ble.w	801af0c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801b074:	7afb      	ldrb	r3, [r7, #11]
 801b076:	f003 0302 	and.w	r3, r3, #2
 801b07a:	2b00      	cmp	r3, #0
 801b07c:	d108      	bne.n	801b090 <etharp_find_entry+0x1b8>
 801b07e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801b082:	2b0a      	cmp	r3, #10
 801b084:	d107      	bne.n	801b096 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801b086:	7afb      	ldrb	r3, [r7, #11]
 801b088:	f003 0301 	and.w	r3, r3, #1
 801b08c:	2b00      	cmp	r3, #0
 801b08e:	d102      	bne.n	801b096 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801b090:	f04f 33ff 	mov.w	r3, #4294967295
 801b094:	e085      	b.n	801b1a2 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801b096:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801b09a:	2b09      	cmp	r3, #9
 801b09c:	dc02      	bgt.n	801b0a4 <etharp_find_entry+0x1cc>
    i = empty;
 801b09e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b0a0:	843b      	strh	r3, [r7, #32]
 801b0a2:	e039      	b.n	801b118 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801b0a4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801b0a8:	2b09      	cmp	r3, #9
 801b0aa:	dc14      	bgt.n	801b0d6 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801b0ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801b0ae:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801b0b0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b0b4:	493d      	ldr	r1, [pc, #244]	@ (801b1ac <etharp_find_entry+0x2d4>)
 801b0b6:	4613      	mov	r3, r2
 801b0b8:	005b      	lsls	r3, r3, #1
 801b0ba:	4413      	add	r3, r2
 801b0bc:	00db      	lsls	r3, r3, #3
 801b0be:	440b      	add	r3, r1
 801b0c0:	681b      	ldr	r3, [r3, #0]
 801b0c2:	2b00      	cmp	r3, #0
 801b0c4:	d018      	beq.n	801b0f8 <etharp_find_entry+0x220>
 801b0c6:	4b3a      	ldr	r3, [pc, #232]	@ (801b1b0 <etharp_find_entry+0x2d8>)
 801b0c8:	f240 126d 	movw	r2, #365	@ 0x16d
 801b0cc:	493b      	ldr	r1, [pc, #236]	@ (801b1bc <etharp_find_entry+0x2e4>)
 801b0ce:	483a      	ldr	r0, [pc, #232]	@ (801b1b8 <etharp_find_entry+0x2e0>)
 801b0d0:	f003 f9ba 	bl	801e448 <iprintf>
 801b0d4:	e010      	b.n	801b0f8 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801b0d6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801b0da:	2b09      	cmp	r3, #9
 801b0dc:	dc02      	bgt.n	801b0e4 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801b0de:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801b0e0:	843b      	strh	r3, [r7, #32]
 801b0e2:	e009      	b.n	801b0f8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801b0e4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801b0e8:	2b09      	cmp	r3, #9
 801b0ea:	dc02      	bgt.n	801b0f2 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801b0ec:	8bfb      	ldrh	r3, [r7, #30]
 801b0ee:	843b      	strh	r3, [r7, #32]
 801b0f0:	e002      	b.n	801b0f8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801b0f2:	f04f 33ff 	mov.w	r3, #4294967295
 801b0f6:	e054      	b.n	801b1a2 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801b0f8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b0fc:	2b09      	cmp	r3, #9
 801b0fe:	dd06      	ble.n	801b10e <etharp_find_entry+0x236>
 801b100:	4b2b      	ldr	r3, [pc, #172]	@ (801b1b0 <etharp_find_entry+0x2d8>)
 801b102:	f240 127f 	movw	r2, #383	@ 0x17f
 801b106:	492e      	ldr	r1, [pc, #184]	@ (801b1c0 <etharp_find_entry+0x2e8>)
 801b108:	482b      	ldr	r0, [pc, #172]	@ (801b1b8 <etharp_find_entry+0x2e0>)
 801b10a:	f003 f99d 	bl	801e448 <iprintf>
    etharp_free_entry(i);
 801b10e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b112:	4618      	mov	r0, r3
 801b114:	f7ff fe06 	bl	801ad24 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801b118:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b11c:	2b09      	cmp	r3, #9
 801b11e:	dd06      	ble.n	801b12e <etharp_find_entry+0x256>
 801b120:	4b23      	ldr	r3, [pc, #140]	@ (801b1b0 <etharp_find_entry+0x2d8>)
 801b122:	f240 1283 	movw	r2, #387	@ 0x183
 801b126:	4926      	ldr	r1, [pc, #152]	@ (801b1c0 <etharp_find_entry+0x2e8>)
 801b128:	4823      	ldr	r0, [pc, #140]	@ (801b1b8 <etharp_find_entry+0x2e0>)
 801b12a:	f003 f98d 	bl	801e448 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801b12e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b132:	491e      	ldr	r1, [pc, #120]	@ (801b1ac <etharp_find_entry+0x2d4>)
 801b134:	4613      	mov	r3, r2
 801b136:	005b      	lsls	r3, r3, #1
 801b138:	4413      	add	r3, r2
 801b13a:	00db      	lsls	r3, r3, #3
 801b13c:	440b      	add	r3, r1
 801b13e:	3314      	adds	r3, #20
 801b140:	781b      	ldrb	r3, [r3, #0]
 801b142:	2b00      	cmp	r3, #0
 801b144:	d006      	beq.n	801b154 <etharp_find_entry+0x27c>
 801b146:	4b1a      	ldr	r3, [pc, #104]	@ (801b1b0 <etharp_find_entry+0x2d8>)
 801b148:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801b14c:	491d      	ldr	r1, [pc, #116]	@ (801b1c4 <etharp_find_entry+0x2ec>)
 801b14e:	481a      	ldr	r0, [pc, #104]	@ (801b1b8 <etharp_find_entry+0x2e0>)
 801b150:	f003 f97a 	bl	801e448 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801b154:	68fb      	ldr	r3, [r7, #12]
 801b156:	2b00      	cmp	r3, #0
 801b158:	d00b      	beq.n	801b172 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801b15a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b15e:	68fb      	ldr	r3, [r7, #12]
 801b160:	6819      	ldr	r1, [r3, #0]
 801b162:	4812      	ldr	r0, [pc, #72]	@ (801b1ac <etharp_find_entry+0x2d4>)
 801b164:	4613      	mov	r3, r2
 801b166:	005b      	lsls	r3, r3, #1
 801b168:	4413      	add	r3, r2
 801b16a:	00db      	lsls	r3, r3, #3
 801b16c:	4403      	add	r3, r0
 801b16e:	3304      	adds	r3, #4
 801b170:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801b172:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b176:	490d      	ldr	r1, [pc, #52]	@ (801b1ac <etharp_find_entry+0x2d4>)
 801b178:	4613      	mov	r3, r2
 801b17a:	005b      	lsls	r3, r3, #1
 801b17c:	4413      	add	r3, r2
 801b17e:	00db      	lsls	r3, r3, #3
 801b180:	440b      	add	r3, r1
 801b182:	3312      	adds	r3, #18
 801b184:	2200      	movs	r2, #0
 801b186:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801b188:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b18c:	4907      	ldr	r1, [pc, #28]	@ (801b1ac <etharp_find_entry+0x2d4>)
 801b18e:	4613      	mov	r3, r2
 801b190:	005b      	lsls	r3, r3, #1
 801b192:	4413      	add	r3, r2
 801b194:	00db      	lsls	r3, r3, #3
 801b196:	440b      	add	r3, r1
 801b198:	3308      	adds	r3, #8
 801b19a:	687a      	ldr	r2, [r7, #4]
 801b19c:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801b19e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801b1a2:	4618      	mov	r0, r3
 801b1a4:	3728      	adds	r7, #40	@ 0x28
 801b1a6:	46bd      	mov	sp, r7
 801b1a8:	bd80      	pop	{r7, pc}
 801b1aa:	bf00      	nop
 801b1ac:	20027824 	.word	0x20027824
 801b1b0:	08021904 	.word	0x08021904
 801b1b4:	0802193c 	.word	0x0802193c
 801b1b8:	0802197c 	.word	0x0802197c
 801b1bc:	080219a4 	.word	0x080219a4
 801b1c0:	080219bc 	.word	0x080219bc
 801b1c4:	080219d0 	.word	0x080219d0

0801b1c8 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801b1c8:	b580      	push	{r7, lr}
 801b1ca:	b088      	sub	sp, #32
 801b1cc:	af02      	add	r7, sp, #8
 801b1ce:	60f8      	str	r0, [r7, #12]
 801b1d0:	60b9      	str	r1, [r7, #8]
 801b1d2:	607a      	str	r2, [r7, #4]
 801b1d4:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801b1d6:	68fb      	ldr	r3, [r7, #12]
 801b1d8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801b1dc:	2b06      	cmp	r3, #6
 801b1de:	d006      	beq.n	801b1ee <etharp_update_arp_entry+0x26>
 801b1e0:	4b48      	ldr	r3, [pc, #288]	@ (801b304 <etharp_update_arp_entry+0x13c>)
 801b1e2:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801b1e6:	4948      	ldr	r1, [pc, #288]	@ (801b308 <etharp_update_arp_entry+0x140>)
 801b1e8:	4848      	ldr	r0, [pc, #288]	@ (801b30c <etharp_update_arp_entry+0x144>)
 801b1ea:	f003 f92d 	bl	801e448 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801b1ee:	68bb      	ldr	r3, [r7, #8]
 801b1f0:	2b00      	cmp	r3, #0
 801b1f2:	d012      	beq.n	801b21a <etharp_update_arp_entry+0x52>
 801b1f4:	68bb      	ldr	r3, [r7, #8]
 801b1f6:	681b      	ldr	r3, [r3, #0]
 801b1f8:	2b00      	cmp	r3, #0
 801b1fa:	d00e      	beq.n	801b21a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801b1fc:	68bb      	ldr	r3, [r7, #8]
 801b1fe:	681b      	ldr	r3, [r3, #0]
 801b200:	68f9      	ldr	r1, [r7, #12]
 801b202:	4618      	mov	r0, r3
 801b204:	f001 f8fe 	bl	801c404 <ip4_addr_isbroadcast_u32>
 801b208:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801b20a:	2b00      	cmp	r3, #0
 801b20c:	d105      	bne.n	801b21a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801b20e:	68bb      	ldr	r3, [r7, #8]
 801b210:	681b      	ldr	r3, [r3, #0]
 801b212:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801b216:	2be0      	cmp	r3, #224	@ 0xe0
 801b218:	d102      	bne.n	801b220 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801b21a:	f06f 030f 	mvn.w	r3, #15
 801b21e:	e06c      	b.n	801b2fa <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801b220:	78fb      	ldrb	r3, [r7, #3]
 801b222:	68fa      	ldr	r2, [r7, #12]
 801b224:	4619      	mov	r1, r3
 801b226:	68b8      	ldr	r0, [r7, #8]
 801b228:	f7ff fe56 	bl	801aed8 <etharp_find_entry>
 801b22c:	4603      	mov	r3, r0
 801b22e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801b230:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801b234:	2b00      	cmp	r3, #0
 801b236:	da02      	bge.n	801b23e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801b238:	8afb      	ldrh	r3, [r7, #22]
 801b23a:	b25b      	sxtb	r3, r3
 801b23c:	e05d      	b.n	801b2fa <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801b23e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b242:	4933      	ldr	r1, [pc, #204]	@ (801b310 <etharp_update_arp_entry+0x148>)
 801b244:	4613      	mov	r3, r2
 801b246:	005b      	lsls	r3, r3, #1
 801b248:	4413      	add	r3, r2
 801b24a:	00db      	lsls	r3, r3, #3
 801b24c:	440b      	add	r3, r1
 801b24e:	3314      	adds	r3, #20
 801b250:	2202      	movs	r2, #2
 801b252:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801b254:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b258:	492d      	ldr	r1, [pc, #180]	@ (801b310 <etharp_update_arp_entry+0x148>)
 801b25a:	4613      	mov	r3, r2
 801b25c:	005b      	lsls	r3, r3, #1
 801b25e:	4413      	add	r3, r2
 801b260:	00db      	lsls	r3, r3, #3
 801b262:	440b      	add	r3, r1
 801b264:	3308      	adds	r3, #8
 801b266:	68fa      	ldr	r2, [r7, #12]
 801b268:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801b26a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b26e:	4613      	mov	r3, r2
 801b270:	005b      	lsls	r3, r3, #1
 801b272:	4413      	add	r3, r2
 801b274:	00db      	lsls	r3, r3, #3
 801b276:	3308      	adds	r3, #8
 801b278:	4a25      	ldr	r2, [pc, #148]	@ (801b310 <etharp_update_arp_entry+0x148>)
 801b27a:	4413      	add	r3, r2
 801b27c:	3304      	adds	r3, #4
 801b27e:	2206      	movs	r2, #6
 801b280:	6879      	ldr	r1, [r7, #4]
 801b282:	4618      	mov	r0, r3
 801b284:	f003 fa19 	bl	801e6ba <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801b288:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b28c:	4920      	ldr	r1, [pc, #128]	@ (801b310 <etharp_update_arp_entry+0x148>)
 801b28e:	4613      	mov	r3, r2
 801b290:	005b      	lsls	r3, r3, #1
 801b292:	4413      	add	r3, r2
 801b294:	00db      	lsls	r3, r3, #3
 801b296:	440b      	add	r3, r1
 801b298:	3312      	adds	r3, #18
 801b29a:	2200      	movs	r2, #0
 801b29c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801b29e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b2a2:	491b      	ldr	r1, [pc, #108]	@ (801b310 <etharp_update_arp_entry+0x148>)
 801b2a4:	4613      	mov	r3, r2
 801b2a6:	005b      	lsls	r3, r3, #1
 801b2a8:	4413      	add	r3, r2
 801b2aa:	00db      	lsls	r3, r3, #3
 801b2ac:	440b      	add	r3, r1
 801b2ae:	681b      	ldr	r3, [r3, #0]
 801b2b0:	2b00      	cmp	r3, #0
 801b2b2:	d021      	beq.n	801b2f8 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801b2b4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b2b8:	4915      	ldr	r1, [pc, #84]	@ (801b310 <etharp_update_arp_entry+0x148>)
 801b2ba:	4613      	mov	r3, r2
 801b2bc:	005b      	lsls	r3, r3, #1
 801b2be:	4413      	add	r3, r2
 801b2c0:	00db      	lsls	r3, r3, #3
 801b2c2:	440b      	add	r3, r1
 801b2c4:	681b      	ldr	r3, [r3, #0]
 801b2c6:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801b2c8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b2cc:	4910      	ldr	r1, [pc, #64]	@ (801b310 <etharp_update_arp_entry+0x148>)
 801b2ce:	4613      	mov	r3, r2
 801b2d0:	005b      	lsls	r3, r3, #1
 801b2d2:	4413      	add	r3, r2
 801b2d4:	00db      	lsls	r3, r3, #3
 801b2d6:	440b      	add	r3, r1
 801b2d8:	2200      	movs	r2, #0
 801b2da:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801b2dc:	68fb      	ldr	r3, [r7, #12]
 801b2de:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801b2e2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b2e6:	9300      	str	r3, [sp, #0]
 801b2e8:	687b      	ldr	r3, [r7, #4]
 801b2ea:	6939      	ldr	r1, [r7, #16]
 801b2ec:	68f8      	ldr	r0, [r7, #12]
 801b2ee:	f001 ff97 	bl	801d220 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801b2f2:	6938      	ldr	r0, [r7, #16]
 801b2f4:	f7f9 fb32 	bl	801495c <pbuf_free>
  }
  return ERR_OK;
 801b2f8:	2300      	movs	r3, #0
}
 801b2fa:	4618      	mov	r0, r3
 801b2fc:	3718      	adds	r7, #24
 801b2fe:	46bd      	mov	sp, r7
 801b300:	bd80      	pop	{r7, pc}
 801b302:	bf00      	nop
 801b304:	08021904 	.word	0x08021904
 801b308:	080219fc 	.word	0x080219fc
 801b30c:	0802197c 	.word	0x0802197c
 801b310:	20027824 	.word	0x20027824

0801b314 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801b314:	b580      	push	{r7, lr}
 801b316:	b084      	sub	sp, #16
 801b318:	af00      	add	r7, sp, #0
 801b31a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b31c:	2300      	movs	r3, #0
 801b31e:	60fb      	str	r3, [r7, #12]
 801b320:	e01e      	b.n	801b360 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801b322:	4913      	ldr	r1, [pc, #76]	@ (801b370 <etharp_cleanup_netif+0x5c>)
 801b324:	68fa      	ldr	r2, [r7, #12]
 801b326:	4613      	mov	r3, r2
 801b328:	005b      	lsls	r3, r3, #1
 801b32a:	4413      	add	r3, r2
 801b32c:	00db      	lsls	r3, r3, #3
 801b32e:	440b      	add	r3, r1
 801b330:	3314      	adds	r3, #20
 801b332:	781b      	ldrb	r3, [r3, #0]
 801b334:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801b336:	7afb      	ldrb	r3, [r7, #11]
 801b338:	2b00      	cmp	r3, #0
 801b33a:	d00e      	beq.n	801b35a <etharp_cleanup_netif+0x46>
 801b33c:	490c      	ldr	r1, [pc, #48]	@ (801b370 <etharp_cleanup_netif+0x5c>)
 801b33e:	68fa      	ldr	r2, [r7, #12]
 801b340:	4613      	mov	r3, r2
 801b342:	005b      	lsls	r3, r3, #1
 801b344:	4413      	add	r3, r2
 801b346:	00db      	lsls	r3, r3, #3
 801b348:	440b      	add	r3, r1
 801b34a:	3308      	adds	r3, #8
 801b34c:	681b      	ldr	r3, [r3, #0]
 801b34e:	687a      	ldr	r2, [r7, #4]
 801b350:	429a      	cmp	r2, r3
 801b352:	d102      	bne.n	801b35a <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801b354:	68f8      	ldr	r0, [r7, #12]
 801b356:	f7ff fce5 	bl	801ad24 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b35a:	68fb      	ldr	r3, [r7, #12]
 801b35c:	3301      	adds	r3, #1
 801b35e:	60fb      	str	r3, [r7, #12]
 801b360:	68fb      	ldr	r3, [r7, #12]
 801b362:	2b09      	cmp	r3, #9
 801b364:	dddd      	ble.n	801b322 <etharp_cleanup_netif+0xe>
    }
  }
}
 801b366:	bf00      	nop
 801b368:	bf00      	nop
 801b36a:	3710      	adds	r7, #16
 801b36c:	46bd      	mov	sp, r7
 801b36e:	bd80      	pop	{r7, pc}
 801b370:	20027824 	.word	0x20027824

0801b374 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801b374:	b5b0      	push	{r4, r5, r7, lr}
 801b376:	b08a      	sub	sp, #40	@ 0x28
 801b378:	af04      	add	r7, sp, #16
 801b37a:	6078      	str	r0, [r7, #4]
 801b37c:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801b37e:	683b      	ldr	r3, [r7, #0]
 801b380:	2b00      	cmp	r3, #0
 801b382:	d107      	bne.n	801b394 <etharp_input+0x20>
 801b384:	4b3d      	ldr	r3, [pc, #244]	@ (801b47c <etharp_input+0x108>)
 801b386:	f240 228a 	movw	r2, #650	@ 0x28a
 801b38a:	493d      	ldr	r1, [pc, #244]	@ (801b480 <etharp_input+0x10c>)
 801b38c:	483d      	ldr	r0, [pc, #244]	@ (801b484 <etharp_input+0x110>)
 801b38e:	f003 f85b 	bl	801e448 <iprintf>
 801b392:	e06f      	b.n	801b474 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801b394:	687b      	ldr	r3, [r7, #4]
 801b396:	685b      	ldr	r3, [r3, #4]
 801b398:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801b39a:	693b      	ldr	r3, [r7, #16]
 801b39c:	881b      	ldrh	r3, [r3, #0]
 801b39e:	b29b      	uxth	r3, r3
 801b3a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801b3a4:	d10c      	bne.n	801b3c0 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801b3a6:	693b      	ldr	r3, [r7, #16]
 801b3a8:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801b3aa:	2b06      	cmp	r3, #6
 801b3ac:	d108      	bne.n	801b3c0 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801b3ae:	693b      	ldr	r3, [r7, #16]
 801b3b0:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801b3b2:	2b04      	cmp	r3, #4
 801b3b4:	d104      	bne.n	801b3c0 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801b3b6:	693b      	ldr	r3, [r7, #16]
 801b3b8:	885b      	ldrh	r3, [r3, #2]
 801b3ba:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801b3bc:	2b08      	cmp	r3, #8
 801b3be:	d003      	beq.n	801b3c8 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801b3c0:	6878      	ldr	r0, [r7, #4]
 801b3c2:	f7f9 facb 	bl	801495c <pbuf_free>
    return;
 801b3c6:	e055      	b.n	801b474 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801b3c8:	693b      	ldr	r3, [r7, #16]
 801b3ca:	330e      	adds	r3, #14
 801b3cc:	681b      	ldr	r3, [r3, #0]
 801b3ce:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801b3d0:	693b      	ldr	r3, [r7, #16]
 801b3d2:	3318      	adds	r3, #24
 801b3d4:	681b      	ldr	r3, [r3, #0]
 801b3d6:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801b3d8:	683b      	ldr	r3, [r7, #0]
 801b3da:	3304      	adds	r3, #4
 801b3dc:	681b      	ldr	r3, [r3, #0]
 801b3de:	2b00      	cmp	r3, #0
 801b3e0:	d102      	bne.n	801b3e8 <etharp_input+0x74>
    for_us = 0;
 801b3e2:	2300      	movs	r3, #0
 801b3e4:	75fb      	strb	r3, [r7, #23]
 801b3e6:	e009      	b.n	801b3fc <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801b3e8:	68ba      	ldr	r2, [r7, #8]
 801b3ea:	683b      	ldr	r3, [r7, #0]
 801b3ec:	3304      	adds	r3, #4
 801b3ee:	681b      	ldr	r3, [r3, #0]
 801b3f0:	429a      	cmp	r2, r3
 801b3f2:	bf0c      	ite	eq
 801b3f4:	2301      	moveq	r3, #1
 801b3f6:	2300      	movne	r3, #0
 801b3f8:	b2db      	uxtb	r3, r3
 801b3fa:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801b3fc:	693b      	ldr	r3, [r7, #16]
 801b3fe:	f103 0208 	add.w	r2, r3, #8
 801b402:	7dfb      	ldrb	r3, [r7, #23]
 801b404:	2b00      	cmp	r3, #0
 801b406:	d001      	beq.n	801b40c <etharp_input+0x98>
 801b408:	2301      	movs	r3, #1
 801b40a:	e000      	b.n	801b40e <etharp_input+0x9a>
 801b40c:	2302      	movs	r3, #2
 801b40e:	f107 010c 	add.w	r1, r7, #12
 801b412:	6838      	ldr	r0, [r7, #0]
 801b414:	f7ff fed8 	bl	801b1c8 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801b418:	693b      	ldr	r3, [r7, #16]
 801b41a:	88db      	ldrh	r3, [r3, #6]
 801b41c:	b29b      	uxth	r3, r3
 801b41e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801b422:	d003      	beq.n	801b42c <etharp_input+0xb8>
 801b424:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b428:	d01e      	beq.n	801b468 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801b42a:	e020      	b.n	801b46e <etharp_input+0xfa>
      if (for_us) {
 801b42c:	7dfb      	ldrb	r3, [r7, #23]
 801b42e:	2b00      	cmp	r3, #0
 801b430:	d01c      	beq.n	801b46c <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801b432:	683b      	ldr	r3, [r7, #0]
 801b434:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801b438:	693b      	ldr	r3, [r7, #16]
 801b43a:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801b43e:	683b      	ldr	r3, [r7, #0]
 801b440:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801b444:	683b      	ldr	r3, [r7, #0]
 801b446:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801b448:	693a      	ldr	r2, [r7, #16]
 801b44a:	3208      	adds	r2, #8
        etharp_raw(netif,
 801b44c:	2102      	movs	r1, #2
 801b44e:	9103      	str	r1, [sp, #12]
 801b450:	f107 010c 	add.w	r1, r7, #12
 801b454:	9102      	str	r1, [sp, #8]
 801b456:	9201      	str	r2, [sp, #4]
 801b458:	9300      	str	r3, [sp, #0]
 801b45a:	462b      	mov	r3, r5
 801b45c:	4622      	mov	r2, r4
 801b45e:	4601      	mov	r1, r0
 801b460:	6838      	ldr	r0, [r7, #0]
 801b462:	f000 faeb 	bl	801ba3c <etharp_raw>
      break;
 801b466:	e001      	b.n	801b46c <etharp_input+0xf8>
      break;
 801b468:	bf00      	nop
 801b46a:	e000      	b.n	801b46e <etharp_input+0xfa>
      break;
 801b46c:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801b46e:	6878      	ldr	r0, [r7, #4]
 801b470:	f7f9 fa74 	bl	801495c <pbuf_free>
}
 801b474:	3718      	adds	r7, #24
 801b476:	46bd      	mov	sp, r7
 801b478:	bdb0      	pop	{r4, r5, r7, pc}
 801b47a:	bf00      	nop
 801b47c:	08021904 	.word	0x08021904
 801b480:	08021a54 	.word	0x08021a54
 801b484:	0802197c 	.word	0x0802197c

0801b488 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801b488:	b580      	push	{r7, lr}
 801b48a:	b086      	sub	sp, #24
 801b48c:	af02      	add	r7, sp, #8
 801b48e:	60f8      	str	r0, [r7, #12]
 801b490:	60b9      	str	r1, [r7, #8]
 801b492:	4613      	mov	r3, r2
 801b494:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801b496:	79fa      	ldrb	r2, [r7, #7]
 801b498:	4944      	ldr	r1, [pc, #272]	@ (801b5ac <etharp_output_to_arp_index+0x124>)
 801b49a:	4613      	mov	r3, r2
 801b49c:	005b      	lsls	r3, r3, #1
 801b49e:	4413      	add	r3, r2
 801b4a0:	00db      	lsls	r3, r3, #3
 801b4a2:	440b      	add	r3, r1
 801b4a4:	3314      	adds	r3, #20
 801b4a6:	781b      	ldrb	r3, [r3, #0]
 801b4a8:	2b01      	cmp	r3, #1
 801b4aa:	d806      	bhi.n	801b4ba <etharp_output_to_arp_index+0x32>
 801b4ac:	4b40      	ldr	r3, [pc, #256]	@ (801b5b0 <etharp_output_to_arp_index+0x128>)
 801b4ae:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801b4b2:	4940      	ldr	r1, [pc, #256]	@ (801b5b4 <etharp_output_to_arp_index+0x12c>)
 801b4b4:	4840      	ldr	r0, [pc, #256]	@ (801b5b8 <etharp_output_to_arp_index+0x130>)
 801b4b6:	f002 ffc7 	bl	801e448 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801b4ba:	79fa      	ldrb	r2, [r7, #7]
 801b4bc:	493b      	ldr	r1, [pc, #236]	@ (801b5ac <etharp_output_to_arp_index+0x124>)
 801b4be:	4613      	mov	r3, r2
 801b4c0:	005b      	lsls	r3, r3, #1
 801b4c2:	4413      	add	r3, r2
 801b4c4:	00db      	lsls	r3, r3, #3
 801b4c6:	440b      	add	r3, r1
 801b4c8:	3314      	adds	r3, #20
 801b4ca:	781b      	ldrb	r3, [r3, #0]
 801b4cc:	2b02      	cmp	r3, #2
 801b4ce:	d153      	bne.n	801b578 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801b4d0:	79fa      	ldrb	r2, [r7, #7]
 801b4d2:	4936      	ldr	r1, [pc, #216]	@ (801b5ac <etharp_output_to_arp_index+0x124>)
 801b4d4:	4613      	mov	r3, r2
 801b4d6:	005b      	lsls	r3, r3, #1
 801b4d8:	4413      	add	r3, r2
 801b4da:	00db      	lsls	r3, r3, #3
 801b4dc:	440b      	add	r3, r1
 801b4de:	3312      	adds	r3, #18
 801b4e0:	881b      	ldrh	r3, [r3, #0]
 801b4e2:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801b4e6:	d919      	bls.n	801b51c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801b4e8:	79fa      	ldrb	r2, [r7, #7]
 801b4ea:	4613      	mov	r3, r2
 801b4ec:	005b      	lsls	r3, r3, #1
 801b4ee:	4413      	add	r3, r2
 801b4f0:	00db      	lsls	r3, r3, #3
 801b4f2:	4a2e      	ldr	r2, [pc, #184]	@ (801b5ac <etharp_output_to_arp_index+0x124>)
 801b4f4:	4413      	add	r3, r2
 801b4f6:	3304      	adds	r3, #4
 801b4f8:	4619      	mov	r1, r3
 801b4fa:	68f8      	ldr	r0, [r7, #12]
 801b4fc:	f000 fb4c 	bl	801bb98 <etharp_request>
 801b500:	4603      	mov	r3, r0
 801b502:	2b00      	cmp	r3, #0
 801b504:	d138      	bne.n	801b578 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801b506:	79fa      	ldrb	r2, [r7, #7]
 801b508:	4928      	ldr	r1, [pc, #160]	@ (801b5ac <etharp_output_to_arp_index+0x124>)
 801b50a:	4613      	mov	r3, r2
 801b50c:	005b      	lsls	r3, r3, #1
 801b50e:	4413      	add	r3, r2
 801b510:	00db      	lsls	r3, r3, #3
 801b512:	440b      	add	r3, r1
 801b514:	3314      	adds	r3, #20
 801b516:	2203      	movs	r2, #3
 801b518:	701a      	strb	r2, [r3, #0]
 801b51a:	e02d      	b.n	801b578 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801b51c:	79fa      	ldrb	r2, [r7, #7]
 801b51e:	4923      	ldr	r1, [pc, #140]	@ (801b5ac <etharp_output_to_arp_index+0x124>)
 801b520:	4613      	mov	r3, r2
 801b522:	005b      	lsls	r3, r3, #1
 801b524:	4413      	add	r3, r2
 801b526:	00db      	lsls	r3, r3, #3
 801b528:	440b      	add	r3, r1
 801b52a:	3312      	adds	r3, #18
 801b52c:	881b      	ldrh	r3, [r3, #0]
 801b52e:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801b532:	d321      	bcc.n	801b578 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801b534:	79fa      	ldrb	r2, [r7, #7]
 801b536:	4613      	mov	r3, r2
 801b538:	005b      	lsls	r3, r3, #1
 801b53a:	4413      	add	r3, r2
 801b53c:	00db      	lsls	r3, r3, #3
 801b53e:	4a1b      	ldr	r2, [pc, #108]	@ (801b5ac <etharp_output_to_arp_index+0x124>)
 801b540:	4413      	add	r3, r2
 801b542:	1d19      	adds	r1, r3, #4
 801b544:	79fa      	ldrb	r2, [r7, #7]
 801b546:	4613      	mov	r3, r2
 801b548:	005b      	lsls	r3, r3, #1
 801b54a:	4413      	add	r3, r2
 801b54c:	00db      	lsls	r3, r3, #3
 801b54e:	3308      	adds	r3, #8
 801b550:	4a16      	ldr	r2, [pc, #88]	@ (801b5ac <etharp_output_to_arp_index+0x124>)
 801b552:	4413      	add	r3, r2
 801b554:	3304      	adds	r3, #4
 801b556:	461a      	mov	r2, r3
 801b558:	68f8      	ldr	r0, [r7, #12]
 801b55a:	f000 fafb 	bl	801bb54 <etharp_request_dst>
 801b55e:	4603      	mov	r3, r0
 801b560:	2b00      	cmp	r3, #0
 801b562:	d109      	bne.n	801b578 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801b564:	79fa      	ldrb	r2, [r7, #7]
 801b566:	4911      	ldr	r1, [pc, #68]	@ (801b5ac <etharp_output_to_arp_index+0x124>)
 801b568:	4613      	mov	r3, r2
 801b56a:	005b      	lsls	r3, r3, #1
 801b56c:	4413      	add	r3, r2
 801b56e:	00db      	lsls	r3, r3, #3
 801b570:	440b      	add	r3, r1
 801b572:	3314      	adds	r3, #20
 801b574:	2203      	movs	r2, #3
 801b576:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801b578:	68fb      	ldr	r3, [r7, #12]
 801b57a:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801b57e:	79fa      	ldrb	r2, [r7, #7]
 801b580:	4613      	mov	r3, r2
 801b582:	005b      	lsls	r3, r3, #1
 801b584:	4413      	add	r3, r2
 801b586:	00db      	lsls	r3, r3, #3
 801b588:	3308      	adds	r3, #8
 801b58a:	4a08      	ldr	r2, [pc, #32]	@ (801b5ac <etharp_output_to_arp_index+0x124>)
 801b58c:	4413      	add	r3, r2
 801b58e:	3304      	adds	r3, #4
 801b590:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801b594:	9200      	str	r2, [sp, #0]
 801b596:	460a      	mov	r2, r1
 801b598:	68b9      	ldr	r1, [r7, #8]
 801b59a:	68f8      	ldr	r0, [r7, #12]
 801b59c:	f001 fe40 	bl	801d220 <ethernet_output>
 801b5a0:	4603      	mov	r3, r0
}
 801b5a2:	4618      	mov	r0, r3
 801b5a4:	3710      	adds	r7, #16
 801b5a6:	46bd      	mov	sp, r7
 801b5a8:	bd80      	pop	{r7, pc}
 801b5aa:	bf00      	nop
 801b5ac:	20027824 	.word	0x20027824
 801b5b0:	08021904 	.word	0x08021904
 801b5b4:	08021a74 	.word	0x08021a74
 801b5b8:	0802197c 	.word	0x0802197c

0801b5bc <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801b5bc:	b580      	push	{r7, lr}
 801b5be:	b08a      	sub	sp, #40	@ 0x28
 801b5c0:	af02      	add	r7, sp, #8
 801b5c2:	60f8      	str	r0, [r7, #12]
 801b5c4:	60b9      	str	r1, [r7, #8]
 801b5c6:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801b5c8:	687b      	ldr	r3, [r7, #4]
 801b5ca:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b5cc:	68fb      	ldr	r3, [r7, #12]
 801b5ce:	2b00      	cmp	r3, #0
 801b5d0:	d106      	bne.n	801b5e0 <etharp_output+0x24>
 801b5d2:	4b73      	ldr	r3, [pc, #460]	@ (801b7a0 <etharp_output+0x1e4>)
 801b5d4:	f240 321e 	movw	r2, #798	@ 0x31e
 801b5d8:	4972      	ldr	r1, [pc, #456]	@ (801b7a4 <etharp_output+0x1e8>)
 801b5da:	4873      	ldr	r0, [pc, #460]	@ (801b7a8 <etharp_output+0x1ec>)
 801b5dc:	f002 ff34 	bl	801e448 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801b5e0:	68bb      	ldr	r3, [r7, #8]
 801b5e2:	2b00      	cmp	r3, #0
 801b5e4:	d106      	bne.n	801b5f4 <etharp_output+0x38>
 801b5e6:	4b6e      	ldr	r3, [pc, #440]	@ (801b7a0 <etharp_output+0x1e4>)
 801b5e8:	f240 321f 	movw	r2, #799	@ 0x31f
 801b5ec:	496f      	ldr	r1, [pc, #444]	@ (801b7ac <etharp_output+0x1f0>)
 801b5ee:	486e      	ldr	r0, [pc, #440]	@ (801b7a8 <etharp_output+0x1ec>)
 801b5f0:	f002 ff2a 	bl	801e448 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801b5f4:	687b      	ldr	r3, [r7, #4]
 801b5f6:	2b00      	cmp	r3, #0
 801b5f8:	d106      	bne.n	801b608 <etharp_output+0x4c>
 801b5fa:	4b69      	ldr	r3, [pc, #420]	@ (801b7a0 <etharp_output+0x1e4>)
 801b5fc:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801b600:	496b      	ldr	r1, [pc, #428]	@ (801b7b0 <etharp_output+0x1f4>)
 801b602:	4869      	ldr	r0, [pc, #420]	@ (801b7a8 <etharp_output+0x1ec>)
 801b604:	f002 ff20 	bl	801e448 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801b608:	687b      	ldr	r3, [r7, #4]
 801b60a:	681b      	ldr	r3, [r3, #0]
 801b60c:	68f9      	ldr	r1, [r7, #12]
 801b60e:	4618      	mov	r0, r3
 801b610:	f000 fef8 	bl	801c404 <ip4_addr_isbroadcast_u32>
 801b614:	4603      	mov	r3, r0
 801b616:	2b00      	cmp	r3, #0
 801b618:	d002      	beq.n	801b620 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801b61a:	4b66      	ldr	r3, [pc, #408]	@ (801b7b4 <etharp_output+0x1f8>)
 801b61c:	61fb      	str	r3, [r7, #28]
 801b61e:	e0af      	b.n	801b780 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801b620:	687b      	ldr	r3, [r7, #4]
 801b622:	681b      	ldr	r3, [r3, #0]
 801b624:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b628:	2be0      	cmp	r3, #224	@ 0xe0
 801b62a:	d118      	bne.n	801b65e <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801b62c:	2301      	movs	r3, #1
 801b62e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801b630:	2300      	movs	r3, #0
 801b632:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801b634:	235e      	movs	r3, #94	@ 0x5e
 801b636:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801b638:	687b      	ldr	r3, [r7, #4]
 801b63a:	3301      	adds	r3, #1
 801b63c:	781b      	ldrb	r3, [r3, #0]
 801b63e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801b642:	b2db      	uxtb	r3, r3
 801b644:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801b646:	687b      	ldr	r3, [r7, #4]
 801b648:	3302      	adds	r3, #2
 801b64a:	781b      	ldrb	r3, [r3, #0]
 801b64c:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801b64e:	687b      	ldr	r3, [r7, #4]
 801b650:	3303      	adds	r3, #3
 801b652:	781b      	ldrb	r3, [r3, #0]
 801b654:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801b656:	f107 0310 	add.w	r3, r7, #16
 801b65a:	61fb      	str	r3, [r7, #28]
 801b65c:	e090      	b.n	801b780 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801b65e:	687b      	ldr	r3, [r7, #4]
 801b660:	681a      	ldr	r2, [r3, #0]
 801b662:	68fb      	ldr	r3, [r7, #12]
 801b664:	3304      	adds	r3, #4
 801b666:	681b      	ldr	r3, [r3, #0]
 801b668:	405a      	eors	r2, r3
 801b66a:	68fb      	ldr	r3, [r7, #12]
 801b66c:	3308      	adds	r3, #8
 801b66e:	681b      	ldr	r3, [r3, #0]
 801b670:	4013      	ands	r3, r2
 801b672:	2b00      	cmp	r3, #0
 801b674:	d012      	beq.n	801b69c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801b676:	687b      	ldr	r3, [r7, #4]
 801b678:	681b      	ldr	r3, [r3, #0]
 801b67a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801b67c:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801b680:	4293      	cmp	r3, r2
 801b682:	d00b      	beq.n	801b69c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801b684:	68fb      	ldr	r3, [r7, #12]
 801b686:	330c      	adds	r3, #12
 801b688:	681b      	ldr	r3, [r3, #0]
 801b68a:	2b00      	cmp	r3, #0
 801b68c:	d003      	beq.n	801b696 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801b68e:	68fb      	ldr	r3, [r7, #12]
 801b690:	330c      	adds	r3, #12
 801b692:	61bb      	str	r3, [r7, #24]
 801b694:	e002      	b.n	801b69c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801b696:	f06f 0303 	mvn.w	r3, #3
 801b69a:	e07d      	b.n	801b798 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801b69c:	4b46      	ldr	r3, [pc, #280]	@ (801b7b8 <etharp_output+0x1fc>)
 801b69e:	781b      	ldrb	r3, [r3, #0]
 801b6a0:	4619      	mov	r1, r3
 801b6a2:	4a46      	ldr	r2, [pc, #280]	@ (801b7bc <etharp_output+0x200>)
 801b6a4:	460b      	mov	r3, r1
 801b6a6:	005b      	lsls	r3, r3, #1
 801b6a8:	440b      	add	r3, r1
 801b6aa:	00db      	lsls	r3, r3, #3
 801b6ac:	4413      	add	r3, r2
 801b6ae:	3314      	adds	r3, #20
 801b6b0:	781b      	ldrb	r3, [r3, #0]
 801b6b2:	2b01      	cmp	r3, #1
 801b6b4:	d925      	bls.n	801b702 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801b6b6:	4b40      	ldr	r3, [pc, #256]	@ (801b7b8 <etharp_output+0x1fc>)
 801b6b8:	781b      	ldrb	r3, [r3, #0]
 801b6ba:	4619      	mov	r1, r3
 801b6bc:	4a3f      	ldr	r2, [pc, #252]	@ (801b7bc <etharp_output+0x200>)
 801b6be:	460b      	mov	r3, r1
 801b6c0:	005b      	lsls	r3, r3, #1
 801b6c2:	440b      	add	r3, r1
 801b6c4:	00db      	lsls	r3, r3, #3
 801b6c6:	4413      	add	r3, r2
 801b6c8:	3308      	adds	r3, #8
 801b6ca:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801b6cc:	68fa      	ldr	r2, [r7, #12]
 801b6ce:	429a      	cmp	r2, r3
 801b6d0:	d117      	bne.n	801b702 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801b6d2:	69bb      	ldr	r3, [r7, #24]
 801b6d4:	681a      	ldr	r2, [r3, #0]
 801b6d6:	4b38      	ldr	r3, [pc, #224]	@ (801b7b8 <etharp_output+0x1fc>)
 801b6d8:	781b      	ldrb	r3, [r3, #0]
 801b6da:	4618      	mov	r0, r3
 801b6dc:	4937      	ldr	r1, [pc, #220]	@ (801b7bc <etharp_output+0x200>)
 801b6de:	4603      	mov	r3, r0
 801b6e0:	005b      	lsls	r3, r3, #1
 801b6e2:	4403      	add	r3, r0
 801b6e4:	00db      	lsls	r3, r3, #3
 801b6e6:	440b      	add	r3, r1
 801b6e8:	3304      	adds	r3, #4
 801b6ea:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801b6ec:	429a      	cmp	r2, r3
 801b6ee:	d108      	bne.n	801b702 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801b6f0:	4b31      	ldr	r3, [pc, #196]	@ (801b7b8 <etharp_output+0x1fc>)
 801b6f2:	781b      	ldrb	r3, [r3, #0]
 801b6f4:	461a      	mov	r2, r3
 801b6f6:	68b9      	ldr	r1, [r7, #8]
 801b6f8:	68f8      	ldr	r0, [r7, #12]
 801b6fa:	f7ff fec5 	bl	801b488 <etharp_output_to_arp_index>
 801b6fe:	4603      	mov	r3, r0
 801b700:	e04a      	b.n	801b798 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801b702:	2300      	movs	r3, #0
 801b704:	75fb      	strb	r3, [r7, #23]
 801b706:	e031      	b.n	801b76c <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801b708:	7dfa      	ldrb	r2, [r7, #23]
 801b70a:	492c      	ldr	r1, [pc, #176]	@ (801b7bc <etharp_output+0x200>)
 801b70c:	4613      	mov	r3, r2
 801b70e:	005b      	lsls	r3, r3, #1
 801b710:	4413      	add	r3, r2
 801b712:	00db      	lsls	r3, r3, #3
 801b714:	440b      	add	r3, r1
 801b716:	3314      	adds	r3, #20
 801b718:	781b      	ldrb	r3, [r3, #0]
 801b71a:	2b01      	cmp	r3, #1
 801b71c:	d923      	bls.n	801b766 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801b71e:	7dfa      	ldrb	r2, [r7, #23]
 801b720:	4926      	ldr	r1, [pc, #152]	@ (801b7bc <etharp_output+0x200>)
 801b722:	4613      	mov	r3, r2
 801b724:	005b      	lsls	r3, r3, #1
 801b726:	4413      	add	r3, r2
 801b728:	00db      	lsls	r3, r3, #3
 801b72a:	440b      	add	r3, r1
 801b72c:	3308      	adds	r3, #8
 801b72e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801b730:	68fa      	ldr	r2, [r7, #12]
 801b732:	429a      	cmp	r2, r3
 801b734:	d117      	bne.n	801b766 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801b736:	69bb      	ldr	r3, [r7, #24]
 801b738:	6819      	ldr	r1, [r3, #0]
 801b73a:	7dfa      	ldrb	r2, [r7, #23]
 801b73c:	481f      	ldr	r0, [pc, #124]	@ (801b7bc <etharp_output+0x200>)
 801b73e:	4613      	mov	r3, r2
 801b740:	005b      	lsls	r3, r3, #1
 801b742:	4413      	add	r3, r2
 801b744:	00db      	lsls	r3, r3, #3
 801b746:	4403      	add	r3, r0
 801b748:	3304      	adds	r3, #4
 801b74a:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801b74c:	4299      	cmp	r1, r3
 801b74e:	d10a      	bne.n	801b766 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801b750:	4a19      	ldr	r2, [pc, #100]	@ (801b7b8 <etharp_output+0x1fc>)
 801b752:	7dfb      	ldrb	r3, [r7, #23]
 801b754:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801b756:	7dfb      	ldrb	r3, [r7, #23]
 801b758:	461a      	mov	r2, r3
 801b75a:	68b9      	ldr	r1, [r7, #8]
 801b75c:	68f8      	ldr	r0, [r7, #12]
 801b75e:	f7ff fe93 	bl	801b488 <etharp_output_to_arp_index>
 801b762:	4603      	mov	r3, r0
 801b764:	e018      	b.n	801b798 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801b766:	7dfb      	ldrb	r3, [r7, #23]
 801b768:	3301      	adds	r3, #1
 801b76a:	75fb      	strb	r3, [r7, #23]
 801b76c:	7dfb      	ldrb	r3, [r7, #23]
 801b76e:	2b09      	cmp	r3, #9
 801b770:	d9ca      	bls.n	801b708 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801b772:	68ba      	ldr	r2, [r7, #8]
 801b774:	69b9      	ldr	r1, [r7, #24]
 801b776:	68f8      	ldr	r0, [r7, #12]
 801b778:	f000 f822 	bl	801b7c0 <etharp_query>
 801b77c:	4603      	mov	r3, r0
 801b77e:	e00b      	b.n	801b798 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801b780:	68fb      	ldr	r3, [r7, #12]
 801b782:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801b786:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b78a:	9300      	str	r3, [sp, #0]
 801b78c:	69fb      	ldr	r3, [r7, #28]
 801b78e:	68b9      	ldr	r1, [r7, #8]
 801b790:	68f8      	ldr	r0, [r7, #12]
 801b792:	f001 fd45 	bl	801d220 <ethernet_output>
 801b796:	4603      	mov	r3, r0
}
 801b798:	4618      	mov	r0, r3
 801b79a:	3720      	adds	r7, #32
 801b79c:	46bd      	mov	sp, r7
 801b79e:	bd80      	pop	{r7, pc}
 801b7a0:	08021904 	.word	0x08021904
 801b7a4:	08021a54 	.word	0x08021a54
 801b7a8:	0802197c 	.word	0x0802197c
 801b7ac:	08021aa4 	.word	0x08021aa4
 801b7b0:	08021a44 	.word	0x08021a44
 801b7b4:	080224c4 	.word	0x080224c4
 801b7b8:	20027914 	.word	0x20027914
 801b7bc:	20027824 	.word	0x20027824

0801b7c0 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801b7c0:	b580      	push	{r7, lr}
 801b7c2:	b08c      	sub	sp, #48	@ 0x30
 801b7c4:	af02      	add	r7, sp, #8
 801b7c6:	60f8      	str	r0, [r7, #12]
 801b7c8:	60b9      	str	r1, [r7, #8]
 801b7ca:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801b7cc:	68fb      	ldr	r3, [r7, #12]
 801b7ce:	3326      	adds	r3, #38	@ 0x26
 801b7d0:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801b7d2:	23ff      	movs	r3, #255	@ 0xff
 801b7d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801b7d8:	2300      	movs	r3, #0
 801b7da:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b7dc:	68bb      	ldr	r3, [r7, #8]
 801b7de:	681b      	ldr	r3, [r3, #0]
 801b7e0:	68f9      	ldr	r1, [r7, #12]
 801b7e2:	4618      	mov	r0, r3
 801b7e4:	f000 fe0e 	bl	801c404 <ip4_addr_isbroadcast_u32>
 801b7e8:	4603      	mov	r3, r0
 801b7ea:	2b00      	cmp	r3, #0
 801b7ec:	d10c      	bne.n	801b808 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b7ee:	68bb      	ldr	r3, [r7, #8]
 801b7f0:	681b      	ldr	r3, [r3, #0]
 801b7f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b7f6:	2be0      	cmp	r3, #224	@ 0xe0
 801b7f8:	d006      	beq.n	801b808 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b7fa:	68bb      	ldr	r3, [r7, #8]
 801b7fc:	2b00      	cmp	r3, #0
 801b7fe:	d003      	beq.n	801b808 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801b800:	68bb      	ldr	r3, [r7, #8]
 801b802:	681b      	ldr	r3, [r3, #0]
 801b804:	2b00      	cmp	r3, #0
 801b806:	d102      	bne.n	801b80e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801b808:	f06f 030f 	mvn.w	r3, #15
 801b80c:	e101      	b.n	801ba12 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801b80e:	68fa      	ldr	r2, [r7, #12]
 801b810:	2101      	movs	r1, #1
 801b812:	68b8      	ldr	r0, [r7, #8]
 801b814:	f7ff fb60 	bl	801aed8 <etharp_find_entry>
 801b818:	4603      	mov	r3, r0
 801b81a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801b81c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801b820:	2b00      	cmp	r3, #0
 801b822:	da02      	bge.n	801b82a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801b824:	8a7b      	ldrh	r3, [r7, #18]
 801b826:	b25b      	sxtb	r3, r3
 801b828:	e0f3      	b.n	801ba12 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801b82a:	8a7b      	ldrh	r3, [r7, #18]
 801b82c:	2b7e      	cmp	r3, #126	@ 0x7e
 801b82e:	d906      	bls.n	801b83e <etharp_query+0x7e>
 801b830:	4b7a      	ldr	r3, [pc, #488]	@ (801ba1c <etharp_query+0x25c>)
 801b832:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801b836:	497a      	ldr	r1, [pc, #488]	@ (801ba20 <etharp_query+0x260>)
 801b838:	487a      	ldr	r0, [pc, #488]	@ (801ba24 <etharp_query+0x264>)
 801b83a:	f002 fe05 	bl	801e448 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801b83e:	8a7b      	ldrh	r3, [r7, #18]
 801b840:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801b842:	7c7a      	ldrb	r2, [r7, #17]
 801b844:	4978      	ldr	r1, [pc, #480]	@ (801ba28 <etharp_query+0x268>)
 801b846:	4613      	mov	r3, r2
 801b848:	005b      	lsls	r3, r3, #1
 801b84a:	4413      	add	r3, r2
 801b84c:	00db      	lsls	r3, r3, #3
 801b84e:	440b      	add	r3, r1
 801b850:	3314      	adds	r3, #20
 801b852:	781b      	ldrb	r3, [r3, #0]
 801b854:	2b00      	cmp	r3, #0
 801b856:	d115      	bne.n	801b884 <etharp_query+0xc4>
    is_new_entry = 1;
 801b858:	2301      	movs	r3, #1
 801b85a:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801b85c:	7c7a      	ldrb	r2, [r7, #17]
 801b85e:	4972      	ldr	r1, [pc, #456]	@ (801ba28 <etharp_query+0x268>)
 801b860:	4613      	mov	r3, r2
 801b862:	005b      	lsls	r3, r3, #1
 801b864:	4413      	add	r3, r2
 801b866:	00db      	lsls	r3, r3, #3
 801b868:	440b      	add	r3, r1
 801b86a:	3314      	adds	r3, #20
 801b86c:	2201      	movs	r2, #1
 801b86e:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801b870:	7c7a      	ldrb	r2, [r7, #17]
 801b872:	496d      	ldr	r1, [pc, #436]	@ (801ba28 <etharp_query+0x268>)
 801b874:	4613      	mov	r3, r2
 801b876:	005b      	lsls	r3, r3, #1
 801b878:	4413      	add	r3, r2
 801b87a:	00db      	lsls	r3, r3, #3
 801b87c:	440b      	add	r3, r1
 801b87e:	3308      	adds	r3, #8
 801b880:	68fa      	ldr	r2, [r7, #12]
 801b882:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801b884:	7c7a      	ldrb	r2, [r7, #17]
 801b886:	4968      	ldr	r1, [pc, #416]	@ (801ba28 <etharp_query+0x268>)
 801b888:	4613      	mov	r3, r2
 801b88a:	005b      	lsls	r3, r3, #1
 801b88c:	4413      	add	r3, r2
 801b88e:	00db      	lsls	r3, r3, #3
 801b890:	440b      	add	r3, r1
 801b892:	3314      	adds	r3, #20
 801b894:	781b      	ldrb	r3, [r3, #0]
 801b896:	2b01      	cmp	r3, #1
 801b898:	d011      	beq.n	801b8be <etharp_query+0xfe>
 801b89a:	7c7a      	ldrb	r2, [r7, #17]
 801b89c:	4962      	ldr	r1, [pc, #392]	@ (801ba28 <etharp_query+0x268>)
 801b89e:	4613      	mov	r3, r2
 801b8a0:	005b      	lsls	r3, r3, #1
 801b8a2:	4413      	add	r3, r2
 801b8a4:	00db      	lsls	r3, r3, #3
 801b8a6:	440b      	add	r3, r1
 801b8a8:	3314      	adds	r3, #20
 801b8aa:	781b      	ldrb	r3, [r3, #0]
 801b8ac:	2b01      	cmp	r3, #1
 801b8ae:	d806      	bhi.n	801b8be <etharp_query+0xfe>
 801b8b0:	4b5a      	ldr	r3, [pc, #360]	@ (801ba1c <etharp_query+0x25c>)
 801b8b2:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801b8b6:	495d      	ldr	r1, [pc, #372]	@ (801ba2c <etharp_query+0x26c>)
 801b8b8:	485a      	ldr	r0, [pc, #360]	@ (801ba24 <etharp_query+0x264>)
 801b8ba:	f002 fdc5 	bl	801e448 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801b8be:	6a3b      	ldr	r3, [r7, #32]
 801b8c0:	2b00      	cmp	r3, #0
 801b8c2:	d102      	bne.n	801b8ca <etharp_query+0x10a>
 801b8c4:	687b      	ldr	r3, [r7, #4]
 801b8c6:	2b00      	cmp	r3, #0
 801b8c8:	d10c      	bne.n	801b8e4 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801b8ca:	68b9      	ldr	r1, [r7, #8]
 801b8cc:	68f8      	ldr	r0, [r7, #12]
 801b8ce:	f000 f963 	bl	801bb98 <etharp_request>
 801b8d2:	4603      	mov	r3, r0
 801b8d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801b8d8:	687b      	ldr	r3, [r7, #4]
 801b8da:	2b00      	cmp	r3, #0
 801b8dc:	d102      	bne.n	801b8e4 <etharp_query+0x124>
      return result;
 801b8de:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801b8e2:	e096      	b.n	801ba12 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801b8e4:	687b      	ldr	r3, [r7, #4]
 801b8e6:	2b00      	cmp	r3, #0
 801b8e8:	d106      	bne.n	801b8f8 <etharp_query+0x138>
 801b8ea:	4b4c      	ldr	r3, [pc, #304]	@ (801ba1c <etharp_query+0x25c>)
 801b8ec:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801b8f0:	494f      	ldr	r1, [pc, #316]	@ (801ba30 <etharp_query+0x270>)
 801b8f2:	484c      	ldr	r0, [pc, #304]	@ (801ba24 <etharp_query+0x264>)
 801b8f4:	f002 fda8 	bl	801e448 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801b8f8:	7c7a      	ldrb	r2, [r7, #17]
 801b8fa:	494b      	ldr	r1, [pc, #300]	@ (801ba28 <etharp_query+0x268>)
 801b8fc:	4613      	mov	r3, r2
 801b8fe:	005b      	lsls	r3, r3, #1
 801b900:	4413      	add	r3, r2
 801b902:	00db      	lsls	r3, r3, #3
 801b904:	440b      	add	r3, r1
 801b906:	3314      	adds	r3, #20
 801b908:	781b      	ldrb	r3, [r3, #0]
 801b90a:	2b01      	cmp	r3, #1
 801b90c:	d917      	bls.n	801b93e <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801b90e:	4a49      	ldr	r2, [pc, #292]	@ (801ba34 <etharp_query+0x274>)
 801b910:	7c7b      	ldrb	r3, [r7, #17]
 801b912:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801b914:	7c7a      	ldrb	r2, [r7, #17]
 801b916:	4613      	mov	r3, r2
 801b918:	005b      	lsls	r3, r3, #1
 801b91a:	4413      	add	r3, r2
 801b91c:	00db      	lsls	r3, r3, #3
 801b91e:	3308      	adds	r3, #8
 801b920:	4a41      	ldr	r2, [pc, #260]	@ (801ba28 <etharp_query+0x268>)
 801b922:	4413      	add	r3, r2
 801b924:	3304      	adds	r3, #4
 801b926:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801b92a:	9200      	str	r2, [sp, #0]
 801b92c:	697a      	ldr	r2, [r7, #20]
 801b92e:	6879      	ldr	r1, [r7, #4]
 801b930:	68f8      	ldr	r0, [r7, #12]
 801b932:	f001 fc75 	bl	801d220 <ethernet_output>
 801b936:	4603      	mov	r3, r0
 801b938:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801b93c:	e067      	b.n	801ba0e <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801b93e:	7c7a      	ldrb	r2, [r7, #17]
 801b940:	4939      	ldr	r1, [pc, #228]	@ (801ba28 <etharp_query+0x268>)
 801b942:	4613      	mov	r3, r2
 801b944:	005b      	lsls	r3, r3, #1
 801b946:	4413      	add	r3, r2
 801b948:	00db      	lsls	r3, r3, #3
 801b94a:	440b      	add	r3, r1
 801b94c:	3314      	adds	r3, #20
 801b94e:	781b      	ldrb	r3, [r3, #0]
 801b950:	2b01      	cmp	r3, #1
 801b952:	d15c      	bne.n	801ba0e <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801b954:	2300      	movs	r3, #0
 801b956:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801b958:	687b      	ldr	r3, [r7, #4]
 801b95a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b95c:	e01c      	b.n	801b998 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801b95e:	69fb      	ldr	r3, [r7, #28]
 801b960:	895a      	ldrh	r2, [r3, #10]
 801b962:	69fb      	ldr	r3, [r7, #28]
 801b964:	891b      	ldrh	r3, [r3, #8]
 801b966:	429a      	cmp	r2, r3
 801b968:	d10a      	bne.n	801b980 <etharp_query+0x1c0>
 801b96a:	69fb      	ldr	r3, [r7, #28]
 801b96c:	681b      	ldr	r3, [r3, #0]
 801b96e:	2b00      	cmp	r3, #0
 801b970:	d006      	beq.n	801b980 <etharp_query+0x1c0>
 801b972:	4b2a      	ldr	r3, [pc, #168]	@ (801ba1c <etharp_query+0x25c>)
 801b974:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801b978:	492f      	ldr	r1, [pc, #188]	@ (801ba38 <etharp_query+0x278>)
 801b97a:	482a      	ldr	r0, [pc, #168]	@ (801ba24 <etharp_query+0x264>)
 801b97c:	f002 fd64 	bl	801e448 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801b980:	69fb      	ldr	r3, [r7, #28]
 801b982:	7b1b      	ldrb	r3, [r3, #12]
 801b984:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801b988:	2b00      	cmp	r3, #0
 801b98a:	d002      	beq.n	801b992 <etharp_query+0x1d2>
        copy_needed = 1;
 801b98c:	2301      	movs	r3, #1
 801b98e:	61bb      	str	r3, [r7, #24]
        break;
 801b990:	e005      	b.n	801b99e <etharp_query+0x1de>
      }
      p = p->next;
 801b992:	69fb      	ldr	r3, [r7, #28]
 801b994:	681b      	ldr	r3, [r3, #0]
 801b996:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b998:	69fb      	ldr	r3, [r7, #28]
 801b99a:	2b00      	cmp	r3, #0
 801b99c:	d1df      	bne.n	801b95e <etharp_query+0x19e>
    }
    if (copy_needed) {
 801b99e:	69bb      	ldr	r3, [r7, #24]
 801b9a0:	2b00      	cmp	r3, #0
 801b9a2:	d007      	beq.n	801b9b4 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801b9a4:	687a      	ldr	r2, [r7, #4]
 801b9a6:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801b9aa:	200e      	movs	r0, #14
 801b9ac:	f7f9 fa4e 	bl	8014e4c <pbuf_clone>
 801b9b0:	61f8      	str	r0, [r7, #28]
 801b9b2:	e004      	b.n	801b9be <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801b9b4:	687b      	ldr	r3, [r7, #4]
 801b9b6:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801b9b8:	69f8      	ldr	r0, [r7, #28]
 801b9ba:	f7f9 f875 	bl	8014aa8 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801b9be:	69fb      	ldr	r3, [r7, #28]
 801b9c0:	2b00      	cmp	r3, #0
 801b9c2:	d021      	beq.n	801ba08 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801b9c4:	7c7a      	ldrb	r2, [r7, #17]
 801b9c6:	4918      	ldr	r1, [pc, #96]	@ (801ba28 <etharp_query+0x268>)
 801b9c8:	4613      	mov	r3, r2
 801b9ca:	005b      	lsls	r3, r3, #1
 801b9cc:	4413      	add	r3, r2
 801b9ce:	00db      	lsls	r3, r3, #3
 801b9d0:	440b      	add	r3, r1
 801b9d2:	681b      	ldr	r3, [r3, #0]
 801b9d4:	2b00      	cmp	r3, #0
 801b9d6:	d00a      	beq.n	801b9ee <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801b9d8:	7c7a      	ldrb	r2, [r7, #17]
 801b9da:	4913      	ldr	r1, [pc, #76]	@ (801ba28 <etharp_query+0x268>)
 801b9dc:	4613      	mov	r3, r2
 801b9de:	005b      	lsls	r3, r3, #1
 801b9e0:	4413      	add	r3, r2
 801b9e2:	00db      	lsls	r3, r3, #3
 801b9e4:	440b      	add	r3, r1
 801b9e6:	681b      	ldr	r3, [r3, #0]
 801b9e8:	4618      	mov	r0, r3
 801b9ea:	f7f8 ffb7 	bl	801495c <pbuf_free>
      }
      arp_table[i].q = p;
 801b9ee:	7c7a      	ldrb	r2, [r7, #17]
 801b9f0:	490d      	ldr	r1, [pc, #52]	@ (801ba28 <etharp_query+0x268>)
 801b9f2:	4613      	mov	r3, r2
 801b9f4:	005b      	lsls	r3, r3, #1
 801b9f6:	4413      	add	r3, r2
 801b9f8:	00db      	lsls	r3, r3, #3
 801b9fa:	440b      	add	r3, r1
 801b9fc:	69fa      	ldr	r2, [r7, #28]
 801b9fe:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801ba00:	2300      	movs	r3, #0
 801ba02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801ba06:	e002      	b.n	801ba0e <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801ba08:	23ff      	movs	r3, #255	@ 0xff
 801ba0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801ba0e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801ba12:	4618      	mov	r0, r3
 801ba14:	3728      	adds	r7, #40	@ 0x28
 801ba16:	46bd      	mov	sp, r7
 801ba18:	bd80      	pop	{r7, pc}
 801ba1a:	bf00      	nop
 801ba1c:	08021904 	.word	0x08021904
 801ba20:	08021ab0 	.word	0x08021ab0
 801ba24:	0802197c 	.word	0x0802197c
 801ba28:	20027824 	.word	0x20027824
 801ba2c:	08021ac0 	.word	0x08021ac0
 801ba30:	08021aa4 	.word	0x08021aa4
 801ba34:	20027914 	.word	0x20027914
 801ba38:	08021ae8 	.word	0x08021ae8

0801ba3c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801ba3c:	b580      	push	{r7, lr}
 801ba3e:	b08a      	sub	sp, #40	@ 0x28
 801ba40:	af02      	add	r7, sp, #8
 801ba42:	60f8      	str	r0, [r7, #12]
 801ba44:	60b9      	str	r1, [r7, #8]
 801ba46:	607a      	str	r2, [r7, #4]
 801ba48:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801ba4a:	2300      	movs	r3, #0
 801ba4c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801ba4e:	68fb      	ldr	r3, [r7, #12]
 801ba50:	2b00      	cmp	r3, #0
 801ba52:	d106      	bne.n	801ba62 <etharp_raw+0x26>
 801ba54:	4b3a      	ldr	r3, [pc, #232]	@ (801bb40 <etharp_raw+0x104>)
 801ba56:	f240 4257 	movw	r2, #1111	@ 0x457
 801ba5a:	493a      	ldr	r1, [pc, #232]	@ (801bb44 <etharp_raw+0x108>)
 801ba5c:	483a      	ldr	r0, [pc, #232]	@ (801bb48 <etharp_raw+0x10c>)
 801ba5e:	f002 fcf3 	bl	801e448 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801ba62:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801ba66:	211c      	movs	r1, #28
 801ba68:	200e      	movs	r0, #14
 801ba6a:	f7f8 fc93 	bl	8014394 <pbuf_alloc>
 801ba6e:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801ba70:	69bb      	ldr	r3, [r7, #24]
 801ba72:	2b00      	cmp	r3, #0
 801ba74:	d102      	bne.n	801ba7c <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801ba76:	f04f 33ff 	mov.w	r3, #4294967295
 801ba7a:	e05d      	b.n	801bb38 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801ba7c:	69bb      	ldr	r3, [r7, #24]
 801ba7e:	895b      	ldrh	r3, [r3, #10]
 801ba80:	2b1b      	cmp	r3, #27
 801ba82:	d806      	bhi.n	801ba92 <etharp_raw+0x56>
 801ba84:	4b2e      	ldr	r3, [pc, #184]	@ (801bb40 <etharp_raw+0x104>)
 801ba86:	f240 4262 	movw	r2, #1122	@ 0x462
 801ba8a:	4930      	ldr	r1, [pc, #192]	@ (801bb4c <etharp_raw+0x110>)
 801ba8c:	482e      	ldr	r0, [pc, #184]	@ (801bb48 <etharp_raw+0x10c>)
 801ba8e:	f002 fcdb 	bl	801e448 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801ba92:	69bb      	ldr	r3, [r7, #24]
 801ba94:	685b      	ldr	r3, [r3, #4]
 801ba96:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801ba98:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801ba9a:	4618      	mov	r0, r3
 801ba9c:	f7f7 fb70 	bl	8013180 <lwip_htons>
 801baa0:	4603      	mov	r3, r0
 801baa2:	461a      	mov	r2, r3
 801baa4:	697b      	ldr	r3, [r7, #20]
 801baa6:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801baa8:	68fb      	ldr	r3, [r7, #12]
 801baaa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801baae:	2b06      	cmp	r3, #6
 801bab0:	d006      	beq.n	801bac0 <etharp_raw+0x84>
 801bab2:	4b23      	ldr	r3, [pc, #140]	@ (801bb40 <etharp_raw+0x104>)
 801bab4:	f240 4269 	movw	r2, #1129	@ 0x469
 801bab8:	4925      	ldr	r1, [pc, #148]	@ (801bb50 <etharp_raw+0x114>)
 801baba:	4823      	ldr	r0, [pc, #140]	@ (801bb48 <etharp_raw+0x10c>)
 801babc:	f002 fcc4 	bl	801e448 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801bac0:	697b      	ldr	r3, [r7, #20]
 801bac2:	3308      	adds	r3, #8
 801bac4:	2206      	movs	r2, #6
 801bac6:	6839      	ldr	r1, [r7, #0]
 801bac8:	4618      	mov	r0, r3
 801baca:	f002 fdf6 	bl	801e6ba <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801bace:	697b      	ldr	r3, [r7, #20]
 801bad0:	3312      	adds	r3, #18
 801bad2:	2206      	movs	r2, #6
 801bad4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801bad6:	4618      	mov	r0, r3
 801bad8:	f002 fdef 	bl	801e6ba <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801badc:	697b      	ldr	r3, [r7, #20]
 801bade:	330e      	adds	r3, #14
 801bae0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801bae2:	6812      	ldr	r2, [r2, #0]
 801bae4:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801bae6:	697b      	ldr	r3, [r7, #20]
 801bae8:	3318      	adds	r3, #24
 801baea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801baec:	6812      	ldr	r2, [r2, #0]
 801baee:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801baf0:	697b      	ldr	r3, [r7, #20]
 801baf2:	2200      	movs	r2, #0
 801baf4:	701a      	strb	r2, [r3, #0]
 801baf6:	2200      	movs	r2, #0
 801baf8:	f042 0201 	orr.w	r2, r2, #1
 801bafc:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801bafe:	697b      	ldr	r3, [r7, #20]
 801bb00:	2200      	movs	r2, #0
 801bb02:	f042 0208 	orr.w	r2, r2, #8
 801bb06:	709a      	strb	r2, [r3, #2]
 801bb08:	2200      	movs	r2, #0
 801bb0a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801bb0c:	697b      	ldr	r3, [r7, #20]
 801bb0e:	2206      	movs	r2, #6
 801bb10:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801bb12:	697b      	ldr	r3, [r7, #20]
 801bb14:	2204      	movs	r2, #4
 801bb16:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801bb18:	f640 0306 	movw	r3, #2054	@ 0x806
 801bb1c:	9300      	str	r3, [sp, #0]
 801bb1e:	687b      	ldr	r3, [r7, #4]
 801bb20:	68ba      	ldr	r2, [r7, #8]
 801bb22:	69b9      	ldr	r1, [r7, #24]
 801bb24:	68f8      	ldr	r0, [r7, #12]
 801bb26:	f001 fb7b 	bl	801d220 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801bb2a:	69b8      	ldr	r0, [r7, #24]
 801bb2c:	f7f8 ff16 	bl	801495c <pbuf_free>
  p = NULL;
 801bb30:	2300      	movs	r3, #0
 801bb32:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801bb34:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801bb38:	4618      	mov	r0, r3
 801bb3a:	3720      	adds	r7, #32
 801bb3c:	46bd      	mov	sp, r7
 801bb3e:	bd80      	pop	{r7, pc}
 801bb40:	08021904 	.word	0x08021904
 801bb44:	08021a54 	.word	0x08021a54
 801bb48:	0802197c 	.word	0x0802197c
 801bb4c:	08021b04 	.word	0x08021b04
 801bb50:	08021b38 	.word	0x08021b38

0801bb54 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801bb54:	b580      	push	{r7, lr}
 801bb56:	b088      	sub	sp, #32
 801bb58:	af04      	add	r7, sp, #16
 801bb5a:	60f8      	str	r0, [r7, #12]
 801bb5c:	60b9      	str	r1, [r7, #8]
 801bb5e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801bb60:	68fb      	ldr	r3, [r7, #12]
 801bb62:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801bb66:	68fb      	ldr	r3, [r7, #12]
 801bb68:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801bb6c:	68fb      	ldr	r3, [r7, #12]
 801bb6e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801bb70:	2201      	movs	r2, #1
 801bb72:	9203      	str	r2, [sp, #12]
 801bb74:	68ba      	ldr	r2, [r7, #8]
 801bb76:	9202      	str	r2, [sp, #8]
 801bb78:	4a06      	ldr	r2, [pc, #24]	@ (801bb94 <etharp_request_dst+0x40>)
 801bb7a:	9201      	str	r2, [sp, #4]
 801bb7c:	9300      	str	r3, [sp, #0]
 801bb7e:	4603      	mov	r3, r0
 801bb80:	687a      	ldr	r2, [r7, #4]
 801bb82:	68f8      	ldr	r0, [r7, #12]
 801bb84:	f7ff ff5a 	bl	801ba3c <etharp_raw>
 801bb88:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801bb8a:	4618      	mov	r0, r3
 801bb8c:	3710      	adds	r7, #16
 801bb8e:	46bd      	mov	sp, r7
 801bb90:	bd80      	pop	{r7, pc}
 801bb92:	bf00      	nop
 801bb94:	080224cc 	.word	0x080224cc

0801bb98 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801bb98:	b580      	push	{r7, lr}
 801bb9a:	b082      	sub	sp, #8
 801bb9c:	af00      	add	r7, sp, #0
 801bb9e:	6078      	str	r0, [r7, #4]
 801bba0:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801bba2:	4a05      	ldr	r2, [pc, #20]	@ (801bbb8 <etharp_request+0x20>)
 801bba4:	6839      	ldr	r1, [r7, #0]
 801bba6:	6878      	ldr	r0, [r7, #4]
 801bba8:	f7ff ffd4 	bl	801bb54 <etharp_request_dst>
 801bbac:	4603      	mov	r3, r0
}
 801bbae:	4618      	mov	r0, r3
 801bbb0:	3708      	adds	r7, #8
 801bbb2:	46bd      	mov	sp, r7
 801bbb4:	bd80      	pop	{r7, pc}
 801bbb6:	bf00      	nop
 801bbb8:	080224c4 	.word	0x080224c4

0801bbbc <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801bbbc:	b580      	push	{r7, lr}
 801bbbe:	b08e      	sub	sp, #56	@ 0x38
 801bbc0:	af04      	add	r7, sp, #16
 801bbc2:	6078      	str	r0, [r7, #4]
 801bbc4:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801bbc6:	4b79      	ldr	r3, [pc, #484]	@ (801bdac <icmp_input+0x1f0>)
 801bbc8:	689b      	ldr	r3, [r3, #8]
 801bbca:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801bbcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bbce:	781b      	ldrb	r3, [r3, #0]
 801bbd0:	f003 030f 	and.w	r3, r3, #15
 801bbd4:	b2db      	uxtb	r3, r3
 801bbd6:	009b      	lsls	r3, r3, #2
 801bbd8:	b2db      	uxtb	r3, r3
 801bbda:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801bbdc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bbde:	2b13      	cmp	r3, #19
 801bbe0:	f240 80cd 	bls.w	801bd7e <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801bbe4:	687b      	ldr	r3, [r7, #4]
 801bbe6:	895b      	ldrh	r3, [r3, #10]
 801bbe8:	2b03      	cmp	r3, #3
 801bbea:	f240 80ca 	bls.w	801bd82 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801bbee:	687b      	ldr	r3, [r7, #4]
 801bbf0:	685b      	ldr	r3, [r3, #4]
 801bbf2:	781b      	ldrb	r3, [r3, #0]
 801bbf4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801bbf8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801bbfc:	2b00      	cmp	r3, #0
 801bbfe:	f000 80b7 	beq.w	801bd70 <icmp_input+0x1b4>
 801bc02:	2b08      	cmp	r3, #8
 801bc04:	f040 80b7 	bne.w	801bd76 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801bc08:	4b69      	ldr	r3, [pc, #420]	@ (801bdb0 <icmp_input+0x1f4>)
 801bc0a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801bc0c:	4b67      	ldr	r3, [pc, #412]	@ (801bdac <icmp_input+0x1f0>)
 801bc0e:	695b      	ldr	r3, [r3, #20]
 801bc10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801bc14:	2be0      	cmp	r3, #224	@ 0xe0
 801bc16:	f000 80bb 	beq.w	801bd90 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801bc1a:	4b64      	ldr	r3, [pc, #400]	@ (801bdac <icmp_input+0x1f0>)
 801bc1c:	695b      	ldr	r3, [r3, #20]
 801bc1e:	4a63      	ldr	r2, [pc, #396]	@ (801bdac <icmp_input+0x1f0>)
 801bc20:	6812      	ldr	r2, [r2, #0]
 801bc22:	4611      	mov	r1, r2
 801bc24:	4618      	mov	r0, r3
 801bc26:	f000 fbed 	bl	801c404 <ip4_addr_isbroadcast_u32>
 801bc2a:	4603      	mov	r3, r0
 801bc2c:	2b00      	cmp	r3, #0
 801bc2e:	f040 80b1 	bne.w	801bd94 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801bc32:	687b      	ldr	r3, [r7, #4]
 801bc34:	891b      	ldrh	r3, [r3, #8]
 801bc36:	2b07      	cmp	r3, #7
 801bc38:	f240 80a5 	bls.w	801bd86 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801bc3c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bc3e:	330e      	adds	r3, #14
 801bc40:	4619      	mov	r1, r3
 801bc42:	6878      	ldr	r0, [r7, #4]
 801bc44:	f7f8 fdf4 	bl	8014830 <pbuf_add_header>
 801bc48:	4603      	mov	r3, r0
 801bc4a:	2b00      	cmp	r3, #0
 801bc4c:	d04b      	beq.n	801bce6 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801bc4e:	687b      	ldr	r3, [r7, #4]
 801bc50:	891a      	ldrh	r2, [r3, #8]
 801bc52:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bc54:	4413      	add	r3, r2
 801bc56:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801bc58:	687b      	ldr	r3, [r7, #4]
 801bc5a:	891b      	ldrh	r3, [r3, #8]
 801bc5c:	8b7a      	ldrh	r2, [r7, #26]
 801bc5e:	429a      	cmp	r2, r3
 801bc60:	f0c0 809a 	bcc.w	801bd98 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801bc64:	8b7b      	ldrh	r3, [r7, #26]
 801bc66:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801bc6a:	4619      	mov	r1, r3
 801bc6c:	200e      	movs	r0, #14
 801bc6e:	f7f8 fb91 	bl	8014394 <pbuf_alloc>
 801bc72:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801bc74:	697b      	ldr	r3, [r7, #20]
 801bc76:	2b00      	cmp	r3, #0
 801bc78:	f000 8090 	beq.w	801bd9c <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801bc7c:	697b      	ldr	r3, [r7, #20]
 801bc7e:	895b      	ldrh	r3, [r3, #10]
 801bc80:	461a      	mov	r2, r3
 801bc82:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bc84:	3308      	adds	r3, #8
 801bc86:	429a      	cmp	r2, r3
 801bc88:	d203      	bcs.n	801bc92 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801bc8a:	6978      	ldr	r0, [r7, #20]
 801bc8c:	f7f8 fe66 	bl	801495c <pbuf_free>
          goto icmperr;
 801bc90:	e085      	b.n	801bd9e <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801bc92:	697b      	ldr	r3, [r7, #20]
 801bc94:	685b      	ldr	r3, [r3, #4]
 801bc96:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801bc98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801bc9a:	4618      	mov	r0, r3
 801bc9c:	f002 fd0d 	bl	801e6ba <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801bca0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bca2:	4619      	mov	r1, r3
 801bca4:	6978      	ldr	r0, [r7, #20]
 801bca6:	f7f8 fdd3 	bl	8014850 <pbuf_remove_header>
 801bcaa:	4603      	mov	r3, r0
 801bcac:	2b00      	cmp	r3, #0
 801bcae:	d009      	beq.n	801bcc4 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801bcb0:	4b40      	ldr	r3, [pc, #256]	@ (801bdb4 <icmp_input+0x1f8>)
 801bcb2:	22b6      	movs	r2, #182	@ 0xb6
 801bcb4:	4940      	ldr	r1, [pc, #256]	@ (801bdb8 <icmp_input+0x1fc>)
 801bcb6:	4841      	ldr	r0, [pc, #260]	@ (801bdbc <icmp_input+0x200>)
 801bcb8:	f002 fbc6 	bl	801e448 <iprintf>
          pbuf_free(r);
 801bcbc:	6978      	ldr	r0, [r7, #20]
 801bcbe:	f7f8 fe4d 	bl	801495c <pbuf_free>
          goto icmperr;
 801bcc2:	e06c      	b.n	801bd9e <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801bcc4:	6879      	ldr	r1, [r7, #4]
 801bcc6:	6978      	ldr	r0, [r7, #20]
 801bcc8:	f7f8 ff7c 	bl	8014bc4 <pbuf_copy>
 801bccc:	4603      	mov	r3, r0
 801bcce:	2b00      	cmp	r3, #0
 801bcd0:	d003      	beq.n	801bcda <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801bcd2:	6978      	ldr	r0, [r7, #20]
 801bcd4:	f7f8 fe42 	bl	801495c <pbuf_free>
          goto icmperr;
 801bcd8:	e061      	b.n	801bd9e <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801bcda:	6878      	ldr	r0, [r7, #4]
 801bcdc:	f7f8 fe3e 	bl	801495c <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801bce0:	697b      	ldr	r3, [r7, #20]
 801bce2:	607b      	str	r3, [r7, #4]
 801bce4:	e00f      	b.n	801bd06 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801bce6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bce8:	330e      	adds	r3, #14
 801bcea:	4619      	mov	r1, r3
 801bcec:	6878      	ldr	r0, [r7, #4]
 801bcee:	f7f8 fdaf 	bl	8014850 <pbuf_remove_header>
 801bcf2:	4603      	mov	r3, r0
 801bcf4:	2b00      	cmp	r3, #0
 801bcf6:	d006      	beq.n	801bd06 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801bcf8:	4b2e      	ldr	r3, [pc, #184]	@ (801bdb4 <icmp_input+0x1f8>)
 801bcfa:	22c7      	movs	r2, #199	@ 0xc7
 801bcfc:	4930      	ldr	r1, [pc, #192]	@ (801bdc0 <icmp_input+0x204>)
 801bcfe:	482f      	ldr	r0, [pc, #188]	@ (801bdbc <icmp_input+0x200>)
 801bd00:	f002 fba2 	bl	801e448 <iprintf>
          goto icmperr;
 801bd04:	e04b      	b.n	801bd9e <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801bd06:	687b      	ldr	r3, [r7, #4]
 801bd08:	685b      	ldr	r3, [r3, #4]
 801bd0a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801bd0c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801bd0e:	4619      	mov	r1, r3
 801bd10:	6878      	ldr	r0, [r7, #4]
 801bd12:	f7f8 fd8d 	bl	8014830 <pbuf_add_header>
 801bd16:	4603      	mov	r3, r0
 801bd18:	2b00      	cmp	r3, #0
 801bd1a:	d12b      	bne.n	801bd74 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801bd1c:	687b      	ldr	r3, [r7, #4]
 801bd1e:	685b      	ldr	r3, [r3, #4]
 801bd20:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801bd22:	69fb      	ldr	r3, [r7, #28]
 801bd24:	681a      	ldr	r2, [r3, #0]
 801bd26:	68fb      	ldr	r3, [r7, #12]
 801bd28:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801bd2a:	4b20      	ldr	r3, [pc, #128]	@ (801bdac <icmp_input+0x1f0>)
 801bd2c:	691a      	ldr	r2, [r3, #16]
 801bd2e:	68fb      	ldr	r3, [r7, #12]
 801bd30:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801bd32:	693b      	ldr	r3, [r7, #16]
 801bd34:	2200      	movs	r2, #0
 801bd36:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801bd38:	693b      	ldr	r3, [r7, #16]
 801bd3a:	2200      	movs	r2, #0
 801bd3c:	709a      	strb	r2, [r3, #2]
 801bd3e:	2200      	movs	r2, #0
 801bd40:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801bd42:	68fb      	ldr	r3, [r7, #12]
 801bd44:	22ff      	movs	r2, #255	@ 0xff
 801bd46:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801bd48:	68fb      	ldr	r3, [r7, #12]
 801bd4a:	2200      	movs	r2, #0
 801bd4c:	729a      	strb	r2, [r3, #10]
 801bd4e:	2200      	movs	r2, #0
 801bd50:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801bd52:	683b      	ldr	r3, [r7, #0]
 801bd54:	9302      	str	r3, [sp, #8]
 801bd56:	2301      	movs	r3, #1
 801bd58:	9301      	str	r3, [sp, #4]
 801bd5a:	2300      	movs	r3, #0
 801bd5c:	9300      	str	r3, [sp, #0]
 801bd5e:	23ff      	movs	r3, #255	@ 0xff
 801bd60:	2200      	movs	r2, #0
 801bd62:	69f9      	ldr	r1, [r7, #28]
 801bd64:	6878      	ldr	r0, [r7, #4]
 801bd66:	f000 fa75 	bl	801c254 <ip4_output_if>
 801bd6a:	4603      	mov	r3, r0
 801bd6c:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801bd6e:	e001      	b.n	801bd74 <icmp_input+0x1b8>
      break;
 801bd70:	bf00      	nop
 801bd72:	e000      	b.n	801bd76 <icmp_input+0x1ba>
      break;
 801bd74:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801bd76:	6878      	ldr	r0, [r7, #4]
 801bd78:	f7f8 fdf0 	bl	801495c <pbuf_free>
  return;
 801bd7c:	e013      	b.n	801bda6 <icmp_input+0x1ea>
    goto lenerr;
 801bd7e:	bf00      	nop
 801bd80:	e002      	b.n	801bd88 <icmp_input+0x1cc>
    goto lenerr;
 801bd82:	bf00      	nop
 801bd84:	e000      	b.n	801bd88 <icmp_input+0x1cc>
        goto lenerr;
 801bd86:	bf00      	nop
lenerr:
  pbuf_free(p);
 801bd88:	6878      	ldr	r0, [r7, #4]
 801bd8a:	f7f8 fde7 	bl	801495c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801bd8e:	e00a      	b.n	801bda6 <icmp_input+0x1ea>
        goto icmperr;
 801bd90:	bf00      	nop
 801bd92:	e004      	b.n	801bd9e <icmp_input+0x1e2>
        goto icmperr;
 801bd94:	bf00      	nop
 801bd96:	e002      	b.n	801bd9e <icmp_input+0x1e2>
          goto icmperr;
 801bd98:	bf00      	nop
 801bd9a:	e000      	b.n	801bd9e <icmp_input+0x1e2>
          goto icmperr;
 801bd9c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801bd9e:	6878      	ldr	r0, [r7, #4]
 801bda0:	f7f8 fddc 	bl	801495c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801bda4:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801bda6:	3728      	adds	r7, #40	@ 0x28
 801bda8:	46bd      	mov	sp, r7
 801bdaa:	bd80      	pop	{r7, pc}
 801bdac:	200246c4 	.word	0x200246c4
 801bdb0:	200246d8 	.word	0x200246d8
 801bdb4:	08021b7c 	.word	0x08021b7c
 801bdb8:	08021bb4 	.word	0x08021bb4
 801bdbc:	08021bec 	.word	0x08021bec
 801bdc0:	08021c14 	.word	0x08021c14

0801bdc4 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801bdc4:	b580      	push	{r7, lr}
 801bdc6:	b082      	sub	sp, #8
 801bdc8:	af00      	add	r7, sp, #0
 801bdca:	6078      	str	r0, [r7, #4]
 801bdcc:	460b      	mov	r3, r1
 801bdce:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801bdd0:	78fb      	ldrb	r3, [r7, #3]
 801bdd2:	461a      	mov	r2, r3
 801bdd4:	2103      	movs	r1, #3
 801bdd6:	6878      	ldr	r0, [r7, #4]
 801bdd8:	f000 f814 	bl	801be04 <icmp_send_response>
}
 801bddc:	bf00      	nop
 801bdde:	3708      	adds	r7, #8
 801bde0:	46bd      	mov	sp, r7
 801bde2:	bd80      	pop	{r7, pc}

0801bde4 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801bde4:	b580      	push	{r7, lr}
 801bde6:	b082      	sub	sp, #8
 801bde8:	af00      	add	r7, sp, #0
 801bdea:	6078      	str	r0, [r7, #4]
 801bdec:	460b      	mov	r3, r1
 801bdee:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801bdf0:	78fb      	ldrb	r3, [r7, #3]
 801bdf2:	461a      	mov	r2, r3
 801bdf4:	210b      	movs	r1, #11
 801bdf6:	6878      	ldr	r0, [r7, #4]
 801bdf8:	f000 f804 	bl	801be04 <icmp_send_response>
}
 801bdfc:	bf00      	nop
 801bdfe:	3708      	adds	r7, #8
 801be00:	46bd      	mov	sp, r7
 801be02:	bd80      	pop	{r7, pc}

0801be04 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801be04:	b580      	push	{r7, lr}
 801be06:	b08c      	sub	sp, #48	@ 0x30
 801be08:	af04      	add	r7, sp, #16
 801be0a:	6078      	str	r0, [r7, #4]
 801be0c:	460b      	mov	r3, r1
 801be0e:	70fb      	strb	r3, [r7, #3]
 801be10:	4613      	mov	r3, r2
 801be12:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801be14:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801be18:	2124      	movs	r1, #36	@ 0x24
 801be1a:	2022      	movs	r0, #34	@ 0x22
 801be1c:	f7f8 faba 	bl	8014394 <pbuf_alloc>
 801be20:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801be22:	69fb      	ldr	r3, [r7, #28]
 801be24:	2b00      	cmp	r3, #0
 801be26:	d04c      	beq.n	801bec2 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801be28:	69fb      	ldr	r3, [r7, #28]
 801be2a:	895b      	ldrh	r3, [r3, #10]
 801be2c:	2b23      	cmp	r3, #35	@ 0x23
 801be2e:	d806      	bhi.n	801be3e <icmp_send_response+0x3a>
 801be30:	4b26      	ldr	r3, [pc, #152]	@ (801becc <icmp_send_response+0xc8>)
 801be32:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801be36:	4926      	ldr	r1, [pc, #152]	@ (801bed0 <icmp_send_response+0xcc>)
 801be38:	4826      	ldr	r0, [pc, #152]	@ (801bed4 <icmp_send_response+0xd0>)
 801be3a:	f002 fb05 	bl	801e448 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801be3e:	687b      	ldr	r3, [r7, #4]
 801be40:	685b      	ldr	r3, [r3, #4]
 801be42:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801be44:	69fb      	ldr	r3, [r7, #28]
 801be46:	685b      	ldr	r3, [r3, #4]
 801be48:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801be4a:	697b      	ldr	r3, [r7, #20]
 801be4c:	78fa      	ldrb	r2, [r7, #3]
 801be4e:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801be50:	697b      	ldr	r3, [r7, #20]
 801be52:	78ba      	ldrb	r2, [r7, #2]
 801be54:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801be56:	697b      	ldr	r3, [r7, #20]
 801be58:	2200      	movs	r2, #0
 801be5a:	711a      	strb	r2, [r3, #4]
 801be5c:	2200      	movs	r2, #0
 801be5e:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801be60:	697b      	ldr	r3, [r7, #20]
 801be62:	2200      	movs	r2, #0
 801be64:	719a      	strb	r2, [r3, #6]
 801be66:	2200      	movs	r2, #0
 801be68:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801be6a:	69fb      	ldr	r3, [r7, #28]
 801be6c:	685b      	ldr	r3, [r3, #4]
 801be6e:	f103 0008 	add.w	r0, r3, #8
 801be72:	687b      	ldr	r3, [r7, #4]
 801be74:	685b      	ldr	r3, [r3, #4]
 801be76:	221c      	movs	r2, #28
 801be78:	4619      	mov	r1, r3
 801be7a:	f002 fc1e 	bl	801e6ba <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801be7e:	69bb      	ldr	r3, [r7, #24]
 801be80:	68db      	ldr	r3, [r3, #12]
 801be82:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801be84:	f107 030c 	add.w	r3, r7, #12
 801be88:	4618      	mov	r0, r3
 801be8a:	f000 f825 	bl	801bed8 <ip4_route>
 801be8e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801be90:	693b      	ldr	r3, [r7, #16]
 801be92:	2b00      	cmp	r3, #0
 801be94:	d011      	beq.n	801beba <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801be96:	697b      	ldr	r3, [r7, #20]
 801be98:	2200      	movs	r2, #0
 801be9a:	709a      	strb	r2, [r3, #2]
 801be9c:	2200      	movs	r2, #0
 801be9e:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801bea0:	f107 020c 	add.w	r2, r7, #12
 801bea4:	693b      	ldr	r3, [r7, #16]
 801bea6:	9302      	str	r3, [sp, #8]
 801bea8:	2301      	movs	r3, #1
 801beaa:	9301      	str	r3, [sp, #4]
 801beac:	2300      	movs	r3, #0
 801beae:	9300      	str	r3, [sp, #0]
 801beb0:	23ff      	movs	r3, #255	@ 0xff
 801beb2:	2100      	movs	r1, #0
 801beb4:	69f8      	ldr	r0, [r7, #28]
 801beb6:	f000 f9cd 	bl	801c254 <ip4_output_if>
  }
  pbuf_free(q);
 801beba:	69f8      	ldr	r0, [r7, #28]
 801bebc:	f7f8 fd4e 	bl	801495c <pbuf_free>
 801bec0:	e000      	b.n	801bec4 <icmp_send_response+0xc0>
    return;
 801bec2:	bf00      	nop
}
 801bec4:	3720      	adds	r7, #32
 801bec6:	46bd      	mov	sp, r7
 801bec8:	bd80      	pop	{r7, pc}
 801beca:	bf00      	nop
 801becc:	08021b7c 	.word	0x08021b7c
 801bed0:	08021c48 	.word	0x08021c48
 801bed4:	08021bec 	.word	0x08021bec

0801bed8 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801bed8:	b480      	push	{r7}
 801beda:	b085      	sub	sp, #20
 801bedc:	af00      	add	r7, sp, #0
 801bede:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801bee0:	4b33      	ldr	r3, [pc, #204]	@ (801bfb0 <ip4_route+0xd8>)
 801bee2:	681b      	ldr	r3, [r3, #0]
 801bee4:	60fb      	str	r3, [r7, #12]
 801bee6:	e036      	b.n	801bf56 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801bee8:	68fb      	ldr	r3, [r7, #12]
 801beea:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801beee:	f003 0301 	and.w	r3, r3, #1
 801bef2:	b2db      	uxtb	r3, r3
 801bef4:	2b00      	cmp	r3, #0
 801bef6:	d02b      	beq.n	801bf50 <ip4_route+0x78>
 801bef8:	68fb      	ldr	r3, [r7, #12]
 801befa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801befe:	089b      	lsrs	r3, r3, #2
 801bf00:	f003 0301 	and.w	r3, r3, #1
 801bf04:	b2db      	uxtb	r3, r3
 801bf06:	2b00      	cmp	r3, #0
 801bf08:	d022      	beq.n	801bf50 <ip4_route+0x78>
 801bf0a:	68fb      	ldr	r3, [r7, #12]
 801bf0c:	3304      	adds	r3, #4
 801bf0e:	681b      	ldr	r3, [r3, #0]
 801bf10:	2b00      	cmp	r3, #0
 801bf12:	d01d      	beq.n	801bf50 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801bf14:	687b      	ldr	r3, [r7, #4]
 801bf16:	681a      	ldr	r2, [r3, #0]
 801bf18:	68fb      	ldr	r3, [r7, #12]
 801bf1a:	3304      	adds	r3, #4
 801bf1c:	681b      	ldr	r3, [r3, #0]
 801bf1e:	405a      	eors	r2, r3
 801bf20:	68fb      	ldr	r3, [r7, #12]
 801bf22:	3308      	adds	r3, #8
 801bf24:	681b      	ldr	r3, [r3, #0]
 801bf26:	4013      	ands	r3, r2
 801bf28:	2b00      	cmp	r3, #0
 801bf2a:	d101      	bne.n	801bf30 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801bf2c:	68fb      	ldr	r3, [r7, #12]
 801bf2e:	e038      	b.n	801bfa2 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801bf30:	68fb      	ldr	r3, [r7, #12]
 801bf32:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bf36:	f003 0302 	and.w	r3, r3, #2
 801bf3a:	2b00      	cmp	r3, #0
 801bf3c:	d108      	bne.n	801bf50 <ip4_route+0x78>
 801bf3e:	687b      	ldr	r3, [r7, #4]
 801bf40:	681a      	ldr	r2, [r3, #0]
 801bf42:	68fb      	ldr	r3, [r7, #12]
 801bf44:	330c      	adds	r3, #12
 801bf46:	681b      	ldr	r3, [r3, #0]
 801bf48:	429a      	cmp	r2, r3
 801bf4a:	d101      	bne.n	801bf50 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801bf4c:	68fb      	ldr	r3, [r7, #12]
 801bf4e:	e028      	b.n	801bfa2 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801bf50:	68fb      	ldr	r3, [r7, #12]
 801bf52:	681b      	ldr	r3, [r3, #0]
 801bf54:	60fb      	str	r3, [r7, #12]
 801bf56:	68fb      	ldr	r3, [r7, #12]
 801bf58:	2b00      	cmp	r3, #0
 801bf5a:	d1c5      	bne.n	801bee8 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801bf5c:	4b15      	ldr	r3, [pc, #84]	@ (801bfb4 <ip4_route+0xdc>)
 801bf5e:	681b      	ldr	r3, [r3, #0]
 801bf60:	2b00      	cmp	r3, #0
 801bf62:	d01a      	beq.n	801bf9a <ip4_route+0xc2>
 801bf64:	4b13      	ldr	r3, [pc, #76]	@ (801bfb4 <ip4_route+0xdc>)
 801bf66:	681b      	ldr	r3, [r3, #0]
 801bf68:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bf6c:	f003 0301 	and.w	r3, r3, #1
 801bf70:	2b00      	cmp	r3, #0
 801bf72:	d012      	beq.n	801bf9a <ip4_route+0xc2>
 801bf74:	4b0f      	ldr	r3, [pc, #60]	@ (801bfb4 <ip4_route+0xdc>)
 801bf76:	681b      	ldr	r3, [r3, #0]
 801bf78:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bf7c:	f003 0304 	and.w	r3, r3, #4
 801bf80:	2b00      	cmp	r3, #0
 801bf82:	d00a      	beq.n	801bf9a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801bf84:	4b0b      	ldr	r3, [pc, #44]	@ (801bfb4 <ip4_route+0xdc>)
 801bf86:	681b      	ldr	r3, [r3, #0]
 801bf88:	3304      	adds	r3, #4
 801bf8a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801bf8c:	2b00      	cmp	r3, #0
 801bf8e:	d004      	beq.n	801bf9a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801bf90:	687b      	ldr	r3, [r7, #4]
 801bf92:	681b      	ldr	r3, [r3, #0]
 801bf94:	b2db      	uxtb	r3, r3
 801bf96:	2b7f      	cmp	r3, #127	@ 0x7f
 801bf98:	d101      	bne.n	801bf9e <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801bf9a:	2300      	movs	r3, #0
 801bf9c:	e001      	b.n	801bfa2 <ip4_route+0xca>
  }

  return netif_default;
 801bf9e:	4b05      	ldr	r3, [pc, #20]	@ (801bfb4 <ip4_route+0xdc>)
 801bfa0:	681b      	ldr	r3, [r3, #0]
}
 801bfa2:	4618      	mov	r0, r3
 801bfa4:	3714      	adds	r7, #20
 801bfa6:	46bd      	mov	sp, r7
 801bfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bfac:	4770      	bx	lr
 801bfae:	bf00      	nop
 801bfb0:	200277b8 	.word	0x200277b8
 801bfb4:	200277bc 	.word	0x200277bc

0801bfb8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801bfb8:	b580      	push	{r7, lr}
 801bfba:	b082      	sub	sp, #8
 801bfbc:	af00      	add	r7, sp, #0
 801bfbe:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801bfc0:	687b      	ldr	r3, [r7, #4]
 801bfc2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bfc6:	f003 0301 	and.w	r3, r3, #1
 801bfca:	b2db      	uxtb	r3, r3
 801bfcc:	2b00      	cmp	r3, #0
 801bfce:	d016      	beq.n	801bffe <ip4_input_accept+0x46>
 801bfd0:	687b      	ldr	r3, [r7, #4]
 801bfd2:	3304      	adds	r3, #4
 801bfd4:	681b      	ldr	r3, [r3, #0]
 801bfd6:	2b00      	cmp	r3, #0
 801bfd8:	d011      	beq.n	801bffe <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801bfda:	4b0b      	ldr	r3, [pc, #44]	@ (801c008 <ip4_input_accept+0x50>)
 801bfdc:	695a      	ldr	r2, [r3, #20]
 801bfde:	687b      	ldr	r3, [r7, #4]
 801bfe0:	3304      	adds	r3, #4
 801bfe2:	681b      	ldr	r3, [r3, #0]
 801bfe4:	429a      	cmp	r2, r3
 801bfe6:	d008      	beq.n	801bffa <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801bfe8:	4b07      	ldr	r3, [pc, #28]	@ (801c008 <ip4_input_accept+0x50>)
 801bfea:	695b      	ldr	r3, [r3, #20]
 801bfec:	6879      	ldr	r1, [r7, #4]
 801bfee:	4618      	mov	r0, r3
 801bff0:	f000 fa08 	bl	801c404 <ip4_addr_isbroadcast_u32>
 801bff4:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801bff6:	2b00      	cmp	r3, #0
 801bff8:	d001      	beq.n	801bffe <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801bffa:	2301      	movs	r3, #1
 801bffc:	e000      	b.n	801c000 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801bffe:	2300      	movs	r3, #0
}
 801c000:	4618      	mov	r0, r3
 801c002:	3708      	adds	r7, #8
 801c004:	46bd      	mov	sp, r7
 801c006:	bd80      	pop	{r7, pc}
 801c008:	200246c4 	.word	0x200246c4

0801c00c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801c00c:	b580      	push	{r7, lr}
 801c00e:	b086      	sub	sp, #24
 801c010:	af00      	add	r7, sp, #0
 801c012:	6078      	str	r0, [r7, #4]
 801c014:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801c016:	687b      	ldr	r3, [r7, #4]
 801c018:	685b      	ldr	r3, [r3, #4]
 801c01a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801c01c:	697b      	ldr	r3, [r7, #20]
 801c01e:	781b      	ldrb	r3, [r3, #0]
 801c020:	091b      	lsrs	r3, r3, #4
 801c022:	b2db      	uxtb	r3, r3
 801c024:	2b04      	cmp	r3, #4
 801c026:	d004      	beq.n	801c032 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801c028:	6878      	ldr	r0, [r7, #4]
 801c02a:	f7f8 fc97 	bl	801495c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801c02e:	2300      	movs	r3, #0
 801c030:	e107      	b.n	801c242 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801c032:	697b      	ldr	r3, [r7, #20]
 801c034:	781b      	ldrb	r3, [r3, #0]
 801c036:	f003 030f 	and.w	r3, r3, #15
 801c03a:	b2db      	uxtb	r3, r3
 801c03c:	009b      	lsls	r3, r3, #2
 801c03e:	b2db      	uxtb	r3, r3
 801c040:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801c042:	697b      	ldr	r3, [r7, #20]
 801c044:	885b      	ldrh	r3, [r3, #2]
 801c046:	b29b      	uxth	r3, r3
 801c048:	4618      	mov	r0, r3
 801c04a:	f7f7 f899 	bl	8013180 <lwip_htons>
 801c04e:	4603      	mov	r3, r0
 801c050:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801c052:	687b      	ldr	r3, [r7, #4]
 801c054:	891b      	ldrh	r3, [r3, #8]
 801c056:	89ba      	ldrh	r2, [r7, #12]
 801c058:	429a      	cmp	r2, r3
 801c05a:	d204      	bcs.n	801c066 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801c05c:	89bb      	ldrh	r3, [r7, #12]
 801c05e:	4619      	mov	r1, r3
 801c060:	6878      	ldr	r0, [r7, #4]
 801c062:	f7f8 faf5 	bl	8014650 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801c066:	687b      	ldr	r3, [r7, #4]
 801c068:	895b      	ldrh	r3, [r3, #10]
 801c06a:	89fa      	ldrh	r2, [r7, #14]
 801c06c:	429a      	cmp	r2, r3
 801c06e:	d807      	bhi.n	801c080 <ip4_input+0x74>
 801c070:	687b      	ldr	r3, [r7, #4]
 801c072:	891b      	ldrh	r3, [r3, #8]
 801c074:	89ba      	ldrh	r2, [r7, #12]
 801c076:	429a      	cmp	r2, r3
 801c078:	d802      	bhi.n	801c080 <ip4_input+0x74>
 801c07a:	89fb      	ldrh	r3, [r7, #14]
 801c07c:	2b13      	cmp	r3, #19
 801c07e:	d804      	bhi.n	801c08a <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801c080:	6878      	ldr	r0, [r7, #4]
 801c082:	f7f8 fc6b 	bl	801495c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801c086:	2300      	movs	r3, #0
 801c088:	e0db      	b.n	801c242 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801c08a:	697b      	ldr	r3, [r7, #20]
 801c08c:	691b      	ldr	r3, [r3, #16]
 801c08e:	4a6f      	ldr	r2, [pc, #444]	@ (801c24c <ip4_input+0x240>)
 801c090:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801c092:	697b      	ldr	r3, [r7, #20]
 801c094:	68db      	ldr	r3, [r3, #12]
 801c096:	4a6d      	ldr	r2, [pc, #436]	@ (801c24c <ip4_input+0x240>)
 801c098:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801c09a:	4b6c      	ldr	r3, [pc, #432]	@ (801c24c <ip4_input+0x240>)
 801c09c:	695b      	ldr	r3, [r3, #20]
 801c09e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801c0a2:	2be0      	cmp	r3, #224	@ 0xe0
 801c0a4:	d112      	bne.n	801c0cc <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801c0a6:	683b      	ldr	r3, [r7, #0]
 801c0a8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c0ac:	f003 0301 	and.w	r3, r3, #1
 801c0b0:	b2db      	uxtb	r3, r3
 801c0b2:	2b00      	cmp	r3, #0
 801c0b4:	d007      	beq.n	801c0c6 <ip4_input+0xba>
 801c0b6:	683b      	ldr	r3, [r7, #0]
 801c0b8:	3304      	adds	r3, #4
 801c0ba:	681b      	ldr	r3, [r3, #0]
 801c0bc:	2b00      	cmp	r3, #0
 801c0be:	d002      	beq.n	801c0c6 <ip4_input+0xba>
      netif = inp;
 801c0c0:	683b      	ldr	r3, [r7, #0]
 801c0c2:	613b      	str	r3, [r7, #16]
 801c0c4:	e02a      	b.n	801c11c <ip4_input+0x110>
    } else {
      netif = NULL;
 801c0c6:	2300      	movs	r3, #0
 801c0c8:	613b      	str	r3, [r7, #16]
 801c0ca:	e027      	b.n	801c11c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801c0cc:	6838      	ldr	r0, [r7, #0]
 801c0ce:	f7ff ff73 	bl	801bfb8 <ip4_input_accept>
 801c0d2:	4603      	mov	r3, r0
 801c0d4:	2b00      	cmp	r3, #0
 801c0d6:	d002      	beq.n	801c0de <ip4_input+0xd2>
      netif = inp;
 801c0d8:	683b      	ldr	r3, [r7, #0]
 801c0da:	613b      	str	r3, [r7, #16]
 801c0dc:	e01e      	b.n	801c11c <ip4_input+0x110>
    } else {
      netif = NULL;
 801c0de:	2300      	movs	r3, #0
 801c0e0:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801c0e2:	4b5a      	ldr	r3, [pc, #360]	@ (801c24c <ip4_input+0x240>)
 801c0e4:	695b      	ldr	r3, [r3, #20]
 801c0e6:	b2db      	uxtb	r3, r3
 801c0e8:	2b7f      	cmp	r3, #127	@ 0x7f
 801c0ea:	d017      	beq.n	801c11c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801c0ec:	4b58      	ldr	r3, [pc, #352]	@ (801c250 <ip4_input+0x244>)
 801c0ee:	681b      	ldr	r3, [r3, #0]
 801c0f0:	613b      	str	r3, [r7, #16]
 801c0f2:	e00e      	b.n	801c112 <ip4_input+0x106>
          if (netif == inp) {
 801c0f4:	693a      	ldr	r2, [r7, #16]
 801c0f6:	683b      	ldr	r3, [r7, #0]
 801c0f8:	429a      	cmp	r2, r3
 801c0fa:	d006      	beq.n	801c10a <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801c0fc:	6938      	ldr	r0, [r7, #16]
 801c0fe:	f7ff ff5b 	bl	801bfb8 <ip4_input_accept>
 801c102:	4603      	mov	r3, r0
 801c104:	2b00      	cmp	r3, #0
 801c106:	d108      	bne.n	801c11a <ip4_input+0x10e>
 801c108:	e000      	b.n	801c10c <ip4_input+0x100>
            continue;
 801c10a:	bf00      	nop
        NETIF_FOREACH(netif) {
 801c10c:	693b      	ldr	r3, [r7, #16]
 801c10e:	681b      	ldr	r3, [r3, #0]
 801c110:	613b      	str	r3, [r7, #16]
 801c112:	693b      	ldr	r3, [r7, #16]
 801c114:	2b00      	cmp	r3, #0
 801c116:	d1ed      	bne.n	801c0f4 <ip4_input+0xe8>
 801c118:	e000      	b.n	801c11c <ip4_input+0x110>
            break;
 801c11a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801c11c:	4b4b      	ldr	r3, [pc, #300]	@ (801c24c <ip4_input+0x240>)
 801c11e:	691b      	ldr	r3, [r3, #16]
 801c120:	6839      	ldr	r1, [r7, #0]
 801c122:	4618      	mov	r0, r3
 801c124:	f000 f96e 	bl	801c404 <ip4_addr_isbroadcast_u32>
 801c128:	4603      	mov	r3, r0
 801c12a:	2b00      	cmp	r3, #0
 801c12c:	d105      	bne.n	801c13a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801c12e:	4b47      	ldr	r3, [pc, #284]	@ (801c24c <ip4_input+0x240>)
 801c130:	691b      	ldr	r3, [r3, #16]
 801c132:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801c136:	2be0      	cmp	r3, #224	@ 0xe0
 801c138:	d104      	bne.n	801c144 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801c13a:	6878      	ldr	r0, [r7, #4]
 801c13c:	f7f8 fc0e 	bl	801495c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801c140:	2300      	movs	r3, #0
 801c142:	e07e      	b.n	801c242 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801c144:	693b      	ldr	r3, [r7, #16]
 801c146:	2b00      	cmp	r3, #0
 801c148:	d104      	bne.n	801c154 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801c14a:	6878      	ldr	r0, [r7, #4]
 801c14c:	f7f8 fc06 	bl	801495c <pbuf_free>
    return ERR_OK;
 801c150:	2300      	movs	r3, #0
 801c152:	e076      	b.n	801c242 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801c154:	697b      	ldr	r3, [r7, #20]
 801c156:	88db      	ldrh	r3, [r3, #6]
 801c158:	b29b      	uxth	r3, r3
 801c15a:	461a      	mov	r2, r3
 801c15c:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801c160:	4013      	ands	r3, r2
 801c162:	2b00      	cmp	r3, #0
 801c164:	d00b      	beq.n	801c17e <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801c166:	6878      	ldr	r0, [r7, #4]
 801c168:	f000 fc92 	bl	801ca90 <ip4_reass>
 801c16c:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801c16e:	687b      	ldr	r3, [r7, #4]
 801c170:	2b00      	cmp	r3, #0
 801c172:	d101      	bne.n	801c178 <ip4_input+0x16c>
      return ERR_OK;
 801c174:	2300      	movs	r3, #0
 801c176:	e064      	b.n	801c242 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801c178:	687b      	ldr	r3, [r7, #4]
 801c17a:	685b      	ldr	r3, [r3, #4]
 801c17c:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801c17e:	4a33      	ldr	r2, [pc, #204]	@ (801c24c <ip4_input+0x240>)
 801c180:	693b      	ldr	r3, [r7, #16]
 801c182:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801c184:	4a31      	ldr	r2, [pc, #196]	@ (801c24c <ip4_input+0x240>)
 801c186:	683b      	ldr	r3, [r7, #0]
 801c188:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801c18a:	4a30      	ldr	r2, [pc, #192]	@ (801c24c <ip4_input+0x240>)
 801c18c:	697b      	ldr	r3, [r7, #20]
 801c18e:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801c190:	697b      	ldr	r3, [r7, #20]
 801c192:	781b      	ldrb	r3, [r3, #0]
 801c194:	f003 030f 	and.w	r3, r3, #15
 801c198:	b2db      	uxtb	r3, r3
 801c19a:	009b      	lsls	r3, r3, #2
 801c19c:	b2db      	uxtb	r3, r3
 801c19e:	461a      	mov	r2, r3
 801c1a0:	4b2a      	ldr	r3, [pc, #168]	@ (801c24c <ip4_input+0x240>)
 801c1a2:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801c1a4:	89fb      	ldrh	r3, [r7, #14]
 801c1a6:	4619      	mov	r1, r3
 801c1a8:	6878      	ldr	r0, [r7, #4]
 801c1aa:	f7f8 fb51 	bl	8014850 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801c1ae:	697b      	ldr	r3, [r7, #20]
 801c1b0:	7a5b      	ldrb	r3, [r3, #9]
 801c1b2:	2b11      	cmp	r3, #17
 801c1b4:	d006      	beq.n	801c1c4 <ip4_input+0x1b8>
 801c1b6:	2b11      	cmp	r3, #17
 801c1b8:	dc13      	bgt.n	801c1e2 <ip4_input+0x1d6>
 801c1ba:	2b01      	cmp	r3, #1
 801c1bc:	d00c      	beq.n	801c1d8 <ip4_input+0x1cc>
 801c1be:	2b06      	cmp	r3, #6
 801c1c0:	d005      	beq.n	801c1ce <ip4_input+0x1c2>
 801c1c2:	e00e      	b.n	801c1e2 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801c1c4:	6839      	ldr	r1, [r7, #0]
 801c1c6:	6878      	ldr	r0, [r7, #4]
 801c1c8:	f7fe f9f2 	bl	801a5b0 <udp_input>
        break;
 801c1cc:	e026      	b.n	801c21c <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801c1ce:	6839      	ldr	r1, [r7, #0]
 801c1d0:	6878      	ldr	r0, [r7, #4]
 801c1d2:	f7fa fa09 	bl	80165e8 <tcp_input>
        break;
 801c1d6:	e021      	b.n	801c21c <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801c1d8:	6839      	ldr	r1, [r7, #0]
 801c1da:	6878      	ldr	r0, [r7, #4]
 801c1dc:	f7ff fcee 	bl	801bbbc <icmp_input>
        break;
 801c1e0:	e01c      	b.n	801c21c <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801c1e2:	4b1a      	ldr	r3, [pc, #104]	@ (801c24c <ip4_input+0x240>)
 801c1e4:	695b      	ldr	r3, [r3, #20]
 801c1e6:	6939      	ldr	r1, [r7, #16]
 801c1e8:	4618      	mov	r0, r3
 801c1ea:	f000 f90b 	bl	801c404 <ip4_addr_isbroadcast_u32>
 801c1ee:	4603      	mov	r3, r0
 801c1f0:	2b00      	cmp	r3, #0
 801c1f2:	d10f      	bne.n	801c214 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801c1f4:	4b15      	ldr	r3, [pc, #84]	@ (801c24c <ip4_input+0x240>)
 801c1f6:	695b      	ldr	r3, [r3, #20]
 801c1f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801c1fc:	2be0      	cmp	r3, #224	@ 0xe0
 801c1fe:	d009      	beq.n	801c214 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801c200:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801c204:	4619      	mov	r1, r3
 801c206:	6878      	ldr	r0, [r7, #4]
 801c208:	f7f8 fb95 	bl	8014936 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801c20c:	2102      	movs	r1, #2
 801c20e:	6878      	ldr	r0, [r7, #4]
 801c210:	f7ff fdd8 	bl	801bdc4 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801c214:	6878      	ldr	r0, [r7, #4]
 801c216:	f7f8 fba1 	bl	801495c <pbuf_free>
        break;
 801c21a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801c21c:	4b0b      	ldr	r3, [pc, #44]	@ (801c24c <ip4_input+0x240>)
 801c21e:	2200      	movs	r2, #0
 801c220:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801c222:	4b0a      	ldr	r3, [pc, #40]	@ (801c24c <ip4_input+0x240>)
 801c224:	2200      	movs	r2, #0
 801c226:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801c228:	4b08      	ldr	r3, [pc, #32]	@ (801c24c <ip4_input+0x240>)
 801c22a:	2200      	movs	r2, #0
 801c22c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801c22e:	4b07      	ldr	r3, [pc, #28]	@ (801c24c <ip4_input+0x240>)
 801c230:	2200      	movs	r2, #0
 801c232:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801c234:	4b05      	ldr	r3, [pc, #20]	@ (801c24c <ip4_input+0x240>)
 801c236:	2200      	movs	r2, #0
 801c238:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801c23a:	4b04      	ldr	r3, [pc, #16]	@ (801c24c <ip4_input+0x240>)
 801c23c:	2200      	movs	r2, #0
 801c23e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801c240:	2300      	movs	r3, #0
}
 801c242:	4618      	mov	r0, r3
 801c244:	3718      	adds	r7, #24
 801c246:	46bd      	mov	sp, r7
 801c248:	bd80      	pop	{r7, pc}
 801c24a:	bf00      	nop
 801c24c:	200246c4 	.word	0x200246c4
 801c250:	200277b8 	.word	0x200277b8

0801c254 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801c254:	b580      	push	{r7, lr}
 801c256:	b08a      	sub	sp, #40	@ 0x28
 801c258:	af04      	add	r7, sp, #16
 801c25a:	60f8      	str	r0, [r7, #12]
 801c25c:	60b9      	str	r1, [r7, #8]
 801c25e:	607a      	str	r2, [r7, #4]
 801c260:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801c262:	68bb      	ldr	r3, [r7, #8]
 801c264:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801c266:	687b      	ldr	r3, [r7, #4]
 801c268:	2b00      	cmp	r3, #0
 801c26a:	d009      	beq.n	801c280 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801c26c:	68bb      	ldr	r3, [r7, #8]
 801c26e:	2b00      	cmp	r3, #0
 801c270:	d003      	beq.n	801c27a <ip4_output_if+0x26>
 801c272:	68bb      	ldr	r3, [r7, #8]
 801c274:	681b      	ldr	r3, [r3, #0]
 801c276:	2b00      	cmp	r3, #0
 801c278:	d102      	bne.n	801c280 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801c27a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c27c:	3304      	adds	r3, #4
 801c27e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801c280:	78fa      	ldrb	r2, [r7, #3]
 801c282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c284:	9302      	str	r3, [sp, #8]
 801c286:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801c28a:	9301      	str	r3, [sp, #4]
 801c28c:	f897 3020 	ldrb.w	r3, [r7, #32]
 801c290:	9300      	str	r3, [sp, #0]
 801c292:	4613      	mov	r3, r2
 801c294:	687a      	ldr	r2, [r7, #4]
 801c296:	6979      	ldr	r1, [r7, #20]
 801c298:	68f8      	ldr	r0, [r7, #12]
 801c29a:	f000 f805 	bl	801c2a8 <ip4_output_if_src>
 801c29e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801c2a0:	4618      	mov	r0, r3
 801c2a2:	3718      	adds	r7, #24
 801c2a4:	46bd      	mov	sp, r7
 801c2a6:	bd80      	pop	{r7, pc}

0801c2a8 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801c2a8:	b580      	push	{r7, lr}
 801c2aa:	b088      	sub	sp, #32
 801c2ac:	af00      	add	r7, sp, #0
 801c2ae:	60f8      	str	r0, [r7, #12]
 801c2b0:	60b9      	str	r1, [r7, #8]
 801c2b2:	607a      	str	r2, [r7, #4]
 801c2b4:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801c2b6:	68fb      	ldr	r3, [r7, #12]
 801c2b8:	7b9b      	ldrb	r3, [r3, #14]
 801c2ba:	2b01      	cmp	r3, #1
 801c2bc:	d006      	beq.n	801c2cc <ip4_output_if_src+0x24>
 801c2be:	4b4b      	ldr	r3, [pc, #300]	@ (801c3ec <ip4_output_if_src+0x144>)
 801c2c0:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801c2c4:	494a      	ldr	r1, [pc, #296]	@ (801c3f0 <ip4_output_if_src+0x148>)
 801c2c6:	484b      	ldr	r0, [pc, #300]	@ (801c3f4 <ip4_output_if_src+0x14c>)
 801c2c8:	f002 f8be 	bl	801e448 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801c2cc:	687b      	ldr	r3, [r7, #4]
 801c2ce:	2b00      	cmp	r3, #0
 801c2d0:	d060      	beq.n	801c394 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801c2d2:	2314      	movs	r3, #20
 801c2d4:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801c2d6:	2114      	movs	r1, #20
 801c2d8:	68f8      	ldr	r0, [r7, #12]
 801c2da:	f7f8 faa9 	bl	8014830 <pbuf_add_header>
 801c2de:	4603      	mov	r3, r0
 801c2e0:	2b00      	cmp	r3, #0
 801c2e2:	d002      	beq.n	801c2ea <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801c2e4:	f06f 0301 	mvn.w	r3, #1
 801c2e8:	e07c      	b.n	801c3e4 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801c2ea:	68fb      	ldr	r3, [r7, #12]
 801c2ec:	685b      	ldr	r3, [r3, #4]
 801c2ee:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801c2f0:	68fb      	ldr	r3, [r7, #12]
 801c2f2:	895b      	ldrh	r3, [r3, #10]
 801c2f4:	2b13      	cmp	r3, #19
 801c2f6:	d806      	bhi.n	801c306 <ip4_output_if_src+0x5e>
 801c2f8:	4b3c      	ldr	r3, [pc, #240]	@ (801c3ec <ip4_output_if_src+0x144>)
 801c2fa:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801c2fe:	493e      	ldr	r1, [pc, #248]	@ (801c3f8 <ip4_output_if_src+0x150>)
 801c300:	483c      	ldr	r0, [pc, #240]	@ (801c3f4 <ip4_output_if_src+0x14c>)
 801c302:	f002 f8a1 	bl	801e448 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801c306:	69fb      	ldr	r3, [r7, #28]
 801c308:	78fa      	ldrb	r2, [r7, #3]
 801c30a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801c30c:	69fb      	ldr	r3, [r7, #28]
 801c30e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801c312:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801c314:	687b      	ldr	r3, [r7, #4]
 801c316:	681a      	ldr	r2, [r3, #0]
 801c318:	69fb      	ldr	r3, [r7, #28]
 801c31a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801c31c:	8b7b      	ldrh	r3, [r7, #26]
 801c31e:	089b      	lsrs	r3, r3, #2
 801c320:	b29b      	uxth	r3, r3
 801c322:	b2db      	uxtb	r3, r3
 801c324:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c328:	b2da      	uxtb	r2, r3
 801c32a:	69fb      	ldr	r3, [r7, #28]
 801c32c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801c32e:	69fb      	ldr	r3, [r7, #28]
 801c330:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801c334:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801c336:	68fb      	ldr	r3, [r7, #12]
 801c338:	891b      	ldrh	r3, [r3, #8]
 801c33a:	4618      	mov	r0, r3
 801c33c:	f7f6 ff20 	bl	8013180 <lwip_htons>
 801c340:	4603      	mov	r3, r0
 801c342:	461a      	mov	r2, r3
 801c344:	69fb      	ldr	r3, [r7, #28]
 801c346:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801c348:	69fb      	ldr	r3, [r7, #28]
 801c34a:	2200      	movs	r2, #0
 801c34c:	719a      	strb	r2, [r3, #6]
 801c34e:	2200      	movs	r2, #0
 801c350:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801c352:	4b2a      	ldr	r3, [pc, #168]	@ (801c3fc <ip4_output_if_src+0x154>)
 801c354:	881b      	ldrh	r3, [r3, #0]
 801c356:	4618      	mov	r0, r3
 801c358:	f7f6 ff12 	bl	8013180 <lwip_htons>
 801c35c:	4603      	mov	r3, r0
 801c35e:	461a      	mov	r2, r3
 801c360:	69fb      	ldr	r3, [r7, #28]
 801c362:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801c364:	4b25      	ldr	r3, [pc, #148]	@ (801c3fc <ip4_output_if_src+0x154>)
 801c366:	881b      	ldrh	r3, [r3, #0]
 801c368:	3301      	adds	r3, #1
 801c36a:	b29a      	uxth	r2, r3
 801c36c:	4b23      	ldr	r3, [pc, #140]	@ (801c3fc <ip4_output_if_src+0x154>)
 801c36e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801c370:	68bb      	ldr	r3, [r7, #8]
 801c372:	2b00      	cmp	r3, #0
 801c374:	d104      	bne.n	801c380 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801c376:	4b22      	ldr	r3, [pc, #136]	@ (801c400 <ip4_output_if_src+0x158>)
 801c378:	681a      	ldr	r2, [r3, #0]
 801c37a:	69fb      	ldr	r3, [r7, #28]
 801c37c:	60da      	str	r2, [r3, #12]
 801c37e:	e003      	b.n	801c388 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801c380:	68bb      	ldr	r3, [r7, #8]
 801c382:	681a      	ldr	r2, [r3, #0]
 801c384:	69fb      	ldr	r3, [r7, #28]
 801c386:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801c388:	69fb      	ldr	r3, [r7, #28]
 801c38a:	2200      	movs	r2, #0
 801c38c:	729a      	strb	r2, [r3, #10]
 801c38e:	2200      	movs	r2, #0
 801c390:	72da      	strb	r2, [r3, #11]
 801c392:	e00f      	b.n	801c3b4 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801c394:	68fb      	ldr	r3, [r7, #12]
 801c396:	895b      	ldrh	r3, [r3, #10]
 801c398:	2b13      	cmp	r3, #19
 801c39a:	d802      	bhi.n	801c3a2 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801c39c:	f06f 0301 	mvn.w	r3, #1
 801c3a0:	e020      	b.n	801c3e4 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801c3a2:	68fb      	ldr	r3, [r7, #12]
 801c3a4:	685b      	ldr	r3, [r3, #4]
 801c3a6:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801c3a8:	69fb      	ldr	r3, [r7, #28]
 801c3aa:	691b      	ldr	r3, [r3, #16]
 801c3ac:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801c3ae:	f107 0314 	add.w	r3, r7, #20
 801c3b2:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801c3b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c3b6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c3b8:	2b00      	cmp	r3, #0
 801c3ba:	d00c      	beq.n	801c3d6 <ip4_output_if_src+0x12e>
 801c3bc:	68fb      	ldr	r3, [r7, #12]
 801c3be:	891a      	ldrh	r2, [r3, #8]
 801c3c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c3c2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c3c4:	429a      	cmp	r2, r3
 801c3c6:	d906      	bls.n	801c3d6 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801c3c8:	687a      	ldr	r2, [r7, #4]
 801c3ca:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801c3cc:	68f8      	ldr	r0, [r7, #12]
 801c3ce:	f000 fd53 	bl	801ce78 <ip4_frag>
 801c3d2:	4603      	mov	r3, r0
 801c3d4:	e006      	b.n	801c3e4 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801c3d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c3d8:	695b      	ldr	r3, [r3, #20]
 801c3da:	687a      	ldr	r2, [r7, #4]
 801c3dc:	68f9      	ldr	r1, [r7, #12]
 801c3de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c3e0:	4798      	blx	r3
 801c3e2:	4603      	mov	r3, r0
}
 801c3e4:	4618      	mov	r0, r3
 801c3e6:	3720      	adds	r7, #32
 801c3e8:	46bd      	mov	sp, r7
 801c3ea:	bd80      	pop	{r7, pc}
 801c3ec:	08021c74 	.word	0x08021c74
 801c3f0:	08021ca8 	.word	0x08021ca8
 801c3f4:	08021cb4 	.word	0x08021cb4
 801c3f8:	08021cdc 	.word	0x08021cdc
 801c3fc:	20027916 	.word	0x20027916
 801c400:	080224c0 	.word	0x080224c0

0801c404 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801c404:	b480      	push	{r7}
 801c406:	b085      	sub	sp, #20
 801c408:	af00      	add	r7, sp, #0
 801c40a:	6078      	str	r0, [r7, #4]
 801c40c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801c40e:	687b      	ldr	r3, [r7, #4]
 801c410:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801c412:	687b      	ldr	r3, [r7, #4]
 801c414:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c418:	d002      	beq.n	801c420 <ip4_addr_isbroadcast_u32+0x1c>
 801c41a:	687b      	ldr	r3, [r7, #4]
 801c41c:	2b00      	cmp	r3, #0
 801c41e:	d101      	bne.n	801c424 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801c420:	2301      	movs	r3, #1
 801c422:	e02a      	b.n	801c47a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801c424:	683b      	ldr	r3, [r7, #0]
 801c426:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c42a:	f003 0302 	and.w	r3, r3, #2
 801c42e:	2b00      	cmp	r3, #0
 801c430:	d101      	bne.n	801c436 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801c432:	2300      	movs	r3, #0
 801c434:	e021      	b.n	801c47a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801c436:	683b      	ldr	r3, [r7, #0]
 801c438:	3304      	adds	r3, #4
 801c43a:	681b      	ldr	r3, [r3, #0]
 801c43c:	687a      	ldr	r2, [r7, #4]
 801c43e:	429a      	cmp	r2, r3
 801c440:	d101      	bne.n	801c446 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801c442:	2300      	movs	r3, #0
 801c444:	e019      	b.n	801c47a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801c446:	68fa      	ldr	r2, [r7, #12]
 801c448:	683b      	ldr	r3, [r7, #0]
 801c44a:	3304      	adds	r3, #4
 801c44c:	681b      	ldr	r3, [r3, #0]
 801c44e:	405a      	eors	r2, r3
 801c450:	683b      	ldr	r3, [r7, #0]
 801c452:	3308      	adds	r3, #8
 801c454:	681b      	ldr	r3, [r3, #0]
 801c456:	4013      	ands	r3, r2
 801c458:	2b00      	cmp	r3, #0
 801c45a:	d10d      	bne.n	801c478 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801c45c:	683b      	ldr	r3, [r7, #0]
 801c45e:	3308      	adds	r3, #8
 801c460:	681b      	ldr	r3, [r3, #0]
 801c462:	43da      	mvns	r2, r3
 801c464:	687b      	ldr	r3, [r7, #4]
 801c466:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801c468:	683b      	ldr	r3, [r7, #0]
 801c46a:	3308      	adds	r3, #8
 801c46c:	681b      	ldr	r3, [r3, #0]
 801c46e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801c470:	429a      	cmp	r2, r3
 801c472:	d101      	bne.n	801c478 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801c474:	2301      	movs	r3, #1
 801c476:	e000      	b.n	801c47a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801c478:	2300      	movs	r3, #0
  }
}
 801c47a:	4618      	mov	r0, r3
 801c47c:	3714      	adds	r7, #20
 801c47e:	46bd      	mov	sp, r7
 801c480:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c484:	4770      	bx	lr
	...

0801c488 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801c488:	b580      	push	{r7, lr}
 801c48a:	b084      	sub	sp, #16
 801c48c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801c48e:	2300      	movs	r3, #0
 801c490:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801c492:	4b12      	ldr	r3, [pc, #72]	@ (801c4dc <ip_reass_tmr+0x54>)
 801c494:	681b      	ldr	r3, [r3, #0]
 801c496:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801c498:	e018      	b.n	801c4cc <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801c49a:	68fb      	ldr	r3, [r7, #12]
 801c49c:	7fdb      	ldrb	r3, [r3, #31]
 801c49e:	2b00      	cmp	r3, #0
 801c4a0:	d00b      	beq.n	801c4ba <ip_reass_tmr+0x32>
      r->timer--;
 801c4a2:	68fb      	ldr	r3, [r7, #12]
 801c4a4:	7fdb      	ldrb	r3, [r3, #31]
 801c4a6:	3b01      	subs	r3, #1
 801c4a8:	b2da      	uxtb	r2, r3
 801c4aa:	68fb      	ldr	r3, [r7, #12]
 801c4ac:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801c4ae:	68fb      	ldr	r3, [r7, #12]
 801c4b0:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801c4b2:	68fb      	ldr	r3, [r7, #12]
 801c4b4:	681b      	ldr	r3, [r3, #0]
 801c4b6:	60fb      	str	r3, [r7, #12]
 801c4b8:	e008      	b.n	801c4cc <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801c4ba:	68fb      	ldr	r3, [r7, #12]
 801c4bc:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801c4be:	68fb      	ldr	r3, [r7, #12]
 801c4c0:	681b      	ldr	r3, [r3, #0]
 801c4c2:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801c4c4:	68b9      	ldr	r1, [r7, #8]
 801c4c6:	6878      	ldr	r0, [r7, #4]
 801c4c8:	f000 f80a 	bl	801c4e0 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801c4cc:	68fb      	ldr	r3, [r7, #12]
 801c4ce:	2b00      	cmp	r3, #0
 801c4d0:	d1e3      	bne.n	801c49a <ip_reass_tmr+0x12>
    }
  }
}
 801c4d2:	bf00      	nop
 801c4d4:	bf00      	nop
 801c4d6:	3710      	adds	r7, #16
 801c4d8:	46bd      	mov	sp, r7
 801c4da:	bd80      	pop	{r7, pc}
 801c4dc:	20027918 	.word	0x20027918

0801c4e0 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801c4e0:	b580      	push	{r7, lr}
 801c4e2:	b088      	sub	sp, #32
 801c4e4:	af00      	add	r7, sp, #0
 801c4e6:	6078      	str	r0, [r7, #4]
 801c4e8:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801c4ea:	2300      	movs	r3, #0
 801c4ec:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801c4ee:	683a      	ldr	r2, [r7, #0]
 801c4f0:	687b      	ldr	r3, [r7, #4]
 801c4f2:	429a      	cmp	r2, r3
 801c4f4:	d105      	bne.n	801c502 <ip_reass_free_complete_datagram+0x22>
 801c4f6:	4b45      	ldr	r3, [pc, #276]	@ (801c60c <ip_reass_free_complete_datagram+0x12c>)
 801c4f8:	22ab      	movs	r2, #171	@ 0xab
 801c4fa:	4945      	ldr	r1, [pc, #276]	@ (801c610 <ip_reass_free_complete_datagram+0x130>)
 801c4fc:	4845      	ldr	r0, [pc, #276]	@ (801c614 <ip_reass_free_complete_datagram+0x134>)
 801c4fe:	f001 ffa3 	bl	801e448 <iprintf>
  if (prev != NULL) {
 801c502:	683b      	ldr	r3, [r7, #0]
 801c504:	2b00      	cmp	r3, #0
 801c506:	d00a      	beq.n	801c51e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801c508:	683b      	ldr	r3, [r7, #0]
 801c50a:	681b      	ldr	r3, [r3, #0]
 801c50c:	687a      	ldr	r2, [r7, #4]
 801c50e:	429a      	cmp	r2, r3
 801c510:	d005      	beq.n	801c51e <ip_reass_free_complete_datagram+0x3e>
 801c512:	4b3e      	ldr	r3, [pc, #248]	@ (801c60c <ip_reass_free_complete_datagram+0x12c>)
 801c514:	22ad      	movs	r2, #173	@ 0xad
 801c516:	4940      	ldr	r1, [pc, #256]	@ (801c618 <ip_reass_free_complete_datagram+0x138>)
 801c518:	483e      	ldr	r0, [pc, #248]	@ (801c614 <ip_reass_free_complete_datagram+0x134>)
 801c51a:	f001 ff95 	bl	801e448 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801c51e:	687b      	ldr	r3, [r7, #4]
 801c520:	685b      	ldr	r3, [r3, #4]
 801c522:	685b      	ldr	r3, [r3, #4]
 801c524:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801c526:	697b      	ldr	r3, [r7, #20]
 801c528:	889b      	ldrh	r3, [r3, #4]
 801c52a:	b29b      	uxth	r3, r3
 801c52c:	2b00      	cmp	r3, #0
 801c52e:	d12a      	bne.n	801c586 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801c530:	687b      	ldr	r3, [r7, #4]
 801c532:	685b      	ldr	r3, [r3, #4]
 801c534:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801c536:	697b      	ldr	r3, [r7, #20]
 801c538:	681a      	ldr	r2, [r3, #0]
 801c53a:	687b      	ldr	r3, [r7, #4]
 801c53c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801c53e:	69bb      	ldr	r3, [r7, #24]
 801c540:	6858      	ldr	r0, [r3, #4]
 801c542:	687b      	ldr	r3, [r7, #4]
 801c544:	3308      	adds	r3, #8
 801c546:	2214      	movs	r2, #20
 801c548:	4619      	mov	r1, r3
 801c54a:	f002 f8b6 	bl	801e6ba <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801c54e:	2101      	movs	r1, #1
 801c550:	69b8      	ldr	r0, [r7, #24]
 801c552:	f7ff fc47 	bl	801bde4 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801c556:	69b8      	ldr	r0, [r7, #24]
 801c558:	f7f8 fa8e 	bl	8014a78 <pbuf_clen>
 801c55c:	4603      	mov	r3, r0
 801c55e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801c560:	8bfa      	ldrh	r2, [r7, #30]
 801c562:	8a7b      	ldrh	r3, [r7, #18]
 801c564:	4413      	add	r3, r2
 801c566:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c56a:	db05      	blt.n	801c578 <ip_reass_free_complete_datagram+0x98>
 801c56c:	4b27      	ldr	r3, [pc, #156]	@ (801c60c <ip_reass_free_complete_datagram+0x12c>)
 801c56e:	22bc      	movs	r2, #188	@ 0xbc
 801c570:	492a      	ldr	r1, [pc, #168]	@ (801c61c <ip_reass_free_complete_datagram+0x13c>)
 801c572:	4828      	ldr	r0, [pc, #160]	@ (801c614 <ip_reass_free_complete_datagram+0x134>)
 801c574:	f001 ff68 	bl	801e448 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801c578:	8bfa      	ldrh	r2, [r7, #30]
 801c57a:	8a7b      	ldrh	r3, [r7, #18]
 801c57c:	4413      	add	r3, r2
 801c57e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801c580:	69b8      	ldr	r0, [r7, #24]
 801c582:	f7f8 f9eb 	bl	801495c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801c586:	687b      	ldr	r3, [r7, #4]
 801c588:	685b      	ldr	r3, [r3, #4]
 801c58a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801c58c:	e01f      	b.n	801c5ce <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801c58e:	69bb      	ldr	r3, [r7, #24]
 801c590:	685b      	ldr	r3, [r3, #4]
 801c592:	617b      	str	r3, [r7, #20]
    pcur = p;
 801c594:	69bb      	ldr	r3, [r7, #24]
 801c596:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801c598:	697b      	ldr	r3, [r7, #20]
 801c59a:	681b      	ldr	r3, [r3, #0]
 801c59c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801c59e:	68f8      	ldr	r0, [r7, #12]
 801c5a0:	f7f8 fa6a 	bl	8014a78 <pbuf_clen>
 801c5a4:	4603      	mov	r3, r0
 801c5a6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801c5a8:	8bfa      	ldrh	r2, [r7, #30]
 801c5aa:	8a7b      	ldrh	r3, [r7, #18]
 801c5ac:	4413      	add	r3, r2
 801c5ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c5b2:	db05      	blt.n	801c5c0 <ip_reass_free_complete_datagram+0xe0>
 801c5b4:	4b15      	ldr	r3, [pc, #84]	@ (801c60c <ip_reass_free_complete_datagram+0x12c>)
 801c5b6:	22cc      	movs	r2, #204	@ 0xcc
 801c5b8:	4918      	ldr	r1, [pc, #96]	@ (801c61c <ip_reass_free_complete_datagram+0x13c>)
 801c5ba:	4816      	ldr	r0, [pc, #88]	@ (801c614 <ip_reass_free_complete_datagram+0x134>)
 801c5bc:	f001 ff44 	bl	801e448 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801c5c0:	8bfa      	ldrh	r2, [r7, #30]
 801c5c2:	8a7b      	ldrh	r3, [r7, #18]
 801c5c4:	4413      	add	r3, r2
 801c5c6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801c5c8:	68f8      	ldr	r0, [r7, #12]
 801c5ca:	f7f8 f9c7 	bl	801495c <pbuf_free>
  while (p != NULL) {
 801c5ce:	69bb      	ldr	r3, [r7, #24]
 801c5d0:	2b00      	cmp	r3, #0
 801c5d2:	d1dc      	bne.n	801c58e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801c5d4:	6839      	ldr	r1, [r7, #0]
 801c5d6:	6878      	ldr	r0, [r7, #4]
 801c5d8:	f000 f8c2 	bl	801c760 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801c5dc:	4b10      	ldr	r3, [pc, #64]	@ (801c620 <ip_reass_free_complete_datagram+0x140>)
 801c5de:	881b      	ldrh	r3, [r3, #0]
 801c5e0:	8bfa      	ldrh	r2, [r7, #30]
 801c5e2:	429a      	cmp	r2, r3
 801c5e4:	d905      	bls.n	801c5f2 <ip_reass_free_complete_datagram+0x112>
 801c5e6:	4b09      	ldr	r3, [pc, #36]	@ (801c60c <ip_reass_free_complete_datagram+0x12c>)
 801c5e8:	22d2      	movs	r2, #210	@ 0xd2
 801c5ea:	490e      	ldr	r1, [pc, #56]	@ (801c624 <ip_reass_free_complete_datagram+0x144>)
 801c5ec:	4809      	ldr	r0, [pc, #36]	@ (801c614 <ip_reass_free_complete_datagram+0x134>)
 801c5ee:	f001 ff2b 	bl	801e448 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801c5f2:	4b0b      	ldr	r3, [pc, #44]	@ (801c620 <ip_reass_free_complete_datagram+0x140>)
 801c5f4:	881a      	ldrh	r2, [r3, #0]
 801c5f6:	8bfb      	ldrh	r3, [r7, #30]
 801c5f8:	1ad3      	subs	r3, r2, r3
 801c5fa:	b29a      	uxth	r2, r3
 801c5fc:	4b08      	ldr	r3, [pc, #32]	@ (801c620 <ip_reass_free_complete_datagram+0x140>)
 801c5fe:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801c600:	8bfb      	ldrh	r3, [r7, #30]
}
 801c602:	4618      	mov	r0, r3
 801c604:	3720      	adds	r7, #32
 801c606:	46bd      	mov	sp, r7
 801c608:	bd80      	pop	{r7, pc}
 801c60a:	bf00      	nop
 801c60c:	08021d0c 	.word	0x08021d0c
 801c610:	08021d48 	.word	0x08021d48
 801c614:	08021d54 	.word	0x08021d54
 801c618:	08021d7c 	.word	0x08021d7c
 801c61c:	08021d90 	.word	0x08021d90
 801c620:	2002791c 	.word	0x2002791c
 801c624:	08021db0 	.word	0x08021db0

0801c628 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801c628:	b580      	push	{r7, lr}
 801c62a:	b08a      	sub	sp, #40	@ 0x28
 801c62c:	af00      	add	r7, sp, #0
 801c62e:	6078      	str	r0, [r7, #4]
 801c630:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801c632:	2300      	movs	r3, #0
 801c634:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801c636:	2300      	movs	r3, #0
 801c638:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801c63a:	2300      	movs	r3, #0
 801c63c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801c63e:	2300      	movs	r3, #0
 801c640:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801c642:	2300      	movs	r3, #0
 801c644:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801c646:	4b28      	ldr	r3, [pc, #160]	@ (801c6e8 <ip_reass_remove_oldest_datagram+0xc0>)
 801c648:	681b      	ldr	r3, [r3, #0]
 801c64a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801c64c:	e030      	b.n	801c6b0 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801c64e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c650:	695a      	ldr	r2, [r3, #20]
 801c652:	687b      	ldr	r3, [r7, #4]
 801c654:	68db      	ldr	r3, [r3, #12]
 801c656:	429a      	cmp	r2, r3
 801c658:	d10c      	bne.n	801c674 <ip_reass_remove_oldest_datagram+0x4c>
 801c65a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c65c:	699a      	ldr	r2, [r3, #24]
 801c65e:	687b      	ldr	r3, [r7, #4]
 801c660:	691b      	ldr	r3, [r3, #16]
 801c662:	429a      	cmp	r2, r3
 801c664:	d106      	bne.n	801c674 <ip_reass_remove_oldest_datagram+0x4c>
 801c666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c668:	899a      	ldrh	r2, [r3, #12]
 801c66a:	687b      	ldr	r3, [r7, #4]
 801c66c:	889b      	ldrh	r3, [r3, #4]
 801c66e:	b29b      	uxth	r3, r3
 801c670:	429a      	cmp	r2, r3
 801c672:	d014      	beq.n	801c69e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801c674:	693b      	ldr	r3, [r7, #16]
 801c676:	3301      	adds	r3, #1
 801c678:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801c67a:	6a3b      	ldr	r3, [r7, #32]
 801c67c:	2b00      	cmp	r3, #0
 801c67e:	d104      	bne.n	801c68a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801c680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c682:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801c684:	69fb      	ldr	r3, [r7, #28]
 801c686:	61bb      	str	r3, [r7, #24]
 801c688:	e009      	b.n	801c69e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801c68a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c68c:	7fda      	ldrb	r2, [r3, #31]
 801c68e:	6a3b      	ldr	r3, [r7, #32]
 801c690:	7fdb      	ldrb	r3, [r3, #31]
 801c692:	429a      	cmp	r2, r3
 801c694:	d803      	bhi.n	801c69e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801c696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c698:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801c69a:	69fb      	ldr	r3, [r7, #28]
 801c69c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801c69e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c6a0:	681b      	ldr	r3, [r3, #0]
 801c6a2:	2b00      	cmp	r3, #0
 801c6a4:	d001      	beq.n	801c6aa <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801c6a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c6a8:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801c6aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c6ac:	681b      	ldr	r3, [r3, #0]
 801c6ae:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801c6b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c6b2:	2b00      	cmp	r3, #0
 801c6b4:	d1cb      	bne.n	801c64e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801c6b6:	6a3b      	ldr	r3, [r7, #32]
 801c6b8:	2b00      	cmp	r3, #0
 801c6ba:	d008      	beq.n	801c6ce <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801c6bc:	69b9      	ldr	r1, [r7, #24]
 801c6be:	6a38      	ldr	r0, [r7, #32]
 801c6c0:	f7ff ff0e 	bl	801c4e0 <ip_reass_free_complete_datagram>
 801c6c4:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801c6c6:	697a      	ldr	r2, [r7, #20]
 801c6c8:	68fb      	ldr	r3, [r7, #12]
 801c6ca:	4413      	add	r3, r2
 801c6cc:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801c6ce:	697a      	ldr	r2, [r7, #20]
 801c6d0:	683b      	ldr	r3, [r7, #0]
 801c6d2:	429a      	cmp	r2, r3
 801c6d4:	da02      	bge.n	801c6dc <ip_reass_remove_oldest_datagram+0xb4>
 801c6d6:	693b      	ldr	r3, [r7, #16]
 801c6d8:	2b01      	cmp	r3, #1
 801c6da:	dcac      	bgt.n	801c636 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801c6dc:	697b      	ldr	r3, [r7, #20]
}
 801c6de:	4618      	mov	r0, r3
 801c6e0:	3728      	adds	r7, #40	@ 0x28
 801c6e2:	46bd      	mov	sp, r7
 801c6e4:	bd80      	pop	{r7, pc}
 801c6e6:	bf00      	nop
 801c6e8:	20027918 	.word	0x20027918

0801c6ec <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801c6ec:	b580      	push	{r7, lr}
 801c6ee:	b084      	sub	sp, #16
 801c6f0:	af00      	add	r7, sp, #0
 801c6f2:	6078      	str	r0, [r7, #4]
 801c6f4:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801c6f6:	2004      	movs	r0, #4
 801c6f8:	f7f7 fa16 	bl	8013b28 <memp_malloc>
 801c6fc:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801c6fe:	68fb      	ldr	r3, [r7, #12]
 801c700:	2b00      	cmp	r3, #0
 801c702:	d110      	bne.n	801c726 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801c704:	6839      	ldr	r1, [r7, #0]
 801c706:	6878      	ldr	r0, [r7, #4]
 801c708:	f7ff ff8e 	bl	801c628 <ip_reass_remove_oldest_datagram>
 801c70c:	4602      	mov	r2, r0
 801c70e:	683b      	ldr	r3, [r7, #0]
 801c710:	4293      	cmp	r3, r2
 801c712:	dc03      	bgt.n	801c71c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801c714:	2004      	movs	r0, #4
 801c716:	f7f7 fa07 	bl	8013b28 <memp_malloc>
 801c71a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801c71c:	68fb      	ldr	r3, [r7, #12]
 801c71e:	2b00      	cmp	r3, #0
 801c720:	d101      	bne.n	801c726 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801c722:	2300      	movs	r3, #0
 801c724:	e016      	b.n	801c754 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801c726:	2220      	movs	r2, #32
 801c728:	2100      	movs	r1, #0
 801c72a:	68f8      	ldr	r0, [r7, #12]
 801c72c:	f001 fef1 	bl	801e512 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801c730:	68fb      	ldr	r3, [r7, #12]
 801c732:	220f      	movs	r2, #15
 801c734:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801c736:	4b09      	ldr	r3, [pc, #36]	@ (801c75c <ip_reass_enqueue_new_datagram+0x70>)
 801c738:	681a      	ldr	r2, [r3, #0]
 801c73a:	68fb      	ldr	r3, [r7, #12]
 801c73c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801c73e:	4a07      	ldr	r2, [pc, #28]	@ (801c75c <ip_reass_enqueue_new_datagram+0x70>)
 801c740:	68fb      	ldr	r3, [r7, #12]
 801c742:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801c744:	68fb      	ldr	r3, [r7, #12]
 801c746:	3308      	adds	r3, #8
 801c748:	2214      	movs	r2, #20
 801c74a:	6879      	ldr	r1, [r7, #4]
 801c74c:	4618      	mov	r0, r3
 801c74e:	f001 ffb4 	bl	801e6ba <memcpy>
  return ipr;
 801c752:	68fb      	ldr	r3, [r7, #12]
}
 801c754:	4618      	mov	r0, r3
 801c756:	3710      	adds	r7, #16
 801c758:	46bd      	mov	sp, r7
 801c75a:	bd80      	pop	{r7, pc}
 801c75c:	20027918 	.word	0x20027918

0801c760 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801c760:	b580      	push	{r7, lr}
 801c762:	b082      	sub	sp, #8
 801c764:	af00      	add	r7, sp, #0
 801c766:	6078      	str	r0, [r7, #4]
 801c768:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801c76a:	4b10      	ldr	r3, [pc, #64]	@ (801c7ac <ip_reass_dequeue_datagram+0x4c>)
 801c76c:	681b      	ldr	r3, [r3, #0]
 801c76e:	687a      	ldr	r2, [r7, #4]
 801c770:	429a      	cmp	r2, r3
 801c772:	d104      	bne.n	801c77e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801c774:	687b      	ldr	r3, [r7, #4]
 801c776:	681b      	ldr	r3, [r3, #0]
 801c778:	4a0c      	ldr	r2, [pc, #48]	@ (801c7ac <ip_reass_dequeue_datagram+0x4c>)
 801c77a:	6013      	str	r3, [r2, #0]
 801c77c:	e00d      	b.n	801c79a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801c77e:	683b      	ldr	r3, [r7, #0]
 801c780:	2b00      	cmp	r3, #0
 801c782:	d106      	bne.n	801c792 <ip_reass_dequeue_datagram+0x32>
 801c784:	4b0a      	ldr	r3, [pc, #40]	@ (801c7b0 <ip_reass_dequeue_datagram+0x50>)
 801c786:	f240 1245 	movw	r2, #325	@ 0x145
 801c78a:	490a      	ldr	r1, [pc, #40]	@ (801c7b4 <ip_reass_dequeue_datagram+0x54>)
 801c78c:	480a      	ldr	r0, [pc, #40]	@ (801c7b8 <ip_reass_dequeue_datagram+0x58>)
 801c78e:	f001 fe5b 	bl	801e448 <iprintf>
    prev->next = ipr->next;
 801c792:	687b      	ldr	r3, [r7, #4]
 801c794:	681a      	ldr	r2, [r3, #0]
 801c796:	683b      	ldr	r3, [r7, #0]
 801c798:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801c79a:	6879      	ldr	r1, [r7, #4]
 801c79c:	2004      	movs	r0, #4
 801c79e:	f7f7 fa39 	bl	8013c14 <memp_free>
}
 801c7a2:	bf00      	nop
 801c7a4:	3708      	adds	r7, #8
 801c7a6:	46bd      	mov	sp, r7
 801c7a8:	bd80      	pop	{r7, pc}
 801c7aa:	bf00      	nop
 801c7ac:	20027918 	.word	0x20027918
 801c7b0:	08021d0c 	.word	0x08021d0c
 801c7b4:	08021dd4 	.word	0x08021dd4
 801c7b8:	08021d54 	.word	0x08021d54

0801c7bc <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801c7bc:	b580      	push	{r7, lr}
 801c7be:	b08c      	sub	sp, #48	@ 0x30
 801c7c0:	af00      	add	r7, sp, #0
 801c7c2:	60f8      	str	r0, [r7, #12]
 801c7c4:	60b9      	str	r1, [r7, #8]
 801c7c6:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801c7c8:	2300      	movs	r3, #0
 801c7ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801c7cc:	2301      	movs	r3, #1
 801c7ce:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801c7d0:	68bb      	ldr	r3, [r7, #8]
 801c7d2:	685b      	ldr	r3, [r3, #4]
 801c7d4:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801c7d6:	69fb      	ldr	r3, [r7, #28]
 801c7d8:	885b      	ldrh	r3, [r3, #2]
 801c7da:	b29b      	uxth	r3, r3
 801c7dc:	4618      	mov	r0, r3
 801c7de:	f7f6 fccf 	bl	8013180 <lwip_htons>
 801c7e2:	4603      	mov	r3, r0
 801c7e4:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801c7e6:	69fb      	ldr	r3, [r7, #28]
 801c7e8:	781b      	ldrb	r3, [r3, #0]
 801c7ea:	f003 030f 	and.w	r3, r3, #15
 801c7ee:	b2db      	uxtb	r3, r3
 801c7f0:	009b      	lsls	r3, r3, #2
 801c7f2:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801c7f4:	7e7b      	ldrb	r3, [r7, #25]
 801c7f6:	b29b      	uxth	r3, r3
 801c7f8:	8b7a      	ldrh	r2, [r7, #26]
 801c7fa:	429a      	cmp	r2, r3
 801c7fc:	d202      	bcs.n	801c804 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c7fe:	f04f 33ff 	mov.w	r3, #4294967295
 801c802:	e135      	b.n	801ca70 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801c804:	7e7b      	ldrb	r3, [r7, #25]
 801c806:	b29b      	uxth	r3, r3
 801c808:	8b7a      	ldrh	r2, [r7, #26]
 801c80a:	1ad3      	subs	r3, r2, r3
 801c80c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801c80e:	69fb      	ldr	r3, [r7, #28]
 801c810:	88db      	ldrh	r3, [r3, #6]
 801c812:	b29b      	uxth	r3, r3
 801c814:	4618      	mov	r0, r3
 801c816:	f7f6 fcb3 	bl	8013180 <lwip_htons>
 801c81a:	4603      	mov	r3, r0
 801c81c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c820:	b29b      	uxth	r3, r3
 801c822:	00db      	lsls	r3, r3, #3
 801c824:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801c826:	68bb      	ldr	r3, [r7, #8]
 801c828:	685b      	ldr	r3, [r3, #4]
 801c82a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801c82c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c82e:	2200      	movs	r2, #0
 801c830:	701a      	strb	r2, [r3, #0]
 801c832:	2200      	movs	r2, #0
 801c834:	705a      	strb	r2, [r3, #1]
 801c836:	2200      	movs	r2, #0
 801c838:	709a      	strb	r2, [r3, #2]
 801c83a:	2200      	movs	r2, #0
 801c83c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801c83e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c840:	8afa      	ldrh	r2, [r7, #22]
 801c842:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801c844:	8afa      	ldrh	r2, [r7, #22]
 801c846:	8b7b      	ldrh	r3, [r7, #26]
 801c848:	4413      	add	r3, r2
 801c84a:	b29a      	uxth	r2, r3
 801c84c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c84e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801c850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c852:	88db      	ldrh	r3, [r3, #6]
 801c854:	b29b      	uxth	r3, r3
 801c856:	8afa      	ldrh	r2, [r7, #22]
 801c858:	429a      	cmp	r2, r3
 801c85a:	d902      	bls.n	801c862 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c85c:	f04f 33ff 	mov.w	r3, #4294967295
 801c860:	e106      	b.n	801ca70 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801c862:	68fb      	ldr	r3, [r7, #12]
 801c864:	685b      	ldr	r3, [r3, #4]
 801c866:	627b      	str	r3, [r7, #36]	@ 0x24
 801c868:	e068      	b.n	801c93c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801c86a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c86c:	685b      	ldr	r3, [r3, #4]
 801c86e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801c870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c872:	889b      	ldrh	r3, [r3, #4]
 801c874:	b29a      	uxth	r2, r3
 801c876:	693b      	ldr	r3, [r7, #16]
 801c878:	889b      	ldrh	r3, [r3, #4]
 801c87a:	b29b      	uxth	r3, r3
 801c87c:	429a      	cmp	r2, r3
 801c87e:	d235      	bcs.n	801c8ec <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801c880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c882:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c884:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801c886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c888:	2b00      	cmp	r3, #0
 801c88a:	d020      	beq.n	801c8ce <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801c88c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c88e:	889b      	ldrh	r3, [r3, #4]
 801c890:	b29a      	uxth	r2, r3
 801c892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c894:	88db      	ldrh	r3, [r3, #6]
 801c896:	b29b      	uxth	r3, r3
 801c898:	429a      	cmp	r2, r3
 801c89a:	d307      	bcc.n	801c8ac <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801c89c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c89e:	88db      	ldrh	r3, [r3, #6]
 801c8a0:	b29a      	uxth	r2, r3
 801c8a2:	693b      	ldr	r3, [r7, #16]
 801c8a4:	889b      	ldrh	r3, [r3, #4]
 801c8a6:	b29b      	uxth	r3, r3
 801c8a8:	429a      	cmp	r2, r3
 801c8aa:	d902      	bls.n	801c8b2 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c8ac:	f04f 33ff 	mov.w	r3, #4294967295
 801c8b0:	e0de      	b.n	801ca70 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801c8b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c8b4:	68ba      	ldr	r2, [r7, #8]
 801c8b6:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801c8b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c8ba:	88db      	ldrh	r3, [r3, #6]
 801c8bc:	b29a      	uxth	r2, r3
 801c8be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c8c0:	889b      	ldrh	r3, [r3, #4]
 801c8c2:	b29b      	uxth	r3, r3
 801c8c4:	429a      	cmp	r2, r3
 801c8c6:	d03d      	beq.n	801c944 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801c8c8:	2300      	movs	r3, #0
 801c8ca:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801c8cc:	e03a      	b.n	801c944 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801c8ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c8d0:	88db      	ldrh	r3, [r3, #6]
 801c8d2:	b29a      	uxth	r2, r3
 801c8d4:	693b      	ldr	r3, [r7, #16]
 801c8d6:	889b      	ldrh	r3, [r3, #4]
 801c8d8:	b29b      	uxth	r3, r3
 801c8da:	429a      	cmp	r2, r3
 801c8dc:	d902      	bls.n	801c8e4 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c8de:	f04f 33ff 	mov.w	r3, #4294967295
 801c8e2:	e0c5      	b.n	801ca70 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801c8e4:	68fb      	ldr	r3, [r7, #12]
 801c8e6:	68ba      	ldr	r2, [r7, #8]
 801c8e8:	605a      	str	r2, [r3, #4]
      break;
 801c8ea:	e02b      	b.n	801c944 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801c8ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c8ee:	889b      	ldrh	r3, [r3, #4]
 801c8f0:	b29a      	uxth	r2, r3
 801c8f2:	693b      	ldr	r3, [r7, #16]
 801c8f4:	889b      	ldrh	r3, [r3, #4]
 801c8f6:	b29b      	uxth	r3, r3
 801c8f8:	429a      	cmp	r2, r3
 801c8fa:	d102      	bne.n	801c902 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c8fc:	f04f 33ff 	mov.w	r3, #4294967295
 801c900:	e0b6      	b.n	801ca70 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801c902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c904:	889b      	ldrh	r3, [r3, #4]
 801c906:	b29a      	uxth	r2, r3
 801c908:	693b      	ldr	r3, [r7, #16]
 801c90a:	88db      	ldrh	r3, [r3, #6]
 801c90c:	b29b      	uxth	r3, r3
 801c90e:	429a      	cmp	r2, r3
 801c910:	d202      	bcs.n	801c918 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c912:	f04f 33ff 	mov.w	r3, #4294967295
 801c916:	e0ab      	b.n	801ca70 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801c918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c91a:	2b00      	cmp	r3, #0
 801c91c:	d009      	beq.n	801c932 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801c91e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c920:	88db      	ldrh	r3, [r3, #6]
 801c922:	b29a      	uxth	r2, r3
 801c924:	693b      	ldr	r3, [r7, #16]
 801c926:	889b      	ldrh	r3, [r3, #4]
 801c928:	b29b      	uxth	r3, r3
 801c92a:	429a      	cmp	r2, r3
 801c92c:	d001      	beq.n	801c932 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801c92e:	2300      	movs	r3, #0
 801c930:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801c932:	693b      	ldr	r3, [r7, #16]
 801c934:	681b      	ldr	r3, [r3, #0]
 801c936:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801c938:	693b      	ldr	r3, [r7, #16]
 801c93a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801c93c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c93e:	2b00      	cmp	r3, #0
 801c940:	d193      	bne.n	801c86a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801c942:	e000      	b.n	801c946 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801c944:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801c946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c948:	2b00      	cmp	r3, #0
 801c94a:	d12d      	bne.n	801c9a8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801c94c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c94e:	2b00      	cmp	r3, #0
 801c950:	d01c      	beq.n	801c98c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801c952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c954:	88db      	ldrh	r3, [r3, #6]
 801c956:	b29a      	uxth	r2, r3
 801c958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c95a:	889b      	ldrh	r3, [r3, #4]
 801c95c:	b29b      	uxth	r3, r3
 801c95e:	429a      	cmp	r2, r3
 801c960:	d906      	bls.n	801c970 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801c962:	4b45      	ldr	r3, [pc, #276]	@ (801ca78 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c964:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801c968:	4944      	ldr	r1, [pc, #272]	@ (801ca7c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801c96a:	4845      	ldr	r0, [pc, #276]	@ (801ca80 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c96c:	f001 fd6c 	bl	801e448 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801c970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c972:	68ba      	ldr	r2, [r7, #8]
 801c974:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801c976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c978:	88db      	ldrh	r3, [r3, #6]
 801c97a:	b29a      	uxth	r2, r3
 801c97c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c97e:	889b      	ldrh	r3, [r3, #4]
 801c980:	b29b      	uxth	r3, r3
 801c982:	429a      	cmp	r2, r3
 801c984:	d010      	beq.n	801c9a8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801c986:	2300      	movs	r3, #0
 801c988:	623b      	str	r3, [r7, #32]
 801c98a:	e00d      	b.n	801c9a8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801c98c:	68fb      	ldr	r3, [r7, #12]
 801c98e:	685b      	ldr	r3, [r3, #4]
 801c990:	2b00      	cmp	r3, #0
 801c992:	d006      	beq.n	801c9a2 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801c994:	4b38      	ldr	r3, [pc, #224]	@ (801ca78 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c996:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801c99a:	493a      	ldr	r1, [pc, #232]	@ (801ca84 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801c99c:	4838      	ldr	r0, [pc, #224]	@ (801ca80 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c99e:	f001 fd53 	bl	801e448 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801c9a2:	68fb      	ldr	r3, [r7, #12]
 801c9a4:	68ba      	ldr	r2, [r7, #8]
 801c9a6:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801c9a8:	687b      	ldr	r3, [r7, #4]
 801c9aa:	2b00      	cmp	r3, #0
 801c9ac:	d105      	bne.n	801c9ba <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801c9ae:	68fb      	ldr	r3, [r7, #12]
 801c9b0:	7f9b      	ldrb	r3, [r3, #30]
 801c9b2:	f003 0301 	and.w	r3, r3, #1
 801c9b6:	2b00      	cmp	r3, #0
 801c9b8:	d059      	beq.n	801ca6e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801c9ba:	6a3b      	ldr	r3, [r7, #32]
 801c9bc:	2b00      	cmp	r3, #0
 801c9be:	d04f      	beq.n	801ca60 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801c9c0:	68fb      	ldr	r3, [r7, #12]
 801c9c2:	685b      	ldr	r3, [r3, #4]
 801c9c4:	2b00      	cmp	r3, #0
 801c9c6:	d006      	beq.n	801c9d6 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801c9c8:	68fb      	ldr	r3, [r7, #12]
 801c9ca:	685b      	ldr	r3, [r3, #4]
 801c9cc:	685b      	ldr	r3, [r3, #4]
 801c9ce:	889b      	ldrh	r3, [r3, #4]
 801c9d0:	b29b      	uxth	r3, r3
 801c9d2:	2b00      	cmp	r3, #0
 801c9d4:	d002      	beq.n	801c9dc <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801c9d6:	2300      	movs	r3, #0
 801c9d8:	623b      	str	r3, [r7, #32]
 801c9da:	e041      	b.n	801ca60 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801c9dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c9de:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801c9e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c9e2:	681b      	ldr	r3, [r3, #0]
 801c9e4:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801c9e6:	e012      	b.n	801ca0e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801c9e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c9ea:	685b      	ldr	r3, [r3, #4]
 801c9ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801c9ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c9f0:	88db      	ldrh	r3, [r3, #6]
 801c9f2:	b29a      	uxth	r2, r3
 801c9f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c9f6:	889b      	ldrh	r3, [r3, #4]
 801c9f8:	b29b      	uxth	r3, r3
 801c9fa:	429a      	cmp	r2, r3
 801c9fc:	d002      	beq.n	801ca04 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801c9fe:	2300      	movs	r3, #0
 801ca00:	623b      	str	r3, [r7, #32]
            break;
 801ca02:	e007      	b.n	801ca14 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801ca04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ca06:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801ca08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ca0a:	681b      	ldr	r3, [r3, #0]
 801ca0c:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801ca0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ca10:	2b00      	cmp	r3, #0
 801ca12:	d1e9      	bne.n	801c9e8 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801ca14:	6a3b      	ldr	r3, [r7, #32]
 801ca16:	2b00      	cmp	r3, #0
 801ca18:	d022      	beq.n	801ca60 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801ca1a:	68fb      	ldr	r3, [r7, #12]
 801ca1c:	685b      	ldr	r3, [r3, #4]
 801ca1e:	2b00      	cmp	r3, #0
 801ca20:	d106      	bne.n	801ca30 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801ca22:	4b15      	ldr	r3, [pc, #84]	@ (801ca78 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ca24:	f240 12df 	movw	r2, #479	@ 0x1df
 801ca28:	4917      	ldr	r1, [pc, #92]	@ (801ca88 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801ca2a:	4815      	ldr	r0, [pc, #84]	@ (801ca80 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ca2c:	f001 fd0c 	bl	801e448 <iprintf>
          LWIP_ASSERT("sanity check",
 801ca30:	68fb      	ldr	r3, [r7, #12]
 801ca32:	685b      	ldr	r3, [r3, #4]
 801ca34:	685b      	ldr	r3, [r3, #4]
 801ca36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ca38:	429a      	cmp	r2, r3
 801ca3a:	d106      	bne.n	801ca4a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801ca3c:	4b0e      	ldr	r3, [pc, #56]	@ (801ca78 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ca3e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801ca42:	4911      	ldr	r1, [pc, #68]	@ (801ca88 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801ca44:	480e      	ldr	r0, [pc, #56]	@ (801ca80 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ca46:	f001 fcff 	bl	801e448 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801ca4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ca4c:	681b      	ldr	r3, [r3, #0]
 801ca4e:	2b00      	cmp	r3, #0
 801ca50:	d006      	beq.n	801ca60 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801ca52:	4b09      	ldr	r3, [pc, #36]	@ (801ca78 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ca54:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801ca58:	490c      	ldr	r1, [pc, #48]	@ (801ca8c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801ca5a:	4809      	ldr	r0, [pc, #36]	@ (801ca80 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ca5c:	f001 fcf4 	bl	801e448 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801ca60:	6a3b      	ldr	r3, [r7, #32]
 801ca62:	2b00      	cmp	r3, #0
 801ca64:	bf14      	ite	ne
 801ca66:	2301      	movne	r3, #1
 801ca68:	2300      	moveq	r3, #0
 801ca6a:	b2db      	uxtb	r3, r3
 801ca6c:	e000      	b.n	801ca70 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801ca6e:	2300      	movs	r3, #0
}
 801ca70:	4618      	mov	r0, r3
 801ca72:	3730      	adds	r7, #48	@ 0x30
 801ca74:	46bd      	mov	sp, r7
 801ca76:	bd80      	pop	{r7, pc}
 801ca78:	08021d0c 	.word	0x08021d0c
 801ca7c:	08021df0 	.word	0x08021df0
 801ca80:	08021d54 	.word	0x08021d54
 801ca84:	08021e10 	.word	0x08021e10
 801ca88:	08021e48 	.word	0x08021e48
 801ca8c:	08021e58 	.word	0x08021e58

0801ca90 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801ca90:	b580      	push	{r7, lr}
 801ca92:	b08e      	sub	sp, #56	@ 0x38
 801ca94:	af00      	add	r7, sp, #0
 801ca96:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801ca98:	687b      	ldr	r3, [r7, #4]
 801ca9a:	685b      	ldr	r3, [r3, #4]
 801ca9c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801ca9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801caa0:	781b      	ldrb	r3, [r3, #0]
 801caa2:	f003 030f 	and.w	r3, r3, #15
 801caa6:	b2db      	uxtb	r3, r3
 801caa8:	009b      	lsls	r3, r3, #2
 801caaa:	b2db      	uxtb	r3, r3
 801caac:	2b14      	cmp	r3, #20
 801caae:	f040 8171 	bne.w	801cd94 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801cab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cab4:	88db      	ldrh	r3, [r3, #6]
 801cab6:	b29b      	uxth	r3, r3
 801cab8:	4618      	mov	r0, r3
 801caba:	f7f6 fb61 	bl	8013180 <lwip_htons>
 801cabe:	4603      	mov	r3, r0
 801cac0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801cac4:	b29b      	uxth	r3, r3
 801cac6:	00db      	lsls	r3, r3, #3
 801cac8:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801caca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cacc:	885b      	ldrh	r3, [r3, #2]
 801cace:	b29b      	uxth	r3, r3
 801cad0:	4618      	mov	r0, r3
 801cad2:	f7f6 fb55 	bl	8013180 <lwip_htons>
 801cad6:	4603      	mov	r3, r0
 801cad8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801cada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cadc:	781b      	ldrb	r3, [r3, #0]
 801cade:	f003 030f 	and.w	r3, r3, #15
 801cae2:	b2db      	uxtb	r3, r3
 801cae4:	009b      	lsls	r3, r3, #2
 801cae6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801caea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801caee:	b29b      	uxth	r3, r3
 801caf0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801caf2:	429a      	cmp	r2, r3
 801caf4:	f0c0 8150 	bcc.w	801cd98 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801caf8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801cafc:	b29b      	uxth	r3, r3
 801cafe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801cb00:	1ad3      	subs	r3, r2, r3
 801cb02:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801cb04:	6878      	ldr	r0, [r7, #4]
 801cb06:	f7f7 ffb7 	bl	8014a78 <pbuf_clen>
 801cb0a:	4603      	mov	r3, r0
 801cb0c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801cb0e:	4b8c      	ldr	r3, [pc, #560]	@ (801cd40 <ip4_reass+0x2b0>)
 801cb10:	881b      	ldrh	r3, [r3, #0]
 801cb12:	461a      	mov	r2, r3
 801cb14:	8c3b      	ldrh	r3, [r7, #32]
 801cb16:	4413      	add	r3, r2
 801cb18:	2b0a      	cmp	r3, #10
 801cb1a:	dd10      	ble.n	801cb3e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801cb1c:	8c3b      	ldrh	r3, [r7, #32]
 801cb1e:	4619      	mov	r1, r3
 801cb20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801cb22:	f7ff fd81 	bl	801c628 <ip_reass_remove_oldest_datagram>
 801cb26:	4603      	mov	r3, r0
 801cb28:	2b00      	cmp	r3, #0
 801cb2a:	f000 8137 	beq.w	801cd9c <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801cb2e:	4b84      	ldr	r3, [pc, #528]	@ (801cd40 <ip4_reass+0x2b0>)
 801cb30:	881b      	ldrh	r3, [r3, #0]
 801cb32:	461a      	mov	r2, r3
 801cb34:	8c3b      	ldrh	r3, [r7, #32]
 801cb36:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801cb38:	2b0a      	cmp	r3, #10
 801cb3a:	f300 812f 	bgt.w	801cd9c <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801cb3e:	4b81      	ldr	r3, [pc, #516]	@ (801cd44 <ip4_reass+0x2b4>)
 801cb40:	681b      	ldr	r3, [r3, #0]
 801cb42:	633b      	str	r3, [r7, #48]	@ 0x30
 801cb44:	e015      	b.n	801cb72 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801cb46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cb48:	695a      	ldr	r2, [r3, #20]
 801cb4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cb4c:	68db      	ldr	r3, [r3, #12]
 801cb4e:	429a      	cmp	r2, r3
 801cb50:	d10c      	bne.n	801cb6c <ip4_reass+0xdc>
 801cb52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cb54:	699a      	ldr	r2, [r3, #24]
 801cb56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cb58:	691b      	ldr	r3, [r3, #16]
 801cb5a:	429a      	cmp	r2, r3
 801cb5c:	d106      	bne.n	801cb6c <ip4_reass+0xdc>
 801cb5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cb60:	899a      	ldrh	r2, [r3, #12]
 801cb62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cb64:	889b      	ldrh	r3, [r3, #4]
 801cb66:	b29b      	uxth	r3, r3
 801cb68:	429a      	cmp	r2, r3
 801cb6a:	d006      	beq.n	801cb7a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801cb6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cb6e:	681b      	ldr	r3, [r3, #0]
 801cb70:	633b      	str	r3, [r7, #48]	@ 0x30
 801cb72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cb74:	2b00      	cmp	r3, #0
 801cb76:	d1e6      	bne.n	801cb46 <ip4_reass+0xb6>
 801cb78:	e000      	b.n	801cb7c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801cb7a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801cb7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cb7e:	2b00      	cmp	r3, #0
 801cb80:	d109      	bne.n	801cb96 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801cb82:	8c3b      	ldrh	r3, [r7, #32]
 801cb84:	4619      	mov	r1, r3
 801cb86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801cb88:	f7ff fdb0 	bl	801c6ec <ip_reass_enqueue_new_datagram>
 801cb8c:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801cb8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cb90:	2b00      	cmp	r3, #0
 801cb92:	d11c      	bne.n	801cbce <ip4_reass+0x13e>
      goto nullreturn;
 801cb94:	e105      	b.n	801cda2 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801cb96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cb98:	88db      	ldrh	r3, [r3, #6]
 801cb9a:	b29b      	uxth	r3, r3
 801cb9c:	4618      	mov	r0, r3
 801cb9e:	f7f6 faef 	bl	8013180 <lwip_htons>
 801cba2:	4603      	mov	r3, r0
 801cba4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801cba8:	2b00      	cmp	r3, #0
 801cbaa:	d110      	bne.n	801cbce <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801cbac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cbae:	89db      	ldrh	r3, [r3, #14]
 801cbb0:	4618      	mov	r0, r3
 801cbb2:	f7f6 fae5 	bl	8013180 <lwip_htons>
 801cbb6:	4603      	mov	r3, r0
 801cbb8:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801cbbc:	2b00      	cmp	r3, #0
 801cbbe:	d006      	beq.n	801cbce <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801cbc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cbc2:	3308      	adds	r3, #8
 801cbc4:	2214      	movs	r2, #20
 801cbc6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801cbc8:	4618      	mov	r0, r3
 801cbca:	f001 fd76 	bl	801e6ba <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801cbce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cbd0:	88db      	ldrh	r3, [r3, #6]
 801cbd2:	b29b      	uxth	r3, r3
 801cbd4:	f003 0320 	and.w	r3, r3, #32
 801cbd8:	2b00      	cmp	r3, #0
 801cbda:	bf0c      	ite	eq
 801cbdc:	2301      	moveq	r3, #1
 801cbde:	2300      	movne	r3, #0
 801cbe0:	b2db      	uxtb	r3, r3
 801cbe2:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801cbe4:	69fb      	ldr	r3, [r7, #28]
 801cbe6:	2b00      	cmp	r3, #0
 801cbe8:	d00e      	beq.n	801cc08 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801cbea:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801cbec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801cbee:	4413      	add	r3, r2
 801cbf0:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801cbf2:	8b7a      	ldrh	r2, [r7, #26]
 801cbf4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801cbf6:	429a      	cmp	r2, r3
 801cbf8:	f0c0 80a0 	bcc.w	801cd3c <ip4_reass+0x2ac>
 801cbfc:	8b7b      	ldrh	r3, [r7, #26]
 801cbfe:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801cc02:	4293      	cmp	r3, r2
 801cc04:	f200 809a 	bhi.w	801cd3c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801cc08:	69fa      	ldr	r2, [r7, #28]
 801cc0a:	6879      	ldr	r1, [r7, #4]
 801cc0c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801cc0e:	f7ff fdd5 	bl	801c7bc <ip_reass_chain_frag_into_datagram_and_validate>
 801cc12:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801cc14:	697b      	ldr	r3, [r7, #20]
 801cc16:	f1b3 3fff 	cmp.w	r3, #4294967295
 801cc1a:	f000 809b 	beq.w	801cd54 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801cc1e:	4b48      	ldr	r3, [pc, #288]	@ (801cd40 <ip4_reass+0x2b0>)
 801cc20:	881a      	ldrh	r2, [r3, #0]
 801cc22:	8c3b      	ldrh	r3, [r7, #32]
 801cc24:	4413      	add	r3, r2
 801cc26:	b29a      	uxth	r2, r3
 801cc28:	4b45      	ldr	r3, [pc, #276]	@ (801cd40 <ip4_reass+0x2b0>)
 801cc2a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801cc2c:	69fb      	ldr	r3, [r7, #28]
 801cc2e:	2b00      	cmp	r3, #0
 801cc30:	d00d      	beq.n	801cc4e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801cc32:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801cc34:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801cc36:	4413      	add	r3, r2
 801cc38:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801cc3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc3c:	8a7a      	ldrh	r2, [r7, #18]
 801cc3e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801cc40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc42:	7f9b      	ldrb	r3, [r3, #30]
 801cc44:	f043 0301 	orr.w	r3, r3, #1
 801cc48:	b2da      	uxtb	r2, r3
 801cc4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc4c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801cc4e:	697b      	ldr	r3, [r7, #20]
 801cc50:	2b01      	cmp	r3, #1
 801cc52:	d171      	bne.n	801cd38 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801cc54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc56:	8b9b      	ldrh	r3, [r3, #28]
 801cc58:	3314      	adds	r3, #20
 801cc5a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801cc5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc5e:	685b      	ldr	r3, [r3, #4]
 801cc60:	685b      	ldr	r3, [r3, #4]
 801cc62:	681b      	ldr	r3, [r3, #0]
 801cc64:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801cc66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc68:	685b      	ldr	r3, [r3, #4]
 801cc6a:	685b      	ldr	r3, [r3, #4]
 801cc6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801cc6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc70:	3308      	adds	r3, #8
 801cc72:	2214      	movs	r2, #20
 801cc74:	4619      	mov	r1, r3
 801cc76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801cc78:	f001 fd1f 	bl	801e6ba <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801cc7c:	8a3b      	ldrh	r3, [r7, #16]
 801cc7e:	4618      	mov	r0, r3
 801cc80:	f7f6 fa7e 	bl	8013180 <lwip_htons>
 801cc84:	4603      	mov	r3, r0
 801cc86:	461a      	mov	r2, r3
 801cc88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cc8a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801cc8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cc8e:	2200      	movs	r2, #0
 801cc90:	719a      	strb	r2, [r3, #6]
 801cc92:	2200      	movs	r2, #0
 801cc94:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801cc96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cc98:	2200      	movs	r2, #0
 801cc9a:	729a      	strb	r2, [r3, #10]
 801cc9c:	2200      	movs	r2, #0
 801cc9e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801cca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cca2:	685b      	ldr	r3, [r3, #4]
 801cca4:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801cca6:	e00d      	b.n	801ccc4 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801cca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ccaa:	685b      	ldr	r3, [r3, #4]
 801ccac:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801ccae:	2114      	movs	r1, #20
 801ccb0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801ccb2:	f7f7 fdcd 	bl	8014850 <pbuf_remove_header>
      pbuf_cat(p, r);
 801ccb6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801ccb8:	6878      	ldr	r0, [r7, #4]
 801ccba:	f7f7 ff1d 	bl	8014af8 <pbuf_cat>
      r = iprh->next_pbuf;
 801ccbe:	68fb      	ldr	r3, [r7, #12]
 801ccc0:	681b      	ldr	r3, [r3, #0]
 801ccc2:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801ccc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ccc6:	2b00      	cmp	r3, #0
 801ccc8:	d1ee      	bne.n	801cca8 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801ccca:	4b1e      	ldr	r3, [pc, #120]	@ (801cd44 <ip4_reass+0x2b4>)
 801cccc:	681b      	ldr	r3, [r3, #0]
 801ccce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801ccd0:	429a      	cmp	r2, r3
 801ccd2:	d102      	bne.n	801ccda <ip4_reass+0x24a>
      ipr_prev = NULL;
 801ccd4:	2300      	movs	r3, #0
 801ccd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801ccd8:	e010      	b.n	801ccfc <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801ccda:	4b1a      	ldr	r3, [pc, #104]	@ (801cd44 <ip4_reass+0x2b4>)
 801ccdc:	681b      	ldr	r3, [r3, #0]
 801ccde:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801cce0:	e007      	b.n	801ccf2 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801cce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cce4:	681b      	ldr	r3, [r3, #0]
 801cce6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801cce8:	429a      	cmp	r2, r3
 801ccea:	d006      	beq.n	801ccfa <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801ccec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ccee:	681b      	ldr	r3, [r3, #0]
 801ccf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801ccf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ccf4:	2b00      	cmp	r3, #0
 801ccf6:	d1f4      	bne.n	801cce2 <ip4_reass+0x252>
 801ccf8:	e000      	b.n	801ccfc <ip4_reass+0x26c>
          break;
 801ccfa:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801ccfc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801ccfe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801cd00:	f7ff fd2e 	bl	801c760 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801cd04:	6878      	ldr	r0, [r7, #4]
 801cd06:	f7f7 feb7 	bl	8014a78 <pbuf_clen>
 801cd0a:	4603      	mov	r3, r0
 801cd0c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801cd0e:	4b0c      	ldr	r3, [pc, #48]	@ (801cd40 <ip4_reass+0x2b0>)
 801cd10:	881b      	ldrh	r3, [r3, #0]
 801cd12:	8c3a      	ldrh	r2, [r7, #32]
 801cd14:	429a      	cmp	r2, r3
 801cd16:	d906      	bls.n	801cd26 <ip4_reass+0x296>
 801cd18:	4b0b      	ldr	r3, [pc, #44]	@ (801cd48 <ip4_reass+0x2b8>)
 801cd1a:	f240 229b 	movw	r2, #667	@ 0x29b
 801cd1e:	490b      	ldr	r1, [pc, #44]	@ (801cd4c <ip4_reass+0x2bc>)
 801cd20:	480b      	ldr	r0, [pc, #44]	@ (801cd50 <ip4_reass+0x2c0>)
 801cd22:	f001 fb91 	bl	801e448 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801cd26:	4b06      	ldr	r3, [pc, #24]	@ (801cd40 <ip4_reass+0x2b0>)
 801cd28:	881a      	ldrh	r2, [r3, #0]
 801cd2a:	8c3b      	ldrh	r3, [r7, #32]
 801cd2c:	1ad3      	subs	r3, r2, r3
 801cd2e:	b29a      	uxth	r2, r3
 801cd30:	4b03      	ldr	r3, [pc, #12]	@ (801cd40 <ip4_reass+0x2b0>)
 801cd32:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801cd34:	687b      	ldr	r3, [r7, #4]
 801cd36:	e038      	b.n	801cdaa <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801cd38:	2300      	movs	r3, #0
 801cd3a:	e036      	b.n	801cdaa <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801cd3c:	bf00      	nop
 801cd3e:	e00a      	b.n	801cd56 <ip4_reass+0x2c6>
 801cd40:	2002791c 	.word	0x2002791c
 801cd44:	20027918 	.word	0x20027918
 801cd48:	08021d0c 	.word	0x08021d0c
 801cd4c:	08021e7c 	.word	0x08021e7c
 801cd50:	08021d54 	.word	0x08021d54
    goto nullreturn_ipr;
 801cd54:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801cd56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cd58:	2b00      	cmp	r3, #0
 801cd5a:	d106      	bne.n	801cd6a <ip4_reass+0x2da>
 801cd5c:	4b15      	ldr	r3, [pc, #84]	@ (801cdb4 <ip4_reass+0x324>)
 801cd5e:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801cd62:	4915      	ldr	r1, [pc, #84]	@ (801cdb8 <ip4_reass+0x328>)
 801cd64:	4815      	ldr	r0, [pc, #84]	@ (801cdbc <ip4_reass+0x32c>)
 801cd66:	f001 fb6f 	bl	801e448 <iprintf>
  if (ipr->p == NULL) {
 801cd6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cd6c:	685b      	ldr	r3, [r3, #4]
 801cd6e:	2b00      	cmp	r3, #0
 801cd70:	d116      	bne.n	801cda0 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801cd72:	4b13      	ldr	r3, [pc, #76]	@ (801cdc0 <ip4_reass+0x330>)
 801cd74:	681b      	ldr	r3, [r3, #0]
 801cd76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801cd78:	429a      	cmp	r2, r3
 801cd7a:	d006      	beq.n	801cd8a <ip4_reass+0x2fa>
 801cd7c:	4b0d      	ldr	r3, [pc, #52]	@ (801cdb4 <ip4_reass+0x324>)
 801cd7e:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801cd82:	4910      	ldr	r1, [pc, #64]	@ (801cdc4 <ip4_reass+0x334>)
 801cd84:	480d      	ldr	r0, [pc, #52]	@ (801cdbc <ip4_reass+0x32c>)
 801cd86:	f001 fb5f 	bl	801e448 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801cd8a:	2100      	movs	r1, #0
 801cd8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801cd8e:	f7ff fce7 	bl	801c760 <ip_reass_dequeue_datagram>
 801cd92:	e006      	b.n	801cda2 <ip4_reass+0x312>
    goto nullreturn;
 801cd94:	bf00      	nop
 801cd96:	e004      	b.n	801cda2 <ip4_reass+0x312>
    goto nullreturn;
 801cd98:	bf00      	nop
 801cd9a:	e002      	b.n	801cda2 <ip4_reass+0x312>
      goto nullreturn;
 801cd9c:	bf00      	nop
 801cd9e:	e000      	b.n	801cda2 <ip4_reass+0x312>
  }

nullreturn:
 801cda0:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801cda2:	6878      	ldr	r0, [r7, #4]
 801cda4:	f7f7 fdda 	bl	801495c <pbuf_free>
  return NULL;
 801cda8:	2300      	movs	r3, #0
}
 801cdaa:	4618      	mov	r0, r3
 801cdac:	3738      	adds	r7, #56	@ 0x38
 801cdae:	46bd      	mov	sp, r7
 801cdb0:	bd80      	pop	{r7, pc}
 801cdb2:	bf00      	nop
 801cdb4:	08021d0c 	.word	0x08021d0c
 801cdb8:	08021e98 	.word	0x08021e98
 801cdbc:	08021d54 	.word	0x08021d54
 801cdc0:	20027918 	.word	0x20027918
 801cdc4:	08021ea4 	.word	0x08021ea4

0801cdc8 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801cdc8:	b580      	push	{r7, lr}
 801cdca:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801cdcc:	2005      	movs	r0, #5
 801cdce:	f7f6 feab 	bl	8013b28 <memp_malloc>
 801cdd2:	4603      	mov	r3, r0
}
 801cdd4:	4618      	mov	r0, r3
 801cdd6:	bd80      	pop	{r7, pc}

0801cdd8 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801cdd8:	b580      	push	{r7, lr}
 801cdda:	b082      	sub	sp, #8
 801cddc:	af00      	add	r7, sp, #0
 801cdde:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801cde0:	687b      	ldr	r3, [r7, #4]
 801cde2:	2b00      	cmp	r3, #0
 801cde4:	d106      	bne.n	801cdf4 <ip_frag_free_pbuf_custom_ref+0x1c>
 801cde6:	4b07      	ldr	r3, [pc, #28]	@ (801ce04 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801cde8:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801cdec:	4906      	ldr	r1, [pc, #24]	@ (801ce08 <ip_frag_free_pbuf_custom_ref+0x30>)
 801cdee:	4807      	ldr	r0, [pc, #28]	@ (801ce0c <ip_frag_free_pbuf_custom_ref+0x34>)
 801cdf0:	f001 fb2a 	bl	801e448 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801cdf4:	6879      	ldr	r1, [r7, #4]
 801cdf6:	2005      	movs	r0, #5
 801cdf8:	f7f6 ff0c 	bl	8013c14 <memp_free>
}
 801cdfc:	bf00      	nop
 801cdfe:	3708      	adds	r7, #8
 801ce00:	46bd      	mov	sp, r7
 801ce02:	bd80      	pop	{r7, pc}
 801ce04:	08021d0c 	.word	0x08021d0c
 801ce08:	08021ec4 	.word	0x08021ec4
 801ce0c:	08021d54 	.word	0x08021d54

0801ce10 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801ce10:	b580      	push	{r7, lr}
 801ce12:	b084      	sub	sp, #16
 801ce14:	af00      	add	r7, sp, #0
 801ce16:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801ce18:	687b      	ldr	r3, [r7, #4]
 801ce1a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801ce1c:	68fb      	ldr	r3, [r7, #12]
 801ce1e:	2b00      	cmp	r3, #0
 801ce20:	d106      	bne.n	801ce30 <ipfrag_free_pbuf_custom+0x20>
 801ce22:	4b11      	ldr	r3, [pc, #68]	@ (801ce68 <ipfrag_free_pbuf_custom+0x58>)
 801ce24:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801ce28:	4910      	ldr	r1, [pc, #64]	@ (801ce6c <ipfrag_free_pbuf_custom+0x5c>)
 801ce2a:	4811      	ldr	r0, [pc, #68]	@ (801ce70 <ipfrag_free_pbuf_custom+0x60>)
 801ce2c:	f001 fb0c 	bl	801e448 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801ce30:	68fa      	ldr	r2, [r7, #12]
 801ce32:	687b      	ldr	r3, [r7, #4]
 801ce34:	429a      	cmp	r2, r3
 801ce36:	d006      	beq.n	801ce46 <ipfrag_free_pbuf_custom+0x36>
 801ce38:	4b0b      	ldr	r3, [pc, #44]	@ (801ce68 <ipfrag_free_pbuf_custom+0x58>)
 801ce3a:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801ce3e:	490d      	ldr	r1, [pc, #52]	@ (801ce74 <ipfrag_free_pbuf_custom+0x64>)
 801ce40:	480b      	ldr	r0, [pc, #44]	@ (801ce70 <ipfrag_free_pbuf_custom+0x60>)
 801ce42:	f001 fb01 	bl	801e448 <iprintf>
  if (pcr->original != NULL) {
 801ce46:	68fb      	ldr	r3, [r7, #12]
 801ce48:	695b      	ldr	r3, [r3, #20]
 801ce4a:	2b00      	cmp	r3, #0
 801ce4c:	d004      	beq.n	801ce58 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801ce4e:	68fb      	ldr	r3, [r7, #12]
 801ce50:	695b      	ldr	r3, [r3, #20]
 801ce52:	4618      	mov	r0, r3
 801ce54:	f7f7 fd82 	bl	801495c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801ce58:	68f8      	ldr	r0, [r7, #12]
 801ce5a:	f7ff ffbd 	bl	801cdd8 <ip_frag_free_pbuf_custom_ref>
}
 801ce5e:	bf00      	nop
 801ce60:	3710      	adds	r7, #16
 801ce62:	46bd      	mov	sp, r7
 801ce64:	bd80      	pop	{r7, pc}
 801ce66:	bf00      	nop
 801ce68:	08021d0c 	.word	0x08021d0c
 801ce6c:	08021ed0 	.word	0x08021ed0
 801ce70:	08021d54 	.word	0x08021d54
 801ce74:	08021edc 	.word	0x08021edc

0801ce78 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801ce78:	b580      	push	{r7, lr}
 801ce7a:	b094      	sub	sp, #80	@ 0x50
 801ce7c:	af02      	add	r7, sp, #8
 801ce7e:	60f8      	str	r0, [r7, #12]
 801ce80:	60b9      	str	r1, [r7, #8]
 801ce82:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801ce84:	2300      	movs	r3, #0
 801ce86:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801ce8a:	68bb      	ldr	r3, [r7, #8]
 801ce8c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801ce8e:	3b14      	subs	r3, #20
 801ce90:	2b00      	cmp	r3, #0
 801ce92:	da00      	bge.n	801ce96 <ip4_frag+0x1e>
 801ce94:	3307      	adds	r3, #7
 801ce96:	10db      	asrs	r3, r3, #3
 801ce98:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801ce9a:	2314      	movs	r3, #20
 801ce9c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801ce9e:	68fb      	ldr	r3, [r7, #12]
 801cea0:	685b      	ldr	r3, [r3, #4]
 801cea2:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801cea4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cea6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801cea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ceaa:	781b      	ldrb	r3, [r3, #0]
 801ceac:	f003 030f 	and.w	r3, r3, #15
 801ceb0:	b2db      	uxtb	r3, r3
 801ceb2:	009b      	lsls	r3, r3, #2
 801ceb4:	b2db      	uxtb	r3, r3
 801ceb6:	2b14      	cmp	r3, #20
 801ceb8:	d002      	beq.n	801cec0 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801ceba:	f06f 0305 	mvn.w	r3, #5
 801cebe:	e110      	b.n	801d0e2 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801cec0:	68fb      	ldr	r3, [r7, #12]
 801cec2:	895b      	ldrh	r3, [r3, #10]
 801cec4:	2b13      	cmp	r3, #19
 801cec6:	d809      	bhi.n	801cedc <ip4_frag+0x64>
 801cec8:	4b88      	ldr	r3, [pc, #544]	@ (801d0ec <ip4_frag+0x274>)
 801ceca:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801cece:	4988      	ldr	r1, [pc, #544]	@ (801d0f0 <ip4_frag+0x278>)
 801ced0:	4888      	ldr	r0, [pc, #544]	@ (801d0f4 <ip4_frag+0x27c>)
 801ced2:	f001 fab9 	bl	801e448 <iprintf>
 801ced6:	f06f 0305 	mvn.w	r3, #5
 801ceda:	e102      	b.n	801d0e2 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801cedc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cede:	88db      	ldrh	r3, [r3, #6]
 801cee0:	b29b      	uxth	r3, r3
 801cee2:	4618      	mov	r0, r3
 801cee4:	f7f6 f94c 	bl	8013180 <lwip_htons>
 801cee8:	4603      	mov	r3, r0
 801ceea:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801ceec:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801ceee:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801cef2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801cef6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801cef8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801cefc:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801cefe:	68fb      	ldr	r3, [r7, #12]
 801cf00:	891b      	ldrh	r3, [r3, #8]
 801cf02:	3b14      	subs	r3, #20
 801cf04:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801cf08:	e0e1      	b.n	801d0ce <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801cf0a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801cf0c:	00db      	lsls	r3, r3, #3
 801cf0e:	b29b      	uxth	r3, r3
 801cf10:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801cf14:	4293      	cmp	r3, r2
 801cf16:	bf28      	it	cs
 801cf18:	4613      	movcs	r3, r2
 801cf1a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801cf1c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801cf20:	2114      	movs	r1, #20
 801cf22:	200e      	movs	r0, #14
 801cf24:	f7f7 fa36 	bl	8014394 <pbuf_alloc>
 801cf28:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801cf2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cf2c:	2b00      	cmp	r3, #0
 801cf2e:	f000 80d5 	beq.w	801d0dc <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801cf32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cf34:	895b      	ldrh	r3, [r3, #10]
 801cf36:	2b13      	cmp	r3, #19
 801cf38:	d806      	bhi.n	801cf48 <ip4_frag+0xd0>
 801cf3a:	4b6c      	ldr	r3, [pc, #432]	@ (801d0ec <ip4_frag+0x274>)
 801cf3c:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801cf40:	496d      	ldr	r1, [pc, #436]	@ (801d0f8 <ip4_frag+0x280>)
 801cf42:	486c      	ldr	r0, [pc, #432]	@ (801d0f4 <ip4_frag+0x27c>)
 801cf44:	f001 fa80 	bl	801e448 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801cf48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cf4a:	685b      	ldr	r3, [r3, #4]
 801cf4c:	2214      	movs	r2, #20
 801cf4e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801cf50:	4618      	mov	r0, r3
 801cf52:	f001 fbb2 	bl	801e6ba <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801cf56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cf58:	685b      	ldr	r3, [r3, #4]
 801cf5a:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801cf5c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801cf5e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801cf62:	e064      	b.n	801d02e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801cf64:	68fb      	ldr	r3, [r7, #12]
 801cf66:	895a      	ldrh	r2, [r3, #10]
 801cf68:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801cf6a:	1ad3      	subs	r3, r2, r3
 801cf6c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801cf6e:	68fb      	ldr	r3, [r7, #12]
 801cf70:	895b      	ldrh	r3, [r3, #10]
 801cf72:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801cf74:	429a      	cmp	r2, r3
 801cf76:	d906      	bls.n	801cf86 <ip4_frag+0x10e>
 801cf78:	4b5c      	ldr	r3, [pc, #368]	@ (801d0ec <ip4_frag+0x274>)
 801cf7a:	f240 322d 	movw	r2, #813	@ 0x32d
 801cf7e:	495f      	ldr	r1, [pc, #380]	@ (801d0fc <ip4_frag+0x284>)
 801cf80:	485c      	ldr	r0, [pc, #368]	@ (801d0f4 <ip4_frag+0x27c>)
 801cf82:	f001 fa61 	bl	801e448 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801cf86:	8bfa      	ldrh	r2, [r7, #30]
 801cf88:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801cf8c:	4293      	cmp	r3, r2
 801cf8e:	bf28      	it	cs
 801cf90:	4613      	movcs	r3, r2
 801cf92:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801cf96:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801cf9a:	2b00      	cmp	r3, #0
 801cf9c:	d105      	bne.n	801cfaa <ip4_frag+0x132>
        poff = 0;
 801cf9e:	2300      	movs	r3, #0
 801cfa0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801cfa2:	68fb      	ldr	r3, [r7, #12]
 801cfa4:	681b      	ldr	r3, [r3, #0]
 801cfa6:	60fb      	str	r3, [r7, #12]
        continue;
 801cfa8:	e041      	b.n	801d02e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801cfaa:	f7ff ff0d 	bl	801cdc8 <ip_frag_alloc_pbuf_custom_ref>
 801cfae:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801cfb0:	69bb      	ldr	r3, [r7, #24]
 801cfb2:	2b00      	cmp	r3, #0
 801cfb4:	d103      	bne.n	801cfbe <ip4_frag+0x146>
        pbuf_free(rambuf);
 801cfb6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801cfb8:	f7f7 fcd0 	bl	801495c <pbuf_free>
        goto memerr;
 801cfbc:	e08f      	b.n	801d0de <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801cfbe:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801cfc0:	68fb      	ldr	r3, [r7, #12]
 801cfc2:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801cfc4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801cfc6:	4413      	add	r3, r2
 801cfc8:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801cfcc:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801cfd0:	9201      	str	r2, [sp, #4]
 801cfd2:	9300      	str	r3, [sp, #0]
 801cfd4:	4603      	mov	r3, r0
 801cfd6:	2241      	movs	r2, #65	@ 0x41
 801cfd8:	2000      	movs	r0, #0
 801cfda:	f7f7 fb05 	bl	80145e8 <pbuf_alloced_custom>
 801cfde:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801cfe0:	697b      	ldr	r3, [r7, #20]
 801cfe2:	2b00      	cmp	r3, #0
 801cfe4:	d106      	bne.n	801cff4 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801cfe6:	69b8      	ldr	r0, [r7, #24]
 801cfe8:	f7ff fef6 	bl	801cdd8 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801cfec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801cfee:	f7f7 fcb5 	bl	801495c <pbuf_free>
        goto memerr;
 801cff2:	e074      	b.n	801d0de <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801cff4:	68f8      	ldr	r0, [r7, #12]
 801cff6:	f7f7 fd57 	bl	8014aa8 <pbuf_ref>
      pcr->original = p;
 801cffa:	69bb      	ldr	r3, [r7, #24]
 801cffc:	68fa      	ldr	r2, [r7, #12]
 801cffe:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801d000:	69bb      	ldr	r3, [r7, #24]
 801d002:	4a3f      	ldr	r2, [pc, #252]	@ (801d100 <ip4_frag+0x288>)
 801d004:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801d006:	6979      	ldr	r1, [r7, #20]
 801d008:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801d00a:	f7f7 fd75 	bl	8014af8 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801d00e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801d012:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801d016:	1ad3      	subs	r3, r2, r3
 801d018:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801d01c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801d020:	2b00      	cmp	r3, #0
 801d022:	d004      	beq.n	801d02e <ip4_frag+0x1b6>
        poff = 0;
 801d024:	2300      	movs	r3, #0
 801d026:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801d028:	68fb      	ldr	r3, [r7, #12]
 801d02a:	681b      	ldr	r3, [r3, #0]
 801d02c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801d02e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801d032:	2b00      	cmp	r3, #0
 801d034:	d196      	bne.n	801cf64 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801d036:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801d038:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801d03c:	4413      	add	r3, r2
 801d03e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801d040:	68bb      	ldr	r3, [r7, #8]
 801d042:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801d044:	f1a3 0213 	sub.w	r2, r3, #19
 801d048:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801d04c:	429a      	cmp	r2, r3
 801d04e:	bfcc      	ite	gt
 801d050:	2301      	movgt	r3, #1
 801d052:	2300      	movle	r3, #0
 801d054:	b2db      	uxtb	r3, r3
 801d056:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801d058:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801d05c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d060:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801d062:	6a3b      	ldr	r3, [r7, #32]
 801d064:	2b00      	cmp	r3, #0
 801d066:	d002      	beq.n	801d06e <ip4_frag+0x1f6>
 801d068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d06a:	2b00      	cmp	r3, #0
 801d06c:	d003      	beq.n	801d076 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801d06e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801d070:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801d074:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801d076:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801d078:	4618      	mov	r0, r3
 801d07a:	f7f6 f881 	bl	8013180 <lwip_htons>
 801d07e:	4603      	mov	r3, r0
 801d080:	461a      	mov	r2, r3
 801d082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d084:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801d086:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801d088:	3314      	adds	r3, #20
 801d08a:	b29b      	uxth	r3, r3
 801d08c:	4618      	mov	r0, r3
 801d08e:	f7f6 f877 	bl	8013180 <lwip_htons>
 801d092:	4603      	mov	r3, r0
 801d094:	461a      	mov	r2, r3
 801d096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d098:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801d09a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d09c:	2200      	movs	r2, #0
 801d09e:	729a      	strb	r2, [r3, #10]
 801d0a0:	2200      	movs	r2, #0
 801d0a2:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801d0a4:	68bb      	ldr	r3, [r7, #8]
 801d0a6:	695b      	ldr	r3, [r3, #20]
 801d0a8:	687a      	ldr	r2, [r7, #4]
 801d0aa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801d0ac:	68b8      	ldr	r0, [r7, #8]
 801d0ae:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801d0b0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801d0b2:	f7f7 fc53 	bl	801495c <pbuf_free>
    left = (u16_t)(left - fragsize);
 801d0b6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801d0ba:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801d0bc:	1ad3      	subs	r3, r2, r3
 801d0be:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801d0c2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801d0c6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801d0c8:	4413      	add	r3, r2
 801d0ca:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801d0ce:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801d0d2:	2b00      	cmp	r3, #0
 801d0d4:	f47f af19 	bne.w	801cf0a <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801d0d8:	2300      	movs	r3, #0
 801d0da:	e002      	b.n	801d0e2 <ip4_frag+0x26a>
      goto memerr;
 801d0dc:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801d0de:	f04f 33ff 	mov.w	r3, #4294967295
}
 801d0e2:	4618      	mov	r0, r3
 801d0e4:	3748      	adds	r7, #72	@ 0x48
 801d0e6:	46bd      	mov	sp, r7
 801d0e8:	bd80      	pop	{r7, pc}
 801d0ea:	bf00      	nop
 801d0ec:	08021d0c 	.word	0x08021d0c
 801d0f0:	08021ee8 	.word	0x08021ee8
 801d0f4:	08021d54 	.word	0x08021d54
 801d0f8:	08021f04 	.word	0x08021f04
 801d0fc:	08021f24 	.word	0x08021f24
 801d100:	0801ce11 	.word	0x0801ce11

0801d104 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801d104:	b580      	push	{r7, lr}
 801d106:	b086      	sub	sp, #24
 801d108:	af00      	add	r7, sp, #0
 801d10a:	6078      	str	r0, [r7, #4]
 801d10c:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801d10e:	230e      	movs	r3, #14
 801d110:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801d112:	687b      	ldr	r3, [r7, #4]
 801d114:	895b      	ldrh	r3, [r3, #10]
 801d116:	2b0e      	cmp	r3, #14
 801d118:	d96e      	bls.n	801d1f8 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801d11a:	687b      	ldr	r3, [r7, #4]
 801d11c:	7bdb      	ldrb	r3, [r3, #15]
 801d11e:	2b00      	cmp	r3, #0
 801d120:	d106      	bne.n	801d130 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801d122:	683b      	ldr	r3, [r7, #0]
 801d124:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801d128:	3301      	adds	r3, #1
 801d12a:	b2da      	uxtb	r2, r3
 801d12c:	687b      	ldr	r3, [r7, #4]
 801d12e:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801d130:	687b      	ldr	r3, [r7, #4]
 801d132:	685b      	ldr	r3, [r3, #4]
 801d134:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801d136:	693b      	ldr	r3, [r7, #16]
 801d138:	7b1a      	ldrb	r2, [r3, #12]
 801d13a:	7b5b      	ldrb	r3, [r3, #13]
 801d13c:	021b      	lsls	r3, r3, #8
 801d13e:	4313      	orrs	r3, r2
 801d140:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801d142:	693b      	ldr	r3, [r7, #16]
 801d144:	781b      	ldrb	r3, [r3, #0]
 801d146:	f003 0301 	and.w	r3, r3, #1
 801d14a:	2b00      	cmp	r3, #0
 801d14c:	d023      	beq.n	801d196 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801d14e:	693b      	ldr	r3, [r7, #16]
 801d150:	781b      	ldrb	r3, [r3, #0]
 801d152:	2b01      	cmp	r3, #1
 801d154:	d10f      	bne.n	801d176 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801d156:	693b      	ldr	r3, [r7, #16]
 801d158:	785b      	ldrb	r3, [r3, #1]
 801d15a:	2b00      	cmp	r3, #0
 801d15c:	d11b      	bne.n	801d196 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801d15e:	693b      	ldr	r3, [r7, #16]
 801d160:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801d162:	2b5e      	cmp	r3, #94	@ 0x5e
 801d164:	d117      	bne.n	801d196 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801d166:	687b      	ldr	r3, [r7, #4]
 801d168:	7b5b      	ldrb	r3, [r3, #13]
 801d16a:	f043 0310 	orr.w	r3, r3, #16
 801d16e:	b2da      	uxtb	r2, r3
 801d170:	687b      	ldr	r3, [r7, #4]
 801d172:	735a      	strb	r2, [r3, #13]
 801d174:	e00f      	b.n	801d196 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801d176:	693b      	ldr	r3, [r7, #16]
 801d178:	2206      	movs	r2, #6
 801d17a:	4928      	ldr	r1, [pc, #160]	@ (801d21c <ethernet_input+0x118>)
 801d17c:	4618      	mov	r0, r3
 801d17e:	f001 f9b8 	bl	801e4f2 <memcmp>
 801d182:	4603      	mov	r3, r0
 801d184:	2b00      	cmp	r3, #0
 801d186:	d106      	bne.n	801d196 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801d188:	687b      	ldr	r3, [r7, #4]
 801d18a:	7b5b      	ldrb	r3, [r3, #13]
 801d18c:	f043 0308 	orr.w	r3, r3, #8
 801d190:	b2da      	uxtb	r2, r3
 801d192:	687b      	ldr	r3, [r7, #4]
 801d194:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801d196:	89fb      	ldrh	r3, [r7, #14]
 801d198:	2b08      	cmp	r3, #8
 801d19a:	d003      	beq.n	801d1a4 <ethernet_input+0xa0>
 801d19c:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801d1a0:	d014      	beq.n	801d1cc <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801d1a2:	e032      	b.n	801d20a <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801d1a4:	683b      	ldr	r3, [r7, #0]
 801d1a6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d1aa:	f003 0308 	and.w	r3, r3, #8
 801d1ae:	2b00      	cmp	r3, #0
 801d1b0:	d024      	beq.n	801d1fc <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801d1b2:	8afb      	ldrh	r3, [r7, #22]
 801d1b4:	4619      	mov	r1, r3
 801d1b6:	6878      	ldr	r0, [r7, #4]
 801d1b8:	f7f7 fb4a 	bl	8014850 <pbuf_remove_header>
 801d1bc:	4603      	mov	r3, r0
 801d1be:	2b00      	cmp	r3, #0
 801d1c0:	d11e      	bne.n	801d200 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801d1c2:	6839      	ldr	r1, [r7, #0]
 801d1c4:	6878      	ldr	r0, [r7, #4]
 801d1c6:	f7fe ff21 	bl	801c00c <ip4_input>
      break;
 801d1ca:	e013      	b.n	801d1f4 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801d1cc:	683b      	ldr	r3, [r7, #0]
 801d1ce:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d1d2:	f003 0308 	and.w	r3, r3, #8
 801d1d6:	2b00      	cmp	r3, #0
 801d1d8:	d014      	beq.n	801d204 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801d1da:	8afb      	ldrh	r3, [r7, #22]
 801d1dc:	4619      	mov	r1, r3
 801d1de:	6878      	ldr	r0, [r7, #4]
 801d1e0:	f7f7 fb36 	bl	8014850 <pbuf_remove_header>
 801d1e4:	4603      	mov	r3, r0
 801d1e6:	2b00      	cmp	r3, #0
 801d1e8:	d10e      	bne.n	801d208 <ethernet_input+0x104>
        etharp_input(p, netif);
 801d1ea:	6839      	ldr	r1, [r7, #0]
 801d1ec:	6878      	ldr	r0, [r7, #4]
 801d1ee:	f7fe f8c1 	bl	801b374 <etharp_input>
      break;
 801d1f2:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801d1f4:	2300      	movs	r3, #0
 801d1f6:	e00c      	b.n	801d212 <ethernet_input+0x10e>
    goto free_and_return;
 801d1f8:	bf00      	nop
 801d1fa:	e006      	b.n	801d20a <ethernet_input+0x106>
        goto free_and_return;
 801d1fc:	bf00      	nop
 801d1fe:	e004      	b.n	801d20a <ethernet_input+0x106>
        goto free_and_return;
 801d200:	bf00      	nop
 801d202:	e002      	b.n	801d20a <ethernet_input+0x106>
        goto free_and_return;
 801d204:	bf00      	nop
 801d206:	e000      	b.n	801d20a <ethernet_input+0x106>
        goto free_and_return;
 801d208:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801d20a:	6878      	ldr	r0, [r7, #4]
 801d20c:	f7f7 fba6 	bl	801495c <pbuf_free>
  return ERR_OK;
 801d210:	2300      	movs	r3, #0
}
 801d212:	4618      	mov	r0, r3
 801d214:	3718      	adds	r7, #24
 801d216:	46bd      	mov	sp, r7
 801d218:	bd80      	pop	{r7, pc}
 801d21a:	bf00      	nop
 801d21c:	080224c4 	.word	0x080224c4

0801d220 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801d220:	b580      	push	{r7, lr}
 801d222:	b086      	sub	sp, #24
 801d224:	af00      	add	r7, sp, #0
 801d226:	60f8      	str	r0, [r7, #12]
 801d228:	60b9      	str	r1, [r7, #8]
 801d22a:	607a      	str	r2, [r7, #4]
 801d22c:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801d22e:	8c3b      	ldrh	r3, [r7, #32]
 801d230:	4618      	mov	r0, r3
 801d232:	f7f5 ffa5 	bl	8013180 <lwip_htons>
 801d236:	4603      	mov	r3, r0
 801d238:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801d23a:	210e      	movs	r1, #14
 801d23c:	68b8      	ldr	r0, [r7, #8]
 801d23e:	f7f7 faf7 	bl	8014830 <pbuf_add_header>
 801d242:	4603      	mov	r3, r0
 801d244:	2b00      	cmp	r3, #0
 801d246:	d125      	bne.n	801d294 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801d248:	68bb      	ldr	r3, [r7, #8]
 801d24a:	685b      	ldr	r3, [r3, #4]
 801d24c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801d24e:	693b      	ldr	r3, [r7, #16]
 801d250:	8afa      	ldrh	r2, [r7, #22]
 801d252:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801d254:	693b      	ldr	r3, [r7, #16]
 801d256:	2206      	movs	r2, #6
 801d258:	6839      	ldr	r1, [r7, #0]
 801d25a:	4618      	mov	r0, r3
 801d25c:	f001 fa2d 	bl	801e6ba <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801d260:	693b      	ldr	r3, [r7, #16]
 801d262:	3306      	adds	r3, #6
 801d264:	2206      	movs	r2, #6
 801d266:	6879      	ldr	r1, [r7, #4]
 801d268:	4618      	mov	r0, r3
 801d26a:	f001 fa26 	bl	801e6ba <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801d26e:	68fb      	ldr	r3, [r7, #12]
 801d270:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801d274:	2b06      	cmp	r3, #6
 801d276:	d006      	beq.n	801d286 <ethernet_output+0x66>
 801d278:	4b0a      	ldr	r3, [pc, #40]	@ (801d2a4 <ethernet_output+0x84>)
 801d27a:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801d27e:	490a      	ldr	r1, [pc, #40]	@ (801d2a8 <ethernet_output+0x88>)
 801d280:	480a      	ldr	r0, [pc, #40]	@ (801d2ac <ethernet_output+0x8c>)
 801d282:	f001 f8e1 	bl	801e448 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801d286:	68fb      	ldr	r3, [r7, #12]
 801d288:	699b      	ldr	r3, [r3, #24]
 801d28a:	68b9      	ldr	r1, [r7, #8]
 801d28c:	68f8      	ldr	r0, [r7, #12]
 801d28e:	4798      	blx	r3
 801d290:	4603      	mov	r3, r0
 801d292:	e002      	b.n	801d29a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801d294:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801d296:	f06f 0301 	mvn.w	r3, #1
}
 801d29a:	4618      	mov	r0, r3
 801d29c:	3718      	adds	r7, #24
 801d29e:	46bd      	mov	sp, r7
 801d2a0:	bd80      	pop	{r7, pc}
 801d2a2:	bf00      	nop
 801d2a4:	08021f34 	.word	0x08021f34
 801d2a8:	08021f6c 	.word	0x08021f6c
 801d2ac:	08021fa0 	.word	0x08021fa0

0801d2b0 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801d2b0:	b580      	push	{r7, lr}
 801d2b2:	b082      	sub	sp, #8
 801d2b4:	af00      	add	r7, sp, #0
 801d2b6:	6078      	str	r0, [r7, #4]
 801d2b8:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 801d2ba:	683b      	ldr	r3, [r7, #0]
 801d2bc:	2200      	movs	r2, #0
 801d2be:	2104      	movs	r1, #4
 801d2c0:	4618      	mov	r0, r3
 801d2c2:	f7f2 f8ed 	bl	800f4a0 <osMessageQueueNew>
 801d2c6:	4602      	mov	r2, r0
 801d2c8:	687b      	ldr	r3, [r7, #4]
 801d2ca:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801d2cc:	687b      	ldr	r3, [r7, #4]
 801d2ce:	681b      	ldr	r3, [r3, #0]
 801d2d0:	2b00      	cmp	r3, #0
 801d2d2:	d102      	bne.n	801d2da <sys_mbox_new+0x2a>
    return ERR_MEM;
 801d2d4:	f04f 33ff 	mov.w	r3, #4294967295
 801d2d8:	e000      	b.n	801d2dc <sys_mbox_new+0x2c>

  return ERR_OK;
 801d2da:	2300      	movs	r3, #0
}
 801d2dc:	4618      	mov	r0, r3
 801d2de:	3708      	adds	r7, #8
 801d2e0:	46bd      	mov	sp, r7
 801d2e2:	bd80      	pop	{r7, pc}

0801d2e4 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801d2e4:	b580      	push	{r7, lr}
 801d2e6:	b084      	sub	sp, #16
 801d2e8:	af00      	add	r7, sp, #0
 801d2ea:	6078      	str	r0, [r7, #4]
 801d2ec:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801d2ee:	687b      	ldr	r3, [r7, #4]
 801d2f0:	6818      	ldr	r0, [r3, #0]
 801d2f2:	4639      	mov	r1, r7
 801d2f4:	2300      	movs	r3, #0
 801d2f6:	2200      	movs	r2, #0
 801d2f8:	f7f2 f958 	bl	800f5ac <osMessageQueuePut>
 801d2fc:	4603      	mov	r3, r0
 801d2fe:	2b00      	cmp	r3, #0
 801d300:	d102      	bne.n	801d308 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801d302:	2300      	movs	r3, #0
 801d304:	73fb      	strb	r3, [r7, #15]
 801d306:	e001      	b.n	801d30c <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801d308:	23ff      	movs	r3, #255	@ 0xff
 801d30a:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801d30c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801d310:	4618      	mov	r0, r3
 801d312:	3710      	adds	r7, #16
 801d314:	46bd      	mov	sp, r7
 801d316:	bd80      	pop	{r7, pc}

0801d318 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801d318:	b580      	push	{r7, lr}
 801d31a:	b086      	sub	sp, #24
 801d31c:	af00      	add	r7, sp, #0
 801d31e:	60f8      	str	r0, [r7, #12]
 801d320:	60b9      	str	r1, [r7, #8]
 801d322:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 801d324:	f7f1 fd1e 	bl	800ed64 <osKernelGetTickCount>
 801d328:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 801d32a:	687b      	ldr	r3, [r7, #4]
 801d32c:	2b00      	cmp	r3, #0
 801d32e:	d013      	beq.n	801d358 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801d330:	68fb      	ldr	r3, [r7, #12]
 801d332:	6818      	ldr	r0, [r3, #0]
 801d334:	687b      	ldr	r3, [r7, #4]
 801d336:	2200      	movs	r2, #0
 801d338:	68b9      	ldr	r1, [r7, #8]
 801d33a:	f7f2 f9ab 	bl	800f694 <osMessageQueueGet>
 801d33e:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801d340:	693b      	ldr	r3, [r7, #16]
 801d342:	2b00      	cmp	r3, #0
 801d344:	d105      	bne.n	801d352 <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801d346:	f7f1 fd0d 	bl	800ed64 <osKernelGetTickCount>
 801d34a:	4602      	mov	r2, r0
 801d34c:	697b      	ldr	r3, [r7, #20]
 801d34e:	1ad3      	subs	r3, r2, r3
 801d350:	e00f      	b.n	801d372 <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801d352:	f04f 33ff 	mov.w	r3, #4294967295
 801d356:	e00c      	b.n	801d372 <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 801d358:	68fb      	ldr	r3, [r7, #12]
 801d35a:	6818      	ldr	r0, [r3, #0]
 801d35c:	f04f 33ff 	mov.w	r3, #4294967295
 801d360:	2200      	movs	r2, #0
 801d362:	68b9      	ldr	r1, [r7, #8]
 801d364:	f7f2 f996 	bl	800f694 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 801d368:	f7f1 fcfc 	bl	800ed64 <osKernelGetTickCount>
 801d36c:	4602      	mov	r2, r0
 801d36e:	697b      	ldr	r3, [r7, #20]
 801d370:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801d372:	4618      	mov	r0, r3
 801d374:	3718      	adds	r7, #24
 801d376:	46bd      	mov	sp, r7
 801d378:	bd80      	pop	{r7, pc}

0801d37a <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801d37a:	b480      	push	{r7}
 801d37c:	b083      	sub	sp, #12
 801d37e:	af00      	add	r7, sp, #0
 801d380:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801d382:	687b      	ldr	r3, [r7, #4]
 801d384:	681b      	ldr	r3, [r3, #0]
 801d386:	2b00      	cmp	r3, #0
 801d388:	d101      	bne.n	801d38e <sys_mbox_valid+0x14>
    return 0;
 801d38a:	2300      	movs	r3, #0
 801d38c:	e000      	b.n	801d390 <sys_mbox_valid+0x16>
  else
    return 1;
 801d38e:	2301      	movs	r3, #1
}
 801d390:	4618      	mov	r0, r3
 801d392:	370c      	adds	r7, #12
 801d394:	46bd      	mov	sp, r7
 801d396:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d39a:	4770      	bx	lr

0801d39c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801d39c:	b580      	push	{r7, lr}
 801d39e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 801d3a0:	2000      	movs	r0, #0
 801d3a2:	f7f1 fddb 	bl	800ef5c <osMutexNew>
 801d3a6:	4603      	mov	r3, r0
 801d3a8:	4a01      	ldr	r2, [pc, #4]	@ (801d3b0 <sys_init+0x14>)
 801d3aa:	6013      	str	r3, [r2, #0]
#endif
}
 801d3ac:	bf00      	nop
 801d3ae:	bd80      	pop	{r7, pc}
 801d3b0:	20027920 	.word	0x20027920

0801d3b4 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801d3b4:	b580      	push	{r7, lr}
 801d3b6:	b082      	sub	sp, #8
 801d3b8:	af00      	add	r7, sp, #0
 801d3ba:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 801d3bc:	2000      	movs	r0, #0
 801d3be:	f7f1 fdcd 	bl	800ef5c <osMutexNew>
 801d3c2:	4602      	mov	r2, r0
 801d3c4:	687b      	ldr	r3, [r7, #4]
 801d3c6:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 801d3c8:	687b      	ldr	r3, [r7, #4]
 801d3ca:	681b      	ldr	r3, [r3, #0]
 801d3cc:	2b00      	cmp	r3, #0
 801d3ce:	d102      	bne.n	801d3d6 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801d3d0:	f04f 33ff 	mov.w	r3, #4294967295
 801d3d4:	e000      	b.n	801d3d8 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801d3d6:	2300      	movs	r3, #0
}
 801d3d8:	4618      	mov	r0, r3
 801d3da:	3708      	adds	r7, #8
 801d3dc:	46bd      	mov	sp, r7
 801d3de:	bd80      	pop	{r7, pc}

0801d3e0 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801d3e0:	b580      	push	{r7, lr}
 801d3e2:	b082      	sub	sp, #8
 801d3e4:	af00      	add	r7, sp, #0
 801d3e6:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 801d3e8:	687b      	ldr	r3, [r7, #4]
 801d3ea:	681b      	ldr	r3, [r3, #0]
 801d3ec:	f04f 31ff 	mov.w	r1, #4294967295
 801d3f0:	4618      	mov	r0, r3
 801d3f2:	f7f1 fe4d 	bl	800f090 <osMutexAcquire>
#endif
}
 801d3f6:	bf00      	nop
 801d3f8:	3708      	adds	r7, #8
 801d3fa:	46bd      	mov	sp, r7
 801d3fc:	bd80      	pop	{r7, pc}

0801d3fe <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801d3fe:	b580      	push	{r7, lr}
 801d400:	b082      	sub	sp, #8
 801d402:	af00      	add	r7, sp, #0
 801d404:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801d406:	687b      	ldr	r3, [r7, #4]
 801d408:	681b      	ldr	r3, [r3, #0]
 801d40a:	4618      	mov	r0, r3
 801d40c:	f7f1 fe9e 	bl	800f14c <osMutexRelease>
}
 801d410:	bf00      	nop
 801d412:	3708      	adds	r7, #8
 801d414:	46bd      	mov	sp, r7
 801d416:	bd80      	pop	{r7, pc}

0801d418 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801d418:	b580      	push	{r7, lr}
 801d41a:	b08e      	sub	sp, #56	@ 0x38
 801d41c:	af00      	add	r7, sp, #0
 801d41e:	60f8      	str	r0, [r7, #12]
 801d420:	60b9      	str	r1, [r7, #8]
 801d422:	607a      	str	r2, [r7, #4]
 801d424:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801d426:	f107 0314 	add.w	r3, r7, #20
 801d42a:	2224      	movs	r2, #36	@ 0x24
 801d42c:	2100      	movs	r1, #0
 801d42e:	4618      	mov	r0, r3
 801d430:	f001 f86f 	bl	801e512 <memset>
 801d434:	68fb      	ldr	r3, [r7, #12]
 801d436:	617b      	str	r3, [r7, #20]
 801d438:	683b      	ldr	r3, [r7, #0]
 801d43a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801d43c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801d43e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801d440:	f107 0314 	add.w	r3, r7, #20
 801d444:	461a      	mov	r2, r3
 801d446:	6879      	ldr	r1, [r7, #4]
 801d448:	68b8      	ldr	r0, [r7, #8]
 801d44a:	f7f1 fcb3 	bl	800edb4 <osThreadNew>
 801d44e:	4603      	mov	r3, r0
#endif
}
 801d450:	4618      	mov	r0, r3
 801d452:	3738      	adds	r7, #56	@ 0x38
 801d454:	46bd      	mov	sp, r7
 801d456:	bd80      	pop	{r7, pc}

0801d458 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801d458:	b580      	push	{r7, lr}
 801d45a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 801d45c:	4b04      	ldr	r3, [pc, #16]	@ (801d470 <sys_arch_protect+0x18>)
 801d45e:	681b      	ldr	r3, [r3, #0]
 801d460:	f04f 31ff 	mov.w	r1, #4294967295
 801d464:	4618      	mov	r0, r3
 801d466:	f7f1 fe13 	bl	800f090 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 801d46a:	2301      	movs	r3, #1
}
 801d46c:	4618      	mov	r0, r3
 801d46e:	bd80      	pop	{r7, pc}
 801d470:	20027920 	.word	0x20027920

0801d474 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801d474:	b580      	push	{r7, lr}
 801d476:	b082      	sub	sp, #8
 801d478:	af00      	add	r7, sp, #0
 801d47a:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801d47c:	4b04      	ldr	r3, [pc, #16]	@ (801d490 <sys_arch_unprotect+0x1c>)
 801d47e:	681b      	ldr	r3, [r3, #0]
 801d480:	4618      	mov	r0, r3
 801d482:	f7f1 fe63 	bl	800f14c <osMutexRelease>
}
 801d486:	bf00      	nop
 801d488:	3708      	adds	r7, #8
 801d48a:	46bd      	mov	sp, r7
 801d48c:	bd80      	pop	{r7, pc}
 801d48e:	bf00      	nop
 801d490:	20027920 	.word	0x20027920

0801d494 <adc_testing>:
/*
 * @brief Performs a test on the ADC peripheral using the command protocol.
 * @param command: A pointer to the test_command_t struct.
 * @retval result_t: The result of the test (TEST_PASS or TEST_FAIL).
 */
Result adc_testing(test_command_t* command){
 801d494:	b580      	push	{r7, lr}
 801d496:	b088      	sub	sp, #32
 801d498:	af00      	add	r7, sp, #0
 801d49a:	6078      	str	r0, [r7, #4]
	uint32_t adc_value;
    int32_t difference;
    HAL_StatusTypeDef status;

    // Check for valid command and bit pattern length
	if (command == NULL) {
 801d49c:	687b      	ldr	r3, [r7, #4]
 801d49e:	2b00      	cmp	r3, #0
 801d4a0:	d102      	bne.n	801d4a8 <adc_testing+0x14>
//        printf("ADC_TEST: Received NULL command pointer. Skipping.\n\r"); // Debug printf
        return TEST_ERR;
 801d4a2:	f04f 33ff 	mov.w	r3, #4294967295
 801d4a6:	e087      	b.n	801d5b8 <adc_testing+0x124>
	}
	uint32_t expected_adc_result = command->bit_pattern[0];
 801d4a8:	687b      	ldr	r3, [r7, #4]
 801d4aa:	79db      	ldrb	r3, [r3, #7]
 801d4ac:	61fb      	str	r3, [r7, #28]
	uint32_t adc_tolerance = (uint32_t)(expected_adc_result * TOLERANCE_PERCENT);
 801d4ae:	69fb      	ldr	r3, [r7, #28]
 801d4b0:	ee07 3a90 	vmov	s15, r3
 801d4b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801d4b8:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 801d5c0 <adc_testing+0x12c>
 801d4bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d4c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801d4c4:	ee17 3a90 	vmov	r3, s15
 801d4c8:	61bb      	str	r3, [r7, #24]

    status = HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 801d4ca:	2100      	movs	r1, #0
 801d4cc:	483d      	ldr	r0, [pc, #244]	@ (801d5c4 <adc_testing+0x130>)
 801d4ce:	f7e6 f9e5 	bl	800389c <HAL_DAC_Start>
 801d4d2:	4603      	mov	r3, r0
 801d4d4:	75bb      	strb	r3, [r7, #22]
    if (status != HAL_OK) {
 801d4d6:	7dbb      	ldrb	r3, [r7, #22]
 801d4d8:	2b00      	cmp	r3, #0
 801d4da:	d001      	beq.n	801d4e0 <adc_testing+0x4c>
//        printf("Error: Failed to start DAC conversion. Status: %d\n\r", status); // Debug printf
        return TEST_FAIL;
 801d4dc:	23ff      	movs	r3, #255	@ 0xff
 801d4de:	e06b      	b.n	801d5b8 <adc_testing+0x124>
    }

	for(uint8_t i=0 ; i< command->iterations ; i++){
 801d4e0:	2300      	movs	r3, #0
 801d4e2:	75fb      	strb	r3, [r7, #23]
 801d4e4:	e062      	b.n	801d5ac <adc_testing+0x118>

		if(i < command->bit_pattern_length){
 801d4e6:	687b      	ldr	r3, [r7, #4]
 801d4e8:	799b      	ldrb	r3, [r3, #6]
 801d4ea:	7dfa      	ldrb	r2, [r7, #23]
 801d4ec:	429a      	cmp	r2, r3
 801d4ee:	d214      	bcs.n	801d51a <adc_testing+0x86>
			// Extract the 8-bit expected ADC value from the command's bit pattern
		    expected_adc_result = command->bit_pattern[i];
 801d4f0:	7dfb      	ldrb	r3, [r7, #23]
 801d4f2:	687a      	ldr	r2, [r7, #4]
 801d4f4:	4413      	add	r3, r2
 801d4f6:	79db      	ldrb	r3, [r3, #7]
 801d4f8:	61fb      	str	r3, [r7, #28]
		    // Define a tolerance based on the expected result.
		    adc_tolerance = (uint8_t)(expected_adc_result * TOLERANCE_PERCENT);
 801d4fa:	69fb      	ldr	r3, [r7, #28]
 801d4fc:	ee07 3a90 	vmov	s15, r3
 801d500:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801d504:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 801d5c0 <adc_testing+0x12c>
 801d508:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d50c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801d510:	edc7 7a00 	vstr	s15, [r7]
 801d514:	783b      	ldrb	r3, [r7, #0]
 801d516:	b2db      	uxtb	r3, r3
 801d518:	61bb      	str	r3, [r7, #24]
		}

	    // Set value to DAC and run
	    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_8B_R, expected_adc_result);
 801d51a:	69fb      	ldr	r3, [r7, #28]
 801d51c:	2208      	movs	r2, #8
 801d51e:	2100      	movs	r1, #0
 801d520:	4828      	ldr	r0, [pc, #160]	@ (801d5c4 <adc_testing+0x130>)
 801d522:	f7e6 fa68 	bl	80039f6 <HAL_DAC_SetValue>
	    HAL_Delay(1); // allow DAC to settle
 801d526:	2001      	movs	r0, #1
 801d528:	f7e5 f974 	bl	8002814 <HAL_Delay>

	    // Start ADC conversion
	    status = HAL_ADC_Start_IT(&hadc1);
 801d52c:	4826      	ldr	r0, [pc, #152]	@ (801d5c8 <adc_testing+0x134>)
 801d52e:	f7e5 fa0d 	bl	800294c <HAL_ADC_Start_IT>
 801d532:	4603      	mov	r3, r0
 801d534:	75bb      	strb	r3, [r7, #22]
	    if (status != HAL_OK) {
 801d536:	7dbb      	ldrb	r3, [r7, #22]
 801d538:	2b00      	cmp	r3, #0
 801d53a:	d004      	beq.n	801d546 <adc_testing+0xb2>
//	        printf("Error: Failed to start ADC conversion. Status: %d\n\r", status); // Debug printf
	    	HAL_ADC_Stop(&hadc1);
 801d53c:	4822      	ldr	r0, [pc, #136]	@ (801d5c8 <adc_testing+0x134>)
 801d53e:	f7e5 f9d1 	bl	80028e4 <HAL_ADC_Stop>
	        return TEST_FAIL;
 801d542:	23ff      	movs	r3, #255	@ 0xff
 801d544:	e038      	b.n	801d5b8 <adc_testing+0x124>
	    }

	    // waiting for the ADC conversion to complete and give a semaphore
	    if (xSemaphoreTake(AdcSemHandle, HAL_MAX_DELAY) == pdPASS){
 801d546:	4b21      	ldr	r3, [pc, #132]	@ (801d5cc <adc_testing+0x138>)
 801d548:	681b      	ldr	r3, [r3, #0]
 801d54a:	f04f 31ff 	mov.w	r1, #4294967295
 801d54e:	4618      	mov	r0, r3
 801d550:	f7f2 ffb4 	bl	80104bc <xQueueSemaphoreTake>
 801d554:	4603      	mov	r3, r0
 801d556:	2b01      	cmp	r3, #1
 801d558:	d111      	bne.n	801d57e <adc_testing+0xea>
		  // Get the converted value
		  adc_value = HAL_ADC_GetValue(&hadc1);
 801d55a:	481b      	ldr	r0, [pc, #108]	@ (801d5c8 <adc_testing+0x134>)
 801d55c:	f7e5 fbde 	bl	8002d1c <HAL_ADC_GetValue>
 801d560:	6138      	str	r0, [r7, #16]
	         HAL_ADC_Stop(&hadc1);
	         return TEST_FAIL;
		}

		// Compare the result with the expected value, within a tolerance
		difference = adc_value - expected_adc_result;
 801d562:	693a      	ldr	r2, [r7, #16]
 801d564:	69fb      	ldr	r3, [r7, #28]
 801d566:	1ad3      	subs	r3, r2, r3
 801d568:	60fb      	str	r3, [r7, #12]
		difference = (difference < 0) ? -difference : difference; //absolute value of the difference
 801d56a:	68fb      	ldr	r3, [r7, #12]
 801d56c:	2b00      	cmp	r3, #0
 801d56e:	bfb8      	it	lt
 801d570:	425b      	neglt	r3, r3
 801d572:	60fb      	str	r3, [r7, #12]

		if (difference > adc_tolerance)
 801d574:	68fb      	ldr	r3, [r7, #12]
 801d576:	69ba      	ldr	r2, [r7, #24]
 801d578:	429a      	cmp	r2, r3
 801d57a:	d20a      	bcs.n	801d592 <adc_testing+0xfe>
 801d57c:	e004      	b.n	801d588 <adc_testing+0xf4>
	         HAL_ADC_Stop(&hadc1);
 801d57e:	4812      	ldr	r0, [pc, #72]	@ (801d5c8 <adc_testing+0x134>)
 801d580:	f7e5 f9b0 	bl	80028e4 <HAL_ADC_Stop>
	         return TEST_FAIL;
 801d584:	23ff      	movs	r3, #255	@ 0xff
 801d586:	e017      	b.n	801d5b8 <adc_testing+0x124>
		{
//			  printf("Test failed on iteration %u- Expected Value: %u, ADC value: %lu.\n\r",i+1, expected_adc_result, adc_value); // Debug printf
			  HAL_ADC_Stop(&hadc1);
 801d588:	480f      	ldr	r0, [pc, #60]	@ (801d5c8 <adc_testing+0x134>)
 801d58a:	f7e5 f9ab 	bl	80028e4 <HAL_ADC_Stop>
			  return TEST_FAIL;
 801d58e:	23ff      	movs	r3, #255	@ 0xff
 801d590:	e012      	b.n	801d5b8 <adc_testing+0x124>
//				// Debug printf
//			  printf("ADC value is within tolerance for iteration %u\n\r", i+1);
//			  printf("Expected value=%d >> ADC value =%ld \n\r", expected_adc_result, adc_value);
		}
		// Stop the ADC conversion
		status = HAL_ADC_Stop(&hadc1);
 801d592:	480d      	ldr	r0, [pc, #52]	@ (801d5c8 <adc_testing+0x134>)
 801d594:	f7e5 f9a6 	bl	80028e4 <HAL_ADC_Stop>
 801d598:	4603      	mov	r3, r0
 801d59a:	75bb      	strb	r3, [r7, #22]
		if (status != HAL_OK) {
 801d59c:	7dbb      	ldrb	r3, [r7, #22]
 801d59e:	2b00      	cmp	r3, #0
 801d5a0:	d001      	beq.n	801d5a6 <adc_testing+0x112>
//			printf("Warning: Failed to stop ADC conversion. Status: %d\n\r", status); // Debug printf
	         return TEST_FAIL;
 801d5a2:	23ff      	movs	r3, #255	@ 0xff
 801d5a4:	e008      	b.n	801d5b8 <adc_testing+0x124>
	for(uint8_t i=0 ; i< command->iterations ; i++){
 801d5a6:	7dfb      	ldrb	r3, [r7, #23]
 801d5a8:	3301      	adds	r3, #1
 801d5aa:	75fb      	strb	r3, [r7, #23]
 801d5ac:	687b      	ldr	r3, [r7, #4]
 801d5ae:	795b      	ldrb	r3, [r3, #5]
 801d5b0:	7dfa      	ldrb	r2, [r7, #23]
 801d5b2:	429a      	cmp	r2, r3
 801d5b4:	d397      	bcc.n	801d4e6 <adc_testing+0x52>
		}
	} // end of iterations

	return TEST_PASS;
 801d5b6:	2301      	movs	r3, #1
}
 801d5b8:	4618      	mov	r0, r3
 801d5ba:	3720      	adds	r7, #32
 801d5bc:	46bd      	mov	sp, r7
 801d5be:	bd80      	pop	{r7, pc}
 801d5c0:	3dcccccd 	.word	0x3dcccccd
 801d5c4:	20000268 	.word	0x20000268
 801d5c8:	200001fc 	.word	0x200001fc
 801d5cc:	20000dd8 	.word	0x20000dd8

0801d5d0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 801d5d0:	b580      	push	{r7, lr}
 801d5d2:	b084      	sub	sp, #16
 801d5d4:	af00      	add	r7, sp, #0
 801d5d6:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801d5d8:	2300      	movs	r3, #0
 801d5da:	60fb      	str	r3, [r7, #12]
	xSemaphoreGiveFromISR(AdcSemHandle, &xHigherPriorityTaskWoken);
 801d5dc:	4b0b      	ldr	r3, [pc, #44]	@ (801d60c <HAL_ADC_ConvCpltCallback+0x3c>)
 801d5de:	681b      	ldr	r3, [r3, #0]
 801d5e0:	f107 020c 	add.w	r2, r7, #12
 801d5e4:	4611      	mov	r1, r2
 801d5e6:	4618      	mov	r0, r3
 801d5e8:	f7f2 fde7 	bl	80101ba <xQueueGiveFromISR>
//	printf("ADC complete callback fired and gave a semaphore\n\r"); // Debug printf
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801d5ec:	68fb      	ldr	r3, [r7, #12]
 801d5ee:	2b00      	cmp	r3, #0
 801d5f0:	d007      	beq.n	801d602 <HAL_ADC_ConvCpltCallback+0x32>
 801d5f2:	4b07      	ldr	r3, [pc, #28]	@ (801d610 <HAL_ADC_ConvCpltCallback+0x40>)
 801d5f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801d5f8:	601a      	str	r2, [r3, #0]
 801d5fa:	f3bf 8f4f 	dsb	sy
 801d5fe:	f3bf 8f6f 	isb	sy
}
 801d602:	bf00      	nop
 801d604:	3710      	adds	r7, #16
 801d606:	46bd      	mov	sp, r7
 801d608:	bd80      	pop	{r7, pc}
 801d60a:	bf00      	nop
 801d60c:	20000dd8 	.word	0x20000dd8
 801d610:	e000ed04 	.word	0xe000ed04

0801d614 <i2c_testing>:
/*
 * @brief Performs a test on the I2C peripheral using the command protocol.
 * @param command: A pointer to the test_command_t struct.
 * @retval result_t: The result of the test (TEST_PASS or TEST_FAIL).
 */
Result i2c_testing(test_command_t* command){
 801d614:	b580      	push	{r7, lr}
 801d616:	f5ad 7d46 	sub.w	sp, sp, #792	@ 0x318
 801d61a:	af00      	add	r7, sp, #0
 801d61c:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d620:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d624:	6018      	str	r0, [r3, #0]

	uint8_t tx_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801d626:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d62a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801d62e:	4618      	mov	r0, r3
 801d630:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801d634:	461a      	mov	r2, r3
 801d636:	2100      	movs	r1, #0
 801d638:	f000 ff6b 	bl	801e512 <memset>
	uint8_t rx_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801d63c:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d640:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 801d644:	4618      	mov	r0, r3
 801d646:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801d64a:	461a      	mov	r2, r3
 801d64c:	2100      	movs	r1, #0
 801d64e:	f000 ff60 	bl	801e512 <memset>
	uint8_t echo_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801d652:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d656:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 801d65a:	4618      	mov	r0, r3
 801d65c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801d660:	461a      	mov	r2, r3
 801d662:	2100      	movs	r1, #0
 801d664:	f000 ff55 	bl	801e512 <memset>

	HAL_StatusTypeDef status;

	if (command == NULL) {
 801d668:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d66c:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d670:	681b      	ldr	r3, [r3, #0]
 801d672:	2b00      	cmp	r3, #0
 801d674:	d102      	bne.n	801d67c <i2c_testing+0x68>
//        printf("I2C_TEST: Received NULL command pointer. Skipping.\n\r"); // Debug printf
        return TEST_ERR;
 801d676:	f04f 33ff 	mov.w	r3, #4294967295
 801d67a:	e128      	b.n	801d8ce <i2c_testing+0x2ba>
	}

    memcpy(tx_buffer, command->bit_pattern, command->bit_pattern_length);
 801d67c:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d680:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d684:	681b      	ldr	r3, [r3, #0]
 801d686:	1dd9      	adds	r1, r3, #7
 801d688:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d68c:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d690:	681b      	ldr	r3, [r3, #0]
 801d692:	799b      	ldrb	r3, [r3, #6]
 801d694:	461a      	mov	r2, r3
 801d696:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 801d69a:	4618      	mov	r0, r3
 801d69c:	f001 f80d 	bl	801e6ba <memcpy>

	for(uint8_t i=0 ; i< command->iterations ; i++){
 801d6a0:	2300      	movs	r3, #0
 801d6a2:	f887 3317 	strb.w	r3, [r7, #791]	@ 0x317
 801d6a6:	e106      	b.n	801d8b6 <i2c_testing+0x2a2>
//	    printf("I2C_TEST: Iteration %u/%u -\n\r", i + 1, command->iterations); // Debug printf
	    memset(rx_buffer, 0, command->bit_pattern_length);
 801d6a8:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d6ac:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d6b0:	681b      	ldr	r3, [r3, #0]
 801d6b2:	799b      	ldrb	r3, [r3, #6]
 801d6b4:	461a      	mov	r2, r3
 801d6b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801d6ba:	2100      	movs	r1, #0
 801d6bc:	4618      	mov	r0, r3
 801d6be:	f000 ff28 	bl	801e512 <memset>

	    // --- 1. START RECEIVE DMA FIRST (SLAVE) ---
	    status = HAL_I2C_Slave_Receive_DMA(I2C_RECEIVER, echo_buffer, command->bit_pattern_length);
 801d6c2:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d6c6:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d6ca:	681b      	ldr	r3, [r3, #0]
 801d6cc:	799b      	ldrb	r3, [r3, #6]
 801d6ce:	461a      	mov	r2, r3
 801d6d0:	f107 0308 	add.w	r3, r7, #8
 801d6d4:	4619      	mov	r1, r3
 801d6d6:	4880      	ldr	r0, [pc, #512]	@ (801d8d8 <i2c_testing+0x2c4>)
 801d6d8:	f7e8 feea 	bl	80064b0 <HAL_I2C_Slave_Receive_DMA>
 801d6dc:	4603      	mov	r3, r0
 801d6de:	f887 3316 	strb.w	r3, [r7, #790]	@ 0x316
	    if (status != HAL_OK) {
 801d6e2:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d6e6:	2b00      	cmp	r3, #0
 801d6e8:	d007      	beq.n	801d6fa <i2c_testing+0xe6>
	        printf("Failed to start slave receive DMA: %d\n\r", status); // Debug printf
 801d6ea:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d6ee:	4619      	mov	r1, r3
 801d6f0:	487a      	ldr	r0, [pc, #488]	@ (801d8dc <i2c_testing+0x2c8>)
 801d6f2:	f000 fea9 	bl	801e448 <iprintf>
	        return TEST_FAIL;
 801d6f6:	23ff      	movs	r3, #255	@ 0xff
 801d6f8:	e0e9      	b.n	801d8ce <i2c_testing+0x2ba>
	    }

	    // --- 2. TRANSMIT a block of data via DMA (MASTER) ---
	    status = HAL_I2C_Master_Transmit_DMA(I2C_SENDER, I2C_SLAVE_ADDR, tx_buffer, command->bit_pattern_length);
 801d6fa:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d6fe:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d702:	681b      	ldr	r3, [r3, #0]
 801d704:	799b      	ldrb	r3, [r3, #6]
 801d706:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 801d70a:	21f0      	movs	r1, #240	@ 0xf0
 801d70c:	4874      	ldr	r0, [pc, #464]	@ (801d8e0 <i2c_testing+0x2cc>)
 801d70e:	f7e8 fdbb 	bl	8006288 <HAL_I2C_Master_Transmit_DMA>
 801d712:	4603      	mov	r3, r0
 801d714:	f887 3316 	strb.w	r3, [r7, #790]	@ 0x316
	    if (status != HAL_OK) {
 801d718:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d71c:	2b00      	cmp	r3, #0
 801d71e:	d00d      	beq.n	801d73c <i2c_testing+0x128>
	        printf("Failed to send DMA on I2C sender: %d\n\r", status); // Debug printf
 801d720:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d724:	4619      	mov	r1, r3
 801d726:	486f      	ldr	r0, [pc, #444]	@ (801d8e4 <i2c_testing+0x2d0>)
 801d728:	f000 fe8e 	bl	801e448 <iprintf>
	        i2c_reset(I2C_SENDER); // Reset the Master on error
 801d72c:	486c      	ldr	r0, [pc, #432]	@ (801d8e0 <i2c_testing+0x2cc>)
 801d72e:	f000 f93d 	bl	801d9ac <i2c_reset>
	        i2c_reset(I2C_RECEIVER); // Reset the Slave as a precaution
 801d732:	4869      	ldr	r0, [pc, #420]	@ (801d8d8 <i2c_testing+0x2c4>)
 801d734:	f000 f93a 	bl	801d9ac <i2c_reset>
	        return TEST_FAIL;
 801d738:	23ff      	movs	r3, #255	@ 0xff
 801d73a:	e0c8      	b.n	801d8ce <i2c_testing+0x2ba>
	    }

	    // --- 3. WAIT FOR BOTH TX DMA COMPLETION ---
	    if (xSemaphoreTake(I2cTxHandle, TIMEOUT) != pdPASS) {
 801d73c:	4b6a      	ldr	r3, [pc, #424]	@ (801d8e8 <i2c_testing+0x2d4>)
 801d73e:	681b      	ldr	r3, [r3, #0]
 801d740:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801d744:	4618      	mov	r0, r3
 801d746:	f7f2 feb9 	bl	80104bc <xQueueSemaphoreTake>
 801d74a:	4603      	mov	r3, r0
 801d74c:	2b01      	cmp	r3, #1
 801d74e:	d00a      	beq.n	801d766 <i2c_testing+0x152>
	         printf("Master TX timeout\n\r"); // Debug printf
 801d750:	4866      	ldr	r0, [pc, #408]	@ (801d8ec <i2c_testing+0x2d8>)
 801d752:	f000 fe79 	bl	801e448 <iprintf>
	         i2c_reset(I2C_SENDER); // Reset the Master on timeout
 801d756:	4862      	ldr	r0, [pc, #392]	@ (801d8e0 <i2c_testing+0x2cc>)
 801d758:	f000 f928 	bl	801d9ac <i2c_reset>
	         i2c_reset(I2C_RECEIVER); // Reset the Slave as a precaution
 801d75c:	485e      	ldr	r0, [pc, #376]	@ (801d8d8 <i2c_testing+0x2c4>)
 801d75e:	f000 f925 	bl	801d9ac <i2c_reset>
	         return TEST_FAIL;
 801d762:	23ff      	movs	r3, #255	@ 0xff
 801d764:	e0b3      	b.n	801d8ce <i2c_testing+0x2ba>
	    }
        else
        {
        	HAL_Delay(1);
 801d766:	2001      	movs	r0, #1
 801d768:	f7e5 f854 	bl	8002814 <HAL_Delay>

        	status = HAL_I2C_Slave_Transmit_IT(I2C_RECEIVER, echo_buffer, command->bit_pattern_length);
 801d76c:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d770:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d774:	681b      	ldr	r3, [r3, #0]
 801d776:	799b      	ldrb	r3, [r3, #6]
 801d778:	461a      	mov	r2, r3
 801d77a:	f107 0308 	add.w	r3, r7, #8
 801d77e:	4619      	mov	r1, r3
 801d780:	4855      	ldr	r0, [pc, #340]	@ (801d8d8 <i2c_testing+0x2c4>)
 801d782:	f7e8 fd13 	bl	80061ac <HAL_I2C_Slave_Transmit_IT>
 801d786:	4603      	mov	r3, r0
 801d788:	f887 3316 	strb.w	r3, [r7, #790]	@ 0x316
			 if (status != HAL_OK){
 801d78c:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d790:	2b00      	cmp	r3, #0
 801d792:	d00d      	beq.n	801d7b0 <i2c_testing+0x19c>
				 printf("Failed to echo send on I2C receiver: %d\n\r", status);
 801d794:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d798:	4619      	mov	r1, r3
 801d79a:	4855      	ldr	r0, [pc, #340]	@ (801d8f0 <i2c_testing+0x2dc>)
 801d79c:	f000 fe54 	bl	801e448 <iprintf>
				 i2c_reset(I2C_SENDER); // Reset the Master on timeout
 801d7a0:	484f      	ldr	r0, [pc, #316]	@ (801d8e0 <i2c_testing+0x2cc>)
 801d7a2:	f000 f903 	bl	801d9ac <i2c_reset>
				 i2c_reset(I2C_RECEIVER); // Reset the Slave as a precaution
 801d7a6:	484c      	ldr	r0, [pc, #304]	@ (801d8d8 <i2c_testing+0x2c4>)
 801d7a8:	f000 f900 	bl	801d9ac <i2c_reset>
				 return TEST_FAIL;
 801d7ac:	23ff      	movs	r3, #255	@ 0xff
 801d7ae:	e08e      	b.n	801d8ce <i2c_testing+0x2ba>
			 }
        	// Arm sender receive before receiver transmits back
			 status = HAL_I2C_Master_Receive_IT(I2C_SENDER, I2C_SLAVE_ADDR, rx_buffer, command->bit_pattern_length);
 801d7b0:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d7b4:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d7b8:	681b      	ldr	r3, [r3, #0]
 801d7ba:	799b      	ldrb	r3, [r3, #6]
 801d7bc:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 801d7c0:	21f0      	movs	r1, #240	@ 0xf0
 801d7c2:	4847      	ldr	r0, [pc, #284]	@ (801d8e0 <i2c_testing+0x2cc>)
 801d7c4:	f7e8 fc82 	bl	80060cc <HAL_I2C_Master_Receive_IT>
 801d7c8:	4603      	mov	r3, r0
 801d7ca:	f887 3316 	strb.w	r3, [r7, #790]	@ 0x316
			if (status != HAL_OK) {
 801d7ce:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d7d2:	2b00      	cmp	r3, #0
 801d7d4:	d007      	beq.n	801d7e6 <i2c_testing+0x1d2>
				printf("Sender Failed to start receive back: %d\n\r", status);
 801d7d6:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d7da:	4619      	mov	r1, r3
 801d7dc:	4845      	ldr	r0, [pc, #276]	@ (801d8f4 <i2c_testing+0x2e0>)
 801d7de:	f000 fe33 	bl	801e448 <iprintf>
				return TEST_FAIL;
 801d7e2:	23ff      	movs	r3, #255	@ 0xff
 801d7e4:	e073      	b.n	801d8ce <i2c_testing+0x2ba>
			}

        }
	    //  WAIT FOR BOTH RX DMA COMPLETION
	    if (xSemaphoreTake(I2cRxHandle, TIMEOUT) != pdPASS) {
 801d7e6:	4b44      	ldr	r3, [pc, #272]	@ (801d8f8 <i2c_testing+0x2e4>)
 801d7e8:	681b      	ldr	r3, [r3, #0]
 801d7ea:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801d7ee:	4618      	mov	r0, r3
 801d7f0:	f7f2 fe64 	bl	80104bc <xQueueSemaphoreTake>
 801d7f4:	4603      	mov	r3, r0
 801d7f6:	2b01      	cmp	r3, #1
 801d7f8:	d00a      	beq.n	801d810 <i2c_testing+0x1fc>
	         printf("Slave RX timeout\n\r"); // Debug printf
 801d7fa:	4840      	ldr	r0, [pc, #256]	@ (801d8fc <i2c_testing+0x2e8>)
 801d7fc:	f000 fe24 	bl	801e448 <iprintf>
			 i2c_reset(I2C_SENDER); // Reset the Master on timeout
 801d800:	4837      	ldr	r0, [pc, #220]	@ (801d8e0 <i2c_testing+0x2cc>)
 801d802:	f000 f8d3 	bl	801d9ac <i2c_reset>
	         i2c_reset(I2C_RECEIVER); // Reset the Slave as a precaution
 801d806:	4834      	ldr	r0, [pc, #208]	@ (801d8d8 <i2c_testing+0x2c4>)
 801d808:	f000 f8d0 	bl	801d9ac <i2c_reset>
	         return TEST_FAIL;
 801d80c:	23ff      	movs	r3, #255	@ 0xff
 801d80e:	e05e      	b.n	801d8ce <i2c_testing+0x2ba>
	    }

	    // --- 4. COMPARE SENT vs. RECEIVED data ---
	    if (command->bit_pattern_length > 100) {
 801d810:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d814:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d818:	681b      	ldr	r3, [r3, #0]
 801d81a:	799b      	ldrb	r3, [r3, #6]
 801d81c:	2b64      	cmp	r3, #100	@ 0x64
 801d81e:	d925      	bls.n	801d86c <i2c_testing+0x258>
	        uint32_t sent_crc = calculate_crc(tx_buffer, command->bit_pattern_length);
 801d820:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d824:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d828:	681b      	ldr	r3, [r3, #0]
 801d82a:	799b      	ldrb	r3, [r3, #6]
 801d82c:	461a      	mov	r2, r3
 801d82e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 801d832:	4611      	mov	r1, r2
 801d834:	4618      	mov	r0, r3
 801d836:	f7e3 fced 	bl	8001214 <calculate_crc>
 801d83a:	f8c7 030c 	str.w	r0, [r7, #780]	@ 0x30c
	        uint32_t received_crc = calculate_crc(rx_buffer, command->bit_pattern_length);
 801d83e:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d842:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d846:	681b      	ldr	r3, [r3, #0]
 801d848:	799b      	ldrb	r3, [r3, #6]
 801d84a:	461a      	mov	r2, r3
 801d84c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801d850:	4611      	mov	r1, r2
 801d852:	4618      	mov	r0, r3
 801d854:	f7e3 fcde 	bl	8001214 <calculate_crc>
 801d858:	f8c7 0308 	str.w	r0, [r7, #776]	@ 0x308
	        if (sent_crc != received_crc) {
 801d85c:	f8d7 230c 	ldr.w	r2, [r7, #780]	@ 0x30c
 801d860:	f8d7 3308 	ldr.w	r3, [r7, #776]	@ 0x308
 801d864:	429a      	cmp	r2, r3
 801d866:	d01e      	beq.n	801d8a6 <i2c_testing+0x292>
//	            printf("I2C_TEST: CRC mismatch on iteration %u.\n\r", i + 1); // Debug printf
	            return TEST_FAIL;
 801d868:	23ff      	movs	r3, #255	@ 0xff
 801d86a:	e030      	b.n	801d8ce <i2c_testing+0x2ba>
	        }
	    } else {
	        int comp = memcmp(tx_buffer, rx_buffer, command->bit_pattern_length);
 801d86c:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d870:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d874:	681b      	ldr	r3, [r3, #0]
 801d876:	799b      	ldrb	r3, [r3, #6]
 801d878:	461a      	mov	r2, r3
 801d87a:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 801d87e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 801d882:	4618      	mov	r0, r3
 801d884:	f000 fe35 	bl	801e4f2 <memcmp>
 801d888:	f8c7 0310 	str.w	r0, [r7, #784]	@ 0x310
	        if (comp != 0) {
 801d88c:	f8d7 3310 	ldr.w	r3, [r7, #784]	@ 0x310
 801d890:	2b00      	cmp	r3, #0
 801d892:	d008      	beq.n	801d8a6 <i2c_testing+0x292>
	            printf("Data mismatch on iteration %u.\n\r", i + 1); // Debug printf
 801d894:	f897 3317 	ldrb.w	r3, [r7, #791]	@ 0x317
 801d898:	3301      	adds	r3, #1
 801d89a:	4619      	mov	r1, r3
 801d89c:	4818      	ldr	r0, [pc, #96]	@ (801d900 <i2c_testing+0x2ec>)
 801d89e:	f000 fdd3 	bl	801e448 <iprintf>
	            return TEST_FAIL;
 801d8a2:	23ff      	movs	r3, #255	@ 0xff
 801d8a4:	e013      	b.n	801d8ce <i2c_testing+0x2ba>
	        }
	    }
//	    printf("Data Match on iteration %u.\n\r", i + 1); // Debug printf

        osDelay(10);
 801d8a6:	200a      	movs	r0, #10
 801d8a8:	f7f1 fb2a 	bl	800ef00 <osDelay>
	for(uint8_t i=0 ; i< command->iterations ; i++){
 801d8ac:	f897 3317 	ldrb.w	r3, [r7, #791]	@ 0x317
 801d8b0:	3301      	adds	r3, #1
 801d8b2:	f887 3317 	strb.w	r3, [r7, #791]	@ 0x317
 801d8b6:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d8ba:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d8be:	681b      	ldr	r3, [r3, #0]
 801d8c0:	795b      	ldrb	r3, [r3, #5]
 801d8c2:	f897 2317 	ldrb.w	r2, [r7, #791]	@ 0x317
 801d8c6:	429a      	cmp	r2, r3
 801d8c8:	f4ff aeee 	bcc.w	801d6a8 <i2c_testing+0x94>
	}
    return TEST_PASS;
 801d8cc:	2301      	movs	r3, #1
}
 801d8ce:	4618      	mov	r0, r3
 801d8d0:	f507 7746 	add.w	r7, r7, #792	@ 0x318
 801d8d4:	46bd      	mov	sp, r7
 801d8d6:	bd80      	pop	{r7, pc}
 801d8d8:	2000027c 	.word	0x2000027c
 801d8dc:	08021fc8 	.word	0x08021fc8
 801d8e0:	200002d0 	.word	0x200002d0
 801d8e4:	08021ff0 	.word	0x08021ff0
 801d8e8:	20000dd0 	.word	0x20000dd0
 801d8ec:	08022018 	.word	0x08022018
 801d8f0:	0802202c 	.word	0x0802202c
 801d8f4:	08022058 	.word	0x08022058
 801d8f8:	20000dcc 	.word	0x20000dcc
 801d8fc:	08022084 	.word	0x08022084
 801d900:	08022098 	.word	0x08022098

0801d904 <HAL_I2C_MasterTxCpltCallback>:


void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 801d904:	b580      	push	{r7, lr}
 801d906:	b084      	sub	sp, #16
 801d908:	af00      	add	r7, sp, #0
 801d90a:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801d90c:	2300      	movs	r3, #0
 801d90e:	60fb      	str	r3, [r7, #12]

    if (hi2c->Instance == I2C_SENDER->Instance) // Check the instance of your sender UART
 801d910:	687b      	ldr	r3, [r7, #4]
 801d912:	681a      	ldr	r2, [r3, #0]
 801d914:	4b0d      	ldr	r3, [pc, #52]	@ (801d94c <HAL_I2C_MasterTxCpltCallback+0x48>)
 801d916:	681b      	ldr	r3, [r3, #0]
 801d918:	429a      	cmp	r2, r3
 801d91a:	d107      	bne.n	801d92c <HAL_I2C_MasterTxCpltCallback+0x28>
    {
//        printf("Master TX callback fired\n\r"); // Debug printf
        xSemaphoreGiveFromISR(I2cTxHandle, &xHigherPriorityTaskWoken);
 801d91c:	4b0c      	ldr	r3, [pc, #48]	@ (801d950 <HAL_I2C_MasterTxCpltCallback+0x4c>)
 801d91e:	681b      	ldr	r3, [r3, #0]
 801d920:	f107 020c 	add.w	r2, r7, #12
 801d924:	4611      	mov	r1, r2
 801d926:	4618      	mov	r0, r3
 801d928:	f7f2 fc47 	bl	80101ba <xQueueGiveFromISR>
    }
    else
    {
    	UNUSED(hi2c);
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801d92c:	68fb      	ldr	r3, [r7, #12]
 801d92e:	2b00      	cmp	r3, #0
 801d930:	d007      	beq.n	801d942 <HAL_I2C_MasterTxCpltCallback+0x3e>
 801d932:	4b08      	ldr	r3, [pc, #32]	@ (801d954 <HAL_I2C_MasterTxCpltCallback+0x50>)
 801d934:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801d938:	601a      	str	r2, [r3, #0]
 801d93a:	f3bf 8f4f 	dsb	sy
 801d93e:	f3bf 8f6f 	isb	sy
}
 801d942:	bf00      	nop
 801d944:	3710      	adds	r7, #16
 801d946:	46bd      	mov	sp, r7
 801d948:	bd80      	pop	{r7, pc}
 801d94a:	bf00      	nop
 801d94c:	200002d0 	.word	0x200002d0
 801d950:	20000dd0 	.word	0x20000dd0
 801d954:	e000ed04 	.word	0xe000ed04

0801d958 <HAL_I2C_MasterRxCpltCallback>:
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 801d958:	b580      	push	{r7, lr}
 801d95a:	b084      	sub	sp, #16
 801d95c:	af00      	add	r7, sp, #0
 801d95e:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801d960:	2300      	movs	r3, #0
 801d962:	60fb      	str	r3, [r7, #12]

    if (hi2c->Instance == I2C_SENDER->Instance) // Check the instance of your sender UART
 801d964:	687b      	ldr	r3, [r7, #4]
 801d966:	681a      	ldr	r2, [r3, #0]
 801d968:	4b0d      	ldr	r3, [pc, #52]	@ (801d9a0 <HAL_I2C_MasterRxCpltCallback+0x48>)
 801d96a:	681b      	ldr	r3, [r3, #0]
 801d96c:	429a      	cmp	r2, r3
 801d96e:	d107      	bne.n	801d980 <HAL_I2C_MasterRxCpltCallback+0x28>
    {
//        printf("Master RX callback fired\n\r"); // Debug printf
        xSemaphoreGiveFromISR(I2cRxHandle, &xHigherPriorityTaskWoken);
 801d970:	4b0c      	ldr	r3, [pc, #48]	@ (801d9a4 <HAL_I2C_MasterRxCpltCallback+0x4c>)
 801d972:	681b      	ldr	r3, [r3, #0]
 801d974:	f107 020c 	add.w	r2, r7, #12
 801d978:	4611      	mov	r1, r2
 801d97a:	4618      	mov	r0, r3
 801d97c:	f7f2 fc1d 	bl	80101ba <xQueueGiveFromISR>
    }
    else
    {
    	UNUSED(hi2c);
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801d980:	68fb      	ldr	r3, [r7, #12]
 801d982:	2b00      	cmp	r3, #0
 801d984:	d007      	beq.n	801d996 <HAL_I2C_MasterRxCpltCallback+0x3e>
 801d986:	4b08      	ldr	r3, [pc, #32]	@ (801d9a8 <HAL_I2C_MasterRxCpltCallback+0x50>)
 801d988:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801d98c:	601a      	str	r2, [r3, #0]
 801d98e:	f3bf 8f4f 	dsb	sy
 801d992:	f3bf 8f6f 	isb	sy
}
 801d996:	bf00      	nop
 801d998:	3710      	adds	r7, #16
 801d99a:	46bd      	mov	sp, r7
 801d99c:	bd80      	pop	{r7, pc}
 801d99e:	bf00      	nop
 801d9a0:	200002d0 	.word	0x200002d0
 801d9a4:	20000dcc 	.word	0x20000dcc
 801d9a8:	e000ed04 	.word	0xe000ed04

0801d9ac <i2c_reset>:
// reset the I2C peripheral
void i2c_reset(I2C_HandleTypeDef *hi2c) {
 801d9ac:	b580      	push	{r7, lr}
 801d9ae:	b082      	sub	sp, #8
 801d9b0:	af00      	add	r7, sp, #0
 801d9b2:	6078      	str	r0, [r7, #4]
    if (HAL_I2C_DeInit(hi2c) != HAL_OK) {
 801d9b4:	6878      	ldr	r0, [r7, #4]
 801d9b6:	f7e8 fb59 	bl	800606c <HAL_I2C_DeInit>
 801d9ba:	4603      	mov	r3, r0
 801d9bc:	2b00      	cmp	r3, #0
 801d9be:	d001      	beq.n	801d9c4 <i2c_reset+0x18>
        // Log a fatal error, the peripheral is in an unrecoverable state
        Error_Handler();
 801d9c0:	f7e3 fd34 	bl	800142c <Error_Handler>
//        printf("Failed to de-initialize I2C peripheral!\n\r"); // Debug printf
    }
    if (HAL_I2C_Init(hi2c) != HAL_OK) {
 801d9c4:	6878      	ldr	r0, [r7, #4]
 801d9c6:	f7e8 fab5 	bl	8005f34 <HAL_I2C_Init>
 801d9ca:	4603      	mov	r3, r0
 801d9cc:	2b00      	cmp	r3, #0
 801d9ce:	d001      	beq.n	801d9d4 <i2c_reset+0x28>
        // Log a fatal error
        Error_Handler();
 801d9d0:	f7e3 fd2c 	bl	800142c <Error_Handler>
//        printf("Failed to re-initialize I2C peripheral!\n\r"); // Debug printf
    }
}
 801d9d4:	bf00      	nop
 801d9d6:	3708      	adds	r7, #8
 801d9d8:	46bd      	mov	sp, r7
 801d9da:	bd80      	pop	{r7, pc}

0801d9dc <SCB_InvalidateDCache_by_Addr>:
{
 801d9dc:	b480      	push	{r7}
 801d9de:	b087      	sub	sp, #28
 801d9e0:	af00      	add	r7, sp, #0
 801d9e2:	6078      	str	r0, [r7, #4]
 801d9e4:	6039      	str	r1, [r7, #0]
     int32_t op_size = dsize;
 801d9e6:	683b      	ldr	r3, [r7, #0]
 801d9e8:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 801d9ea:	687b      	ldr	r3, [r7, #4]
 801d9ec:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 801d9ee:	2320      	movs	r3, #32
 801d9f0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 801d9f2:	f3bf 8f4f 	dsb	sy
}
 801d9f6:	bf00      	nop
    while (op_size > 0) {
 801d9f8:	e00b      	b.n	801da12 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 801d9fa:	4a0d      	ldr	r2, [pc, #52]	@ (801da30 <SCB_InvalidateDCache_by_Addr+0x54>)
 801d9fc:	693b      	ldr	r3, [r7, #16]
 801d9fe:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 801da02:	68fb      	ldr	r3, [r7, #12]
 801da04:	693a      	ldr	r2, [r7, #16]
 801da06:	4413      	add	r3, r2
 801da08:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 801da0a:	697a      	ldr	r2, [r7, #20]
 801da0c:	68fb      	ldr	r3, [r7, #12]
 801da0e:	1ad3      	subs	r3, r2, r3
 801da10:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 801da12:	697b      	ldr	r3, [r7, #20]
 801da14:	2b00      	cmp	r3, #0
 801da16:	dcf0      	bgt.n	801d9fa <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 801da18:	f3bf 8f4f 	dsb	sy
}
 801da1c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801da1e:	f3bf 8f6f 	isb	sy
}
 801da22:	bf00      	nop
}
 801da24:	bf00      	nop
 801da26:	371c      	adds	r7, #28
 801da28:	46bd      	mov	sp, r7
 801da2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801da2e:	4770      	bx	lr
 801da30:	e000ed00 	.word	0xe000ed00

0801da34 <SCB_CleanDCache_by_Addr>:
  \details Cleans D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 801da34:	b480      	push	{r7}
 801da36:	b087      	sub	sp, #28
 801da38:	af00      	add	r7, sp, #0
 801da3a:	6078      	str	r0, [r7, #4]
 801da3c:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 801da3e:	683b      	ldr	r3, [r7, #0]
 801da40:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t) addr;
 801da42:	687b      	ldr	r3, [r7, #4]
 801da44:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 801da46:	2320      	movs	r3, #32
 801da48:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 801da4a:	f3bf 8f4f 	dsb	sy
}
 801da4e:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 801da50:	e00b      	b.n	801da6a <SCB_CleanDCache_by_Addr+0x36>
      SCB->DCCMVAC = op_addr;
 801da52:	4a0d      	ldr	r2, [pc, #52]	@ (801da88 <SCB_CleanDCache_by_Addr+0x54>)
 801da54:	693b      	ldr	r3, [r7, #16]
 801da56:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
      op_addr += (uint32_t)linesize;
 801da5a:	68fb      	ldr	r3, [r7, #12]
 801da5c:	693a      	ldr	r2, [r7, #16]
 801da5e:	4413      	add	r3, r2
 801da60:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 801da62:	697a      	ldr	r2, [r7, #20]
 801da64:	68fb      	ldr	r3, [r7, #12]
 801da66:	1ad3      	subs	r3, r2, r3
 801da68:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 801da6a:	697b      	ldr	r3, [r7, #20]
 801da6c:	2b00      	cmp	r3, #0
 801da6e:	dcf0      	bgt.n	801da52 <SCB_CleanDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 801da70:	f3bf 8f4f 	dsb	sy
}
 801da74:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801da76:	f3bf 8f6f 	isb	sy
}
 801da7a:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 801da7c:	bf00      	nop
 801da7e:	371c      	adds	r7, #28
 801da80:	46bd      	mov	sp, r7
 801da82:	f85d 7b04 	ldr.w	r7, [sp], #4
 801da86:	4770      	bx	lr
 801da88:	e000ed00 	.word	0xe000ed00

0801da8c <SCB_CleanInvalidateDCache_by_Addr>:
  \details Cleans and invalidates D_Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 801da8c:	b480      	push	{r7}
 801da8e:	b087      	sub	sp, #28
 801da90:	af00      	add	r7, sp, #0
 801da92:	6078      	str	r0, [r7, #4]
 801da94:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 801da96:	683b      	ldr	r3, [r7, #0]
 801da98:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t) addr;
 801da9a:	687b      	ldr	r3, [r7, #4]
 801da9c:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 801da9e:	2320      	movs	r3, #32
 801daa0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 801daa2:	f3bf 8f4f 	dsb	sy
}
 801daa6:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 801daa8:	e00b      	b.n	801dac2 <SCB_CleanInvalidateDCache_by_Addr+0x36>
      SCB->DCCIMVAC = op_addr;
 801daaa:	4a0d      	ldr	r2, [pc, #52]	@ (801dae0 <SCB_CleanInvalidateDCache_by_Addr+0x54>)
 801daac:	693b      	ldr	r3, [r7, #16]
 801daae:	f8c2 3270 	str.w	r3, [r2, #624]	@ 0x270
      op_addr += (uint32_t)linesize;
 801dab2:	68fb      	ldr	r3, [r7, #12]
 801dab4:	693a      	ldr	r2, [r7, #16]
 801dab6:	4413      	add	r3, r2
 801dab8:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 801daba:	697a      	ldr	r2, [r7, #20]
 801dabc:	68fb      	ldr	r3, [r7, #12]
 801dabe:	1ad3      	subs	r3, r2, r3
 801dac0:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 801dac2:	697b      	ldr	r3, [r7, #20]
 801dac4:	2b00      	cmp	r3, #0
 801dac6:	dcf0      	bgt.n	801daaa <SCB_CleanInvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 801dac8:	f3bf 8f4f 	dsb	sy
}
 801dacc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801dace:	f3bf 8f6f 	isb	sy
}
 801dad2:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 801dad4:	bf00      	nop
 801dad6:	371c      	adds	r7, #28
 801dad8:	46bd      	mov	sp, r7
 801dada:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dade:	4770      	bx	lr
 801dae0:	e000ed00 	.word	0xe000ed00

0801dae4 <spi_testing>:
static uint8_t echo_tx_buffer[MAX_BIT_PATTERN_LENGTH] ALIGN_32;
static uint8_t master_tx[MAX_BIT_PATTERN_LENGTH] ALIGN_32;
static uint8_t master_rx[MAX_BIT_PATTERN_LENGTH] ALIGN_32;

Result spi_testing(test_command_t* command)
{
 801dae4:	b580      	push	{r7, lr}
 801dae6:	b084      	sub	sp, #16
 801dae8:	af00      	add	r7, sp, #0
 801daea:	6078      	str	r0, [r7, #4]
    if (command == NULL || command->bit_pattern_length > MAX_BIT_PATTERN_LENGTH) return TEST_ERR;
 801daec:	687b      	ldr	r3, [r7, #4]
 801daee:	2b00      	cmp	r3, #0
 801daf0:	d102      	bne.n	801daf8 <spi_testing+0x14>
 801daf2:	f04f 33ff 	mov.w	r3, #4294967295
 801daf6:	e0b8      	b.n	801dc6a <spi_testing+0x186>

    uint16_t len = command->bit_pattern_length;
 801daf8:	687b      	ldr	r3, [r7, #4]
 801dafa:	799b      	ldrb	r3, [r3, #6]
 801dafc:	81bb      	strh	r3, [r7, #12]
    uint32_t clean_len = CACHE_ROUND(len);
 801dafe:	89bb      	ldrh	r3, [r7, #12]
 801db00:	331f      	adds	r3, #31
 801db02:	f023 031f 	bic.w	r3, r3, #31
 801db06:	60bb      	str	r3, [r7, #8]

    memcpy(master_tx, command->bit_pattern, len);
 801db08:	687b      	ldr	r3, [r7, #4]
 801db0a:	3307      	adds	r3, #7
 801db0c:	89ba      	ldrh	r2, [r7, #12]
 801db0e:	4619      	mov	r1, r3
 801db10:	4858      	ldr	r0, [pc, #352]	@ (801dc74 <spi_testing+0x190>)
 801db12:	f000 fdd2 	bl	801e6ba <memcpy>
    // Clean master_tx so DMA reads the pattern we just copied, not old RAM 0s
    SCB_CleanDCache_by_Addr((uint32_t*)master_tx, clean_len);
 801db16:	68bb      	ldr	r3, [r7, #8]
 801db18:	4619      	mov	r1, r3
 801db1a:	4856      	ldr	r0, [pc, #344]	@ (801dc74 <spi_testing+0x190>)
 801db1c:	f7ff ff8a 	bl	801da34 <SCB_CleanDCache_by_Addr>

    for (uint8_t iter = 0; iter < command->iterations; ++iter)
 801db20:	2300      	movs	r3, #0
 801db22:	73fb      	strb	r3, [r7, #15]
 801db24:	e09a      	b.n	801dc5c <spi_testing+0x178>
    {
        reset_test();
 801db26:	f000 f8bf 	bl	801dca8 <reset_test>
        memset(master_rx, 0, len);
 801db2a:	89bb      	ldrh	r3, [r7, #12]
 801db2c:	461a      	mov	r2, r3
 801db2e:	2100      	movs	r1, #0
 801db30:	4851      	ldr	r0, [pc, #324]	@ (801dc78 <spi_testing+0x194>)
 801db32:	f000 fcee 	bl	801e512 <memset>
        memset(echo_rx_buffer, 0, len);
 801db36:	89bb      	ldrh	r3, [r7, #12]
 801db38:	461a      	mov	r2, r3
 801db3a:	2100      	movs	r1, #0
 801db3c:	484f      	ldr	r0, [pc, #316]	@ (801dc7c <spi_testing+0x198>)
 801db3e:	f000 fce8 	bl	801e512 <memset>

        // Ensure cache is clear of the 0s we just wrote with memset
        SCB_CleanInvalidateDCache_by_Addr((uint32_t*)echo_rx_buffer, clean_len);
 801db42:	68bb      	ldr	r3, [r7, #8]
 801db44:	4619      	mov	r1, r3
 801db46:	484d      	ldr	r0, [pc, #308]	@ (801dc7c <spi_testing+0x198>)
 801db48:	f7ff ffa0 	bl	801da8c <SCB_CleanInvalidateDCache_by_Addr>
        SCB_CleanInvalidateDCache_by_Addr((uint32_t*)master_rx, clean_len);
 801db4c:	68bb      	ldr	r3, [r7, #8]
 801db4e:	4619      	mov	r1, r3
 801db50:	4849      	ldr	r0, [pc, #292]	@ (801dc78 <spi_testing+0x194>)
 801db52:	f7ff ff9b 	bl	801da8c <SCB_CleanInvalidateDCache_by_Addr>

        // --- PHASE 1: Master -> Slave ---
        HAL_SPI_Receive_DMA(SPI_RECEIVER, echo_rx_buffer, len);
 801db56:	89bb      	ldrh	r3, [r7, #12]
 801db58:	461a      	mov	r2, r3
 801db5a:	4948      	ldr	r1, [pc, #288]	@ (801dc7c <spi_testing+0x198>)
 801db5c:	4848      	ldr	r0, [pc, #288]	@ (801dc80 <spi_testing+0x19c>)
 801db5e:	f7ec faa9 	bl	800a0b4 <HAL_SPI_Receive_DMA>
        osDelay(2);
 801db62:	2002      	movs	r0, #2
 801db64:	f7f1 f9cc 	bl	800ef00 <osDelay>

        HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 801db68:	2200      	movs	r2, #0
 801db6a:	2101      	movs	r1, #1
 801db6c:	4845      	ldr	r0, [pc, #276]	@ (801dc84 <spi_testing+0x1a0>)
 801db6e:	f7e8 f989 	bl	8005e84 <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(SPI_SENDER, master_tx, len, TIMEOUT);
 801db72:	89ba      	ldrh	r2, [r7, #12]
 801db74:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801db78:	493e      	ldr	r1, [pc, #248]	@ (801dc74 <spi_testing+0x190>)
 801db7a:	4843      	ldr	r0, [pc, #268]	@ (801dc88 <spi_testing+0x1a4>)
 801db7c:	f7eb fdcd 	bl	800971a <HAL_SPI_Transmit>
        HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 801db80:	2201      	movs	r2, #1
 801db82:	2101      	movs	r1, #1
 801db84:	483f      	ldr	r0, [pc, #252]	@ (801dc84 <spi_testing+0x1a0>)
 801db86:	f7e8 f97d 	bl	8005e84 <HAL_GPIO_WritePin>

        if (xSemaphoreTake(SpiSlaveRxHandle, TIMEOUT) != pdPASS) {
 801db8a:	4b40      	ldr	r3, [pc, #256]	@ (801dc8c <spi_testing+0x1a8>)
 801db8c:	681b      	ldr	r3, [r3, #0]
 801db8e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801db92:	4618      	mov	r0, r3
 801db94:	f7f2 fc92 	bl	80104bc <xQueueSemaphoreTake>
 801db98:	4603      	mov	r3, r0
 801db9a:	2b01      	cmp	r3, #1
 801db9c:	d006      	beq.n	801dbac <spi_testing+0xc8>
            printf("Iteration %d: Slave RX Timeout.\r\n", iter);
 801db9e:	7bfb      	ldrb	r3, [r7, #15]
 801dba0:	4619      	mov	r1, r3
 801dba2:	483b      	ldr	r0, [pc, #236]	@ (801dc90 <spi_testing+0x1ac>)
 801dba4:	f000 fc50 	bl	801e448 <iprintf>
            return TEST_FAIL;
 801dba8:	23ff      	movs	r3, #255	@ 0xff
 801dbaa:	e05e      	b.n	801dc6a <spi_testing+0x186>
        }

        // --- CRITICAL FIX: Invalidate BEFORE memcpy ---
        // This forces the CPU to see the data the DMA just put in RAM
        SCB_InvalidateDCache_by_Addr((uint32_t*)echo_rx_buffer, clean_len);
 801dbac:	68bb      	ldr	r3, [r7, #8]
 801dbae:	4619      	mov	r1, r3
 801dbb0:	4832      	ldr	r0, [pc, #200]	@ (801dc7c <spi_testing+0x198>)
 801dbb2:	f7ff ff13 	bl	801d9dc <SCB_InvalidateDCache_by_Addr>

        memcpy(echo_tx_buffer, echo_rx_buffer, len);
 801dbb6:	89bb      	ldrh	r3, [r7, #12]
 801dbb8:	461a      	mov	r2, r3
 801dbba:	4930      	ldr	r1, [pc, #192]	@ (801dc7c <spi_testing+0x198>)
 801dbbc:	4835      	ldr	r0, [pc, #212]	@ (801dc94 <spi_testing+0x1b0>)
 801dbbe:	f000 fd7c 	bl	801e6ba <memcpy>

        // Clean echo_tx_buffer so DMA sees our memcpy result
        SCB_CleanDCache_by_Addr((uint32_t*)echo_tx_buffer, clean_len);
 801dbc2:	68bb      	ldr	r3, [r7, #8]
 801dbc4:	4619      	mov	r1, r3
 801dbc6:	4833      	ldr	r0, [pc, #204]	@ (801dc94 <spi_testing+0x1b0>)
 801dbc8:	f7ff ff34 	bl	801da34 <SCB_CleanDCache_by_Addr>

        // --- PHASE 2: Slave -> Master (Echo) ---
        // CORRECTED: Transmit from tx_buffer, receive into rx_buffer
        HAL_SPI_TransmitReceive_DMA(SPI_RECEIVER, echo_tx_buffer, echo_rx_buffer, len);
 801dbcc:	89bb      	ldrh	r3, [r7, #12]
 801dbce:	4a2b      	ldr	r2, [pc, #172]	@ (801dc7c <spi_testing+0x198>)
 801dbd0:	4930      	ldr	r1, [pc, #192]	@ (801dc94 <spi_testing+0x1b0>)
 801dbd2:	482b      	ldr	r0, [pc, #172]	@ (801dc80 <spi_testing+0x19c>)
 801dbd4:	f7ec fb8e 	bl	800a2f4 <HAL_SPI_TransmitReceive_DMA>
        osDelay(2);
 801dbd8:	2002      	movs	r0, #2
 801dbda:	f7f1 f991 	bl	800ef00 <osDelay>

        HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 801dbde:	2200      	movs	r2, #0
 801dbe0:	2101      	movs	r1, #1
 801dbe2:	4828      	ldr	r0, [pc, #160]	@ (801dc84 <spi_testing+0x1a0>)
 801dbe4:	f7e8 f94e 	bl	8005e84 <HAL_GPIO_WritePin>
        HAL_SPI_Receive(SPI_SENDER, master_rx, len, TIMEOUT);
 801dbe8:	89ba      	ldrh	r2, [r7, #12]
 801dbea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801dbee:	4922      	ldr	r1, [pc, #136]	@ (801dc78 <spi_testing+0x194>)
 801dbf0:	4825      	ldr	r0, [pc, #148]	@ (801dc88 <spi_testing+0x1a4>)
 801dbf2:	f7eb ff08 	bl	8009a06 <HAL_SPI_Receive>
        HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 801dbf6:	2201      	movs	r2, #1
 801dbf8:	2101      	movs	r1, #1
 801dbfa:	4822      	ldr	r0, [pc, #136]	@ (801dc84 <spi_testing+0x1a0>)
 801dbfc:	f7e8 f942 	bl	8005e84 <HAL_GPIO_WritePin>

        // Final Invalidate so CPU reads the echoed data from RAM
        SCB_InvalidateDCache_by_Addr((uint32_t*)master_rx, clean_len);
 801dc00:	68bb      	ldr	r3, [r7, #8]
 801dc02:	4619      	mov	r1, r3
 801dc04:	481c      	ldr	r0, [pc, #112]	@ (801dc78 <spi_testing+0x194>)
 801dc06:	f7ff fee9 	bl	801d9dc <SCB_InvalidateDCache_by_Addr>

        if (xSemaphoreTake(SpiRxHandle, TIMEOUT) != pdPASS) {
 801dc0a:	4b23      	ldr	r3, [pc, #140]	@ (801dc98 <spi_testing+0x1b4>)
 801dc0c:	681b      	ldr	r3, [r3, #0]
 801dc0e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801dc12:	4618      	mov	r0, r3
 801dc14:	f7f2 fc52 	bl	80104bc <xQueueSemaphoreTake>
 801dc18:	4603      	mov	r3, r0
 801dc1a:	2b01      	cmp	r3, #1
 801dc1c:	d006      	beq.n	801dc2c <spi_testing+0x148>
            printf("Iteration %d: Master RX Timeout.\r\n", iter);
 801dc1e:	7bfb      	ldrb	r3, [r7, #15]
 801dc20:	4619      	mov	r1, r3
 801dc22:	481e      	ldr	r0, [pc, #120]	@ (801dc9c <spi_testing+0x1b8>)
 801dc24:	f000 fc10 	bl	801e448 <iprintf>
            return TEST_FAIL;
 801dc28:	23ff      	movs	r3, #255	@ 0xff
 801dc2a:	e01e      	b.n	801dc6a <spi_testing+0x186>
        }

        // --- Validation ---
        if (memcmp(master_tx, master_rx, len) != 0) {
 801dc2c:	89bb      	ldrh	r3, [r7, #12]
 801dc2e:	461a      	mov	r2, r3
 801dc30:	4911      	ldr	r1, [pc, #68]	@ (801dc78 <spi_testing+0x194>)
 801dc32:	4810      	ldr	r0, [pc, #64]	@ (801dc74 <spi_testing+0x190>)
 801dc34:	f000 fc5d 	bl	801e4f2 <memcmp>
 801dc38:	4603      	mov	r3, r0
 801dc3a:	2b00      	cmp	r3, #0
 801dc3c:	d006      	beq.n	801dc4c <spi_testing+0x168>
            printf("Data Mismatch on Iteration %d\n", iter);
 801dc3e:	7bfb      	ldrb	r3, [r7, #15]
 801dc40:	4619      	mov	r1, r3
 801dc42:	4817      	ldr	r0, [pc, #92]	@ (801dca0 <spi_testing+0x1bc>)
 801dc44:	f000 fc00 	bl	801e448 <iprintf>
            return TEST_FAIL;
 801dc48:	23ff      	movs	r3, #255	@ 0xff
 801dc4a:	e00e      	b.n	801dc6a <spi_testing+0x186>
        }
        printf("Iteration %d Passed\n", iter);
 801dc4c:	7bfb      	ldrb	r3, [r7, #15]
 801dc4e:	4619      	mov	r1, r3
 801dc50:	4814      	ldr	r0, [pc, #80]	@ (801dca4 <spi_testing+0x1c0>)
 801dc52:	f000 fbf9 	bl	801e448 <iprintf>
    for (uint8_t iter = 0; iter < command->iterations; ++iter)
 801dc56:	7bfb      	ldrb	r3, [r7, #15]
 801dc58:	3301      	adds	r3, #1
 801dc5a:	73fb      	strb	r3, [r7, #15]
 801dc5c:	687b      	ldr	r3, [r7, #4]
 801dc5e:	795b      	ldrb	r3, [r3, #5]
 801dc60:	7bfa      	ldrb	r2, [r7, #15]
 801dc62:	429a      	cmp	r2, r3
 801dc64:	f4ff af5f 	bcc.w	801db26 <spi_testing+0x42>
    }
    return TEST_PASS;
 801dc68:	2301      	movs	r3, #1
}
 801dc6a:	4618      	mov	r0, r3
 801dc6c:	3710      	adds	r7, #16
 801dc6e:	46bd      	mov	sp, r7
 801dc70:	bd80      	pop	{r7, pc}
 801dc72:	bf00      	nop
 801dc74:	20027b40 	.word	0x20027b40
 801dc78:	20027c40 	.word	0x20027c40
 801dc7c:	20027940 	.word	0x20027940
 801dc80:	20000448 	.word	0x20000448
 801dc84:	40021800 	.word	0x40021800
 801dc88:	200003e4 	.word	0x200003e4
 801dc8c:	20000de4 	.word	0x20000de4
 801dc90:	080220bc 	.word	0x080220bc
 801dc94:	20027a40 	.word	0x20027a40
 801dc98:	20000dd4 	.word	0x20000dd4
 801dc9c:	080220e0 	.word	0x080220e0
 801dca0:	08022104 	.word	0x08022104
 801dca4:	08022124 	.word	0x08022124

0801dca8 <reset_test>:

/* --- Utilities --- */
void reset_test(void)
{
 801dca8:	b580      	push	{r7, lr}
 801dcaa:	b082      	sub	sp, #8
 801dcac:	af00      	add	r7, sp, #0
    HAL_SPI_Abort(SPI_SENDER);
 801dcae:	482b      	ldr	r0, [pc, #172]	@ (801dd5c <reset_test+0xb4>)
 801dcb0:	f7ec fca6 	bl	800a600 <HAL_SPI_Abort>
    HAL_SPI_Abort(SPI_RECEIVER);
 801dcb4:	482a      	ldr	r0, [pc, #168]	@ (801dd60 <reset_test+0xb8>)
 801dcb6:	f7ec fca3 	bl	800a600 <HAL_SPI_Abort>

    __HAL_SPI_DISABLE(SPI_RECEIVER);
 801dcba:	4b29      	ldr	r3, [pc, #164]	@ (801dd60 <reset_test+0xb8>)
 801dcbc:	681b      	ldr	r3, [r3, #0]
 801dcbe:	681a      	ldr	r2, [r3, #0]
 801dcc0:	4b27      	ldr	r3, [pc, #156]	@ (801dd60 <reset_test+0xb8>)
 801dcc2:	681b      	ldr	r3, [r3, #0]
 801dcc4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801dcc8:	601a      	str	r2, [r3, #0]
    __HAL_SPI_DISABLE(SPI_SENDER);
 801dcca:	4b24      	ldr	r3, [pc, #144]	@ (801dd5c <reset_test+0xb4>)
 801dccc:	681b      	ldr	r3, [r3, #0]
 801dcce:	681a      	ldr	r2, [r3, #0]
 801dcd0:	4b22      	ldr	r3, [pc, #136]	@ (801dd5c <reset_test+0xb4>)
 801dcd2:	681b      	ldr	r3, [r3, #0]
 801dcd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801dcd8:	601a      	str	r2, [r3, #0]

    __HAL_SPI_CLEAR_OVRFLAG(SPI_RECEIVER);
 801dcda:	2300      	movs	r3, #0
 801dcdc:	607b      	str	r3, [r7, #4]
 801dcde:	4b20      	ldr	r3, [pc, #128]	@ (801dd60 <reset_test+0xb8>)
 801dce0:	681b      	ldr	r3, [r3, #0]
 801dce2:	68db      	ldr	r3, [r3, #12]
 801dce4:	607b      	str	r3, [r7, #4]
 801dce6:	4b1e      	ldr	r3, [pc, #120]	@ (801dd60 <reset_test+0xb8>)
 801dce8:	681b      	ldr	r3, [r3, #0]
 801dcea:	689b      	ldr	r3, [r3, #8]
 801dcec:	607b      	str	r3, [r7, #4]
 801dcee:	687b      	ldr	r3, [r7, #4]
    __HAL_SPI_CLEAR_FREFLAG(SPI_RECEIVER);
 801dcf0:	2300      	movs	r3, #0
 801dcf2:	603b      	str	r3, [r7, #0]
 801dcf4:	4b1a      	ldr	r3, [pc, #104]	@ (801dd60 <reset_test+0xb8>)
 801dcf6:	681b      	ldr	r3, [r3, #0]
 801dcf8:	689b      	ldr	r3, [r3, #8]
 801dcfa:	603b      	str	r3, [r7, #0]
 801dcfc:	683b      	ldr	r3, [r7, #0]

    HAL_SPIEx_FlushRxFifo(SPI_RECEIVER);
 801dcfe:	4818      	ldr	r0, [pc, #96]	@ (801dd60 <reset_test+0xb8>)
 801dd00:	f7ed faa8 	bl	800b254 <HAL_SPIEx_FlushRxFifo>
    HAL_SPIEx_FlushRxFifo(SPI_SENDER);
 801dd04:	4815      	ldr	r0, [pc, #84]	@ (801dd5c <reset_test+0xb4>)
 801dd06:	f7ed faa5 	bl	800b254 <HAL_SPIEx_FlushRxFifo>

    __HAL_SPI_ENABLE(SPI_RECEIVER);
 801dd0a:	4b15      	ldr	r3, [pc, #84]	@ (801dd60 <reset_test+0xb8>)
 801dd0c:	681b      	ldr	r3, [r3, #0]
 801dd0e:	681a      	ldr	r2, [r3, #0]
 801dd10:	4b13      	ldr	r3, [pc, #76]	@ (801dd60 <reset_test+0xb8>)
 801dd12:	681b      	ldr	r3, [r3, #0]
 801dd14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801dd18:	601a      	str	r2, [r3, #0]
    __HAL_SPI_ENABLE(SPI_SENDER);
 801dd1a:	4b10      	ldr	r3, [pc, #64]	@ (801dd5c <reset_test+0xb4>)
 801dd1c:	681b      	ldr	r3, [r3, #0]
 801dd1e:	681a      	ldr	r2, [r3, #0]
 801dd20:	4b0e      	ldr	r3, [pc, #56]	@ (801dd5c <reset_test+0xb4>)
 801dd22:	681b      	ldr	r3, [r3, #0]
 801dd24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801dd28:	601a      	str	r2, [r3, #0]

    while (xSemaphoreTake(SpiSlaveRxHandle, 0) == pdTRUE);
 801dd2a:	bf00      	nop
 801dd2c:	4b0d      	ldr	r3, [pc, #52]	@ (801dd64 <reset_test+0xbc>)
 801dd2e:	681b      	ldr	r3, [r3, #0]
 801dd30:	2100      	movs	r1, #0
 801dd32:	4618      	mov	r0, r3
 801dd34:	f7f2 fbc2 	bl	80104bc <xQueueSemaphoreTake>
 801dd38:	4603      	mov	r3, r0
 801dd3a:	2b01      	cmp	r3, #1
 801dd3c:	d0f6      	beq.n	801dd2c <reset_test+0x84>
    while (xSemaphoreTake(SpiRxHandle, 0) == pdTRUE);
 801dd3e:	bf00      	nop
 801dd40:	4b09      	ldr	r3, [pc, #36]	@ (801dd68 <reset_test+0xc0>)
 801dd42:	681b      	ldr	r3, [r3, #0]
 801dd44:	2100      	movs	r1, #0
 801dd46:	4618      	mov	r0, r3
 801dd48:	f7f2 fbb8 	bl	80104bc <xQueueSemaphoreTake>
 801dd4c:	4603      	mov	r3, r0
 801dd4e:	2b01      	cmp	r3, #1
 801dd50:	d0f6      	beq.n	801dd40 <reset_test+0x98>
}
 801dd52:	bf00      	nop
 801dd54:	bf00      	nop
 801dd56:	3708      	adds	r7, #8
 801dd58:	46bd      	mov	sp, r7
 801dd5a:	bd80      	pop	{r7, pc}
 801dd5c:	200003e4 	.word	0x200003e4
 801dd60:	20000448 	.word	0x20000448
 801dd64:	20000de4 	.word	0x20000de4
 801dd68:	20000dd4 	.word	0x20000dd4

0801dd6c <HAL_SPI_RxCpltCallback>:

/* ---- Callbacks ---- */

/* Rx complete callback (called from HAL ISR) */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 801dd6c:	b580      	push	{r7, lr}
 801dd6e:	b084      	sub	sp, #16
 801dd70:	af00      	add	r7, sp, #0
 801dd72:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801dd74:	2300      	movs	r3, #0
 801dd76:	60fb      	str	r3, [r7, #12]
	if (hspi == SPI_RECEIVER)
 801dd78:	687b      	ldr	r3, [r7, #4]
 801dd7a:	4a0d      	ldr	r2, [pc, #52]	@ (801ddb0 <HAL_SPI_RxCpltCallback+0x44>)
 801dd7c:	4293      	cmp	r3, r2
 801dd7e:	d107      	bne.n	801dd90 <HAL_SPI_RxCpltCallback+0x24>
	{
		// Slave Received data into echo_rx_buffer
		xSemaphoreGiveFromISR(SpiSlaveRxHandle, &xHigherPriorityTaskWoken);
 801dd80:	4b0c      	ldr	r3, [pc, #48]	@ (801ddb4 <HAL_SPI_RxCpltCallback+0x48>)
 801dd82:	681b      	ldr	r3, [r3, #0]
 801dd84:	f107 020c 	add.w	r2, r7, #12
 801dd88:	4611      	mov	r1, r2
 801dd8a:	4618      	mov	r0, r3
 801dd8c:	f7f2 fa15 	bl	80101ba <xQueueGiveFromISR>
	else if (hspi == SPI_SENDER)
	{
		// Master Received data
//		xSemaphoreGiveFromISR(SpiRxHandle, &xHigherPriorityTaskWoken);
	}
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801dd90:	68fb      	ldr	r3, [r7, #12]
 801dd92:	2b00      	cmp	r3, #0
 801dd94:	d007      	beq.n	801dda6 <HAL_SPI_RxCpltCallback+0x3a>
 801dd96:	4b08      	ldr	r3, [pc, #32]	@ (801ddb8 <HAL_SPI_RxCpltCallback+0x4c>)
 801dd98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801dd9c:	601a      	str	r2, [r3, #0]
 801dd9e:	f3bf 8f4f 	dsb	sy
 801dda2:	f3bf 8f6f 	isb	sy
}
 801dda6:	bf00      	nop
 801dda8:	3710      	adds	r7, #16
 801ddaa:	46bd      	mov	sp, r7
 801ddac:	bd80      	pop	{r7, pc}
 801ddae:	bf00      	nop
 801ddb0:	20000448 	.word	0x20000448
 801ddb4:	20000de4 	.word	0x20000de4
 801ddb8:	e000ed04 	.word	0xe000ed04

0801ddbc <HAL_SPI_TxRxCpltCallback>:


/* TxRx complete callback */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 801ddbc:	b580      	push	{r7, lr}
 801ddbe:	b084      	sub	sp, #16
 801ddc0:	af00      	add	r7, sp, #0
 801ddc2:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801ddc4:	2300      	movs	r3, #0
 801ddc6:	60fb      	str	r3, [r7, #12]
	if (hspi == SPI_RECEIVER)
 801ddc8:	687b      	ldr	r3, [r7, #4]
 801ddca:	4a0d      	ldr	r2, [pc, #52]	@ (801de00 <HAL_SPI_TxRxCpltCallback+0x44>)
 801ddcc:	4293      	cmp	r3, r2
 801ddce:	d107      	bne.n	801dde0 <HAL_SPI_TxRxCpltCallback+0x24>
	{
		xSemaphoreGiveFromISR(SpiRxHandle, &xHigherPriorityTaskWoken);
 801ddd0:	4b0c      	ldr	r3, [pc, #48]	@ (801de04 <HAL_SPI_TxRxCpltCallback+0x48>)
 801ddd2:	681b      	ldr	r3, [r3, #0]
 801ddd4:	f107 020c 	add.w	r2, r7, #12
 801ddd8:	4611      	mov	r1, r2
 801ddda:	4618      	mov	r0, r3
 801dddc:	f7f2 f9ed 	bl	80101ba <xQueueGiveFromISR>
	else if (hspi == SPI_SENDER)
	{
		// Master finished TxRx (initial transmit)
		// xSemaphoreGiveFromISR(SpiTxHandle, &xHigherPriorityTaskWoken);
	}
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801dde0:	68fb      	ldr	r3, [r7, #12]
 801dde2:	2b00      	cmp	r3, #0
 801dde4:	d007      	beq.n	801ddf6 <HAL_SPI_TxRxCpltCallback+0x3a>
 801dde6:	4b08      	ldr	r3, [pc, #32]	@ (801de08 <HAL_SPI_TxRxCpltCallback+0x4c>)
 801dde8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801ddec:	601a      	str	r2, [r3, #0]
 801ddee:	f3bf 8f4f 	dsb	sy
 801ddf2:	f3bf 8f6f 	isb	sy
}
 801ddf6:	bf00      	nop
 801ddf8:	3710      	adds	r7, #16
 801ddfa:	46bd      	mov	sp, r7
 801ddfc:	bd80      	pop	{r7, pc}
 801ddfe:	bf00      	nop
 801de00:	20000448 	.word	0x20000448
 801de04:	20000dd4 	.word	0x20000dd4
 801de08:	e000ed04 	.word	0xe000ed04

0801de0c <HAL_SPI_ErrorCallback>:


/* Error callback */
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 801de0c:	b580      	push	{r7, lr}
 801de0e:	b084      	sub	sp, #16
 801de10:	af00      	add	r7, sp, #0
 801de12:	6078      	str	r0, [r7, #4]
	if (hspi == SPI_RECEIVER)
 801de14:	687b      	ldr	r3, [r7, #4]
 801de16:	4a0e      	ldr	r2, [pc, #56]	@ (801de50 <HAL_SPI_ErrorCallback+0x44>)
 801de18:	4293      	cmp	r3, r2
 801de1a:	d114      	bne.n	801de46 <HAL_SPI_ErrorCallback+0x3a>
	{
		if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_OVR))
 801de1c:	687b      	ldr	r3, [r7, #4]
 801de1e:	681b      	ldr	r3, [r3, #0]
 801de20:	689b      	ldr	r3, [r3, #8]
 801de22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801de26:	2b40      	cmp	r3, #64	@ 0x40
 801de28:	d10d      	bne.n	801de46 <HAL_SPI_ErrorCallback+0x3a>
		{
			__HAL_SPI_CLEAR_OVRFLAG(hspi);
 801de2a:	2300      	movs	r3, #0
 801de2c:	60fb      	str	r3, [r7, #12]
 801de2e:	687b      	ldr	r3, [r7, #4]
 801de30:	681b      	ldr	r3, [r3, #0]
 801de32:	68db      	ldr	r3, [r3, #12]
 801de34:	60fb      	str	r3, [r7, #12]
 801de36:	687b      	ldr	r3, [r7, #4]
 801de38:	681b      	ldr	r3, [r3, #0]
 801de3a:	689b      	ldr	r3, [r3, #8]
 801de3c:	60fb      	str	r3, [r7, #12]
 801de3e:	68fb      	ldr	r3, [r7, #12]
			HAL_SPIEx_FlushRxFifo(hspi);
 801de40:	6878      	ldr	r0, [r7, #4]
 801de42:	f7ed fa07 	bl	800b254 <HAL_SPIEx_FlushRxFifo>
		}
	}
// optionally notify tasks or log
}
 801de46:	bf00      	nop
 801de48:	3710      	adds	r7, #16
 801de4a:	46bd      	mov	sp, r7
 801de4c:	bd80      	pop	{r7, pc}
 801de4e:	bf00      	nop
 801de50:	20000448 	.word	0x20000448

0801de54 <timer_testing>:
/*
 * @brief Performs a test on the TIMER using the command protocol.
 * @param command: A pointer to the test_command_t struct.
 * @retval result_t: The result of the test (TEST_PASS or TEST_FAIL).
 */
Result timer_testing(test_command_t* command){
 801de54:	b580      	push	{r7, lr}
 801de56:	b084      	sub	sp, #16
 801de58:	af00      	add	r7, sp, #0
 801de5a:	6078      	str	r0, [r7, #4]

	uint16_t start_val ,end_val;

	if (command == NULL) {
 801de5c:	687b      	ldr	r3, [r7, #4]
 801de5e:	2b00      	cmp	r3, #0
 801de60:	d102      	bne.n	801de68 <timer_testing+0x14>
//        printf("Received NULL command pointer. Skipping.\n\r"); // Debug printf
        return TEST_ERR;
 801de62:	f04f 33ff 	mov.w	r3, #4294967295
 801de66:	e022      	b.n	801deae <timer_testing+0x5a>
	}

	// Start Timer
	HAL_TIM_Base_Start_IT(&htim7);
 801de68:	4813      	ldr	r0, [pc, #76]	@ (801deb8 <timer_testing+0x64>)
 801de6a:	f7ed fa6d 	bl	800b348 <HAL_TIM_Base_Start_IT>

	for(uint8_t i=0 ; i< command->iterations ; i++){
 801de6e:	2300      	movs	r3, #0
 801de70:	73fb      	strb	r3, [r7, #15]
 801de72:	e013      	b.n	801de9c <timer_testing+0x48>

	    if (xSemaphoreTake(TimSemHandle, pdMS_TO_TICKS(200)) != pdPASS) {
 801de74:	4b11      	ldr	r3, [pc, #68]	@ (801debc <timer_testing+0x68>)
 801de76:	681b      	ldr	r3, [r3, #0]
 801de78:	21c8      	movs	r1, #200	@ 0xc8
 801de7a:	4618      	mov	r0, r3
 801de7c:	f7f2 fb1e 	bl	80104bc <xQueueSemaphoreTake>
 801de80:	4603      	mov	r3, r0
 801de82:	2b01      	cmp	r3, #1
 801de84:	d004      	beq.n	801de90 <timer_testing+0x3c>
//			printf("Fail on iteration %u.\n\r",i+1); // Debug printf
	         vPortFree(command);
 801de86:	6878      	ldr	r0, [r7, #4]
 801de88:	f7f4 febc 	bl	8012c04 <vPortFree>
	         return TEST_FAIL;
 801de8c:	23ff      	movs	r3, #255	@ 0xff
 801de8e:	e00e      	b.n	801deae <timer_testing+0x5a>
	    }

//		printf("success on iteration %u.\n\r", i + 1); // Debug printf
        osDelay(10); // Small delay between iterations to prevent overwhelming the UUT or the system
 801de90:	200a      	movs	r0, #10
 801de92:	f7f1 f835 	bl	800ef00 <osDelay>
	for(uint8_t i=0 ; i< command->iterations ; i++){
 801de96:	7bfb      	ldrb	r3, [r7, #15]
 801de98:	3301      	adds	r3, #1
 801de9a:	73fb      	strb	r3, [r7, #15]
 801de9c:	687b      	ldr	r3, [r7, #4]
 801de9e:	795b      	ldrb	r3, [r3, #5]
 801dea0:	7bfa      	ldrb	r2, [r7, #15]
 801dea2:	429a      	cmp	r2, r3
 801dea4:	d3e6      	bcc.n	801de74 <timer_testing+0x20>
	}// end of iterations

    // Stop Timer after the test is complete
	HAL_TIM_Base_Stop_IT(&htim7);
 801dea6:	4804      	ldr	r0, [pc, #16]	@ (801deb8 <timer_testing+0x64>)
 801dea8:	f7ed fac6 	bl	800b438 <HAL_TIM_Base_Stop_IT>

    return TEST_PASS;
 801deac:	2301      	movs	r3, #1
}
 801deae:	4618      	mov	r0, r3
 801deb0:	3710      	adds	r7, #16
 801deb2:	46bd      	mov	sp, r7
 801deb4:	bd80      	pop	{r7, pc}
 801deb6:	bf00      	nop
 801deb8:	2000062c 	.word	0x2000062c
 801debc:	20000ddc 	.word	0x20000ddc

0801dec0 <uart_testing>:
/*
 * @brief Performs a test on the UART peripheral using the command protocol.
 * @param command: A pointer to the test_command_t struct.
 * @retval result_t: The result of the test (TEST_PASS or TEST_FAIL).
 */
Result uart_testing(test_command_t* command){
 801dec0:	b580      	push	{r7, lr}
 801dec2:	f5ad 7d46 	sub.w	sp, sp, #792	@ 0x318
 801dec6:	af00      	add	r7, sp, #0
 801dec8:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801decc:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801ded0:	6018      	str	r0, [r3, #0]

	uint8_t tx_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801ded2:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801ded6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801deda:	4618      	mov	r0, r3
 801dedc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801dee0:	461a      	mov	r2, r3
 801dee2:	2100      	movs	r1, #0
 801dee4:	f000 fb15 	bl	801e512 <memset>
	uint8_t rx_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801dee8:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801deec:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 801def0:	4618      	mov	r0, r3
 801def2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801def6:	461a      	mov	r2, r3
 801def8:	2100      	movs	r1, #0
 801defa:	f000 fb0a 	bl	801e512 <memset>
	uint8_t echo_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801defe:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801df02:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 801df06:	4618      	mov	r0, r3
 801df08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801df0c:	461a      	mov	r2, r3
 801df0e:	2100      	movs	r1, #0
 801df10:	f000 faff 	bl	801e512 <memset>

	HAL_StatusTypeDef rx_status, tx_status;

	if (command == NULL) {
 801df14:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801df18:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801df1c:	681b      	ldr	r3, [r3, #0]
 801df1e:	2b00      	cmp	r3, #0
 801df20:	d105      	bne.n	801df2e <uart_testing+0x6e>
        printf("UART_TEST: Received NULL command pointer. Skipping.\n\r"); // Debug printf
 801df22:	4890      	ldr	r0, [pc, #576]	@ (801e164 <uart_testing+0x2a4>)
 801df24:	f000 fa90 	bl	801e448 <iprintf>
        return TEST_ERR;
 801df28:	f04f 33ff 	mov.w	r3, #4294967295
 801df2c:	e115      	b.n	801e15a <uart_testing+0x29a>
	}

	// Copy pattern to TX buffer
    memcpy(tx_buffer, command->bit_pattern, command->bit_pattern_length);
 801df2e:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801df32:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801df36:	681b      	ldr	r3, [r3, #0]
 801df38:	1dd9      	adds	r1, r3, #7
 801df3a:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801df3e:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801df42:	681b      	ldr	r3, [r3, #0]
 801df44:	799b      	ldrb	r3, [r3, #6]
 801df46:	461a      	mov	r2, r3
 801df48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 801df4c:	4618      	mov	r0, r3
 801df4e:	f000 fbb4 	bl	801e6ba <memcpy>

    for(uint8_t i=0 ; i< command->iterations ; i++){
 801df52:	2300      	movs	r3, #0
 801df54:	f887 3317 	strb.w	r3, [r7, #791]	@ 0x317
 801df58:	e0f3      	b.n	801e142 <uart_testing+0x282>
//        printf("UART_TEST: Iteration %u/%u:\n\r", i + 1, command->iterations); // Debug printf
        memset(rx_buffer, 0, command->bit_pattern_length);
 801df5a:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801df5e:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801df62:	681b      	ldr	r3, [r3, #0]
 801df64:	799b      	ldrb	r3, [r3, #6]
 801df66:	461a      	mov	r2, r3
 801df68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801df6c:	2100      	movs	r1, #0
 801df6e:	4618      	mov	r0, r3
 801df70:	f000 facf 	bl	801e512 <memset>

        // RECEIVER start to RECEIVE DMA
        rx_status = HAL_UART_Receive_DMA(UART_RECEIVER, echo_buffer, command->bit_pattern_length);
 801df74:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801df78:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801df7c:	681b      	ldr	r3, [r3, #0]
 801df7e:	799b      	ldrb	r3, [r3, #6]
 801df80:	461a      	mov	r2, r3
 801df82:	f107 0308 	add.w	r3, r7, #8
 801df86:	4619      	mov	r1, r3
 801df88:	4877      	ldr	r0, [pc, #476]	@ (801e168 <uart_testing+0x2a8>)
 801df8a:	f7ed fefd 	bl	800bd88 <HAL_UART_Receive_DMA>
 801df8e:	4603      	mov	r3, r0
 801df90:	f887 3316 	strb.w	r3, [r7, #790]	@ 0x316
        if (rx_status != HAL_OK) {
 801df94:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801df98:	2b00      	cmp	r3, #0
 801df9a:	d007      	beq.n	801dfac <uart_testing+0xec>
            printf("Receiver Failed to start receive: %d\n\r", rx_status);
 801df9c:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801dfa0:	4619      	mov	r1, r3
 801dfa2:	4872      	ldr	r0, [pc, #456]	@ (801e16c <uart_testing+0x2ac>)
 801dfa4:	f000 fa50 	bl	801e448 <iprintf>
            return TEST_FAIL;
 801dfa8:	23ff      	movs	r3, #255	@ 0xff
 801dfaa:	e0d6      	b.n	801e15a <uart_testing+0x29a>
        }
        // Arm sender receive before receiver transmits back
        if (HAL_UART_Receive_IT(UART_SENDER, rx_buffer, command->bit_pattern_length) != HAL_OK) {
 801dfac:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dfb0:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dfb4:	681b      	ldr	r3, [r3, #0]
 801dfb6:	799b      	ldrb	r3, [r3, #6]
 801dfb8:	461a      	mov	r2, r3
 801dfba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801dfbe:	4619      	mov	r1, r3
 801dfc0:	486b      	ldr	r0, [pc, #428]	@ (801e170 <uart_testing+0x2b0>)
 801dfc2:	f7ed fe21 	bl	800bc08 <HAL_UART_Receive_IT>
 801dfc6:	4603      	mov	r3, r0
 801dfc8:	2b00      	cmp	r3, #0
 801dfca:	d007      	beq.n	801dfdc <uart_testing+0x11c>
            HAL_UART_Abort(UART_RECEIVER);
 801dfcc:	4866      	ldr	r0, [pc, #408]	@ (801e168 <uart_testing+0x2a8>)
 801dfce:	f7ed ff1f 	bl	800be10 <HAL_UART_Abort>
            printf("Sender Failed to start receive back\n\r");
 801dfd2:	4868      	ldr	r0, [pc, #416]	@ (801e174 <uart_testing+0x2b4>)
 801dfd4:	f000 fa38 	bl	801e448 <iprintf>
            return TEST_FAIL;
 801dfd8:	23ff      	movs	r3, #255	@ 0xff
 801dfda:	e0be      	b.n	801e15a <uart_testing+0x29a>
        }

        // SENDER TRANSMIT a block of data via DMA
        tx_status = HAL_UART_Transmit_DMA(UART_SENDER, tx_buffer, command->bit_pattern_length);
 801dfdc:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dfe0:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dfe4:	681b      	ldr	r3, [r3, #0]
 801dfe6:	799b      	ldrb	r3, [r3, #6]
 801dfe8:	461a      	mov	r2, r3
 801dfea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 801dfee:	4619      	mov	r1, r3
 801dff0:	485f      	ldr	r0, [pc, #380]	@ (801e170 <uart_testing+0x2b0>)
 801dff2:	f7ed fe4d 	bl	800bc90 <HAL_UART_Transmit_DMA>
 801dff6:	4603      	mov	r3, r0
 801dff8:	f887 3315 	strb.w	r3, [r7, #789]	@ 0x315
        if (tx_status != HAL_OK) {
 801dffc:	f897 3315 	ldrb.w	r3, [r7, #789]	@ 0x315
 801e000:	2b00      	cmp	r3, #0
 801e002:	d00a      	beq.n	801e01a <uart_testing+0x15a>
            printf("Failed to send on UART sender: %d\n\r", tx_status);
 801e004:	f897 3315 	ldrb.w	r3, [r7, #789]	@ 0x315
 801e008:	4619      	mov	r1, r3
 801e00a:	485b      	ldr	r0, [pc, #364]	@ (801e178 <uart_testing+0x2b8>)
 801e00c:	f000 fa1c 	bl	801e448 <iprintf>
            HAL_UART_Abort(UART_RECEIVER);
 801e010:	4855      	ldr	r0, [pc, #340]	@ (801e168 <uart_testing+0x2a8>)
 801e012:	f7ed fefd 	bl	800be10 <HAL_UART_Abort>
            return TEST_FAIL;
 801e016:	23ff      	movs	r3, #255	@ 0xff
 801e018:	e09f      	b.n	801e15a <uart_testing+0x29a>
        }
        // WAIT FOR TX COMPLETION
        if (xSemaphoreTake(UartTxHandle, TIMEOUT) != pdPASS) {
 801e01a:	4b58      	ldr	r3, [pc, #352]	@ (801e17c <uart_testing+0x2bc>)
 801e01c:	681b      	ldr	r3, [r3, #0]
 801e01e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801e022:	4618      	mov	r0, r3
 801e024:	f7f2 fa4a 	bl	80104bc <xQueueSemaphoreTake>
 801e028:	4603      	mov	r3, r0
 801e02a:	2b01      	cmp	r3, #1
 801e02c:	d00a      	beq.n	801e044 <uart_testing+0x184>
             printf("fail to get TxSemaphore\n\r");
 801e02e:	4854      	ldr	r0, [pc, #336]	@ (801e180 <uart_testing+0x2c0>)
 801e030:	f000 fa0a 	bl	801e448 <iprintf>
             HAL_UART_Abort(UART_RECEIVER);
 801e034:	484c      	ldr	r0, [pc, #304]	@ (801e168 <uart_testing+0x2a8>)
 801e036:	f7ed feeb 	bl	800be10 <HAL_UART_Abort>
             HAL_UART_Abort(UART_SENDER);
 801e03a:	484d      	ldr	r0, [pc, #308]	@ (801e170 <uart_testing+0x2b0>)
 801e03c:	f7ed fee8 	bl	800be10 <HAL_UART_Abort>
             return TEST_FAIL;
 801e040:	23ff      	movs	r3, #255	@ 0xff
 801e042:	e08a      	b.n	801e15a <uart_testing+0x29a>
        }
        else
        {
			 if (HAL_UART_Transmit_IT(UART_RECEIVER, echo_buffer, command->bit_pattern_length) != HAL_OK){
 801e044:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801e048:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801e04c:	681b      	ldr	r3, [r3, #0]
 801e04e:	799b      	ldrb	r3, [r3, #6]
 801e050:	461a      	mov	r2, r3
 801e052:	f107 0308 	add.w	r3, r7, #8
 801e056:	4619      	mov	r1, r3
 801e058:	4843      	ldr	r0, [pc, #268]	@ (801e168 <uart_testing+0x2a8>)
 801e05a:	f7ed fd77 	bl	800bb4c <HAL_UART_Transmit_IT>
 801e05e:	4603      	mov	r3, r0
 801e060:	2b00      	cmp	r3, #0
 801e062:	d00d      	beq.n	801e080 <uart_testing+0x1c0>
				 printf("Failed to echo send on UART receiver: %d\n\r", tx_status);
 801e064:	f897 3315 	ldrb.w	r3, [r7, #789]	@ 0x315
 801e068:	4619      	mov	r1, r3
 801e06a:	4846      	ldr	r0, [pc, #280]	@ (801e184 <uart_testing+0x2c4>)
 801e06c:	f000 f9ec 	bl	801e448 <iprintf>
				 HAL_UART_Abort(UART_RECEIVER);
 801e070:	483d      	ldr	r0, [pc, #244]	@ (801e168 <uart_testing+0x2a8>)
 801e072:	f7ed fecd 	bl	800be10 <HAL_UART_Abort>
				 HAL_UART_Abort(UART_SENDER);
 801e076:	483e      	ldr	r0, [pc, #248]	@ (801e170 <uart_testing+0x2b0>)
 801e078:	f7ed feca 	bl	800be10 <HAL_UART_Abort>
				 return TEST_FAIL;
 801e07c:	23ff      	movs	r3, #255	@ 0xff
 801e07e:	e06c      	b.n	801e15a <uart_testing+0x29a>
			 }
        }

        // WAIT FOR RECEIVER RX COMPLETION
        if (xSemaphoreTake(UartRxHandle, TIMEOUT) != pdPASS) {
 801e080:	4b41      	ldr	r3, [pc, #260]	@ (801e188 <uart_testing+0x2c8>)
 801e082:	681b      	ldr	r3, [r3, #0]
 801e084:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801e088:	4618      	mov	r0, r3
 801e08a:	f7f2 fa17 	bl	80104bc <xQueueSemaphoreTake>
 801e08e:	4603      	mov	r3, r0
 801e090:	2b01      	cmp	r3, #1
 801e092:	d00a      	beq.n	801e0aa <uart_testing+0x1ea>
            printf("fail to get RxSemaphore\n\r");
 801e094:	483d      	ldr	r0, [pc, #244]	@ (801e18c <uart_testing+0x2cc>)
 801e096:	f000 f9d7 	bl	801e448 <iprintf>
            HAL_UART_Abort(UART_SENDER);
 801e09a:	4835      	ldr	r0, [pc, #212]	@ (801e170 <uart_testing+0x2b0>)
 801e09c:	f7ed feb8 	bl	800be10 <HAL_UART_Abort>
            HAL_UART_Abort(UART_RECEIVER);
 801e0a0:	4831      	ldr	r0, [pc, #196]	@ (801e168 <uart_testing+0x2a8>)
 801e0a2:	f7ed feb5 	bl	800be10 <HAL_UART_Abort>
            return TEST_FAIL;
 801e0a6:	23ff      	movs	r3, #255	@ 0xff
 801e0a8:	e057      	b.n	801e15a <uart_testing+0x29a>
        }

	    // COMPARE SENT vs. RECEIVED data
	    if (command->bit_pattern_length > 100) {
 801e0aa:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801e0ae:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801e0b2:	681b      	ldr	r3, [r3, #0]
 801e0b4:	799b      	ldrb	r3, [r3, #6]
 801e0b6:	2b64      	cmp	r3, #100	@ 0x64
 801e0b8:	d925      	bls.n	801e106 <uart_testing+0x246>
//			printf("bit_pattern_length more than 100\n\r"); // Debug printf

			// Use CRC comparison for large data
			uint32_t sent_crc = calculate_crc(tx_buffer, command->bit_pattern_length);
 801e0ba:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801e0be:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801e0c2:	681b      	ldr	r3, [r3, #0]
 801e0c4:	799b      	ldrb	r3, [r3, #6]
 801e0c6:	461a      	mov	r2, r3
 801e0c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 801e0cc:	4611      	mov	r1, r2
 801e0ce:	4618      	mov	r0, r3
 801e0d0:	f7e3 f8a0 	bl	8001214 <calculate_crc>
 801e0d4:	f8c7 030c 	str.w	r0, [r7, #780]	@ 0x30c
			uint32_t received_crc = calculate_crc(rx_buffer, command->bit_pattern_length);
 801e0d8:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801e0dc:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801e0e0:	681b      	ldr	r3, [r3, #0]
 801e0e2:	799b      	ldrb	r3, [r3, #6]
 801e0e4:	461a      	mov	r2, r3
 801e0e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801e0ea:	4611      	mov	r1, r2
 801e0ec:	4618      	mov	r0, r3
 801e0ee:	f7e3 f891 	bl	8001214 <calculate_crc>
 801e0f2:	f8c7 0308 	str.w	r0, [r7, #776]	@ 0x308
			if (sent_crc != received_crc) {
 801e0f6:	f8d7 230c 	ldr.w	r2, [r7, #780]	@ 0x30c
 801e0fa:	f8d7 3308 	ldr.w	r3, [r7, #776]	@ 0x308
 801e0fe:	429a      	cmp	r2, r3
 801e100:	d017      	beq.n	801e132 <uart_testing+0x272>
				// Debug printf
//				printf("UART_TEST: CRC mismatch on iteration %u. Sent CRC: 0x%lX, Received CRC: 0x%lX\n\r",
//					   i + 1, sent_crc, received_crc);
				return TEST_FAIL;
 801e102:	23ff      	movs	r3, #255	@ 0xff
 801e104:	e029      	b.n	801e15a <uart_testing+0x29a>
			}
	    }
	    else {
			int comp = memcmp(tx_buffer, rx_buffer, command->bit_pattern_length);
 801e106:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801e10a:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801e10e:	681b      	ldr	r3, [r3, #0]
 801e110:	799b      	ldrb	r3, [r3, #6]
 801e112:	461a      	mov	r2, r3
 801e114:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 801e118:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 801e11c:	4618      	mov	r0, r3
 801e11e:	f000 f9e8 	bl	801e4f2 <memcmp>
 801e122:	f8c7 0310 	str.w	r0, [r7, #784]	@ 0x310
			if (comp != 0) {
 801e126:	f8d7 3310 	ldr.w	r3, [r7, #784]	@ 0x310
 801e12a:	2b00      	cmp	r3, #0
 801e12c:	d001      	beq.n	801e132 <uart_testing+0x272>
//				// Debug printf
//				printf("Data mismatch on iteration %u.\n\r", i + 1);
//				printf("Sent: %.*s\n\r", command->bit_pattern_length, tx_buffer);
//				printf("Recv: %.*s\n\r", command->bit_pattern_length, rx_buffer);
				return TEST_FAIL;
 801e12e:	23ff      	movs	r3, #255	@ 0xff
 801e130:	e013      	b.n	801e15a <uart_testing+0x29a>
			}
	    }
//	    printf("Data Match on iteration %u.\n\r", i + 1); // Debug printf

        osDelay(10); // Small delay between iterations to prevent overwhelming the UUT or the system
 801e132:	200a      	movs	r0, #10
 801e134:	f7f0 fee4 	bl	800ef00 <osDelay>
    for(uint8_t i=0 ; i< command->iterations ; i++){
 801e138:	f897 3317 	ldrb.w	r3, [r7, #791]	@ 0x317
 801e13c:	3301      	adds	r3, #1
 801e13e:	f887 3317 	strb.w	r3, [r7, #791]	@ 0x317
 801e142:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801e146:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801e14a:	681b      	ldr	r3, [r3, #0]
 801e14c:	795b      	ldrb	r3, [r3, #5]
 801e14e:	f897 2317 	ldrb.w	r2, [r7, #791]	@ 0x317
 801e152:	429a      	cmp	r2, r3
 801e154:	f4ff af01 	bcc.w	801df5a <uart_testing+0x9a>
	}
    return TEST_PASS;
 801e158:	2301      	movs	r3, #1
}
 801e15a:	4618      	mov	r0, r3
 801e15c:	f507 7746 	add.w	r7, r7, #792	@ 0x318
 801e160:	46bd      	mov	sp, r7
 801e162:	bd80      	pop	{r7, pc}
 801e164:	0802213c 	.word	0x0802213c
 801e168:	20000678 	.word	0x20000678
 801e16c:	08022174 	.word	0x08022174
 801e170:	20000700 	.word	0x20000700
 801e174:	0802219c 	.word	0x0802219c
 801e178:	080221c4 	.word	0x080221c4
 801e17c:	20000dc8 	.word	0x20000dc8
 801e180:	080221e8 	.word	0x080221e8
 801e184:	08022204 	.word	0x08022204
 801e188:	20000dc4 	.word	0x20000dc4
 801e18c:	08022230 	.word	0x08022230

0801e190 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 801e190:	b480      	push	{r7}
 801e192:	b085      	sub	sp, #20
 801e194:	af00      	add	r7, sp, #0
 801e196:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801e198:	2300      	movs	r3, #0
 801e19a:	60fb      	str	r3, [r7, #12]

    if (huart->Instance == UART_RECEIVER->Instance)
 801e19c:	687b      	ldr	r3, [r7, #4]
 801e19e:	681a      	ldr	r2, [r3, #0]
 801e1a0:	4b09      	ldr	r3, [pc, #36]	@ (801e1c8 <HAL_UART_TxCpltCallback+0x38>)
 801e1a2:	681b      	ldr	r3, [r3, #0]
 801e1a4:	429a      	cmp	r2, r3
    }
    else
    {
    	UNUSED(huart);
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801e1a6:	68fb      	ldr	r3, [r7, #12]
 801e1a8:	2b00      	cmp	r3, #0
 801e1aa:	d007      	beq.n	801e1bc <HAL_UART_TxCpltCallback+0x2c>
 801e1ac:	4b07      	ldr	r3, [pc, #28]	@ (801e1cc <HAL_UART_TxCpltCallback+0x3c>)
 801e1ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801e1b2:	601a      	str	r2, [r3, #0]
 801e1b4:	f3bf 8f4f 	dsb	sy
 801e1b8:	f3bf 8f6f 	isb	sy
}
 801e1bc:	bf00      	nop
 801e1be:	3714      	adds	r7, #20
 801e1c0:	46bd      	mov	sp, r7
 801e1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e1c6:	4770      	bx	lr
 801e1c8:	20000678 	.word	0x20000678
 801e1cc:	e000ed04 	.word	0xe000ed04

0801e1d0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801e1d0:	b580      	push	{r7, lr}
 801e1d2:	b084      	sub	sp, #16
 801e1d4:	af00      	add	r7, sp, #0
 801e1d6:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801e1d8:	2300      	movs	r3, #0
 801e1da:	60fb      	str	r3, [r7, #12]

    if (huart->Instance == UART_RECEIVER->Instance)
 801e1dc:	687b      	ldr	r3, [r7, #4]
 801e1de:	681a      	ldr	r2, [r3, #0]
 801e1e0:	4b14      	ldr	r3, [pc, #80]	@ (801e234 <HAL_UART_RxCpltCallback+0x64>)
 801e1e2:	681b      	ldr	r3, [r3, #0]
 801e1e4:	429a      	cmp	r2, r3
 801e1e6:	d108      	bne.n	801e1fa <HAL_UART_RxCpltCallback+0x2a>
    {
        xSemaphoreGiveFromISR(UartTxHandle, &xHigherPriorityTaskWoken);
 801e1e8:	4b13      	ldr	r3, [pc, #76]	@ (801e238 <HAL_UART_RxCpltCallback+0x68>)
 801e1ea:	681b      	ldr	r3, [r3, #0]
 801e1ec:	f107 020c 	add.w	r2, r7, #12
 801e1f0:	4611      	mov	r1, r2
 801e1f2:	4618      	mov	r0, r3
 801e1f4:	f7f1 ffe1 	bl	80101ba <xQueueGiveFromISR>
 801e1f8:	e00d      	b.n	801e216 <HAL_UART_RxCpltCallback+0x46>
//        printf("Receiver Rx callback fired \n\r"); // Debug printf
    }
    else if (huart->Instance == UART_SENDER->Instance)
 801e1fa:	687b      	ldr	r3, [r7, #4]
 801e1fc:	681a      	ldr	r2, [r3, #0]
 801e1fe:	4b0f      	ldr	r3, [pc, #60]	@ (801e23c <HAL_UART_RxCpltCallback+0x6c>)
 801e200:	681b      	ldr	r3, [r3, #0]
 801e202:	429a      	cmp	r2, r3
 801e204:	d107      	bne.n	801e216 <HAL_UART_RxCpltCallback+0x46>
    {
        xSemaphoreGiveFromISR(UartRxHandle, &xHigherPriorityTaskWoken);
 801e206:	4b0e      	ldr	r3, [pc, #56]	@ (801e240 <HAL_UART_RxCpltCallback+0x70>)
 801e208:	681b      	ldr	r3, [r3, #0]
 801e20a:	f107 020c 	add.w	r2, r7, #12
 801e20e:	4611      	mov	r1, r2
 801e210:	4618      	mov	r0, r3
 801e212:	f7f1 ffd2 	bl	80101ba <xQueueGiveFromISR>
    }
    else
    {
    	UNUSED(huart);
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801e216:	68fb      	ldr	r3, [r7, #12]
 801e218:	2b00      	cmp	r3, #0
 801e21a:	d007      	beq.n	801e22c <HAL_UART_RxCpltCallback+0x5c>
 801e21c:	4b09      	ldr	r3, [pc, #36]	@ (801e244 <HAL_UART_RxCpltCallback+0x74>)
 801e21e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801e222:	601a      	str	r2, [r3, #0]
 801e224:	f3bf 8f4f 	dsb	sy
 801e228:	f3bf 8f6f 	isb	sy
}
 801e22c:	bf00      	nop
 801e22e:	3710      	adds	r7, #16
 801e230:	46bd      	mov	sp, r7
 801e232:	bd80      	pop	{r7, pc}
 801e234:	20000678 	.word	0x20000678
 801e238:	20000dc8 	.word	0x20000dc8
 801e23c:	20000700 	.word	0x20000700
 801e240:	20000dc4 	.word	0x20000dc4
 801e244:	e000ed04 	.word	0xe000ed04

0801e248 <rand>:
 801e248:	4b16      	ldr	r3, [pc, #88]	@ (801e2a4 <rand+0x5c>)
 801e24a:	b510      	push	{r4, lr}
 801e24c:	681c      	ldr	r4, [r3, #0]
 801e24e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801e250:	b9b3      	cbnz	r3, 801e280 <rand+0x38>
 801e252:	2018      	movs	r0, #24
 801e254:	f000 faa8 	bl	801e7a8 <malloc>
 801e258:	4602      	mov	r2, r0
 801e25a:	6320      	str	r0, [r4, #48]	@ 0x30
 801e25c:	b920      	cbnz	r0, 801e268 <rand+0x20>
 801e25e:	4b12      	ldr	r3, [pc, #72]	@ (801e2a8 <rand+0x60>)
 801e260:	4812      	ldr	r0, [pc, #72]	@ (801e2ac <rand+0x64>)
 801e262:	2152      	movs	r1, #82	@ 0x52
 801e264:	f000 fa38 	bl	801e6d8 <__assert_func>
 801e268:	4911      	ldr	r1, [pc, #68]	@ (801e2b0 <rand+0x68>)
 801e26a:	4b12      	ldr	r3, [pc, #72]	@ (801e2b4 <rand+0x6c>)
 801e26c:	e9c0 1300 	strd	r1, r3, [r0]
 801e270:	4b11      	ldr	r3, [pc, #68]	@ (801e2b8 <rand+0x70>)
 801e272:	6083      	str	r3, [r0, #8]
 801e274:	230b      	movs	r3, #11
 801e276:	8183      	strh	r3, [r0, #12]
 801e278:	2100      	movs	r1, #0
 801e27a:	2001      	movs	r0, #1
 801e27c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801e280:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801e282:	480e      	ldr	r0, [pc, #56]	@ (801e2bc <rand+0x74>)
 801e284:	690b      	ldr	r3, [r1, #16]
 801e286:	694c      	ldr	r4, [r1, #20]
 801e288:	4a0d      	ldr	r2, [pc, #52]	@ (801e2c0 <rand+0x78>)
 801e28a:	4358      	muls	r0, r3
 801e28c:	fb02 0004 	mla	r0, r2, r4, r0
 801e290:	fba3 3202 	umull	r3, r2, r3, r2
 801e294:	3301      	adds	r3, #1
 801e296:	eb40 0002 	adc.w	r0, r0, r2
 801e29a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801e29e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801e2a2:	bd10      	pop	{r4, pc}
 801e2a4:	2000003c 	.word	0x2000003c
 801e2a8:	080224d2 	.word	0x080224d2
 801e2ac:	080224e9 	.word	0x080224e9
 801e2b0:	abcd330e 	.word	0xabcd330e
 801e2b4:	e66d1234 	.word	0xe66d1234
 801e2b8:	0005deec 	.word	0x0005deec
 801e2bc:	5851f42d 	.word	0x5851f42d
 801e2c0:	4c957f2d 	.word	0x4c957f2d

0801e2c4 <std>:
 801e2c4:	2300      	movs	r3, #0
 801e2c6:	b510      	push	{r4, lr}
 801e2c8:	4604      	mov	r4, r0
 801e2ca:	e9c0 3300 	strd	r3, r3, [r0]
 801e2ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801e2d2:	6083      	str	r3, [r0, #8]
 801e2d4:	8181      	strh	r1, [r0, #12]
 801e2d6:	6643      	str	r3, [r0, #100]	@ 0x64
 801e2d8:	81c2      	strh	r2, [r0, #14]
 801e2da:	6183      	str	r3, [r0, #24]
 801e2dc:	4619      	mov	r1, r3
 801e2de:	2208      	movs	r2, #8
 801e2e0:	305c      	adds	r0, #92	@ 0x5c
 801e2e2:	f000 f916 	bl	801e512 <memset>
 801e2e6:	4b0d      	ldr	r3, [pc, #52]	@ (801e31c <std+0x58>)
 801e2e8:	6263      	str	r3, [r4, #36]	@ 0x24
 801e2ea:	4b0d      	ldr	r3, [pc, #52]	@ (801e320 <std+0x5c>)
 801e2ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 801e2ee:	4b0d      	ldr	r3, [pc, #52]	@ (801e324 <std+0x60>)
 801e2f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801e2f2:	4b0d      	ldr	r3, [pc, #52]	@ (801e328 <std+0x64>)
 801e2f4:	6323      	str	r3, [r4, #48]	@ 0x30
 801e2f6:	4b0d      	ldr	r3, [pc, #52]	@ (801e32c <std+0x68>)
 801e2f8:	6224      	str	r4, [r4, #32]
 801e2fa:	429c      	cmp	r4, r3
 801e2fc:	d006      	beq.n	801e30c <std+0x48>
 801e2fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801e302:	4294      	cmp	r4, r2
 801e304:	d002      	beq.n	801e30c <std+0x48>
 801e306:	33d0      	adds	r3, #208	@ 0xd0
 801e308:	429c      	cmp	r4, r3
 801e30a:	d105      	bne.n	801e318 <std+0x54>
 801e30c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801e310:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e314:	f000 b9ce 	b.w	801e6b4 <__retarget_lock_init_recursive>
 801e318:	bd10      	pop	{r4, pc}
 801e31a:	bf00      	nop
 801e31c:	0801e46d 	.word	0x0801e46d
 801e320:	0801e48f 	.word	0x0801e48f
 801e324:	0801e4c7 	.word	0x0801e4c7
 801e328:	0801e4eb 	.word	0x0801e4eb
 801e32c:	20027d40 	.word	0x20027d40

0801e330 <stdio_exit_handler>:
 801e330:	4a02      	ldr	r2, [pc, #8]	@ (801e33c <stdio_exit_handler+0xc>)
 801e332:	4903      	ldr	r1, [pc, #12]	@ (801e340 <stdio_exit_handler+0x10>)
 801e334:	4803      	ldr	r0, [pc, #12]	@ (801e344 <stdio_exit_handler+0x14>)
 801e336:	f000 b869 	b.w	801e40c <_fwalk_sglue>
 801e33a:	bf00      	nop
 801e33c:	20000030 	.word	0x20000030
 801e340:	0801efb9 	.word	0x0801efb9
 801e344:	20000040 	.word	0x20000040

0801e348 <cleanup_stdio>:
 801e348:	6841      	ldr	r1, [r0, #4]
 801e34a:	4b0c      	ldr	r3, [pc, #48]	@ (801e37c <cleanup_stdio+0x34>)
 801e34c:	4299      	cmp	r1, r3
 801e34e:	b510      	push	{r4, lr}
 801e350:	4604      	mov	r4, r0
 801e352:	d001      	beq.n	801e358 <cleanup_stdio+0x10>
 801e354:	f000 fe30 	bl	801efb8 <_fflush_r>
 801e358:	68a1      	ldr	r1, [r4, #8]
 801e35a:	4b09      	ldr	r3, [pc, #36]	@ (801e380 <cleanup_stdio+0x38>)
 801e35c:	4299      	cmp	r1, r3
 801e35e:	d002      	beq.n	801e366 <cleanup_stdio+0x1e>
 801e360:	4620      	mov	r0, r4
 801e362:	f000 fe29 	bl	801efb8 <_fflush_r>
 801e366:	68e1      	ldr	r1, [r4, #12]
 801e368:	4b06      	ldr	r3, [pc, #24]	@ (801e384 <cleanup_stdio+0x3c>)
 801e36a:	4299      	cmp	r1, r3
 801e36c:	d004      	beq.n	801e378 <cleanup_stdio+0x30>
 801e36e:	4620      	mov	r0, r4
 801e370:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e374:	f000 be20 	b.w	801efb8 <_fflush_r>
 801e378:	bd10      	pop	{r4, pc}
 801e37a:	bf00      	nop
 801e37c:	20027d40 	.word	0x20027d40
 801e380:	20027da8 	.word	0x20027da8
 801e384:	20027e10 	.word	0x20027e10

0801e388 <global_stdio_init.part.0>:
 801e388:	b510      	push	{r4, lr}
 801e38a:	4b0b      	ldr	r3, [pc, #44]	@ (801e3b8 <global_stdio_init.part.0+0x30>)
 801e38c:	4c0b      	ldr	r4, [pc, #44]	@ (801e3bc <global_stdio_init.part.0+0x34>)
 801e38e:	4a0c      	ldr	r2, [pc, #48]	@ (801e3c0 <global_stdio_init.part.0+0x38>)
 801e390:	601a      	str	r2, [r3, #0]
 801e392:	4620      	mov	r0, r4
 801e394:	2200      	movs	r2, #0
 801e396:	2104      	movs	r1, #4
 801e398:	f7ff ff94 	bl	801e2c4 <std>
 801e39c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801e3a0:	2201      	movs	r2, #1
 801e3a2:	2109      	movs	r1, #9
 801e3a4:	f7ff ff8e 	bl	801e2c4 <std>
 801e3a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801e3ac:	2202      	movs	r2, #2
 801e3ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e3b2:	2112      	movs	r1, #18
 801e3b4:	f7ff bf86 	b.w	801e2c4 <std>
 801e3b8:	20027e78 	.word	0x20027e78
 801e3bc:	20027d40 	.word	0x20027d40
 801e3c0:	0801e331 	.word	0x0801e331

0801e3c4 <__sfp_lock_acquire>:
 801e3c4:	4801      	ldr	r0, [pc, #4]	@ (801e3cc <__sfp_lock_acquire+0x8>)
 801e3c6:	f000 b976 	b.w	801e6b6 <__retarget_lock_acquire_recursive>
 801e3ca:	bf00      	nop
 801e3cc:	20027e81 	.word	0x20027e81

0801e3d0 <__sfp_lock_release>:
 801e3d0:	4801      	ldr	r0, [pc, #4]	@ (801e3d8 <__sfp_lock_release+0x8>)
 801e3d2:	f000 b971 	b.w	801e6b8 <__retarget_lock_release_recursive>
 801e3d6:	bf00      	nop
 801e3d8:	20027e81 	.word	0x20027e81

0801e3dc <__sinit>:
 801e3dc:	b510      	push	{r4, lr}
 801e3de:	4604      	mov	r4, r0
 801e3e0:	f7ff fff0 	bl	801e3c4 <__sfp_lock_acquire>
 801e3e4:	6a23      	ldr	r3, [r4, #32]
 801e3e6:	b11b      	cbz	r3, 801e3f0 <__sinit+0x14>
 801e3e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e3ec:	f7ff bff0 	b.w	801e3d0 <__sfp_lock_release>
 801e3f0:	4b04      	ldr	r3, [pc, #16]	@ (801e404 <__sinit+0x28>)
 801e3f2:	6223      	str	r3, [r4, #32]
 801e3f4:	4b04      	ldr	r3, [pc, #16]	@ (801e408 <__sinit+0x2c>)
 801e3f6:	681b      	ldr	r3, [r3, #0]
 801e3f8:	2b00      	cmp	r3, #0
 801e3fa:	d1f5      	bne.n	801e3e8 <__sinit+0xc>
 801e3fc:	f7ff ffc4 	bl	801e388 <global_stdio_init.part.0>
 801e400:	e7f2      	b.n	801e3e8 <__sinit+0xc>
 801e402:	bf00      	nop
 801e404:	0801e349 	.word	0x0801e349
 801e408:	20027e78 	.word	0x20027e78

0801e40c <_fwalk_sglue>:
 801e40c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e410:	4607      	mov	r7, r0
 801e412:	4688      	mov	r8, r1
 801e414:	4614      	mov	r4, r2
 801e416:	2600      	movs	r6, #0
 801e418:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801e41c:	f1b9 0901 	subs.w	r9, r9, #1
 801e420:	d505      	bpl.n	801e42e <_fwalk_sglue+0x22>
 801e422:	6824      	ldr	r4, [r4, #0]
 801e424:	2c00      	cmp	r4, #0
 801e426:	d1f7      	bne.n	801e418 <_fwalk_sglue+0xc>
 801e428:	4630      	mov	r0, r6
 801e42a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e42e:	89ab      	ldrh	r3, [r5, #12]
 801e430:	2b01      	cmp	r3, #1
 801e432:	d907      	bls.n	801e444 <_fwalk_sglue+0x38>
 801e434:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e438:	3301      	adds	r3, #1
 801e43a:	d003      	beq.n	801e444 <_fwalk_sglue+0x38>
 801e43c:	4629      	mov	r1, r5
 801e43e:	4638      	mov	r0, r7
 801e440:	47c0      	blx	r8
 801e442:	4306      	orrs	r6, r0
 801e444:	3568      	adds	r5, #104	@ 0x68
 801e446:	e7e9      	b.n	801e41c <_fwalk_sglue+0x10>

0801e448 <iprintf>:
 801e448:	b40f      	push	{r0, r1, r2, r3}
 801e44a:	b507      	push	{r0, r1, r2, lr}
 801e44c:	4906      	ldr	r1, [pc, #24]	@ (801e468 <iprintf+0x20>)
 801e44e:	ab04      	add	r3, sp, #16
 801e450:	6808      	ldr	r0, [r1, #0]
 801e452:	f853 2b04 	ldr.w	r2, [r3], #4
 801e456:	6881      	ldr	r1, [r0, #8]
 801e458:	9301      	str	r3, [sp, #4]
 801e45a:	f000 fa85 	bl	801e968 <_vfiprintf_r>
 801e45e:	b003      	add	sp, #12
 801e460:	f85d eb04 	ldr.w	lr, [sp], #4
 801e464:	b004      	add	sp, #16
 801e466:	4770      	bx	lr
 801e468:	2000003c 	.word	0x2000003c

0801e46c <__sread>:
 801e46c:	b510      	push	{r4, lr}
 801e46e:	460c      	mov	r4, r1
 801e470:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e474:	f000 f8d6 	bl	801e624 <_read_r>
 801e478:	2800      	cmp	r0, #0
 801e47a:	bfab      	itete	ge
 801e47c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801e47e:	89a3      	ldrhlt	r3, [r4, #12]
 801e480:	181b      	addge	r3, r3, r0
 801e482:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801e486:	bfac      	ite	ge
 801e488:	6563      	strge	r3, [r4, #84]	@ 0x54
 801e48a:	81a3      	strhlt	r3, [r4, #12]
 801e48c:	bd10      	pop	{r4, pc}

0801e48e <__swrite>:
 801e48e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e492:	461f      	mov	r7, r3
 801e494:	898b      	ldrh	r3, [r1, #12]
 801e496:	05db      	lsls	r3, r3, #23
 801e498:	4605      	mov	r5, r0
 801e49a:	460c      	mov	r4, r1
 801e49c:	4616      	mov	r6, r2
 801e49e:	d505      	bpl.n	801e4ac <__swrite+0x1e>
 801e4a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e4a4:	2302      	movs	r3, #2
 801e4a6:	2200      	movs	r2, #0
 801e4a8:	f000 f8aa 	bl	801e600 <_lseek_r>
 801e4ac:	89a3      	ldrh	r3, [r4, #12]
 801e4ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e4b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801e4b6:	81a3      	strh	r3, [r4, #12]
 801e4b8:	4632      	mov	r2, r6
 801e4ba:	463b      	mov	r3, r7
 801e4bc:	4628      	mov	r0, r5
 801e4be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e4c2:	f000 b8c1 	b.w	801e648 <_write_r>

0801e4c6 <__sseek>:
 801e4c6:	b510      	push	{r4, lr}
 801e4c8:	460c      	mov	r4, r1
 801e4ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e4ce:	f000 f897 	bl	801e600 <_lseek_r>
 801e4d2:	1c43      	adds	r3, r0, #1
 801e4d4:	89a3      	ldrh	r3, [r4, #12]
 801e4d6:	bf15      	itete	ne
 801e4d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 801e4da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801e4de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801e4e2:	81a3      	strheq	r3, [r4, #12]
 801e4e4:	bf18      	it	ne
 801e4e6:	81a3      	strhne	r3, [r4, #12]
 801e4e8:	bd10      	pop	{r4, pc}

0801e4ea <__sclose>:
 801e4ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e4ee:	f000 b819 	b.w	801e524 <_close_r>

0801e4f2 <memcmp>:
 801e4f2:	b510      	push	{r4, lr}
 801e4f4:	3901      	subs	r1, #1
 801e4f6:	4402      	add	r2, r0
 801e4f8:	4290      	cmp	r0, r2
 801e4fa:	d101      	bne.n	801e500 <memcmp+0xe>
 801e4fc:	2000      	movs	r0, #0
 801e4fe:	e005      	b.n	801e50c <memcmp+0x1a>
 801e500:	7803      	ldrb	r3, [r0, #0]
 801e502:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801e506:	42a3      	cmp	r3, r4
 801e508:	d001      	beq.n	801e50e <memcmp+0x1c>
 801e50a:	1b18      	subs	r0, r3, r4
 801e50c:	bd10      	pop	{r4, pc}
 801e50e:	3001      	adds	r0, #1
 801e510:	e7f2      	b.n	801e4f8 <memcmp+0x6>

0801e512 <memset>:
 801e512:	4402      	add	r2, r0
 801e514:	4603      	mov	r3, r0
 801e516:	4293      	cmp	r3, r2
 801e518:	d100      	bne.n	801e51c <memset+0xa>
 801e51a:	4770      	bx	lr
 801e51c:	f803 1b01 	strb.w	r1, [r3], #1
 801e520:	e7f9      	b.n	801e516 <memset+0x4>
	...

0801e524 <_close_r>:
 801e524:	b538      	push	{r3, r4, r5, lr}
 801e526:	4d06      	ldr	r5, [pc, #24]	@ (801e540 <_close_r+0x1c>)
 801e528:	2300      	movs	r3, #0
 801e52a:	4604      	mov	r4, r0
 801e52c:	4608      	mov	r0, r1
 801e52e:	602b      	str	r3, [r5, #0]
 801e530:	f7e3 ff96 	bl	8002460 <_close>
 801e534:	1c43      	adds	r3, r0, #1
 801e536:	d102      	bne.n	801e53e <_close_r+0x1a>
 801e538:	682b      	ldr	r3, [r5, #0]
 801e53a:	b103      	cbz	r3, 801e53e <_close_r+0x1a>
 801e53c:	6023      	str	r3, [r4, #0]
 801e53e:	bd38      	pop	{r3, r4, r5, pc}
 801e540:	20027e7c 	.word	0x20027e7c

0801e544 <_reclaim_reent>:
 801e544:	4b2d      	ldr	r3, [pc, #180]	@ (801e5fc <_reclaim_reent+0xb8>)
 801e546:	681b      	ldr	r3, [r3, #0]
 801e548:	4283      	cmp	r3, r0
 801e54a:	b570      	push	{r4, r5, r6, lr}
 801e54c:	4604      	mov	r4, r0
 801e54e:	d053      	beq.n	801e5f8 <_reclaim_reent+0xb4>
 801e550:	69c3      	ldr	r3, [r0, #28]
 801e552:	b31b      	cbz	r3, 801e59c <_reclaim_reent+0x58>
 801e554:	68db      	ldr	r3, [r3, #12]
 801e556:	b163      	cbz	r3, 801e572 <_reclaim_reent+0x2e>
 801e558:	2500      	movs	r5, #0
 801e55a:	69e3      	ldr	r3, [r4, #28]
 801e55c:	68db      	ldr	r3, [r3, #12]
 801e55e:	5959      	ldr	r1, [r3, r5]
 801e560:	b9b1      	cbnz	r1, 801e590 <_reclaim_reent+0x4c>
 801e562:	3504      	adds	r5, #4
 801e564:	2d80      	cmp	r5, #128	@ 0x80
 801e566:	d1f8      	bne.n	801e55a <_reclaim_reent+0x16>
 801e568:	69e3      	ldr	r3, [r4, #28]
 801e56a:	4620      	mov	r0, r4
 801e56c:	68d9      	ldr	r1, [r3, #12]
 801e56e:	f000 f8d1 	bl	801e714 <_free_r>
 801e572:	69e3      	ldr	r3, [r4, #28]
 801e574:	6819      	ldr	r1, [r3, #0]
 801e576:	b111      	cbz	r1, 801e57e <_reclaim_reent+0x3a>
 801e578:	4620      	mov	r0, r4
 801e57a:	f000 f8cb 	bl	801e714 <_free_r>
 801e57e:	69e3      	ldr	r3, [r4, #28]
 801e580:	689d      	ldr	r5, [r3, #8]
 801e582:	b15d      	cbz	r5, 801e59c <_reclaim_reent+0x58>
 801e584:	4629      	mov	r1, r5
 801e586:	4620      	mov	r0, r4
 801e588:	682d      	ldr	r5, [r5, #0]
 801e58a:	f000 f8c3 	bl	801e714 <_free_r>
 801e58e:	e7f8      	b.n	801e582 <_reclaim_reent+0x3e>
 801e590:	680e      	ldr	r6, [r1, #0]
 801e592:	4620      	mov	r0, r4
 801e594:	f000 f8be 	bl	801e714 <_free_r>
 801e598:	4631      	mov	r1, r6
 801e59a:	e7e1      	b.n	801e560 <_reclaim_reent+0x1c>
 801e59c:	6961      	ldr	r1, [r4, #20]
 801e59e:	b111      	cbz	r1, 801e5a6 <_reclaim_reent+0x62>
 801e5a0:	4620      	mov	r0, r4
 801e5a2:	f000 f8b7 	bl	801e714 <_free_r>
 801e5a6:	69e1      	ldr	r1, [r4, #28]
 801e5a8:	b111      	cbz	r1, 801e5b0 <_reclaim_reent+0x6c>
 801e5aa:	4620      	mov	r0, r4
 801e5ac:	f000 f8b2 	bl	801e714 <_free_r>
 801e5b0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801e5b2:	b111      	cbz	r1, 801e5ba <_reclaim_reent+0x76>
 801e5b4:	4620      	mov	r0, r4
 801e5b6:	f000 f8ad 	bl	801e714 <_free_r>
 801e5ba:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801e5bc:	b111      	cbz	r1, 801e5c4 <_reclaim_reent+0x80>
 801e5be:	4620      	mov	r0, r4
 801e5c0:	f000 f8a8 	bl	801e714 <_free_r>
 801e5c4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801e5c6:	b111      	cbz	r1, 801e5ce <_reclaim_reent+0x8a>
 801e5c8:	4620      	mov	r0, r4
 801e5ca:	f000 f8a3 	bl	801e714 <_free_r>
 801e5ce:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801e5d0:	b111      	cbz	r1, 801e5d8 <_reclaim_reent+0x94>
 801e5d2:	4620      	mov	r0, r4
 801e5d4:	f000 f89e 	bl	801e714 <_free_r>
 801e5d8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801e5da:	b111      	cbz	r1, 801e5e2 <_reclaim_reent+0x9e>
 801e5dc:	4620      	mov	r0, r4
 801e5de:	f000 f899 	bl	801e714 <_free_r>
 801e5e2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801e5e4:	b111      	cbz	r1, 801e5ec <_reclaim_reent+0xa8>
 801e5e6:	4620      	mov	r0, r4
 801e5e8:	f000 f894 	bl	801e714 <_free_r>
 801e5ec:	6a23      	ldr	r3, [r4, #32]
 801e5ee:	b11b      	cbz	r3, 801e5f8 <_reclaim_reent+0xb4>
 801e5f0:	4620      	mov	r0, r4
 801e5f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801e5f6:	4718      	bx	r3
 801e5f8:	bd70      	pop	{r4, r5, r6, pc}
 801e5fa:	bf00      	nop
 801e5fc:	2000003c 	.word	0x2000003c

0801e600 <_lseek_r>:
 801e600:	b538      	push	{r3, r4, r5, lr}
 801e602:	4d07      	ldr	r5, [pc, #28]	@ (801e620 <_lseek_r+0x20>)
 801e604:	4604      	mov	r4, r0
 801e606:	4608      	mov	r0, r1
 801e608:	4611      	mov	r1, r2
 801e60a:	2200      	movs	r2, #0
 801e60c:	602a      	str	r2, [r5, #0]
 801e60e:	461a      	mov	r2, r3
 801e610:	f7e3 ff4d 	bl	80024ae <_lseek>
 801e614:	1c43      	adds	r3, r0, #1
 801e616:	d102      	bne.n	801e61e <_lseek_r+0x1e>
 801e618:	682b      	ldr	r3, [r5, #0]
 801e61a:	b103      	cbz	r3, 801e61e <_lseek_r+0x1e>
 801e61c:	6023      	str	r3, [r4, #0]
 801e61e:	bd38      	pop	{r3, r4, r5, pc}
 801e620:	20027e7c 	.word	0x20027e7c

0801e624 <_read_r>:
 801e624:	b538      	push	{r3, r4, r5, lr}
 801e626:	4d07      	ldr	r5, [pc, #28]	@ (801e644 <_read_r+0x20>)
 801e628:	4604      	mov	r4, r0
 801e62a:	4608      	mov	r0, r1
 801e62c:	4611      	mov	r1, r2
 801e62e:	2200      	movs	r2, #0
 801e630:	602a      	str	r2, [r5, #0]
 801e632:	461a      	mov	r2, r3
 801e634:	f7e3 fedb 	bl	80023ee <_read>
 801e638:	1c43      	adds	r3, r0, #1
 801e63a:	d102      	bne.n	801e642 <_read_r+0x1e>
 801e63c:	682b      	ldr	r3, [r5, #0]
 801e63e:	b103      	cbz	r3, 801e642 <_read_r+0x1e>
 801e640:	6023      	str	r3, [r4, #0]
 801e642:	bd38      	pop	{r3, r4, r5, pc}
 801e644:	20027e7c 	.word	0x20027e7c

0801e648 <_write_r>:
 801e648:	b538      	push	{r3, r4, r5, lr}
 801e64a:	4d07      	ldr	r5, [pc, #28]	@ (801e668 <_write_r+0x20>)
 801e64c:	4604      	mov	r4, r0
 801e64e:	4608      	mov	r0, r1
 801e650:	4611      	mov	r1, r2
 801e652:	2200      	movs	r2, #0
 801e654:	602a      	str	r2, [r5, #0]
 801e656:	461a      	mov	r2, r3
 801e658:	f7e3 fee6 	bl	8002428 <_write>
 801e65c:	1c43      	adds	r3, r0, #1
 801e65e:	d102      	bne.n	801e666 <_write_r+0x1e>
 801e660:	682b      	ldr	r3, [r5, #0]
 801e662:	b103      	cbz	r3, 801e666 <_write_r+0x1e>
 801e664:	6023      	str	r3, [r4, #0]
 801e666:	bd38      	pop	{r3, r4, r5, pc}
 801e668:	20027e7c 	.word	0x20027e7c

0801e66c <__libc_init_array>:
 801e66c:	b570      	push	{r4, r5, r6, lr}
 801e66e:	4d0d      	ldr	r5, [pc, #52]	@ (801e6a4 <__libc_init_array+0x38>)
 801e670:	4c0d      	ldr	r4, [pc, #52]	@ (801e6a8 <__libc_init_array+0x3c>)
 801e672:	1b64      	subs	r4, r4, r5
 801e674:	10a4      	asrs	r4, r4, #2
 801e676:	2600      	movs	r6, #0
 801e678:	42a6      	cmp	r6, r4
 801e67a:	d109      	bne.n	801e690 <__libc_init_array+0x24>
 801e67c:	4d0b      	ldr	r5, [pc, #44]	@ (801e6ac <__libc_init_array+0x40>)
 801e67e:	4c0c      	ldr	r4, [pc, #48]	@ (801e6b0 <__libc_init_array+0x44>)
 801e680:	f000 fe48 	bl	801f314 <_init>
 801e684:	1b64      	subs	r4, r4, r5
 801e686:	10a4      	asrs	r4, r4, #2
 801e688:	2600      	movs	r6, #0
 801e68a:	42a6      	cmp	r6, r4
 801e68c:	d105      	bne.n	801e69a <__libc_init_array+0x2e>
 801e68e:	bd70      	pop	{r4, r5, r6, pc}
 801e690:	f855 3b04 	ldr.w	r3, [r5], #4
 801e694:	4798      	blx	r3
 801e696:	3601      	adds	r6, #1
 801e698:	e7ee      	b.n	801e678 <__libc_init_array+0xc>
 801e69a:	f855 3b04 	ldr.w	r3, [r5], #4
 801e69e:	4798      	blx	r3
 801e6a0:	3601      	adds	r6, #1
 801e6a2:	e7f2      	b.n	801e68a <__libc_init_array+0x1e>
 801e6a4:	080225b8 	.word	0x080225b8
 801e6a8:	080225b8 	.word	0x080225b8
 801e6ac:	080225b8 	.word	0x080225b8
 801e6b0:	080225bc 	.word	0x080225bc

0801e6b4 <__retarget_lock_init_recursive>:
 801e6b4:	4770      	bx	lr

0801e6b6 <__retarget_lock_acquire_recursive>:
 801e6b6:	4770      	bx	lr

0801e6b8 <__retarget_lock_release_recursive>:
 801e6b8:	4770      	bx	lr

0801e6ba <memcpy>:
 801e6ba:	440a      	add	r2, r1
 801e6bc:	4291      	cmp	r1, r2
 801e6be:	f100 33ff 	add.w	r3, r0, #4294967295
 801e6c2:	d100      	bne.n	801e6c6 <memcpy+0xc>
 801e6c4:	4770      	bx	lr
 801e6c6:	b510      	push	{r4, lr}
 801e6c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e6cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 801e6d0:	4291      	cmp	r1, r2
 801e6d2:	d1f9      	bne.n	801e6c8 <memcpy+0xe>
 801e6d4:	bd10      	pop	{r4, pc}
	...

0801e6d8 <__assert_func>:
 801e6d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801e6da:	4614      	mov	r4, r2
 801e6dc:	461a      	mov	r2, r3
 801e6de:	4b09      	ldr	r3, [pc, #36]	@ (801e704 <__assert_func+0x2c>)
 801e6e0:	681b      	ldr	r3, [r3, #0]
 801e6e2:	4605      	mov	r5, r0
 801e6e4:	68d8      	ldr	r0, [r3, #12]
 801e6e6:	b14c      	cbz	r4, 801e6fc <__assert_func+0x24>
 801e6e8:	4b07      	ldr	r3, [pc, #28]	@ (801e708 <__assert_func+0x30>)
 801e6ea:	9100      	str	r1, [sp, #0]
 801e6ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801e6f0:	4906      	ldr	r1, [pc, #24]	@ (801e70c <__assert_func+0x34>)
 801e6f2:	462b      	mov	r3, r5
 801e6f4:	f000 fc88 	bl	801f008 <fiprintf>
 801e6f8:	f000 fd3c 	bl	801f174 <abort>
 801e6fc:	4b04      	ldr	r3, [pc, #16]	@ (801e710 <__assert_func+0x38>)
 801e6fe:	461c      	mov	r4, r3
 801e700:	e7f3      	b.n	801e6ea <__assert_func+0x12>
 801e702:	bf00      	nop
 801e704:	2000003c 	.word	0x2000003c
 801e708:	08022541 	.word	0x08022541
 801e70c:	0802254e 	.word	0x0802254e
 801e710:	0802257c 	.word	0x0802257c

0801e714 <_free_r>:
 801e714:	b538      	push	{r3, r4, r5, lr}
 801e716:	4605      	mov	r5, r0
 801e718:	2900      	cmp	r1, #0
 801e71a:	d041      	beq.n	801e7a0 <_free_r+0x8c>
 801e71c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e720:	1f0c      	subs	r4, r1, #4
 801e722:	2b00      	cmp	r3, #0
 801e724:	bfb8      	it	lt
 801e726:	18e4      	addlt	r4, r4, r3
 801e728:	f000 f8e8 	bl	801e8fc <__malloc_lock>
 801e72c:	4a1d      	ldr	r2, [pc, #116]	@ (801e7a4 <_free_r+0x90>)
 801e72e:	6813      	ldr	r3, [r2, #0]
 801e730:	b933      	cbnz	r3, 801e740 <_free_r+0x2c>
 801e732:	6063      	str	r3, [r4, #4]
 801e734:	6014      	str	r4, [r2, #0]
 801e736:	4628      	mov	r0, r5
 801e738:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e73c:	f000 b8e4 	b.w	801e908 <__malloc_unlock>
 801e740:	42a3      	cmp	r3, r4
 801e742:	d908      	bls.n	801e756 <_free_r+0x42>
 801e744:	6820      	ldr	r0, [r4, #0]
 801e746:	1821      	adds	r1, r4, r0
 801e748:	428b      	cmp	r3, r1
 801e74a:	bf01      	itttt	eq
 801e74c:	6819      	ldreq	r1, [r3, #0]
 801e74e:	685b      	ldreq	r3, [r3, #4]
 801e750:	1809      	addeq	r1, r1, r0
 801e752:	6021      	streq	r1, [r4, #0]
 801e754:	e7ed      	b.n	801e732 <_free_r+0x1e>
 801e756:	461a      	mov	r2, r3
 801e758:	685b      	ldr	r3, [r3, #4]
 801e75a:	b10b      	cbz	r3, 801e760 <_free_r+0x4c>
 801e75c:	42a3      	cmp	r3, r4
 801e75e:	d9fa      	bls.n	801e756 <_free_r+0x42>
 801e760:	6811      	ldr	r1, [r2, #0]
 801e762:	1850      	adds	r0, r2, r1
 801e764:	42a0      	cmp	r0, r4
 801e766:	d10b      	bne.n	801e780 <_free_r+0x6c>
 801e768:	6820      	ldr	r0, [r4, #0]
 801e76a:	4401      	add	r1, r0
 801e76c:	1850      	adds	r0, r2, r1
 801e76e:	4283      	cmp	r3, r0
 801e770:	6011      	str	r1, [r2, #0]
 801e772:	d1e0      	bne.n	801e736 <_free_r+0x22>
 801e774:	6818      	ldr	r0, [r3, #0]
 801e776:	685b      	ldr	r3, [r3, #4]
 801e778:	6053      	str	r3, [r2, #4]
 801e77a:	4408      	add	r0, r1
 801e77c:	6010      	str	r0, [r2, #0]
 801e77e:	e7da      	b.n	801e736 <_free_r+0x22>
 801e780:	d902      	bls.n	801e788 <_free_r+0x74>
 801e782:	230c      	movs	r3, #12
 801e784:	602b      	str	r3, [r5, #0]
 801e786:	e7d6      	b.n	801e736 <_free_r+0x22>
 801e788:	6820      	ldr	r0, [r4, #0]
 801e78a:	1821      	adds	r1, r4, r0
 801e78c:	428b      	cmp	r3, r1
 801e78e:	bf04      	itt	eq
 801e790:	6819      	ldreq	r1, [r3, #0]
 801e792:	685b      	ldreq	r3, [r3, #4]
 801e794:	6063      	str	r3, [r4, #4]
 801e796:	bf04      	itt	eq
 801e798:	1809      	addeq	r1, r1, r0
 801e79a:	6021      	streq	r1, [r4, #0]
 801e79c:	6054      	str	r4, [r2, #4]
 801e79e:	e7ca      	b.n	801e736 <_free_r+0x22>
 801e7a0:	bd38      	pop	{r3, r4, r5, pc}
 801e7a2:	bf00      	nop
 801e7a4:	20027e88 	.word	0x20027e88

0801e7a8 <malloc>:
 801e7a8:	4b02      	ldr	r3, [pc, #8]	@ (801e7b4 <malloc+0xc>)
 801e7aa:	4601      	mov	r1, r0
 801e7ac:	6818      	ldr	r0, [r3, #0]
 801e7ae:	f000 b825 	b.w	801e7fc <_malloc_r>
 801e7b2:	bf00      	nop
 801e7b4:	2000003c 	.word	0x2000003c

0801e7b8 <sbrk_aligned>:
 801e7b8:	b570      	push	{r4, r5, r6, lr}
 801e7ba:	4e0f      	ldr	r6, [pc, #60]	@ (801e7f8 <sbrk_aligned+0x40>)
 801e7bc:	460c      	mov	r4, r1
 801e7be:	6831      	ldr	r1, [r6, #0]
 801e7c0:	4605      	mov	r5, r0
 801e7c2:	b911      	cbnz	r1, 801e7ca <sbrk_aligned+0x12>
 801e7c4:	f000 fcc6 	bl	801f154 <_sbrk_r>
 801e7c8:	6030      	str	r0, [r6, #0]
 801e7ca:	4621      	mov	r1, r4
 801e7cc:	4628      	mov	r0, r5
 801e7ce:	f000 fcc1 	bl	801f154 <_sbrk_r>
 801e7d2:	1c43      	adds	r3, r0, #1
 801e7d4:	d103      	bne.n	801e7de <sbrk_aligned+0x26>
 801e7d6:	f04f 34ff 	mov.w	r4, #4294967295
 801e7da:	4620      	mov	r0, r4
 801e7dc:	bd70      	pop	{r4, r5, r6, pc}
 801e7de:	1cc4      	adds	r4, r0, #3
 801e7e0:	f024 0403 	bic.w	r4, r4, #3
 801e7e4:	42a0      	cmp	r0, r4
 801e7e6:	d0f8      	beq.n	801e7da <sbrk_aligned+0x22>
 801e7e8:	1a21      	subs	r1, r4, r0
 801e7ea:	4628      	mov	r0, r5
 801e7ec:	f000 fcb2 	bl	801f154 <_sbrk_r>
 801e7f0:	3001      	adds	r0, #1
 801e7f2:	d1f2      	bne.n	801e7da <sbrk_aligned+0x22>
 801e7f4:	e7ef      	b.n	801e7d6 <sbrk_aligned+0x1e>
 801e7f6:	bf00      	nop
 801e7f8:	20027e84 	.word	0x20027e84

0801e7fc <_malloc_r>:
 801e7fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e800:	1ccd      	adds	r5, r1, #3
 801e802:	f025 0503 	bic.w	r5, r5, #3
 801e806:	3508      	adds	r5, #8
 801e808:	2d0c      	cmp	r5, #12
 801e80a:	bf38      	it	cc
 801e80c:	250c      	movcc	r5, #12
 801e80e:	2d00      	cmp	r5, #0
 801e810:	4606      	mov	r6, r0
 801e812:	db01      	blt.n	801e818 <_malloc_r+0x1c>
 801e814:	42a9      	cmp	r1, r5
 801e816:	d904      	bls.n	801e822 <_malloc_r+0x26>
 801e818:	230c      	movs	r3, #12
 801e81a:	6033      	str	r3, [r6, #0]
 801e81c:	2000      	movs	r0, #0
 801e81e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e822:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801e8f8 <_malloc_r+0xfc>
 801e826:	f000 f869 	bl	801e8fc <__malloc_lock>
 801e82a:	f8d8 3000 	ldr.w	r3, [r8]
 801e82e:	461c      	mov	r4, r3
 801e830:	bb44      	cbnz	r4, 801e884 <_malloc_r+0x88>
 801e832:	4629      	mov	r1, r5
 801e834:	4630      	mov	r0, r6
 801e836:	f7ff ffbf 	bl	801e7b8 <sbrk_aligned>
 801e83a:	1c43      	adds	r3, r0, #1
 801e83c:	4604      	mov	r4, r0
 801e83e:	d158      	bne.n	801e8f2 <_malloc_r+0xf6>
 801e840:	f8d8 4000 	ldr.w	r4, [r8]
 801e844:	4627      	mov	r7, r4
 801e846:	2f00      	cmp	r7, #0
 801e848:	d143      	bne.n	801e8d2 <_malloc_r+0xd6>
 801e84a:	2c00      	cmp	r4, #0
 801e84c:	d04b      	beq.n	801e8e6 <_malloc_r+0xea>
 801e84e:	6823      	ldr	r3, [r4, #0]
 801e850:	4639      	mov	r1, r7
 801e852:	4630      	mov	r0, r6
 801e854:	eb04 0903 	add.w	r9, r4, r3
 801e858:	f000 fc7c 	bl	801f154 <_sbrk_r>
 801e85c:	4581      	cmp	r9, r0
 801e85e:	d142      	bne.n	801e8e6 <_malloc_r+0xea>
 801e860:	6821      	ldr	r1, [r4, #0]
 801e862:	1a6d      	subs	r5, r5, r1
 801e864:	4629      	mov	r1, r5
 801e866:	4630      	mov	r0, r6
 801e868:	f7ff ffa6 	bl	801e7b8 <sbrk_aligned>
 801e86c:	3001      	adds	r0, #1
 801e86e:	d03a      	beq.n	801e8e6 <_malloc_r+0xea>
 801e870:	6823      	ldr	r3, [r4, #0]
 801e872:	442b      	add	r3, r5
 801e874:	6023      	str	r3, [r4, #0]
 801e876:	f8d8 3000 	ldr.w	r3, [r8]
 801e87a:	685a      	ldr	r2, [r3, #4]
 801e87c:	bb62      	cbnz	r2, 801e8d8 <_malloc_r+0xdc>
 801e87e:	f8c8 7000 	str.w	r7, [r8]
 801e882:	e00f      	b.n	801e8a4 <_malloc_r+0xa8>
 801e884:	6822      	ldr	r2, [r4, #0]
 801e886:	1b52      	subs	r2, r2, r5
 801e888:	d420      	bmi.n	801e8cc <_malloc_r+0xd0>
 801e88a:	2a0b      	cmp	r2, #11
 801e88c:	d917      	bls.n	801e8be <_malloc_r+0xc2>
 801e88e:	1961      	adds	r1, r4, r5
 801e890:	42a3      	cmp	r3, r4
 801e892:	6025      	str	r5, [r4, #0]
 801e894:	bf18      	it	ne
 801e896:	6059      	strne	r1, [r3, #4]
 801e898:	6863      	ldr	r3, [r4, #4]
 801e89a:	bf08      	it	eq
 801e89c:	f8c8 1000 	streq.w	r1, [r8]
 801e8a0:	5162      	str	r2, [r4, r5]
 801e8a2:	604b      	str	r3, [r1, #4]
 801e8a4:	4630      	mov	r0, r6
 801e8a6:	f000 f82f 	bl	801e908 <__malloc_unlock>
 801e8aa:	f104 000b 	add.w	r0, r4, #11
 801e8ae:	1d23      	adds	r3, r4, #4
 801e8b0:	f020 0007 	bic.w	r0, r0, #7
 801e8b4:	1ac2      	subs	r2, r0, r3
 801e8b6:	bf1c      	itt	ne
 801e8b8:	1a1b      	subne	r3, r3, r0
 801e8ba:	50a3      	strne	r3, [r4, r2]
 801e8bc:	e7af      	b.n	801e81e <_malloc_r+0x22>
 801e8be:	6862      	ldr	r2, [r4, #4]
 801e8c0:	42a3      	cmp	r3, r4
 801e8c2:	bf0c      	ite	eq
 801e8c4:	f8c8 2000 	streq.w	r2, [r8]
 801e8c8:	605a      	strne	r2, [r3, #4]
 801e8ca:	e7eb      	b.n	801e8a4 <_malloc_r+0xa8>
 801e8cc:	4623      	mov	r3, r4
 801e8ce:	6864      	ldr	r4, [r4, #4]
 801e8d0:	e7ae      	b.n	801e830 <_malloc_r+0x34>
 801e8d2:	463c      	mov	r4, r7
 801e8d4:	687f      	ldr	r7, [r7, #4]
 801e8d6:	e7b6      	b.n	801e846 <_malloc_r+0x4a>
 801e8d8:	461a      	mov	r2, r3
 801e8da:	685b      	ldr	r3, [r3, #4]
 801e8dc:	42a3      	cmp	r3, r4
 801e8de:	d1fb      	bne.n	801e8d8 <_malloc_r+0xdc>
 801e8e0:	2300      	movs	r3, #0
 801e8e2:	6053      	str	r3, [r2, #4]
 801e8e4:	e7de      	b.n	801e8a4 <_malloc_r+0xa8>
 801e8e6:	230c      	movs	r3, #12
 801e8e8:	6033      	str	r3, [r6, #0]
 801e8ea:	4630      	mov	r0, r6
 801e8ec:	f000 f80c 	bl	801e908 <__malloc_unlock>
 801e8f0:	e794      	b.n	801e81c <_malloc_r+0x20>
 801e8f2:	6005      	str	r5, [r0, #0]
 801e8f4:	e7d6      	b.n	801e8a4 <_malloc_r+0xa8>
 801e8f6:	bf00      	nop
 801e8f8:	20027e88 	.word	0x20027e88

0801e8fc <__malloc_lock>:
 801e8fc:	4801      	ldr	r0, [pc, #4]	@ (801e904 <__malloc_lock+0x8>)
 801e8fe:	f7ff beda 	b.w	801e6b6 <__retarget_lock_acquire_recursive>
 801e902:	bf00      	nop
 801e904:	20027e80 	.word	0x20027e80

0801e908 <__malloc_unlock>:
 801e908:	4801      	ldr	r0, [pc, #4]	@ (801e910 <__malloc_unlock+0x8>)
 801e90a:	f7ff bed5 	b.w	801e6b8 <__retarget_lock_release_recursive>
 801e90e:	bf00      	nop
 801e910:	20027e80 	.word	0x20027e80

0801e914 <__sfputc_r>:
 801e914:	6893      	ldr	r3, [r2, #8]
 801e916:	3b01      	subs	r3, #1
 801e918:	2b00      	cmp	r3, #0
 801e91a:	b410      	push	{r4}
 801e91c:	6093      	str	r3, [r2, #8]
 801e91e:	da08      	bge.n	801e932 <__sfputc_r+0x1e>
 801e920:	6994      	ldr	r4, [r2, #24]
 801e922:	42a3      	cmp	r3, r4
 801e924:	db01      	blt.n	801e92a <__sfputc_r+0x16>
 801e926:	290a      	cmp	r1, #10
 801e928:	d103      	bne.n	801e932 <__sfputc_r+0x1e>
 801e92a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e92e:	f000 bb7d 	b.w	801f02c <__swbuf_r>
 801e932:	6813      	ldr	r3, [r2, #0]
 801e934:	1c58      	adds	r0, r3, #1
 801e936:	6010      	str	r0, [r2, #0]
 801e938:	7019      	strb	r1, [r3, #0]
 801e93a:	4608      	mov	r0, r1
 801e93c:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e940:	4770      	bx	lr

0801e942 <__sfputs_r>:
 801e942:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e944:	4606      	mov	r6, r0
 801e946:	460f      	mov	r7, r1
 801e948:	4614      	mov	r4, r2
 801e94a:	18d5      	adds	r5, r2, r3
 801e94c:	42ac      	cmp	r4, r5
 801e94e:	d101      	bne.n	801e954 <__sfputs_r+0x12>
 801e950:	2000      	movs	r0, #0
 801e952:	e007      	b.n	801e964 <__sfputs_r+0x22>
 801e954:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e958:	463a      	mov	r2, r7
 801e95a:	4630      	mov	r0, r6
 801e95c:	f7ff ffda 	bl	801e914 <__sfputc_r>
 801e960:	1c43      	adds	r3, r0, #1
 801e962:	d1f3      	bne.n	801e94c <__sfputs_r+0xa>
 801e964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801e968 <_vfiprintf_r>:
 801e968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e96c:	460d      	mov	r5, r1
 801e96e:	b09d      	sub	sp, #116	@ 0x74
 801e970:	4614      	mov	r4, r2
 801e972:	4698      	mov	r8, r3
 801e974:	4606      	mov	r6, r0
 801e976:	b118      	cbz	r0, 801e980 <_vfiprintf_r+0x18>
 801e978:	6a03      	ldr	r3, [r0, #32]
 801e97a:	b90b      	cbnz	r3, 801e980 <_vfiprintf_r+0x18>
 801e97c:	f7ff fd2e 	bl	801e3dc <__sinit>
 801e980:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e982:	07d9      	lsls	r1, r3, #31
 801e984:	d405      	bmi.n	801e992 <_vfiprintf_r+0x2a>
 801e986:	89ab      	ldrh	r3, [r5, #12]
 801e988:	059a      	lsls	r2, r3, #22
 801e98a:	d402      	bmi.n	801e992 <_vfiprintf_r+0x2a>
 801e98c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e98e:	f7ff fe92 	bl	801e6b6 <__retarget_lock_acquire_recursive>
 801e992:	89ab      	ldrh	r3, [r5, #12]
 801e994:	071b      	lsls	r3, r3, #28
 801e996:	d501      	bpl.n	801e99c <_vfiprintf_r+0x34>
 801e998:	692b      	ldr	r3, [r5, #16]
 801e99a:	b99b      	cbnz	r3, 801e9c4 <_vfiprintf_r+0x5c>
 801e99c:	4629      	mov	r1, r5
 801e99e:	4630      	mov	r0, r6
 801e9a0:	f000 fb82 	bl	801f0a8 <__swsetup_r>
 801e9a4:	b170      	cbz	r0, 801e9c4 <_vfiprintf_r+0x5c>
 801e9a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e9a8:	07dc      	lsls	r4, r3, #31
 801e9aa:	d504      	bpl.n	801e9b6 <_vfiprintf_r+0x4e>
 801e9ac:	f04f 30ff 	mov.w	r0, #4294967295
 801e9b0:	b01d      	add	sp, #116	@ 0x74
 801e9b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e9b6:	89ab      	ldrh	r3, [r5, #12]
 801e9b8:	0598      	lsls	r0, r3, #22
 801e9ba:	d4f7      	bmi.n	801e9ac <_vfiprintf_r+0x44>
 801e9bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e9be:	f7ff fe7b 	bl	801e6b8 <__retarget_lock_release_recursive>
 801e9c2:	e7f3      	b.n	801e9ac <_vfiprintf_r+0x44>
 801e9c4:	2300      	movs	r3, #0
 801e9c6:	9309      	str	r3, [sp, #36]	@ 0x24
 801e9c8:	2320      	movs	r3, #32
 801e9ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801e9ce:	f8cd 800c 	str.w	r8, [sp, #12]
 801e9d2:	2330      	movs	r3, #48	@ 0x30
 801e9d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801eb84 <_vfiprintf_r+0x21c>
 801e9d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801e9dc:	f04f 0901 	mov.w	r9, #1
 801e9e0:	4623      	mov	r3, r4
 801e9e2:	469a      	mov	sl, r3
 801e9e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e9e8:	b10a      	cbz	r2, 801e9ee <_vfiprintf_r+0x86>
 801e9ea:	2a25      	cmp	r2, #37	@ 0x25
 801e9ec:	d1f9      	bne.n	801e9e2 <_vfiprintf_r+0x7a>
 801e9ee:	ebba 0b04 	subs.w	fp, sl, r4
 801e9f2:	d00b      	beq.n	801ea0c <_vfiprintf_r+0xa4>
 801e9f4:	465b      	mov	r3, fp
 801e9f6:	4622      	mov	r2, r4
 801e9f8:	4629      	mov	r1, r5
 801e9fa:	4630      	mov	r0, r6
 801e9fc:	f7ff ffa1 	bl	801e942 <__sfputs_r>
 801ea00:	3001      	adds	r0, #1
 801ea02:	f000 80a7 	beq.w	801eb54 <_vfiprintf_r+0x1ec>
 801ea06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ea08:	445a      	add	r2, fp
 801ea0a:	9209      	str	r2, [sp, #36]	@ 0x24
 801ea0c:	f89a 3000 	ldrb.w	r3, [sl]
 801ea10:	2b00      	cmp	r3, #0
 801ea12:	f000 809f 	beq.w	801eb54 <_vfiprintf_r+0x1ec>
 801ea16:	2300      	movs	r3, #0
 801ea18:	f04f 32ff 	mov.w	r2, #4294967295
 801ea1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ea20:	f10a 0a01 	add.w	sl, sl, #1
 801ea24:	9304      	str	r3, [sp, #16]
 801ea26:	9307      	str	r3, [sp, #28]
 801ea28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801ea2c:	931a      	str	r3, [sp, #104]	@ 0x68
 801ea2e:	4654      	mov	r4, sl
 801ea30:	2205      	movs	r2, #5
 801ea32:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ea36:	4853      	ldr	r0, [pc, #332]	@ (801eb84 <_vfiprintf_r+0x21c>)
 801ea38:	f7e1 fbea 	bl	8000210 <memchr>
 801ea3c:	9a04      	ldr	r2, [sp, #16]
 801ea3e:	b9d8      	cbnz	r0, 801ea78 <_vfiprintf_r+0x110>
 801ea40:	06d1      	lsls	r1, r2, #27
 801ea42:	bf44      	itt	mi
 801ea44:	2320      	movmi	r3, #32
 801ea46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ea4a:	0713      	lsls	r3, r2, #28
 801ea4c:	bf44      	itt	mi
 801ea4e:	232b      	movmi	r3, #43	@ 0x2b
 801ea50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ea54:	f89a 3000 	ldrb.w	r3, [sl]
 801ea58:	2b2a      	cmp	r3, #42	@ 0x2a
 801ea5a:	d015      	beq.n	801ea88 <_vfiprintf_r+0x120>
 801ea5c:	9a07      	ldr	r2, [sp, #28]
 801ea5e:	4654      	mov	r4, sl
 801ea60:	2000      	movs	r0, #0
 801ea62:	f04f 0c0a 	mov.w	ip, #10
 801ea66:	4621      	mov	r1, r4
 801ea68:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ea6c:	3b30      	subs	r3, #48	@ 0x30
 801ea6e:	2b09      	cmp	r3, #9
 801ea70:	d94b      	bls.n	801eb0a <_vfiprintf_r+0x1a2>
 801ea72:	b1b0      	cbz	r0, 801eaa2 <_vfiprintf_r+0x13a>
 801ea74:	9207      	str	r2, [sp, #28]
 801ea76:	e014      	b.n	801eaa2 <_vfiprintf_r+0x13a>
 801ea78:	eba0 0308 	sub.w	r3, r0, r8
 801ea7c:	fa09 f303 	lsl.w	r3, r9, r3
 801ea80:	4313      	orrs	r3, r2
 801ea82:	9304      	str	r3, [sp, #16]
 801ea84:	46a2      	mov	sl, r4
 801ea86:	e7d2      	b.n	801ea2e <_vfiprintf_r+0xc6>
 801ea88:	9b03      	ldr	r3, [sp, #12]
 801ea8a:	1d19      	adds	r1, r3, #4
 801ea8c:	681b      	ldr	r3, [r3, #0]
 801ea8e:	9103      	str	r1, [sp, #12]
 801ea90:	2b00      	cmp	r3, #0
 801ea92:	bfbb      	ittet	lt
 801ea94:	425b      	neglt	r3, r3
 801ea96:	f042 0202 	orrlt.w	r2, r2, #2
 801ea9a:	9307      	strge	r3, [sp, #28]
 801ea9c:	9307      	strlt	r3, [sp, #28]
 801ea9e:	bfb8      	it	lt
 801eaa0:	9204      	strlt	r2, [sp, #16]
 801eaa2:	7823      	ldrb	r3, [r4, #0]
 801eaa4:	2b2e      	cmp	r3, #46	@ 0x2e
 801eaa6:	d10a      	bne.n	801eabe <_vfiprintf_r+0x156>
 801eaa8:	7863      	ldrb	r3, [r4, #1]
 801eaaa:	2b2a      	cmp	r3, #42	@ 0x2a
 801eaac:	d132      	bne.n	801eb14 <_vfiprintf_r+0x1ac>
 801eaae:	9b03      	ldr	r3, [sp, #12]
 801eab0:	1d1a      	adds	r2, r3, #4
 801eab2:	681b      	ldr	r3, [r3, #0]
 801eab4:	9203      	str	r2, [sp, #12]
 801eab6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801eaba:	3402      	adds	r4, #2
 801eabc:	9305      	str	r3, [sp, #20]
 801eabe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801eb94 <_vfiprintf_r+0x22c>
 801eac2:	7821      	ldrb	r1, [r4, #0]
 801eac4:	2203      	movs	r2, #3
 801eac6:	4650      	mov	r0, sl
 801eac8:	f7e1 fba2 	bl	8000210 <memchr>
 801eacc:	b138      	cbz	r0, 801eade <_vfiprintf_r+0x176>
 801eace:	9b04      	ldr	r3, [sp, #16]
 801ead0:	eba0 000a 	sub.w	r0, r0, sl
 801ead4:	2240      	movs	r2, #64	@ 0x40
 801ead6:	4082      	lsls	r2, r0
 801ead8:	4313      	orrs	r3, r2
 801eada:	3401      	adds	r4, #1
 801eadc:	9304      	str	r3, [sp, #16]
 801eade:	f814 1b01 	ldrb.w	r1, [r4], #1
 801eae2:	4829      	ldr	r0, [pc, #164]	@ (801eb88 <_vfiprintf_r+0x220>)
 801eae4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801eae8:	2206      	movs	r2, #6
 801eaea:	f7e1 fb91 	bl	8000210 <memchr>
 801eaee:	2800      	cmp	r0, #0
 801eaf0:	d03f      	beq.n	801eb72 <_vfiprintf_r+0x20a>
 801eaf2:	4b26      	ldr	r3, [pc, #152]	@ (801eb8c <_vfiprintf_r+0x224>)
 801eaf4:	bb1b      	cbnz	r3, 801eb3e <_vfiprintf_r+0x1d6>
 801eaf6:	9b03      	ldr	r3, [sp, #12]
 801eaf8:	3307      	adds	r3, #7
 801eafa:	f023 0307 	bic.w	r3, r3, #7
 801eafe:	3308      	adds	r3, #8
 801eb00:	9303      	str	r3, [sp, #12]
 801eb02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801eb04:	443b      	add	r3, r7
 801eb06:	9309      	str	r3, [sp, #36]	@ 0x24
 801eb08:	e76a      	b.n	801e9e0 <_vfiprintf_r+0x78>
 801eb0a:	fb0c 3202 	mla	r2, ip, r2, r3
 801eb0e:	460c      	mov	r4, r1
 801eb10:	2001      	movs	r0, #1
 801eb12:	e7a8      	b.n	801ea66 <_vfiprintf_r+0xfe>
 801eb14:	2300      	movs	r3, #0
 801eb16:	3401      	adds	r4, #1
 801eb18:	9305      	str	r3, [sp, #20]
 801eb1a:	4619      	mov	r1, r3
 801eb1c:	f04f 0c0a 	mov.w	ip, #10
 801eb20:	4620      	mov	r0, r4
 801eb22:	f810 2b01 	ldrb.w	r2, [r0], #1
 801eb26:	3a30      	subs	r2, #48	@ 0x30
 801eb28:	2a09      	cmp	r2, #9
 801eb2a:	d903      	bls.n	801eb34 <_vfiprintf_r+0x1cc>
 801eb2c:	2b00      	cmp	r3, #0
 801eb2e:	d0c6      	beq.n	801eabe <_vfiprintf_r+0x156>
 801eb30:	9105      	str	r1, [sp, #20]
 801eb32:	e7c4      	b.n	801eabe <_vfiprintf_r+0x156>
 801eb34:	fb0c 2101 	mla	r1, ip, r1, r2
 801eb38:	4604      	mov	r4, r0
 801eb3a:	2301      	movs	r3, #1
 801eb3c:	e7f0      	b.n	801eb20 <_vfiprintf_r+0x1b8>
 801eb3e:	ab03      	add	r3, sp, #12
 801eb40:	9300      	str	r3, [sp, #0]
 801eb42:	462a      	mov	r2, r5
 801eb44:	4b12      	ldr	r3, [pc, #72]	@ (801eb90 <_vfiprintf_r+0x228>)
 801eb46:	a904      	add	r1, sp, #16
 801eb48:	4630      	mov	r0, r6
 801eb4a:	f3af 8000 	nop.w
 801eb4e:	4607      	mov	r7, r0
 801eb50:	1c78      	adds	r0, r7, #1
 801eb52:	d1d6      	bne.n	801eb02 <_vfiprintf_r+0x19a>
 801eb54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801eb56:	07d9      	lsls	r1, r3, #31
 801eb58:	d405      	bmi.n	801eb66 <_vfiprintf_r+0x1fe>
 801eb5a:	89ab      	ldrh	r3, [r5, #12]
 801eb5c:	059a      	lsls	r2, r3, #22
 801eb5e:	d402      	bmi.n	801eb66 <_vfiprintf_r+0x1fe>
 801eb60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801eb62:	f7ff fda9 	bl	801e6b8 <__retarget_lock_release_recursive>
 801eb66:	89ab      	ldrh	r3, [r5, #12]
 801eb68:	065b      	lsls	r3, r3, #25
 801eb6a:	f53f af1f 	bmi.w	801e9ac <_vfiprintf_r+0x44>
 801eb6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801eb70:	e71e      	b.n	801e9b0 <_vfiprintf_r+0x48>
 801eb72:	ab03      	add	r3, sp, #12
 801eb74:	9300      	str	r3, [sp, #0]
 801eb76:	462a      	mov	r2, r5
 801eb78:	4b05      	ldr	r3, [pc, #20]	@ (801eb90 <_vfiprintf_r+0x228>)
 801eb7a:	a904      	add	r1, sp, #16
 801eb7c:	4630      	mov	r0, r6
 801eb7e:	f000 f879 	bl	801ec74 <_printf_i>
 801eb82:	e7e4      	b.n	801eb4e <_vfiprintf_r+0x1e6>
 801eb84:	0802257d 	.word	0x0802257d
 801eb88:	08022587 	.word	0x08022587
 801eb8c:	00000000 	.word	0x00000000
 801eb90:	0801e943 	.word	0x0801e943
 801eb94:	08022583 	.word	0x08022583

0801eb98 <_printf_common>:
 801eb98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801eb9c:	4616      	mov	r6, r2
 801eb9e:	4698      	mov	r8, r3
 801eba0:	688a      	ldr	r2, [r1, #8]
 801eba2:	690b      	ldr	r3, [r1, #16]
 801eba4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801eba8:	4293      	cmp	r3, r2
 801ebaa:	bfb8      	it	lt
 801ebac:	4613      	movlt	r3, r2
 801ebae:	6033      	str	r3, [r6, #0]
 801ebb0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801ebb4:	4607      	mov	r7, r0
 801ebb6:	460c      	mov	r4, r1
 801ebb8:	b10a      	cbz	r2, 801ebbe <_printf_common+0x26>
 801ebba:	3301      	adds	r3, #1
 801ebbc:	6033      	str	r3, [r6, #0]
 801ebbe:	6823      	ldr	r3, [r4, #0]
 801ebc0:	0699      	lsls	r1, r3, #26
 801ebc2:	bf42      	ittt	mi
 801ebc4:	6833      	ldrmi	r3, [r6, #0]
 801ebc6:	3302      	addmi	r3, #2
 801ebc8:	6033      	strmi	r3, [r6, #0]
 801ebca:	6825      	ldr	r5, [r4, #0]
 801ebcc:	f015 0506 	ands.w	r5, r5, #6
 801ebd0:	d106      	bne.n	801ebe0 <_printf_common+0x48>
 801ebd2:	f104 0a19 	add.w	sl, r4, #25
 801ebd6:	68e3      	ldr	r3, [r4, #12]
 801ebd8:	6832      	ldr	r2, [r6, #0]
 801ebda:	1a9b      	subs	r3, r3, r2
 801ebdc:	42ab      	cmp	r3, r5
 801ebde:	dc26      	bgt.n	801ec2e <_printf_common+0x96>
 801ebe0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801ebe4:	6822      	ldr	r2, [r4, #0]
 801ebe6:	3b00      	subs	r3, #0
 801ebe8:	bf18      	it	ne
 801ebea:	2301      	movne	r3, #1
 801ebec:	0692      	lsls	r2, r2, #26
 801ebee:	d42b      	bmi.n	801ec48 <_printf_common+0xb0>
 801ebf0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801ebf4:	4641      	mov	r1, r8
 801ebf6:	4638      	mov	r0, r7
 801ebf8:	47c8      	blx	r9
 801ebfa:	3001      	adds	r0, #1
 801ebfc:	d01e      	beq.n	801ec3c <_printf_common+0xa4>
 801ebfe:	6823      	ldr	r3, [r4, #0]
 801ec00:	6922      	ldr	r2, [r4, #16]
 801ec02:	f003 0306 	and.w	r3, r3, #6
 801ec06:	2b04      	cmp	r3, #4
 801ec08:	bf02      	ittt	eq
 801ec0a:	68e5      	ldreq	r5, [r4, #12]
 801ec0c:	6833      	ldreq	r3, [r6, #0]
 801ec0e:	1aed      	subeq	r5, r5, r3
 801ec10:	68a3      	ldr	r3, [r4, #8]
 801ec12:	bf0c      	ite	eq
 801ec14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801ec18:	2500      	movne	r5, #0
 801ec1a:	4293      	cmp	r3, r2
 801ec1c:	bfc4      	itt	gt
 801ec1e:	1a9b      	subgt	r3, r3, r2
 801ec20:	18ed      	addgt	r5, r5, r3
 801ec22:	2600      	movs	r6, #0
 801ec24:	341a      	adds	r4, #26
 801ec26:	42b5      	cmp	r5, r6
 801ec28:	d11a      	bne.n	801ec60 <_printf_common+0xc8>
 801ec2a:	2000      	movs	r0, #0
 801ec2c:	e008      	b.n	801ec40 <_printf_common+0xa8>
 801ec2e:	2301      	movs	r3, #1
 801ec30:	4652      	mov	r2, sl
 801ec32:	4641      	mov	r1, r8
 801ec34:	4638      	mov	r0, r7
 801ec36:	47c8      	blx	r9
 801ec38:	3001      	adds	r0, #1
 801ec3a:	d103      	bne.n	801ec44 <_printf_common+0xac>
 801ec3c:	f04f 30ff 	mov.w	r0, #4294967295
 801ec40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ec44:	3501      	adds	r5, #1
 801ec46:	e7c6      	b.n	801ebd6 <_printf_common+0x3e>
 801ec48:	18e1      	adds	r1, r4, r3
 801ec4a:	1c5a      	adds	r2, r3, #1
 801ec4c:	2030      	movs	r0, #48	@ 0x30
 801ec4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801ec52:	4422      	add	r2, r4
 801ec54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801ec58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801ec5c:	3302      	adds	r3, #2
 801ec5e:	e7c7      	b.n	801ebf0 <_printf_common+0x58>
 801ec60:	2301      	movs	r3, #1
 801ec62:	4622      	mov	r2, r4
 801ec64:	4641      	mov	r1, r8
 801ec66:	4638      	mov	r0, r7
 801ec68:	47c8      	blx	r9
 801ec6a:	3001      	adds	r0, #1
 801ec6c:	d0e6      	beq.n	801ec3c <_printf_common+0xa4>
 801ec6e:	3601      	adds	r6, #1
 801ec70:	e7d9      	b.n	801ec26 <_printf_common+0x8e>
	...

0801ec74 <_printf_i>:
 801ec74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ec78:	7e0f      	ldrb	r7, [r1, #24]
 801ec7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801ec7c:	2f78      	cmp	r7, #120	@ 0x78
 801ec7e:	4691      	mov	r9, r2
 801ec80:	4680      	mov	r8, r0
 801ec82:	460c      	mov	r4, r1
 801ec84:	469a      	mov	sl, r3
 801ec86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801ec8a:	d807      	bhi.n	801ec9c <_printf_i+0x28>
 801ec8c:	2f62      	cmp	r7, #98	@ 0x62
 801ec8e:	d80a      	bhi.n	801eca6 <_printf_i+0x32>
 801ec90:	2f00      	cmp	r7, #0
 801ec92:	f000 80d1 	beq.w	801ee38 <_printf_i+0x1c4>
 801ec96:	2f58      	cmp	r7, #88	@ 0x58
 801ec98:	f000 80b8 	beq.w	801ee0c <_printf_i+0x198>
 801ec9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801eca0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801eca4:	e03a      	b.n	801ed1c <_printf_i+0xa8>
 801eca6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801ecaa:	2b15      	cmp	r3, #21
 801ecac:	d8f6      	bhi.n	801ec9c <_printf_i+0x28>
 801ecae:	a101      	add	r1, pc, #4	@ (adr r1, 801ecb4 <_printf_i+0x40>)
 801ecb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801ecb4:	0801ed0d 	.word	0x0801ed0d
 801ecb8:	0801ed21 	.word	0x0801ed21
 801ecbc:	0801ec9d 	.word	0x0801ec9d
 801ecc0:	0801ec9d 	.word	0x0801ec9d
 801ecc4:	0801ec9d 	.word	0x0801ec9d
 801ecc8:	0801ec9d 	.word	0x0801ec9d
 801eccc:	0801ed21 	.word	0x0801ed21
 801ecd0:	0801ec9d 	.word	0x0801ec9d
 801ecd4:	0801ec9d 	.word	0x0801ec9d
 801ecd8:	0801ec9d 	.word	0x0801ec9d
 801ecdc:	0801ec9d 	.word	0x0801ec9d
 801ece0:	0801ee1f 	.word	0x0801ee1f
 801ece4:	0801ed4b 	.word	0x0801ed4b
 801ece8:	0801edd9 	.word	0x0801edd9
 801ecec:	0801ec9d 	.word	0x0801ec9d
 801ecf0:	0801ec9d 	.word	0x0801ec9d
 801ecf4:	0801ee41 	.word	0x0801ee41
 801ecf8:	0801ec9d 	.word	0x0801ec9d
 801ecfc:	0801ed4b 	.word	0x0801ed4b
 801ed00:	0801ec9d 	.word	0x0801ec9d
 801ed04:	0801ec9d 	.word	0x0801ec9d
 801ed08:	0801ede1 	.word	0x0801ede1
 801ed0c:	6833      	ldr	r3, [r6, #0]
 801ed0e:	1d1a      	adds	r2, r3, #4
 801ed10:	681b      	ldr	r3, [r3, #0]
 801ed12:	6032      	str	r2, [r6, #0]
 801ed14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ed18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801ed1c:	2301      	movs	r3, #1
 801ed1e:	e09c      	b.n	801ee5a <_printf_i+0x1e6>
 801ed20:	6833      	ldr	r3, [r6, #0]
 801ed22:	6820      	ldr	r0, [r4, #0]
 801ed24:	1d19      	adds	r1, r3, #4
 801ed26:	6031      	str	r1, [r6, #0]
 801ed28:	0606      	lsls	r6, r0, #24
 801ed2a:	d501      	bpl.n	801ed30 <_printf_i+0xbc>
 801ed2c:	681d      	ldr	r5, [r3, #0]
 801ed2e:	e003      	b.n	801ed38 <_printf_i+0xc4>
 801ed30:	0645      	lsls	r5, r0, #25
 801ed32:	d5fb      	bpl.n	801ed2c <_printf_i+0xb8>
 801ed34:	f9b3 5000 	ldrsh.w	r5, [r3]
 801ed38:	2d00      	cmp	r5, #0
 801ed3a:	da03      	bge.n	801ed44 <_printf_i+0xd0>
 801ed3c:	232d      	movs	r3, #45	@ 0x2d
 801ed3e:	426d      	negs	r5, r5
 801ed40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ed44:	4858      	ldr	r0, [pc, #352]	@ (801eea8 <_printf_i+0x234>)
 801ed46:	230a      	movs	r3, #10
 801ed48:	e011      	b.n	801ed6e <_printf_i+0xfa>
 801ed4a:	6821      	ldr	r1, [r4, #0]
 801ed4c:	6833      	ldr	r3, [r6, #0]
 801ed4e:	0608      	lsls	r0, r1, #24
 801ed50:	f853 5b04 	ldr.w	r5, [r3], #4
 801ed54:	d402      	bmi.n	801ed5c <_printf_i+0xe8>
 801ed56:	0649      	lsls	r1, r1, #25
 801ed58:	bf48      	it	mi
 801ed5a:	b2ad      	uxthmi	r5, r5
 801ed5c:	2f6f      	cmp	r7, #111	@ 0x6f
 801ed5e:	4852      	ldr	r0, [pc, #328]	@ (801eea8 <_printf_i+0x234>)
 801ed60:	6033      	str	r3, [r6, #0]
 801ed62:	bf14      	ite	ne
 801ed64:	230a      	movne	r3, #10
 801ed66:	2308      	moveq	r3, #8
 801ed68:	2100      	movs	r1, #0
 801ed6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801ed6e:	6866      	ldr	r6, [r4, #4]
 801ed70:	60a6      	str	r6, [r4, #8]
 801ed72:	2e00      	cmp	r6, #0
 801ed74:	db05      	blt.n	801ed82 <_printf_i+0x10e>
 801ed76:	6821      	ldr	r1, [r4, #0]
 801ed78:	432e      	orrs	r6, r5
 801ed7a:	f021 0104 	bic.w	r1, r1, #4
 801ed7e:	6021      	str	r1, [r4, #0]
 801ed80:	d04b      	beq.n	801ee1a <_printf_i+0x1a6>
 801ed82:	4616      	mov	r6, r2
 801ed84:	fbb5 f1f3 	udiv	r1, r5, r3
 801ed88:	fb03 5711 	mls	r7, r3, r1, r5
 801ed8c:	5dc7      	ldrb	r7, [r0, r7]
 801ed8e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801ed92:	462f      	mov	r7, r5
 801ed94:	42bb      	cmp	r3, r7
 801ed96:	460d      	mov	r5, r1
 801ed98:	d9f4      	bls.n	801ed84 <_printf_i+0x110>
 801ed9a:	2b08      	cmp	r3, #8
 801ed9c:	d10b      	bne.n	801edb6 <_printf_i+0x142>
 801ed9e:	6823      	ldr	r3, [r4, #0]
 801eda0:	07df      	lsls	r7, r3, #31
 801eda2:	d508      	bpl.n	801edb6 <_printf_i+0x142>
 801eda4:	6923      	ldr	r3, [r4, #16]
 801eda6:	6861      	ldr	r1, [r4, #4]
 801eda8:	4299      	cmp	r1, r3
 801edaa:	bfde      	ittt	le
 801edac:	2330      	movle	r3, #48	@ 0x30
 801edae:	f806 3c01 	strble.w	r3, [r6, #-1]
 801edb2:	f106 36ff 	addle.w	r6, r6, #4294967295
 801edb6:	1b92      	subs	r2, r2, r6
 801edb8:	6122      	str	r2, [r4, #16]
 801edba:	f8cd a000 	str.w	sl, [sp]
 801edbe:	464b      	mov	r3, r9
 801edc0:	aa03      	add	r2, sp, #12
 801edc2:	4621      	mov	r1, r4
 801edc4:	4640      	mov	r0, r8
 801edc6:	f7ff fee7 	bl	801eb98 <_printf_common>
 801edca:	3001      	adds	r0, #1
 801edcc:	d14a      	bne.n	801ee64 <_printf_i+0x1f0>
 801edce:	f04f 30ff 	mov.w	r0, #4294967295
 801edd2:	b004      	add	sp, #16
 801edd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801edd8:	6823      	ldr	r3, [r4, #0]
 801edda:	f043 0320 	orr.w	r3, r3, #32
 801edde:	6023      	str	r3, [r4, #0]
 801ede0:	4832      	ldr	r0, [pc, #200]	@ (801eeac <_printf_i+0x238>)
 801ede2:	2778      	movs	r7, #120	@ 0x78
 801ede4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801ede8:	6823      	ldr	r3, [r4, #0]
 801edea:	6831      	ldr	r1, [r6, #0]
 801edec:	061f      	lsls	r7, r3, #24
 801edee:	f851 5b04 	ldr.w	r5, [r1], #4
 801edf2:	d402      	bmi.n	801edfa <_printf_i+0x186>
 801edf4:	065f      	lsls	r7, r3, #25
 801edf6:	bf48      	it	mi
 801edf8:	b2ad      	uxthmi	r5, r5
 801edfa:	6031      	str	r1, [r6, #0]
 801edfc:	07d9      	lsls	r1, r3, #31
 801edfe:	bf44      	itt	mi
 801ee00:	f043 0320 	orrmi.w	r3, r3, #32
 801ee04:	6023      	strmi	r3, [r4, #0]
 801ee06:	b11d      	cbz	r5, 801ee10 <_printf_i+0x19c>
 801ee08:	2310      	movs	r3, #16
 801ee0a:	e7ad      	b.n	801ed68 <_printf_i+0xf4>
 801ee0c:	4826      	ldr	r0, [pc, #152]	@ (801eea8 <_printf_i+0x234>)
 801ee0e:	e7e9      	b.n	801ede4 <_printf_i+0x170>
 801ee10:	6823      	ldr	r3, [r4, #0]
 801ee12:	f023 0320 	bic.w	r3, r3, #32
 801ee16:	6023      	str	r3, [r4, #0]
 801ee18:	e7f6      	b.n	801ee08 <_printf_i+0x194>
 801ee1a:	4616      	mov	r6, r2
 801ee1c:	e7bd      	b.n	801ed9a <_printf_i+0x126>
 801ee1e:	6833      	ldr	r3, [r6, #0]
 801ee20:	6825      	ldr	r5, [r4, #0]
 801ee22:	6961      	ldr	r1, [r4, #20]
 801ee24:	1d18      	adds	r0, r3, #4
 801ee26:	6030      	str	r0, [r6, #0]
 801ee28:	062e      	lsls	r6, r5, #24
 801ee2a:	681b      	ldr	r3, [r3, #0]
 801ee2c:	d501      	bpl.n	801ee32 <_printf_i+0x1be>
 801ee2e:	6019      	str	r1, [r3, #0]
 801ee30:	e002      	b.n	801ee38 <_printf_i+0x1c4>
 801ee32:	0668      	lsls	r0, r5, #25
 801ee34:	d5fb      	bpl.n	801ee2e <_printf_i+0x1ba>
 801ee36:	8019      	strh	r1, [r3, #0]
 801ee38:	2300      	movs	r3, #0
 801ee3a:	6123      	str	r3, [r4, #16]
 801ee3c:	4616      	mov	r6, r2
 801ee3e:	e7bc      	b.n	801edba <_printf_i+0x146>
 801ee40:	6833      	ldr	r3, [r6, #0]
 801ee42:	1d1a      	adds	r2, r3, #4
 801ee44:	6032      	str	r2, [r6, #0]
 801ee46:	681e      	ldr	r6, [r3, #0]
 801ee48:	6862      	ldr	r2, [r4, #4]
 801ee4a:	2100      	movs	r1, #0
 801ee4c:	4630      	mov	r0, r6
 801ee4e:	f7e1 f9df 	bl	8000210 <memchr>
 801ee52:	b108      	cbz	r0, 801ee58 <_printf_i+0x1e4>
 801ee54:	1b80      	subs	r0, r0, r6
 801ee56:	6060      	str	r0, [r4, #4]
 801ee58:	6863      	ldr	r3, [r4, #4]
 801ee5a:	6123      	str	r3, [r4, #16]
 801ee5c:	2300      	movs	r3, #0
 801ee5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ee62:	e7aa      	b.n	801edba <_printf_i+0x146>
 801ee64:	6923      	ldr	r3, [r4, #16]
 801ee66:	4632      	mov	r2, r6
 801ee68:	4649      	mov	r1, r9
 801ee6a:	4640      	mov	r0, r8
 801ee6c:	47d0      	blx	sl
 801ee6e:	3001      	adds	r0, #1
 801ee70:	d0ad      	beq.n	801edce <_printf_i+0x15a>
 801ee72:	6823      	ldr	r3, [r4, #0]
 801ee74:	079b      	lsls	r3, r3, #30
 801ee76:	d413      	bmi.n	801eea0 <_printf_i+0x22c>
 801ee78:	68e0      	ldr	r0, [r4, #12]
 801ee7a:	9b03      	ldr	r3, [sp, #12]
 801ee7c:	4298      	cmp	r0, r3
 801ee7e:	bfb8      	it	lt
 801ee80:	4618      	movlt	r0, r3
 801ee82:	e7a6      	b.n	801edd2 <_printf_i+0x15e>
 801ee84:	2301      	movs	r3, #1
 801ee86:	4632      	mov	r2, r6
 801ee88:	4649      	mov	r1, r9
 801ee8a:	4640      	mov	r0, r8
 801ee8c:	47d0      	blx	sl
 801ee8e:	3001      	adds	r0, #1
 801ee90:	d09d      	beq.n	801edce <_printf_i+0x15a>
 801ee92:	3501      	adds	r5, #1
 801ee94:	68e3      	ldr	r3, [r4, #12]
 801ee96:	9903      	ldr	r1, [sp, #12]
 801ee98:	1a5b      	subs	r3, r3, r1
 801ee9a:	42ab      	cmp	r3, r5
 801ee9c:	dcf2      	bgt.n	801ee84 <_printf_i+0x210>
 801ee9e:	e7eb      	b.n	801ee78 <_printf_i+0x204>
 801eea0:	2500      	movs	r5, #0
 801eea2:	f104 0619 	add.w	r6, r4, #25
 801eea6:	e7f5      	b.n	801ee94 <_printf_i+0x220>
 801eea8:	0802258e 	.word	0x0802258e
 801eeac:	0802259f 	.word	0x0802259f

0801eeb0 <__sflush_r>:
 801eeb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801eeb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801eeb8:	0716      	lsls	r6, r2, #28
 801eeba:	4605      	mov	r5, r0
 801eebc:	460c      	mov	r4, r1
 801eebe:	d454      	bmi.n	801ef6a <__sflush_r+0xba>
 801eec0:	684b      	ldr	r3, [r1, #4]
 801eec2:	2b00      	cmp	r3, #0
 801eec4:	dc02      	bgt.n	801eecc <__sflush_r+0x1c>
 801eec6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801eec8:	2b00      	cmp	r3, #0
 801eeca:	dd48      	ble.n	801ef5e <__sflush_r+0xae>
 801eecc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801eece:	2e00      	cmp	r6, #0
 801eed0:	d045      	beq.n	801ef5e <__sflush_r+0xae>
 801eed2:	2300      	movs	r3, #0
 801eed4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801eed8:	682f      	ldr	r7, [r5, #0]
 801eeda:	6a21      	ldr	r1, [r4, #32]
 801eedc:	602b      	str	r3, [r5, #0]
 801eede:	d030      	beq.n	801ef42 <__sflush_r+0x92>
 801eee0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801eee2:	89a3      	ldrh	r3, [r4, #12]
 801eee4:	0759      	lsls	r1, r3, #29
 801eee6:	d505      	bpl.n	801eef4 <__sflush_r+0x44>
 801eee8:	6863      	ldr	r3, [r4, #4]
 801eeea:	1ad2      	subs	r2, r2, r3
 801eeec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801eeee:	b10b      	cbz	r3, 801eef4 <__sflush_r+0x44>
 801eef0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801eef2:	1ad2      	subs	r2, r2, r3
 801eef4:	2300      	movs	r3, #0
 801eef6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801eef8:	6a21      	ldr	r1, [r4, #32]
 801eefa:	4628      	mov	r0, r5
 801eefc:	47b0      	blx	r6
 801eefe:	1c43      	adds	r3, r0, #1
 801ef00:	89a3      	ldrh	r3, [r4, #12]
 801ef02:	d106      	bne.n	801ef12 <__sflush_r+0x62>
 801ef04:	6829      	ldr	r1, [r5, #0]
 801ef06:	291d      	cmp	r1, #29
 801ef08:	d82b      	bhi.n	801ef62 <__sflush_r+0xb2>
 801ef0a:	4a2a      	ldr	r2, [pc, #168]	@ (801efb4 <__sflush_r+0x104>)
 801ef0c:	40ca      	lsrs	r2, r1
 801ef0e:	07d6      	lsls	r6, r2, #31
 801ef10:	d527      	bpl.n	801ef62 <__sflush_r+0xb2>
 801ef12:	2200      	movs	r2, #0
 801ef14:	6062      	str	r2, [r4, #4]
 801ef16:	04d9      	lsls	r1, r3, #19
 801ef18:	6922      	ldr	r2, [r4, #16]
 801ef1a:	6022      	str	r2, [r4, #0]
 801ef1c:	d504      	bpl.n	801ef28 <__sflush_r+0x78>
 801ef1e:	1c42      	adds	r2, r0, #1
 801ef20:	d101      	bne.n	801ef26 <__sflush_r+0x76>
 801ef22:	682b      	ldr	r3, [r5, #0]
 801ef24:	b903      	cbnz	r3, 801ef28 <__sflush_r+0x78>
 801ef26:	6560      	str	r0, [r4, #84]	@ 0x54
 801ef28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ef2a:	602f      	str	r7, [r5, #0]
 801ef2c:	b1b9      	cbz	r1, 801ef5e <__sflush_r+0xae>
 801ef2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ef32:	4299      	cmp	r1, r3
 801ef34:	d002      	beq.n	801ef3c <__sflush_r+0x8c>
 801ef36:	4628      	mov	r0, r5
 801ef38:	f7ff fbec 	bl	801e714 <_free_r>
 801ef3c:	2300      	movs	r3, #0
 801ef3e:	6363      	str	r3, [r4, #52]	@ 0x34
 801ef40:	e00d      	b.n	801ef5e <__sflush_r+0xae>
 801ef42:	2301      	movs	r3, #1
 801ef44:	4628      	mov	r0, r5
 801ef46:	47b0      	blx	r6
 801ef48:	4602      	mov	r2, r0
 801ef4a:	1c50      	adds	r0, r2, #1
 801ef4c:	d1c9      	bne.n	801eee2 <__sflush_r+0x32>
 801ef4e:	682b      	ldr	r3, [r5, #0]
 801ef50:	2b00      	cmp	r3, #0
 801ef52:	d0c6      	beq.n	801eee2 <__sflush_r+0x32>
 801ef54:	2b1d      	cmp	r3, #29
 801ef56:	d001      	beq.n	801ef5c <__sflush_r+0xac>
 801ef58:	2b16      	cmp	r3, #22
 801ef5a:	d11e      	bne.n	801ef9a <__sflush_r+0xea>
 801ef5c:	602f      	str	r7, [r5, #0]
 801ef5e:	2000      	movs	r0, #0
 801ef60:	e022      	b.n	801efa8 <__sflush_r+0xf8>
 801ef62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ef66:	b21b      	sxth	r3, r3
 801ef68:	e01b      	b.n	801efa2 <__sflush_r+0xf2>
 801ef6a:	690f      	ldr	r7, [r1, #16]
 801ef6c:	2f00      	cmp	r7, #0
 801ef6e:	d0f6      	beq.n	801ef5e <__sflush_r+0xae>
 801ef70:	0793      	lsls	r3, r2, #30
 801ef72:	680e      	ldr	r6, [r1, #0]
 801ef74:	bf08      	it	eq
 801ef76:	694b      	ldreq	r3, [r1, #20]
 801ef78:	600f      	str	r7, [r1, #0]
 801ef7a:	bf18      	it	ne
 801ef7c:	2300      	movne	r3, #0
 801ef7e:	eba6 0807 	sub.w	r8, r6, r7
 801ef82:	608b      	str	r3, [r1, #8]
 801ef84:	f1b8 0f00 	cmp.w	r8, #0
 801ef88:	dde9      	ble.n	801ef5e <__sflush_r+0xae>
 801ef8a:	6a21      	ldr	r1, [r4, #32]
 801ef8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801ef8e:	4643      	mov	r3, r8
 801ef90:	463a      	mov	r2, r7
 801ef92:	4628      	mov	r0, r5
 801ef94:	47b0      	blx	r6
 801ef96:	2800      	cmp	r0, #0
 801ef98:	dc08      	bgt.n	801efac <__sflush_r+0xfc>
 801ef9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ef9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801efa2:	81a3      	strh	r3, [r4, #12]
 801efa4:	f04f 30ff 	mov.w	r0, #4294967295
 801efa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801efac:	4407      	add	r7, r0
 801efae:	eba8 0800 	sub.w	r8, r8, r0
 801efb2:	e7e7      	b.n	801ef84 <__sflush_r+0xd4>
 801efb4:	20400001 	.word	0x20400001

0801efb8 <_fflush_r>:
 801efb8:	b538      	push	{r3, r4, r5, lr}
 801efba:	690b      	ldr	r3, [r1, #16]
 801efbc:	4605      	mov	r5, r0
 801efbe:	460c      	mov	r4, r1
 801efc0:	b913      	cbnz	r3, 801efc8 <_fflush_r+0x10>
 801efc2:	2500      	movs	r5, #0
 801efc4:	4628      	mov	r0, r5
 801efc6:	bd38      	pop	{r3, r4, r5, pc}
 801efc8:	b118      	cbz	r0, 801efd2 <_fflush_r+0x1a>
 801efca:	6a03      	ldr	r3, [r0, #32]
 801efcc:	b90b      	cbnz	r3, 801efd2 <_fflush_r+0x1a>
 801efce:	f7ff fa05 	bl	801e3dc <__sinit>
 801efd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801efd6:	2b00      	cmp	r3, #0
 801efd8:	d0f3      	beq.n	801efc2 <_fflush_r+0xa>
 801efda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801efdc:	07d0      	lsls	r0, r2, #31
 801efde:	d404      	bmi.n	801efea <_fflush_r+0x32>
 801efe0:	0599      	lsls	r1, r3, #22
 801efe2:	d402      	bmi.n	801efea <_fflush_r+0x32>
 801efe4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801efe6:	f7ff fb66 	bl	801e6b6 <__retarget_lock_acquire_recursive>
 801efea:	4628      	mov	r0, r5
 801efec:	4621      	mov	r1, r4
 801efee:	f7ff ff5f 	bl	801eeb0 <__sflush_r>
 801eff2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801eff4:	07da      	lsls	r2, r3, #31
 801eff6:	4605      	mov	r5, r0
 801eff8:	d4e4      	bmi.n	801efc4 <_fflush_r+0xc>
 801effa:	89a3      	ldrh	r3, [r4, #12]
 801effc:	059b      	lsls	r3, r3, #22
 801effe:	d4e1      	bmi.n	801efc4 <_fflush_r+0xc>
 801f000:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f002:	f7ff fb59 	bl	801e6b8 <__retarget_lock_release_recursive>
 801f006:	e7dd      	b.n	801efc4 <_fflush_r+0xc>

0801f008 <fiprintf>:
 801f008:	b40e      	push	{r1, r2, r3}
 801f00a:	b503      	push	{r0, r1, lr}
 801f00c:	4601      	mov	r1, r0
 801f00e:	ab03      	add	r3, sp, #12
 801f010:	4805      	ldr	r0, [pc, #20]	@ (801f028 <fiprintf+0x20>)
 801f012:	f853 2b04 	ldr.w	r2, [r3], #4
 801f016:	6800      	ldr	r0, [r0, #0]
 801f018:	9301      	str	r3, [sp, #4]
 801f01a:	f7ff fca5 	bl	801e968 <_vfiprintf_r>
 801f01e:	b002      	add	sp, #8
 801f020:	f85d eb04 	ldr.w	lr, [sp], #4
 801f024:	b003      	add	sp, #12
 801f026:	4770      	bx	lr
 801f028:	2000003c 	.word	0x2000003c

0801f02c <__swbuf_r>:
 801f02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f02e:	460e      	mov	r6, r1
 801f030:	4614      	mov	r4, r2
 801f032:	4605      	mov	r5, r0
 801f034:	b118      	cbz	r0, 801f03e <__swbuf_r+0x12>
 801f036:	6a03      	ldr	r3, [r0, #32]
 801f038:	b90b      	cbnz	r3, 801f03e <__swbuf_r+0x12>
 801f03a:	f7ff f9cf 	bl	801e3dc <__sinit>
 801f03e:	69a3      	ldr	r3, [r4, #24]
 801f040:	60a3      	str	r3, [r4, #8]
 801f042:	89a3      	ldrh	r3, [r4, #12]
 801f044:	071a      	lsls	r2, r3, #28
 801f046:	d501      	bpl.n	801f04c <__swbuf_r+0x20>
 801f048:	6923      	ldr	r3, [r4, #16]
 801f04a:	b943      	cbnz	r3, 801f05e <__swbuf_r+0x32>
 801f04c:	4621      	mov	r1, r4
 801f04e:	4628      	mov	r0, r5
 801f050:	f000 f82a 	bl	801f0a8 <__swsetup_r>
 801f054:	b118      	cbz	r0, 801f05e <__swbuf_r+0x32>
 801f056:	f04f 37ff 	mov.w	r7, #4294967295
 801f05a:	4638      	mov	r0, r7
 801f05c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f05e:	6823      	ldr	r3, [r4, #0]
 801f060:	6922      	ldr	r2, [r4, #16]
 801f062:	1a98      	subs	r0, r3, r2
 801f064:	6963      	ldr	r3, [r4, #20]
 801f066:	b2f6      	uxtb	r6, r6
 801f068:	4283      	cmp	r3, r0
 801f06a:	4637      	mov	r7, r6
 801f06c:	dc05      	bgt.n	801f07a <__swbuf_r+0x4e>
 801f06e:	4621      	mov	r1, r4
 801f070:	4628      	mov	r0, r5
 801f072:	f7ff ffa1 	bl	801efb8 <_fflush_r>
 801f076:	2800      	cmp	r0, #0
 801f078:	d1ed      	bne.n	801f056 <__swbuf_r+0x2a>
 801f07a:	68a3      	ldr	r3, [r4, #8]
 801f07c:	3b01      	subs	r3, #1
 801f07e:	60a3      	str	r3, [r4, #8]
 801f080:	6823      	ldr	r3, [r4, #0]
 801f082:	1c5a      	adds	r2, r3, #1
 801f084:	6022      	str	r2, [r4, #0]
 801f086:	701e      	strb	r6, [r3, #0]
 801f088:	6962      	ldr	r2, [r4, #20]
 801f08a:	1c43      	adds	r3, r0, #1
 801f08c:	429a      	cmp	r2, r3
 801f08e:	d004      	beq.n	801f09a <__swbuf_r+0x6e>
 801f090:	89a3      	ldrh	r3, [r4, #12]
 801f092:	07db      	lsls	r3, r3, #31
 801f094:	d5e1      	bpl.n	801f05a <__swbuf_r+0x2e>
 801f096:	2e0a      	cmp	r6, #10
 801f098:	d1df      	bne.n	801f05a <__swbuf_r+0x2e>
 801f09a:	4621      	mov	r1, r4
 801f09c:	4628      	mov	r0, r5
 801f09e:	f7ff ff8b 	bl	801efb8 <_fflush_r>
 801f0a2:	2800      	cmp	r0, #0
 801f0a4:	d0d9      	beq.n	801f05a <__swbuf_r+0x2e>
 801f0a6:	e7d6      	b.n	801f056 <__swbuf_r+0x2a>

0801f0a8 <__swsetup_r>:
 801f0a8:	b538      	push	{r3, r4, r5, lr}
 801f0aa:	4b29      	ldr	r3, [pc, #164]	@ (801f150 <__swsetup_r+0xa8>)
 801f0ac:	4605      	mov	r5, r0
 801f0ae:	6818      	ldr	r0, [r3, #0]
 801f0b0:	460c      	mov	r4, r1
 801f0b2:	b118      	cbz	r0, 801f0bc <__swsetup_r+0x14>
 801f0b4:	6a03      	ldr	r3, [r0, #32]
 801f0b6:	b90b      	cbnz	r3, 801f0bc <__swsetup_r+0x14>
 801f0b8:	f7ff f990 	bl	801e3dc <__sinit>
 801f0bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f0c0:	0719      	lsls	r1, r3, #28
 801f0c2:	d422      	bmi.n	801f10a <__swsetup_r+0x62>
 801f0c4:	06da      	lsls	r2, r3, #27
 801f0c6:	d407      	bmi.n	801f0d8 <__swsetup_r+0x30>
 801f0c8:	2209      	movs	r2, #9
 801f0ca:	602a      	str	r2, [r5, #0]
 801f0cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f0d0:	81a3      	strh	r3, [r4, #12]
 801f0d2:	f04f 30ff 	mov.w	r0, #4294967295
 801f0d6:	e033      	b.n	801f140 <__swsetup_r+0x98>
 801f0d8:	0758      	lsls	r0, r3, #29
 801f0da:	d512      	bpl.n	801f102 <__swsetup_r+0x5a>
 801f0dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f0de:	b141      	cbz	r1, 801f0f2 <__swsetup_r+0x4a>
 801f0e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f0e4:	4299      	cmp	r1, r3
 801f0e6:	d002      	beq.n	801f0ee <__swsetup_r+0x46>
 801f0e8:	4628      	mov	r0, r5
 801f0ea:	f7ff fb13 	bl	801e714 <_free_r>
 801f0ee:	2300      	movs	r3, #0
 801f0f0:	6363      	str	r3, [r4, #52]	@ 0x34
 801f0f2:	89a3      	ldrh	r3, [r4, #12]
 801f0f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801f0f8:	81a3      	strh	r3, [r4, #12]
 801f0fa:	2300      	movs	r3, #0
 801f0fc:	6063      	str	r3, [r4, #4]
 801f0fe:	6923      	ldr	r3, [r4, #16]
 801f100:	6023      	str	r3, [r4, #0]
 801f102:	89a3      	ldrh	r3, [r4, #12]
 801f104:	f043 0308 	orr.w	r3, r3, #8
 801f108:	81a3      	strh	r3, [r4, #12]
 801f10a:	6923      	ldr	r3, [r4, #16]
 801f10c:	b94b      	cbnz	r3, 801f122 <__swsetup_r+0x7a>
 801f10e:	89a3      	ldrh	r3, [r4, #12]
 801f110:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801f114:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801f118:	d003      	beq.n	801f122 <__swsetup_r+0x7a>
 801f11a:	4621      	mov	r1, r4
 801f11c:	4628      	mov	r0, r5
 801f11e:	f000 f856 	bl	801f1ce <__smakebuf_r>
 801f122:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f126:	f013 0201 	ands.w	r2, r3, #1
 801f12a:	d00a      	beq.n	801f142 <__swsetup_r+0x9a>
 801f12c:	2200      	movs	r2, #0
 801f12e:	60a2      	str	r2, [r4, #8]
 801f130:	6962      	ldr	r2, [r4, #20]
 801f132:	4252      	negs	r2, r2
 801f134:	61a2      	str	r2, [r4, #24]
 801f136:	6922      	ldr	r2, [r4, #16]
 801f138:	b942      	cbnz	r2, 801f14c <__swsetup_r+0xa4>
 801f13a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801f13e:	d1c5      	bne.n	801f0cc <__swsetup_r+0x24>
 801f140:	bd38      	pop	{r3, r4, r5, pc}
 801f142:	0799      	lsls	r1, r3, #30
 801f144:	bf58      	it	pl
 801f146:	6962      	ldrpl	r2, [r4, #20]
 801f148:	60a2      	str	r2, [r4, #8]
 801f14a:	e7f4      	b.n	801f136 <__swsetup_r+0x8e>
 801f14c:	2000      	movs	r0, #0
 801f14e:	e7f7      	b.n	801f140 <__swsetup_r+0x98>
 801f150:	2000003c 	.word	0x2000003c

0801f154 <_sbrk_r>:
 801f154:	b538      	push	{r3, r4, r5, lr}
 801f156:	4d06      	ldr	r5, [pc, #24]	@ (801f170 <_sbrk_r+0x1c>)
 801f158:	2300      	movs	r3, #0
 801f15a:	4604      	mov	r4, r0
 801f15c:	4608      	mov	r0, r1
 801f15e:	602b      	str	r3, [r5, #0]
 801f160:	f7e3 f9b2 	bl	80024c8 <_sbrk>
 801f164:	1c43      	adds	r3, r0, #1
 801f166:	d102      	bne.n	801f16e <_sbrk_r+0x1a>
 801f168:	682b      	ldr	r3, [r5, #0]
 801f16a:	b103      	cbz	r3, 801f16e <_sbrk_r+0x1a>
 801f16c:	6023      	str	r3, [r4, #0]
 801f16e:	bd38      	pop	{r3, r4, r5, pc}
 801f170:	20027e7c 	.word	0x20027e7c

0801f174 <abort>:
 801f174:	b508      	push	{r3, lr}
 801f176:	2006      	movs	r0, #6
 801f178:	f000 f88e 	bl	801f298 <raise>
 801f17c:	2001      	movs	r0, #1
 801f17e:	f7e3 f92b 	bl	80023d8 <_exit>

0801f182 <__swhatbuf_r>:
 801f182:	b570      	push	{r4, r5, r6, lr}
 801f184:	460c      	mov	r4, r1
 801f186:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f18a:	2900      	cmp	r1, #0
 801f18c:	b096      	sub	sp, #88	@ 0x58
 801f18e:	4615      	mov	r5, r2
 801f190:	461e      	mov	r6, r3
 801f192:	da0d      	bge.n	801f1b0 <__swhatbuf_r+0x2e>
 801f194:	89a3      	ldrh	r3, [r4, #12]
 801f196:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801f19a:	f04f 0100 	mov.w	r1, #0
 801f19e:	bf14      	ite	ne
 801f1a0:	2340      	movne	r3, #64	@ 0x40
 801f1a2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801f1a6:	2000      	movs	r0, #0
 801f1a8:	6031      	str	r1, [r6, #0]
 801f1aa:	602b      	str	r3, [r5, #0]
 801f1ac:	b016      	add	sp, #88	@ 0x58
 801f1ae:	bd70      	pop	{r4, r5, r6, pc}
 801f1b0:	466a      	mov	r2, sp
 801f1b2:	f000 f879 	bl	801f2a8 <_fstat_r>
 801f1b6:	2800      	cmp	r0, #0
 801f1b8:	dbec      	blt.n	801f194 <__swhatbuf_r+0x12>
 801f1ba:	9901      	ldr	r1, [sp, #4]
 801f1bc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801f1c0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801f1c4:	4259      	negs	r1, r3
 801f1c6:	4159      	adcs	r1, r3
 801f1c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801f1cc:	e7eb      	b.n	801f1a6 <__swhatbuf_r+0x24>

0801f1ce <__smakebuf_r>:
 801f1ce:	898b      	ldrh	r3, [r1, #12]
 801f1d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801f1d2:	079d      	lsls	r5, r3, #30
 801f1d4:	4606      	mov	r6, r0
 801f1d6:	460c      	mov	r4, r1
 801f1d8:	d507      	bpl.n	801f1ea <__smakebuf_r+0x1c>
 801f1da:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801f1de:	6023      	str	r3, [r4, #0]
 801f1e0:	6123      	str	r3, [r4, #16]
 801f1e2:	2301      	movs	r3, #1
 801f1e4:	6163      	str	r3, [r4, #20]
 801f1e6:	b003      	add	sp, #12
 801f1e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f1ea:	ab01      	add	r3, sp, #4
 801f1ec:	466a      	mov	r2, sp
 801f1ee:	f7ff ffc8 	bl	801f182 <__swhatbuf_r>
 801f1f2:	9f00      	ldr	r7, [sp, #0]
 801f1f4:	4605      	mov	r5, r0
 801f1f6:	4639      	mov	r1, r7
 801f1f8:	4630      	mov	r0, r6
 801f1fa:	f7ff faff 	bl	801e7fc <_malloc_r>
 801f1fe:	b948      	cbnz	r0, 801f214 <__smakebuf_r+0x46>
 801f200:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f204:	059a      	lsls	r2, r3, #22
 801f206:	d4ee      	bmi.n	801f1e6 <__smakebuf_r+0x18>
 801f208:	f023 0303 	bic.w	r3, r3, #3
 801f20c:	f043 0302 	orr.w	r3, r3, #2
 801f210:	81a3      	strh	r3, [r4, #12]
 801f212:	e7e2      	b.n	801f1da <__smakebuf_r+0xc>
 801f214:	89a3      	ldrh	r3, [r4, #12]
 801f216:	6020      	str	r0, [r4, #0]
 801f218:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801f21c:	81a3      	strh	r3, [r4, #12]
 801f21e:	9b01      	ldr	r3, [sp, #4]
 801f220:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801f224:	b15b      	cbz	r3, 801f23e <__smakebuf_r+0x70>
 801f226:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f22a:	4630      	mov	r0, r6
 801f22c:	f000 f84e 	bl	801f2cc <_isatty_r>
 801f230:	b128      	cbz	r0, 801f23e <__smakebuf_r+0x70>
 801f232:	89a3      	ldrh	r3, [r4, #12]
 801f234:	f023 0303 	bic.w	r3, r3, #3
 801f238:	f043 0301 	orr.w	r3, r3, #1
 801f23c:	81a3      	strh	r3, [r4, #12]
 801f23e:	89a3      	ldrh	r3, [r4, #12]
 801f240:	431d      	orrs	r5, r3
 801f242:	81a5      	strh	r5, [r4, #12]
 801f244:	e7cf      	b.n	801f1e6 <__smakebuf_r+0x18>

0801f246 <_raise_r>:
 801f246:	291f      	cmp	r1, #31
 801f248:	b538      	push	{r3, r4, r5, lr}
 801f24a:	4605      	mov	r5, r0
 801f24c:	460c      	mov	r4, r1
 801f24e:	d904      	bls.n	801f25a <_raise_r+0x14>
 801f250:	2316      	movs	r3, #22
 801f252:	6003      	str	r3, [r0, #0]
 801f254:	f04f 30ff 	mov.w	r0, #4294967295
 801f258:	bd38      	pop	{r3, r4, r5, pc}
 801f25a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801f25c:	b112      	cbz	r2, 801f264 <_raise_r+0x1e>
 801f25e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801f262:	b94b      	cbnz	r3, 801f278 <_raise_r+0x32>
 801f264:	4628      	mov	r0, r5
 801f266:	f000 f853 	bl	801f310 <_getpid_r>
 801f26a:	4622      	mov	r2, r4
 801f26c:	4601      	mov	r1, r0
 801f26e:	4628      	mov	r0, r5
 801f270:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f274:	f000 b83a 	b.w	801f2ec <_kill_r>
 801f278:	2b01      	cmp	r3, #1
 801f27a:	d00a      	beq.n	801f292 <_raise_r+0x4c>
 801f27c:	1c59      	adds	r1, r3, #1
 801f27e:	d103      	bne.n	801f288 <_raise_r+0x42>
 801f280:	2316      	movs	r3, #22
 801f282:	6003      	str	r3, [r0, #0]
 801f284:	2001      	movs	r0, #1
 801f286:	e7e7      	b.n	801f258 <_raise_r+0x12>
 801f288:	2100      	movs	r1, #0
 801f28a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801f28e:	4620      	mov	r0, r4
 801f290:	4798      	blx	r3
 801f292:	2000      	movs	r0, #0
 801f294:	e7e0      	b.n	801f258 <_raise_r+0x12>
	...

0801f298 <raise>:
 801f298:	4b02      	ldr	r3, [pc, #8]	@ (801f2a4 <raise+0xc>)
 801f29a:	4601      	mov	r1, r0
 801f29c:	6818      	ldr	r0, [r3, #0]
 801f29e:	f7ff bfd2 	b.w	801f246 <_raise_r>
 801f2a2:	bf00      	nop
 801f2a4:	2000003c 	.word	0x2000003c

0801f2a8 <_fstat_r>:
 801f2a8:	b538      	push	{r3, r4, r5, lr}
 801f2aa:	4d07      	ldr	r5, [pc, #28]	@ (801f2c8 <_fstat_r+0x20>)
 801f2ac:	2300      	movs	r3, #0
 801f2ae:	4604      	mov	r4, r0
 801f2b0:	4608      	mov	r0, r1
 801f2b2:	4611      	mov	r1, r2
 801f2b4:	602b      	str	r3, [r5, #0]
 801f2b6:	f7e3 f8df 	bl	8002478 <_fstat>
 801f2ba:	1c43      	adds	r3, r0, #1
 801f2bc:	d102      	bne.n	801f2c4 <_fstat_r+0x1c>
 801f2be:	682b      	ldr	r3, [r5, #0]
 801f2c0:	b103      	cbz	r3, 801f2c4 <_fstat_r+0x1c>
 801f2c2:	6023      	str	r3, [r4, #0]
 801f2c4:	bd38      	pop	{r3, r4, r5, pc}
 801f2c6:	bf00      	nop
 801f2c8:	20027e7c 	.word	0x20027e7c

0801f2cc <_isatty_r>:
 801f2cc:	b538      	push	{r3, r4, r5, lr}
 801f2ce:	4d06      	ldr	r5, [pc, #24]	@ (801f2e8 <_isatty_r+0x1c>)
 801f2d0:	2300      	movs	r3, #0
 801f2d2:	4604      	mov	r4, r0
 801f2d4:	4608      	mov	r0, r1
 801f2d6:	602b      	str	r3, [r5, #0]
 801f2d8:	f7e3 f8de 	bl	8002498 <_isatty>
 801f2dc:	1c43      	adds	r3, r0, #1
 801f2de:	d102      	bne.n	801f2e6 <_isatty_r+0x1a>
 801f2e0:	682b      	ldr	r3, [r5, #0]
 801f2e2:	b103      	cbz	r3, 801f2e6 <_isatty_r+0x1a>
 801f2e4:	6023      	str	r3, [r4, #0]
 801f2e6:	bd38      	pop	{r3, r4, r5, pc}
 801f2e8:	20027e7c 	.word	0x20027e7c

0801f2ec <_kill_r>:
 801f2ec:	b538      	push	{r3, r4, r5, lr}
 801f2ee:	4d07      	ldr	r5, [pc, #28]	@ (801f30c <_kill_r+0x20>)
 801f2f0:	2300      	movs	r3, #0
 801f2f2:	4604      	mov	r4, r0
 801f2f4:	4608      	mov	r0, r1
 801f2f6:	4611      	mov	r1, r2
 801f2f8:	602b      	str	r3, [r5, #0]
 801f2fa:	f7e3 f85b 	bl	80023b4 <_kill>
 801f2fe:	1c43      	adds	r3, r0, #1
 801f300:	d102      	bne.n	801f308 <_kill_r+0x1c>
 801f302:	682b      	ldr	r3, [r5, #0]
 801f304:	b103      	cbz	r3, 801f308 <_kill_r+0x1c>
 801f306:	6023      	str	r3, [r4, #0]
 801f308:	bd38      	pop	{r3, r4, r5, pc}
 801f30a:	bf00      	nop
 801f30c:	20027e7c 	.word	0x20027e7c

0801f310 <_getpid_r>:
 801f310:	f7e3 b848 	b.w	80023a4 <_getpid>

0801f314 <_init>:
 801f314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f316:	bf00      	nop
 801f318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f31a:	bc08      	pop	{r3}
 801f31c:	469e      	mov	lr, r3
 801f31e:	4770      	bx	lr

0801f320 <_fini>:
 801f320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f322:	bf00      	nop
 801f324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f326:	bc08      	pop	{r3}
 801f328:	469e      	mov	lr, r3
 801f32a:	4770      	bx	lr
