{
    "code": "module TopModule (\n    input logic clk,\n    input logic shift_ena,\n    input logic count_ena,\n    input logic data,\n    output logic [3:0] q\n);\n\n    logic [3:0] shift_reg;\n\n    always @(posedge clk) begin\n        if (shift_ena) begin\n            shift_reg <= {shift_reg[2:0], data}; // Shift in data MSB first\n        end else if (count_ena) begin\n            shift_reg <= shift_reg - 1'b1; // Decrement the counter\n        end\n    end\n\n    assign q = shift_reg;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}