$date
	Fri Sep  3 18:05:20 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module TaskSix_tb $end
$var wire 4 ! O_2 [3:0] $end
$var wire 4 " O_1 [3:0] $end
$var wire 4 # O_0 [3:0] $end
$var reg 4 $ A_0 [3:0] $end
$var reg 4 % A_1 [3:0] $end
$var reg 4 & B_0 [3:0] $end
$var reg 4 ' B_1 [3:0] $end
$scope module Z1 $end
$var wire 4 ( aOne [3:0] $end
$var wire 4 ) aZero [3:0] $end
$var wire 4 * bOne [3:0] $end
$var wire 4 + bZero [3:0] $end
$var wire 4 , zAgain [3:0] $end
$var wire 5 - tAgain [4:0] $end
$var wire 4 . carry [3:0] $end
$var wire 1 / c2 $end
$var wire 4 0 c1 [3:0] $end
$var wire 4 1 Z [3:0] $end
$var wire 4 2 Tens [3:0] $end
$var wire 5 3 Te [4:0] $end
$var wire 4 4 Ones [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 4
b1101 3
b10 2
b1010 1
b1 0
1/
b1 .
b1100 -
b1010 ,
b110 +
b100 *
b111 )
b111 (
b100 '
b110 &
b111 %
b111 $
b11 #
b10 "
b1 !
$end
#10
b10 #
b10 4
b101 '
b101 *
b1100 3
b101 &
b101 +
b1100 -
b110 %
b110 (
#20
b11 "
b11 2
b11 #
b11 4
b1001 '
b1001 *
b1001 &
b1001 +
b1101 -
b11 %
b11 (
b1101 3
b100 $
b100 )
#30
b110 "
b110 2
b1000 #
b1000 4
b110 '
b110 *
b10000 -
b1001 %
b1001 (
b10010 3
b1001 $
b1001 )
#40
