
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033459                       # Number of seconds simulated
sim_ticks                                 33458713491                       # Number of ticks simulated
final_tick                               604961636610                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 119360                       # Simulator instruction rate (inst/s)
host_op_rate                                   153692                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1153810                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912864                       # Number of bytes of host memory used
host_seconds                                 28998.46                       # Real time elapsed on the host
sim_insts                                  3461253253                       # Number of instructions simulated
sim_ops                                    4456830859                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1770752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1030912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       438912                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3246976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6400                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1276032                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1276032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13834                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8054                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3429                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25367                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9969                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9969                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        61210                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52923493                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49733                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     30811466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        80338                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13118018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                97044257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        61210                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49733                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        80338                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             191281                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38137509                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38137509                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38137509                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        61210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52923493                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49733                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     30811466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        80338                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13118018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              135181767                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80236724                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28434911                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24861684                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802736                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14195287                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13679684                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2041392                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56716                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33535251                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158231267                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28434911                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15721076                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32571274                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8847880                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4072871                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16531161                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715497                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77214308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44643034     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1612460      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2949693      3.82%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2774166      3.59%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4557700      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4748292      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1129046      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848628      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13951289     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77214308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354388                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.972055                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34590789                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3945364                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31522572                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125868                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7029705                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3097200                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177023457                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1367                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7029705                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36048183                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1507500                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       435465                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30178136                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2015310                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172348362                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        688978                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       814084                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228854455                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784418244                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784418244                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79958283                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20339                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5396751                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26498096                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5756178                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96733                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2018542                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163121570                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137661296                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       177644                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48946448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134383337                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77214308                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.782847                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839703                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26842182     34.76%     34.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14360800     18.60%     53.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12583801     16.30%     69.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7665690      9.93%     79.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8016360     10.38%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4722100      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2085334      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556448      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381593      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77214308                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540752     66.33%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174080     21.35%     87.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100379     12.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107991505     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085204      0.79%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23684422     17.20%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4890244      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137661296                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.715689                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             815211                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005922                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353529755                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212088290                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133176967                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138476507                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338513                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7568025                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          880                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          412                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1402823                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7029705                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         918618                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58599                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163141434                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       191875                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26498096                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5756178                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30387                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          199                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          412                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959471                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061799                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021270                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135090199                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22768627                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2571097                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27540845                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20416949                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4772218                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.683645                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133325815                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133176967                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81823043                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199678479                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.659801                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409774                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49530415                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807492                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70184603                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618754                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317023                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32365048     46.11%     46.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14851728     21.16%     67.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8305742     11.83%     79.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816789      4.01%     83.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2697029      3.84%     86.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1126214      1.60%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3010436      4.29%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876732      1.25%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4134885      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70184603                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4134885                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229191718                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333319459                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30042                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3022416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802367                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802367                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246312                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246312                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624900257                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174573824                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182463518                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80236724                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28845509                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23467026                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1926838                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12249952                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11370281                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2965442                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84788                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31888587                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             157521185                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28845509                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14335723                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33091535                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9889488                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5364094                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15580238                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       762354                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     78274055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.478950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45182520     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1777566      2.27%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2316759      2.96%     62.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3514392      4.49%     67.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3403745      4.35%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2590095      3.31%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1540670      1.97%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2312766      2.95%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15635542     19.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     78274055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359505                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.963206                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32946725                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5256523                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31891594                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       249603                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7929608                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4889670                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     188434214                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7929608                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34684511                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         949528                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1762600                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30362603                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2585203                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     182965626                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          771                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1117392                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       811767                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           20                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    254932280                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    852084485                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    852084485                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    158556715                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        96375552                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38584                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21715                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7302814                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16958608                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8985315                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       175204                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3086997                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170078335                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36717                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137002136                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       253522                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     55289705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    168157023                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5761                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     78274055                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.750288                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895967                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27361684     34.96%     34.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17147442     21.91%     56.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11121294     14.21%     71.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7530490      9.62%     80.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7053826      9.01%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3766172      4.81%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2770415      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       829874      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       692858      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     78274055                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         672621     69.32%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        137890     14.21%     83.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159746     16.46%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114013238     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1936911      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15478      0.01%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13521307      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7515202      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137002136                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.707474                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             970264                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007082                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    353502111                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    225405539                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133157289                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137972400                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       464217                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6495562                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          818                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2279380                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          341                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7929608                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         564332                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90518                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170115052                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1112855                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16958608                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8985315                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21239                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         68367                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          818                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1179189                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1083770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2262959                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134374144                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12727001                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2627990                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20075810                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18824081                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7348809                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.674721                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133192205                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133157289                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85562387                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240275270                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.659555                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356102                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92860557                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114129097                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     55986241                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30956                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1958514                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     70344447                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622432                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149747                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27282903     38.78%     38.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20140838     28.63%     67.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7409679     10.53%     77.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4245664      6.04%     83.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3548979      5.05%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1769845      2.52%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1720947      2.45%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       743650      1.06%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3481942      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     70344447                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92860557                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114129097                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17168979                       # Number of memory references committed
system.switch_cpus1.commit.loads             10463046                       # Number of loads committed
system.switch_cpus1.commit.membars              15478                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16369463                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102871165                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2328742                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3481942                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           236977843                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348164478                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29755                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1962669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92860557                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114129097                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92860557                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.864056                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.864056                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.157332                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.157332                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       604694917                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183918077                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174051144                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30956                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80236724                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30078367                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24551092                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2007671                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12768017                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11870733                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3113223                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88340                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31166635                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             163492996                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30078367                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14983956                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35449560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10473949                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4900095                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15178400                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       781314                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     79965924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44516364     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2900104      3.63%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4370413      5.47%     64.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3008597      3.76%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2120702      2.65%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2076374      2.60%     73.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1245495      1.56%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2671802      3.34%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17056073     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     79965924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.374870                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.037633                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32049922                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5119062                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33852155                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       495585                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8449187                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5061930                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          516                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195806665                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2442                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8449187                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33845949                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         469635                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2069485                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32514911                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2616746                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     189943242                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1097939                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       888296                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    266307558                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    884160280                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    884160280                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    164056247                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102251300                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34202                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16331                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7781834                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17442257                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8920616                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       112797                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2519669                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         177073099                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32607                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141471170                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       281150                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59021494                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    180571694                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     79965924                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769143                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.918578                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28782049     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15989990     20.00%     55.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11427257     14.29%     70.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7630779      9.54%     79.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7746483      9.69%     89.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3717199      4.65%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3294106      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       626722      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       751339      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     79965924                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         768049     70.88%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        153221     14.14%     85.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       162346     14.98%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118304354     83.62%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1790862      1.27%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16276      0.01%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13915957      9.84%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7443721      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141471170                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763172                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1083623                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007660                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    364273037                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    236127658                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137550962                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142554793                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       443773                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6766349                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          460                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2137551                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8449187                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         241885                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        46675                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    177105708                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       659062                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17442257                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8920616                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16331                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39682                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          460                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1222570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1093706                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2316276                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138866390                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13007200                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2604780                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20266211                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19734128                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7259011                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.730709                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137611052                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137550962                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89107170                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        253073069                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.714314                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352101                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95413479                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117607189                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59498662                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32552                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2023574                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     71516736                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.644471                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174892                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27517572     38.48%     38.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20402351     28.53%     67.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7719272     10.79%     77.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4323235      6.05%     83.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3641157      5.09%     88.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1630785      2.28%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1555938      2.18%     93.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1069000      1.49%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3657426      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     71516736                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95413479                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117607189                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17458970                       # Number of memory references committed
system.switch_cpus2.commit.loads             10675905                       # Number of loads committed
system.switch_cpus2.commit.membars              16276                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17057423                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105877294                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2430044                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3657426                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           244965161                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          362666277                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 270800                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95413479                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117607189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95413479                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840937                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840937                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189150                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189150                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       623722988                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191252374                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      180008760                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32552                       # number of misc regfile writes
system.l20.replacements                         13850                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215097                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24090                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.928892                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.831383                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.311464                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5357.970108                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4675.887045                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019319                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000812                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523239                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456630                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35801                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35801                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9373                       # number of Writeback hits
system.l20.Writeback_hits::total                 9373                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35801                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35801                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35801                       # number of overall hits
system.l20.overall_hits::total                  35801                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13834                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13850                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13834                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13850                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13834                       # number of overall misses
system.l20.overall_misses::total                13850                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2795434                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1766733962                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1769529396                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2795434                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1766733962                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1769529396                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2795434                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1766733962                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1769529396                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49635                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49651                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9373                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9373                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49635                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49651                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49635                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49651                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.278715                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.278947                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.278715                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.278947                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.278715                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.278947                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 174714.625000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 127709.553419                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 127763.855307                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 174714.625000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 127709.553419                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 127763.855307                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 174714.625000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 127709.553419                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 127763.855307                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2209                       # number of writebacks
system.l20.writebacks::total                     2209                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13834                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13850                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13834                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13850                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13834                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13850                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2642020                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1636017510                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1638659530                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2642020                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1636017510                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1638659530                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2642020                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1636017510                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1638659530                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.278715                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.278947                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.278715                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.278947                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.278715                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.278947                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165126.250000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118260.626717                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 118314.767509                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 165126.250000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 118260.626717                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 118314.767509                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 165126.250000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 118260.626717                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 118314.767509                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8069                       # number of replacements
system.l21.tagsinuse                     10239.990757                       # Cycle average of tags in use
system.l21.total_refs                          588348                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18309                       # Sample count of references to valid blocks.
system.l21.avg_refs                         32.134360                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          523.109855                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.618382                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3502.322310                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6205.940210                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.051085                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000842                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.342024                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.606049                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        40256                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40256                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23658                       # number of Writeback hits
system.l21.Writeback_hits::total                23658                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        40256                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40256                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        40256                       # number of overall hits
system.l21.overall_hits::total                  40256                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8053                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8066                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8054                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8067                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8054                       # number of overall misses
system.l21.overall_misses::total                 8067                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1524732                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1067175140                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1068699872                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data        77330                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total        77330                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1524732                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1067252470                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1068777202                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1524732                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1067252470                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1068777202                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        48309                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              48322                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23658                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23658                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        48310                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               48323                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        48310                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              48323                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.166698                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.166922                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.166715                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.166939                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.166715                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.166939                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 117287.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 132518.954427                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 132494.405157                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        77330                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        77330                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 117287.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 132512.102061                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 132487.566877                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 117287.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 132512.102061                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 132487.566877                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5415                       # number of writebacks
system.l21.writebacks::total                     5415                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8053                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8066                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8054                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8067                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8054                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8067                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1402900                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    991071832                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    992474732                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data        68000                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total        68000                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1402900                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    991139832                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    992542732                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1402900                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    991139832                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    992542732                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.166698                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.166922                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.166715                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.166939                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.166715                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.166939                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 107915.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 123068.649199                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 123044.226630                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        68000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        68000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 107915.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 123061.811771                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 123037.403248                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 107915.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 123061.811771                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 123037.403248                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3450                       # number of replacements
system.l22.tagsinuse                     12287.889788                       # Cycle average of tags in use
system.l22.total_refs                          359914                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15738                       # Sample count of references to valid blocks.
system.l22.avg_refs                         22.869107                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          669.433523                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    18.114973                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1618.376972                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             3.708787                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9978.255532                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.054479                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001474                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.131704                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000302                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.812033                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999991                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        28227                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  28227                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9329                       # number of Writeback hits
system.l22.Writeback_hits::total                 9329                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.data        28228                       # number of demand (read+write) hits
system.l22.demand_hits::total                   28228                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        28228                       # number of overall hits
system.l22.overall_hits::total                  28228                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3411                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3432                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           18                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 18                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3429                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3450                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3429                       # number of overall misses
system.l22.overall_misses::total                 3450                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3121549                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    462741180                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      465862729                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      2123037                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      2123037                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3121549                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    464864217                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       467985766                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3121549                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    464864217                       # number of overall miss cycles
system.l22.overall_miss_latency::total      467985766                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           21                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        31638                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              31659                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9329                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9329                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           21                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        31657                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               31678                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           21                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        31657                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              31678                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.107813                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108405                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.947368                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.947368                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.108317                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108908                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.108317                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108908                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 148645.190476                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 135661.442392                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 135740.888403                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 117946.500000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 117946.500000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 148645.190476                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 135568.450569                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 135648.048116                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 148645.190476                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 135568.450569                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 135648.048116                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2345                       # number of writebacks
system.l22.writebacks::total                     2345                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3411                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3432                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           18                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            18                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3429                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3450                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3429                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3450                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2921567                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    430543088                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    433464655                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      1954597                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      1954597                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2921567                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    432497685                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    435419252                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2921567                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    432497685                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    435419252                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.107813                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108405                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.947368                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.108317                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108908                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.108317                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108908                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 139122.238095                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 126221.954852                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 126300.890152                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 108588.722222                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 108588.722222                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 139122.238095                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 126129.391951                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 126208.478841                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 139122.238095                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 126129.391951                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 126208.478841                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.726603                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016563255                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872123.858195                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.726603                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025203                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869754                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16531141                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16531141                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16531141                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16531141                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16531141                       # number of overall hits
system.cpu0.icache.overall_hits::total       16531141                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3751211                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3751211                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3751211                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3751211                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3751211                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3751211                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16531161                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16531161                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16531161                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16531161                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16531161                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16531161                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 187560.550000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 187560.550000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 187560.550000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 187560.550000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 187560.550000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 187560.550000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2824381                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2824381                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2824381                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2824381                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2824381                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2824381                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 176523.812500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 176523.812500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 176523.812500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 176523.812500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 176523.812500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 176523.812500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49635                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246452143                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49891                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4939.811649                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.203319                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.796681                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825013                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174987                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20669376                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20669376                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25002868                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25002868                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25002868                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25002868                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157006                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157006                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157006                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157006                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157006                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157006                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12313621421                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12313621421                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12313621421                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12313621421                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12313621421                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12313621421                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20826382                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20826382                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25159874                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25159874                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25159874                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25159874                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007539                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006240                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006240                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006240                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006240                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78427.712450                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78427.712450                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78427.712450                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78427.712450                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78427.712450                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78427.712450                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9373                       # number of writebacks
system.cpu0.dcache.writebacks::total             9373                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107371                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107371                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107371                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107371                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107371                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107371                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49635                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49635                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49635                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49635                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49635                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49635                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2027860343                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2027860343                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2027860343                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2027860343                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2027860343                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2027860343                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001973                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001973                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001973                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40855.451657                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40855.451657                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40855.451657                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40855.451657                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40855.451657                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40855.451657                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996997                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100633412                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219018.975806                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996997                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15580217                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15580217                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15580217                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15580217                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15580217                       # number of overall hits
system.cpu1.icache.overall_hits::total       15580217                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2221638                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2221638                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2221638                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2221638                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2221638                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2221638                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15580238                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15580238                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15580238                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15580238                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15580238                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15580238                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 105792.285714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 105792.285714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 105792.285714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 105792.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 105792.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 105792.285714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1537732                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1537732                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1537732                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1537732                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1537732                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1537732                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 118287.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 118287.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 118287.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 118287.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 118287.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 118287.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 48310                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185467068                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48566                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3818.866450                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.568716                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.431284                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912378                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087622                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9683637                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9683637                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6670362                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6670362                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16412                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16412                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15478                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15478                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16353999                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16353999                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16353999                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16353999                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121595                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121595                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3722                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3722                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       125317                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        125317                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       125317                       # number of overall misses
system.cpu1.dcache.overall_misses::total       125317                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6171902000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6171902000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    396865090                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    396865090                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6568767090                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6568767090                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6568767090                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6568767090                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9805232                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9805232                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6674084                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6674084                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15478                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15478                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16479316                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16479316                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16479316                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16479316                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012401                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012401                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000558                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000558                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007605                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007605                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007605                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007605                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50757.860109                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50757.860109                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 106626.837722                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 106626.837722                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 52417.206684                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 52417.206684                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 52417.206684                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 52417.206684                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1572713                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 92512.529412                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23658                       # number of writebacks
system.cpu1.dcache.writebacks::total            23658                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        73286                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        73286                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3721                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3721                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        77007                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        77007                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        77007                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        77007                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        48309                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        48309                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        48310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        48310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        48310                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        48310                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1405191106                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1405191106                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        81055                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        81055                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1405272161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1405272161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1405272161                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1405272161                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004927                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004927                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002932                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002932                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002932                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002932                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29087.563518                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29087.563518                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        81055                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        81055                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29088.639226                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29088.639226                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29088.639226                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29088.639226                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               464.114967                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1103119662                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2362140.603854                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    18.114967                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.029030                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743774                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15178375                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15178375                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15178375                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15178375                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15178375                       # number of overall hits
system.cpu2.icache.overall_hits::total       15178375                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           25                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           25                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            25                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           25                       # number of overall misses
system.cpu2.icache.overall_misses::total           25                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3568584                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3568584                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3568584                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3568584                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3568584                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3568584                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15178400                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15178400                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15178400                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15178400                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15178400                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15178400                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 142743.360000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 142743.360000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 142743.360000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 142743.360000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 142743.360000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 142743.360000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3145905                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3145905                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3145905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3145905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3145905                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3145905                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       149805                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       149805                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       149805                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       149805                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       149805                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       149805                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 31657                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176275256                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 31913                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5523.619089                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.936831                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.063169                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902097                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097903                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9906900                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9906900                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6750104                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6750104                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16307                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16307                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16276                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16276                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16657004                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16657004                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16657004                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16657004                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        63709                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        63709                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          139                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        63848                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         63848                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        63848                       # number of overall misses
system.cpu2.dcache.overall_misses::total        63848                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2126225955                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2126225955                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     16478592                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     16478592                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2142704547                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2142704547                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2142704547                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2142704547                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9970609                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9970609                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6750243                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6750243                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16276                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16276                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16720852                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16720852                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16720852                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16720852                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006390                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006390                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003818                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003818                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003818                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003818                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33374.028081                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33374.028081                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 118551.021583                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 118551.021583                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33559.462270                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33559.462270                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33559.462270                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33559.462270                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        43277                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        43277                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9329                       # number of writebacks
system.cpu2.dcache.writebacks::total             9329                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32071                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32071                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32191                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32191                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32191                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32191                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        31638                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        31638                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        31657                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        31657                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        31657                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        31657                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    685637624                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    685637624                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      2154103                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2154103                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    687791727                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    687791727                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    687791727                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    687791727                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21671.332701                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21671.332701                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 113373.842105                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 113373.842105                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21726.371008                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21726.371008                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21726.371008                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21726.371008                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
