<stg><name>poly_lift</name>


<trans_list>

<trans id="235" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="9" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="12" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="13" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="15" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="19" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="20" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="16" op_0_bw="64">
<![CDATA[
:0  %b_coeffs = alloca [701 x i16], align 2

]]></Node>
<StgValue><ssdm name="b_coeffs"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_coeffs_addr = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_coeffs_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="10">
<![CDATA[
:2  %a_coeffs_load = load i16* %a_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %a_coeffs_addr_1 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_coeffs_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="10">
<![CDATA[
:4  %a_coeffs_load_1 = load i16* %a_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="10">
<![CDATA[
:2  %a_coeffs_load = load i16* %a_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="10">
<![CDATA[
:4  %a_coeffs_load_1 = load i16* %a_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %a_coeffs_addr_2 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_coeffs_addr_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="10">
<![CDATA[
:6  %a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %b_coeffs_addr_1 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_coeffs_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:11  store i16 %a_coeffs_load_1, i16* %b_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="10">
<![CDATA[
:6  %a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp = add i16 %a_coeffs_load_2, %a_coeffs_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %b_coeffs_addr = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_coeffs_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:9  store i16 %tmp, i16* %b_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %b_coeffs_addr_2 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_coeffs_addr_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:13  store i16 %a_coeffs_load_2, i16* %b_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %tmp_s = phi i16 [ %tmp, %0 ], [ %tmp_12, %2 ]

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = phi i16 [ %a_coeffs_load_2, %0 ], [ %tmp_17, %2 ]

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2  %tmp_2 = phi i16 [ %a_coeffs_load_1, %0 ], [ %tmp_15, %2 ]

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:3  %i = phi i10 [ 3, %0 ], [ %i_4, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:4  %zj = phi i2 [ 0, %0 ], [ %tmp_19, %2 ]

]]></Node>
<StgValue><ssdm name="zj"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="2">
<![CDATA[
:5  %zj_cast9 = zext i2 %zj to i3

]]></Node>
<StgValue><ssdm name="zj_cast9"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="2">
<![CDATA[
:6  %zj_cast = zext i2 %zj to i16

]]></Node>
<StgValue><ssdm name="zj_cast"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %exitcond2 = icmp eq i10 %i, -323

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 698, i64 698, i64 698)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %exitcond2, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_7 = zext i10 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_coeffs_addr_3 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="a_coeffs_addr_3"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="10">
<![CDATA[
:2  %a_coeffs_load_3 = load i16* %a_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load_3"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="10">
<![CDATA[
:6  %b_coeffs_load = load i16* %b_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="10">
<![CDATA[
:12  %b_coeffs_load_1 = load i16* %b_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:22  %i_4 = add i10 %i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_3 = add i2 %zj, 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="2">
<![CDATA[
:1  %tmp_3_cast = zext i2 %tmp_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_4 = mul i16 %a_coeffs_load, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_5 = add i16 %tmp_4, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_6 = mul i16 %a_coeffs_load, %zj_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_8 = mul i16 %a_coeffs_load_1, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp1 = add i16 %tmp_6, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:8  store i16 %tmp_s, i16* %b_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="10">
<![CDATA[
:2  %a_coeffs_load_3 = load i16* %a_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load_3"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="10">
<![CDATA[
:6  %b_coeffs_load = load i16* %b_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:9  %tmp_13 = add i2 %zj, 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="10">
<![CDATA[
:12  %b_coeffs_load_1 = load i16* %b_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="10">
<![CDATA[
:16  %b_coeffs_load_2 = load i16* %b_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_2"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:19  %tmp_18 = icmp ne i2 %tmp_13, -1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:20  %tmp_27 = xor i2 %zj, -2

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21  %tmp_19 = select i1 %tmp_18, i2 %tmp_13, i2 %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %tmp_10 = add i3 %zj_cast9, 2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="3">
<![CDATA[
:4  %tmp_11_cast = zext i3 %tmp_10 to i16

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_11 = mul i16 %tmp_11_cast, %a_coeffs_load_3

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_12 = add i16 %tmp_11, %b_coeffs_load

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:8  store i16 %tmp_12, i16* %b_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="2">
<![CDATA[
:10  %tmp_14_cast = zext i2 %tmp_13 to i16

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %tmp_14 = mul i16 %tmp_14_cast, %a_coeffs_load_3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %tmp_15 = add i16 %tmp_14, %b_coeffs_load_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:14  store i16 %tmp_15, i16* %b_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %tmp_16 = mul i16 %zj_cast, %a_coeffs_load_3

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="10">
<![CDATA[
:16  %b_coeffs_load_2 = load i16* %b_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_2"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %tmp_17 = add i16 %tmp_16, %b_coeffs_load_2

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:18  store i16 %tmp_17, i16* %b_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="86" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_9 = add i16 %tmp1, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:9  store i16 %tmp_5, i16* %b_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:10  store i16 %tmp_9, i16* %b_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i_1 = phi i10 [ 3, %3 ], [ %i_5, %5 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond1 = icmp eq i10 %i_1, -323

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 698, i64 698, i64 698)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %.preheader.preheader, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="10">
<![CDATA[
:4  %tmp_22 = zext i10 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %a_coeffs_addr_4 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="a_coeffs_addr_4"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="10">
<![CDATA[
:6  %a_coeffs_load_4 = load i16* %a_coeffs_addr_4, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load_4"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:0  %b_coeffs_addr_3 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 700

]]></Node>
<StgValue><ssdm name="b_coeffs_addr_3"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="99" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_20 = add i10 -3, %i_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="10">
<![CDATA[
:1  %tmp_21 = zext i10 %tmp_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %b_coeffs_addr_4 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="b_coeffs_addr_4"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="10">
<![CDATA[
:3  %b_coeffs_load_3 = load i16* %b_coeffs_addr_4, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_3"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="10">
<![CDATA[
:6  %a_coeffs_load_4 = load i16* %a_coeffs_addr_4, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load_4"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp_23 = add i10 -1, %i_1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="10">
<![CDATA[
:8  %tmp_24 = zext i10 %tmp_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %a_coeffs_addr_5 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="a_coeffs_addr_5"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="10">
<![CDATA[
:10  %a_coeffs_load_5 = load i16* %a_coeffs_addr_5, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load_5"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11  %tmp_25 = add i10 -2, %i_1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="10">
<![CDATA[
:12  %tmp_26 = zext i10 %tmp_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %a_coeffs_addr_6 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="a_coeffs_addr_6"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="10">
<![CDATA[
:14  %a_coeffs_load_6 = load i16* %a_coeffs_addr_6, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load_6"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="16">
<![CDATA[
:15  %tmp_28 = trunc i16 %a_coeffs_load_4 to i15

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:24  %i_5 = add i10 1, %i_1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="114" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="10">
<![CDATA[
:3  %b_coeffs_load_3 = load i16* %b_coeffs_addr_4, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_3"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="10">
<![CDATA[
:10  %a_coeffs_load_5 = load i16* %a_coeffs_addr_5, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load_5"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="10">
<![CDATA[
:14  %a_coeffs_load_6 = load i16* %a_coeffs_addr_6, align 2

]]></Node>
<StgValue><ssdm name="a_coeffs_load_6"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="16">
<![CDATA[
:16  %tmp_29 = trunc i16 %a_coeffs_load_5 to i15

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="16">
<![CDATA[
:17  %tmp_34 = trunc i16 %a_coeffs_load_6 to i15

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:18  %tmp2 = add i15 %tmp_28, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:19  %tmp_30 = add i15 %tmp2, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
:20  %tmp_31 = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %tmp_30, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  %tmp_32 = add i16 %b_coeffs_load_3, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %b_coeffs_addr_5 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="b_coeffs_addr_5"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:23  store i16 %tmp_32, i16* %b_coeffs_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %i_2 = phi i10 [ %i_6, %6 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:1  %exitcond = icmp eq i10 %i_2, -323

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %i_6 = add i10 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader9.preheader, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_33 = zext i10 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %b_coeffs_addr_6 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="b_coeffs_addr_6"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="10">
<![CDATA[
:2  %b_coeffs_load_4 = load i16* %b_coeffs_addr_6, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_4"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="10">
<![CDATA[
:3  %b_coeffs_load_5 = load i16* %b_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_5"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="136" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="10">
<![CDATA[
:2  %b_coeffs_load_4 = load i16* %b_coeffs_addr_6, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_4"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="10">
<![CDATA[
:3  %b_coeffs_load_5 = load i16* %b_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_5"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_35 = shl i16 %b_coeffs_load_5, 1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="16">
<![CDATA[
:5  %tmp_37 = trunc i16 %b_coeffs_load_5 to i7

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
:6  %tmp_36 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_37, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="16">
<![CDATA[
:7  %tmp_38 = trunc i16 %b_coeffs_load_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="16">
<![CDATA[
:8  %tmp_41 = trunc i16 %b_coeffs_load_4 to i4

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="16">
<![CDATA[
:9  %tmp_49 = trunc i16 %b_coeffs_load_5 to i3

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:10  %tmp_39 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_49, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="16">
<![CDATA[
:11  %tmp_50 = trunc i16 %b_coeffs_load_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:12  %tmp_40 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_50, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="16">
<![CDATA[
:13  %tmp_51 = trunc i16 %b_coeffs_load_4 to i2

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %a_assign = add i16 %b_coeffs_load_4, %tmp_35

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %a_assign_cast = add i8 %tmp_36, %tmp_38

]]></Node>
<StgValue><ssdm name="a_assign_cast"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_assign, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="8">
<![CDATA[
:17  %tmp_i_cast = zext i8 %tmp_53 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="8">
<![CDATA[
:18  %tmp_i_cast_27 = zext i8 %a_assign_cast to i9

]]></Node>
<StgValue><ssdm name="tmp_i_cast_27"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %tmp_56 = add i8 %a_assign_cast, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:20  %r = add i9 %tmp_i_cast, %tmp_i_cast_27

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp_57 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %r, i32 4, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="5">
<![CDATA[
:22  %tmp_261_i_cast = zext i5 %tmp_57 to i6

]]></Node>
<StgValue><ssdm name="tmp_261_i_cast"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:23  %tmp_42 = add i4 %tmp_39, %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp_43 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %a_assign, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_44 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %a_assign, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:26  %tmp_45 = add i2 %tmp_40, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:27  %fold_i_cast = add i4 %tmp_42, %tmp_43

]]></Node>
<StgValue><ssdm name="fold_i_cast"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="4">
<![CDATA[
:28  %tmp_262_i_cast = zext i4 %fold_i_cast to i6

]]></Node>
<StgValue><ssdm name="tmp_262_i_cast"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:29  %r_1 = add i6 %tmp_261_i_cast, %tmp_262_i_cast

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %tmp_263_i_cast = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %r_1, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_263_i_cast"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:31  %tmp_46 = add i2 %tmp_45, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_47 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %tmp_56, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:33  %fold1_i_cast = add i2 %tmp_46, %tmp_47

]]></Node>
<StgValue><ssdm name="fold1_i_cast"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %tmp_48 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %r_1, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="2">
<![CDATA[
:34  %tmp_264_i_cast = zext i2 %fold1_i_cast to i4

]]></Node>
<StgValue><ssdm name="tmp_264_i_cast"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:35  %r_2 = add i4 %tmp_263_i_cast, %tmp_264_i_cast

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
:36  %tmp_58 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_2, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="2">
<![CDATA[
:37  %tmp_265_i_cast = zext i2 %tmp_58 to i3

]]></Node>
<StgValue><ssdm name="tmp_265_i_cast"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:39  %fold2_i_cast = add i2 %tmp_48, %fold1_i_cast

]]></Node>
<StgValue><ssdm name="fold2_i_cast"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="2">
<![CDATA[
:40  %tmp_266_i_cast = zext i2 %fold2_i_cast to i3

]]></Node>
<StgValue><ssdm name="tmp_266_i_cast"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:41  %r_3 = add i3 %tmp_265_i_cast, %tmp_266_i_cast

]]></Node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:42  %t = add i3 -3, %r_3

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
:43  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:44  %c_cast = select i1 %tmp_59, i3 -1, i3 0

]]></Node>
<StgValue><ssdm name="c_cast"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:45  %tmp_267_i = and i3 %r_3, %c_cast

]]></Node>
<StgValue><ssdm name="tmp_267_i"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="3">
<![CDATA[
:46  %tmp_267_i_cast = zext i3 %tmp_267_i to i16

]]></Node>
<StgValue><ssdm name="tmp_267_i_cast"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:47  %not_tmp_87_i = xor i1 %tmp_59, true

]]></Node>
<StgValue><ssdm name="not_tmp_87_i"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:48  %tmp_268_i_cast_cast = select i1 %not_tmp_87_i, i3 -1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_268_i_cast_cast"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:49  %tmp_269_i = and i3 %t, %tmp_268_i_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_269_i"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="3">
<![CDATA[
:50  %tmp_269_i_cast = sext i3 %tmp_269_i to i16

]]></Node>
<StgValue><ssdm name="tmp_269_i_cast"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %tmp_270_i = xor i16 %tmp_267_i_cast, %tmp_269_i_cast

]]></Node>
<StgValue><ssdm name="tmp_270_i"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:52  store i16 %tmp_270_i, i16* %b_coeffs_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:53  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader9:0  %i_i = phi i10 [ %i_7, %7 ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader9:1  %exitcond_i = icmp eq i10 %i_i, -323

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader9:3  %i_7 = add i10 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:4  br i1 %exitcond_i, label %poly_Z3_to_Zq.exit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_i3 = zext i10 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %b_coeffs_addr_7 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_i3

]]></Node>
<StgValue><ssdm name="b_coeffs_addr_7"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="10">
<![CDATA[
:2  %b_coeffs_load_8 = load i16* %b_coeffs_addr_7, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_8"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="10">
<![CDATA[
poly_Z3_to_Zq.exit:0  %last_coeff = load i16* %b_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="last_coeff"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="197" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="10">
<![CDATA[
:2  %b_coeffs_load_8 = load i16* %b_coeffs_addr_7, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_8"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_52 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %b_coeffs_load_8, i32 1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %tmp_37_i_cast = sub i13 0, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_37_i_cast"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="16">
<![CDATA[
:5  %tmp_60 = trunc i16 %b_coeffs_load_8 to i13

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %tmp_54 = or i13 %tmp_60, %tmp_37_i_cast

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_55 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %b_coeffs_load_8, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
:8  %tmp_39_i = call i16 @_ssdm_op_BitConcatenate.i16.i3.i13(i3 %tmp_55, i13 %tmp_54)

]]></Node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:9  store i16 %tmp_39_i, i16* %b_coeffs_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="206" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="10">
<![CDATA[
poly_Z3_to_Zq.exit:0  %last_coeff = load i16* %b_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="last_coeff"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
poly_Z3_to_Zq.exit:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="208" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i_i5 = phi i10 [ -324, %poly_Z3_to_Zq.exit ], [ %i_8, %9 ]

]]></Node>
<StgValue><ssdm name="i_i5"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %tmp_i6 = icmp eq i10 %i_i5, 0

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 700, i64 700, i64 700)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_i6, label %poly_Rq_mul_x_minus_1.exit, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %i_8 = add i10 -1, %i_i5

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="10">
<![CDATA[
:1  %tmp_i7 = zext i10 %i_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %b_coeffs_addr_8 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_i7

]]></Node>
<StgValue><ssdm name="b_coeffs_addr_8"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="10">
<![CDATA[
:3  %b_coeffs_load_9 = load i16* %b_coeffs_addr_8, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_9"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="10">
<![CDATA[
:4  %tmp_235_i = zext i10 %i_i5 to i64

]]></Node>
<StgValue><ssdm name="tmp_235_i"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %b_coeffs_addr_9 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_235_i

]]></Node>
<StgValue><ssdm name="b_coeffs_addr_9"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="10">
<![CDATA[
:6  %b_coeffs_load_10 = load i16* %b_coeffs_addr_9, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_10"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="10">
<![CDATA[
poly_Rq_mul_x_minus_1.exit:0  %b_coeffs_load_7 = load i16* %b_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="220" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="10">
<![CDATA[
:3  %b_coeffs_load_9 = load i16* %b_coeffs_addr_8, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_9"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="10">
<![CDATA[
:6  %b_coeffs_load_10 = load i16* %b_coeffs_addr_9, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_10"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_236_i = sub i16 %b_coeffs_load_9, %b_coeffs_load_10

]]></Node>
<StgValue><ssdm name="tmp_236_i"/></StgValue>
</operation>

<operation id="223" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="13" op_0_bw="16">
<![CDATA[
:8  %tmp_62 = trunc i16 %tmp_236_i to i13

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="13">
<![CDATA[
:9  %tmp_237_i_cast = zext i13 %tmp_62 to i16

]]></Node>
<StgValue><ssdm name="tmp_237_i_cast"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %r_coeffs_addr = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_235_i

]]></Node>
<StgValue><ssdm name="r_coeffs_addr"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:11  store i16 %tmp_237_i_cast, i16* %r_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="228" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="10">
<![CDATA[
poly_Rq_mul_x_minus_1.exit:0  %b_coeffs_load_7 = load i16* %b_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load_7"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
poly_Rq_mul_x_minus_1.exit:1  %tmp_238_i = sub i16 %last_coeff, %b_coeffs_load_7

]]></Node>
<StgValue><ssdm name="tmp_238_i"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="16">
<![CDATA[
poly_Rq_mul_x_minus_1.exit:2  %tmp_61 = trunc i16 %tmp_238_i to i13

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="13">
<![CDATA[
poly_Rq_mul_x_minus_1.exit:3  %tmp_239_i_cast = zext i13 %tmp_61 to i16

]]></Node>
<StgValue><ssdm name="tmp_239_i_cast"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
poly_Rq_mul_x_minus_1.exit:4  %r_coeffs_addr_1 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_1"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
poly_Rq_mul_x_minus_1.exit:5  store i16 %tmp_239_i_cast, i16* %r_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0">
<![CDATA[
poly_Rq_mul_x_minus_1.exit:6  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
