Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 91d3aed3d9f3447d85eb47fc3066b8e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot peripheral_tests_tb_behav xil_defaultlib.peripheral_tests_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MIPS_System.v" Line 10. Module MIPS_System doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MIPS_cpu.v" Line 1. Module MIPS_cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/IF_ID_pipe_reg.v" Line 1. Module IF_ID_pipe_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/ID_EXE_pipe_reg.v" Line 1. Module ID_EXE_pipe_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/EXE_MEM_pipe_reg.v" Line 1. Module EXE_MEM_pipe_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/MEM_WB_pipe_reg.v" Line 1. Module MEM_WB_pipe_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/ASYNC_RAM_DP.v" Line 1. Module ASYNC_RAM_DP(MIF_HEX="code.hex") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/Final_Project_team1/hardware/src/rtl/GPIO.v" Line 17. Module GPIO doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ID_pipe_reg
Compiling module xil_defaultlib.ID_EXE_pipe_reg
Compiling module xil_defaultlib.EXE_MEM_pipe_reg
Compiling module xil_defaultlib.MEM_WB_pipe_reg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.next_pc_logic_pipe
Compiling module xil_defaultlib.reg_file_async
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.alu_32bit
Compiling module xil_defaultlib.write_back_data
Compiling module xil_defaultlib.write_back_address
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.MIPS_cpu
Compiling module xil_defaultlib.ASYNC_RAM_DP(MIF_HEX="code.hex")
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.seg7driver
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.MIPS_System
Compiling module xil_defaultlib.peripheral_tests_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot peripheral_tests_tb_behav
