# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ex10_top_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/VERI\ 17.11.16/Part\ 3/ex10 {D:/VERI 17.11.16/Part 3/ex10/div_5000.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module div_5000
# 
# Top level modules:
# 	div_5000
# 
vsim -do ex10_top_run_msim_rtl_verilog.do -l msim_transcript -gui work.div_5000
# vsim -do ex10_top_run_msim_rtl_verilog.do -l msim_transcript -gui work.div_5000 
# Loading work.div_5000
# do ex10_top_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/VERI\ 17.11.16/Part\ 3/ex10 {D:/VERI 17.11.16/Part 3/ex10/div_5000.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module div_5000
# 
# Top level modules:
# 	div_5000
# 
add wave clockin clockout
force clockin 0 0, 1 10ns -repeat 20ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1ms
