"filename", "language", "Verilog", "comment", "blank", "total"
"c:\Users\tphan\OneDrive\Desktop\Risc-v Processor\Single_Cycle_Top.v", "Verilog", 2, 0, 0, 2
"Total", "-", 2, 0, 0, 2