
Coba_TIMADC_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c30  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08002dc0  08002dc0  00012dc0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002e10  08002e10  00012e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002e18  08002e18  00012e18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002e1c  08002e1c  00012e1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000006c  20000000  08002e20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002006c  2**0
                  CONTENTS
  8 .bss          000000d8  2000006c  2000006c  0002006c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000144  20000144  0002006c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 11 .debug_info   00013379  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000260d  00000000  00000000  00033415  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00005c98  00000000  00000000  00035a22  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008c8  00000000  00000000  0003b6c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b58  00000000  00000000  0003bf88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00004ce5  00000000  00000000  0003cae0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000038f0  00000000  00000000  000417c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000450b5  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001da0  00000000  00000000  00045134  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002da8 	.word	0x08002da8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08002da8 	.word	0x08002da8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f092 0f00 	teq	r2, #0
 800055a:	bf14      	ite	ne
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000568:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800056c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000570:	e720      	b.n	80003b4 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_ul2d>:
 8000574:	ea50 0201 	orrs.w	r2, r0, r1
 8000578:	bf08      	it	eq
 800057a:	4770      	bxeq	lr
 800057c:	b530      	push	{r4, r5, lr}
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	e00a      	b.n	800059a <__aeabi_l2d+0x16>

08000584 <__aeabi_l2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000592:	d502      	bpl.n	800059a <__aeabi_l2d+0x16>
 8000594:	4240      	negs	r0, r0
 8000596:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800059a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800059e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005a6:	f43f aedc 	beq.w	8000362 <__adddf3+0xe6>
 80005aa:	f04f 0203 	mov.w	r2, #3
 80005ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005b2:	bf18      	it	ne
 80005b4:	3203      	addne	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005c2:	f1c2 0320 	rsb	r3, r2, #32
 80005c6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ca:	fa20 f002 	lsr.w	r0, r0, r2
 80005ce:	fa01 fe03 	lsl.w	lr, r1, r3
 80005d2:	ea40 000e 	orr.w	r0, r0, lr
 80005d6:	fa21 f102 	lsr.w	r1, r1, r2
 80005da:	4414      	add	r4, r2
 80005dc:	e6c1      	b.n	8000362 <__adddf3+0xe6>
 80005de:	bf00      	nop

080005e0 <__aeabi_dmul>:
 80005e0:	b570      	push	{r4, r5, r6, lr}
 80005e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ee:	bf1d      	ittte	ne
 80005f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005f4:	ea94 0f0c 	teqne	r4, ip
 80005f8:	ea95 0f0c 	teqne	r5, ip
 80005fc:	f000 f8de 	bleq	80007bc <__aeabi_dmul+0x1dc>
 8000600:	442c      	add	r4, r5
 8000602:	ea81 0603 	eor.w	r6, r1, r3
 8000606:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800060a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800060e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000612:	bf18      	it	ne
 8000614:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000618:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800061c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000620:	d038      	beq.n	8000694 <__aeabi_dmul+0xb4>
 8000622:	fba0 ce02 	umull	ip, lr, r0, r2
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800062e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000632:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000636:	f04f 0600 	mov.w	r6, #0
 800063a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800063e:	f09c 0f00 	teq	ip, #0
 8000642:	bf18      	it	ne
 8000644:	f04e 0e01 	orrne.w	lr, lr, #1
 8000648:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800064c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000650:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000654:	d204      	bcs.n	8000660 <__aeabi_dmul+0x80>
 8000656:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800065a:	416d      	adcs	r5, r5
 800065c:	eb46 0606 	adc.w	r6, r6, r6
 8000660:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000664:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000668:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800066c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000670:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000674:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000678:	bf88      	it	hi
 800067a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800067e:	d81e      	bhi.n	80006be <__aeabi_dmul+0xde>
 8000680:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000684:	bf08      	it	eq
 8000686:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800068a:	f150 0000 	adcs.w	r0, r0, #0
 800068e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000698:	ea46 0101 	orr.w	r1, r6, r1
 800069c:	ea40 0002 	orr.w	r0, r0, r2
 80006a0:	ea81 0103 	eor.w	r1, r1, r3
 80006a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006a8:	bfc2      	ittt	gt
 80006aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	popgt	{r4, r5, r6, pc}
 80006b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006b8:	f04f 0e00 	mov.w	lr, #0
 80006bc:	3c01      	subs	r4, #1
 80006be:	f300 80ab 	bgt.w	8000818 <__aeabi_dmul+0x238>
 80006c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006c6:	bfde      	ittt	le
 80006c8:	2000      	movle	r0, #0
 80006ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ce:	bd70      	pople	{r4, r5, r6, pc}
 80006d0:	f1c4 0400 	rsb	r4, r4, #0
 80006d4:	3c20      	subs	r4, #32
 80006d6:	da35      	bge.n	8000744 <__aeabi_dmul+0x164>
 80006d8:	340c      	adds	r4, #12
 80006da:	dc1b      	bgt.n	8000714 <__aeabi_dmul+0x134>
 80006dc:	f104 0414 	add.w	r4, r4, #20
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f305 	lsl.w	r3, r0, r5
 80006e8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000700:	fa21 f604 	lsr.w	r6, r1, r4
 8000704:	eb42 0106 	adc.w	r1, r2, r6
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 040c 	rsb	r4, r4, #12
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f304 	lsl.w	r3, r0, r4
 8000720:	fa20 f005 	lsr.w	r0, r0, r5
 8000724:	fa01 f204 	lsl.w	r2, r1, r4
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000730:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000734:	f141 0100 	adc.w	r1, r1, #0
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f205 	lsl.w	r2, r0, r5
 800074c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000750:	fa20 f304 	lsr.w	r3, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea43 0302 	orr.w	r3, r3, r2
 800075c:	fa21 f004 	lsr.w	r0, r1, r4
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000764:	fa21 f204 	lsr.w	r2, r1, r4
 8000768:	ea20 0002 	bic.w	r0, r0, r2
 800076c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f094 0f00 	teq	r4, #0
 8000780:	d10f      	bne.n	80007a2 <__aeabi_dmul+0x1c2>
 8000782:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000786:	0040      	lsls	r0, r0, #1
 8000788:	eb41 0101 	adc.w	r1, r1, r1
 800078c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000790:	bf08      	it	eq
 8000792:	3c01      	subeq	r4, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1a6>
 8000796:	ea41 0106 	orr.w	r1, r1, r6
 800079a:	f095 0f00 	teq	r5, #0
 800079e:	bf18      	it	ne
 80007a0:	4770      	bxne	lr
 80007a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007a6:	0052      	lsls	r2, r2, #1
 80007a8:	eb43 0303 	adc.w	r3, r3, r3
 80007ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3d01      	subeq	r5, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1c6>
 80007b6:	ea43 0306 	orr.w	r3, r3, r6
 80007ba:	4770      	bx	lr
 80007bc:	ea94 0f0c 	teq	r4, ip
 80007c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007c4:	bf18      	it	ne
 80007c6:	ea95 0f0c 	teqne	r5, ip
 80007ca:	d00c      	beq.n	80007e6 <__aeabi_dmul+0x206>
 80007cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d0:	bf18      	it	ne
 80007d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d6:	d1d1      	bne.n	800077c <__aeabi_dmul+0x19c>
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e0:	f04f 0000 	mov.w	r0, #0
 80007e4:	bd70      	pop	{r4, r5, r6, pc}
 80007e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ea:	bf06      	itte	eq
 80007ec:	4610      	moveq	r0, r2
 80007ee:	4619      	moveq	r1, r3
 80007f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f4:	d019      	beq.n	800082a <__aeabi_dmul+0x24a>
 80007f6:	ea94 0f0c 	teq	r4, ip
 80007fa:	d102      	bne.n	8000802 <__aeabi_dmul+0x222>
 80007fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000800:	d113      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000802:	ea95 0f0c 	teq	r5, ip
 8000806:	d105      	bne.n	8000814 <__aeabi_dmul+0x234>
 8000808:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800080c:	bf1c      	itt	ne
 800080e:	4610      	movne	r0, r2
 8000810:	4619      	movne	r1, r3
 8000812:	d10a      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000814:	ea81 0103 	eor.w	r1, r1, r3
 8000818:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800081c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000820:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000824:	f04f 0000 	mov.w	r0, #0
 8000828:	bd70      	pop	{r4, r5, r6, pc}
 800082a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800082e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000832:	bd70      	pop	{r4, r5, r6, pc}

08000834 <__aeabi_ddiv>:
 8000834:	b570      	push	{r4, r5, r6, lr}
 8000836:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800083a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800083e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000842:	bf1d      	ittte	ne
 8000844:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000848:	ea94 0f0c 	teqne	r4, ip
 800084c:	ea95 0f0c 	teqne	r5, ip
 8000850:	f000 f8a7 	bleq	80009a2 <__aeabi_ddiv+0x16e>
 8000854:	eba4 0405 	sub.w	r4, r4, r5
 8000858:	ea81 0e03 	eor.w	lr, r1, r3
 800085c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000860:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000864:	f000 8088 	beq.w	8000978 <__aeabi_ddiv+0x144>
 8000868:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800086c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000870:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000874:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000878:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800087c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000880:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000884:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000888:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800088c:	429d      	cmp	r5, r3
 800088e:	bf08      	it	eq
 8000890:	4296      	cmpeq	r6, r2
 8000892:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000896:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800089a:	d202      	bcs.n	80008a2 <__aeabi_ddiv+0x6e>
 800089c:	085b      	lsrs	r3, r3, #1
 800089e:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a2:	1ab6      	subs	r6, r6, r2
 80008a4:	eb65 0503 	sbc.w	r5, r5, r3
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000910:	ea55 0e06 	orrs.w	lr, r5, r6
 8000914:	d018      	beq.n	8000948 <__aeabi_ddiv+0x114>
 8000916:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800091a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800091e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000922:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000926:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800092a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800092e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000932:	d1c0      	bne.n	80008b6 <__aeabi_ddiv+0x82>
 8000934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000938:	d10b      	bne.n	8000952 <__aeabi_ddiv+0x11e>
 800093a:	ea41 0100 	orr.w	r1, r1, r0
 800093e:	f04f 0000 	mov.w	r0, #0
 8000942:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000946:	e7b6      	b.n	80008b6 <__aeabi_ddiv+0x82>
 8000948:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800094c:	bf04      	itt	eq
 800094e:	4301      	orreq	r1, r0
 8000950:	2000      	moveq	r0, #0
 8000952:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000956:	bf88      	it	hi
 8000958:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800095c:	f63f aeaf 	bhi.w	80006be <__aeabi_dmul+0xde>
 8000960:	ebb5 0c03 	subs.w	ip, r5, r3
 8000964:	bf04      	itt	eq
 8000966:	ebb6 0c02 	subseq.w	ip, r6, r2
 800096a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800096e:	f150 0000 	adcs.w	r0, r0, #0
 8000972:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000976:	bd70      	pop	{r4, r5, r6, pc}
 8000978:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800097c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000980:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000984:	bfc2      	ittt	gt
 8000986:	ebd4 050c 	rsbsgt	r5, r4, ip
 800098a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800098e:	bd70      	popgt	{r4, r5, r6, pc}
 8000990:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000994:	f04f 0e00 	mov.w	lr, #0
 8000998:	3c01      	subs	r4, #1
 800099a:	e690      	b.n	80006be <__aeabi_dmul+0xde>
 800099c:	ea45 0e06 	orr.w	lr, r5, r6
 80009a0:	e68d      	b.n	80006be <__aeabi_dmul+0xde>
 80009a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009a6:	ea94 0f0c 	teq	r4, ip
 80009aa:	bf08      	it	eq
 80009ac:	ea95 0f0c 	teqeq	r5, ip
 80009b0:	f43f af3b 	beq.w	800082a <__aeabi_dmul+0x24a>
 80009b4:	ea94 0f0c 	teq	r4, ip
 80009b8:	d10a      	bne.n	80009d0 <__aeabi_ddiv+0x19c>
 80009ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009be:	f47f af34 	bne.w	800082a <__aeabi_dmul+0x24a>
 80009c2:	ea95 0f0c 	teq	r5, ip
 80009c6:	f47f af25 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009ca:	4610      	mov	r0, r2
 80009cc:	4619      	mov	r1, r3
 80009ce:	e72c      	b.n	800082a <__aeabi_dmul+0x24a>
 80009d0:	ea95 0f0c 	teq	r5, ip
 80009d4:	d106      	bne.n	80009e4 <__aeabi_ddiv+0x1b0>
 80009d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009da:	f43f aefd 	beq.w	80007d8 <__aeabi_dmul+0x1f8>
 80009de:	4610      	mov	r0, r2
 80009e0:	4619      	mov	r1, r3
 80009e2:	e722      	b.n	800082a <__aeabi_dmul+0x24a>
 80009e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ee:	f47f aec5 	bne.w	800077c <__aeabi_dmul+0x19c>
 80009f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009f6:	f47f af0d 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009fe:	f47f aeeb 	bne.w	80007d8 <__aeabi_dmul+0x1f8>
 8000a02:	e712      	b.n	800082a <__aeabi_dmul+0x24a>

08000a04 <__aeabi_d2uiz>:
 8000a04:	004a      	lsls	r2, r1, #1
 8000a06:	d211      	bcs.n	8000a2c <__aeabi_d2uiz+0x28>
 8000a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a0c:	d211      	bcs.n	8000a32 <__aeabi_d2uiz+0x2e>
 8000a0e:	d50d      	bpl.n	8000a2c <__aeabi_d2uiz+0x28>
 8000a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a18:	d40e      	bmi.n	8000a38 <__aeabi_d2uiz+0x34>
 8000a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a26:	fa23 f002 	lsr.w	r0, r3, r2
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d102      	bne.n	8000a3e <__aeabi_d2uiz+0x3a>
 8000a38:	f04f 30ff 	mov.w	r0, #4294967295
 8000a3c:	4770      	bx	lr
 8000a3e:	f04f 0000 	mov.w	r0, #0
 8000a42:	4770      	bx	lr

08000a44 <__aeabi_uldivmod>:
 8000a44:	b953      	cbnz	r3, 8000a5c <__aeabi_uldivmod+0x18>
 8000a46:	b94a      	cbnz	r2, 8000a5c <__aeabi_uldivmod+0x18>
 8000a48:	2900      	cmp	r1, #0
 8000a4a:	bf08      	it	eq
 8000a4c:	2800      	cmpeq	r0, #0
 8000a4e:	bf1c      	itt	ne
 8000a50:	f04f 31ff 	movne.w	r1, #4294967295
 8000a54:	f04f 30ff 	movne.w	r0, #4294967295
 8000a58:	f000 b97a 	b.w	8000d50 <__aeabi_idiv0>
 8000a5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a64:	f000 f806 	bl	8000a74 <__udivmoddi4>
 8000a68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a70:	b004      	add	sp, #16
 8000a72:	4770      	bx	lr

08000a74 <__udivmoddi4>:
 8000a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a78:	468c      	mov	ip, r1
 8000a7a:	460d      	mov	r5, r1
 8000a7c:	4604      	mov	r4, r0
 8000a7e:	9e08      	ldr	r6, [sp, #32]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d151      	bne.n	8000b28 <__udivmoddi4+0xb4>
 8000a84:	428a      	cmp	r2, r1
 8000a86:	4617      	mov	r7, r2
 8000a88:	d96d      	bls.n	8000b66 <__udivmoddi4+0xf2>
 8000a8a:	fab2 fe82 	clz	lr, r2
 8000a8e:	f1be 0f00 	cmp.w	lr, #0
 8000a92:	d00b      	beq.n	8000aac <__udivmoddi4+0x38>
 8000a94:	f1ce 0c20 	rsb	ip, lr, #32
 8000a98:	fa01 f50e 	lsl.w	r5, r1, lr
 8000a9c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000aa0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000aa4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000aa8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000aac:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ab0:	0c25      	lsrs	r5, r4, #16
 8000ab2:	fbbc f8fa 	udiv	r8, ip, sl
 8000ab6:	fa1f f987 	uxth.w	r9, r7
 8000aba:	fb0a cc18 	mls	ip, sl, r8, ip
 8000abe:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000ac2:	fb08 f309 	mul.w	r3, r8, r9
 8000ac6:	42ab      	cmp	r3, r5
 8000ac8:	d90a      	bls.n	8000ae0 <__udivmoddi4+0x6c>
 8000aca:	19ed      	adds	r5, r5, r7
 8000acc:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ad0:	f080 8123 	bcs.w	8000d1a <__udivmoddi4+0x2a6>
 8000ad4:	42ab      	cmp	r3, r5
 8000ad6:	f240 8120 	bls.w	8000d1a <__udivmoddi4+0x2a6>
 8000ada:	f1a8 0802 	sub.w	r8, r8, #2
 8000ade:	443d      	add	r5, r7
 8000ae0:	1aed      	subs	r5, r5, r3
 8000ae2:	b2a4      	uxth	r4, r4
 8000ae4:	fbb5 f0fa 	udiv	r0, r5, sl
 8000ae8:	fb0a 5510 	mls	r5, sl, r0, r5
 8000aec:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000af0:	fb00 f909 	mul.w	r9, r0, r9
 8000af4:	45a1      	cmp	r9, r4
 8000af6:	d909      	bls.n	8000b0c <__udivmoddi4+0x98>
 8000af8:	19e4      	adds	r4, r4, r7
 8000afa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000afe:	f080 810a 	bcs.w	8000d16 <__udivmoddi4+0x2a2>
 8000b02:	45a1      	cmp	r9, r4
 8000b04:	f240 8107 	bls.w	8000d16 <__udivmoddi4+0x2a2>
 8000b08:	3802      	subs	r0, #2
 8000b0a:	443c      	add	r4, r7
 8000b0c:	eba4 0409 	sub.w	r4, r4, r9
 8000b10:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b14:	2100      	movs	r1, #0
 8000b16:	2e00      	cmp	r6, #0
 8000b18:	d061      	beq.n	8000bde <__udivmoddi4+0x16a>
 8000b1a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b1e:	2300      	movs	r3, #0
 8000b20:	6034      	str	r4, [r6, #0]
 8000b22:	6073      	str	r3, [r6, #4]
 8000b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b28:	428b      	cmp	r3, r1
 8000b2a:	d907      	bls.n	8000b3c <__udivmoddi4+0xc8>
 8000b2c:	2e00      	cmp	r6, #0
 8000b2e:	d054      	beq.n	8000bda <__udivmoddi4+0x166>
 8000b30:	2100      	movs	r1, #0
 8000b32:	e886 0021 	stmia.w	r6, {r0, r5}
 8000b36:	4608      	mov	r0, r1
 8000b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b3c:	fab3 f183 	clz	r1, r3
 8000b40:	2900      	cmp	r1, #0
 8000b42:	f040 808e 	bne.w	8000c62 <__udivmoddi4+0x1ee>
 8000b46:	42ab      	cmp	r3, r5
 8000b48:	d302      	bcc.n	8000b50 <__udivmoddi4+0xdc>
 8000b4a:	4282      	cmp	r2, r0
 8000b4c:	f200 80fa 	bhi.w	8000d44 <__udivmoddi4+0x2d0>
 8000b50:	1a84      	subs	r4, r0, r2
 8000b52:	eb65 0503 	sbc.w	r5, r5, r3
 8000b56:	2001      	movs	r0, #1
 8000b58:	46ac      	mov	ip, r5
 8000b5a:	2e00      	cmp	r6, #0
 8000b5c:	d03f      	beq.n	8000bde <__udivmoddi4+0x16a>
 8000b5e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b66:	b912      	cbnz	r2, 8000b6e <__udivmoddi4+0xfa>
 8000b68:	2701      	movs	r7, #1
 8000b6a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000b6e:	fab7 fe87 	clz	lr, r7
 8000b72:	f1be 0f00 	cmp.w	lr, #0
 8000b76:	d134      	bne.n	8000be2 <__udivmoddi4+0x16e>
 8000b78:	1beb      	subs	r3, r5, r7
 8000b7a:	0c3a      	lsrs	r2, r7, #16
 8000b7c:	fa1f fc87 	uxth.w	ip, r7
 8000b80:	2101      	movs	r1, #1
 8000b82:	fbb3 f8f2 	udiv	r8, r3, r2
 8000b86:	0c25      	lsrs	r5, r4, #16
 8000b88:	fb02 3318 	mls	r3, r2, r8, r3
 8000b8c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000b90:	fb0c f308 	mul.w	r3, ip, r8
 8000b94:	42ab      	cmp	r3, r5
 8000b96:	d907      	bls.n	8000ba8 <__udivmoddi4+0x134>
 8000b98:	19ed      	adds	r5, r5, r7
 8000b9a:	f108 30ff 	add.w	r0, r8, #4294967295
 8000b9e:	d202      	bcs.n	8000ba6 <__udivmoddi4+0x132>
 8000ba0:	42ab      	cmp	r3, r5
 8000ba2:	f200 80d1 	bhi.w	8000d48 <__udivmoddi4+0x2d4>
 8000ba6:	4680      	mov	r8, r0
 8000ba8:	1aed      	subs	r5, r5, r3
 8000baa:	b2a3      	uxth	r3, r4
 8000bac:	fbb5 f0f2 	udiv	r0, r5, r2
 8000bb0:	fb02 5510 	mls	r5, r2, r0, r5
 8000bb4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000bb8:	fb0c fc00 	mul.w	ip, ip, r0
 8000bbc:	45a4      	cmp	ip, r4
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0x15c>
 8000bc0:	19e4      	adds	r4, r4, r7
 8000bc2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0x15a>
 8000bc8:	45a4      	cmp	ip, r4
 8000bca:	f200 80b8 	bhi.w	8000d3e <__udivmoddi4+0x2ca>
 8000bce:	4618      	mov	r0, r3
 8000bd0:	eba4 040c 	sub.w	r4, r4, ip
 8000bd4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000bd8:	e79d      	b.n	8000b16 <__udivmoddi4+0xa2>
 8000bda:	4631      	mov	r1, r6
 8000bdc:	4630      	mov	r0, r6
 8000bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be2:	f1ce 0420 	rsb	r4, lr, #32
 8000be6:	fa05 f30e 	lsl.w	r3, r5, lr
 8000bea:	fa07 f70e 	lsl.w	r7, r7, lr
 8000bee:	fa20 f804 	lsr.w	r8, r0, r4
 8000bf2:	0c3a      	lsrs	r2, r7, #16
 8000bf4:	fa25 f404 	lsr.w	r4, r5, r4
 8000bf8:	ea48 0803 	orr.w	r8, r8, r3
 8000bfc:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c00:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c04:	fb02 4411 	mls	r4, r2, r1, r4
 8000c08:	fa1f fc87 	uxth.w	ip, r7
 8000c0c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000c10:	fb01 f30c 	mul.w	r3, r1, ip
 8000c14:	42ab      	cmp	r3, r5
 8000c16:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c1a:	d909      	bls.n	8000c30 <__udivmoddi4+0x1bc>
 8000c1c:	19ed      	adds	r5, r5, r7
 8000c1e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c22:	f080 808a 	bcs.w	8000d3a <__udivmoddi4+0x2c6>
 8000c26:	42ab      	cmp	r3, r5
 8000c28:	f240 8087 	bls.w	8000d3a <__udivmoddi4+0x2c6>
 8000c2c:	3902      	subs	r1, #2
 8000c2e:	443d      	add	r5, r7
 8000c30:	1aeb      	subs	r3, r5, r3
 8000c32:	fa1f f588 	uxth.w	r5, r8
 8000c36:	fbb3 f0f2 	udiv	r0, r3, r2
 8000c3a:	fb02 3310 	mls	r3, r2, r0, r3
 8000c3e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c42:	fb00 f30c 	mul.w	r3, r0, ip
 8000c46:	42ab      	cmp	r3, r5
 8000c48:	d907      	bls.n	8000c5a <__udivmoddi4+0x1e6>
 8000c4a:	19ed      	adds	r5, r5, r7
 8000c4c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c50:	d26f      	bcs.n	8000d32 <__udivmoddi4+0x2be>
 8000c52:	42ab      	cmp	r3, r5
 8000c54:	d96d      	bls.n	8000d32 <__udivmoddi4+0x2be>
 8000c56:	3802      	subs	r0, #2
 8000c58:	443d      	add	r5, r7
 8000c5a:	1aeb      	subs	r3, r5, r3
 8000c5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c60:	e78f      	b.n	8000b82 <__udivmoddi4+0x10e>
 8000c62:	f1c1 0720 	rsb	r7, r1, #32
 8000c66:	fa22 f807 	lsr.w	r8, r2, r7
 8000c6a:	408b      	lsls	r3, r1
 8000c6c:	fa05 f401 	lsl.w	r4, r5, r1
 8000c70:	ea48 0303 	orr.w	r3, r8, r3
 8000c74:	fa20 fe07 	lsr.w	lr, r0, r7
 8000c78:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000c7c:	40fd      	lsrs	r5, r7
 8000c7e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000c82:	fbb5 f9fc 	udiv	r9, r5, ip
 8000c86:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000c8a:	fb0c 5519 	mls	r5, ip, r9, r5
 8000c8e:	fa1f f883 	uxth.w	r8, r3
 8000c92:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000c96:	fb09 f408 	mul.w	r4, r9, r8
 8000c9a:	42ac      	cmp	r4, r5
 8000c9c:	fa02 f201 	lsl.w	r2, r2, r1
 8000ca0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ca4:	d908      	bls.n	8000cb8 <__udivmoddi4+0x244>
 8000ca6:	18ed      	adds	r5, r5, r3
 8000ca8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cac:	d243      	bcs.n	8000d36 <__udivmoddi4+0x2c2>
 8000cae:	42ac      	cmp	r4, r5
 8000cb0:	d941      	bls.n	8000d36 <__udivmoddi4+0x2c2>
 8000cb2:	f1a9 0902 	sub.w	r9, r9, #2
 8000cb6:	441d      	add	r5, r3
 8000cb8:	1b2d      	subs	r5, r5, r4
 8000cba:	fa1f fe8e 	uxth.w	lr, lr
 8000cbe:	fbb5 f0fc 	udiv	r0, r5, ip
 8000cc2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000cc6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000cca:	fb00 f808 	mul.w	r8, r0, r8
 8000cce:	45a0      	cmp	r8, r4
 8000cd0:	d907      	bls.n	8000ce2 <__udivmoddi4+0x26e>
 8000cd2:	18e4      	adds	r4, r4, r3
 8000cd4:	f100 35ff 	add.w	r5, r0, #4294967295
 8000cd8:	d229      	bcs.n	8000d2e <__udivmoddi4+0x2ba>
 8000cda:	45a0      	cmp	r8, r4
 8000cdc:	d927      	bls.n	8000d2e <__udivmoddi4+0x2ba>
 8000cde:	3802      	subs	r0, #2
 8000ce0:	441c      	add	r4, r3
 8000ce2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ce6:	eba4 0408 	sub.w	r4, r4, r8
 8000cea:	fba0 8902 	umull	r8, r9, r0, r2
 8000cee:	454c      	cmp	r4, r9
 8000cf0:	46c6      	mov	lr, r8
 8000cf2:	464d      	mov	r5, r9
 8000cf4:	d315      	bcc.n	8000d22 <__udivmoddi4+0x2ae>
 8000cf6:	d012      	beq.n	8000d1e <__udivmoddi4+0x2aa>
 8000cf8:	b156      	cbz	r6, 8000d10 <__udivmoddi4+0x29c>
 8000cfa:	ebba 030e 	subs.w	r3, sl, lr
 8000cfe:	eb64 0405 	sbc.w	r4, r4, r5
 8000d02:	fa04 f707 	lsl.w	r7, r4, r7
 8000d06:	40cb      	lsrs	r3, r1
 8000d08:	431f      	orrs	r7, r3
 8000d0a:	40cc      	lsrs	r4, r1
 8000d0c:	6037      	str	r7, [r6, #0]
 8000d0e:	6074      	str	r4, [r6, #4]
 8000d10:	2100      	movs	r1, #0
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	4618      	mov	r0, r3
 8000d18:	e6f8      	b.n	8000b0c <__udivmoddi4+0x98>
 8000d1a:	4690      	mov	r8, r2
 8000d1c:	e6e0      	b.n	8000ae0 <__udivmoddi4+0x6c>
 8000d1e:	45c2      	cmp	sl, r8
 8000d20:	d2ea      	bcs.n	8000cf8 <__udivmoddi4+0x284>
 8000d22:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d26:	eb69 0503 	sbc.w	r5, r9, r3
 8000d2a:	3801      	subs	r0, #1
 8000d2c:	e7e4      	b.n	8000cf8 <__udivmoddi4+0x284>
 8000d2e:	4628      	mov	r0, r5
 8000d30:	e7d7      	b.n	8000ce2 <__udivmoddi4+0x26e>
 8000d32:	4640      	mov	r0, r8
 8000d34:	e791      	b.n	8000c5a <__udivmoddi4+0x1e6>
 8000d36:	4681      	mov	r9, r0
 8000d38:	e7be      	b.n	8000cb8 <__udivmoddi4+0x244>
 8000d3a:	4601      	mov	r1, r0
 8000d3c:	e778      	b.n	8000c30 <__udivmoddi4+0x1bc>
 8000d3e:	3802      	subs	r0, #2
 8000d40:	443c      	add	r4, r7
 8000d42:	e745      	b.n	8000bd0 <__udivmoddi4+0x15c>
 8000d44:	4608      	mov	r0, r1
 8000d46:	e708      	b.n	8000b5a <__udivmoddi4+0xe6>
 8000d48:	f1a8 0802 	sub.w	r8, r8, #2
 8000d4c:	443d      	add	r5, r7
 8000d4e:	e72b      	b.n	8000ba8 <__udivmoddi4+0x134>

08000d50 <__aeabi_idiv0>:
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop

08000d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d54:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000d56:	4b08      	ldr	r3, [pc, #32]	; (8000d78 <HAL_InitTick+0x24>)
{
 8000d58:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000d5a:	6818      	ldr	r0, [r3, #0]
 8000d5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d60:	fbb0 f0f3 	udiv	r0, r0, r3
 8000d64:	f000 fad0 	bl	8001308 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	4621      	mov	r1, r4
 8000d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d70:	f000 fa8a 	bl	8001288 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000d74:	2000      	movs	r0, #0
 8000d76:	bd10      	pop	{r4, pc}
 8000d78:	20000004 	.word	0x20000004

08000d7c <HAL_Init>:
{
 8000d7c:	b508      	push	{r3, lr}
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d7e:	4b0b      	ldr	r3, [pc, #44]	; (8000dac <HAL_Init+0x30>)
 8000d80:	681a      	ldr	r2, [r3, #0]
 8000d82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000d86:	601a      	str	r2, [r3, #0]
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000d8e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000d96:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d98:	2003      	movs	r0, #3
 8000d9a:	f000 fa63 	bl	8001264 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d9e:	2000      	movs	r0, #0
 8000da0:	f7ff ffd8 	bl	8000d54 <HAL_InitTick>
  HAL_MspInit();
 8000da4:	f001 fada 	bl	800235c <HAL_MspInit>
}
 8000da8:	2000      	movs	r0, #0
 8000daa:	bd08      	pop	{r3, pc}
 8000dac:	40023c00 	.word	0x40023c00

08000db0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000db0:	4a02      	ldr	r2, [pc, #8]	; (8000dbc <HAL_IncTick+0xc>)
 8000db2:	6813      	ldr	r3, [r2, #0]
 8000db4:	3301      	adds	r3, #1
 8000db6:	6013      	str	r3, [r2, #0]
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	200000b4 	.word	0x200000b4

08000dc0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000dc0:	4b01      	ldr	r3, [pc, #4]	; (8000dc8 <HAL_GetTick+0x8>)
 8000dc2:	6818      	ldr	r0, [r3, #0]
}
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	200000b4 	.word	0x200000b4

08000dcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000dcc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000dce:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dd0:	f7ff fff6 	bl	8000dc0 <HAL_GetTick>
  uint32_t wait = Delay;
 8000dd4:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dd6:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000dd8:	4605      	mov	r5, r0
  {
     wait++;
 8000dda:	bf18      	it	ne
 8000ddc:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000dde:	f7ff ffef 	bl	8000dc0 <HAL_GetTick>
 8000de2:	1b40      	subs	r0, r0, r5
 8000de4:	42a0      	cmp	r0, r4
 8000de6:	d3fa      	bcc.n	8000dde <HAL_Delay+0x12>
  {
  }
}
 8000de8:	b003      	add	sp, #12
 8000dea:	bd30      	pop	{r4, r5, pc}

08000dec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000dec:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000dee:	4604      	mov	r4, r0
 8000df0:	2800      	cmp	r0, #0
 8000df2:	f000 8099 	beq.w	8000f28 <HAL_ADC_Init+0x13c>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000df6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000df8:	b923      	cbnz	r3, 8000e04 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000dfa:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000dfc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e00:	f001 fadc 	bl	80023bc <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000e04:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000e06:	06db      	lsls	r3, r3, #27
 8000e08:	f100 808c 	bmi.w	8000f24 <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000e0e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000e12:	f023 0302 	bic.w	r3, r3, #2
 8000e16:	f043 0302 	orr.w	r3, r3, #2
 8000e1a:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000e1c:	4b43      	ldr	r3, [pc, #268]	; (8000f2c <HAL_ADC_Init+0x140>)
 8000e1e:	685a      	ldr	r2, [r3, #4]
 8000e20:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000e24:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000e26:	685a      	ldr	r2, [r3, #4]
 8000e28:	6861      	ldr	r1, [r4, #4]
 8000e2a:	430a      	orrs	r2, r1
 8000e2c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000e2e:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000e30:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000e32:	685a      	ldr	r2, [r3, #4]
 8000e34:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000e38:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000e3a:	685a      	ldr	r2, [r3, #4]
 8000e3c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000e40:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000e42:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000e44:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000e46:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000e4a:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000e4c:	685a      	ldr	r2, [r3, #4]
 8000e4e:	430a      	orrs	r2, r1
 8000e50:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000e52:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000e54:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000e56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000e5a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000e5c:	689a      	ldr	r2, [r3, #8]
 8000e5e:	430a      	orrs	r2, r1
 8000e60:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000e62:	4933      	ldr	r1, [pc, #204]	; (8000f30 <HAL_ADC_Init+0x144>)
 8000e64:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000e66:	428a      	cmp	r2, r1
 8000e68:	d050      	beq.n	8000f0c <HAL_ADC_Init+0x120>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000e6a:	6899      	ldr	r1, [r3, #8]
 8000e6c:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8000e70:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000e72:	6899      	ldr	r1, [r3, #8]
 8000e74:	430a      	orrs	r2, r1
 8000e76:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000e78:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000e7a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000e7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000e80:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000e82:	689a      	ldr	r2, [r3, #8]
 8000e84:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000e86:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000e88:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8000e8a:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000e8c:	f022 0202 	bic.w	r2, r2, #2
 8000e90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8000e92:	689a      	ldr	r2, [r3, #8]
 8000e94:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8000e98:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000e9a:	6a22      	ldr	r2, [r4, #32]
 8000e9c:	2a00      	cmp	r2, #0
 8000e9e:	d03d      	beq.n	8000f1c <HAL_ADC_Init+0x130>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000ea0:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000ea2:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000ea4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000ea8:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000eaa:	685a      	ldr	r2, [r3, #4]
 8000eac:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000eb0:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000eb2:	685a      	ldr	r2, [r3, #4]
 8000eb4:	3901      	subs	r1, #1
 8000eb6:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000eba:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000ebc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000ebe:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000ec0:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000ec4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000ec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ec8:	3901      	subs	r1, #1
 8000eca:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8000ece:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000ed0:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8000ed2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000ed4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000ed8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8000eda:	689a      	ldr	r2, [r3, #8]
 8000edc:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8000ee0:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000ee2:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000ee4:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000ee6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000eea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000eec:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8000eee:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000ef0:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8000ef4:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8000ef6:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8000ef8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000efa:	f023 0303 	bic.w	r3, r3, #3
 8000efe:	f043 0301 	orr.w	r3, r3, #1
 8000f02:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8000f04:	2300      	movs	r3, #0
 8000f06:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8000f0a:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000f0c:	689a      	ldr	r2, [r3, #8]
 8000f0e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000f12:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000f14:	689a      	ldr	r2, [r3, #8]
 8000f16:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000f1a:	e7b4      	b.n	8000e86 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000f1c:	685a      	ldr	r2, [r3, #4]
 8000f1e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000f22:	e7ca      	b.n	8000eba <HAL_ADC_Init+0xce>
    tmp_hal_status = HAL_ERROR;
 8000f24:	2001      	movs	r0, #1
 8000f26:	e7ed      	b.n	8000f04 <HAL_ADC_Init+0x118>
    return HAL_ERROR;
 8000f28:	2001      	movs	r0, #1
}
 8000f2a:	bd10      	pop	{r4, pc}
 8000f2c:	40012300 	.word	0x40012300
 8000f30:	0f000001 	.word	0x0f000001

08000f34 <HAL_ADC_Start_IT>:
{
 8000f34:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8000f36:	2300      	movs	r3, #0
 8000f38:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000f3a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d054      	beq.n	8000fec <HAL_ADC_Start_IT+0xb8>
 8000f42:	2301      	movs	r3, #1
 8000f44:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000f48:	6803      	ldr	r3, [r0, #0]
 8000f4a:	689a      	ldr	r2, [r3, #8]
 8000f4c:	07d1      	lsls	r1, r2, #31
 8000f4e:	d505      	bpl.n	8000f5c <HAL_ADC_Start_IT+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000f50:	689a      	ldr	r2, [r3, #8]
 8000f52:	07d2      	lsls	r2, r2, #31
 8000f54:	d414      	bmi.n	8000f80 <HAL_ADC_Start_IT+0x4c>
  return HAL_OK;
 8000f56:	2000      	movs	r0, #0
}
 8000f58:	b002      	add	sp, #8
 8000f5a:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 8000f5c:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000f5e:	4924      	ldr	r1, [pc, #144]	; (8000ff0 <HAL_ADC_Start_IT+0xbc>)
    __HAL_ADC_ENABLE(hadc);
 8000f60:	f042 0201 	orr.w	r2, r2, #1
 8000f64:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000f66:	4a23      	ldr	r2, [pc, #140]	; (8000ff4 <HAL_ADC_Start_IT+0xc0>)
 8000f68:	6812      	ldr	r2, [r2, #0]
 8000f6a:	fbb2 f2f1 	udiv	r2, r2, r1
 8000f6e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 8000f72:	9201      	str	r2, [sp, #4]
    while(counter != 0U)
 8000f74:	9a01      	ldr	r2, [sp, #4]
 8000f76:	2a00      	cmp	r2, #0
 8000f78:	d0ea      	beq.n	8000f50 <HAL_ADC_Start_IT+0x1c>
      counter--;
 8000f7a:	9a01      	ldr	r2, [sp, #4]
 8000f7c:	3a01      	subs	r2, #1
 8000f7e:	e7f8      	b.n	8000f72 <HAL_ADC_Start_IT+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 8000f80:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000f82:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000f86:	f022 0201 	bic.w	r2, r2, #1
 8000f8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f8e:	6402      	str	r2, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000f90:	685a      	ldr	r2, [r3, #4]
 8000f92:	0551      	lsls	r1, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000f94:	bf41      	itttt	mi
 8000f96:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 8000f98:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8000f9c:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8000fa0:	6402      	strmi	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000fa2:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000fa4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000fa8:	bf1c      	itt	ne
 8000faa:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 8000fac:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8000fb0:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000fb8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000fbc:	601a      	str	r2, [r3, #0]
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8000fbe:	685a      	ldr	r2, [r3, #4]
 8000fc0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000fc4:	f042 0220 	orr.w	r2, r2, #32
 8000fc8:	605a      	str	r2, [r3, #4]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000fca:	4a0b      	ldr	r2, [pc, #44]	; (8000ff8 <HAL_ADC_Start_IT+0xc4>)
 8000fcc:	6852      	ldr	r2, [r2, #4]
 8000fce:	06d2      	lsls	r2, r2, #27
 8000fd0:	d108      	bne.n	8000fe4 <HAL_ADC_Start_IT+0xb0>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000fd2:	6898      	ldr	r0, [r3, #8]
 8000fd4:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8000fd8:	d1bd      	bne.n	8000f56 <HAL_ADC_Start_IT+0x22>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000fda:	689a      	ldr	r2, [r3, #8]
 8000fdc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000fe0:	609a      	str	r2, [r3, #8]
 8000fe2:	e7b9      	b.n	8000f58 <HAL_ADC_Start_IT+0x24>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000fe4:	4a05      	ldr	r2, [pc, #20]	; (8000ffc <HAL_ADC_Start_IT+0xc8>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d1b5      	bne.n	8000f56 <HAL_ADC_Start_IT+0x22>
 8000fea:	e7f2      	b.n	8000fd2 <HAL_ADC_Start_IT+0x9e>
  __HAL_LOCK(hadc);
 8000fec:	2002      	movs	r0, #2
 8000fee:	e7b3      	b.n	8000f58 <HAL_ADC_Start_IT+0x24>
 8000ff0:	000f4240 	.word	0x000f4240
 8000ff4:	20000004 	.word	0x20000004
 8000ff8:	40012300 	.word	0x40012300
 8000ffc:	40012000 	.word	0x40012000

08001000 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8001000:	6803      	ldr	r3, [r0, #0]
 8001002:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8001004:	4770      	bx	lr

08001006 <HAL_ADC_LevelOutOfWindowCallback>:
 8001006:	4770      	bx	lr

08001008 <HAL_ADC_ErrorCallback>:
{
 8001008:	4770      	bx	lr

0800100a <HAL_ADC_IRQHandler>:
{
 800100a:	b538      	push	{r3, r4, r5, lr}
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800100c:	6803      	ldr	r3, [r0, #0]
 800100e:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001010:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8001012:	078d      	lsls	r5, r1, #30
{
 8001014:	4604      	mov	r4, r0
  if(tmp1 && tmp2)
 8001016:	d52b      	bpl.n	8001070 <HAL_ADC_IRQHandler+0x66>
 8001018:	0690      	lsls	r0, r2, #26
 800101a:	d529      	bpl.n	8001070 <HAL_ADC_IRQHandler+0x66>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800101c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800101e:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001020:	bf5e      	ittt	pl
 8001022:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 8001024:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8001028:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800102a:	689a      	ldr	r2, [r3, #8]
 800102c:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001030:	d117      	bne.n	8001062 <HAL_ADC_IRQHandler+0x58>
 8001032:	69a2      	ldr	r2, [r4, #24]
 8001034:	b9aa      	cbnz	r2, 8001062 <HAL_ADC_IRQHandler+0x58>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001038:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 800103c:	d002      	beq.n	8001044 <HAL_ADC_IRQHandler+0x3a>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800103e:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001040:	0552      	lsls	r2, r2, #21
 8001042:	d40e      	bmi.n	8001062 <HAL_ADC_IRQHandler+0x58>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001044:	685a      	ldr	r2, [r3, #4]
 8001046:	f022 0220 	bic.w	r2, r2, #32
 800104a:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800104c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800104e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001052:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001054:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001056:	04db      	lsls	r3, r3, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001058:	bf5e      	ittt	pl
 800105a:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 800105c:	f043 0301 	orrpl.w	r3, r3, #1
 8001060:	6423      	strpl	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8001062:	4620      	mov	r0, r4
 8001064:	f001 f848 	bl	80020f8 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001068:	6823      	ldr	r3, [r4, #0]
 800106a:	f06f 0212 	mvn.w	r2, #18
 800106e:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001070:	6823      	ldr	r3, [r4, #0]
 8001072:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8001074:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8001076:	074d      	lsls	r5, r1, #29
 8001078:	d532      	bpl.n	80010e0 <HAL_ADC_IRQHandler+0xd6>
 800107a:	0610      	lsls	r0, r2, #24
 800107c:	d530      	bpl.n	80010e0 <HAL_ADC_IRQHandler+0xd6>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800107e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001080:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001082:	bf5e      	ittt	pl
 8001084:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 8001086:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 800108a:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800108c:	689a      	ldr	r2, [r3, #8]
 800108e:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8001092:	d11e      	bne.n	80010d2 <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001094:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001096:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 800109a:	d002      	beq.n	80010a2 <HAL_ADC_IRQHandler+0x98>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800109c:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800109e:	0552      	lsls	r2, r2, #21
 80010a0:	d417      	bmi.n	80010d2 <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80010a2:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80010a4:	0555      	lsls	r5, r2, #21
 80010a6:	d414      	bmi.n	80010d2 <HAL_ADC_IRQHandler+0xc8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80010a8:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80010aa:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80010ae:	d110      	bne.n	80010d2 <HAL_ADC_IRQHandler+0xc8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80010b0:	69a2      	ldr	r2, [r4, #24]
 80010b2:	b972      	cbnz	r2, 80010d2 <HAL_ADC_IRQHandler+0xc8>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80010b4:	685a      	ldr	r2, [r3, #4]
 80010b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80010ba:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80010bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80010c2:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80010c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010c6:	05d8      	lsls	r0, r3, #23
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80010c8:	bf5e      	ittt	pl
 80010ca:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 80010cc:	f043 0301 	orrpl.w	r3, r3, #1
 80010d0:	6423      	strpl	r3, [r4, #64]	; 0x40
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80010d2:	4620      	mov	r0, r4
 80010d4:	f000 f8c4 	bl	8001260 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80010d8:	6823      	ldr	r3, [r4, #0]
 80010da:	f06f 020c 	mvn.w	r2, #12
 80010de:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80010e0:	6823      	ldr	r3, [r4, #0]
 80010e2:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80010e4:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 80010e6:	07c9      	lsls	r1, r1, #31
 80010e8:	d50f      	bpl.n	800110a <HAL_ADC_IRQHandler+0x100>
 80010ea:	0655      	lsls	r5, r2, #25
 80010ec:	d50d      	bpl.n	800110a <HAL_ADC_IRQHandler+0x100>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	07d8      	lsls	r0, r3, #31
 80010f2:	d50a      	bpl.n	800110a <HAL_ADC_IRQHandler+0x100>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80010f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010fa:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80010fc:	4620      	mov	r0, r4
 80010fe:	f7ff ff82 	bl	8001006 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001102:	6823      	ldr	r3, [r4, #0]
 8001104:	f06f 0201 	mvn.w	r2, #1
 8001108:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800110a:	6823      	ldr	r3, [r4, #0]
 800110c:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800110e:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8001110:	0689      	lsls	r1, r1, #26
 8001112:	d50d      	bpl.n	8001130 <HAL_ADC_IRQHandler+0x126>
 8001114:	0152      	lsls	r2, r2, #5
 8001116:	d50b      	bpl.n	8001130 <HAL_ADC_IRQHandler+0x126>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001118:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800111a:	f06f 0520 	mvn.w	r5, #32
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800111e:	f042 0202 	orr.w	r2, r2, #2
 8001122:	6462      	str	r2, [r4, #68]	; 0x44
    HAL_ADC_ErrorCallback(hadc);
 8001124:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001126:	601d      	str	r5, [r3, #0]
    HAL_ADC_ErrorCallback(hadc);
 8001128:	f7ff ff6e 	bl	8001008 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800112c:	6823      	ldr	r3, [r4, #0]
 800112e:	601d      	str	r5, [r3, #0]
 8001130:	bd38      	pop	{r3, r4, r5, pc}
	...

08001134 <HAL_ADC_ConfigChannel>:
{
 8001134:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 8001136:	2300      	movs	r3, #0
 8001138:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800113a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800113e:	2b01      	cmp	r3, #1
 8001140:	f000 8083 	beq.w	800124a <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001144:	680d      	ldr	r5, [r1, #0]
 8001146:	6804      	ldr	r4, [r0, #0]
 8001148:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 800114a:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 800114c:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 800114e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8001152:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001154:	d92a      	bls.n	80011ac <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001156:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 800115a:	68e7      	ldr	r7, [r4, #12]
 800115c:	3b1e      	subs	r3, #30
 800115e:	f04f 0e07 	mov.w	lr, #7
 8001162:	fa0e fe03 	lsl.w	lr, lr, r3
 8001166:	ea27 070e 	bic.w	r7, r7, lr
 800116a:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800116c:	68e7      	ldr	r7, [r4, #12]
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	433b      	orrs	r3, r7
 8001174:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 8001176:	684a      	ldr	r2, [r1, #4]
 8001178:	2a06      	cmp	r2, #6
 800117a:	ea4f 0382 	mov.w	r3, r2, lsl #2
 800117e:	d825      	bhi.n	80011cc <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001180:	4413      	add	r3, r2
 8001182:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8001184:	1f59      	subs	r1, r3, #5
 8001186:	231f      	movs	r3, #31
 8001188:	408b      	lsls	r3, r1
 800118a:	ea27 0303 	bic.w	r3, r7, r3
 800118e:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001190:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001192:	fa06 f101 	lsl.w	r1, r6, r1
 8001196:	4311      	orrs	r1, r2
 8001198:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800119a:	4b2d      	ldr	r3, [pc, #180]	; (8001250 <HAL_ADC_ConfigChannel+0x11c>)
 800119c:	429c      	cmp	r4, r3
 800119e:	d034      	beq.n	800120a <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 80011a0:	2300      	movs	r3, #0
 80011a2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80011a6:	4618      	mov	r0, r3
}
 80011a8:	b003      	add	sp, #12
 80011aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80011ac:	6927      	ldr	r7, [r4, #16]
 80011ae:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80011b2:	f04f 0e07 	mov.w	lr, #7
 80011b6:	fa0e fe03 	lsl.w	lr, lr, r3
 80011ba:	ea27 070e 	bic.w	r7, r7, lr
 80011be:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80011c0:	6927      	ldr	r7, [r4, #16]
 80011c2:	fa02 f303 	lsl.w	r3, r2, r3
 80011c6:	433b      	orrs	r3, r7
 80011c8:	6123      	str	r3, [r4, #16]
 80011ca:	e7d4      	b.n	8001176 <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 80011cc:	2a0c      	cmp	r2, #12
 80011ce:	d80e      	bhi.n	80011ee <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80011d0:	4413      	add	r3, r2
 80011d2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80011d4:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 80011d8:	231f      	movs	r3, #31
 80011da:	4093      	lsls	r3, r2
 80011dc:	ea21 0303 	bic.w	r3, r1, r3
 80011e0:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80011e2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80011e4:	fa06 f202 	lsl.w	r2, r6, r2
 80011e8:	431a      	orrs	r2, r3
 80011ea:	6322      	str	r2, [r4, #48]	; 0x30
 80011ec:	e7d5      	b.n	800119a <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80011ee:	4413      	add	r3, r2
 80011f0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80011f2:	3b41      	subs	r3, #65	; 0x41
 80011f4:	221f      	movs	r2, #31
 80011f6:	409a      	lsls	r2, r3
 80011f8:	ea21 0202 	bic.w	r2, r1, r2
 80011fc:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80011fe:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001200:	fa06 f103 	lsl.w	r1, r6, r3
 8001204:	4311      	orrs	r1, r2
 8001206:	62e1      	str	r1, [r4, #44]	; 0x2c
 8001208:	e7c7      	b.n	800119a <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800120a:	2d12      	cmp	r5, #18
 800120c:	d104      	bne.n	8001218 <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800120e:	4a11      	ldr	r2, [pc, #68]	; (8001254 <HAL_ADC_ConfigChannel+0x120>)
 8001210:	6853      	ldr	r3, [r2, #4]
 8001212:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001216:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001218:	f1a5 0310 	sub.w	r3, r5, #16
 800121c:	2b01      	cmp	r3, #1
 800121e:	d8bf      	bhi.n	80011a0 <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001220:	4a0c      	ldr	r2, [pc, #48]	; (8001254 <HAL_ADC_ConfigChannel+0x120>)
 8001222:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001224:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001226:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800122a:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800122c:	d1b8      	bne.n	80011a0 <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800122e:	4b0a      	ldr	r3, [pc, #40]	; (8001258 <HAL_ADC_ConfigChannel+0x124>)
 8001230:	4a0a      	ldr	r2, [pc, #40]	; (800125c <HAL_ADC_ConfigChannel+0x128>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	fbb3 f2f2 	udiv	r2, r3, r2
 8001238:	230a      	movs	r3, #10
 800123a:	4353      	muls	r3, r2
        counter--;
 800123c:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 800123e:	9b01      	ldr	r3, [sp, #4]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d0ad      	beq.n	80011a0 <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 8001244:	9b01      	ldr	r3, [sp, #4]
 8001246:	3b01      	subs	r3, #1
 8001248:	e7f8      	b.n	800123c <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 800124a:	2002      	movs	r0, #2
 800124c:	e7ac      	b.n	80011a8 <HAL_ADC_ConfigChannel+0x74>
 800124e:	bf00      	nop
 8001250:	40012000 	.word	0x40012000
 8001254:	40012300 	.word	0x40012300
 8001258:	20000004 	.word	0x20000004
 800125c:	000f4240 	.word	0x000f4240

08001260 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001260:	4770      	bx	lr
	...

08001264 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001264:	4a07      	ldr	r2, [pc, #28]	; (8001284 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001266:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001268:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800126c:	041b      	lsls	r3, r3, #16
 800126e:	0c1b      	lsrs	r3, r3, #16
 8001270:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001274:	0200      	lsls	r0, r0, #8
 8001276:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800127a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800127e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001280:	60d3      	str	r3, [r2, #12]
 8001282:	4770      	bx	lr
 8001284:	e000ed00 	.word	0xe000ed00

08001288 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001288:	4b17      	ldr	r3, [pc, #92]	; (80012e8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800128a:	b530      	push	{r4, r5, lr}
 800128c:	68dc      	ldr	r4, [r3, #12]
 800128e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001292:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001296:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001298:	2b04      	cmp	r3, #4
 800129a:	bf28      	it	cs
 800129c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800129e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a0:	f04f 0501 	mov.w	r5, #1
 80012a4:	fa05 f303 	lsl.w	r3, r5, r3
 80012a8:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ac:	bf8c      	ite	hi
 80012ae:	3c03      	subhi	r4, #3
 80012b0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b2:	4019      	ands	r1, r3
 80012b4:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012b6:	fa05 f404 	lsl.w	r4, r5, r4
 80012ba:	3c01      	subs	r4, #1
 80012bc:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80012be:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012c0:	ea42 0201 	orr.w	r2, r2, r1
 80012c4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012c8:	bfaf      	iteee	ge
 80012ca:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ce:	f000 000f 	andlt.w	r0, r0, #15
 80012d2:	4b06      	ldrlt	r3, [pc, #24]	; (80012ec <HAL_NVIC_SetPriority+0x64>)
 80012d4:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d6:	bfa5      	ittet	ge
 80012d8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80012dc:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012de:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012e0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80012e4:	bd30      	pop	{r4, r5, pc}
 80012e6:	bf00      	nop
 80012e8:	e000ed00 	.word	0xe000ed00
 80012ec:	e000ed14 	.word	0xe000ed14

080012f0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80012f0:	0942      	lsrs	r2, r0, #5
 80012f2:	2301      	movs	r3, #1
 80012f4:	f000 001f 	and.w	r0, r0, #31
 80012f8:	fa03 f000 	lsl.w	r0, r3, r0
 80012fc:	4b01      	ldr	r3, [pc, #4]	; (8001304 <HAL_NVIC_EnableIRQ+0x14>)
 80012fe:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001302:	4770      	bx	lr
 8001304:	e000e100 	.word	0xe000e100

08001308 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001308:	3801      	subs	r0, #1
 800130a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800130e:	d20a      	bcs.n	8001326 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001310:	4b06      	ldr	r3, [pc, #24]	; (800132c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001312:	4a07      	ldr	r2, [pc, #28]	; (8001330 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001314:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001316:	21f0      	movs	r1, #240	; 0xf0
 8001318:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800131c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800131e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001320:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001326:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	e000e010 	.word	0xe000e010
 8001330:	e000ed00 	.word	0xe000ed00

08001334 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001334:	4b04      	ldr	r3, [pc, #16]	; (8001348 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001336:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001338:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800133a:	bf0c      	ite	eq
 800133c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001340:	f022 0204 	bicne.w	r2, r2, #4
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	4770      	bx	lr
 8001348:	e000e010 	.word	0xe000e010

0800134c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800134c:	4770      	bx	lr

0800134e <HAL_SYSTICK_IRQHandler>:
{
 800134e:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001350:	f7ff fffc 	bl	800134c <HAL_SYSTICK_Callback>
 8001354:	bd08      	pop	{r3, pc}
	...

08001358 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800135c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800135e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001360:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8001510 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001364:	4a68      	ldr	r2, [pc, #416]	; (8001508 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001366:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8001514 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800136a:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800136c:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 800136e:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001372:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8001374:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001378:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 800137c:	45b6      	cmp	lr, r6
 800137e:	f040 80ae 	bne.w	80014de <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001382:	684c      	ldr	r4, [r1, #4]
 8001384:	f024 0710 	bic.w	r7, r4, #16
 8001388:	2f02      	cmp	r7, #2
 800138a:	d116      	bne.n	80013ba <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 800138c:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001390:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001394:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001398:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800139c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80013a0:	f04f 0c0f 	mov.w	ip, #15
 80013a4:	fa0c fc0b 	lsl.w	ip, ip, fp
 80013a8:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013ac:	690d      	ldr	r5, [r1, #16]
 80013ae:	fa05 f50b 	lsl.w	r5, r5, fp
 80013b2:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 80013b6:	f8ca 5020 	str.w	r5, [sl, #32]
 80013ba:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013be:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80013c0:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013c4:	fa05 f50a 	lsl.w	r5, r5, sl
 80013c8:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013ca:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013ce:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013d2:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013d6:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013d8:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013dc:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80013de:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013e2:	d811      	bhi.n	8001408 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 80013e4:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80013e6:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013ea:	68cf      	ldr	r7, [r1, #12]
 80013ec:	fa07 fc0a 	lsl.w	ip, r7, sl
 80013f0:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 80013f4:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80013f6:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013f8:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80013fc:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8001400:	409f      	lsls	r7, r3
 8001402:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001406:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001408:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800140a:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800140c:	688f      	ldr	r7, [r1, #8]
 800140e:	fa07 f70a 	lsl.w	r7, r7, sl
 8001412:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001414:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001416:	00e5      	lsls	r5, r4, #3
 8001418:	d561      	bpl.n	80014de <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141a:	f04f 0b00 	mov.w	fp, #0
 800141e:	f8cd b00c 	str.w	fp, [sp, #12]
 8001422:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001426:	4d39      	ldr	r5, [pc, #228]	; (800150c <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001428:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 800142c:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8001430:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8001434:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8001438:	9703      	str	r7, [sp, #12]
 800143a:	9f03      	ldr	r7, [sp, #12]
 800143c:	f023 0703 	bic.w	r7, r3, #3
 8001440:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001444:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001448:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800144c:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001450:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001454:	f04f 0e0f 	mov.w	lr, #15
 8001458:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800145c:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800145e:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001462:	d043      	beq.n	80014ec <HAL_GPIO_Init+0x194>
 8001464:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001468:	42a8      	cmp	r0, r5
 800146a:	d041      	beq.n	80014f0 <HAL_GPIO_Init+0x198>
 800146c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001470:	42a8      	cmp	r0, r5
 8001472:	d03f      	beq.n	80014f4 <HAL_GPIO_Init+0x19c>
 8001474:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001478:	42a8      	cmp	r0, r5
 800147a:	d03d      	beq.n	80014f8 <HAL_GPIO_Init+0x1a0>
 800147c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001480:	42a8      	cmp	r0, r5
 8001482:	d03b      	beq.n	80014fc <HAL_GPIO_Init+0x1a4>
 8001484:	4548      	cmp	r0, r9
 8001486:	d03b      	beq.n	8001500 <HAL_GPIO_Init+0x1a8>
 8001488:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800148c:	42a8      	cmp	r0, r5
 800148e:	d039      	beq.n	8001504 <HAL_GPIO_Init+0x1ac>
 8001490:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001494:	42a8      	cmp	r0, r5
 8001496:	bf14      	ite	ne
 8001498:	2508      	movne	r5, #8
 800149a:	2507      	moveq	r5, #7
 800149c:	fa05 f50c 	lsl.w	r5, r5, ip
 80014a0:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014a4:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80014a6:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80014a8:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014aa:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80014ae:	bf0c      	ite	eq
 80014b0:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80014b2:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 80014b4:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 80014b6:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014b8:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80014bc:	bf0c      	ite	eq
 80014be:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80014c0:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 80014c2:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014c4:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014c6:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80014ca:	bf0c      	ite	eq
 80014cc:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80014ce:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80014d0:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80014d2:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014d4:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80014d6:	bf54      	ite	pl
 80014d8:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80014da:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80014dc:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014de:	3301      	adds	r3, #1
 80014e0:	2b10      	cmp	r3, #16
 80014e2:	f47f af44 	bne.w	800136e <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80014e6:	b005      	add	sp, #20
 80014e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014ec:	465d      	mov	r5, fp
 80014ee:	e7d5      	b.n	800149c <HAL_GPIO_Init+0x144>
 80014f0:	2501      	movs	r5, #1
 80014f2:	e7d3      	b.n	800149c <HAL_GPIO_Init+0x144>
 80014f4:	2502      	movs	r5, #2
 80014f6:	e7d1      	b.n	800149c <HAL_GPIO_Init+0x144>
 80014f8:	2503      	movs	r5, #3
 80014fa:	e7cf      	b.n	800149c <HAL_GPIO_Init+0x144>
 80014fc:	2504      	movs	r5, #4
 80014fe:	e7cd      	b.n	800149c <HAL_GPIO_Init+0x144>
 8001500:	2505      	movs	r5, #5
 8001502:	e7cb      	b.n	800149c <HAL_GPIO_Init+0x144>
 8001504:	2506      	movs	r5, #6
 8001506:	e7c9      	b.n	800149c <HAL_GPIO_Init+0x144>
 8001508:	40013c00 	.word	0x40013c00
 800150c:	40020000 	.word	0x40020000
 8001510:	40023800 	.word	0x40023800
 8001514:	40021400 	.word	0x40021400

08001518 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001518:	b10a      	cbz	r2, 800151e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800151a:	6181      	str	r1, [r0, #24]
 800151c:	4770      	bx	lr
 800151e:	0409      	lsls	r1, r1, #16
 8001520:	e7fb      	b.n	800151a <HAL_GPIO_WritePin+0x2>
	...

08001524 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001524:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001526:	4604      	mov	r4, r0
 8001528:	b910      	cbnz	r0, 8001530 <HAL_RCC_OscConfig+0xc>
  {
    return HAL_ERROR;
 800152a:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 800152c:	b003      	add	sp, #12
 800152e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001530:	6803      	ldr	r3, [r0, #0]
 8001532:	07d8      	lsls	r0, r3, #31
 8001534:	d43b      	bmi.n	80015ae <HAL_RCC_OscConfig+0x8a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001536:	6823      	ldr	r3, [r4, #0]
 8001538:	0799      	lsls	r1, r3, #30
 800153a:	f100 8084 	bmi.w	8001646 <HAL_RCC_OscConfig+0x122>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800153e:	6823      	ldr	r3, [r4, #0]
 8001540:	071e      	lsls	r6, r3, #28
 8001542:	f100 80c6 	bmi.w	80016d2 <HAL_RCC_OscConfig+0x1ae>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001546:	6823      	ldr	r3, [r4, #0]
 8001548:	075d      	lsls	r5, r3, #29
 800154a:	d52a      	bpl.n	80015a2 <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_PWR_CLK_ENABLE();
 800154c:	2300      	movs	r3, #0
 800154e:	9301      	str	r3, [sp, #4]
 8001550:	4baa      	ldr	r3, [pc, #680]	; (80017fc <HAL_RCC_OscConfig+0x2d8>)
    PWR->CR |= PWR_CR_DBP;
 8001552:	4dab      	ldr	r5, [pc, #684]	; (8001800 <HAL_RCC_OscConfig+0x2dc>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001554:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001556:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800155a:	641a      	str	r2, [r3, #64]	; 0x40
 800155c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001562:	9301      	str	r3, [sp, #4]
 8001564:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8001566:	682b      	ldr	r3, [r5, #0]
 8001568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800156c:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800156e:	f7ff fc27 	bl	8000dc0 <HAL_GetTick>
 8001572:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001574:	682b      	ldr	r3, [r5, #0]
 8001576:	05da      	lsls	r2, r3, #23
 8001578:	f140 80cd 	bpl.w	8001716 <HAL_RCC_OscConfig+0x1f2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800157c:	68a3      	ldr	r3, [r4, #8]
 800157e:	4d9f      	ldr	r5, [pc, #636]	; (80017fc <HAL_RCC_OscConfig+0x2d8>)
 8001580:	2b01      	cmp	r3, #1
 8001582:	f040 80cf 	bne.w	8001724 <HAL_RCC_OscConfig+0x200>
 8001586:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800158e:	f7ff fc17 	bl	8000dc0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001592:	4d9a      	ldr	r5, [pc, #616]	; (80017fc <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 8001594:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001596:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800159a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800159c:	079b      	lsls	r3, r3, #30
 800159e:	f140 80e2 	bpl.w	8001766 <HAL_RCC_OscConfig+0x242>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015a2:	69a2      	ldr	r2, [r4, #24]
 80015a4:	2a00      	cmp	r2, #0
 80015a6:	f040 80e5 	bne.w	8001774 <HAL_RCC_OscConfig+0x250>
  return HAL_OK;
 80015aa:	2000      	movs	r0, #0
 80015ac:	e7be      	b.n	800152c <HAL_RCC_OscConfig+0x8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015ae:	4b93      	ldr	r3, [pc, #588]	; (80017fc <HAL_RCC_OscConfig+0x2d8>)
 80015b0:	689a      	ldr	r2, [r3, #8]
 80015b2:	f002 020c 	and.w	r2, r2, #12
 80015b6:	2a04      	cmp	r2, #4
 80015b8:	d007      	beq.n	80015ca <HAL_RCC_OscConfig+0xa6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015ba:	689a      	ldr	r2, [r3, #8]
 80015bc:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015c0:	2a08      	cmp	r2, #8
 80015c2:	d10a      	bne.n	80015da <HAL_RCC_OscConfig+0xb6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	025a      	lsls	r2, r3, #9
 80015c8:	d507      	bpl.n	80015da <HAL_RCC_OscConfig+0xb6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015ca:	4b8c      	ldr	r3, [pc, #560]	; (80017fc <HAL_RCC_OscConfig+0x2d8>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	039b      	lsls	r3, r3, #14
 80015d0:	d5b1      	bpl.n	8001536 <HAL_RCC_OscConfig+0x12>
 80015d2:	6863      	ldr	r3, [r4, #4]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d1ae      	bne.n	8001536 <HAL_RCC_OscConfig+0x12>
 80015d8:	e7a7      	b.n	800152a <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015da:	6863      	ldr	r3, [r4, #4]
 80015dc:	4d87      	ldr	r5, [pc, #540]	; (80017fc <HAL_RCC_OscConfig+0x2d8>)
 80015de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015e2:	d111      	bne.n	8001608 <HAL_RCC_OscConfig+0xe4>
 80015e4:	682b      	ldr	r3, [r5, #0]
 80015e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015ea:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80015ec:	f7ff fbe8 	bl	8000dc0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015f0:	4d82      	ldr	r5, [pc, #520]	; (80017fc <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 80015f2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015f4:	682b      	ldr	r3, [r5, #0]
 80015f6:	039f      	lsls	r7, r3, #14
 80015f8:	d49d      	bmi.n	8001536 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015fa:	f7ff fbe1 	bl	8000dc0 <HAL_GetTick>
 80015fe:	1b80      	subs	r0, r0, r6
 8001600:	2864      	cmp	r0, #100	; 0x64
 8001602:	d9f7      	bls.n	80015f4 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 8001604:	2003      	movs	r0, #3
 8001606:	e791      	b.n	800152c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001608:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800160c:	d104      	bne.n	8001618 <HAL_RCC_OscConfig+0xf4>
 800160e:	682b      	ldr	r3, [r5, #0]
 8001610:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001614:	602b      	str	r3, [r5, #0]
 8001616:	e7e5      	b.n	80015e4 <HAL_RCC_OscConfig+0xc0>
 8001618:	682a      	ldr	r2, [r5, #0]
 800161a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800161e:	602a      	str	r2, [r5, #0]
 8001620:	682a      	ldr	r2, [r5, #0]
 8001622:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001626:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001628:	2b00      	cmp	r3, #0
 800162a:	d1df      	bne.n	80015ec <HAL_RCC_OscConfig+0xc8>
        tickstart = HAL_GetTick();
 800162c:	f7ff fbc8 	bl	8000dc0 <HAL_GetTick>
 8001630:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001632:	682b      	ldr	r3, [r5, #0]
 8001634:	0398      	lsls	r0, r3, #14
 8001636:	f57f af7e 	bpl.w	8001536 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800163a:	f7ff fbc1 	bl	8000dc0 <HAL_GetTick>
 800163e:	1b80      	subs	r0, r0, r6
 8001640:	2864      	cmp	r0, #100	; 0x64
 8001642:	d9f6      	bls.n	8001632 <HAL_RCC_OscConfig+0x10e>
 8001644:	e7de      	b.n	8001604 <HAL_RCC_OscConfig+0xe0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001646:	4b6d      	ldr	r3, [pc, #436]	; (80017fc <HAL_RCC_OscConfig+0x2d8>)
 8001648:	689a      	ldr	r2, [r3, #8]
 800164a:	f012 0f0c 	tst.w	r2, #12
 800164e:	d007      	beq.n	8001660 <HAL_RCC_OscConfig+0x13c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001650:	689a      	ldr	r2, [r3, #8]
 8001652:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001656:	2a08      	cmp	r2, #8
 8001658:	d112      	bne.n	8001680 <HAL_RCC_OscConfig+0x15c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	0259      	lsls	r1, r3, #9
 800165e:	d40f      	bmi.n	8001680 <HAL_RCC_OscConfig+0x15c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001660:	4b66      	ldr	r3, [pc, #408]	; (80017fc <HAL_RCC_OscConfig+0x2d8>)
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	0792      	lsls	r2, r2, #30
 8001666:	d503      	bpl.n	8001670 <HAL_RCC_OscConfig+0x14c>
 8001668:	68e2      	ldr	r2, [r4, #12]
 800166a:	2a01      	cmp	r2, #1
 800166c:	f47f af5d 	bne.w	800152a <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	6921      	ldr	r1, [r4, #16]
 8001674:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001678:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800167c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800167e:	e75e      	b.n	800153e <HAL_RCC_OscConfig+0x1a>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001680:	68e2      	ldr	r2, [r4, #12]
 8001682:	4b60      	ldr	r3, [pc, #384]	; (8001804 <HAL_RCC_OscConfig+0x2e0>)
 8001684:	b1b2      	cbz	r2, 80016b4 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 8001686:	2201      	movs	r2, #1
 8001688:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800168a:	f7ff fb99 	bl	8000dc0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800168e:	4d5b      	ldr	r5, [pc, #364]	; (80017fc <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 8001690:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001692:	682b      	ldr	r3, [r5, #0]
 8001694:	079b      	lsls	r3, r3, #30
 8001696:	d507      	bpl.n	80016a8 <HAL_RCC_OscConfig+0x184>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001698:	682b      	ldr	r3, [r5, #0]
 800169a:	6922      	ldr	r2, [r4, #16]
 800169c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80016a0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80016a4:	602b      	str	r3, [r5, #0]
 80016a6:	e74a      	b.n	800153e <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016a8:	f7ff fb8a 	bl	8000dc0 <HAL_GetTick>
 80016ac:	1b80      	subs	r0, r0, r6
 80016ae:	2802      	cmp	r0, #2
 80016b0:	d9ef      	bls.n	8001692 <HAL_RCC_OscConfig+0x16e>
 80016b2:	e7a7      	b.n	8001604 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 80016b4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80016b6:	f7ff fb83 	bl	8000dc0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016ba:	4d50      	ldr	r5, [pc, #320]	; (80017fc <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 80016bc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016be:	682b      	ldr	r3, [r5, #0]
 80016c0:	079f      	lsls	r7, r3, #30
 80016c2:	f57f af3c 	bpl.w	800153e <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016c6:	f7ff fb7b 	bl	8000dc0 <HAL_GetTick>
 80016ca:	1b80      	subs	r0, r0, r6
 80016cc:	2802      	cmp	r0, #2
 80016ce:	d9f6      	bls.n	80016be <HAL_RCC_OscConfig+0x19a>
 80016d0:	e798      	b.n	8001604 <HAL_RCC_OscConfig+0xe0>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80016d2:	6962      	ldr	r2, [r4, #20]
 80016d4:	4b4c      	ldr	r3, [pc, #304]	; (8001808 <HAL_RCC_OscConfig+0x2e4>)
 80016d6:	b17a      	cbz	r2, 80016f8 <HAL_RCC_OscConfig+0x1d4>
      __HAL_RCC_LSI_ENABLE();
 80016d8:	2201      	movs	r2, #1
 80016da:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80016dc:	f7ff fb70 	bl	8000dc0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016e0:	4d46      	ldr	r5, [pc, #280]	; (80017fc <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 80016e2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016e4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80016e6:	0798      	lsls	r0, r3, #30
 80016e8:	f53f af2d 	bmi.w	8001546 <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016ec:	f7ff fb68 	bl	8000dc0 <HAL_GetTick>
 80016f0:	1b80      	subs	r0, r0, r6
 80016f2:	2802      	cmp	r0, #2
 80016f4:	d9f6      	bls.n	80016e4 <HAL_RCC_OscConfig+0x1c0>
 80016f6:	e785      	b.n	8001604 <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_LSI_DISABLE();
 80016f8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80016fa:	f7ff fb61 	bl	8000dc0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016fe:	4d3f      	ldr	r5, [pc, #252]	; (80017fc <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 8001700:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001702:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001704:	0799      	lsls	r1, r3, #30
 8001706:	f57f af1e 	bpl.w	8001546 <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800170a:	f7ff fb59 	bl	8000dc0 <HAL_GetTick>
 800170e:	1b80      	subs	r0, r0, r6
 8001710:	2802      	cmp	r0, #2
 8001712:	d9f6      	bls.n	8001702 <HAL_RCC_OscConfig+0x1de>
 8001714:	e776      	b.n	8001604 <HAL_RCC_OscConfig+0xe0>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001716:	f7ff fb53 	bl	8000dc0 <HAL_GetTick>
 800171a:	1b80      	subs	r0, r0, r6
 800171c:	2802      	cmp	r0, #2
 800171e:	f67f af29 	bls.w	8001574 <HAL_RCC_OscConfig+0x50>
 8001722:	e76f      	b.n	8001604 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001724:	2b05      	cmp	r3, #5
 8001726:	d104      	bne.n	8001732 <HAL_RCC_OscConfig+0x20e>
 8001728:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800172a:	f043 0304 	orr.w	r3, r3, #4
 800172e:	672b      	str	r3, [r5, #112]	; 0x70
 8001730:	e729      	b.n	8001586 <HAL_RCC_OscConfig+0x62>
 8001732:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001734:	f022 0201 	bic.w	r2, r2, #1
 8001738:	672a      	str	r2, [r5, #112]	; 0x70
 800173a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800173c:	f022 0204 	bic.w	r2, r2, #4
 8001740:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001742:	2b00      	cmp	r3, #0
 8001744:	f47f af23 	bne.w	800158e <HAL_RCC_OscConfig+0x6a>
      tickstart = HAL_GetTick();
 8001748:	f7ff fb3a 	bl	8000dc0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800174c:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001750:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001752:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001754:	0798      	lsls	r0, r3, #30
 8001756:	f57f af24 	bpl.w	80015a2 <HAL_RCC_OscConfig+0x7e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800175a:	f7ff fb31 	bl	8000dc0 <HAL_GetTick>
 800175e:	1b80      	subs	r0, r0, r6
 8001760:	42b8      	cmp	r0, r7
 8001762:	d9f6      	bls.n	8001752 <HAL_RCC_OscConfig+0x22e>
 8001764:	e74e      	b.n	8001604 <HAL_RCC_OscConfig+0xe0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001766:	f7ff fb2b 	bl	8000dc0 <HAL_GetTick>
 800176a:	1b80      	subs	r0, r0, r6
 800176c:	42b8      	cmp	r0, r7
 800176e:	f67f af14 	bls.w	800159a <HAL_RCC_OscConfig+0x76>
 8001772:	e747      	b.n	8001604 <HAL_RCC_OscConfig+0xe0>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001774:	4d21      	ldr	r5, [pc, #132]	; (80017fc <HAL_RCC_OscConfig+0x2d8>)
 8001776:	68ab      	ldr	r3, [r5, #8]
 8001778:	f003 030c 	and.w	r3, r3, #12
 800177c:	2b08      	cmp	r3, #8
 800177e:	f43f aed4 	beq.w	800152a <HAL_RCC_OscConfig+0x6>
 8001782:	4e22      	ldr	r6, [pc, #136]	; (800180c <HAL_RCC_OscConfig+0x2e8>)
 8001784:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001786:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001788:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800178a:	d12a      	bne.n	80017e2 <HAL_RCC_OscConfig+0x2be>
        tickstart = HAL_GetTick();
 800178c:	f7ff fb18 	bl	8000dc0 <HAL_GetTick>
 8001790:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001792:	682b      	ldr	r3, [r5, #0]
 8001794:	0199      	lsls	r1, r3, #6
 8001796:	d41e      	bmi.n	80017d6 <HAL_RCC_OscConfig+0x2b2>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001798:	6a22      	ldr	r2, [r4, #32]
 800179a:	69e3      	ldr	r3, [r4, #28]
 800179c:	4313      	orrs	r3, r2
 800179e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80017a0:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80017a4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80017a6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80017aa:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017ac:	4c13      	ldr	r4, [pc, #76]	; (80017fc <HAL_RCC_OscConfig+0x2d8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017ae:	0852      	lsrs	r2, r2, #1
 80017b0:	3a01      	subs	r2, #1
 80017b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80017b6:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80017b8:	2301      	movs	r3, #1
 80017ba:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80017bc:	f7ff fb00 	bl	8000dc0 <HAL_GetTick>
 80017c0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017c2:	6823      	ldr	r3, [r4, #0]
 80017c4:	019a      	lsls	r2, r3, #6
 80017c6:	f53f aef0 	bmi.w	80015aa <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017ca:	f7ff faf9 	bl	8000dc0 <HAL_GetTick>
 80017ce:	1b40      	subs	r0, r0, r5
 80017d0:	2802      	cmp	r0, #2
 80017d2:	d9f6      	bls.n	80017c2 <HAL_RCC_OscConfig+0x29e>
 80017d4:	e716      	b.n	8001604 <HAL_RCC_OscConfig+0xe0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017d6:	f7ff faf3 	bl	8000dc0 <HAL_GetTick>
 80017da:	1bc0      	subs	r0, r0, r7
 80017dc:	2802      	cmp	r0, #2
 80017de:	d9d8      	bls.n	8001792 <HAL_RCC_OscConfig+0x26e>
 80017e0:	e710      	b.n	8001604 <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 80017e2:	f7ff faed 	bl	8000dc0 <HAL_GetTick>
 80017e6:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017e8:	682b      	ldr	r3, [r5, #0]
 80017ea:	019b      	lsls	r3, r3, #6
 80017ec:	f57f aedd 	bpl.w	80015aa <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017f0:	f7ff fae6 	bl	8000dc0 <HAL_GetTick>
 80017f4:	1b00      	subs	r0, r0, r4
 80017f6:	2802      	cmp	r0, #2
 80017f8:	d9f6      	bls.n	80017e8 <HAL_RCC_OscConfig+0x2c4>
 80017fa:	e703      	b.n	8001604 <HAL_RCC_OscConfig+0xe0>
 80017fc:	40023800 	.word	0x40023800
 8001800:	40007000 	.word	0x40007000
 8001804:	42470000 	.word	0x42470000
 8001808:	42470e80 	.word	0x42470e80
 800180c:	42470060 	.word	0x42470060

08001810 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001810:	4913      	ldr	r1, [pc, #76]	; (8001860 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001812:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001814:	688b      	ldr	r3, [r1, #8]
 8001816:	f003 030c 	and.w	r3, r3, #12
 800181a:	2b04      	cmp	r3, #4
 800181c:	d003      	beq.n	8001826 <HAL_RCC_GetSysClockFreq+0x16>
 800181e:	2b08      	cmp	r3, #8
 8001820:	d003      	beq.n	800182a <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001822:	4810      	ldr	r0, [pc, #64]	; (8001864 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001824:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001826:	4810      	ldr	r0, [pc, #64]	; (8001868 <HAL_RCC_GetSysClockFreq+0x58>)
 8001828:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800182a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800182c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800182e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001830:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001834:	bf14      	ite	ne
 8001836:	480c      	ldrne	r0, [pc, #48]	; (8001868 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001838:	480a      	ldreq	r0, [pc, #40]	; (8001864 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800183a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800183e:	bf18      	it	ne
 8001840:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001842:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001846:	fba1 0100 	umull	r0, r1, r1, r0
 800184a:	f7ff f8fb 	bl	8000a44 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800184e:	4b04      	ldr	r3, [pc, #16]	; (8001860 <HAL_RCC_GetSysClockFreq+0x50>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001856:	3301      	adds	r3, #1
 8001858:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 800185a:	fbb0 f0f3 	udiv	r0, r0, r3
 800185e:	bd08      	pop	{r3, pc}
 8001860:	40023800 	.word	0x40023800
 8001864:	00f42400 	.word	0x00f42400
 8001868:	017d7840 	.word	0x017d7840

0800186c <HAL_RCC_ClockConfig>:
{
 800186c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001870:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001872:	4604      	mov	r4, r0
 8001874:	b910      	cbnz	r0, 800187c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001876:	2001      	movs	r0, #1
 8001878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800187c:	4b44      	ldr	r3, [pc, #272]	; (8001990 <HAL_RCC_ClockConfig+0x124>)
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	f002 020f 	and.w	r2, r2, #15
 8001884:	428a      	cmp	r2, r1
 8001886:	d328      	bcc.n	80018da <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001888:	6821      	ldr	r1, [r4, #0]
 800188a:	078f      	lsls	r7, r1, #30
 800188c:	d42d      	bmi.n	80018ea <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800188e:	07c8      	lsls	r0, r1, #31
 8001890:	d440      	bmi.n	8001914 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001892:	4b3f      	ldr	r3, [pc, #252]	; (8001990 <HAL_RCC_ClockConfig+0x124>)
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	f002 020f 	and.w	r2, r2, #15
 800189a:	4295      	cmp	r5, r2
 800189c:	d366      	bcc.n	800196c <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800189e:	6822      	ldr	r2, [r4, #0]
 80018a0:	0751      	lsls	r1, r2, #29
 80018a2:	d46c      	bmi.n	800197e <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018a4:	0713      	lsls	r3, r2, #28
 80018a6:	d507      	bpl.n	80018b8 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018a8:	4a3a      	ldr	r2, [pc, #232]	; (8001994 <HAL_RCC_ClockConfig+0x128>)
 80018aa:	6921      	ldr	r1, [r4, #16]
 80018ac:	6893      	ldr	r3, [r2, #8]
 80018ae:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80018b2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80018b6:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018b8:	f7ff ffaa 	bl	8001810 <HAL_RCC_GetSysClockFreq>
 80018bc:	4b35      	ldr	r3, [pc, #212]	; (8001994 <HAL_RCC_ClockConfig+0x128>)
 80018be:	4a36      	ldr	r2, [pc, #216]	; (8001998 <HAL_RCC_ClockConfig+0x12c>)
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80018c6:	5cd3      	ldrb	r3, [r2, r3]
 80018c8:	40d8      	lsrs	r0, r3
 80018ca:	4b34      	ldr	r3, [pc, #208]	; (800199c <HAL_RCC_ClockConfig+0x130>)
 80018cc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80018ce:	2000      	movs	r0, #0
 80018d0:	f7ff fa40 	bl	8000d54 <HAL_InitTick>
  return HAL_OK;
 80018d4:	2000      	movs	r0, #0
 80018d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018da:	b2ca      	uxtb	r2, r1
 80018dc:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 030f 	and.w	r3, r3, #15
 80018e4:	4299      	cmp	r1, r3
 80018e6:	d1c6      	bne.n	8001876 <HAL_RCC_ClockConfig+0xa>
 80018e8:	e7ce      	b.n	8001888 <HAL_RCC_ClockConfig+0x1c>
 80018ea:	4b2a      	ldr	r3, [pc, #168]	; (8001994 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018ec:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018f0:	bf1e      	ittt	ne
 80018f2:	689a      	ldrne	r2, [r3, #8]
 80018f4:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 80018f8:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018fa:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018fc:	bf42      	ittt	mi
 80018fe:	689a      	ldrmi	r2, [r3, #8]
 8001900:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001904:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001906:	689a      	ldr	r2, [r3, #8]
 8001908:	68a0      	ldr	r0, [r4, #8]
 800190a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800190e:	4302      	orrs	r2, r0
 8001910:	609a      	str	r2, [r3, #8]
 8001912:	e7bc      	b.n	800188e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001914:	6862      	ldr	r2, [r4, #4]
 8001916:	4b1f      	ldr	r3, [pc, #124]	; (8001994 <HAL_RCC_ClockConfig+0x128>)
 8001918:	2a01      	cmp	r2, #1
 800191a:	d11d      	bne.n	8001958 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001922:	d0a8      	beq.n	8001876 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001924:	4e1b      	ldr	r6, [pc, #108]	; (8001994 <HAL_RCC_ClockConfig+0x128>)
 8001926:	68b3      	ldr	r3, [r6, #8]
 8001928:	f023 0303 	bic.w	r3, r3, #3
 800192c:	4313      	orrs	r3, r2
 800192e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001930:	f7ff fa46 	bl	8000dc0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001934:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001938:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800193a:	68b3      	ldr	r3, [r6, #8]
 800193c:	6862      	ldr	r2, [r4, #4]
 800193e:	f003 030c 	and.w	r3, r3, #12
 8001942:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001946:	d0a4      	beq.n	8001892 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001948:	f7ff fa3a 	bl	8000dc0 <HAL_GetTick>
 800194c:	1bc0      	subs	r0, r0, r7
 800194e:	4540      	cmp	r0, r8
 8001950:	d9f3      	bls.n	800193a <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8001952:	2003      	movs	r0, #3
}
 8001954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001958:	1e91      	subs	r1, r2, #2
 800195a:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800195c:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800195e:	d802      	bhi.n	8001966 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001960:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001964:	e7dd      	b.n	8001922 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001966:	f013 0f02 	tst.w	r3, #2
 800196a:	e7da      	b.n	8001922 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800196c:	b2ea      	uxtb	r2, r5
 800196e:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 030f 	and.w	r3, r3, #15
 8001976:	429d      	cmp	r5, r3
 8001978:	f47f af7d 	bne.w	8001876 <HAL_RCC_ClockConfig+0xa>
 800197c:	e78f      	b.n	800189e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800197e:	4905      	ldr	r1, [pc, #20]	; (8001994 <HAL_RCC_ClockConfig+0x128>)
 8001980:	68e0      	ldr	r0, [r4, #12]
 8001982:	688b      	ldr	r3, [r1, #8]
 8001984:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001988:	4303      	orrs	r3, r0
 800198a:	608b      	str	r3, [r1, #8]
 800198c:	e78a      	b.n	80018a4 <HAL_RCC_ClockConfig+0x38>
 800198e:	bf00      	nop
 8001990:	40023c00 	.word	0x40023c00
 8001994:	40023800 	.word	0x40023800
 8001998:	08002dc3 	.word	0x08002dc3
 800199c:	20000004 	.word	0x20000004

080019a0 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80019a0:	4b01      	ldr	r3, [pc, #4]	; (80019a8 <HAL_RCC_GetHCLKFreq+0x8>)
 80019a2:	6818      	ldr	r0, [r3, #0]
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	20000004 	.word	0x20000004

080019ac <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80019ac:	4b04      	ldr	r3, [pc, #16]	; (80019c0 <HAL_RCC_GetPCLK1Freq+0x14>)
 80019ae:	4a05      	ldr	r2, [pc, #20]	; (80019c4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80019b6:	5cd3      	ldrb	r3, [r2, r3]
 80019b8:	4a03      	ldr	r2, [pc, #12]	; (80019c8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80019ba:	6810      	ldr	r0, [r2, #0]
}
 80019bc:	40d8      	lsrs	r0, r3
 80019be:	4770      	bx	lr
 80019c0:	40023800 	.word	0x40023800
 80019c4:	08002dd3 	.word	0x08002dd3
 80019c8:	20000004 	.word	0x20000004

080019cc <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80019cc:	230f      	movs	r3, #15
 80019ce:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80019d0:	4b0b      	ldr	r3, [pc, #44]	; (8001a00 <HAL_RCC_GetClockConfig+0x34>)
 80019d2:	689a      	ldr	r2, [r3, #8]
 80019d4:	f002 0203 	and.w	r2, r2, #3
 80019d8:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80019da:	689a      	ldr	r2, [r3, #8]
 80019dc:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 80019e0:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80019e2:	689a      	ldr	r2, [r3, #8]
 80019e4:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 80019e8:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	08db      	lsrs	r3, r3, #3
 80019ee:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80019f2:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80019f4:	4b03      	ldr	r3, [pc, #12]	; (8001a04 <HAL_RCC_GetClockConfig+0x38>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 030f 	and.w	r3, r3, #15
 80019fc:	600b      	str	r3, [r1, #0]
 80019fe:	4770      	bx	lr
 8001a00:	40023800 	.word	0x40023800
 8001a04:	40023c00 	.word	0x40023c00

08001a08 <HAL_TIM_Base_Start>:
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001a08:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_ENABLE(htim);
 8001a10:	6813      	ldr	r3, [r2, #0]
 8001a12:	f043 0301 	orr.w	r3, r3, #1
 8001a16:	6013      	str	r3, [r2, #0]
  
  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
}
 8001a1e:	2000      	movs	r0, #0
 8001a20:	4770      	bx	lr

08001a22 <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8001a22:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001a26:	2b01      	cmp	r3, #1
{
 8001a28:	b570      	push	{r4, r5, r6, lr}
 8001a2a:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8001a2e:	d01c      	beq.n	8001a6a <HAL_TIM_ConfigClockSource+0x48>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8001a30:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001a34:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8001a36:	2201      	movs	r2, #1
 8001a38:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 8001a3c:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a3e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001a42:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001a46:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8001a48:	680a      	ldr	r2, [r1, #0]
 8001a4a:	2a40      	cmp	r2, #64	; 0x40
 8001a4c:	d079      	beq.n	8001b42 <HAL_TIM_ConfigClockSource+0x120>
 8001a4e:	d819      	bhi.n	8001a84 <HAL_TIM_ConfigClockSource+0x62>
 8001a50:	2a10      	cmp	r2, #16
 8001a52:	f000 8093 	beq.w	8001b7c <HAL_TIM_ConfigClockSource+0x15a>
 8001a56:	d80a      	bhi.n	8001a6e <HAL_TIM_ConfigClockSource+0x4c>
 8001a58:	2a00      	cmp	r2, #0
 8001a5a:	f000 8089 	beq.w	8001b70 <HAL_TIM_ConfigClockSource+0x14e>
    break;
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8001a64:	2300      	movs	r3, #0
 8001a66:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8001a6a:	4618      	mov	r0, r3
  
  return HAL_OK;
}
 8001a6c:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001a6e:	2a20      	cmp	r2, #32
 8001a70:	f000 808a 	beq.w	8001b88 <HAL_TIM_ConfigClockSource+0x166>
 8001a74:	2a30      	cmp	r2, #48	; 0x30
 8001a76:	d1f2      	bne.n	8001a5e <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001a78:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001a7a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001a7e:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8001a82:	e036      	b.n	8001af2 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001a84:	2a70      	cmp	r2, #112	; 0x70
 8001a86:	d036      	beq.n	8001af6 <HAL_TIM_ConfigClockSource+0xd4>
 8001a88:	d81b      	bhi.n	8001ac2 <HAL_TIM_ConfigClockSource+0xa0>
 8001a8a:	2a50      	cmp	r2, #80	; 0x50
 8001a8c:	d042      	beq.n	8001b14 <HAL_TIM_ConfigClockSource+0xf2>
 8001a8e:	2a60      	cmp	r2, #96	; 0x60
 8001a90:	d1e5      	bne.n	8001a5e <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001a92:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8001a94:	684d      	ldr	r5, [r1, #4]
 8001a96:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001a98:	f024 0410 	bic.w	r4, r4, #16
 8001a9c:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001a9e:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8001aa0:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001aa2:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001aa6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001aaa:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001aae:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001ab2:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8001ab4:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001ab6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001ab8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001abc:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8001ac0:	e017      	b.n	8001af2 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001ac2:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001ac6:	d011      	beq.n	8001aec <HAL_TIM_ConfigClockSource+0xca>
 8001ac8:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001acc:	d1c7      	bne.n	8001a5e <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001ace:	688a      	ldr	r2, [r1, #8]
 8001ad0:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001ad2:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001ad4:	68c9      	ldr	r1, [r1, #12]
 8001ad6:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ad8:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001adc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001ae0:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001ae2:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001ae4:	689a      	ldr	r2, [r3, #8]
 8001ae6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001aea:	e002      	b.n	8001af2 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001aec:	689a      	ldr	r2, [r3, #8]
 8001aee:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8001af2:	609a      	str	r2, [r3, #8]
 8001af4:	e7b3      	b.n	8001a5e <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001af6:	688a      	ldr	r2, [r1, #8]
 8001af8:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001afa:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001afc:	68c9      	ldr	r1, [r1, #12]
 8001afe:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001b00:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001b04:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001b08:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001b0a:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001b0c:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001b0e:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8001b12:	e7ee      	b.n	8001af2 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001b14:	684c      	ldr	r4, [r1, #4]
 8001b16:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001b18:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b1a:	6a1d      	ldr	r5, [r3, #32]
 8001b1c:	f025 0501 	bic.w	r5, r5, #1
 8001b20:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8001b22:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001b24:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001b28:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001b2c:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001b30:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8001b32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001b34:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001b36:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001b38:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001b3c:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8001b40:	e7d7      	b.n	8001af2 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001b42:	684c      	ldr	r4, [r1, #4]
 8001b44:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001b46:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b48:	6a1d      	ldr	r5, [r3, #32]
 8001b4a:	f025 0501 	bic.w	r5, r5, #1
 8001b4e:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8001b50:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001b52:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001b56:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001b5a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001b5e:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8001b60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001b62:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001b64:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001b66:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001b6a:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8001b6e:	e7c0      	b.n	8001af2 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001b70:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001b72:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001b76:	f042 0207 	orr.w	r2, r2, #7
 8001b7a:	e7ba      	b.n	8001af2 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001b7c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001b7e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001b82:	f042 0217 	orr.w	r2, r2, #23
 8001b86:	e7b4      	b.n	8001af2 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001b88:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001b8a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001b8e:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8001b92:	e7ae      	b.n	8001af2 <HAL_TIM_ConfigClockSource+0xd0>

08001b94 <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001b94:	4a2e      	ldr	r2, [pc, #184]	; (8001c50 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 8001b96:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001b98:	4290      	cmp	r0, r2
 8001b9a:	d012      	beq.n	8001bc2 <TIM_Base_SetConfig+0x2e>
 8001b9c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001ba0:	d00f      	beq.n	8001bc2 <TIM_Base_SetConfig+0x2e>
 8001ba2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001ba6:	4290      	cmp	r0, r2
 8001ba8:	d00b      	beq.n	8001bc2 <TIM_Base_SetConfig+0x2e>
 8001baa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001bae:	4290      	cmp	r0, r2
 8001bb0:	d007      	beq.n	8001bc2 <TIM_Base_SetConfig+0x2e>
 8001bb2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001bb6:	4290      	cmp	r0, r2
 8001bb8:	d003      	beq.n	8001bc2 <TIM_Base_SetConfig+0x2e>
 8001bba:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001bbe:	4290      	cmp	r0, r2
 8001bc0:	d11d      	bne.n	8001bfe <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 8001bc2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001bc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001bc8:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001bca:	4a21      	ldr	r2, [pc, #132]	; (8001c50 <TIM_Base_SetConfig+0xbc>)
 8001bcc:	4290      	cmp	r0, r2
 8001bce:	d104      	bne.n	8001bda <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001bd0:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001bd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	e028      	b.n	8001c2c <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001bda:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001bde:	d0f7      	beq.n	8001bd0 <TIM_Base_SetConfig+0x3c>
 8001be0:	4a1c      	ldr	r2, [pc, #112]	; (8001c54 <TIM_Base_SetConfig+0xc0>)
 8001be2:	4290      	cmp	r0, r2
 8001be4:	d0f4      	beq.n	8001bd0 <TIM_Base_SetConfig+0x3c>
 8001be6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001bea:	4290      	cmp	r0, r2
 8001bec:	d0f0      	beq.n	8001bd0 <TIM_Base_SetConfig+0x3c>
 8001bee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001bf2:	4290      	cmp	r0, r2
 8001bf4:	d0ec      	beq.n	8001bd0 <TIM_Base_SetConfig+0x3c>
 8001bf6:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001bfa:	4290      	cmp	r0, r2
 8001bfc:	d0e8      	beq.n	8001bd0 <TIM_Base_SetConfig+0x3c>
 8001bfe:	4a16      	ldr	r2, [pc, #88]	; (8001c58 <TIM_Base_SetConfig+0xc4>)
 8001c00:	4290      	cmp	r0, r2
 8001c02:	d0e5      	beq.n	8001bd0 <TIM_Base_SetConfig+0x3c>
 8001c04:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c08:	4290      	cmp	r0, r2
 8001c0a:	d0e1      	beq.n	8001bd0 <TIM_Base_SetConfig+0x3c>
 8001c0c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c10:	4290      	cmp	r0, r2
 8001c12:	d0dd      	beq.n	8001bd0 <TIM_Base_SetConfig+0x3c>
 8001c14:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001c18:	4290      	cmp	r0, r2
 8001c1a:	d0d9      	beq.n	8001bd0 <TIM_Base_SetConfig+0x3c>
 8001c1c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c20:	4290      	cmp	r0, r2
 8001c22:	d0d5      	beq.n	8001bd0 <TIM_Base_SetConfig+0x3c>
 8001c24:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c28:	4290      	cmp	r0, r2
 8001c2a:	d0d1      	beq.n	8001bd0 <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 8001c2c:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c2e:	688b      	ldr	r3, [r1, #8]
 8001c30:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001c32:	680b      	ldr	r3, [r1, #0]
 8001c34:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8001c36:	4b06      	ldr	r3, [pc, #24]	; (8001c50 <TIM_Base_SetConfig+0xbc>)
 8001c38:	4298      	cmp	r0, r3
 8001c3a:	d006      	beq.n	8001c4a <TIM_Base_SetConfig+0xb6>
 8001c3c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001c40:	4298      	cmp	r0, r3
 8001c42:	d002      	beq.n	8001c4a <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 8001c44:	2301      	movs	r3, #1
 8001c46:	6143      	str	r3, [r0, #20]
}
 8001c48:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8001c4a:	690b      	ldr	r3, [r1, #16]
 8001c4c:	6303      	str	r3, [r0, #48]	; 0x30
 8001c4e:	e7f9      	b.n	8001c44 <TIM_Base_SetConfig+0xb0>
 8001c50:	40010000 	.word	0x40010000
 8001c54:	40000400 	.word	0x40000400
 8001c58:	40014000 	.word	0x40014000

08001c5c <HAL_TIM_Base_Init>:
{ 
 8001c5c:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001c5e:	4604      	mov	r4, r0
 8001c60:	b1a0      	cbz	r0, 8001c8c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001c62:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001c66:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c6a:	b91b      	cbnz	r3, 8001c74 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001c6c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8001c70:	f000 fbce 	bl	8002410 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001c74:	2302      	movs	r3, #2
 8001c76:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001c7a:	6820      	ldr	r0, [r4, #0]
 8001c7c:	1d21      	adds	r1, r4, #4
 8001c7e:	f7ff ff89 	bl	8001b94 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001c82:	2301      	movs	r3, #1
 8001c84:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8001c88:	2000      	movs	r0, #0
 8001c8a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001c8c:	2001      	movs	r0, #1
}
 8001c8e:	bd10      	pop	{r4, pc}

08001c90 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8001c90:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001c94:	2b01      	cmp	r3, #1
{
 8001c96:	b510      	push	{r4, lr}
 8001c98:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8001c9c:	d018      	beq.n	8001cd0 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8001c9e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001ca2:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8001ca4:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001ca6:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001ca8:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001caa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001cae:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8001cb0:	685a      	ldr	r2, [r3, #4]
 8001cb2:	4322      	orrs	r2, r4
 8001cb4:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001cb6:	689a      	ldr	r2, [r3, #8]
 8001cb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001cbc:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001cbe:	689a      	ldr	r2, [r3, #8]
 8001cc0:	430a      	orrs	r2, r1
 8001cc2:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8001cca:	2300      	movs	r3, #0
 8001ccc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8001cd0:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 8001cd2:	bd10      	pop	{r4, pc}

08001cd4 <LCD1602_TIM_MicorSecDelay>:
	TIM3->EGR = 1; 					//Update generate auto
	TIM3->SR &= ~(0x0001);	//Clear Update interrupt flag
}
static void LCD1602_TIM_MicorSecDelay(uint32_t uSecDelay)
{
	TIM3->ARR = uSecDelay-1;
 8001cd4:	4b07      	ldr	r3, [pc, #28]	; (8001cf4 <LCD1602_TIM_MicorSecDelay+0x20>)
 8001cd6:	3801      	subs	r0, #1
 8001cd8:	62d8      	str	r0, [r3, #44]	; 0x2c
	TIM3->SR &= ~(0x0001);  // Clear UEV flag
 8001cda:	691a      	ldr	r2, [r3, #16]
 8001cdc:	f022 0201 	bic.w	r2, r2, #1
 8001ce0:	611a      	str	r2, [r3, #16]
	TIM3->CR1 |= 1UL;
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	f042 0201 	orr.w	r2, r2, #1
 8001ce8:	601a      	str	r2, [r3, #0]
	while((TIM3->SR&0x0001) != 1);
 8001cea:	691a      	ldr	r2, [r3, #16]
 8001cec:	07d2      	lsls	r2, r2, #31
 8001cee:	d5fc      	bpl.n	8001cea <LCD1602_TIM_MicorSecDelay+0x16>
}
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	40000400 	.word	0x40000400

08001cf8 <LCD1602_TIM_Config>:
{
 8001cf8:	b510      	push	{r4, lr}
 8001cfa:	b086      	sub	sp, #24
	HAL_RCC_GetClockConfig(&myCLKtypeDef, &flashLatencyVar);
 8001cfc:	4669      	mov	r1, sp
 8001cfe:	a801      	add	r0, sp, #4
 8001d00:	f7ff fe64 	bl	80019cc <HAL_RCC_GetClockConfig>
	if(myCLKtypeDef.APB1CLKDivider == RCC_HCLK_DIV1)
 8001d04:	9b04      	ldr	r3, [sp, #16]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d12c      	bne.n	8001d64 <LCD1602_TIM_Config+0x6c>
		clockSpeed = HAL_RCC_GetPCLK1Freq();
 8001d0a:	f7ff fe4f 	bl	80019ac <HAL_RCC_GetPCLK1Freq>
	clockSpeed *= 0.000001;
 8001d0e:	f7fe fbf1 	bl	80004f4 <__aeabi_ui2d>
 8001d12:	a319      	add	r3, pc, #100	; (adr r3, 8001d78 <LCD1602_TIM_Config+0x80>)
 8001d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d18:	f7fe fc62 	bl	80005e0 <__aeabi_dmul>
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;  // 0x1
 8001d1c:	4a14      	ldr	r2, [pc, #80]	; (8001d70 <LCD1602_TIM_Config+0x78>)
	TIM3->CR1 &= ~(0x0010);
 8001d1e:	4c15      	ldr	r4, [pc, #84]	; (8001d74 <LCD1602_TIM_Config+0x7c>)
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;  // 0x1
 8001d20:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001d22:	f043 0302 	orr.w	r3, r3, #2
 8001d26:	6413      	str	r3, [r2, #64]	; 0x40
	TIM3->CR1 &= ~(0x0010);
 8001d28:	6823      	ldr	r3, [r4, #0]
 8001d2a:	f023 0310 	bic.w	r3, r3, #16
 8001d2e:	6023      	str	r3, [r4, #0]
	TIM3->CR1 &= ~(0x0001);
 8001d30:	6823      	ldr	r3, [r4, #0]
 8001d32:	f023 0301 	bic.w	r3, r3, #1
 8001d36:	6023      	str	r3, [r4, #0]
	TIM3->CR1 &= ~(1UL << 2);
 8001d38:	6823      	ldr	r3, [r4, #0]
 8001d3a:	f023 0304 	bic.w	r3, r3, #4
 8001d3e:	6023      	str	r3, [r4, #0]
	TIM3->CR1 |= (1UL << 3);				  
 8001d40:	6823      	ldr	r3, [r4, #0]
 8001d42:	f043 0308 	orr.w	r3, r3, #8
 8001d46:	6023      	str	r3, [r4, #0]
	clockSpeed *= 0.000001;
 8001d48:	f7fe fe5c 	bl	8000a04 <__aeabi_d2uiz>
	TIM3->ARR = 10-1; 								// The Flag sets when overflows
 8001d4c:	2309      	movs	r3, #9
	TIM3->PSC = clockSpeed-1;
 8001d4e:	3801      	subs	r0, #1
 8001d50:	62a0      	str	r0, [r4, #40]	; 0x28
	TIM3->ARR = 10-1; 								// The Flag sets when overflows
 8001d52:	62e3      	str	r3, [r4, #44]	; 0x2c
	TIM3->EGR = 1; 					//Update generate auto
 8001d54:	2301      	movs	r3, #1
 8001d56:	6163      	str	r3, [r4, #20]
	TIM3->SR &= ~(0x0001);	//Clear Update interrupt flag
 8001d58:	6923      	ldr	r3, [r4, #16]
 8001d5a:	f023 0301 	bic.w	r3, r3, #1
 8001d5e:	6123      	str	r3, [r4, #16]
}
 8001d60:	b006      	add	sp, #24
 8001d62:	bd10      	pop	{r4, pc}
		clockSpeed = HAL_RCC_GetPCLK1Freq()*2;
 8001d64:	f7ff fe22 	bl	80019ac <HAL_RCC_GetPCLK1Freq>
 8001d68:	0040      	lsls	r0, r0, #1
 8001d6a:	e7d0      	b.n	8001d0e <LCD1602_TIM_Config+0x16>
 8001d6c:	f3af 8000 	nop.w
 8001d70:	40023800 	.word	0x40023800
 8001d74:	40000400 	.word	0x40000400
 8001d78:	a0b5ed8d 	.word	0xa0b5ed8d
 8001d7c:	3eb0c6f7 	.word	0x3eb0c6f7

08001d80 <LCD1602_EnablePulse>:
{
 8001d80:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 8001d82:	4d0a      	ldr	r5, [pc, #40]	; (8001dac <LCD1602_EnablePulse+0x2c>)
 8001d84:	4c0a      	ldr	r4, [pc, #40]	; (8001db0 <LCD1602_EnablePulse+0x30>)
 8001d86:	8829      	ldrh	r1, [r5, #0]
 8001d88:	6820      	ldr	r0, [r4, #0]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f7ff fbc4 	bl	8001518 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(writeTimeConstant);
 8001d90:	200a      	movs	r0, #10
 8001d92:	f7ff ff9f 	bl	8001cd4 <LCD1602_TIM_MicorSecDelay>
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 8001d96:	6820      	ldr	r0, [r4, #0]
 8001d98:	8829      	ldrh	r1, [r5, #0]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f7ff fbbc 	bl	8001518 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(60);
 8001da0:	203c      	movs	r0, #60	; 0x3c
}
 8001da2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	LCD1602_TIM_MicorSecDelay(60);
 8001da6:	f7ff bf95 	b.w	8001cd4 <LCD1602_TIM_MicorSecDelay>
 8001daa:	bf00      	nop
 8001dac:	20000098 	.word	0x20000098
 8001db0:	200000a4 	.word	0x200000a4

08001db4 <LCD1602_write>:
{
 8001db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if(mode_8_4_I2C == 1)		//8bits mode
 8001db8:	4b43      	ldr	r3, [pc, #268]	; (8001ec8 <LCD1602_write+0x114>)
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	2b01      	cmp	r3, #1
{
 8001dbe:	4604      	mov	r4, r0
	uint8_t LSB_nibble = byte&0xF, MSB_nibble = (byte>>4)&0xF;
 8001dc0:	ea4f 1610 	mov.w	r6, r0, lsr #4
	if(mode_8_4_I2C == 1)		//8bits mode
 8001dc4:	d13d      	bne.n	8001e42 <LCD1602_write+0x8e>
		HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8001dc6:	4d41      	ldr	r5, [pc, #260]	; (8001ecc <LCD1602_write+0x118>)
 8001dc8:	4b41      	ldr	r3, [pc, #260]	; (8001ed0 <LCD1602_write+0x11c>)
 8001dca:	f000 0201 	and.w	r2, r0, #1
 8001dce:	8819      	ldrh	r1, [r3, #0]
 8001dd0:	6828      	ldr	r0, [r5, #0]
 8001dd2:	f7ff fba1 	bl	8001518 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001dd6:	4b3f      	ldr	r3, [pc, #252]	; (8001ed4 <LCD1602_write+0x120>)
 8001dd8:	6828      	ldr	r0, [r5, #0]
 8001dda:	8819      	ldrh	r1, [r3, #0]
 8001ddc:	f004 0202 	and.w	r2, r4, #2
 8001de0:	f7ff fb9a 	bl	8001518 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001de4:	4b3c      	ldr	r3, [pc, #240]	; (8001ed8 <LCD1602_write+0x124>)
 8001de6:	6828      	ldr	r0, [r5, #0]
 8001de8:	8819      	ldrh	r1, [r3, #0]
 8001dea:	f004 0204 	and.w	r2, r4, #4
 8001dee:	f7ff fb93 	bl	8001518 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001df2:	4b3a      	ldr	r3, [pc, #232]	; (8001edc <LCD1602_write+0x128>)
 8001df4:	6828      	ldr	r0, [r5, #0]
 8001df6:	8819      	ldrh	r1, [r3, #0]
 8001df8:	f004 0208 	and.w	r2, r4, #8
 8001dfc:	f7ff fb8c 	bl	8001518 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8001e00:	4c37      	ldr	r4, [pc, #220]	; (8001ee0 <LCD1602_write+0x12c>)
 8001e02:	4b38      	ldr	r3, [pc, #224]	; (8001ee4 <LCD1602_write+0x130>)
 8001e04:	6820      	ldr	r0, [r4, #0]
 8001e06:	8819      	ldrh	r1, [r3, #0]
 8001e08:	f006 0201 	and.w	r2, r6, #1
 8001e0c:	f7ff fb84 	bl	8001518 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001e10:	4b35      	ldr	r3, [pc, #212]	; (8001ee8 <LCD1602_write+0x134>)
 8001e12:	6820      	ldr	r0, [r4, #0]
 8001e14:	8819      	ldrh	r1, [r3, #0]
 8001e16:	f006 0202 	and.w	r2, r6, #2
 8001e1a:	f7ff fb7d 	bl	8001518 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8001e1e:	4b33      	ldr	r3, [pc, #204]	; (8001eec <LCD1602_write+0x138>)
 8001e20:	6820      	ldr	r0, [r4, #0]
 8001e22:	8819      	ldrh	r1, [r3, #0]
 8001e24:	f006 0204 	and.w	r2, r6, #4
 8001e28:	f7ff fb76 	bl	8001518 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001e2c:	4b30      	ldr	r3, [pc, #192]	; (8001ef0 <LCD1602_write+0x13c>)
 8001e2e:	6820      	ldr	r0, [r4, #0]
 8001e30:	8819      	ldrh	r1, [r3, #0]
 8001e32:	f006 0208 	and.w	r2, r6, #8
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001e36:	f7ff fb6f 	bl	8001518 <HAL_GPIO_WritePin>
}
 8001e3a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		LCD1602_EnablePulse();
 8001e3e:	f7ff bf9f 	b.w	8001d80 <LCD1602_EnablePulse>
	else if(mode_8_4_I2C == 2)	//4 bits mode
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d13e      	bne.n	8001ec4 <LCD1602_write+0x110>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8001e46:	4d26      	ldr	r5, [pc, #152]	; (8001ee0 <LCD1602_write+0x12c>)
 8001e48:	f8df a098 	ldr.w	sl, [pc, #152]	; 8001ee4 <LCD1602_write+0x130>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001e4c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8001ee8 <LCD1602_write+0x134>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8001e50:	f8ba 1000 	ldrh.w	r1, [sl]
 8001e54:	6828      	ldr	r0, [r5, #0]
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8001e56:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8001eec <LCD1602_write+0x138>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001e5a:	4f25      	ldr	r7, [pc, #148]	; (8001ef0 <LCD1602_write+0x13c>)
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8001e5c:	f006 0201 	and.w	r2, r6, #1
 8001e60:	f7ff fb5a 	bl	8001518 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001e64:	f006 0202 	and.w	r2, r6, #2
 8001e68:	f8b9 1000 	ldrh.w	r1, [r9]
 8001e6c:	6828      	ldr	r0, [r5, #0]
 8001e6e:	f7ff fb53 	bl	8001518 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8001e72:	f006 0204 	and.w	r2, r6, #4
 8001e76:	f8b8 1000 	ldrh.w	r1, [r8]
 8001e7a:	6828      	ldr	r0, [r5, #0]
 8001e7c:	f7ff fb4c 	bl	8001518 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001e80:	f006 0208 	and.w	r2, r6, #8
 8001e84:	8839      	ldrh	r1, [r7, #0]
 8001e86:	6828      	ldr	r0, [r5, #0]
 8001e88:	f7ff fb46 	bl	8001518 <HAL_GPIO_WritePin>
		LCD1602_EnablePulse();
 8001e8c:	f7ff ff78 	bl	8001d80 <LCD1602_EnablePulse>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8001e90:	f004 0201 	and.w	r2, r4, #1
 8001e94:	f8ba 1000 	ldrh.w	r1, [sl]
 8001e98:	6828      	ldr	r0, [r5, #0]
 8001e9a:	f7ff fb3d 	bl	8001518 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001e9e:	f004 0202 	and.w	r2, r4, #2
 8001ea2:	f8b9 1000 	ldrh.w	r1, [r9]
 8001ea6:	6828      	ldr	r0, [r5, #0]
 8001ea8:	f7ff fb36 	bl	8001518 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001eac:	f004 0204 	and.w	r2, r4, #4
 8001eb0:	f8b8 1000 	ldrh.w	r1, [r8]
 8001eb4:	6828      	ldr	r0, [r5, #0]
 8001eb6:	f7ff fb2f 	bl	8001518 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001eba:	f004 0208 	and.w	r2, r4, #8
 8001ebe:	8839      	ldrh	r1, [r7, #0]
 8001ec0:	6828      	ldr	r0, [r5, #0]
 8001ec2:	e7b8      	b.n	8001e36 <LCD1602_write+0x82>
 8001ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ec8:	20000002 	.word	0x20000002
 8001ecc:	2000009c 	.word	0x2000009c
 8001ed0:	20000088 	.word	0x20000088
 8001ed4:	2000008a 	.word	0x2000008a
 8001ed8:	2000008c 	.word	0x2000008c
 8001edc:	2000008e 	.word	0x2000008e
 8001ee0:	200000a0 	.word	0x200000a0
 8001ee4:	20000090 	.word	0x20000090
 8001ee8:	20000092 	.word	0x20000092
 8001eec:	20000094 	.word	0x20000094
 8001ef0:	20000096 	.word	0x20000096

08001ef4 <LCD1602_write4bitCommand>:
	//Call low level write parallel function
	LCD1602_write(data);
}
//7) Write 4 bits command, *FOR 4 BITS MODE ONLY*
static void LCD1602_write4bitCommand(uint8_t nibble)
{
 8001ef4:	b538      	push	{r3, r4, r5, lr}
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8001ef6:	4b14      	ldr	r3, [pc, #80]	; (8001f48 <LCD1602_write4bitCommand+0x54>)
	uint8_t LSB_nibble = nibble&0xF;
	//Set RS to 0
	LCD1602_RS(false);
	//LSB data
	HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8001ef8:	4c14      	ldr	r4, [pc, #80]	; (8001f4c <LCD1602_write4bitCommand+0x58>)
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8001efa:	8819      	ldrh	r1, [r3, #0]
 8001efc:	4b14      	ldr	r3, [pc, #80]	; (8001f50 <LCD1602_write4bitCommand+0x5c>)
{
 8001efe:	4605      	mov	r5, r0
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8001f00:	2200      	movs	r2, #0
 8001f02:	6818      	ldr	r0, [r3, #0]
 8001f04:	f7ff fb08 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8001f08:	4b12      	ldr	r3, [pc, #72]	; (8001f54 <LCD1602_write4bitCommand+0x60>)
 8001f0a:	6820      	ldr	r0, [r4, #0]
 8001f0c:	8819      	ldrh	r1, [r3, #0]
 8001f0e:	f005 0201 	and.w	r2, r5, #1
 8001f12:	f7ff fb01 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001f16:	4b10      	ldr	r3, [pc, #64]	; (8001f58 <LCD1602_write4bitCommand+0x64>)
 8001f18:	6820      	ldr	r0, [r4, #0]
 8001f1a:	8819      	ldrh	r1, [r3, #0]
 8001f1c:	f005 0202 	and.w	r2, r5, #2
 8001f20:	f7ff fafa 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001f24:	4b0d      	ldr	r3, [pc, #52]	; (8001f5c <LCD1602_write4bitCommand+0x68>)
 8001f26:	6820      	ldr	r0, [r4, #0]
 8001f28:	8819      	ldrh	r1, [r3, #0]
 8001f2a:	f005 0204 	and.w	r2, r5, #4
 8001f2e:	f7ff faf3 	bl	8001518 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001f32:	4b0b      	ldr	r3, [pc, #44]	; (8001f60 <LCD1602_write4bitCommand+0x6c>)
 8001f34:	6820      	ldr	r0, [r4, #0]
 8001f36:	8819      	ldrh	r1, [r3, #0]
 8001f38:	f005 0208 	and.w	r2, r5, #8
 8001f3c:	f7ff faec 	bl	8001518 <HAL_GPIO_WritePin>
	//Write the Enable pulse
	LCD1602_EnablePulse();
}
 8001f40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	LCD1602_EnablePulse();
 8001f44:	f7ff bf1c 	b.w	8001d80 <LCD1602_EnablePulse>
 8001f48:	2000009a 	.word	0x2000009a
 8001f4c:	200000a0 	.word	0x200000a0
 8001f50:	200000a4 	.word	0x200000a4
 8001f54:	20000090 	.word	0x20000090
 8001f58:	20000092 	.word	0x20000092
 8001f5c:	20000094 	.word	0x20000094
 8001f60:	20000096 	.word	0x20000096

08001f64 <LCD1602_writeCommand>:
{
 8001f64:	b510      	push	{r4, lr}
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8001f66:	4b06      	ldr	r3, [pc, #24]	; (8001f80 <LCD1602_writeCommand+0x1c>)
 8001f68:	8819      	ldrh	r1, [r3, #0]
 8001f6a:	4b06      	ldr	r3, [pc, #24]	; (8001f84 <LCD1602_writeCommand+0x20>)
{
 8001f6c:	4604      	mov	r4, r0
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8001f6e:	2200      	movs	r2, #0
 8001f70:	6818      	ldr	r0, [r3, #0]
 8001f72:	f7ff fad1 	bl	8001518 <HAL_GPIO_WritePin>
	LCD1602_write(command);
 8001f76:	4620      	mov	r0, r4
}
 8001f78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	LCD1602_write(command);
 8001f7c:	f7ff bf1a 	b.w	8001db4 <LCD1602_write>
 8001f80:	2000009a 	.word	0x2000009a
 8001f84:	200000a4 	.word	0x200000a4

08001f88 <LCD1602_Begin4BIT>:
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
	HAL_Delay(2);
}
//2) LCD begin 4 bits function
void LCD1602_Begin4BIT(GPIO_TypeDef* PORT_RS_E, uint16_t RS, uint16_t E, GPIO_TypeDef* PORT_MSBs4to7, uint16_t D4, uint16_t D5, uint16_t D6, uint16_t D7)
{
 8001f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//Set GPIO Ports and Pins data
	PORT_RS_and_E = PORT_RS_E;
 8001f8a:	f8df e0c0 	ldr.w	lr, [pc, #192]	; 800204c <LCD1602_Begin4BIT+0xc4>
{
 8001f8e:	f8bd 7018 	ldrh.w	r7, [sp, #24]
	PORT_RS_and_E = PORT_RS_E;
 8001f92:	f8ce 0000 	str.w	r0, [lr]
	PIN_RS = RS;
 8001f96:	4824      	ldr	r0, [pc, #144]	; (8002028 <LCD1602_Begin4BIT+0xa0>)
{
 8001f98:	f8bd 601c 	ldrh.w	r6, [sp, #28]
	PIN_RS = RS;
 8001f9c:	8001      	strh	r1, [r0, #0]
	PIN_E = E;
 8001f9e:	4923      	ldr	r1, [pc, #140]	; (800202c <LCD1602_Begin4BIT+0xa4>)
{
 8001fa0:	f8bd 5020 	ldrh.w	r5, [sp, #32]
	PIN_E = E;
 8001fa4:	800a      	strh	r2, [r1, #0]
	PORT_MSB = PORT_MSBs4to7;
 8001fa6:	4a22      	ldr	r2, [pc, #136]	; (8002030 <LCD1602_Begin4BIT+0xa8>)
{
 8001fa8:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
	PORT_MSB = PORT_MSBs4to7;
 8001fac:	6013      	str	r3, [r2, #0]
	D4_PIN = D4;
 8001fae:	4b21      	ldr	r3, [pc, #132]	; (8002034 <LCD1602_Begin4BIT+0xac>)
 8001fb0:	801f      	strh	r7, [r3, #0]
	D5_PIN = D5;
 8001fb2:	4b21      	ldr	r3, [pc, #132]	; (8002038 <LCD1602_Begin4BIT+0xb0>)
 8001fb4:	801e      	strh	r6, [r3, #0]
	D6_PIN = D6;
 8001fb6:	4b21      	ldr	r3, [pc, #132]	; (800203c <LCD1602_Begin4BIT+0xb4>)
 8001fb8:	801d      	strh	r5, [r3, #0]
	D7_PIN = D7;
 8001fba:	4b21      	ldr	r3, [pc, #132]	; (8002040 <LCD1602_Begin4BIT+0xb8>)
 8001fbc:	801c      	strh	r4, [r3, #0]
	//Initialise microsecond timer
	LCD1602_TIM_Config();
 8001fbe:	f7ff fe9b 	bl	8001cf8 <LCD1602_TIM_Config>
	//Set the mode to 4 bits
	mode_8_4_I2C = 2;
 8001fc2:	4b20      	ldr	r3, [pc, #128]	; (8002044 <LCD1602_Begin4BIT+0xbc>)
 8001fc4:	2502      	movs	r5, #2
 8001fc6:	701d      	strb	r5, [r3, #0]
	//Function set variable to 4 bits mode
	FunctionSet = 0x28;
 8001fc8:	4b1f      	ldr	r3, [pc, #124]	; (8002048 <LCD1602_Begin4BIT+0xc0>)
 8001fca:	2428      	movs	r4, #40	; 0x28
	
	//Initialise LCD
	//1. Wait at least 15ms
	HAL_Delay(20);
 8001fcc:	2014      	movs	r0, #20
	FunctionSet = 0x28;
 8001fce:	701c      	strb	r4, [r3, #0]
	HAL_Delay(20);
 8001fd0:	f7fe fefc 	bl	8000dcc <HAL_Delay>
	//2. Attentions sequence
	LCD1602_write4bitCommand(0x3);
 8001fd4:	2003      	movs	r0, #3
 8001fd6:	f7ff ff8d 	bl	8001ef4 <LCD1602_write4bitCommand>
	HAL_Delay(5);
 8001fda:	2005      	movs	r0, #5
 8001fdc:	f7fe fef6 	bl	8000dcc <HAL_Delay>
	LCD1602_write4bitCommand(0x3);
 8001fe0:	2003      	movs	r0, #3
 8001fe2:	f7ff ff87 	bl	8001ef4 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 8001fe6:	2001      	movs	r0, #1
 8001fe8:	f7fe fef0 	bl	8000dcc <HAL_Delay>
	LCD1602_write4bitCommand(0x3);
 8001fec:	2003      	movs	r0, #3
 8001fee:	f7ff ff81 	bl	8001ef4 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 8001ff2:	2001      	movs	r0, #1
 8001ff4:	f7fe feea 	bl	8000dcc <HAL_Delay>
	LCD1602_write4bitCommand(0x2);  //4 bit mode
 8001ff8:	4628      	mov	r0, r5
 8001ffa:	f7ff ff7b 	bl	8001ef4 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 8001ffe:	2001      	movs	r0, #1
 8002000:	f7fe fee4 	bl	8000dcc <HAL_Delay>
	//3. Display control (Display ON, Cursor ON, blink cursor)
	LCD1602_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 8002004:	200f      	movs	r0, #15
 8002006:	f7ff ffad 	bl	8001f64 <LCD1602_writeCommand>
	//4. Clear LCD and return home
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
 800200a:	2001      	movs	r0, #1
 800200c:	f7ff ffaa 	bl	8001f64 <LCD1602_writeCommand>
	HAL_Delay(3);
 8002010:	2003      	movs	r0, #3
 8002012:	f7fe fedb 	bl	8000dcc <HAL_Delay>
	//4. Function set; Enable 2 lines, Data length to 8 bits
	LCD1602_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 8002016:	4620      	mov	r0, r4
 8002018:	f7ff ffa4 	bl	8001f64 <LCD1602_writeCommand>
	HAL_Delay(3);
 800201c:	2003      	movs	r0, #3
}
 800201e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_Delay(3);
 8002022:	f7fe bed3 	b.w	8000dcc <HAL_Delay>
 8002026:	bf00      	nop
 8002028:	2000009a 	.word	0x2000009a
 800202c:	20000098 	.word	0x20000098
 8002030:	200000a0 	.word	0x200000a0
 8002034:	20000090 	.word	0x20000090
 8002038:	20000092 	.word	0x20000092
 800203c:	20000094 	.word	0x20000094
 8002040:	20000096 	.word	0x20000096
 8002044:	20000002 	.word	0x20000002
 8002048:	20000001 	.word	0x20000001
 800204c:	200000a4 	.word	0x200000a4

08002050 <LCD1602_print>:
//3) LCD print string
void LCD1602_print(char string[])
{
 8002050:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if(state) HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_SET);
 8002054:	4f0a      	ldr	r7, [pc, #40]	; (8002080 <LCD1602_print+0x30>)
 8002056:	f8df 802c 	ldr.w	r8, [pc, #44]	; 8002084 <LCD1602_print+0x34>
 800205a:	1e45      	subs	r5, r0, #1
 800205c:	f100 040f 	add.w	r4, r0, #15
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 8002060:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8002064:	b156      	cbz	r6, 800207c <LCD1602_print+0x2c>
	if(state) HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_SET);
 8002066:	2201      	movs	r2, #1
 8002068:	8839      	ldrh	r1, [r7, #0]
 800206a:	f8d8 0000 	ldr.w	r0, [r8]
 800206e:	f7ff fa53 	bl	8001518 <HAL_GPIO_WritePin>
	LCD1602_write(data);
 8002072:	4630      	mov	r0, r6
 8002074:	f7ff fe9e 	bl	8001db4 <LCD1602_write>
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 8002078:	42a5      	cmp	r5, r4
 800207a:	d1f1      	bne.n	8002060 <LCD1602_print+0x10>
 800207c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002080:	2000009a 	.word	0x2000009a
 8002084:	200000a4 	.word	0x200000a4

08002088 <LCD1602_setCursor>:
}
//4) set cursor position
void LCD1602_setCursor(uint8_t row, uint8_t col)
{
	uint8_t maskData;
	maskData = (col-1)&0x0F;
 8002088:	3901      	subs	r1, #1
 800208a:	f001 010f 	and.w	r1, r1, #15
	if(row==1)
 800208e:	2801      	cmp	r0, #1
	{
		maskData |= (0x80);
		LCD1602_writeCommand(maskData);
 8002090:	bf0c      	ite	eq
 8002092:	f041 0080 	orreq.w	r0, r1, #128	; 0x80
	}
	else
	{
		maskData |= (0xc0);
		LCD1602_writeCommand(maskData);
 8002096:	f041 00c0 	orrne.w	r0, r1, #192	; 0xc0
 800209a:	f7ff bf63 	b.w	8001f64 <LCD1602_writeCommand>
	...

080020a0 <LCD1602_noCursor>:
	LCD1602_writeCommand(FunctionSet);
}
//6) Cursor ON/OFF
void LCD1602_noCursor(void)
{
	DisplayControl &= ~(0x02);
 80020a0:	4b03      	ldr	r3, [pc, #12]	; (80020b0 <LCD1602_noCursor+0x10>)
 80020a2:	7818      	ldrb	r0, [r3, #0]
 80020a4:	f000 00fd 	and.w	r0, r0, #253	; 0xfd
 80020a8:	7018      	strb	r0, [r3, #0]
	LCD1602_writeCommand(DisplayControl);
 80020aa:	f7ff bf5b 	b.w	8001f64 <LCD1602_writeCommand>
 80020ae:	bf00      	nop
 80020b0:	20000000 	.word	0x20000000

080020b4 <LCD1602_clear>:
	DisplayControl |= (0x02);
	LCD1602_writeCommand(DisplayControl);
}
//7) Clear display
void LCD1602_clear(void)
{
 80020b4:	b508      	push	{r3, lr}
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
 80020b6:	2001      	movs	r0, #1
 80020b8:	f7ff ff54 	bl	8001f64 <LCD1602_writeCommand>
	HAL_Delay(3);
 80020bc:	2003      	movs	r0, #3
}
 80020be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(3);
 80020c2:	f7fe be83 	b.w	8000dcc <HAL_Delay>
	...

080020c8 <LCD1602_noBlink>:
//8) Blinking cursor
void LCD1602_noBlink(void)
{
	DisplayControl &= ~(0x01);
 80020c8:	4b03      	ldr	r3, [pc, #12]	; (80020d8 <LCD1602_noBlink+0x10>)
 80020ca:	7818      	ldrb	r0, [r3, #0]
 80020cc:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
 80020d0:	7018      	strb	r0, [r3, #0]
	LCD1602_writeCommand(DisplayControl);
 80020d2:	f7ff bf47 	b.w	8001f64 <LCD1602_writeCommand>
 80020d6:	bf00      	nop
 80020d8:	20000000 	.word	0x20000000

080020dc <LCD1602_PrintInt>:
}

//********** Print numbers to LCD **********//
//1. Integer
void LCD1602_PrintInt(int number)
{
 80020dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	char numStr[16];
	sprintf(numStr,"%d", number);
 80020de:	4602      	mov	r2, r0
 80020e0:	4904      	ldr	r1, [pc, #16]	; (80020f4 <LCD1602_PrintInt+0x18>)
 80020e2:	4668      	mov	r0, sp
 80020e4:	f000 fa34 	bl	8002550 <siprintf>
	LCD1602_print(numStr);
 80020e8:	4668      	mov	r0, sp
 80020ea:	f7ff ffb1 	bl	8002050 <LCD1602_print>
}
 80020ee:	b005      	add	sp, #20
 80020f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80020f4:	08002dc0 	.word	0x08002dc0

080020f8 <HAL_ADC_ConvCpltCallback>:

}


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80020f8:	b508      	push	{r3, lr}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
  adc = HAL_ADC_GetValue(&hadc1);
 80020fa:	4803      	ldr	r0, [pc, #12]	; (8002108 <HAL_ADC_ConvCpltCallback+0x10>)
 80020fc:	f7fe ff80 	bl	8001000 <HAL_ADC_GetValue>
 8002100:	4b02      	ldr	r3, [pc, #8]	; (800210c <HAL_ADC_ConvCpltCallback+0x14>)
 8002102:	6018      	str	r0, [r3, #0]
 8002104:	bd08      	pop	{r3, pc}
 8002106:	bf00      	nop
 8002108:	200000b8 	.word	0x200000b8
 800210c:	20000100 	.word	0x20000100

08002110 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8002110:	b530      	push	{r4, r5, lr}
 8002112:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002114:	2300      	movs	r3, #0
 8002116:	4a27      	ldr	r2, [pc, #156]	; (80021b4 <SystemClock_Config+0xa4>)
 8002118:	9301      	str	r3, [sp, #4]
 800211a:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800211c:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8002120:	6411      	str	r1, [r2, #64]	; 0x40
 8002122:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002124:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8002128:	9201      	str	r2, [sp, #4]
 800212a:	9a01      	ldr	r2, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800212c:	4a22      	ldr	r2, [pc, #136]	; (80021b8 <SystemClock_Config+0xa8>)
 800212e:	9302      	str	r3, [sp, #8]
 8002130:	6811      	ldr	r1, [r2, #0]
 8002132:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8002136:	6011      	str	r1, [r2, #0]
 8002138:	6812      	ldr	r2, [r2, #0]
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800213a:	930f      	str	r3, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800213c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002140:	9202      	str	r2, [sp, #8]
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002142:	2308      	movs	r3, #8
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002144:	9a02      	ldr	r2, [sp, #8]
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002146:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002148:	2201      	movs	r2, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800214a:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800214c:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 168;
 800214e:	23a8      	movs	r3, #168	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8002150:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002152:	2504      	movs	r5, #4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002154:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002156:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8002158:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800215a:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 168;
 800215c:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800215e:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002160:	9513      	str	r5, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002162:	f7ff f9df 	bl	8001524 <HAL_RCC_OscConfig>
 8002166:	b100      	cbz	r0, 800216a <SystemClock_Config+0x5a>
 8002168:	e7fe      	b.n	8002168 <SystemClock_Config+0x58>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800216a:	230f      	movs	r3, #15
 800216c:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800216e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002172:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002174:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002176:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002178:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800217c:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800217e:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002180:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002182:	f7ff fb73 	bl	800186c <HAL_RCC_ClockConfig>
 8002186:	4604      	mov	r4, r0
 8002188:	b100      	cbz	r0, 800218c <SystemClock_Config+0x7c>
 800218a:	e7fe      	b.n	800218a <SystemClock_Config+0x7a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800218c:	f7ff fc08 	bl	80019a0 <HAL_RCC_GetHCLKFreq>
 8002190:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002194:	fbb0 f0f3 	udiv	r0, r0, r3
 8002198:	f7ff f8b6 	bl	8001308 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800219c:	4628      	mov	r0, r5
 800219e:	f7ff f8c9 	bl	8001334 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80021a2:	4622      	mov	r2, r4
 80021a4:	4621      	mov	r1, r4
 80021a6:	f04f 30ff 	mov.w	r0, #4294967295
 80021aa:	f7ff f86d 	bl	8001288 <HAL_NVIC_SetPriority>
}
 80021ae:	b015      	add	sp, #84	; 0x54
 80021b0:	bd30      	pop	{r4, r5, pc}
 80021b2:	bf00      	nop
 80021b4:	40023800 	.word	0x40023800
 80021b8:	40007000 	.word	0x40007000

080021bc <main>:
{
 80021bc:	b500      	push	{lr}
 80021be:	b091      	sub	sp, #68	; 0x44
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021c0:	2500      	movs	r5, #0
  HAL_Init();
 80021c2:	f7fe fddb 	bl	8000d7c <HAL_Init>
  SystemClock_Config();
 80021c6:	f7ff ffa3 	bl	8002110 <SystemClock_Config>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021ca:	4b5d      	ldr	r3, [pc, #372]	; (8002340 <main+0x184>)
 80021cc:	9505      	str	r5, [sp, #20]
 80021ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 80021d0:	485c      	ldr	r0, [pc, #368]	; (8002344 <main+0x188>)
  hadc1.Instance = ADC1;
 80021d2:	4c5d      	ldr	r4, [pc, #372]	; (8002348 <main+0x18c>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80021d8:	631a      	str	r2, [r3, #48]	; 0x30
 80021da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021dc:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80021e0:	9205      	str	r2, [sp, #20]
 80021e2:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021e4:	9506      	str	r5, [sp, #24]
 80021e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021e8:	f042 0201 	orr.w	r2, r2, #1
 80021ec:	631a      	str	r2, [r3, #48]	; 0x30
 80021ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021f0:	f002 0201 	and.w	r2, r2, #1
 80021f4:	9206      	str	r2, [sp, #24]
 80021f6:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021f8:	9507      	str	r5, [sp, #28]
 80021fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021fc:	f042 0202 	orr.w	r2, r2, #2
 8002200:	631a      	str	r2, [r3, #48]	; 0x30
 8002202:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002204:	f002 0202 	and.w	r2, r2, #2
 8002208:	9207      	str	r2, [sp, #28]
 800220a:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800220c:	9508      	str	r5, [sp, #32]
 800220e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002210:	f042 0208 	orr.w	r2, r2, #8
 8002214:	631a      	str	r2, [r3, #48]	; 0x30
 8002216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002218:	f003 0308 	and.w	r3, r3, #8
 800221c:	9308      	str	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 800221e:	462a      	mov	r2, r5
 8002220:	f44f 4120 	mov.w	r1, #40960	; 0xa000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002224:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 8002226:	f7ff f977 	bl	8001518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 800222a:	462a      	mov	r2, r5
 800222c:	f44f 412a 	mov.w	r1, #43520	; 0xaa00
 8002230:	4846      	ldr	r0, [pc, #280]	; (800234c <main+0x190>)
 8002232:	f7ff f971 	bl	8001518 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002236:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002238:	f44f 4320 	mov.w	r3, #40960	; 0xa000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800223c:	a90b      	add	r1, sp, #44	; 0x2c
 800223e:	4841      	ldr	r0, [pc, #260]	; (8002344 <main+0x188>)
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002240:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002242:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002244:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002246:	950e      	str	r5, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002248:	f7ff f886 	bl	8001358 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD9 PD11 PD13 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_15;
 800224c:	f44f 432a 	mov.w	r3, #43520	; 0xaa00
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002250:	a90b      	add	r1, sp, #44	; 0x2c
 8002252:	483e      	ldr	r0, [pc, #248]	; (800234c <main+0x190>)
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_15;
 8002254:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002256:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002258:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225a:	950e      	str	r5, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800225c:	f7ff f87c 	bl	8001358 <HAL_GPIO_Init>
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8002260:	493b      	ldr	r1, [pc, #236]	; (8002350 <main+0x194>)
  hadc1.Init.ScanConvMode = DISABLE;
 8002262:	6125      	str	r5, [r4, #16]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8002264:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002268:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800226c:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002270:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002274:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002276:	4620      	mov	r0, r4
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8002278:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
  hadc1.Init.ContinuousConvMode = DISABLE;
 800227c:	61a5      	str	r5, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800227e:	6225      	str	r5, [r4, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8002280:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002282:	60e5      	str	r5, [r4, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002284:	61e6      	str	r6, [r4, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002286:	6325      	str	r5, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002288:	6166      	str	r6, [r4, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800228a:	f7fe fdaf 	bl	8000dec <HAL_ADC_Init>
 800228e:	b100      	cbz	r0, 8002292 <main+0xd6>
 8002290:	e7fe      	b.n	8002290 <main+0xd4>
  sConfig.Channel = ADC_CHANNEL_4;
 8002292:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002294:	a90b      	add	r1, sp, #44	; 0x2c
 8002296:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_4;
 8002298:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfig.Rank = 1;
 800229a:	960c      	str	r6, [sp, #48]	; 0x30
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 800229c:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800229e:	f7fe ff49 	bl	8001134 <HAL_ADC_ConfigChannel>
 80022a2:	b100      	cbz	r0, 80022a6 <main+0xea>
 80022a4:	e7fe      	b.n	80022a4 <main+0xe8>
  htim2.Instance = TIM2;
 80022a6:	4d2b      	ldr	r5, [pc, #172]	; (8002354 <main+0x198>)
  htim2.Init.Prescaler = 42000;
 80022a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80022ac:	f24a 4c10 	movw	ip, #42000	; 0xa410
 80022b0:	e885 1008 	stmia.w	r5, {r3, ip}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022b4:	60a8      	str	r0, [r5, #8]
  htim2.Init.Period = 2000;
 80022b6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022ba:	6128      	str	r0, [r5, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022bc:	4628      	mov	r0, r5
  htim2.Init.Period = 2000;
 80022be:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022c0:	f7ff fccc 	bl	8001c5c <HAL_TIM_Base_Init>
 80022c4:	b100      	cbz	r0, 80022c8 <main+0x10c>
 80022c6:	e7fe      	b.n	80022c6 <main+0x10a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80022cc:	a90b      	add	r1, sp, #44	; 0x2c
 80022ce:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022d0:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80022d2:	f7ff fba6 	bl	8001a22 <HAL_TIM_ConfigClockSource>
 80022d6:	b100      	cbz	r0, 80022da <main+0x11e>
 80022d8:	e7fe      	b.n	80022d8 <main+0x11c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80022da:	2320      	movs	r3, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022dc:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80022de:	a909      	add	r1, sp, #36	; 0x24
 80022e0:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80022e2:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80022e4:	f7ff fcd4 	bl	8001c90 <HAL_TIMEx_MasterConfigSynchronization>
 80022e8:	b100      	cbz	r0, 80022ec <main+0x130>
 80022ea:	e7fe      	b.n	80022ea <main+0x12e>
  LCD1602_Begin4BIT(GPIOB, GPIO_PIN_13, GPIO_PIN_15, GPIOD, GPIO_PIN_9, GPIO_PIN_11, GPIO_PIN_13, GPIO_PIN_15);
 80022ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80022f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80022f4:	f44f 6e00 	mov.w	lr, #2048	; 0x800
 80022f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022fc:	e88d 4008 	stmia.w	sp, {r3, lr}
 8002300:	9203      	str	r2, [sp, #12]
 8002302:	9102      	str	r1, [sp, #8]
 8002304:	4b11      	ldr	r3, [pc, #68]	; (800234c <main+0x190>)
 8002306:	480f      	ldr	r0, [pc, #60]	; (8002344 <main+0x188>)
 8002308:	f7ff fe3e 	bl	8001f88 <LCD1602_Begin4BIT>
  LCD1602_noCursor();
 800230c:	f7ff fec8 	bl	80020a0 <LCD1602_noCursor>
  LCD1602_noBlink();
 8002310:	f7ff feda 	bl	80020c8 <LCD1602_noBlink>
  HAL_TIM_Base_Start(&htim2);
 8002314:	4628      	mov	r0, r5
 8002316:	f7ff fb77 	bl	8001a08 <HAL_TIM_Base_Start>
  HAL_ADC_Start_IT(&hadc1);
 800231a:	4620      	mov	r0, r4
 800231c:	f7fe fe0a 	bl	8000f34 <HAL_ADC_Start_IT>
	  LCD1602_PrintInt(adc);
 8002320:	4c0d      	ldr	r4, [pc, #52]	; (8002358 <main+0x19c>)
	  LCD1602_clear();
 8002322:	f7ff fec7 	bl	80020b4 <LCD1602_clear>
	  LCD1602_setCursor(2,2);
 8002326:	2102      	movs	r1, #2
 8002328:	4608      	mov	r0, r1
 800232a:	f7ff fead 	bl	8002088 <LCD1602_setCursor>
	  LCD1602_PrintInt(adc);
 800232e:	6820      	ldr	r0, [r4, #0]
 8002330:	f7ff fed4 	bl	80020dc <LCD1602_PrintInt>
	  HAL_Delay(300);
 8002334:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002338:	f7fe fd48 	bl	8000dcc <HAL_Delay>
 800233c:	e7f1      	b.n	8002322 <main+0x166>
 800233e:	bf00      	nop
 8002340:	40023800 	.word	0x40023800
 8002344:	40020400 	.word	0x40020400
 8002348:	200000b8 	.word	0x200000b8
 800234c:	40020c00 	.word	0x40020c00
 8002350:	40012000 	.word	0x40012000
 8002354:	20000104 	.word	0x20000104
 8002358:	20000100 	.word	0x20000100

0800235c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800235c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800235e:	2003      	movs	r0, #3
 8002360:	f7fe ff80 	bl	8001264 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002364:	2200      	movs	r2, #0
 8002366:	4611      	mov	r1, r2
 8002368:	f06f 000b 	mvn.w	r0, #11
 800236c:	f7fe ff8c 	bl	8001288 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002370:	2200      	movs	r2, #0
 8002372:	4611      	mov	r1, r2
 8002374:	f06f 000a 	mvn.w	r0, #10
 8002378:	f7fe ff86 	bl	8001288 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800237c:	2200      	movs	r2, #0
 800237e:	4611      	mov	r1, r2
 8002380:	f06f 0009 	mvn.w	r0, #9
 8002384:	f7fe ff80 	bl	8001288 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002388:	2200      	movs	r2, #0
 800238a:	4611      	mov	r1, r2
 800238c:	f06f 0004 	mvn.w	r0, #4
 8002390:	f7fe ff7a 	bl	8001288 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002394:	2200      	movs	r2, #0
 8002396:	4611      	mov	r1, r2
 8002398:	f06f 0003 	mvn.w	r0, #3
 800239c:	f7fe ff74 	bl	8001288 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80023a0:	2200      	movs	r2, #0
 80023a2:	4611      	mov	r1, r2
 80023a4:	f06f 0001 	mvn.w	r0, #1
 80023a8:	f7fe ff6e 	bl	8001288 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80023ac:	2200      	movs	r2, #0
 80023ae:	4611      	mov	r1, r2
 80023b0:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80023b8:	f7fe bf66 	b.w	8001288 <HAL_NVIC_SetPriority>

080023bc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80023bc:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80023be:	6802      	ldr	r2, [r0, #0]
 80023c0:	4b11      	ldr	r3, [pc, #68]	; (8002408 <HAL_ADC_MspInit+0x4c>)
 80023c2:	429a      	cmp	r2, r3
{
 80023c4:	b086      	sub	sp, #24
  if(hadc->Instance==ADC1)
 80023c6:	d11d      	bne.n	8002404 <HAL_ADC_MspInit+0x48>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023c8:	2400      	movs	r4, #0
 80023ca:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80023ce:	9400      	str	r4, [sp, #0]
 80023d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA4     ------> ADC1_IN4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023d2:	480e      	ldr	r0, [pc, #56]	; (800240c <HAL_ADC_MspInit+0x50>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023d8:	645a      	str	r2, [r3, #68]	; 0x44
 80023da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023dc:	9403      	str	r4, [sp, #12]
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80023e6:	2310      	movs	r3, #16
 80023e8:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ea:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023ec:	2303      	movs	r3, #3
 80023ee:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f0:	f7fe ffb2 	bl	8001358 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80023f4:	2012      	movs	r0, #18
 80023f6:	4622      	mov	r2, r4
 80023f8:	4621      	mov	r1, r4
 80023fa:	f7fe ff45 	bl	8001288 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80023fe:	2012      	movs	r0, #18
 8002400:	f7fe ff76 	bl	80012f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002404:	b006      	add	sp, #24
 8002406:	bd10      	pop	{r4, pc}
 8002408:	40012000 	.word	0x40012000
 800240c:	40020000 	.word	0x40020000

08002410 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 8002410:	6803      	ldr	r3, [r0, #0]
 8002412:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8002416:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM2)
 8002418:	d10b      	bne.n	8002432 <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800241a:	2300      	movs	r3, #0
 800241c:	9301      	str	r3, [sp, #4]
 800241e:	4b06      	ldr	r3, [pc, #24]	; (8002438 <HAL_TIM_Base_MspInit+0x28>)
 8002420:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002422:	f042 0201 	orr.w	r2, r2, #1
 8002426:	641a      	str	r2, [r3, #64]	; 0x40
 8002428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	9301      	str	r3, [sp, #4]
 8002430:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002432:	b002      	add	sp, #8
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	40023800 	.word	0x40023800

0800243c <NMI_Handler>:
 800243c:	4770      	bx	lr

0800243e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800243e:	e7fe      	b.n	800243e <HardFault_Handler>

08002440 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002440:	e7fe      	b.n	8002440 <MemManage_Handler>

08002442 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002442:	e7fe      	b.n	8002442 <BusFault_Handler>

08002444 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8002444:	e7fe      	b.n	8002444 <UsageFault_Handler>

08002446 <SVC_Handler>:
 8002446:	4770      	bx	lr

08002448 <DebugMon_Handler>:
 8002448:	4770      	bx	lr

0800244a <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800244a:	4770      	bx	lr

0800244c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800244c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800244e:	f7fe fcaf 	bl	8000db0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002452:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8002456:	f7fe bf7a 	b.w	800134e <HAL_SYSTICK_IRQHandler>
	...

0800245c <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800245c:	4801      	ldr	r0, [pc, #4]	; (8002464 <ADC_IRQHandler+0x8>)
 800245e:	f7fe bdd4 	b.w	800100a <HAL_ADC_IRQHandler>
 8002462:	bf00      	nop
 8002464:	200000b8 	.word	0x200000b8

08002468 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002468:	490f      	ldr	r1, [pc, #60]	; (80024a8 <SystemInit+0x40>)
 800246a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800246e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002472:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002476:	4b0d      	ldr	r3, [pc, #52]	; (80024ac <SystemInit+0x44>)
 8002478:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800247a:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 800247c:	f042 0201 	orr.w	r2, r2, #1
 8002480:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8002482:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800248a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800248e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002490:	4a07      	ldr	r2, [pc, #28]	; (80024b0 <SystemInit+0x48>)
 8002492:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800249a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800249c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800249e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80024a2:	608b      	str	r3, [r1, #8]
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	e000ed00 	.word	0xe000ed00
 80024ac:	40023800 	.word	0x40023800
 80024b0:	24003010 	.word	0x24003010

080024b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024ec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80024b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80024ba:	e003      	b.n	80024c4 <LoopCopyDataInit>

080024bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80024bc:	4b0c      	ldr	r3, [pc, #48]	; (80024f0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80024be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80024c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80024c2:	3104      	adds	r1, #4

080024c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80024c4:	480b      	ldr	r0, [pc, #44]	; (80024f4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80024c6:	4b0c      	ldr	r3, [pc, #48]	; (80024f8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80024c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80024ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80024cc:	d3f6      	bcc.n	80024bc <CopyDataInit>
  ldr  r2, =_sbss
 80024ce:	4a0b      	ldr	r2, [pc, #44]	; (80024fc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80024d0:	e002      	b.n	80024d8 <LoopFillZerobss>

080024d2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80024d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80024d4:	f842 3b04 	str.w	r3, [r2], #4

080024d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80024d8:	4b09      	ldr	r3, [pc, #36]	; (8002500 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80024da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80024dc:	d3f9      	bcc.n	80024d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80024de:	f7ff ffc3 	bl	8002468 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024e2:	f000 f811 	bl	8002508 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024e6:	f7ff fe69 	bl	80021bc <main>
  bx  lr    
 80024ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80024ec:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80024f0:	08002e20 	.word	0x08002e20
  ldr  r0, =_sdata
 80024f4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80024f8:	2000006c 	.word	0x2000006c
  ldr  r2, =_sbss
 80024fc:	2000006c 	.word	0x2000006c
  ldr  r3, = _ebss
 8002500:	20000144 	.word	0x20000144

08002504 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002504:	e7fe      	b.n	8002504 <CAN1_RX0_IRQHandler>
	...

08002508 <__libc_init_array>:
 8002508:	b570      	push	{r4, r5, r6, lr}
 800250a:	4e0d      	ldr	r6, [pc, #52]	; (8002540 <__libc_init_array+0x38>)
 800250c:	4c0d      	ldr	r4, [pc, #52]	; (8002544 <__libc_init_array+0x3c>)
 800250e:	1ba4      	subs	r4, r4, r6
 8002510:	10a4      	asrs	r4, r4, #2
 8002512:	2500      	movs	r5, #0
 8002514:	42a5      	cmp	r5, r4
 8002516:	d109      	bne.n	800252c <__libc_init_array+0x24>
 8002518:	4e0b      	ldr	r6, [pc, #44]	; (8002548 <__libc_init_array+0x40>)
 800251a:	4c0c      	ldr	r4, [pc, #48]	; (800254c <__libc_init_array+0x44>)
 800251c:	f000 fc44 	bl	8002da8 <_init>
 8002520:	1ba4      	subs	r4, r4, r6
 8002522:	10a4      	asrs	r4, r4, #2
 8002524:	2500      	movs	r5, #0
 8002526:	42a5      	cmp	r5, r4
 8002528:	d105      	bne.n	8002536 <__libc_init_array+0x2e>
 800252a:	bd70      	pop	{r4, r5, r6, pc}
 800252c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002530:	4798      	blx	r3
 8002532:	3501      	adds	r5, #1
 8002534:	e7ee      	b.n	8002514 <__libc_init_array+0xc>
 8002536:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800253a:	4798      	blx	r3
 800253c:	3501      	adds	r5, #1
 800253e:	e7f2      	b.n	8002526 <__libc_init_array+0x1e>
 8002540:	08002e18 	.word	0x08002e18
 8002544:	08002e18 	.word	0x08002e18
 8002548:	08002e18 	.word	0x08002e18
 800254c:	08002e1c 	.word	0x08002e1c

08002550 <siprintf>:
 8002550:	b40e      	push	{r1, r2, r3}
 8002552:	b500      	push	{lr}
 8002554:	b09c      	sub	sp, #112	; 0x70
 8002556:	f44f 7102 	mov.w	r1, #520	; 0x208
 800255a:	ab1d      	add	r3, sp, #116	; 0x74
 800255c:	f8ad 1014 	strh.w	r1, [sp, #20]
 8002560:	9002      	str	r0, [sp, #8]
 8002562:	9006      	str	r0, [sp, #24]
 8002564:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002568:	480a      	ldr	r0, [pc, #40]	; (8002594 <siprintf+0x44>)
 800256a:	9104      	str	r1, [sp, #16]
 800256c:	9107      	str	r1, [sp, #28]
 800256e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002572:	f853 2b04 	ldr.w	r2, [r3], #4
 8002576:	f8ad 1016 	strh.w	r1, [sp, #22]
 800257a:	6800      	ldr	r0, [r0, #0]
 800257c:	9301      	str	r3, [sp, #4]
 800257e:	a902      	add	r1, sp, #8
 8002580:	f000 f866 	bl	8002650 <_svfiprintf_r>
 8002584:	9b02      	ldr	r3, [sp, #8]
 8002586:	2200      	movs	r2, #0
 8002588:	701a      	strb	r2, [r3, #0]
 800258a:	b01c      	add	sp, #112	; 0x70
 800258c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002590:	b003      	add	sp, #12
 8002592:	4770      	bx	lr
 8002594:	20000008 	.word	0x20000008

08002598 <__ssputs_r>:
 8002598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800259c:	688e      	ldr	r6, [r1, #8]
 800259e:	429e      	cmp	r6, r3
 80025a0:	4682      	mov	sl, r0
 80025a2:	460c      	mov	r4, r1
 80025a4:	4691      	mov	r9, r2
 80025a6:	4698      	mov	r8, r3
 80025a8:	d835      	bhi.n	8002616 <__ssputs_r+0x7e>
 80025aa:	898a      	ldrh	r2, [r1, #12]
 80025ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80025b0:	d031      	beq.n	8002616 <__ssputs_r+0x7e>
 80025b2:	6825      	ldr	r5, [r4, #0]
 80025b4:	6909      	ldr	r1, [r1, #16]
 80025b6:	1a6f      	subs	r7, r5, r1
 80025b8:	6965      	ldr	r5, [r4, #20]
 80025ba:	2302      	movs	r3, #2
 80025bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80025c0:	fb95 f5f3 	sdiv	r5, r5, r3
 80025c4:	f108 0301 	add.w	r3, r8, #1
 80025c8:	443b      	add	r3, r7
 80025ca:	429d      	cmp	r5, r3
 80025cc:	bf38      	it	cc
 80025ce:	461d      	movcc	r5, r3
 80025d0:	0553      	lsls	r3, r2, #21
 80025d2:	d531      	bpl.n	8002638 <__ssputs_r+0xa0>
 80025d4:	4629      	mov	r1, r5
 80025d6:	f000 fb39 	bl	8002c4c <_malloc_r>
 80025da:	4606      	mov	r6, r0
 80025dc:	b950      	cbnz	r0, 80025f4 <__ssputs_r+0x5c>
 80025de:	230c      	movs	r3, #12
 80025e0:	f8ca 3000 	str.w	r3, [sl]
 80025e4:	89a3      	ldrh	r3, [r4, #12]
 80025e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025ea:	81a3      	strh	r3, [r4, #12]
 80025ec:	f04f 30ff 	mov.w	r0, #4294967295
 80025f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80025f4:	463a      	mov	r2, r7
 80025f6:	6921      	ldr	r1, [r4, #16]
 80025f8:	f000 fab4 	bl	8002b64 <memcpy>
 80025fc:	89a3      	ldrh	r3, [r4, #12]
 80025fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002602:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002606:	81a3      	strh	r3, [r4, #12]
 8002608:	6126      	str	r6, [r4, #16]
 800260a:	6165      	str	r5, [r4, #20]
 800260c:	443e      	add	r6, r7
 800260e:	1bed      	subs	r5, r5, r7
 8002610:	6026      	str	r6, [r4, #0]
 8002612:	60a5      	str	r5, [r4, #8]
 8002614:	4646      	mov	r6, r8
 8002616:	4546      	cmp	r6, r8
 8002618:	bf28      	it	cs
 800261a:	4646      	movcs	r6, r8
 800261c:	4632      	mov	r2, r6
 800261e:	4649      	mov	r1, r9
 8002620:	6820      	ldr	r0, [r4, #0]
 8002622:	f000 faaa 	bl	8002b7a <memmove>
 8002626:	68a3      	ldr	r3, [r4, #8]
 8002628:	1b9b      	subs	r3, r3, r6
 800262a:	60a3      	str	r3, [r4, #8]
 800262c:	6823      	ldr	r3, [r4, #0]
 800262e:	441e      	add	r6, r3
 8002630:	6026      	str	r6, [r4, #0]
 8002632:	2000      	movs	r0, #0
 8002634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002638:	462a      	mov	r2, r5
 800263a:	f000 fb65 	bl	8002d08 <_realloc_r>
 800263e:	4606      	mov	r6, r0
 8002640:	2800      	cmp	r0, #0
 8002642:	d1e1      	bne.n	8002608 <__ssputs_r+0x70>
 8002644:	6921      	ldr	r1, [r4, #16]
 8002646:	4650      	mov	r0, sl
 8002648:	f000 fab2 	bl	8002bb0 <_free_r>
 800264c:	e7c7      	b.n	80025de <__ssputs_r+0x46>
	...

08002650 <_svfiprintf_r>:
 8002650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002654:	b09d      	sub	sp, #116	; 0x74
 8002656:	4680      	mov	r8, r0
 8002658:	9303      	str	r3, [sp, #12]
 800265a:	898b      	ldrh	r3, [r1, #12]
 800265c:	061c      	lsls	r4, r3, #24
 800265e:	460d      	mov	r5, r1
 8002660:	4616      	mov	r6, r2
 8002662:	d50f      	bpl.n	8002684 <_svfiprintf_r+0x34>
 8002664:	690b      	ldr	r3, [r1, #16]
 8002666:	b96b      	cbnz	r3, 8002684 <_svfiprintf_r+0x34>
 8002668:	2140      	movs	r1, #64	; 0x40
 800266a:	f000 faef 	bl	8002c4c <_malloc_r>
 800266e:	6028      	str	r0, [r5, #0]
 8002670:	6128      	str	r0, [r5, #16]
 8002672:	b928      	cbnz	r0, 8002680 <_svfiprintf_r+0x30>
 8002674:	230c      	movs	r3, #12
 8002676:	f8c8 3000 	str.w	r3, [r8]
 800267a:	f04f 30ff 	mov.w	r0, #4294967295
 800267e:	e0c5      	b.n	800280c <_svfiprintf_r+0x1bc>
 8002680:	2340      	movs	r3, #64	; 0x40
 8002682:	616b      	str	r3, [r5, #20]
 8002684:	2300      	movs	r3, #0
 8002686:	9309      	str	r3, [sp, #36]	; 0x24
 8002688:	2320      	movs	r3, #32
 800268a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800268e:	2330      	movs	r3, #48	; 0x30
 8002690:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002694:	f04f 0b01 	mov.w	fp, #1
 8002698:	4637      	mov	r7, r6
 800269a:	463c      	mov	r4, r7
 800269c:	f814 3b01 	ldrb.w	r3, [r4], #1
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d13c      	bne.n	800271e <_svfiprintf_r+0xce>
 80026a4:	ebb7 0a06 	subs.w	sl, r7, r6
 80026a8:	d00b      	beq.n	80026c2 <_svfiprintf_r+0x72>
 80026aa:	4653      	mov	r3, sl
 80026ac:	4632      	mov	r2, r6
 80026ae:	4629      	mov	r1, r5
 80026b0:	4640      	mov	r0, r8
 80026b2:	f7ff ff71 	bl	8002598 <__ssputs_r>
 80026b6:	3001      	adds	r0, #1
 80026b8:	f000 80a3 	beq.w	8002802 <_svfiprintf_r+0x1b2>
 80026bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80026be:	4453      	add	r3, sl
 80026c0:	9309      	str	r3, [sp, #36]	; 0x24
 80026c2:	783b      	ldrb	r3, [r7, #0]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	f000 809c 	beq.w	8002802 <_svfiprintf_r+0x1b2>
 80026ca:	2300      	movs	r3, #0
 80026cc:	f04f 32ff 	mov.w	r2, #4294967295
 80026d0:	9304      	str	r3, [sp, #16]
 80026d2:	9307      	str	r3, [sp, #28]
 80026d4:	9205      	str	r2, [sp, #20]
 80026d6:	9306      	str	r3, [sp, #24]
 80026d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80026dc:	931a      	str	r3, [sp, #104]	; 0x68
 80026de:	2205      	movs	r2, #5
 80026e0:	7821      	ldrb	r1, [r4, #0]
 80026e2:	4850      	ldr	r0, [pc, #320]	; (8002824 <_svfiprintf_r+0x1d4>)
 80026e4:	f7fd fd74 	bl	80001d0 <memchr>
 80026e8:	1c67      	adds	r7, r4, #1
 80026ea:	9b04      	ldr	r3, [sp, #16]
 80026ec:	b9d8      	cbnz	r0, 8002726 <_svfiprintf_r+0xd6>
 80026ee:	06d9      	lsls	r1, r3, #27
 80026f0:	bf44      	itt	mi
 80026f2:	2220      	movmi	r2, #32
 80026f4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80026f8:	071a      	lsls	r2, r3, #28
 80026fa:	bf44      	itt	mi
 80026fc:	222b      	movmi	r2, #43	; 0x2b
 80026fe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002702:	7822      	ldrb	r2, [r4, #0]
 8002704:	2a2a      	cmp	r2, #42	; 0x2a
 8002706:	d016      	beq.n	8002736 <_svfiprintf_r+0xe6>
 8002708:	9a07      	ldr	r2, [sp, #28]
 800270a:	2100      	movs	r1, #0
 800270c:	200a      	movs	r0, #10
 800270e:	4627      	mov	r7, r4
 8002710:	3401      	adds	r4, #1
 8002712:	783b      	ldrb	r3, [r7, #0]
 8002714:	3b30      	subs	r3, #48	; 0x30
 8002716:	2b09      	cmp	r3, #9
 8002718:	d951      	bls.n	80027be <_svfiprintf_r+0x16e>
 800271a:	b1c9      	cbz	r1, 8002750 <_svfiprintf_r+0x100>
 800271c:	e011      	b.n	8002742 <_svfiprintf_r+0xf2>
 800271e:	2b25      	cmp	r3, #37	; 0x25
 8002720:	d0c0      	beq.n	80026a4 <_svfiprintf_r+0x54>
 8002722:	4627      	mov	r7, r4
 8002724:	e7b9      	b.n	800269a <_svfiprintf_r+0x4a>
 8002726:	4a3f      	ldr	r2, [pc, #252]	; (8002824 <_svfiprintf_r+0x1d4>)
 8002728:	1a80      	subs	r0, r0, r2
 800272a:	fa0b f000 	lsl.w	r0, fp, r0
 800272e:	4318      	orrs	r0, r3
 8002730:	9004      	str	r0, [sp, #16]
 8002732:	463c      	mov	r4, r7
 8002734:	e7d3      	b.n	80026de <_svfiprintf_r+0x8e>
 8002736:	9a03      	ldr	r2, [sp, #12]
 8002738:	1d11      	adds	r1, r2, #4
 800273a:	6812      	ldr	r2, [r2, #0]
 800273c:	9103      	str	r1, [sp, #12]
 800273e:	2a00      	cmp	r2, #0
 8002740:	db01      	blt.n	8002746 <_svfiprintf_r+0xf6>
 8002742:	9207      	str	r2, [sp, #28]
 8002744:	e004      	b.n	8002750 <_svfiprintf_r+0x100>
 8002746:	4252      	negs	r2, r2
 8002748:	f043 0302 	orr.w	r3, r3, #2
 800274c:	9207      	str	r2, [sp, #28]
 800274e:	9304      	str	r3, [sp, #16]
 8002750:	783b      	ldrb	r3, [r7, #0]
 8002752:	2b2e      	cmp	r3, #46	; 0x2e
 8002754:	d10e      	bne.n	8002774 <_svfiprintf_r+0x124>
 8002756:	787b      	ldrb	r3, [r7, #1]
 8002758:	2b2a      	cmp	r3, #42	; 0x2a
 800275a:	f107 0101 	add.w	r1, r7, #1
 800275e:	d132      	bne.n	80027c6 <_svfiprintf_r+0x176>
 8002760:	9b03      	ldr	r3, [sp, #12]
 8002762:	1d1a      	adds	r2, r3, #4
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	9203      	str	r2, [sp, #12]
 8002768:	2b00      	cmp	r3, #0
 800276a:	bfb8      	it	lt
 800276c:	f04f 33ff 	movlt.w	r3, #4294967295
 8002770:	3702      	adds	r7, #2
 8002772:	9305      	str	r3, [sp, #20]
 8002774:	4c2c      	ldr	r4, [pc, #176]	; (8002828 <_svfiprintf_r+0x1d8>)
 8002776:	7839      	ldrb	r1, [r7, #0]
 8002778:	2203      	movs	r2, #3
 800277a:	4620      	mov	r0, r4
 800277c:	f7fd fd28 	bl	80001d0 <memchr>
 8002780:	b138      	cbz	r0, 8002792 <_svfiprintf_r+0x142>
 8002782:	2340      	movs	r3, #64	; 0x40
 8002784:	1b00      	subs	r0, r0, r4
 8002786:	fa03 f000 	lsl.w	r0, r3, r0
 800278a:	9b04      	ldr	r3, [sp, #16]
 800278c:	4303      	orrs	r3, r0
 800278e:	9304      	str	r3, [sp, #16]
 8002790:	3701      	adds	r7, #1
 8002792:	7839      	ldrb	r1, [r7, #0]
 8002794:	4825      	ldr	r0, [pc, #148]	; (800282c <_svfiprintf_r+0x1dc>)
 8002796:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800279a:	2206      	movs	r2, #6
 800279c:	1c7e      	adds	r6, r7, #1
 800279e:	f7fd fd17 	bl	80001d0 <memchr>
 80027a2:	2800      	cmp	r0, #0
 80027a4:	d035      	beq.n	8002812 <_svfiprintf_r+0x1c2>
 80027a6:	4b22      	ldr	r3, [pc, #136]	; (8002830 <_svfiprintf_r+0x1e0>)
 80027a8:	b9fb      	cbnz	r3, 80027ea <_svfiprintf_r+0x19a>
 80027aa:	9b03      	ldr	r3, [sp, #12]
 80027ac:	3307      	adds	r3, #7
 80027ae:	f023 0307 	bic.w	r3, r3, #7
 80027b2:	3308      	adds	r3, #8
 80027b4:	9303      	str	r3, [sp, #12]
 80027b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80027b8:	444b      	add	r3, r9
 80027ba:	9309      	str	r3, [sp, #36]	; 0x24
 80027bc:	e76c      	b.n	8002698 <_svfiprintf_r+0x48>
 80027be:	fb00 3202 	mla	r2, r0, r2, r3
 80027c2:	2101      	movs	r1, #1
 80027c4:	e7a3      	b.n	800270e <_svfiprintf_r+0xbe>
 80027c6:	2300      	movs	r3, #0
 80027c8:	9305      	str	r3, [sp, #20]
 80027ca:	4618      	mov	r0, r3
 80027cc:	240a      	movs	r4, #10
 80027ce:	460f      	mov	r7, r1
 80027d0:	3101      	adds	r1, #1
 80027d2:	783a      	ldrb	r2, [r7, #0]
 80027d4:	3a30      	subs	r2, #48	; 0x30
 80027d6:	2a09      	cmp	r2, #9
 80027d8:	d903      	bls.n	80027e2 <_svfiprintf_r+0x192>
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d0ca      	beq.n	8002774 <_svfiprintf_r+0x124>
 80027de:	9005      	str	r0, [sp, #20]
 80027e0:	e7c8      	b.n	8002774 <_svfiprintf_r+0x124>
 80027e2:	fb04 2000 	mla	r0, r4, r0, r2
 80027e6:	2301      	movs	r3, #1
 80027e8:	e7f1      	b.n	80027ce <_svfiprintf_r+0x17e>
 80027ea:	ab03      	add	r3, sp, #12
 80027ec:	9300      	str	r3, [sp, #0]
 80027ee:	462a      	mov	r2, r5
 80027f0:	4b10      	ldr	r3, [pc, #64]	; (8002834 <_svfiprintf_r+0x1e4>)
 80027f2:	a904      	add	r1, sp, #16
 80027f4:	4640      	mov	r0, r8
 80027f6:	f3af 8000 	nop.w
 80027fa:	f1b0 3fff 	cmp.w	r0, #4294967295
 80027fe:	4681      	mov	r9, r0
 8002800:	d1d9      	bne.n	80027b6 <_svfiprintf_r+0x166>
 8002802:	89ab      	ldrh	r3, [r5, #12]
 8002804:	065b      	lsls	r3, r3, #25
 8002806:	f53f af38 	bmi.w	800267a <_svfiprintf_r+0x2a>
 800280a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800280c:	b01d      	add	sp, #116	; 0x74
 800280e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002812:	ab03      	add	r3, sp, #12
 8002814:	9300      	str	r3, [sp, #0]
 8002816:	462a      	mov	r2, r5
 8002818:	4b06      	ldr	r3, [pc, #24]	; (8002834 <_svfiprintf_r+0x1e4>)
 800281a:	a904      	add	r1, sp, #16
 800281c:	4640      	mov	r0, r8
 800281e:	f000 f881 	bl	8002924 <_printf_i>
 8002822:	e7ea      	b.n	80027fa <_svfiprintf_r+0x1aa>
 8002824:	08002ddb 	.word	0x08002ddb
 8002828:	08002de1 	.word	0x08002de1
 800282c:	08002de5 	.word	0x08002de5
 8002830:	00000000 	.word	0x00000000
 8002834:	08002599 	.word	0x08002599

08002838 <_printf_common>:
 8002838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800283c:	4691      	mov	r9, r2
 800283e:	461f      	mov	r7, r3
 8002840:	688a      	ldr	r2, [r1, #8]
 8002842:	690b      	ldr	r3, [r1, #16]
 8002844:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002848:	4293      	cmp	r3, r2
 800284a:	bfb8      	it	lt
 800284c:	4613      	movlt	r3, r2
 800284e:	f8c9 3000 	str.w	r3, [r9]
 8002852:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002856:	4606      	mov	r6, r0
 8002858:	460c      	mov	r4, r1
 800285a:	b112      	cbz	r2, 8002862 <_printf_common+0x2a>
 800285c:	3301      	adds	r3, #1
 800285e:	f8c9 3000 	str.w	r3, [r9]
 8002862:	6823      	ldr	r3, [r4, #0]
 8002864:	0699      	lsls	r1, r3, #26
 8002866:	bf42      	ittt	mi
 8002868:	f8d9 3000 	ldrmi.w	r3, [r9]
 800286c:	3302      	addmi	r3, #2
 800286e:	f8c9 3000 	strmi.w	r3, [r9]
 8002872:	6825      	ldr	r5, [r4, #0]
 8002874:	f015 0506 	ands.w	r5, r5, #6
 8002878:	d107      	bne.n	800288a <_printf_common+0x52>
 800287a:	f104 0a19 	add.w	sl, r4, #25
 800287e:	68e3      	ldr	r3, [r4, #12]
 8002880:	f8d9 2000 	ldr.w	r2, [r9]
 8002884:	1a9b      	subs	r3, r3, r2
 8002886:	429d      	cmp	r5, r3
 8002888:	db29      	blt.n	80028de <_printf_common+0xa6>
 800288a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800288e:	6822      	ldr	r2, [r4, #0]
 8002890:	3300      	adds	r3, #0
 8002892:	bf18      	it	ne
 8002894:	2301      	movne	r3, #1
 8002896:	0692      	lsls	r2, r2, #26
 8002898:	d42e      	bmi.n	80028f8 <_printf_common+0xc0>
 800289a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800289e:	4639      	mov	r1, r7
 80028a0:	4630      	mov	r0, r6
 80028a2:	47c0      	blx	r8
 80028a4:	3001      	adds	r0, #1
 80028a6:	d021      	beq.n	80028ec <_printf_common+0xb4>
 80028a8:	6823      	ldr	r3, [r4, #0]
 80028aa:	68e5      	ldr	r5, [r4, #12]
 80028ac:	f8d9 2000 	ldr.w	r2, [r9]
 80028b0:	f003 0306 	and.w	r3, r3, #6
 80028b4:	2b04      	cmp	r3, #4
 80028b6:	bf08      	it	eq
 80028b8:	1aad      	subeq	r5, r5, r2
 80028ba:	68a3      	ldr	r3, [r4, #8]
 80028bc:	6922      	ldr	r2, [r4, #16]
 80028be:	bf0c      	ite	eq
 80028c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80028c4:	2500      	movne	r5, #0
 80028c6:	4293      	cmp	r3, r2
 80028c8:	bfc4      	itt	gt
 80028ca:	1a9b      	subgt	r3, r3, r2
 80028cc:	18ed      	addgt	r5, r5, r3
 80028ce:	f04f 0900 	mov.w	r9, #0
 80028d2:	341a      	adds	r4, #26
 80028d4:	454d      	cmp	r5, r9
 80028d6:	d11b      	bne.n	8002910 <_printf_common+0xd8>
 80028d8:	2000      	movs	r0, #0
 80028da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028de:	2301      	movs	r3, #1
 80028e0:	4652      	mov	r2, sl
 80028e2:	4639      	mov	r1, r7
 80028e4:	4630      	mov	r0, r6
 80028e6:	47c0      	blx	r8
 80028e8:	3001      	adds	r0, #1
 80028ea:	d103      	bne.n	80028f4 <_printf_common+0xbc>
 80028ec:	f04f 30ff 	mov.w	r0, #4294967295
 80028f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028f4:	3501      	adds	r5, #1
 80028f6:	e7c2      	b.n	800287e <_printf_common+0x46>
 80028f8:	18e1      	adds	r1, r4, r3
 80028fa:	1c5a      	adds	r2, r3, #1
 80028fc:	2030      	movs	r0, #48	; 0x30
 80028fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002902:	4422      	add	r2, r4
 8002904:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002908:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800290c:	3302      	adds	r3, #2
 800290e:	e7c4      	b.n	800289a <_printf_common+0x62>
 8002910:	2301      	movs	r3, #1
 8002912:	4622      	mov	r2, r4
 8002914:	4639      	mov	r1, r7
 8002916:	4630      	mov	r0, r6
 8002918:	47c0      	blx	r8
 800291a:	3001      	adds	r0, #1
 800291c:	d0e6      	beq.n	80028ec <_printf_common+0xb4>
 800291e:	f109 0901 	add.w	r9, r9, #1
 8002922:	e7d7      	b.n	80028d4 <_printf_common+0x9c>

08002924 <_printf_i>:
 8002924:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002928:	4617      	mov	r7, r2
 800292a:	7e0a      	ldrb	r2, [r1, #24]
 800292c:	b085      	sub	sp, #20
 800292e:	2a6e      	cmp	r2, #110	; 0x6e
 8002930:	4698      	mov	r8, r3
 8002932:	4606      	mov	r6, r0
 8002934:	460c      	mov	r4, r1
 8002936:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002938:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800293c:	f000 80bc 	beq.w	8002ab8 <_printf_i+0x194>
 8002940:	d81a      	bhi.n	8002978 <_printf_i+0x54>
 8002942:	2a63      	cmp	r2, #99	; 0x63
 8002944:	d02e      	beq.n	80029a4 <_printf_i+0x80>
 8002946:	d80a      	bhi.n	800295e <_printf_i+0x3a>
 8002948:	2a00      	cmp	r2, #0
 800294a:	f000 80c8 	beq.w	8002ade <_printf_i+0x1ba>
 800294e:	2a58      	cmp	r2, #88	; 0x58
 8002950:	f000 808a 	beq.w	8002a68 <_printf_i+0x144>
 8002954:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002958:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800295c:	e02a      	b.n	80029b4 <_printf_i+0x90>
 800295e:	2a64      	cmp	r2, #100	; 0x64
 8002960:	d001      	beq.n	8002966 <_printf_i+0x42>
 8002962:	2a69      	cmp	r2, #105	; 0x69
 8002964:	d1f6      	bne.n	8002954 <_printf_i+0x30>
 8002966:	6821      	ldr	r1, [r4, #0]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800296e:	d023      	beq.n	80029b8 <_printf_i+0x94>
 8002970:	1d11      	adds	r1, r2, #4
 8002972:	6019      	str	r1, [r3, #0]
 8002974:	6813      	ldr	r3, [r2, #0]
 8002976:	e027      	b.n	80029c8 <_printf_i+0xa4>
 8002978:	2a73      	cmp	r2, #115	; 0x73
 800297a:	f000 80b4 	beq.w	8002ae6 <_printf_i+0x1c2>
 800297e:	d808      	bhi.n	8002992 <_printf_i+0x6e>
 8002980:	2a6f      	cmp	r2, #111	; 0x6f
 8002982:	d02a      	beq.n	80029da <_printf_i+0xb6>
 8002984:	2a70      	cmp	r2, #112	; 0x70
 8002986:	d1e5      	bne.n	8002954 <_printf_i+0x30>
 8002988:	680a      	ldr	r2, [r1, #0]
 800298a:	f042 0220 	orr.w	r2, r2, #32
 800298e:	600a      	str	r2, [r1, #0]
 8002990:	e003      	b.n	800299a <_printf_i+0x76>
 8002992:	2a75      	cmp	r2, #117	; 0x75
 8002994:	d021      	beq.n	80029da <_printf_i+0xb6>
 8002996:	2a78      	cmp	r2, #120	; 0x78
 8002998:	d1dc      	bne.n	8002954 <_printf_i+0x30>
 800299a:	2278      	movs	r2, #120	; 0x78
 800299c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80029a0:	496e      	ldr	r1, [pc, #440]	; (8002b5c <_printf_i+0x238>)
 80029a2:	e064      	b.n	8002a6e <_printf_i+0x14a>
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80029aa:	1d11      	adds	r1, r2, #4
 80029ac:	6019      	str	r1, [r3, #0]
 80029ae:	6813      	ldr	r3, [r2, #0]
 80029b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80029b4:	2301      	movs	r3, #1
 80029b6:	e0a3      	b.n	8002b00 <_printf_i+0x1dc>
 80029b8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80029bc:	f102 0104 	add.w	r1, r2, #4
 80029c0:	6019      	str	r1, [r3, #0]
 80029c2:	d0d7      	beq.n	8002974 <_printf_i+0x50>
 80029c4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	da03      	bge.n	80029d4 <_printf_i+0xb0>
 80029cc:	222d      	movs	r2, #45	; 0x2d
 80029ce:	425b      	negs	r3, r3
 80029d0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80029d4:	4962      	ldr	r1, [pc, #392]	; (8002b60 <_printf_i+0x23c>)
 80029d6:	220a      	movs	r2, #10
 80029d8:	e017      	b.n	8002a0a <_printf_i+0xe6>
 80029da:	6820      	ldr	r0, [r4, #0]
 80029dc:	6819      	ldr	r1, [r3, #0]
 80029de:	f010 0f80 	tst.w	r0, #128	; 0x80
 80029e2:	d003      	beq.n	80029ec <_printf_i+0xc8>
 80029e4:	1d08      	adds	r0, r1, #4
 80029e6:	6018      	str	r0, [r3, #0]
 80029e8:	680b      	ldr	r3, [r1, #0]
 80029ea:	e006      	b.n	80029fa <_printf_i+0xd6>
 80029ec:	f010 0f40 	tst.w	r0, #64	; 0x40
 80029f0:	f101 0004 	add.w	r0, r1, #4
 80029f4:	6018      	str	r0, [r3, #0]
 80029f6:	d0f7      	beq.n	80029e8 <_printf_i+0xc4>
 80029f8:	880b      	ldrh	r3, [r1, #0]
 80029fa:	4959      	ldr	r1, [pc, #356]	; (8002b60 <_printf_i+0x23c>)
 80029fc:	2a6f      	cmp	r2, #111	; 0x6f
 80029fe:	bf14      	ite	ne
 8002a00:	220a      	movne	r2, #10
 8002a02:	2208      	moveq	r2, #8
 8002a04:	2000      	movs	r0, #0
 8002a06:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002a0a:	6865      	ldr	r5, [r4, #4]
 8002a0c:	60a5      	str	r5, [r4, #8]
 8002a0e:	2d00      	cmp	r5, #0
 8002a10:	f2c0 809c 	blt.w	8002b4c <_printf_i+0x228>
 8002a14:	6820      	ldr	r0, [r4, #0]
 8002a16:	f020 0004 	bic.w	r0, r0, #4
 8002a1a:	6020      	str	r0, [r4, #0]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d13f      	bne.n	8002aa0 <_printf_i+0x17c>
 8002a20:	2d00      	cmp	r5, #0
 8002a22:	f040 8095 	bne.w	8002b50 <_printf_i+0x22c>
 8002a26:	4675      	mov	r5, lr
 8002a28:	2a08      	cmp	r2, #8
 8002a2a:	d10b      	bne.n	8002a44 <_printf_i+0x120>
 8002a2c:	6823      	ldr	r3, [r4, #0]
 8002a2e:	07da      	lsls	r2, r3, #31
 8002a30:	d508      	bpl.n	8002a44 <_printf_i+0x120>
 8002a32:	6923      	ldr	r3, [r4, #16]
 8002a34:	6862      	ldr	r2, [r4, #4]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	bfde      	ittt	le
 8002a3a:	2330      	movle	r3, #48	; 0x30
 8002a3c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002a40:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002a44:	ebae 0305 	sub.w	r3, lr, r5
 8002a48:	6123      	str	r3, [r4, #16]
 8002a4a:	f8cd 8000 	str.w	r8, [sp]
 8002a4e:	463b      	mov	r3, r7
 8002a50:	aa03      	add	r2, sp, #12
 8002a52:	4621      	mov	r1, r4
 8002a54:	4630      	mov	r0, r6
 8002a56:	f7ff feef 	bl	8002838 <_printf_common>
 8002a5a:	3001      	adds	r0, #1
 8002a5c:	d155      	bne.n	8002b0a <_printf_i+0x1e6>
 8002a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8002a62:	b005      	add	sp, #20
 8002a64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002a68:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002a6c:	493c      	ldr	r1, [pc, #240]	; (8002b60 <_printf_i+0x23c>)
 8002a6e:	6822      	ldr	r2, [r4, #0]
 8002a70:	6818      	ldr	r0, [r3, #0]
 8002a72:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002a76:	f100 0504 	add.w	r5, r0, #4
 8002a7a:	601d      	str	r5, [r3, #0]
 8002a7c:	d001      	beq.n	8002a82 <_printf_i+0x15e>
 8002a7e:	6803      	ldr	r3, [r0, #0]
 8002a80:	e002      	b.n	8002a88 <_printf_i+0x164>
 8002a82:	0655      	lsls	r5, r2, #25
 8002a84:	d5fb      	bpl.n	8002a7e <_printf_i+0x15a>
 8002a86:	8803      	ldrh	r3, [r0, #0]
 8002a88:	07d0      	lsls	r0, r2, #31
 8002a8a:	bf44      	itt	mi
 8002a8c:	f042 0220 	orrmi.w	r2, r2, #32
 8002a90:	6022      	strmi	r2, [r4, #0]
 8002a92:	b91b      	cbnz	r3, 8002a9c <_printf_i+0x178>
 8002a94:	6822      	ldr	r2, [r4, #0]
 8002a96:	f022 0220 	bic.w	r2, r2, #32
 8002a9a:	6022      	str	r2, [r4, #0]
 8002a9c:	2210      	movs	r2, #16
 8002a9e:	e7b1      	b.n	8002a04 <_printf_i+0xe0>
 8002aa0:	4675      	mov	r5, lr
 8002aa2:	fbb3 f0f2 	udiv	r0, r3, r2
 8002aa6:	fb02 3310 	mls	r3, r2, r0, r3
 8002aaa:	5ccb      	ldrb	r3, [r1, r3]
 8002aac:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2800      	cmp	r0, #0
 8002ab4:	d1f5      	bne.n	8002aa2 <_printf_i+0x17e>
 8002ab6:	e7b7      	b.n	8002a28 <_printf_i+0x104>
 8002ab8:	6808      	ldr	r0, [r1, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	6949      	ldr	r1, [r1, #20]
 8002abe:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002ac2:	d004      	beq.n	8002ace <_printf_i+0x1aa>
 8002ac4:	1d10      	adds	r0, r2, #4
 8002ac6:	6018      	str	r0, [r3, #0]
 8002ac8:	6813      	ldr	r3, [r2, #0]
 8002aca:	6019      	str	r1, [r3, #0]
 8002acc:	e007      	b.n	8002ade <_printf_i+0x1ba>
 8002ace:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002ad2:	f102 0004 	add.w	r0, r2, #4
 8002ad6:	6018      	str	r0, [r3, #0]
 8002ad8:	6813      	ldr	r3, [r2, #0]
 8002ada:	d0f6      	beq.n	8002aca <_printf_i+0x1a6>
 8002adc:	8019      	strh	r1, [r3, #0]
 8002ade:	2300      	movs	r3, #0
 8002ae0:	6123      	str	r3, [r4, #16]
 8002ae2:	4675      	mov	r5, lr
 8002ae4:	e7b1      	b.n	8002a4a <_printf_i+0x126>
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	1d11      	adds	r1, r2, #4
 8002aea:	6019      	str	r1, [r3, #0]
 8002aec:	6815      	ldr	r5, [r2, #0]
 8002aee:	6862      	ldr	r2, [r4, #4]
 8002af0:	2100      	movs	r1, #0
 8002af2:	4628      	mov	r0, r5
 8002af4:	f7fd fb6c 	bl	80001d0 <memchr>
 8002af8:	b108      	cbz	r0, 8002afe <_printf_i+0x1da>
 8002afa:	1b40      	subs	r0, r0, r5
 8002afc:	6060      	str	r0, [r4, #4]
 8002afe:	6863      	ldr	r3, [r4, #4]
 8002b00:	6123      	str	r3, [r4, #16]
 8002b02:	2300      	movs	r3, #0
 8002b04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b08:	e79f      	b.n	8002a4a <_printf_i+0x126>
 8002b0a:	6923      	ldr	r3, [r4, #16]
 8002b0c:	462a      	mov	r2, r5
 8002b0e:	4639      	mov	r1, r7
 8002b10:	4630      	mov	r0, r6
 8002b12:	47c0      	blx	r8
 8002b14:	3001      	adds	r0, #1
 8002b16:	d0a2      	beq.n	8002a5e <_printf_i+0x13a>
 8002b18:	6823      	ldr	r3, [r4, #0]
 8002b1a:	079b      	lsls	r3, r3, #30
 8002b1c:	d507      	bpl.n	8002b2e <_printf_i+0x20a>
 8002b1e:	2500      	movs	r5, #0
 8002b20:	f104 0919 	add.w	r9, r4, #25
 8002b24:	68e3      	ldr	r3, [r4, #12]
 8002b26:	9a03      	ldr	r2, [sp, #12]
 8002b28:	1a9b      	subs	r3, r3, r2
 8002b2a:	429d      	cmp	r5, r3
 8002b2c:	db05      	blt.n	8002b3a <_printf_i+0x216>
 8002b2e:	68e0      	ldr	r0, [r4, #12]
 8002b30:	9b03      	ldr	r3, [sp, #12]
 8002b32:	4298      	cmp	r0, r3
 8002b34:	bfb8      	it	lt
 8002b36:	4618      	movlt	r0, r3
 8002b38:	e793      	b.n	8002a62 <_printf_i+0x13e>
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	464a      	mov	r2, r9
 8002b3e:	4639      	mov	r1, r7
 8002b40:	4630      	mov	r0, r6
 8002b42:	47c0      	blx	r8
 8002b44:	3001      	adds	r0, #1
 8002b46:	d08a      	beq.n	8002a5e <_printf_i+0x13a>
 8002b48:	3501      	adds	r5, #1
 8002b4a:	e7eb      	b.n	8002b24 <_printf_i+0x200>
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d1a7      	bne.n	8002aa0 <_printf_i+0x17c>
 8002b50:	780b      	ldrb	r3, [r1, #0]
 8002b52:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b56:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b5a:	e765      	b.n	8002a28 <_printf_i+0x104>
 8002b5c:	08002dfd 	.word	0x08002dfd
 8002b60:	08002dec 	.word	0x08002dec

08002b64 <memcpy>:
 8002b64:	b510      	push	{r4, lr}
 8002b66:	1e43      	subs	r3, r0, #1
 8002b68:	440a      	add	r2, r1
 8002b6a:	4291      	cmp	r1, r2
 8002b6c:	d100      	bne.n	8002b70 <memcpy+0xc>
 8002b6e:	bd10      	pop	{r4, pc}
 8002b70:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002b74:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002b78:	e7f7      	b.n	8002b6a <memcpy+0x6>

08002b7a <memmove>:
 8002b7a:	4288      	cmp	r0, r1
 8002b7c:	b510      	push	{r4, lr}
 8002b7e:	eb01 0302 	add.w	r3, r1, r2
 8002b82:	d803      	bhi.n	8002b8c <memmove+0x12>
 8002b84:	1e42      	subs	r2, r0, #1
 8002b86:	4299      	cmp	r1, r3
 8002b88:	d10c      	bne.n	8002ba4 <memmove+0x2a>
 8002b8a:	bd10      	pop	{r4, pc}
 8002b8c:	4298      	cmp	r0, r3
 8002b8e:	d2f9      	bcs.n	8002b84 <memmove+0xa>
 8002b90:	1881      	adds	r1, r0, r2
 8002b92:	1ad2      	subs	r2, r2, r3
 8002b94:	42d3      	cmn	r3, r2
 8002b96:	d100      	bne.n	8002b9a <memmove+0x20>
 8002b98:	bd10      	pop	{r4, pc}
 8002b9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002b9e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002ba2:	e7f7      	b.n	8002b94 <memmove+0x1a>
 8002ba4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002ba8:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002bac:	e7eb      	b.n	8002b86 <memmove+0xc>
	...

08002bb0 <_free_r>:
 8002bb0:	b538      	push	{r3, r4, r5, lr}
 8002bb2:	4605      	mov	r5, r0
 8002bb4:	2900      	cmp	r1, #0
 8002bb6:	d045      	beq.n	8002c44 <_free_r+0x94>
 8002bb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002bbc:	1f0c      	subs	r4, r1, #4
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	bfb8      	it	lt
 8002bc2:	18e4      	addlt	r4, r4, r3
 8002bc4:	f000 f8d6 	bl	8002d74 <__malloc_lock>
 8002bc8:	4a1f      	ldr	r2, [pc, #124]	; (8002c48 <_free_r+0x98>)
 8002bca:	6813      	ldr	r3, [r2, #0]
 8002bcc:	4610      	mov	r0, r2
 8002bce:	b933      	cbnz	r3, 8002bde <_free_r+0x2e>
 8002bd0:	6063      	str	r3, [r4, #4]
 8002bd2:	6014      	str	r4, [r2, #0]
 8002bd4:	4628      	mov	r0, r5
 8002bd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002bda:	f000 b8cc 	b.w	8002d76 <__malloc_unlock>
 8002bde:	42a3      	cmp	r3, r4
 8002be0:	d90c      	bls.n	8002bfc <_free_r+0x4c>
 8002be2:	6821      	ldr	r1, [r4, #0]
 8002be4:	1862      	adds	r2, r4, r1
 8002be6:	4293      	cmp	r3, r2
 8002be8:	bf04      	itt	eq
 8002bea:	681a      	ldreq	r2, [r3, #0]
 8002bec:	685b      	ldreq	r3, [r3, #4]
 8002bee:	6063      	str	r3, [r4, #4]
 8002bf0:	bf04      	itt	eq
 8002bf2:	1852      	addeq	r2, r2, r1
 8002bf4:	6022      	streq	r2, [r4, #0]
 8002bf6:	6004      	str	r4, [r0, #0]
 8002bf8:	e7ec      	b.n	8002bd4 <_free_r+0x24>
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	685a      	ldr	r2, [r3, #4]
 8002bfe:	b10a      	cbz	r2, 8002c04 <_free_r+0x54>
 8002c00:	42a2      	cmp	r2, r4
 8002c02:	d9fa      	bls.n	8002bfa <_free_r+0x4a>
 8002c04:	6819      	ldr	r1, [r3, #0]
 8002c06:	1858      	adds	r0, r3, r1
 8002c08:	42a0      	cmp	r0, r4
 8002c0a:	d10b      	bne.n	8002c24 <_free_r+0x74>
 8002c0c:	6820      	ldr	r0, [r4, #0]
 8002c0e:	4401      	add	r1, r0
 8002c10:	1858      	adds	r0, r3, r1
 8002c12:	4282      	cmp	r2, r0
 8002c14:	6019      	str	r1, [r3, #0]
 8002c16:	d1dd      	bne.n	8002bd4 <_free_r+0x24>
 8002c18:	6810      	ldr	r0, [r2, #0]
 8002c1a:	6852      	ldr	r2, [r2, #4]
 8002c1c:	605a      	str	r2, [r3, #4]
 8002c1e:	4401      	add	r1, r0
 8002c20:	6019      	str	r1, [r3, #0]
 8002c22:	e7d7      	b.n	8002bd4 <_free_r+0x24>
 8002c24:	d902      	bls.n	8002c2c <_free_r+0x7c>
 8002c26:	230c      	movs	r3, #12
 8002c28:	602b      	str	r3, [r5, #0]
 8002c2a:	e7d3      	b.n	8002bd4 <_free_r+0x24>
 8002c2c:	6820      	ldr	r0, [r4, #0]
 8002c2e:	1821      	adds	r1, r4, r0
 8002c30:	428a      	cmp	r2, r1
 8002c32:	bf04      	itt	eq
 8002c34:	6811      	ldreq	r1, [r2, #0]
 8002c36:	6852      	ldreq	r2, [r2, #4]
 8002c38:	6062      	str	r2, [r4, #4]
 8002c3a:	bf04      	itt	eq
 8002c3c:	1809      	addeq	r1, r1, r0
 8002c3e:	6021      	streq	r1, [r4, #0]
 8002c40:	605c      	str	r4, [r3, #4]
 8002c42:	e7c7      	b.n	8002bd4 <_free_r+0x24>
 8002c44:	bd38      	pop	{r3, r4, r5, pc}
 8002c46:	bf00      	nop
 8002c48:	200000a8 	.word	0x200000a8

08002c4c <_malloc_r>:
 8002c4c:	b570      	push	{r4, r5, r6, lr}
 8002c4e:	1ccd      	adds	r5, r1, #3
 8002c50:	f025 0503 	bic.w	r5, r5, #3
 8002c54:	3508      	adds	r5, #8
 8002c56:	2d0c      	cmp	r5, #12
 8002c58:	bf38      	it	cc
 8002c5a:	250c      	movcc	r5, #12
 8002c5c:	2d00      	cmp	r5, #0
 8002c5e:	4606      	mov	r6, r0
 8002c60:	db01      	blt.n	8002c66 <_malloc_r+0x1a>
 8002c62:	42a9      	cmp	r1, r5
 8002c64:	d903      	bls.n	8002c6e <_malloc_r+0x22>
 8002c66:	230c      	movs	r3, #12
 8002c68:	6033      	str	r3, [r6, #0]
 8002c6a:	2000      	movs	r0, #0
 8002c6c:	bd70      	pop	{r4, r5, r6, pc}
 8002c6e:	f000 f881 	bl	8002d74 <__malloc_lock>
 8002c72:	4a23      	ldr	r2, [pc, #140]	; (8002d00 <_malloc_r+0xb4>)
 8002c74:	6814      	ldr	r4, [r2, #0]
 8002c76:	4621      	mov	r1, r4
 8002c78:	b991      	cbnz	r1, 8002ca0 <_malloc_r+0x54>
 8002c7a:	4c22      	ldr	r4, [pc, #136]	; (8002d04 <_malloc_r+0xb8>)
 8002c7c:	6823      	ldr	r3, [r4, #0]
 8002c7e:	b91b      	cbnz	r3, 8002c88 <_malloc_r+0x3c>
 8002c80:	4630      	mov	r0, r6
 8002c82:	f000 f867 	bl	8002d54 <_sbrk_r>
 8002c86:	6020      	str	r0, [r4, #0]
 8002c88:	4629      	mov	r1, r5
 8002c8a:	4630      	mov	r0, r6
 8002c8c:	f000 f862 	bl	8002d54 <_sbrk_r>
 8002c90:	1c43      	adds	r3, r0, #1
 8002c92:	d126      	bne.n	8002ce2 <_malloc_r+0x96>
 8002c94:	230c      	movs	r3, #12
 8002c96:	6033      	str	r3, [r6, #0]
 8002c98:	4630      	mov	r0, r6
 8002c9a:	f000 f86c 	bl	8002d76 <__malloc_unlock>
 8002c9e:	e7e4      	b.n	8002c6a <_malloc_r+0x1e>
 8002ca0:	680b      	ldr	r3, [r1, #0]
 8002ca2:	1b5b      	subs	r3, r3, r5
 8002ca4:	d41a      	bmi.n	8002cdc <_malloc_r+0x90>
 8002ca6:	2b0b      	cmp	r3, #11
 8002ca8:	d90f      	bls.n	8002cca <_malloc_r+0x7e>
 8002caa:	600b      	str	r3, [r1, #0]
 8002cac:	50cd      	str	r5, [r1, r3]
 8002cae:	18cc      	adds	r4, r1, r3
 8002cb0:	4630      	mov	r0, r6
 8002cb2:	f000 f860 	bl	8002d76 <__malloc_unlock>
 8002cb6:	f104 000b 	add.w	r0, r4, #11
 8002cba:	1d23      	adds	r3, r4, #4
 8002cbc:	f020 0007 	bic.w	r0, r0, #7
 8002cc0:	1ac3      	subs	r3, r0, r3
 8002cc2:	d01b      	beq.n	8002cfc <_malloc_r+0xb0>
 8002cc4:	425a      	negs	r2, r3
 8002cc6:	50e2      	str	r2, [r4, r3]
 8002cc8:	bd70      	pop	{r4, r5, r6, pc}
 8002cca:	428c      	cmp	r4, r1
 8002ccc:	bf0d      	iteet	eq
 8002cce:	6863      	ldreq	r3, [r4, #4]
 8002cd0:	684b      	ldrne	r3, [r1, #4]
 8002cd2:	6063      	strne	r3, [r4, #4]
 8002cd4:	6013      	streq	r3, [r2, #0]
 8002cd6:	bf18      	it	ne
 8002cd8:	460c      	movne	r4, r1
 8002cda:	e7e9      	b.n	8002cb0 <_malloc_r+0x64>
 8002cdc:	460c      	mov	r4, r1
 8002cde:	6849      	ldr	r1, [r1, #4]
 8002ce0:	e7ca      	b.n	8002c78 <_malloc_r+0x2c>
 8002ce2:	1cc4      	adds	r4, r0, #3
 8002ce4:	f024 0403 	bic.w	r4, r4, #3
 8002ce8:	42a0      	cmp	r0, r4
 8002cea:	d005      	beq.n	8002cf8 <_malloc_r+0xac>
 8002cec:	1a21      	subs	r1, r4, r0
 8002cee:	4630      	mov	r0, r6
 8002cf0:	f000 f830 	bl	8002d54 <_sbrk_r>
 8002cf4:	3001      	adds	r0, #1
 8002cf6:	d0cd      	beq.n	8002c94 <_malloc_r+0x48>
 8002cf8:	6025      	str	r5, [r4, #0]
 8002cfa:	e7d9      	b.n	8002cb0 <_malloc_r+0x64>
 8002cfc:	bd70      	pop	{r4, r5, r6, pc}
 8002cfe:	bf00      	nop
 8002d00:	200000a8 	.word	0x200000a8
 8002d04:	200000ac 	.word	0x200000ac

08002d08 <_realloc_r>:
 8002d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d0a:	4607      	mov	r7, r0
 8002d0c:	4614      	mov	r4, r2
 8002d0e:	460e      	mov	r6, r1
 8002d10:	b921      	cbnz	r1, 8002d1c <_realloc_r+0x14>
 8002d12:	4611      	mov	r1, r2
 8002d14:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002d18:	f7ff bf98 	b.w	8002c4c <_malloc_r>
 8002d1c:	b922      	cbnz	r2, 8002d28 <_realloc_r+0x20>
 8002d1e:	f7ff ff47 	bl	8002bb0 <_free_r>
 8002d22:	4625      	mov	r5, r4
 8002d24:	4628      	mov	r0, r5
 8002d26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d28:	f000 f826 	bl	8002d78 <_malloc_usable_size_r>
 8002d2c:	4284      	cmp	r4, r0
 8002d2e:	d90f      	bls.n	8002d50 <_realloc_r+0x48>
 8002d30:	4621      	mov	r1, r4
 8002d32:	4638      	mov	r0, r7
 8002d34:	f7ff ff8a 	bl	8002c4c <_malloc_r>
 8002d38:	4605      	mov	r5, r0
 8002d3a:	2800      	cmp	r0, #0
 8002d3c:	d0f2      	beq.n	8002d24 <_realloc_r+0x1c>
 8002d3e:	4631      	mov	r1, r6
 8002d40:	4622      	mov	r2, r4
 8002d42:	f7ff ff0f 	bl	8002b64 <memcpy>
 8002d46:	4631      	mov	r1, r6
 8002d48:	4638      	mov	r0, r7
 8002d4a:	f7ff ff31 	bl	8002bb0 <_free_r>
 8002d4e:	e7e9      	b.n	8002d24 <_realloc_r+0x1c>
 8002d50:	4635      	mov	r5, r6
 8002d52:	e7e7      	b.n	8002d24 <_realloc_r+0x1c>

08002d54 <_sbrk_r>:
 8002d54:	b538      	push	{r3, r4, r5, lr}
 8002d56:	4c06      	ldr	r4, [pc, #24]	; (8002d70 <_sbrk_r+0x1c>)
 8002d58:	2300      	movs	r3, #0
 8002d5a:	4605      	mov	r5, r0
 8002d5c:	4608      	mov	r0, r1
 8002d5e:	6023      	str	r3, [r4, #0]
 8002d60:	f000 f814 	bl	8002d8c <_sbrk>
 8002d64:	1c43      	adds	r3, r0, #1
 8002d66:	d102      	bne.n	8002d6e <_sbrk_r+0x1a>
 8002d68:	6823      	ldr	r3, [r4, #0]
 8002d6a:	b103      	cbz	r3, 8002d6e <_sbrk_r+0x1a>
 8002d6c:	602b      	str	r3, [r5, #0]
 8002d6e:	bd38      	pop	{r3, r4, r5, pc}
 8002d70:	20000140 	.word	0x20000140

08002d74 <__malloc_lock>:
 8002d74:	4770      	bx	lr

08002d76 <__malloc_unlock>:
 8002d76:	4770      	bx	lr

08002d78 <_malloc_usable_size_r>:
 8002d78:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002d7c:	2800      	cmp	r0, #0
 8002d7e:	f1a0 0004 	sub.w	r0, r0, #4
 8002d82:	bfbc      	itt	lt
 8002d84:	580b      	ldrlt	r3, [r1, r0]
 8002d86:	18c0      	addlt	r0, r0, r3
 8002d88:	4770      	bx	lr
	...

08002d8c <_sbrk>:
 8002d8c:	4b04      	ldr	r3, [pc, #16]	; (8002da0 <_sbrk+0x14>)
 8002d8e:	6819      	ldr	r1, [r3, #0]
 8002d90:	4602      	mov	r2, r0
 8002d92:	b909      	cbnz	r1, 8002d98 <_sbrk+0xc>
 8002d94:	4903      	ldr	r1, [pc, #12]	; (8002da4 <_sbrk+0x18>)
 8002d96:	6019      	str	r1, [r3, #0]
 8002d98:	6818      	ldr	r0, [r3, #0]
 8002d9a:	4402      	add	r2, r0
 8002d9c:	601a      	str	r2, [r3, #0]
 8002d9e:	4770      	bx	lr
 8002da0:	200000b0 	.word	0x200000b0
 8002da4:	20000144 	.word	0x20000144

08002da8 <_init>:
 8002da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002daa:	bf00      	nop
 8002dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dae:	bc08      	pop	{r3}
 8002db0:	469e      	mov	lr, r3
 8002db2:	4770      	bx	lr

08002db4 <_fini>:
 8002db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002db6:	bf00      	nop
 8002db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dba:	bc08      	pop	{r3}
 8002dbc:	469e      	mov	lr, r3
 8002dbe:	4770      	bx	lr
