

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
eab13a6fcfab84acdf6a491547276f6a  /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Running md5sum using "md5sum /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out "
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x563804d35ba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [10000]
border:[20]
blockSize: 256
blockGrid:[47]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec9639c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffec96390..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffec96388..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffec96380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec96398..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec9637c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec96430..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec96438..

GPGPU-Sim PTX: cudaLaunch for 0x0x563804d35ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 18316
gpu_sim_insn = 12710760
gpu_ipc =     693.9703
gpu_tot_sim_cycle = 18316
gpu_tot_sim_insn = 12710760
gpu_tot_ipc =     693.9703
gpu_tot_issued_cta = 47
gpu_occupancy = 20.8358% 
gpu_tot_occupancy = 20.8358% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0714
partiton_level_parallism_total  =       2.0714
partiton_level_parallism_util =       4.0800
partiton_level_parallism_util_total  =       4.0800
L2_BW  =      93.9261 GB/Sec
L2_BW_total  =      93.9261 GB/Sec
gpu_total_sim_rate=385174

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 47, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1246, 1245, 1246, 1246, 1246, 1246, 1246, 1246, 1246, 1246, 1246, 1246, 1246, 1246, 1246, 1246, 
gpgpu_n_tot_thrd_icount = 13941152
gpgpu_n_tot_w_icount = 435661
gpgpu_n_stall_shd_mem = 29778
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36366
gpgpu_n_mem_write_global = 1574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229320
gpgpu_n_store_insn = 10000
gpgpu_n_shmem_insn = 1306720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29778
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5283	W0_Idle:29391	W0_Scoreboard:1025059	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3219	W13:2484	W14:2484	W15:2484	W16:2484	W17:2484	W18:2484	W19:2484	W20:3035	W21:2484	W22:2484	W23:2484	W24:2484	W25:2484	W26:2484	W27:2484	W28:2484	W29:2484	W30:2484	W31:2484	W32:384695
single_issue_nums: WS0:94181	WS1:94195	WS2:94183	WS3:93802	
dual_issue_nums: WS0:7436	WS1:7429	WS2:7435	WS3:7350	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 290928 {8:36366,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 62960 {40:1574,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1454640 {40:36366,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12592 {8:1574,}
maxmflatency = 352 
max_icnt2mem_latency = 73 
maxmrqlatency = 67 
max_icnt2sh_latency = 42 
averagemflatency = 237 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 9 
mrq_lat_table:15255 	2467 	1944 	1692 	1117 	187 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22751 	15189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11482 	18358 	6306 	1695 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16821 	17980 	3047 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        72        56        64        56        56        60        52        52        48        72        32        48        64        24        32 
dram[1]:        56        60        40        68        80        64        44        60        36        28        40        52        56        40        60        68 
dram[2]:        52        56        32        44        40        76        72        56        28        32        64        64        44        24        76        40 
dram[3]:        64        36        56        56        36        52        24        60        68        76        44        56        56        52        76        96 
dram[4]:        80        72        52        56        64        56        48        48        44        56        72        64        60        76        72        60 
dram[5]:        52        40        56        52        56        56        76        60        60        56        48        44        68        76        60        52 
dram[6]:        60        44        24        68        40        56        48        60        40        48        52        60        56        52        56        60 
dram[7]:        52        56        72        36        76        44        68        72        36        48        68        64        36        44        32        76 
dram[8]:        84        56        56        44        64        68        48        92        88        64        56        40        76        52        64        48 
dram[9]:        48        52        72        36        68        48        76        32        40        36        32        64        52        68        44        52 
dram[10]:        64        44        84        56        72        44        60        48        60        68        48        48        56        80        72        72 
dram[11]:        40        56        60        76        56        80        56        44        60        40        60        68        72        60        48        40 
maximum service time to same row:
dram[0]:     10604     10599     11412     11414     12054     12048     12638     12950     13009     13580     14188     14473     15115     15072     15701     15695 
dram[1]:     10474     10470     11431     11410     12033     12054     12691     12638     13652     13011     13595     14485     15056     15067     15662     15686 
dram[2]:     10478     10476     11422     11432     12064     12057     12986     12946     13556     13698     14456     14199     15086     15275     15673     15678 
dram[3]:     10512     10580     11422     11433     12076     11825     12653     12972     13566     13677     14458     14474     15072     15076     16023     15674 
dram[4]:     10504     10606     11452     11471     12050     12059     12691     12422     13682     13571     14224     14220     15067     15058     15389     15383 
dram[5]:     10493     10589     11257     11429     12039     11828     12640     12665     13681     13692     14478     14452     15054     15075     16004     15716 
dram[6]:     10595     10101     11462     11432     12027     12063     12975     12990     13576     13571     14529     13596     14776     15058     16051     15659 
dram[7]:     10622     10826     11474     11463     12318     12036     12971     12416     13621     13664     14468     14471     15079     14782     15708     15701 
dram[8]:     10473     10498     11433     11434     12042     12029     12675     12648     13616     13601     14490     14485     15080     14778     15720     15678 
dram[9]:     10481     10618     11419     11637     12056     12046     12689     12670     13013     13588     14471     14473     15068     15084     15707     16002 
dram[10]:     10585     10589     11436     11437     12023     12398     12420     12682     13608     13583     13603     14189     15063     15062     15661     15674 
dram[11]:     10833     10476     11457     11240     11826     12055     13056     12971     13595     13627     14202     14511     15071     15068     15745     15686 
average row accesses per activate:
dram[0]: 74.000000 94.000000 44.000000 66.000000 112.000000 120.000000 116.000000 88.000000 112.000000 84.000000 116.000000 92.000000 92.000000 124.000000 60.000000 84.000000 
dram[1]: 73.000000 78.000000 50.000000 78.000000 160.000000 116.000000 80.000000 100.000000 96.000000 112.000000 104.000000 88.000000 108.000000 116.000000 152.000000 108.000000 
dram[2]: 92.000000 62.000000 48.000000 54.000000 100.000000 140.000000 112.000000 132.000000 104.000000 76.000000 116.000000 108.000000 108.000000 48.000000 148.000000 116.000000 
dram[3]: 82.000000 58.000000 66.000000 70.000000 108.000000 96.000000 92.000000 136.000000 116.000000 148.000000 92.000000 144.000000 116.000000 108.000000 128.000000 144.000000 
dram[4]: 100.000000 98.000000 54.000000 76.000000 120.000000 116.000000 112.000000 92.000000 124.000000 132.000000 132.000000 152.000000 128.000000 148.000000 132.000000 104.000000 
dram[5]: 74.000000 46.000000 60.000000 64.000000 124.000000 104.000000 120.000000 132.000000 96.000000 100.000000 108.000000 88.000000 116.000000 148.000000 84.000000 124.000000 
dram[6]: 68.000000 60.000000 58.000000 66.000000 100.000000 128.000000 100.000000 132.000000 84.000000 92.000000 100.000000 100.000000 84.000000 108.000000 96.000000 132.000000 
dram[7]: 76.000000 82.000000 64.000000 44.000000 124.000000 100.000000 116.000000 124.000000 84.000000 92.000000 136.000000 96.000000 96.000000 120.000000 120.000000 144.000000 
dram[8]: 70.000000 96.000000 66.000000 52.000000 120.000000 124.000000 116.000000 148.000000 140.000000 120.000000 96.000000 76.000000 140.000000 124.000000 120.000000 100.000000 
dram[9]: 62.000000 72.000000 76.000000 60.000000 128.000000 124.000000 172.000000 84.000000 96.000000 72.000000 96.000000 124.000000 128.000000 116.000000 108.000000 84.000000 
dram[10]: 80.000000 80.000000 74.000000 70.000000 112.000000 80.000000 112.000000 100.000000 112.000000 120.000000 100.000000 104.000000 116.000000 128.000000 156.000000 140.000000 
dram[11]: 64.000000 62.000000 64.000000 60.000000 96.000000 128.000000 92.000000 92.000000 96.000000 108.000000 104.000000 100.000000 132.000000 104.000000 88.000000 96.000000 
average row locality = 22666/240 = 94.441666
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       148       188        88       132       112       120       116        88       112        84       116        92        92       124        60        84 
dram[1]:       146       156       100       156       160       116        80       100        96       112       104        88       108       116       152       108 
dram[2]:       184       124        96       108       100       140       112       132       104        76       116       108       108        48       148       116 
dram[3]:       164       116       132       140       108        96        92       136       116       148        92       144       116       108       128       144 
dram[4]:       200       196       108       152       120       116       112        92       124       132       132       152       128       148       132       104 
dram[5]:       148        92       120       128       124       104       120       132        96       100       108        88       116       148        84       124 
dram[6]:       136       120       116       132       100       128       100       132        84        92       100       100        84       108        96       132 
dram[7]:       152       164       128        88       124       100       116       124        84        92       136        96        96       120       120       144 
dram[8]:       140       192       132       104       120       124       116       148       140       120        96        76       140       124       120       100 
dram[9]:       124       144       152       120       128       124       172        84        96        72        96       124       128       116       108        84 
dram[10]:       160       160       148       140       112        80       112       100       112       120       100       104       116       128       156       140 
dram[11]:       128       124       128       120        96       128        92        92        96       108       104       100       132       104        88        96 
total dram reads = 22666
bank skew: 200/48 = 4.17
chip skew: 2148/1736 = 1.24
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        380       409       515       455       391       397       420       396       371       368       400       392       387       359       430       381
dram[1]:        396       400       442       397       352       415       370       431       368       351       397       379       363       353       380       390
dram[2]:        419       486       421       431       380       381       357       381       407       470       380       360       367       412       389       392
dram[3]:        424       436       432       430       367       415       379       377       390       382       376       371       386       361       364       369
dram[4]:        384       380       496       426       401       374       379       371       353       348       383       359       352       353       350       387
dram[5]:        487       521       435       441       394       409       385       382       441       382       377       362       350       359       340       349
dram[6]:        467       438       450       459       338       386       390       371       429       406       374       415       399       367       374       357
dram[7]:        409       404       409       461       403       426       384       402       373       386       364       365       339       350       338       334
dram[8]:        411       403       452       429       389       391       371       359       360       385       378       428       354       336       385       349
dram[9]:        420       439       418       404       439       359       386       389       411       473       371       374       363       396       349       355
dram[10]:        448       428       453       401       407       385       377       374       382       394       398       411       360       401       349       353
dram[11]:        391       408       461       475       382       410       446       411       418       372       343       437       402       360       351       401
maximum mf latency per bank:
dram[0]:        314       340       284       292       311       315       291       291       281       275       274       284       273       283       274       280
dram[1]:        288       303       286       296       309       323       279       287       270       268       284       286       280       271       289       284
dram[2]:        323       316       275       281       308       324       296       298       271       278       283       274       285       271       285       282
dram[3]:        288       316       293       302       284       301       284       280       283       272       278       289       281       285       284       279
dram[4]:        348       339       293       292       301       291       291       291       276       280       284       283       284       285       286       279
dram[5]:        328       289       290       293       291       336       300       295       282       290       279       278       273       278       277       274
dram[6]:        321       319       299       294       296       290       285       287       287       284       279       289       290       292       272       288
dram[7]:        319       312       280       293       302       297       288       316       283       278       283       293       277       280       281       287
dram[8]:        318       316       314       301       318       322       284       296       306       292       303       297       288       277       286       289
dram[9]:        301       293       282       282       306       320       300       294       274       280       273       276       313       312       276       285
dram[10]:        352       321       306       297       310       295       292       291       300       286       280       276       288       275       282       282
dram[11]:        300       311       285       283       301       324       297       289       289       290       284       288       276       274       280       279
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32313 n_nop=30501 n_act=36 n_pre=20 n_ref_event=94798618135200 n_req=1756 n_rd=1756 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1087
n_activity=9048 dram_eff=0.3882
bk0: 148a 31951i bk1: 188a 31815i bk2: 88a 32097i bk3: 132a 31979i bk4: 112a 32013i bk5: 120a 31990i bk6: 116a 32069i bk7: 88a 32075i bk8: 112a 32059i bk9: 84a 32116i bk10: 116a 32058i bk11: 92a 32108i bk12: 92a 32087i bk13: 124a 32018i bk14: 60a 32171i bk15: 84a 32099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988611
Row_Buffer_Locality_read = 0.988611
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189761
Bank_Level_Parallism_Col = 0.676764
Bank_Level_Parallism_Ready = 1.034169
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.108687 
total_CMD = 32313 
util_bw = 3512 
Wasted_Col = 1939 
Wasted_Row = 221 
Idle = 26641 

BW Util Bottlenecks: 
RCDc_limit = 471 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1567 
rwq = 0 
CCDLc_limit_alone = 1567 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32313 
n_nop = 30501 
Read = 1756 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 94798618135200 
n_req = 1756 
total_req = 1756 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1756 
Row_Bus_Util =  0.001733 
CoL_Bus_Util = 0.054343 
Either_Row_CoL_Bus_Util = 0.056077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.323863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.323863
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32313 n_nop=30359 n_act=36 n_pre=20 n_ref_event=0 n_req=1898 n_rd=1898 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1175
n_activity=9881 dram_eff=0.3842
bk0: 146a 31936i bk1: 156a 31928i bk2: 100a 32031i bk3: 156a 31938i bk4: 160a 31920i bk5: 116a 31989i bk6: 80a 32098i bk7: 100a 32064i bk8: 96a 32100i bk9: 112a 32048i bk10: 104a 32046i bk11: 88a 32095i bk12: 108a 32080i bk13: 116a 32051i bk14: 152a 31964i bk15: 108a 32068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989463
Row_Buffer_Locality_read = 0.989463
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.209000
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.043684
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117476 
total_CMD = 32313 
util_bw = 3796 
Wasted_Col = 2076 
Wasted_Row = 170 
Idle = 26271 

BW Util Bottlenecks: 
RCDc_limit = 433 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1730 
rwq = 0 
CCDLc_limit_alone = 1730 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32313 
n_nop = 30359 
Read = 1898 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1898 
total_req = 1898 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1898 
Row_Bus_Util =  0.001733 
CoL_Bus_Util = 0.058738 
Either_Row_CoL_Bus_Util = 0.060471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.224615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.224615
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32313 n_nop=30437 n_act=36 n_pre=20 n_ref_event=0 n_req=1820 n_rd=1820 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1126
n_activity=9378 dram_eff=0.3881
bk0: 184a 31823i bk1: 124a 31982i bk2: 96a 32043i bk3: 108a 32001i bk4: 100a 32080i bk5: 140a 31925i bk6: 112a 32029i bk7: 132a 32006i bk8: 104a 32072i bk9: 76a 32133i bk10: 116a 32049i bk11: 108a 32080i bk12: 108a 32052i bk13: 48a 32172i bk14: 148a 31959i bk15: 116a 32082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989011
Row_Buffer_Locality_read = 0.989011
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.187335
Bank_Level_Parallism_Col = 1.175248
Bank_Level_Parallism_Ready = 1.035714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175248 

BW Util details:
bwutil = 0.112648 
total_CMD = 32313 
util_bw = 3640 
Wasted_Col = 2070 
Wasted_Row = 224 
Idle = 26379 

BW Util Bottlenecks: 
RCDc_limit = 487 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1659 
rwq = 0 
CCDLc_limit_alone = 1659 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32313 
n_nop = 30437 
Read = 1820 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1820 
total_req = 1820 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1820 
Row_Bus_Util =  0.001733 
CoL_Bus_Util = 0.056324 
Either_Row_CoL_Bus_Util = 0.058057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.257574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.257574
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32313 n_nop=30278 n_act=36 n_pre=20 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1226
n_activity=10080 dram_eff=0.3929
bk0: 164a 31918i bk1: 116a 32004i bk2: 132a 31991i bk3: 140a 31892i bk4: 108a 32059i bk5: 96a 32036i bk6: 92a 32073i bk7: 136a 31990i bk8: 116a 32025i bk9: 148a 31959i bk10: 92a 32069i bk11: 144a 31969i bk12: 116a 32017i bk13: 108a 32063i bk14: 128a 32036i bk15: 144a 31976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989899
Row_Buffer_Locality_read = 0.989899
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179928
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.033316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.122551 
total_CMD = 32313 
util_bw = 3960 
Wasted_Col = 2288 
Wasted_Row = 204 
Idle = 25861 

BW Util Bottlenecks: 
RCDc_limit = 472 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1888 
rwq = 0 
CCDLc_limit_alone = 1888 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32313 
n_nop = 30278 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1980 
Row_Bus_Util =  0.001733 
CoL_Bus_Util = 0.061276 
Either_Row_CoL_Bus_Util = 0.062978 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.000491 
queue_avg = 0.280135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.280135
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32313 n_nop=30109 n_act=36 n_pre=20 n_ref_event=0 n_req=2148 n_rd=2148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1329
n_activity=9917 dram_eff=0.4332
bk0: 200a 31760i bk1: 196a 31802i bk2: 108a 32029i bk3: 152a 31939i bk4: 120a 32049i bk5: 116a 32018i bk6: 112a 32044i bk7: 92a 32093i bk8: 124a 32016i bk9: 132a 31989i bk10: 132a 32037i bk11: 152a 31925i bk12: 128a 32035i bk13: 148a 31942i bk14: 132a 32028i bk15: 104a 32053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990689
Row_Buffer_Locality_read = 0.990689
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.251319
Bank_Level_Parallism_Col = 1.226050
Bank_Level_Parallism_Ready = 1.041415
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226050 

BW Util details:
bwutil = 0.132950 
total_CMD = 32313 
util_bw = 4296 
Wasted_Col = 2071 
Wasted_Row = 157 
Idle = 25789 

BW Util Bottlenecks: 
RCDc_limit = 398 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1773 
rwq = 0 
CCDLc_limit_alone = 1773 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32313 
n_nop = 30109 
Read = 2148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2148 
total_req = 2148 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2148 
Row_Bus_Util =  0.001733 
CoL_Bus_Util = 0.066475 
Either_Row_CoL_Bus_Util = 0.068208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.495157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.495157
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32313 n_nop=30425 n_act=36 n_pre=20 n_ref_event=0 n_req=1832 n_rd=1832 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1134
n_activity=9574 dram_eff=0.3827
bk0: 148a 31911i bk1: 92a 32061i bk2: 120a 32066i bk3: 128a 31985i bk4: 124a 32040i bk5: 104a 32026i bk6: 120a 31987i bk7: 132a 31979i bk8: 96a 32106i bk9: 100a 32066i bk10: 108a 32056i bk11: 88a 32075i bk12: 116a 32076i bk13: 148a 31977i bk14: 84a 32113i bk15: 124a 32025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989083
Row_Buffer_Locality_read = 0.989083
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.152768
Bank_Level_Parallism_Col = 1.148380
Bank_Level_Parallism_Ready = 1.029476
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148380 

BW Util details:
bwutil = 0.113391 
total_CMD = 32313 
util_bw = 3664 
Wasted_Col = 2139 
Wasted_Row = 256 
Idle = 26254 

BW Util Bottlenecks: 
RCDc_limit = 488 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1703 
rwq = 0 
CCDLc_limit_alone = 1703 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32313 
n_nop = 30425 
Read = 1832 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1832 
total_req = 1832 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1832 
Row_Bus_Util =  0.001733 
CoL_Bus_Util = 0.056695 
Either_Row_CoL_Bus_Util = 0.058428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.255625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.255625
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32313 n_nop=30497 n_act=36 n_pre=20 n_ref_event=0 n_req=1760 n_rd=1760 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1089
n_activity=9187 dram_eff=0.3832
bk0: 136a 31929i bk1: 120a 32032i bk2: 116a 31967i bk3: 132a 31988i bk4: 100a 32044i bk5: 128a 31999i bk6: 100a 32049i bk7: 132a 32000i bk8: 84a 32065i bk9: 92a 32055i bk10: 100a 32089i bk11: 100a 32056i bk12: 84a 32112i bk13: 108a 32101i bk14: 96a 32085i bk15: 132a 32017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.988636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.207800
Bank_Level_Parallism_Col = 1.193829
Bank_Level_Parallism_Ready = 1.052273
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193829 

BW Util details:
bwutil = 0.108934 
total_CMD = 32313 
util_bw = 3520 
Wasted_Col = 1966 
Wasted_Row = 221 
Idle = 26606 

BW Util Bottlenecks: 
RCDc_limit = 419 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1655 
rwq = 0 
CCDLc_limit_alone = 1655 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32313 
n_nop = 30497 
Read = 1760 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1760 
total_req = 1760 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1760 
Row_Bus_Util =  0.001733 
CoL_Bus_Util = 0.054467 
Either_Row_CoL_Bus_Util = 0.056200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.280723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.280723
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32313 n_nop=30373 n_act=36 n_pre=20 n_ref_event=0 n_req=1884 n_rd=1884 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=9443 dram_eff=0.399
bk0: 152a 31917i bk1: 164a 31904i bk2: 128a 31982i bk3: 88a 32058i bk4: 124a 31990i bk5: 100a 32065i bk6: 116a 32021i bk7: 124a 31916i bk8: 84a 32095i bk9: 92a 32100i bk10: 136a 31975i bk11: 96a 32069i bk12: 96a 32097i bk13: 120a 32020i bk14: 120a 32028i bk15: 144a 31959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989384
Row_Buffer_Locality_read = 0.989384
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.222345
Bank_Level_Parallism_Col = 1.207765
Bank_Level_Parallism_Ready = 1.063164
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.207765 

BW Util details:
bwutil = 0.116609 
total_CMD = 32313 
util_bw = 3768 
Wasted_Col = 2071 
Wasted_Row = 202 
Idle = 26272 

BW Util Bottlenecks: 
RCDc_limit = 467 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1674 
rwq = 0 
CCDLc_limit_alone = 1674 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32313 
n_nop = 30373 
Read = 1884 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1884 
total_req = 1884 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1884 
Row_Bus_Util =  0.001733 
CoL_Bus_Util = 0.058305 
Either_Row_CoL_Bus_Util = 0.060038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.274286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.274286
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32313 n_nop=30265 n_act=36 n_pre=20 n_ref_event=0 n_req=1992 n_rd=1992 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1233
n_activity=9400 dram_eff=0.4238
bk0: 140a 31987i bk1: 192a 31842i bk2: 132a 31944i bk3: 104a 32010i bk4: 120a 32046i bk5: 124a 31934i bk6: 116a 32017i bk7: 148a 31911i bk8: 140a 31975i bk9: 120a 32027i bk10: 96a 32083i bk11: 76a 32113i bk12: 140a 32016i bk13: 124a 32039i bk14: 120a 32048i bk15: 100a 32060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989960
Row_Buffer_Locality_read = 0.989960
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292829
Bank_Level_Parallism_Col = 1.275229
Bank_Level_Parallism_Ready = 1.062187
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.275229 

BW Util details:
bwutil = 0.123294 
total_CMD = 32313 
util_bw = 3984 
Wasted_Col = 1832 
Wasted_Row = 182 
Idle = 26315 

BW Util Bottlenecks: 
RCDc_limit = 405 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1531 
rwq = 0 
CCDLc_limit_alone = 1531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32313 
n_nop = 30265 
Read = 1992 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1992 
total_req = 1992 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1992 
Row_Bus_Util =  0.001733 
CoL_Bus_Util = 0.061647 
Either_Row_CoL_Bus_Util = 0.063380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.340111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.340111
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32313 n_nop=30385 n_act=36 n_pre=20 n_ref_event=0 n_req=1872 n_rd=1872 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1159
n_activity=9485 dram_eff=0.3947
bk0: 124a 32009i bk1: 144a 31971i bk2: 152a 31955i bk3: 120a 31996i bk4: 128a 32008i bk5: 124a 32053i bk6: 172a 31884i bk7: 84a 32121i bk8: 96a 32094i bk9: 72a 32127i bk10: 96a 32069i bk11: 124a 32011i bk12: 128a 32008i bk13: 116a 32023i bk14: 108a 32062i bk15: 84a 32116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989316
Row_Buffer_Locality_read = 0.989316
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171571
Bank_Level_Parallism_Col = 1.157997
Bank_Level_Parallism_Ready = 1.027229
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.157997 

BW Util details:
bwutil = 0.115867 
total_CMD = 32313 
util_bw = 3744 
Wasted_Col = 2101 
Wasted_Row = 213 
Idle = 26255 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1668 
rwq = 0 
CCDLc_limit_alone = 1668 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32313 
n_nop = 30385 
Read = 1872 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1872 
total_req = 1872 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1872 
Row_Bus_Util =  0.001733 
CoL_Bus_Util = 0.057933 
Either_Row_CoL_Bus_Util = 0.059666 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.214743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.214743
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32313 n_nop=30269 n_act=36 n_pre=20 n_ref_event=0 n_req=1988 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.123
n_activity=9664 dram_eff=0.4114
bk0: 160a 31872i bk1: 160a 31887i bk2: 148a 31960i bk3: 140a 31986i bk4: 112a 32027i bk5: 80a 32137i bk6: 112a 32073i bk7: 100a 32082i bk8: 112a 32075i bk9: 120a 32029i bk10: 100a 32095i bk11: 104a 32065i bk12: 116a 32030i bk13: 128a 32027i bk14: 156a 31962i bk15: 140a 31976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989940
Row_Buffer_Locality_read = 0.989940
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.248409
Bank_Level_Parallism_Col = 1.220047
Bank_Level_Parallism_Ready = 1.044221
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.220047 

BW Util details:
bwutil = 0.123046 
total_CMD = 32313 
util_bw = 3976 
Wasted_Col = 1902 
Wasted_Row = 154 
Idle = 26281 

BW Util Bottlenecks: 
RCDc_limit = 443 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1593 
rwq = 0 
CCDLc_limit_alone = 1593 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32313 
n_nop = 30269 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1988 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1988 
Row_Bus_Util =  0.001733 
CoL_Bus_Util = 0.061523 
Either_Row_CoL_Bus_Util = 0.063256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.331569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.331569
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=32313 n_nop=30521 n_act=36 n_pre=20 n_ref_event=0 n_req=1736 n_rd=1736 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1074
n_activity=8955 dram_eff=0.3877
bk0: 128a 31991i bk1: 124a 31980i bk2: 128a 32000i bk3: 120a 32050i bk4: 96a 32035i bk5: 128a 31928i bk6: 92a 32113i bk7: 92a 32109i bk8: 96a 32080i bk9: 108a 32067i bk10: 104a 32072i bk11: 100a 32084i bk12: 132a 32029i bk13: 104a 32084i bk14: 88a 32086i bk15: 96a 32077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988479
Row_Buffer_Locality_read = 0.988479
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.187312
Bank_Level_Parallism_Col = 1.174836
Bank_Level_Parallism_Ready = 1.036866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.174836 

BW Util details:
bwutil = 0.107449 
total_CMD = 32313 
util_bw = 3472 
Wasted_Col = 1872 
Wasted_Row = 231 
Idle = 26738 

BW Util Bottlenecks: 
RCDc_limit = 481 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1461 
rwq = 0 
CCDLc_limit_alone = 1461 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32313 
n_nop = 30521 
Read = 1736 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1736 
total_req = 1736 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1736 
Row_Bus_Util =  0.001733 
CoL_Bus_Util = 0.053725 
Either_Row_CoL_Bus_Util = 0.055458 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.212546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.212546

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1585, Miss = 973, Miss_rate = 0.614, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[1]: Access = 1439, Miss = 903, Miss_rate = 0.628, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[2]: Access = 1711, Miss = 1127, Miss_rate = 0.659, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[3]: Access = 1404, Miss = 896, Miss_rate = 0.638, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[4]: Access = 1575, Miss = 988, Miss_rate = 0.627, Pending_hits = 355, Reservation_fails = 0
L2_cache_bank[5]: Access = 1537, Miss = 963, Miss_rate = 0.627, Pending_hits = 335, Reservation_fails = 0
L2_cache_bank[6]: Access = 1629, Miss = 1055, Miss_rate = 0.648, Pending_hits = 358, Reservation_fails = 0
L2_cache_bank[7]: Access = 1680, Miss = 1057, Miss_rate = 0.629, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[8]: Access = 1698, Miss = 1182, Miss_rate = 0.696, Pending_hits = 397, Reservation_fails = 0
L2_cache_bank[9]: Access = 1673, Miss = 1123, Miss_rate = 0.671, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[10]: Access = 1582, Miss = 977, Miss_rate = 0.618, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[11]: Access = 1558, Miss = 999, Miss_rate = 0.641, Pending_hits = 366, Reservation_fails = 0
L2_cache_bank[12]: Access = 1509, Miss = 946, Miss_rate = 0.627, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[13]: Access = 1563, Miss = 949, Miss_rate = 0.607, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 872, Miss_rate = 0.577, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[15]: Access = 1548, Miss = 1112, Miss_rate = 0.718, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[16]: Access = 1589, Miss = 1010, Miss_rate = 0.636, Pending_hits = 375, Reservation_fails = 0
L2_cache_bank[17]: Access = 1591, Miss = 1103, Miss_rate = 0.693, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[18]: Access = 1475, Miss = 884, Miss_rate = 0.599, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[19]: Access = 1707, Miss = 1129, Miss_rate = 0.661, Pending_hits = 400, Reservation_fails = 0
L2_cache_bank[20]: Access = 1615, Miss = 988, Miss_rate = 0.612, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[21]: Access = 1688, Miss = 1127, Miss_rate = 0.668, Pending_hits = 434, Reservation_fails = 0
L2_cache_bank[22]: Access = 1546, Miss = 955, Miss_rate = 0.618, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[23]: Access = 1527, Miss = 922, Miss_rate = 0.604, Pending_hits = 305, Reservation_fails = 0
L2_total_cache_accesses = 37940
L2_total_cache_misses = 24240
L2_total_cache_miss_rate = 0.6389
L2_total_cache_pending_hits = 8453
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8453
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5667
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16999
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36366
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.052

icnt_total_pkts_mem_to_simt=37940
icnt_total_pkts_simt_to_mem=37940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.95911
	minimum = 5
	maximum = 71
Network latency average = 8.95911
	minimum = 5
	maximum = 71
Slowest packet = 5078
Flit latency average = 8.95911
	minimum = 5
	maximum = 71
Slowest flit = 5078
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0796697
	minimum = 0.0447696 (at node 19)
	maximum = 0.0934156 (at node 30)
Accepted packet rate average = 0.0796697
	minimum = 0.0447696 (at node 19)
	maximum = 0.0934156 (at node 30)
Injected flit rate average = 0.0796697
	minimum = 0.0447696 (at node 19)
	maximum = 0.0934156 (at node 30)
Accepted flit rate average= 0.0796697
	minimum = 0.0447696 (at node 19)
	maximum = 0.0934156 (at node 30)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.95911 (1 samples)
	minimum = 5 (1 samples)
	maximum = 71 (1 samples)
Network latency average = 8.95911 (1 samples)
	minimum = 5 (1 samples)
	maximum = 71 (1 samples)
Flit latency average = 8.95911 (1 samples)
	minimum = 5 (1 samples)
	maximum = 71 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0796697 (1 samples)
	minimum = 0.0447696 (1 samples)
	maximum = 0.0934156 (1 samples)
Accepted packet rate average = 0.0796697 (1 samples)
	minimum = 0.0447696 (1 samples)
	maximum = 0.0934156 (1 samples)
Injected flit rate average = 0.0796697 (1 samples)
	minimum = 0.0447696 (1 samples)
	maximum = 0.0934156 (1 samples)
Accepted flit rate average = 0.0796697 (1 samples)
	minimum = 0.0447696 (1 samples)
	maximum = 0.0934156 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 385174 (inst/sec)
gpgpu_simulation_rate = 555 (cycle/sec)
gpgpu_silicon_slowdown = 2553153x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec9639c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffec96390..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffec96388..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffec96380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec96398..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec9637c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec96430..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec96438..

GPGPU-Sim PTX: cudaLaunch for 0x0x563804d35ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 18266
gpu_sim_insn = 12710760
gpu_ipc =     695.8699
gpu_tot_sim_cycle = 36582
gpu_tot_sim_insn = 25421520
gpu_tot_ipc =     694.9188
gpu_tot_issued_cta = 94
gpu_occupancy = 20.8796% 
gpu_tot_occupancy = 20.8576% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0771
partiton_level_parallism_total  =       2.0742
partiton_level_parallism_util =       3.8089
partiton_level_parallism_util_total  =       3.9398
L2_BW  =      94.1833 GB/Sec
L2_BW_total  =      94.0545 GB/Sec
gpu_total_sim_rate=379425

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
2492, 2490, 2491, 2492, 2492, 2492, 2492, 2492, 2492, 2492, 2492, 2492, 2492, 2492, 2492, 2492, 
gpgpu_n_tot_thrd_icount = 27882304
gpgpu_n_tot_w_icount = 871322
gpgpu_n_stall_shd_mem = 59556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 72732
gpgpu_n_mem_write_global = 3148
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 458640
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 2613440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59556
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10681	W0_Idle:57269	W0_Scoreboard:2042449	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:6438	W13:4968	W14:4968	W15:4968	W16:4968	W17:4968	W18:4968	W19:4968	W20:6070	W21:4968	W22:4968	W23:4968	W24:4968	W25:4968	W26:4968	W27:4968	W28:4968	W29:4968	W30:4968	W31:4968	W32:769390
single_issue_nums: WS0:188372	WS1:188380	WS2:188364	WS3:187588	
dual_issue_nums: WS0:14867	WS1:14863	WS2:14871	WS3:14708	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 581856 {8:72732,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 125920 {40:3148,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2909280 {40:72732,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25184 {8:3148,}
maxmflatency = 381 
max_icnt2mem_latency = 76 
maxmrqlatency = 81 
max_icnt2sh_latency = 51 
averagemflatency = 234 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 9 
mrq_lat_table:30339 	4840 	3743 	2988 	2400 	324 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46955 	28925 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23552 	37021 	12328 	2865 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	34646 	35475 	5501 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        92        56        64        80        64        60        52        60        52        72        60        80        64        36        52 
dram[1]:        76        60        64        72        80        64        56        60        92        84        64        56        64        76        92        68 
dram[2]:        80        56        52        68        72        76        72        76        76        48        64        72        64        56        76        76 
dram[3]:        64        48        72        56        72        68        68        76        68        76        48        88        60        60        76        96 
dram[4]:        80        72        76        72        68        84        64        48        80        76        96        88        68        76        80        76 
dram[5]:        68        40        56        56        68        64        76        72        60        56        60        68        68        76        60        72 
dram[6]:        60        60        68        68        60        72        56        72        52        72        52        60        56        56        56        72 
dram[7]:        52        68        72        48        76        68        72        84        56        56        68        72        64        76        88        76 
dram[8]:        84        84        56        48        72        68        68        92        88        64        68        60        76        72        64        72 
dram[9]:        48        56        72        76        68        76        96        68        56        48        64        64        76        72        76        60 
dram[10]:        64        72        84        56        72        48        72        64        60        68        64        56        96        80        84        72 
dram[11]:        64        56        72        76        68        80        72        52        60        68        60        68        72        60        48        56 
maximum service time to same row:
dram[0]:     10604     10599     11412     11414     12054     12048     12638     12950     13009     13580     14188     14473     15115     15072     15701     15695 
dram[1]:     10474     10470     11431     11410     12033     12054     12691     12638     13652     13011     13595     14485     15056     15067     15662     15686 
dram[2]:     10478     10476     11422     11432     12064     12057     12986     12946     13556     13698     14456     14199     15086     15275     15673     15678 
dram[3]:     10512     10580     11422     11433     12076     11825     12653     12972     13566     13677     14458     14474     15072     15076     16023     15674 
dram[4]:     10504     10606     11452     11471     12050     12059     12691     12422     13682     13571     14224     14220     15067     15058     15389     15383 
dram[5]:     10493     10589     11257     11429     12039     11828     12640     12665     13681     13692     14478     14452     15054     15075     16004     15716 
dram[6]:     10595     10101     11462     11432     12027     12063     12975     12990     13576     13571     14529     13596     14776     15058     16051     15659 
dram[7]:     10622     10826     11474     11463     12318     12036     12971     12416     13621     13664     14468     14471     15079     14782     15708     15701 
dram[8]:     10473     10498     11433     11434     12042     12029     12675     12648     13616     13601     14490     14485     15080     14778     15720     15678 
dram[9]:     10481     10618     11419     11637     12056     12046     12689     12670     13013     13588     14471     14473     15068     15084     15707     16002 
dram[10]:     10585     10589     11436     11437     12023     12398     12420     12682     13608     13583     13603     14189     15063     15062     15661     15674 
dram[11]:     10833     10476     11457     11240     11826     12055     13056     12971     13595     13627     14202     14511     15071     15068     15745     15686 
average row accesses per activate:
dram[0]: 49.200001 67.000000 35.400002 39.000000 64.000000 63.000000 69.333336 60.000000 66.666664 58.666668 72.000000 61.333332 80.000000 81.333336 38.666668 54.666668 
dram[1]: 57.200001 51.799999 35.500000 55.400002 81.333336 54.000000 66.666664 72.000000 86.666664 66.666664 77.333336 74.666664 69.333336 69.333336 96.000000 72.000000 
dram[2]: 53.599998 42.200001 33.166668 37.500000 60.000000 60.000000 77.333336 85.333336 70.666664 62.666668 74.666664 76.000000 61.333332 53.333332 82.666664 76.000000 
dram[3]: 56.799999 42.599998 48.000000 54.200001 53.000000 58.000000 68.000000 82.666664 73.333336 84.000000 60.000000 78.666664 70.666664 73.333336 85.333336 82.666664 
dram[4]: 68.400002 65.000000 48.000000 44.333332 65.000000 78.000000 66.666664 62.666668 86.666664 92.000000 89.333336 82.666664 81.333336 92.000000 89.333336 77.333336 
dram[5]: 59.000000 37.200001 42.500000 39.666668 81.333336 54.000000 77.333336 84.000000 53.333332 52.000000 65.333336 73.333336 81.333336 93.333336 64.000000 72.000000 
dram[6]: 49.400002 46.799999 34.833332 42.833332 52.000000 82.666664 80.000000 80.000000 58.666668 74.666664 70.666664 72.000000 66.666664 64.000000 61.333332 80.000000 
dram[7]: 48.799999 57.000000 49.599998 33.166668 65.000000 62.000000 89.333336 85.333336 74.666664 68.000000 80.000000 73.333336 77.333336 86.666664 89.333336 85.333336 
dram[8]: 48.000000 70.000000 42.333332 42.200001 67.000000 53.000000 73.333336 82.666664 92.000000 80.000000 65.333336 61.333332 77.333336 74.666664 89.333336 74.666664 
dram[9]: 44.799999 51.400002 47.333332 52.799999 63.000000 59.000000 96.000000 80.000000 60.000000 56.000000 70.666664 78.666664 89.333336 74.666664 85.333336 72.000000 
dram[10]: 63.000000 57.599998 42.833332 49.666668 57.000000 41.000000 84.000000 76.000000 68.000000 72.000000 77.333336 62.666668 82.666664 76.000000 96.000000 88.000000 
dram[11]: 44.400002 48.799999 43.666668 46.166668 59.000000 64.000000 64.000000 61.333332 54.666668 70.666664 64.000000 62.666668 80.000000 72.000000 57.333332 72.000000 
average row locality = 44658/709 = 62.987305
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       246       335       177       234       256       252       208       180       200       176       216       184       240       244       116       164 
dram[1]:       286       259       213       277       244       216       200       216       260       200       232       224       208       208       288       216 
dram[2]:       268       211       199       225       240       240       232       256       212       188       224       228       184       160       248       228 
dram[3]:       284       213       288       271       212       232       204       248       220       252       180       236       212       220       256       248 
dram[4]:       342       325       288       266       260       312       200       188       260       276       268       248       244       276       268       232 
dram[5]:       295       186       255       238       244       216       232       252       160       156       196       220       244       280       192       216 
dram[6]:       247       234       209       257       208       248       240       240       176       224       212       216       200       192       184       240 
dram[7]:       244       285       248       199       260       248       268       256       224       204       240       220       232       260       268       256 
dram[8]:       240       280       254       211       268       212       220       248       276       240       196       184       232       224       268       224 
dram[9]:       224       257       284       264       252       236       288       240       180       168       212       236       268       224       256       216 
dram[10]:       252       288       257       298       228       164       252       228       204       216       232       188       248       228       288       264 
dram[11]:       222       244       262       277       236       256       192       184       164       212       192       188       240       216       172       216 
total dram reads = 44658
bank skew: 342/116 = 2.95
chip skew: 4253/3428 = 1.24
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        418       427       490       473       392       394       400       417       392       381       398       386       375       360       403       395
dram[1]:        402       422       442       404       367       403       378       405       371       394       385       370       378       363       366       377
dram[2]:        456       512       431       436       401       403       375       373       404       415       373       366       379       432       382       380
dram[3]:        437       484       419       440       374       403       374       387       373       392       379       372       366       346       366       378
dram[4]:        416       413       452       450       380       387       385       383       369       367       374       372       344       352       363       369
dram[5]:        487       492       446       444       385       403       378       385       454       414       382       352       346       352       349       375
dram[6]:        479       436       452       447       359       389       362       377       404       384       373       391       384       389       387       363
dram[7]:        470       424       421       433       388       412       376       393       364       388       384       367       345       367       341       342
dram[8]:        445       439       424       441       401       406       370       361       360       387       394       430       356       349       364       356
dram[9]:        455       461       432       399       415       383       394       386       429       418       369       375       371       393       347       351
dram[10]:        477       457       457       391       400       412       372       372       387       383       370       408       371       383       349       354
dram[11]:        411       437       458       465       384       389       464       403       420       388       366       416       382       367       351       386
maximum mf latency per bank:
dram[0]:        314       340       290       304       311       315       297       316       281       278       275       284       293       287       274       280
dram[1]:        288       303       296       296       309       323       309       297       303       310       290       292       280       292       289       285
dram[2]:        323       316       289       295       321       324       296       298       306       281       283       276       285       295       285       283
dram[3]:        298       316       293       302       295       308       288       287       289       279       278       289       281       285       284       279
dram[4]:        348       339       294       328       313       381       291       298       280       280       296       302       286       285       286       279
dram[5]:        328       290       303       302       300       336       300       295       282       290       279       278       282       279       278       280
dram[6]:        321       319       311       306       296       293       285       295       287       291       279       289       293       292       293       288
dram[7]:        319       312       281       293       302       297       323       316       283       285       283       298       277       324       282       287
dram[8]:        318       316       321       302       334       334       298       296       306       292       303       297       288       283       286       289
dram[9]:        301       293       294       282       306       320       300       317       280       282       285       276       313       312       282       285
dram[10]:        352       321       306       297       310       322       297       294       310       286       282       283       288       275       284       283
dram[11]:        300       311       302       302       301       324       320       293       289       314       284       288       285       282       282       283
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64538 n_nop=60976 n_act=75 n_pre=59 n_ref_event=94798618135200 n_req=3428 n_rd=3428 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1062
n_activity=18404 dram_eff=0.3725
bk0: 246a 63906i bk1: 335a 63674i bk2: 177a 64085i bk3: 234a 63901i bk4: 256a 63848i bk5: 252a 63812i bk6: 208a 64048i bk7: 180a 64005i bk8: 200a 64066i bk9: 176a 64113i bk10: 216a 64058i bk11: 184a 64080i bk12: 240a 63958i bk13: 244a 63964i bk14: 116a 64240i bk15: 164a 64133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982789
Row_Buffer_Locality_read = 0.982789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179109
Bank_Level_Parallism_Col = 0.676764
Bank_Level_Parallism_Ready = 1.037340
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.106232 
total_CMD = 64538 
util_bw = 6856 
Wasted_Col = 3938 
Wasted_Row = 686 
Idle = 53058 

BW Util Bottlenecks: 
RCDc_limit = 1008 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3089 
rwq = 0 
CCDLc_limit_alone = 3089 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64538 
n_nop = 60976 
Read = 3428 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 94798618135200 
n_req = 3428 
total_req = 3428 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3428 
Row_Bus_Util =  0.002076 
CoL_Bus_Util = 0.053116 
Either_Row_CoL_Bus_Util = 0.055192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.292107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.292107
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64538 n_nop=60659 n_act=74 n_pre=58 n_ref_event=0 n_req=3747 n_rd=3747 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1161
n_activity=19981 dram_eff=0.3751
bk0: 286a 63787i bk1: 259a 63869i bk2: 213a 63942i bk3: 277a 63879i bk4: 244a 63930i bk5: 216a 63923i bk6: 200a 64040i bk7: 216a 63990i bk8: 260a 63895i bk9: 200a 64041i bk10: 232a 63925i bk11: 224a 63962i bk12: 208a 64079i bk13: 208a 64010i bk14: 288a 63882i bk15: 216a 64039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984521
Row_Buffer_Locality_read = 0.984521
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200827
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.043212
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116118 
total_CMD = 64538 
util_bw = 7494 
Wasted_Col = 4219 
Wasted_Row = 518 
Idle = 52307 

BW Util Bottlenecks: 
RCDc_limit = 929 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3474 
rwq = 0 
CCDLc_limit_alone = 3474 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64538 
n_nop = 60659 
Read = 3747 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 3747 
total_req = 3747 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 3747 
Row_Bus_Util =  0.002045 
CoL_Bus_Util = 0.058059 
Either_Row_CoL_Bus_Util = 0.060104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.231073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.231073
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64538 n_nop=60859 n_act=76 n_pre=60 n_ref_event=0 n_req=3543 n_rd=3543 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1098
n_activity=18939 dram_eff=0.3741
bk0: 268a 63807i bk1: 211a 63950i bk2: 199a 63955i bk3: 225a 63881i bk4: 240a 63883i bk5: 240a 63839i bk6: 232a 63946i bk7: 256a 63916i bk8: 212a 64010i bk9: 188a 64066i bk10: 224a 64009i bk11: 228a 63997i bk12: 184a 64086i bk13: 160a 64131i bk14: 248a 63965i bk15: 228a 64063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983065
Row_Buffer_Locality_read = 0.983065
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.181117
Bank_Level_Parallism_Col = 1.159879
Bank_Level_Parallism_Ready = 1.034434
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159879 

BW Util details:
bwutil = 0.109796 
total_CMD = 64538 
util_bw = 7086 
Wasted_Col = 4167 
Wasted_Row = 646 
Idle = 52639 

BW Util Bottlenecks: 
RCDc_limit = 1018 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3316 
rwq = 0 
CCDLc_limit_alone = 3316 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64538 
n_nop = 60859 
Read = 3543 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 3543 
total_req = 3543 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 3543 
Row_Bus_Util =  0.002107 
CoL_Bus_Util = 0.054898 
Either_Row_CoL_Bus_Util = 0.057005 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.253680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.25368
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64538 n_nop=60629 n_act=75 n_pre=59 n_ref_event=0 n_req=3776 n_rd=3776 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.117
n_activity=20133 dram_eff=0.3751
bk0: 284a 63796i bk1: 213a 63985i bk2: 288a 63800i bk3: 271a 63781i bk4: 212a 63991i bk5: 232a 63879i bk6: 204a 63987i bk7: 248a 63935i bk8: 220a 64001i bk9: 252a 63916i bk10: 180a 64094i bk11: 236a 63987i bk12: 212a 63984i bk13: 220a 64001i bk14: 256a 63959i bk15: 248a 63938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171068
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.034665
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117016 
total_CMD = 64538 
util_bw = 7552 
Wasted_Col = 4413 
Wasted_Row = 677 
Idle = 51896 

BW Util Bottlenecks: 
RCDc_limit = 983 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3587 
rwq = 0 
CCDLc_limit_alone = 3587 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64538 
n_nop = 60629 
Read = 3776 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3776 
total_req = 3776 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3776 
Row_Bus_Util =  0.002076 
CoL_Bus_Util = 0.058508 
Either_Row_CoL_Bus_Util = 0.060569 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000256 
queue_avg = 0.259212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.259212
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64538 n_nop=60149 n_act=76 n_pre=60 n_ref_event=0 n_req=4253 n_rd=4253 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1318
n_activity=20634 dram_eff=0.4122
bk0: 342a 63632i bk1: 325a 63667i bk2: 288a 63785i bk3: 266a 63811i bk4: 260a 63877i bk5: 312a 63640i bk6: 200a 64018i bk7: 188a 64061i bk8: 260a 63901i bk9: 276a 63829i bk10: 268a 63895i bk11: 248a 63868i bk12: 244a 63997i bk13: 276a 63884i bk14: 268a 63943i bk15: 232a 63982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985892
Row_Buffer_Locality_read = 0.985892
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234223
Bank_Level_Parallism_Col = 1.213607
Bank_Level_Parallism_Ready = 1.042528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.213607 

BW Util details:
bwutil = 0.131798 
total_CMD = 64538 
util_bw = 8506 
Wasted_Col = 4348 
Wasted_Row = 599 
Idle = 51085 

BW Util Bottlenecks: 
RCDc_limit = 918 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3624 
rwq = 0 
CCDLc_limit_alone = 3624 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64538 
n_nop = 60149 
Read = 4253 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4253 
total_req = 4253 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4253 
Row_Bus_Util =  0.002107 
CoL_Bus_Util = 0.065899 
Either_Row_CoL_Bus_Util = 0.068006 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.483854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.483854
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64538 n_nop=60822 n_act=75 n_pre=59 n_ref_event=0 n_req=3582 n_rd=3582 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.111
n_activity=19744 dram_eff=0.3628
bk0: 295a 63791i bk1: 186a 64021i bk2: 255a 63981i bk3: 238a 63897i bk4: 244a 63939i bk5: 216a 63937i bk6: 232a 63950i bk7: 252a 63881i bk8: 160a 64149i bk9: 156a 64140i bk10: 196a 64049i bk11: 220a 63989i bk12: 244a 64005i bk13: 280a 63910i bk14: 192a 64084i bk15: 216a 64037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983529
Row_Buffer_Locality_read = 0.983529
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.150163
Bank_Level_Parallism_Col = 1.136145
Bank_Level_Parallism_Ready = 1.024819
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136145 

BW Util details:
bwutil = 0.111004 
total_CMD = 64538 
util_bw = 7164 
Wasted_Col = 4247 
Wasted_Row = 688 
Idle = 52439 

BW Util Bottlenecks: 
RCDc_limit = 1019 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3334 
rwq = 0 
CCDLc_limit_alone = 3334 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64538 
n_nop = 60822 
Read = 3582 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3582 
total_req = 3582 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3582 
Row_Bus_Util =  0.002076 
CoL_Bus_Util = 0.055502 
Either_Row_CoL_Bus_Util = 0.057578 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.218801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.218801
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64538 n_nop=60877 n_act=75 n_pre=59 n_ref_event=0 n_req=3527 n_rd=3527 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1093
n_activity=18892 dram_eff=0.3734
bk0: 247a 63878i bk1: 234a 63961i bk2: 209a 63903i bk3: 257a 63859i bk4: 208a 63967i bk5: 248a 63915i bk6: 240a 63897i bk7: 240a 63932i bk8: 176a 64018i bk9: 224a 63949i bk10: 212a 64048i bk11: 216a 63979i bk12: 200a 64042i bk13: 192a 64114i bk14: 184a 64094i bk15: 240a 63969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983272
Row_Buffer_Locality_read = 0.983272
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197265
Bank_Level_Parallism_Col = 1.174194
Bank_Level_Parallism_Ready = 1.038276
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.174194 

BW Util details:
bwutil = 0.109300 
total_CMD = 64538 
util_bw = 7054 
Wasted_Col = 4035 
Wasted_Row = 621 
Idle = 52828 

BW Util Bottlenecks: 
RCDc_limit = 915 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3315 
rwq = 0 
CCDLc_limit_alone = 3315 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64538 
n_nop = 60877 
Read = 3527 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3527 
total_req = 3527 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3527 
Row_Bus_Util =  0.002076 
CoL_Bus_Util = 0.054650 
Either_Row_CoL_Bus_Util = 0.056726 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.262404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.262404
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64538 n_nop=60492 n_act=75 n_pre=59 n_ref_event=0 n_req=3912 n_rd=3912 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1212
n_activity=19877 dram_eff=0.3936
bk0: 244a 63876i bk1: 285a 63798i bk2: 248a 63900i bk3: 199a 63950i bk4: 260a 63848i bk5: 248a 63869i bk6: 268a 63824i bk7: 256a 63781i bk8: 224a 63960i bk9: 204a 64040i bk10: 240a 63938i bk11: 220a 63955i bk12: 232a 63993i bk13: 260a 63867i bk14: 268a 63905i bk15: 256a 63919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984918
Row_Buffer_Locality_read = 0.984918
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.214428
Bank_Level_Parallism_Col = 1.194524
Bank_Level_Parallism_Ready = 1.043423
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.194524 

BW Util details:
bwutil = 0.121231 
total_CMD = 64538 
util_bw = 7824 
Wasted_Col = 4316 
Wasted_Row = 610 
Idle = 51788 

BW Util Bottlenecks: 
RCDc_limit = 985 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3496 
rwq = 0 
CCDLc_limit_alone = 3496 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64538 
n_nop = 60492 
Read = 3912 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3912 
total_req = 3912 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3912 
Row_Bus_Util =  0.002076 
CoL_Bus_Util = 0.060615 
Either_Row_CoL_Bus_Util = 0.062692 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.330023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.330023
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64538 n_nop=60629 n_act=74 n_pre=58 n_ref_event=0 n_req=3777 n_rd=3777 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.117
n_activity=19282 dram_eff=0.3918
bk0: 240a 63954i bk1: 280a 63868i bk2: 254a 63838i bk3: 211a 63915i bk4: 268a 63860i bk5: 212a 63842i bk6: 220a 63963i bk7: 248a 63886i bk8: 276a 63847i bk9: 240a 63966i bk10: 196a 64022i bk11: 184a 64074i bk12: 232a 63997i bk13: 224a 64025i bk14: 268a 63901i bk15: 224a 63962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984644
Row_Buffer_Locality_read = 0.984644
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.226168
Bank_Level_Parallism_Col = 1.207612
Bank_Level_Parallism_Ready = 1.044973
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.207612 

BW Util details:
bwutil = 0.117047 
total_CMD = 64538 
util_bw = 7554 
Wasted_Col = 4037 
Wasted_Row = 599 
Idle = 52348 

BW Util Bottlenecks: 
RCDc_limit = 907 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3291 
rwq = 0 
CCDLc_limit_alone = 3291 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64538 
n_nop = 60629 
Read = 3777 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 3777 
total_req = 3777 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 3777 
Row_Bus_Util =  0.002045 
CoL_Bus_Util = 0.058524 
Either_Row_CoL_Bus_Util = 0.060569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.311770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.31177
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64538 n_nop=60599 n_act=75 n_pre=59 n_ref_event=0 n_req=3805 n_rd=3805 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1179
n_activity=19924 dram_eff=0.382
bk0: 224a 63941i bk1: 257a 63895i bk2: 284a 63861i bk3: 264a 63841i bk4: 252a 63911i bk5: 236a 63956i bk6: 288a 63813i bk7: 240a 63904i bk8: 180a 64094i bk9: 168a 64110i bk10: 212a 64005i bk11: 236a 63958i bk12: 268a 63917i bk13: 224a 63983i bk14: 256a 63955i bk15: 216a 64007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984494
Row_Buffer_Locality_read = 0.984494
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.177974
Bank_Level_Parallism_Col = 1.158861
Bank_Level_Parallism_Ready = 1.032843
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.158861 

BW Util details:
bwutil = 0.117915 
total_CMD = 64538 
util_bw = 7610 
Wasted_Col = 4284 
Wasted_Row = 644 
Idle = 52000 

BW Util Bottlenecks: 
RCDc_limit = 997 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3428 
rwq = 0 
CCDLc_limit_alone = 3428 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64538 
n_nop = 60599 
Read = 3805 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3805 
total_req = 3805 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3805 
Row_Bus_Util =  0.002076 
CoL_Bus_Util = 0.058958 
Either_Row_CoL_Bus_Util = 0.061034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.226657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.226657
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64538 n_nop=60569 n_act=75 n_pre=59 n_ref_event=0 n_req=3835 n_rd=3835 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1188
n_activity=19486 dram_eff=0.3936
bk0: 252a 63911i bk1: 288a 63804i bk2: 257a 63883i bk3: 298a 63780i bk4: 228a 63924i bk5: 164a 64045i bk6: 252a 63931i bk7: 228a 63960i bk8: 204a 64033i bk9: 216a 63977i bk10: 232a 63953i bk11: 188a 64077i bk12: 248a 63893i bk13: 228a 64016i bk14: 288a 63878i bk15: 264a 63925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.984615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219272
Bank_Level_Parallism_Col = 1.192945
Bank_Level_Parallism_Ready = 1.040386
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.192945 

BW Util details:
bwutil = 0.118845 
total_CMD = 64538 
util_bw = 7670 
Wasted_Col = 4036 
Wasted_Row = 573 
Idle = 52259 

BW Util Bottlenecks: 
RCDc_limit = 948 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3289 
rwq = 0 
CCDLc_limit_alone = 3289 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64538 
n_nop = 60569 
Read = 3835 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 75 
n_pre = 59 
n_ref = 0 
n_req = 3835 
total_req = 3835 

Dual Bus Interface Util: 
issued_total_row = 134 
issued_total_col = 3835 
Row_Bus_Util =  0.002076 
CoL_Bus_Util = 0.059422 
Either_Row_CoL_Bus_Util = 0.061499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.305277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.305277
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=64538 n_nop=60929 n_act=76 n_pre=60 n_ref_event=0 n_req=3473 n_rd=3473 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1076
n_activity=18731 dram_eff=0.3708
bk0: 222a 63943i bk1: 244a 63893i bk2: 262a 63859i bk3: 277a 63871i bk4: 236a 63884i bk5: 256a 63737i bk6: 192a 64025i bk7: 184a 64067i bk8: 164a 64108i bk9: 212a 64031i bk10: 192a 64063i bk11: 188a 64095i bk12: 240a 64008i bk13: 216a 64044i bk14: 172a 64098i bk15: 216a 64028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982724
Row_Buffer_Locality_read = 0.982724
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.185261
Bank_Level_Parallism_Col = 1.162745
Bank_Level_Parallism_Ready = 1.037410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162745 

BW Util details:
bwutil = 0.107627 
total_CMD = 64538 
util_bw = 6946 
Wasted_Col = 3972 
Wasted_Row = 644 
Idle = 52976 

BW Util Bottlenecks: 
RCDc_limit = 1011 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3122 
rwq = 0 
CCDLc_limit_alone = 3122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64538 
n_nop = 60929 
Read = 3473 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 3473 
total_req = 3473 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 3473 
Row_Bus_Util =  0.002107 
CoL_Bus_Util = 0.053813 
Either_Row_CoL_Bus_Util = 0.055921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.230020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.23002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3042, Miss = 1818, Miss_rate = 0.598, Pending_hits = 682, Reservation_fails = 0
L2_cache_bank[1]: Access = 2977, Miss = 1730, Miss_rate = 0.581, Pending_hits = 618, Reservation_fails = 0
L2_cache_bank[2]: Access = 3305, Miss = 2106, Miss_rate = 0.637, Pending_hits = 739, Reservation_fails = 0
L2_cache_bank[3]: Access = 2917, Miss = 1766, Miss_rate = 0.605, Pending_hits = 637, Reservation_fails = 0
L2_cache_bank[4]: Access = 3089, Miss = 1744, Miss_rate = 0.565, Pending_hits = 629, Reservation_fails = 0
L2_cache_bank[5]: Access = 3167, Miss = 1930, Miss_rate = 0.609, Pending_hits = 694, Reservation_fails = 0
L2_cache_bank[6]: Access = 3144, Miss = 2016, Miss_rate = 0.641, Pending_hits = 695, Reservation_fails = 0
L2_cache_bank[7]: Access = 3248, Miss = 1902, Miss_rate = 0.586, Pending_hits = 720, Reservation_fails = 0
L2_cache_bank[8]: Access = 3558, Miss = 2316, Miss_rate = 0.651, Pending_hits = 832, Reservation_fails = 0
L2_cache_bank[9]: Access = 3326, Miss = 2094, Miss_rate = 0.630, Pending_hits = 735, Reservation_fails = 0
L2_cache_bank[10]: Access = 3111, Miss = 1824, Miss_rate = 0.586, Pending_hits = 677, Reservation_fails = 0
L2_cache_bank[11]: Access = 3092, Miss = 1902, Miss_rate = 0.615, Pending_hits = 719, Reservation_fails = 0
L2_cache_bank[12]: Access = 2995, Miss = 1788, Miss_rate = 0.597, Pending_hits = 626, Reservation_fails = 0
L2_cache_bank[13]: Access = 3095, Miss = 1874, Miss_rate = 0.605, Pending_hits = 672, Reservation_fails = 0
L2_cache_bank[14]: Access = 3036, Miss = 1700, Miss_rate = 0.560, Pending_hits = 618, Reservation_fails = 0
L2_cache_bank[15]: Access = 3393, Miss = 2312, Miss_rate = 0.681, Pending_hits = 846, Reservation_fails = 0
L2_cache_bank[16]: Access = 3147, Miss = 1888, Miss_rate = 0.600, Pending_hits = 677, Reservation_fails = 0
L2_cache_bank[17]: Access = 3126, Miss = 2020, Miss_rate = 0.646, Pending_hits = 731, Reservation_fails = 0
L2_cache_bank[18]: Access = 3011, Miss = 1744, Miss_rate = 0.579, Pending_hits = 641, Reservation_fails = 0
L2_cache_bank[19]: Access = 3503, Miss = 2202, Miss_rate = 0.629, Pending_hits = 799, Reservation_fails = 0
L2_cache_bank[20]: Access = 3146, Miss = 1854, Miss_rate = 0.589, Pending_hits = 679, Reservation_fails = 0
L2_cache_bank[21]: Access = 3297, Miss = 2118, Miss_rate = 0.642, Pending_hits = 792, Reservation_fails = 0
L2_cache_bank[22]: Access = 3053, Miss = 1818, Miss_rate = 0.595, Pending_hits = 670, Reservation_fails = 0
L2_cache_bank[23]: Access = 3102, Miss = 1796, Miss_rate = 0.579, Pending_hits = 646, Reservation_fails = 0
L2_total_cache_accesses = 75880
L2_total_cache_misses = 46262
L2_total_cache_miss_rate = 0.6097
L2_total_cache_pending_hits = 16774
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16774
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 33574
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 319
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1285
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72732
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=75880
icnt_total_pkts_simt_to_mem=75880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.47002
	minimum = 5
	maximum = 74
Network latency average = 8.47002
	minimum = 5
	maximum = 74
Slowest packet = 76778
Flit latency average = 8.47002
	minimum = 5
	maximum = 74
Slowest flit = 76778
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0798878
	minimum = 0.0448921 (at node 10)
	maximum = 0.101829 (at node 36)
Accepted packet rate average = 0.0798878
	minimum = 0.0448921 (at node 10)
	maximum = 0.101829 (at node 36)
Injected flit rate average = 0.0798878
	minimum = 0.0448921 (at node 10)
	maximum = 0.101829 (at node 36)
Accepted flit rate average= 0.0798878
	minimum = 0.0448921 (at node 10)
	maximum = 0.101829 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.71456 (2 samples)
	minimum = 5 (2 samples)
	maximum = 72.5 (2 samples)
Network latency average = 8.71456 (2 samples)
	minimum = 5 (2 samples)
	maximum = 72.5 (2 samples)
Flit latency average = 8.71456 (2 samples)
	minimum = 5 (2 samples)
	maximum = 72.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0797788 (2 samples)
	minimum = 0.0448309 (2 samples)
	maximum = 0.0976221 (2 samples)
Accepted packet rate average = 0.0797788 (2 samples)
	minimum = 0.0448309 (2 samples)
	maximum = 0.0976221 (2 samples)
Injected flit rate average = 0.0797788 (2 samples)
	minimum = 0.0448309 (2 samples)
	maximum = 0.0976221 (2 samples)
Accepted flit rate average = 0.0797788 (2 samples)
	minimum = 0.0448309 (2 samples)
	maximum = 0.0976221 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 7 sec (67 sec)
gpgpu_simulation_rate = 379425 (inst/sec)
gpgpu_simulation_rate = 546 (cycle/sec)
gpgpu_silicon_slowdown = 2595238x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec9639c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffec96390..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffec96388..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffec96380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec96398..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec9637c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec96430..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec96438..

GPGPU-Sim PTX: cudaLaunch for 0x0x563804d35ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 18253
gpu_sim_insn = 12710760
gpu_ipc =     696.3655
gpu_tot_sim_cycle = 54835
gpu_tot_sim_insn = 38132280
gpu_tot_ipc =     695.4004
gpu_tot_issued_cta = 141
gpu_occupancy = 20.8792% 
gpu_tot_occupancy = 20.8648% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0786
partiton_level_parallism_total  =       2.0757
partiton_level_parallism_util =       4.3040
partiton_level_parallism_util_total  =       4.0541
L2_BW  =      94.2503 GB/Sec
L2_BW_total  =      94.1197 GB/Sec
gpu_total_sim_rate=385174

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 141, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
3737, 3735, 3737, 3737, 3738, 3738, 3737, 3738, 3738, 3738, 3737, 3108, 3108, 3108, 3108, 3108, 
gpgpu_n_tot_thrd_icount = 41823456
gpgpu_n_tot_w_icount = 1306983
gpgpu_n_stall_shd_mem = 89334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109098
gpgpu_n_mem_write_global = 4722
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 687960
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 3920160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 252672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 89334
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16047	W0_Idle:85218	W0_Scoreboard:3051661	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:9657	W13:7452	W14:7452	W15:7452	W16:7452	W17:7452	W18:7452	W19:7452	W20:9105	W21:7452	W22:7452	W23:7452	W24:7452	W25:7452	W26:7452	W27:7452	W28:7452	W29:7452	W30:7452	W31:7452	W32:1154085
single_issue_nums: WS0:282555	WS1:282565	WS2:282549	WS3:281392	
dual_issue_nums: WS0:22302	WS1:22297	WS2:22305	WS3:22057	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 872784 {8:109098,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 188880 {40:4722,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4363920 {40:109098,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37776 {8:4722,}
maxmflatency = 381 
max_icnt2mem_latency = 78 
maxmrqlatency = 81 
max_icnt2sh_latency = 51 
averagemflatency = 233 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 9 
mrq_lat_table:44758 	7262 	5797 	4429 	3576 	393 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	70321 	43499 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	33997 	55443 	20035 	4197 	148 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	52748 	52513 	8226 	333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        92        64        64        80        64        64        64        60        56        72        60        80        68        44        76 
dram[1]:        76        60        64        72        88        64        64        68        92        84        72        80        64        76        92        68 
dram[2]:        80        68        52        68        72        76        76        76        76        64        64        72        68        68        76        76 
dram[3]:        76        68        72        68        72        68        68        76        68        80        52        88        60        60        76        96 
dram[4]:        80        72        80        72        72        88        68        64        80        76        96        88        72        76        80        76 
dram[5]:        76        60        56        68        76        76        76        72        72        60        60        68        68        76        68        72 
dram[6]:        76        60        68        68        60        72        84        72        52        76        68        64        68        56        60        72 
dram[7]:        64        68        72        64        76        68        80        84        84        56        68        72        72        76        88        76 
dram[8]:        84        84        64        48        72        68        68        92        88        64        68        60        88        72        88        72 
dram[9]:        52        72        72        76        68        76        96        88        64        48        64        72        76        72        76        72 
dram[10]:        64        76        84        92        88        64        72        64        60        68        68        76        96        80        84        72 
dram[11]:        68        64        72        76        68        84        84        52        60        68        60        68        72        60        56        76 
maximum service time to same row:
dram[0]:     10604     10599     11412     11414     12054     12048     12638     12950     13009     13580     14188     14473     15115     15072     15701     15695 
dram[1]:     10474     10470     11431     11410     12033     12054     12691     12638     13652     13011     13595     14485     15056     15067     15662     15686 
dram[2]:     10478     10476     11422     11432     12064     12057     12986     12946     13556     13698     14456     14199     15086     15275     15673     15678 
dram[3]:     10512     10580     11422     11433     12076     11825     12653     12972     13566     13677     14458     14474     15072     15076     16023     15674 
dram[4]:     10504     10606     11452     11471     12050     12059     12691     12422     13682     13571     14224     14220     15067     15058     15389     15383 
dram[5]:     10493     10589     11257     11429     12039     11828     12640     12665     13681     13692     14478     14452     15054     15075     16004     15716 
dram[6]:     10595     10101     11462     11432     12027     12063     12975     12990     13576     13571     14529     13596     14776     15058     16051     15659 
dram[7]:     10622     10826     11474     11463     12318     12036     12971     12416     13621     13664     14468     14471     15079     14782     15708     15701 
dram[8]:     10473     10498     11433     11434     12042     12029     12675     12648     13616     13601     14490     14485     15080     14778     15720     15678 
dram[9]:     10481     10618     11419     11637     12056     12046     12689     12670     13013     13588     14471     14473     15068     15084     15707     16002 
dram[10]:     10585     10589     11436     11437     12023     12398     12420     12682     13608     13583     13603     14189     15063     15062     15661     15674 
dram[11]:     10833     10476     11457     11240     11826     12055     13056     12971     13595     13627     14202     14511     15071     15068     15745     15686 
average row accesses per activate:
dram[0]: 44.857143 63.857143 41.285713 43.750000 56.666668 58.000000 62.400002 62.400002 64.000000 53.599998 67.199997 61.599998 69.599998 66.400002 44.799999 62.400002 
dram[1]: 56.285713 51.285713 39.125000 55.571430 64.666664 55.333332 60.000000 62.400002 70.400002 63.200001 65.599998 66.400002 54.400002 58.400002 80.800003 62.400002 
dram[2]: 55.428570 50.714287 30.666666 38.000000 61.333332 64.666664 68.800003 75.199997 57.599998 54.400002 62.400002 69.599998 64.800003 57.599998 66.400002 61.599998 
dram[3]: 45.625000 46.750000 48.000000 51.285713 50.000000 60.000000 65.599998 68.800003 64.800003 82.400002 51.200001 66.400002 67.199997 64.800003 75.199997 73.599998 
dram[4]: 63.714287 56.714287 50.500000 47.750000 62.666668 74.000000 69.599998 64.000000 72.800003 76.000000 76.800003 72.800003 72.000000 79.199997 77.599998 69.599998 
dram[5]: 52.000000 39.714287 45.875000 45.250000 71.333336 61.333332 71.199997 73.599998 56.000000 52.799999 57.599998 60.000000 71.199997 81.599998 65.599998 65.599998 
dram[6]: 57.000000 44.857143 39.625000 42.125000 57.333332 61.333332 70.400002 68.000000 61.599998 73.599998 60.000000 60.799999 65.599998 57.599998 61.599998 72.800003 
dram[7]: 52.000000 52.714287 52.000000 39.375000 61.333332 59.333332 76.000000 71.199997 61.599998 64.800003 71.199997 66.400002 66.400002 76.000000 78.400002 74.400002 
dram[8]: 41.625000 54.428570 47.750000 47.285713 67.333336 59.333332 67.199997 72.800003 77.599998 65.599998 73.599998 56.799999 76.800003 72.800003 80.000000 67.199997 
dram[9]: 44.000000 51.571430 48.000000 51.428570 68.000000 61.333332 79.199997 74.400002 62.400002 58.400002 58.400002 70.400002 77.599998 69.599998 72.000000 62.400002 
dram[10]: 56.666668 53.750000 40.333332 38.799999 66.666664 52.000000 68.000000 67.199997 64.000000 57.599998 71.199997 66.400002 76.000000 73.599998 79.199997 71.199997 
dram[11]: 48.857143 52.571430 47.750000 48.625000 56.666668 66.666664 68.800003 55.200001 51.200001 61.599998 53.599998 51.200001 65.599998 60.000000 54.400002 68.800003 
average row locality = 66239/1107 = 59.836494
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       314       447       289       350       340       348       312       312       320       268       336       308       348       332       224       312 
dram[1]:       394       359       313       389       388       332       300       312       352       316       328       332       272       292       404       312 
dram[2]:       388       355       275       341       368       388       344       376       288       272       312       348       324       288       332       308 
dram[3]:       365       374       384       359       300       360       328       344       324       412       256       332       336       324       376       368 
dram[4]:       446       397       404       382       376       444       348       320       364       380       384       364       360       396       388       348 
dram[5]:       415       278       367       362       428       368       356       368       280       264       288       300       356       408       328       328 
dram[6]:       399       314       317       337       344       368       352       340       308       368       300       304       328       288       308       364 
dram[7]:       364       369       364       315       368       356       380       356       308       324       356       332       332       380       392       372 
dram[8]:       333       381       382       331       404       356       336       364       388       328       368       284       384       364       400       336 
dram[9]:       308       361       384       360       408       368       396       372       312       292       292       352       388       348       360       312 
dram[10]:       340       430       361       386       400       312       340       336       320       288       356       332       380       368       396       356 
dram[11]:       342       368       382       389       340       400       344       276       256       308       268       256       328       300       272       344 
total dram reads = 66232
bank skew: 447/224 = 2.00
chip skew: 6101/5160 = 1.18
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 28
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        454       446       454       460       411       401       403       409       394       389       388       379       384       366       388       378
dram[1]:        424       447       440       408       367       392       373       388       389       391       381       375       376       373       369       374
dram[2]:        472       493       438       445       403       390       390       394       409       430       384       379       366       407       381       390
dram[3]:        462       469       429       454       372       390       366       396       370       377       402       374       367       352       361       376
dram[4]:        447       452       449       449       386       397       370       382       369       375       365       379       358       366       355       369
dram[5]:        498       493       456       440       383       380       387       386       433       393       413       362       348       349       355       367
dram[6]:        486       448       445       456       357       387       372       383       389       383       375       396       379       385       373       368
dram[7]:        482       447       415       433       383       406       378       399       375       380       376       372       352       362       351       344
dram[8]:        474       470       421       425       392       396       373       359       366       393       379       413       354       363       365       367
dram[9]:        471       490       444       412       403       375       388       392       418       413       377       378       375       381       362       364
dram[10]:        511       479       446       386       393       386       385       372       387       392       377       395       365       371       354       367
dram[11]:        421       440       456       472       382       398       422       388       409       383       391       413       378       379       367       375
maximum mf latency per bank:
dram[0]:        314       340       290       304       311       315       297       316       294       283       283       285       293       287       284       280
dram[1]:        288       303       296       296       309       323       309       297       303       310       307       300       280       292       289       288
dram[2]:        323       316       289       295       321       324       296       307       306       288       283       288       292       295       290       283
dram[3]:        298       316       293       302       295       308       291       287       289       299       285       289       281       295       294       285
dram[4]:        348       339       294       328       313       381       299       298       287       289       296       302       286       289       286       289
dram[5]:        328       290       303       302       329       336       300       295       306       294       280       284       292       286       286       280
dram[6]:        321       319       311       306       298       300       296       295       320       322       279       289       293       292       293       291
dram[7]:        319       312       284       293       302       297       323       316       283       285       292       298       282       324       290       303
dram[8]:        318       316       321       302       334       334       303       301       306       292       303       297       293       304       286       289
dram[9]:        301       293       294       284       306       320       300       317       286       282       287       281       313       312       288       288
dram[10]:        352       321       306       301       318       322       301       303       310       287       282       287       293       288       286       301
dram[11]:        300       311       302       302       301       324       320       293       289       314       289       288       290       282       289       290
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=96740 n_nop=91382 n_act=107 n_pre=91 n_ref_event=94798618135200 n_req=5160 n_rd=5160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1067
n_activity=27522 dram_eff=0.375
bk0: 314a 95907i bk1: 447a 95608i bk2: 289a 96037i bk3: 350a 95793i bk4: 340a 95849i bk5: 348a 95808i bk6: 312a 96002i bk7: 312a 95867i bk8: 320a 95965i bk9: 268a 96079i bk10: 336a 95962i bk11: 308a 95970i bk12: 348a 95878i bk13: 332a 95914i bk14: 224a 96150i bk15: 312a 95973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982364
Row_Buffer_Locality_read = 0.982364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.184827
Bank_Level_Parallism_Col = 0.676764
Bank_Level_Parallism_Ready = 1.036233
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.106678 
total_CMD = 96740 
util_bw = 10320 
Wasted_Col = 5799 
Wasted_Row = 1025 
Idle = 79596 

BW Util Bottlenecks: 
RCDc_limit = 1422 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4609 
rwq = 0 
CCDLc_limit_alone = 4609 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96740 
n_nop = 91382 
Read = 5160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 107 
n_pre = 91 
n_ref = 94798618135200 
n_req = 5160 
total_req = 5160 

Dual Bus Interface Util: 
issued_total_row = 198 
issued_total_col = 5160 
Row_Bus_Util =  0.002047 
CoL_Bus_Util = 0.053339 
Either_Row_CoL_Bus_Util = 0.055386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.264896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.264896
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=96740 n_nop=91147 n_act=107 n_pre=91 n_ref_event=0 n_req=5395 n_rd=5395 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1115
n_activity=28603 dram_eff=0.3772
bk0: 394a 95733i bk1: 359a 95831i bk2: 313a 95888i bk3: 389a 95788i bk4: 388a 95690i bk5: 332a 95825i bk6: 300a 95969i bk7: 312a 95921i bk8: 352a 95856i bk9: 316a 95959i bk10: 328a 95853i bk11: 332a 95847i bk12: 272a 96110i bk13: 292a 95992i bk14: 404a 95785i bk15: 312a 95982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983133
Row_Buffer_Locality_read = 0.983133
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.204385
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.043913
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.111536 
total_CMD = 96740 
util_bw = 10790 
Wasted_Col = 6038 
Wasted_Row = 900 
Idle = 79012 

BW Util Bottlenecks: 
RCDc_limit = 1384 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4911 
rwq = 0 
CCDLc_limit_alone = 4911 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96740 
n_nop = 91147 
Read = 5395 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 107 
n_pre = 91 
n_ref = 0 
n_req = 5395 
total_req = 5395 

Dual Bus Interface Util: 
issued_total_row = 198 
issued_total_col = 5395 
Row_Bus_Util =  0.002047 
CoL_Bus_Util = 0.055768 
Either_Row_CoL_Bus_Util = 0.057815 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.228706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.228706
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=96740 n_nop=91221 n_act=110 n_pre=94 n_ref_event=0 n_req=5309 n_rd=5307 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.1099
n_activity=28258 dram_eff=0.3762
bk0: 388a 95706i bk1: 355a 95800i bk2: 275a 95931i bk3: 341a 95729i bk4: 368a 95777i bk5: 388a 95678i bk6: 344a 95828i bk7: 376a 95796i bk8: 288a 96042i bk9: 272a 96052i bk10: 312a 95992i bk11: 348a 95892i bk12: 324a 95947i bk13: 288a 95999i bk14: 332a 95946i bk15: 308a 96039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982294
Row_Buffer_Locality_read = 0.982664
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.173726
Bank_Level_Parallism_Col = 1.155653
Bank_Level_Parallism_Ready = 1.034431
write_to_read_ratio_blp_rw_average = 0.003992
GrpLevelPara = 1.155653 

BW Util details:
bwutil = 0.109882 
total_CMD = 96740 
util_bw = 10630 
Wasted_Col = 6224 
Wasted_Row = 1059 
Idle = 78827 

BW Util Bottlenecks: 
RCDc_limit = 1461 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 19 
CCDLc_limit = 4957 
rwq = 0 
CCDLc_limit_alone = 4957 
WTRc_limit_alone = 0 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 96740 
n_nop = 91221 
Read = 5307 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 110 
n_pre = 94 
n_ref = 0 
n_req = 5309 
total_req = 5315 

Dual Bus Interface Util: 
issued_total_row = 204 
issued_total_col = 5315 
Row_Bus_Util =  0.002109 
CoL_Bus_Util = 0.054941 
Either_Row_CoL_Bus_Util = 0.057050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.247922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.247922
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=96740 n_nop=90998 n_act=109 n_pre=93 n_ref_event=0 n_req=5542 n_rd=5542 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1146
n_activity=29173 dram_eff=0.3799
bk0: 365a 95772i bk1: 374a 95771i bk2: 384a 95745i bk3: 359a 95726i bk4: 300a 95978i bk5: 360a 95715i bk6: 328a 95872i bk7: 344a 95880i bk8: 324a 95954i bk9: 412a 95686i bk10: 256a 96082i bk11: 332a 95919i bk12: 336a 95875i bk13: 324a 95901i bk14: 376a 95872i bk15: 368a 95837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983219
Row_Buffer_Locality_read = 0.983219
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183350
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.034980
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.114575 
total_CMD = 96740 
util_bw = 11084 
Wasted_Col = 6380 
Wasted_Row = 1021 
Idle = 78255 

BW Util Bottlenecks: 
RCDc_limit = 1426 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5187 
rwq = 0 
CCDLc_limit_alone = 5187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96740 
n_nop = 90998 
Read = 5542 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 5542 
total_req = 5542 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 5542 
Row_Bus_Util =  0.002088 
CoL_Bus_Util = 0.057288 
Either_Row_CoL_Bus_Util = 0.059355 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.000348 
queue_avg = 0.252047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.252047
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=96740 n_nop=90439 n_act=108 n_pre=92 n_ref_event=0 n_req=6101 n_rd=6101 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1261
n_activity=29799 dram_eff=0.4095
bk0: 446a 95573i bk1: 397a 95676i bk2: 404a 95693i bk3: 382a 95737i bk4: 376a 95807i bk5: 444a 95517i bk6: 348a 95782i bk7: 320a 95854i bk8: 364a 95803i bk9: 380a 95736i bk10: 384a 95802i bk11: 364a 95762i bk12: 360a 95937i bk13: 396a 95814i bk14: 388a 95891i bk15: 348a 95914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984921
Row_Buffer_Locality_read = 0.984921
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.240757
Bank_Level_Parallism_Col = 1.217439
Bank_Level_Parallism_Ready = 1.050295
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.217439 

BW Util details:
bwutil = 0.126132 
total_CMD = 96740 
util_bw = 12202 
Wasted_Col = 6171 
Wasted_Row = 899 
Idle = 77468 

BW Util Bottlenecks: 
RCDc_limit = 1344 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5111 
rwq = 0 
CCDLc_limit_alone = 5111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96740 
n_nop = 90439 
Read = 6101 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6101 
total_req = 6101 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6101 
Row_Bus_Util =  0.002067 
CoL_Bus_Util = 0.063066 
Either_Row_CoL_Bus_Util = 0.065133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.401395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.401395
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=96740 n_nop=91040 n_act=109 n_pre=93 n_ref_event=0 n_req=5495 n_rd=5494 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.1137
n_activity=29332 dram_eff=0.3749
bk0: 415a 95634i bk1: 278a 96010i bk2: 367a 95921i bk3: 362a 95780i bk4: 428a 95620i bk5: 368a 95780i bk6: 356a 95803i bk7: 368a 95768i bk8: 280a 96015i bk9: 264a 96049i bk10: 288a 96012i bk11: 300a 95931i bk12: 356a 95923i bk13: 408a 95796i bk14: 328a 95967i bk15: 328a 95955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983075
Row_Buffer_Locality_read = 0.983254
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.181645
Bank_Level_Parallism_Col = 1.167208
Bank_Level_Parallism_Ready = 1.037616
write_to_read_ratio_blp_rw_average = 0.002320
GrpLevelPara = 1.166611 

BW Util details:
bwutil = 0.113665 
total_CMD = 96740 
util_bw = 10996 
Wasted_Col = 6223 
Wasted_Row = 1056 
Idle = 78465 

BW Util Bottlenecks: 
RCDc_limit = 1443 
RCDWRc_limit = 8 
WTRc_limit = 18 
RTWc_limit = 19 
CCDLc_limit = 4936 
rwq = 0 
CCDLc_limit_alone = 4929 
WTRc_limit_alone = 11 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 96740 
n_nop = 91040 
Read = 5494 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 5495 
total_req = 5498 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 5498 
Row_Bus_Util =  0.002088 
CoL_Bus_Util = 0.056833 
Either_Row_CoL_Bus_Util = 0.058921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.257711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.257711
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=96740 n_nop=91201 n_act=108 n_pre=92 n_ref_event=0 n_req=5339 n_rd=5339 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1104
n_activity=28015 dram_eff=0.3812
bk0: 399a 95717i bk1: 314a 95960i bk2: 317a 95823i bk3: 337a 95840i bk4: 344a 95839i bk5: 368a 95744i bk6: 352a 95792i bk7: 340a 95870i bk8: 308a 95856i bk9: 368a 95708i bk10: 300a 96016i bk11: 304a 95929i bk12: 328a 95941i bk13: 288a 96101i bk14: 308a 96016i bk15: 364a 95843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982768
Row_Buffer_Locality_read = 0.982768
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.207966
Bank_Level_Parallism_Col = 1.184593
Bank_Level_Parallism_Ready = 1.043267
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.184593 

BW Util details:
bwutil = 0.110378 
total_CMD = 96740 
util_bw = 10678 
Wasted_Col = 5958 
Wasted_Row = 951 
Idle = 79153 

BW Util Bottlenecks: 
RCDc_limit = 1331 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4895 
rwq = 0 
CCDLc_limit_alone = 4895 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96740 
n_nop = 91201 
Read = 5339 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 5339 
total_req = 5339 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 5339 
Row_Bus_Util =  0.002067 
CoL_Bus_Util = 0.055189 
Either_Row_CoL_Bus_Util = 0.057257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.289880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.28988
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=96740 n_nop=90874 n_act=107 n_pre=91 n_ref_event=0 n_req=5668 n_rd=5668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1172
n_activity=29114 dram_eff=0.3894
bk0: 364a 95793i bk1: 369a 95777i bk2: 364a 95831i bk3: 315a 95871i bk4: 368a 95809i bk5: 356a 95805i bk6: 380a 95752i bk7: 356a 95711i bk8: 308a 95960i bk9: 324a 95915i bk10: 356a 95867i bk11: 332a 95876i bk12: 332a 95968i bk13: 380a 95756i bk14: 392a 95799i bk15: 372a 95798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983945
Row_Buffer_Locality_read = 0.983945
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.202790
Bank_Level_Parallism_Col = 1.179504
Bank_Level_Parallism_Ready = 1.041086
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.179504 

BW Util details:
bwutil = 0.117180 
total_CMD = 96740 
util_bw = 11336 
Wasted_Col = 6297 
Wasted_Row = 909 
Idle = 78198 

BW Util Bottlenecks: 
RCDc_limit = 1455 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5059 
rwq = 0 
CCDLc_limit_alone = 5059 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96740 
n_nop = 90874 
Read = 5668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 107 
n_pre = 91 
n_ref = 0 
n_req = 5668 
total_req = 5668 

Dual Bus Interface Util: 
issued_total_row = 198 
issued_total_col = 5668 
Row_Bus_Util =  0.002047 
CoL_Bus_Util = 0.058590 
Either_Row_CoL_Bus_Util = 0.060637 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.287978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.287978
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=96740 n_nop=90801 n_act=108 n_pre=92 n_ref_event=0 n_req=5739 n_rd=5739 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1186
n_activity=29035 dram_eff=0.3953
bk0: 333a 95887i bk1: 381a 95786i bk2: 382a 95734i bk3: 331a 95831i bk4: 404a 95714i bk5: 356a 95691i bk6: 336a 95845i bk7: 364a 95788i bk8: 388a 95797i bk9: 328a 95915i bk10: 368a 95776i bk11: 284a 95998i bk12: 384a 95822i bk13: 364a 95853i bk14: 400a 95781i bk15: 336a 95877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983969
Row_Buffer_Locality_read = 0.983969
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.224256
Bank_Level_Parallism_Col = 1.200398
Bank_Level_Parallism_Ready = 1.042320
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.200398 

BW Util details:
bwutil = 0.118648 
total_CMD = 96740 
util_bw = 11478 
Wasted_Col = 6143 
Wasted_Row = 900 
Idle = 78219 

BW Util Bottlenecks: 
RCDc_limit = 1352 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5023 
rwq = 0 
CCDLc_limit_alone = 5023 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96740 
n_nop = 90801 
Read = 5739 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 5739 
total_req = 5739 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 5739 
Row_Bus_Util =  0.002067 
CoL_Bus_Util = 0.059324 
Either_Row_CoL_Bus_Util = 0.061391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.294614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.294614
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=96740 n_nop=90930 n_act=107 n_pre=91 n_ref_event=0 n_req=5613 n_rd=5613 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.116
n_activity=29337 dram_eff=0.3827
bk0: 308a 95887i bk1: 361a 95817i bk2: 384a 95833i bk3: 360a 95799i bk4: 408a 95764i bk5: 368a 95880i bk6: 396a 95735i bk7: 372a 95744i bk8: 312a 95985i bk9: 292a 95970i bk10: 292a 96010i bk11: 352a 95892i bk12: 388a 95792i bk13: 348a 95880i bk14: 360a 95876i bk15: 312a 95970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983788
Row_Buffer_Locality_read = 0.983788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.181322
Bank_Level_Parallism_Col = 1.163002
Bank_Level_Parallism_Ready = 1.035981
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163002 

BW Util details:
bwutil = 0.116043 
total_CMD = 96740 
util_bw = 11226 
Wasted_Col = 6255 
Wasted_Row = 1008 
Idle = 78251 

BW Util Bottlenecks: 
RCDc_limit = 1401 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5059 
rwq = 0 
CCDLc_limit_alone = 5059 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96740 
n_nop = 90930 
Read = 5613 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 107 
n_pre = 91 
n_ref = 0 
n_req = 5613 
total_req = 5613 

Dual Bus Interface Util: 
issued_total_row = 198 
issued_total_col = 5613 
Row_Bus_Util =  0.002047 
CoL_Bus_Util = 0.058022 
Either_Row_CoL_Bus_Util = 0.060058 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000172 
queue_avg = 0.233182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.233182
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=96740 n_nop=90817 n_act=111 n_pre=95 n_ref_event=0 n_req=5705 n_rd=5701 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.1182
n_activity=28853 dram_eff=0.3963
bk0: 340a 95898i bk1: 430a 95617i bk2: 361a 95713i bk3: 386a 95609i bk4: 400a 95670i bk5: 312a 95856i bk6: 340a 95861i bk7: 336a 95840i bk8: 320a 95929i bk9: 288a 95970i bk10: 356a 95858i bk11: 332a 95931i bk12: 380a 95739i bk13: 368a 95848i bk14: 396a 95808i bk15: 356a 95847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983348
Row_Buffer_Locality_read = 0.983862
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.232144
Bank_Level_Parallism_Col = 1.211954
Bank_Level_Parallism_Ready = 1.054876
write_to_read_ratio_blp_rw_average = 0.006773
GrpLevelPara = 1.211954 

BW Util details:
bwutil = 0.118193 
total_CMD = 96740 
util_bw = 11434 
Wasted_Col = 6020 
Wasted_Row = 1005 
Idle = 78281 

BW Util Bottlenecks: 
RCDc_limit = 1355 
RCDWRc_limit = 20 
WTRc_limit = 19 
RTWc_limit = 54 
CCDLc_limit = 4855 
rwq = 0 
CCDLc_limit_alone = 4855 
WTRc_limit_alone = 19 
RTWc_limit_alone = 54 

Commands details: 
total_CMD = 96740 
n_nop = 90817 
Read = 5701 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 111 
n_pre = 95 
n_ref = 0 
n_req = 5705 
total_req = 5717 

Dual Bus Interface Util: 
issued_total_row = 206 
issued_total_col = 5717 
Row_Bus_Util =  0.002129 
CoL_Bus_Util = 0.059097 
Either_Row_CoL_Bus_Util = 0.061226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.319527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.319527
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=96740 n_nop=91367 n_act=108 n_pre=92 n_ref_event=0 n_req=5173 n_rd=5173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1069
n_activity=27450 dram_eff=0.3769
bk0: 342a 95827i bk1: 368a 95794i bk2: 382a 95798i bk3: 389a 95801i bk4: 340a 95827i bk5: 400a 95573i bk6: 344a 95805i bk7: 276a 96014i bk8: 256a 96029i bk9: 308a 96014i bk10: 268a 96053i bk11: 256a 96120i bk12: 328a 95961i bk13: 300a 96009i bk14: 272a 96047i bk15: 344a 95900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982215
Row_Buffer_Locality_read = 0.982215
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.185416
Bank_Level_Parallism_Col = 1.163193
Bank_Level_Parallism_Ready = 1.037102
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.163193 

BW Util details:
bwutil = 0.106946 
total_CMD = 96740 
util_bw = 10346 
Wasted_Col = 5905 
Wasted_Row = 987 
Idle = 79502 

BW Util Bottlenecks: 
RCDc_limit = 1419 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4740 
rwq = 0 
CCDLc_limit_alone = 4740 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96740 
n_nop = 91367 
Read = 5173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 5173 
total_req = 5173 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 5173 
Row_Bus_Util =  0.002067 
CoL_Bus_Util = 0.053473 
Either_Row_CoL_Bus_Util = 0.055541 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.230835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.230835

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4542, Miss = 2682, Miss_rate = 0.590, Pending_hits = 992, Reservation_fails = 0
L2_cache_bank[1]: Access = 4601, Miss = 2598, Miss_rate = 0.565, Pending_hits = 930, Reservation_fails = 0
L2_cache_bank[2]: Access = 4793, Miss = 2962, Miss_rate = 0.618, Pending_hits = 1050, Reservation_fails = 0
L2_cache_bank[3]: Access = 4287, Miss = 2558, Miss_rate = 0.597, Pending_hits = 904, Reservation_fails = 0
L2_cache_bank[4]: Access = 4750, Miss = 2588, Miss_rate = 0.545, Pending_hits = 946, Reservation_fails = 0
L2_cache_bank[5]: Access = 4814, Miss = 2860, Miss_rate = 0.594, Pending_hits = 1030, Reservation_fails = 0
L2_cache_bank[6]: Access = 4524, Miss = 2830, Miss_rate = 0.626, Pending_hits = 969, Reservation_fails = 0
L2_cache_bank[7]: Access = 4905, Miss = 2854, Miss_rate = 0.582, Pending_hits = 1087, Reservation_fails = 0
L2_cache_bank[8]: Access = 5191, Miss = 3252, Miss_rate = 0.626, Pending_hits = 1160, Reservation_fails = 0
L2_cache_bank[9]: Access = 4958, Miss = 3006, Miss_rate = 0.606, Pending_hits = 1072, Reservation_fails = 0
L2_cache_bank[10]: Access = 4772, Miss = 2764, Miss_rate = 0.579, Pending_hits = 998, Reservation_fails = 0
L2_cache_bank[11]: Access = 4772, Miss = 2874, Miss_rate = 0.602, Pending_hits = 1055, Reservation_fails = 0
L2_cache_bank[12]: Access = 4598, Miss = 2700, Miss_rate = 0.587, Pending_hits = 945, Reservation_fails = 0
L2_cache_bank[13]: Access = 4617, Miss = 2774, Miss_rate = 0.601, Pending_hits = 978, Reservation_fails = 0
L2_cache_bank[14]: Access = 4471, Miss = 2452, Miss_rate = 0.548, Pending_hits = 894, Reservation_fails = 0
L2_cache_bank[15]: Access = 4959, Miss = 3316, Miss_rate = 0.669, Pending_hits = 1208, Reservation_fails = 0
L2_cache_bank[16]: Access = 4697, Miss = 2772, Miss_rate = 0.590, Pending_hits = 968, Reservation_fails = 0
L2_cache_bank[17]: Access = 4915, Miss = 3098, Miss_rate = 0.630, Pending_hits = 1118, Reservation_fails = 0
L2_cache_bank[18]: Access = 4492, Miss = 2552, Miss_rate = 0.568, Pending_hits = 938, Reservation_fails = 0
L2_cache_bank[19]: Access = 5287, Miss = 3202, Miss_rate = 0.606, Pending_hits = 1162, Reservation_fails = 0
L2_cache_bank[20]: Access = 4786, Miss = 2720, Miss_rate = 0.568, Pending_hits = 1008, Reservation_fails = 0
L2_cache_bank[21]: Access = 4924, Miss = 3138, Miss_rate = 0.637, Pending_hits = 1134, Reservation_fails = 0
L2_cache_bank[22]: Access = 4497, Miss = 2646, Miss_rate = 0.588, Pending_hits = 971, Reservation_fails = 0
L2_cache_bank[23]: Access = 4668, Miss = 2668, Miss_rate = 0.572, Pending_hits = 954, Reservation_fails = 0
L2_total_cache_accesses = 113820
L2_total_cache_misses = 67866
L2_total_cache_miss_rate = 0.5963
L2_total_cache_pending_hits = 24471
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18395
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24471
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16476
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49756
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3088
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1309
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109098
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.050

icnt_total_pkts_mem_to_simt=113820
icnt_total_pkts_simt_to_mem=113820
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.8821
	minimum = 5
	maximum = 76
Network latency average = 8.8821
	minimum = 5
	maximum = 76
Slowest packet = 153124
Flit latency average = 8.8821
	minimum = 5
	maximum = 76
Slowest flit = 153124
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0799447
	minimum = 0.0449241 (at node 1)
	maximum = 0.0980113 (at node 45)
Accepted packet rate average = 0.0799447
	minimum = 0.0449241 (at node 1)
	maximum = 0.0980113 (at node 45)
Injected flit rate average = 0.0799447
	minimum = 0.0449241 (at node 1)
	maximum = 0.0980113 (at node 45)
Accepted flit rate average= 0.0799447
	minimum = 0.0449241 (at node 1)
	maximum = 0.0980113 (at node 45)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.77041 (3 samples)
	minimum = 5 (3 samples)
	maximum = 73.6667 (3 samples)
Network latency average = 8.77041 (3 samples)
	minimum = 5 (3 samples)
	maximum = 73.6667 (3 samples)
Flit latency average = 8.77041 (3 samples)
	minimum = 5 (3 samples)
	maximum = 73.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0798341 (3 samples)
	minimum = 0.044862 (3 samples)
	maximum = 0.0977518 (3 samples)
Accepted packet rate average = 0.0798341 (3 samples)
	minimum = 0.044862 (3 samples)
	maximum = 0.0977518 (3 samples)
Injected flit rate average = 0.0798341 (3 samples)
	minimum = 0.044862 (3 samples)
	maximum = 0.0977518 (3 samples)
Accepted flit rate average = 0.0798341 (3 samples)
	minimum = 0.044862 (3 samples)
	maximum = 0.0977518 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 39 sec (99 sec)
gpgpu_simulation_rate = 385174 (inst/sec)
gpgpu_simulation_rate = 553 (cycle/sec)
gpgpu_silicon_slowdown = 2562386x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec9639c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffec96390..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffec96388..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffec96380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec96398..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec9637c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec96430..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec96438..

GPGPU-Sim PTX: cudaLaunch for 0x0x563804d35ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 18119
gpu_sim_insn = 12710760
gpu_ipc =     701.5156
gpu_tot_sim_cycle = 72954
gpu_tot_sim_insn = 50843040
gpu_tot_ipc =     696.9191
gpu_tot_issued_cta = 188
gpu_occupancy = 20.8701% 
gpu_tot_occupancy = 20.8661% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0939
partiton_level_parallism_total  =       2.0802
partiton_level_parallism_util =       4.1069
partiton_level_parallism_util_total  =       4.0672
L2_BW  =      94.9474 GB/Sec
L2_BW_total  =      94.3253 GB/Sec
gpu_total_sim_rate=385174

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 188, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
4983, 4981, 4983, 4983, 4984, 4984, 4983, 4984, 3738, 3738, 3737, 3108, 3108, 3108, 3108, 3108, 
gpgpu_n_tot_thrd_icount = 55764608
gpgpu_n_tot_w_icount = 1742644
gpgpu_n_stall_shd_mem = 119112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 145464
gpgpu_n_mem_write_global = 6296
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 917280
gpgpu_n_store_insn = 40000
gpgpu_n_shmem_insn = 5226880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119112
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21296	W0_Idle:113968	W0_Scoreboard:4056365	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12876	W13:9936	W14:9936	W15:9936	W16:9936	W17:9936	W18:9936	W19:9936	W20:12140	W21:9936	W22:9936	W23:9936	W24:9936	W25:9936	W26:9936	W27:9936	W28:9936	W29:9936	W30:9936	W31:9936	W32:1538780
single_issue_nums: WS0:376742	WS1:376746	WS2:376738	WS3:375184	
dual_issue_nums: WS0:29735	WS1:29733	WS2:29737	WS3:29412	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1163712 {8:145464,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 251840 {40:6296,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5818560 {40:145464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 50368 {8:6296,}
maxmflatency = 381 
max_icnt2mem_latency = 78 
maxmrqlatency = 81 
max_icnt2sh_latency = 51 
averagemflatency = 232 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 9 
mrq_lat_table:59359 	9631 	7722 	5815 	4837 	418 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	94558 	57202 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	45206 	74450 	26801 	5150 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	71164 	69775 	10301 	520 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	104 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        92        64        64        80        64        64        68        68        56        96        80        80        72        84        76 
dram[1]:        76        60        72        72        88        68        68        68        92        84        72        80        68        76        92        68 
dram[2]:        80        76        56        68        72        76        76        76        76        64        64        72        76        68        76        76 
dram[3]:        76        92        72        68        72        80        68        76        68        80        56        88        72        60        76        96 
dram[4]:        80        72        80        72        72        88        80        68        80        84        96        88        72        76        80        76 
dram[5]:        76        84        64        68        76        76        76        76        72        60        60        68        68        76        68        72 
dram[6]:        76        60        68        68        96        92        84        72        80        76        68        64        68        56        72        72 
dram[7]:        68        68        72        64        92        68        80        84        84        88        68        72        72        80        88        76 
dram[8]:        84        84        64        76        72        68        68        92        88        64       112        60        88        72        88        72 
dram[9]:        72        72        72        76        68        76        96        88        68        80        64        72        80        80        76        72 
dram[10]:        64        76        84        92        88        72        72        64        60        76        68        76        96       104        84        72 
dram[11]:        68        76        72        76        68        84        84        68        60        68        60        68        72        84        56        76 
maximum service time to same row:
dram[0]:     10604     10599     11412     11414     12054     12048     12638     12950     13009     13580     14188     14473     15115     15072     15701     15695 
dram[1]:     10474     10470     11431     11410     12033     12054     12691     12638     13652     13011     13595     14485     15056     15067     15662     15686 
dram[2]:     10478     10476     11422     11432     12064     12057     12986     12946     13556     13698     14456     14199     15086     15275     15673     15678 
dram[3]:     10512     10580     11422     11433     12076     11825     12653     12972     13566     13677     14458     14474     15072     15076     16023     15674 
dram[4]:     10504     10606     11452     11471     12050     12059     12691     12422     13682     13571     14224     14220     15067     15058     15389     15383 
dram[5]:     10493     10589     11257     11429     12039     11828     12640     12665     13681     13692     14478     14452     15054     15075     16004     15716 
dram[6]:     10595     10101     11462     11432     12027     12063     12975     12990     13576     13571     14529     13596     14776     15058     16051     15659 
dram[7]:     10622     10826     11474     11463     12318     12036     12971     12416     13621     13664     14468     14471     15079     14782     15708     15701 
dram[8]:     10473     10498     11433     11434     12042     12029     12675     12648     13616     13601     14490     14485     15080     14778     15720     15678 
dram[9]:     10481     10618     11419     11637     12056     12046     12689     12670     13013     13588     14471     14473     15068     15084     15707     16002 
dram[10]:     10585     10589     11436     11437     12023     12398     12420     12682     13608     13583     13603     14189     15063     15062     15661     15674 
dram[11]:     10833     10476     11457     11240     11826     12055     13056     12971     13595     13627     14202     14511     15071     15068     15745     15686 
average row accesses per activate:
dram[0]: 46.888889 59.888889 44.111111 47.000000 56.000000 57.500000 65.714287 58.857143 61.142857 46.857143 69.714287 59.428570 60.000000 66.285713 50.285713 66.285713 
dram[1]: 59.333332 50.555557 46.900002 56.555557 59.000000 62.500000 55.428570 60.000000 67.428574 58.857143 62.857143 65.142860 55.428570 52.571430 77.714287 59.428570 
dram[2]: 56.888889 52.777779 35.727272 37.916668 58.500000 64.500000 66.285713 64.000000 58.285713 60.571430 55.428570 63.428570 66.285713 53.142857 60.571430 57.714287 
dram[3]: 46.099998 45.799999 48.799999 49.222221 51.500000 63.000000 63.428570 70.285713 65.142860 71.428574 52.000000 61.142857 66.285713 57.142857 72.000000 69.142860 
dram[4]: 64.666664 56.111111 52.400002 51.000000 63.000000 66.500000 62.857143 61.714287 66.285713 73.714287 68.571426 66.285713 64.571426 71.428574 73.142860 66.857140 
dram[5]: 45.181820 50.000000 47.900002 46.200001 74.000000 58.000000 69.714287 74.285713 56.000000 52.571430 54.857143 54.857143 64.571426 77.142860 58.285713 64.571426 
dram[6]: 54.555557 43.333332 39.299999 43.299999 65.000000 63.000000 64.000000 60.571430 58.857143 67.428574 56.571430 55.428570 66.285713 57.142857 61.142857 66.285713 
dram[7]: 53.777779 53.888889 52.888889 41.099998 64.500000 57.500000 68.000000 66.285713 57.142857 67.428574 67.428574 64.000000 67.428574 74.857140 75.428574 67.428574 
dram[8]: 45.299999 58.333332 50.200001 52.333332 66.000000 55.000000 66.285713 67.428574 69.714287 62.857143 68.000000 53.714287 70.285713 64.000000 78.857140 61.714287 
dram[9]: 48.888889 51.222221 46.400002 51.111111 69.500000 65.000000 72.000000 66.857140 59.428570 52.571430 53.714287 60.000000 76.571426 68.000000 63.428570 60.571430 
dram[10]: 53.000000 52.200001 37.083332 40.500000 67.500000 59.000000 65.714287 66.285713 60.000000 61.142857 72.571426 63.428570 73.142860 75.428574 68.571426 65.714287 
dram[11]: 50.444443 53.333332 48.599998 50.099998 56.000000 64.000000 64.571426 56.571430 53.142857 60.000000 50.285713 53.714287 61.142857 62.285713 53.142857 65.714287 
average row locality = 87806/1494 = 58.772423
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       422       539       397       470       448       460       460       412       428       328       488       416       420       464       352       464 
dram[1]:       534       455       469       509       472       500       388       420       472       412       440       456       388       368       544       416 
dram[2]:       512       475       392       454       468       516       464       448       408       424       388       444       464       372       424       404 
dram[3]:       461       458       488       443       412       504       444       492       456       500       364       428       464       400       504       484 
dram[4]:       582       505       524       510       504       532       440       432       464       516       480       464       452       500       512       468 
dram[5]:       495       450       479       462       592       464       488       520       392       368       384       384       452       540       408       452 
dram[6]:       491       390       393       433       520       504       448       424       412       472       396       388       464       400       428       464 
dram[7]:       484       485       476       411       516       460       476       464       400       472       472       448       472       524       528       472 
dram[8]:       453       525       502       471       528       440       464       472       488       440       476       376       492       448       552       432 
dram[9]:       440       461       464       460       556       520       504       468       416       368       376       420       536       476       444       424 
dram[10]:       424       522       443       484       540       472       460       464       420       428       508       444       512       528       480       460 
dram[11]:       454       480       486       501       448       512       452       396       372       420       352       376       428       436       372       460 
total dram reads = 87798
bank skew: 592/328 = 1.80
chip skew: 7885/6945 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 32
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        458       458       449       459       414       394       391       400       387       402       391       387       391       363       385       374
dram[1]:        420       455       441       416       368       382       373       391       391       396       379       383       365       376       367       377
dram[2]:        467       487       430       451       405       392       395       403       392       414       386       386       363       400       378       396
dram[3]:        468       488       425       467       377       401       372       392       374       374       415       385       372       361       363       372
dram[4]:        454       462       454       457       384       399       374       381       370       375       363       380       360       368       355       365
dram[5]:        502       460       466       449       380       376       390       385       426       394       403       393       348       355       356       364
dram[6]:        493       468       454       457       361       381       379       392       389       382       390       399       375       381       366       368
dram[7]:        493       444       426       434       370       400       382       396       396       390       368       369       349       360       365       350
dram[8]:        465       467       423       421       381       397       376       369       365       384       375       402       357       359       362       374
dram[9]:        460       497       463       418       398       373       390       393       410       410       381       384       369       380       366       365
dram[10]:        522       489       465       398       383       371       385       377       381       388       370       395       362       370       361       375
dram[11]:        430       448       456       473       386       411       415       388       425       381       404       404       379       378       365       371
maximum mf latency per bank:
dram[0]:        314       340       290       304       311       315       297       316       294       283       292       285       293       291       284       295
dram[1]:        288       303       296       296       309       323       309       297       303       310       307       300       286       292       289       288
dram[2]:        323       316       289       295       321       324       296       307       306       288       283       288       292       295       290       285
dram[3]:        298       316       293       302       296       335       294       292       289       299       285       290       281       295       294       285
dram[4]:        348       339       294       328       313       381       309       298       287       289       296       302       286       289       286       291
dram[5]:        328       290       303       302       329       336       300       295       306       300       280       288       292       286       286       284
dram[6]:        321       319       311       306       298       300       313       322       320       322       279       289       293       295       293       291
dram[7]:        319       312       284       293       302       297       323       316       290       304       292       298       282       324       290       303
dram[8]:        318       316       321       302       334       334       303       301       306       292       303       297       293       304       286       291
dram[9]:        301       293       294       284       306       320       300       317       298       298       287       281       313       312       288       288
dram[10]:        352       321       306       301       318       322       301       304       310       299       282       287       293       300       286       301
dram[11]:        300       311       302       302       301       324       320       315       300       314       291       288       290       282       289       290
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128706 n_nop=121476 n_act=139 n_pre=123 n_ref_event=94798618135200 n_req=6968 n_rd=6968 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1083
n_activity=37183 dram_eff=0.3748
bk0: 422a 127609i bk1: 539a 127351i bk2: 397a 127736i bk3: 470a 127492i bk4: 448a 127565i bk5: 460a 127525i bk6: 460a 127572i bk7: 412a 127575i bk8: 428a 127653i bk9: 328a 127850i bk10: 488a 127504i bk11: 416a 127664i bk12: 420a 127636i bk13: 464a 127551i bk14: 352a 127816i bk15: 464a 127545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982348
Row_Buffer_Locality_read = 0.982348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.177734
Bank_Level_Parallism_Col = 0.676764
Bank_Level_Parallism_Ready = 1.036734
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.108278 
total_CMD = 128706 
util_bw = 13936 
Wasted_Col = 7918 
Wasted_Row = 1422 
Idle = 105430 

BW Util Bottlenecks: 
RCDc_limit = 1881 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6335 
rwq = 0 
CCDLc_limit_alone = 6335 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128706 
n_nop = 121476 
Read = 6968 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 94798618135200 
n_req = 6968 
total_req = 6968 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 6968 
Row_Bus_Util =  0.002036 
CoL_Bus_Util = 0.054139 
Either_Row_CoL_Bus_Util = 0.056175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.266343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.266343
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128706 n_nop=121201 n_act=139 n_pre=123 n_ref_event=0 n_req=7243 n_rd=7243 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1126
n_activity=38226 dram_eff=0.379
bk0: 534a 127376i bk1: 455a 127558i bk2: 469a 127462i bk3: 509a 127450i bk4: 472a 127433i bk5: 500a 127398i bk6: 388a 127713i bk7: 420a 127584i bk8: 472a 127521i bk9: 412a 127682i bk10: 440a 127541i bk11: 456a 127477i bk12: 388a 127769i bk13: 368a 127745i bk14: 544a 127390i bk15: 416a 127680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983018
Row_Buffer_Locality_read = 0.983018
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197808
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.038371
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.112551 
total_CMD = 128706 
util_bw = 14486 
Wasted_Col = 8138 
Wasted_Row = 1241 
Idle = 104841 

BW Util Bottlenecks: 
RCDc_limit = 1812 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6676 
rwq = 0 
CCDLc_limit_alone = 6676 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128706 
n_nop = 121201 
Read = 7243 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 7243 
total_req = 7243 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 7243 
Row_Bus_Util =  0.002036 
CoL_Bus_Util = 0.056276 
Either_Row_CoL_Bus_Util = 0.058311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.235125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.235125
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128706 n_nop=121371 n_act=143 n_pre=127 n_ref_event=0 n_req=7059 n_rd=7057 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.1098
n_activity=37997 dram_eff=0.3719
bk0: 512a 127383i bk1: 475a 127467i bk2: 392a 127635i bk3: 454a 127374i bk4: 468a 127530i bk5: 516a 127336i bk6: 464a 127501i bk7: 448a 127532i bk8: 408a 127711i bk9: 424a 127667i bk10: 388a 127768i bk11: 444a 127623i bk12: 464a 127596i bk13: 372a 127741i bk14: 424a 127685i bk15: 404a 127748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982009
Row_Buffer_Locality_read = 0.982287
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.166073
Bank_Level_Parallism_Col = 1.149688
Bank_Level_Parallism_Ready = 1.030427
write_to_read_ratio_blp_rw_average = 0.003017
GrpLevelPara = 1.149688 

BW Util details:
bwutil = 0.109785 
total_CMD = 128706 
util_bw = 14130 
Wasted_Col = 8239 
Wasted_Row = 1478 
Idle = 104859 

BW Util Bottlenecks: 
RCDc_limit = 1907 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 19 
CCDLc_limit = 6596 
rwq = 0 
CCDLc_limit_alone = 6596 
WTRc_limit_alone = 0 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 128706 
n_nop = 121371 
Read = 7057 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 143 
n_pre = 127 
n_ref = 0 
n_req = 7059 
total_req = 7065 

Dual Bus Interface Util: 
issued_total_row = 270 
issued_total_col = 7065 
Row_Bus_Util =  0.002098 
CoL_Bus_Util = 0.054893 
Either_Row_CoL_Bus_Util = 0.056990 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.241279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.241279
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128706 n_nop=121140 n_act=141 n_pre=125 n_ref_event=0 n_req=7302 n_rd=7302 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1135
n_activity=38247 dram_eff=0.3818
bk0: 461a 127516i bk1: 458a 127522i bk2: 488a 127450i bk3: 443a 127475i bk4: 412a 127677i bk5: 504a 127296i bk6: 444a 127511i bk7: 492a 127424i bk8: 456a 127596i bk9: 500a 127416i bk10: 364a 127746i bk11: 428a 127628i bk12: 464a 127510i bk13: 400a 127673i bk14: 504a 127533i bk15: 484a 127548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982881
Row_Buffer_Locality_read = 0.982881
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.182648
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.034355
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.113468 
total_CMD = 128706 
util_bw = 14604 
Wasted_Col = 8389 
Wasted_Row = 1358 
Idle = 104355 

BW Util Bottlenecks: 
RCDc_limit = 1839 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6840 
rwq = 0 
CCDLc_limit_alone = 6840 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128706 
n_nop = 121140 
Read = 7302 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 7302 
total_req = 7302 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 7302 
Row_Bus_Util =  0.002067 
CoL_Bus_Util = 0.056734 
Either_Row_CoL_Bus_Util = 0.058785 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.000264 
queue_avg = 0.262886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.262886
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128706 n_nop=120557 n_act=140 n_pre=124 n_ref_event=0 n_req=7885 n_rd=7885 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1225
n_activity=39358 dram_eff=0.4007
bk0: 582a 127229i bk1: 505a 127385i bk2: 524a 127382i bk3: 510a 127405i bk4: 504a 127428i bk5: 532a 127286i bk6: 440a 127493i bk7: 432a 127538i bk8: 464a 127501i bk9: 516a 127328i bk10: 480a 127531i bk11: 464a 127460i bk12: 452a 127678i bk13: 500a 127525i bk14: 512a 127519i bk15: 468a 127552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984274
Row_Buffer_Locality_read = 0.984274
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.225788
Bank_Level_Parallism_Col = 1.204556
Bank_Level_Parallism_Ready = 1.046520
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.204556 

BW Util details:
bwutil = 0.122527 
total_CMD = 128706 
util_bw = 15770 
Wasted_Col = 8177 
Wasted_Row = 1260 
Idle = 103499 

BW Util Bottlenecks: 
RCDc_limit = 1800 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6692 
rwq = 0 
CCDLc_limit_alone = 6692 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128706 
n_nop = 120557 
Read = 7885 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 7885 
total_req = 7885 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 7885 
Row_Bus_Util =  0.002051 
CoL_Bus_Util = 0.061264 
Either_Row_CoL_Bus_Util = 0.063315 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.361335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.361335
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128706 n_nop=121100 n_act=142 n_pre=126 n_ref_event=0 n_req=7332 n_rd=7330 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.114
n_activity=38972 dram_eff=0.3766
bk0: 495a 127308i bk1: 450a 127570i bk2: 479a 127662i bk3: 462a 127518i bk4: 592a 127239i bk5: 464a 127483i bk6: 488a 127425i bk7: 520a 127366i bk8: 392a 127737i bk9: 368a 127763i bk10: 384a 127739i bk11: 384a 127629i bk12: 452a 127647i bk13: 540a 127368i bk14: 408a 127728i bk15: 452a 127578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982815
Row_Buffer_Locality_read = 0.983083
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.179851
Bank_Level_Parallism_Col = 1.162296
Bank_Level_Parallism_Ready = 1.034717
write_to_read_ratio_blp_rw_average = 0.005072
GrpLevelPara = 1.161851 

BW Util details:
bwutil = 0.114027 
total_CMD = 128706 
util_bw = 14676 
Wasted_Col = 8355 
Wasted_Row = 1393 
Idle = 104282 

BW Util Bottlenecks: 
RCDc_limit = 1834 
RCDWRc_limit = 14 
WTRc_limit = 40 
RTWc_limit = 71 
CCDLc_limit = 6690 
rwq = 0 
CCDLc_limit_alone = 6683 
WTRc_limit_alone = 33 
RTWc_limit_alone = 71 

Commands details: 
total_CMD = 128706 
n_nop = 121100 
Read = 7330 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 7332 
total_req = 7338 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 7338 
Row_Bus_Util =  0.002082 
CoL_Bus_Util = 0.057014 
Either_Row_CoL_Bus_Util = 0.059096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.259079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.259079
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128706 n_nop=121415 n_act=140 n_pre=124 n_ref_event=0 n_req=7027 n_rd=7027 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1092
n_activity=37358 dram_eff=0.3762
bk0: 491a 127411i bk1: 390a 127742i bk2: 393a 127585i bk3: 433a 127584i bk4: 520a 127418i bk5: 504a 127398i bk6: 448a 127506i bk7: 424a 127595i bk8: 412a 127542i bk9: 472a 127388i bk10: 396a 127748i bk11: 388a 127685i bk12: 464a 127574i bk13: 400a 127805i bk14: 428a 127682i bk15: 464a 127543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982354
Row_Buffer_Locality_read = 0.982354
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.194921
Bank_Level_Parallism_Col = 1.171954
Bank_Level_Parallism_Ready = 1.039841
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.171954 

BW Util details:
bwutil = 0.109195 
total_CMD = 128706 
util_bw = 14054 
Wasted_Col = 7966 
Wasted_Row = 1312 
Idle = 105374 

BW Util Bottlenecks: 
RCDc_limit = 1777 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6519 
rwq = 0 
CCDLc_limit_alone = 6519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128706 
n_nop = 121415 
Read = 7027 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 7027 
total_req = 7027 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 7027 
Row_Bus_Util =  0.002051 
CoL_Bus_Util = 0.054597 
Either_Row_CoL_Bus_Util = 0.056648 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.274074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.274074
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128706 n_nop=120884 n_act=139 n_pre=123 n_ref_event=0 n_req=7560 n_rd=7560 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1175
n_activity=38846 dram_eff=0.3892
bk0: 484a 127445i bk1: 485a 127449i bk2: 476a 127517i bk3: 411a 127606i bk4: 516a 127428i bk5: 460a 127493i bk6: 476a 127482i bk7: 464a 127362i bk8: 400a 127688i bk9: 472a 127492i bk10: 472a 127570i bk11: 448a 127567i bk12: 472a 127592i bk13: 524a 127323i bk14: 528a 127441i bk15: 472a 127523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983730
Row_Buffer_Locality_read = 0.983730
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192710
Bank_Level_Parallism_Col = 1.170689
Bank_Level_Parallism_Ready = 1.037409
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.170689 

BW Util details:
bwutil = 0.117477 
total_CMD = 128706 
util_bw = 15120 
Wasted_Col = 8469 
Wasted_Row = 1250 
Idle = 103867 

BW Util Bottlenecks: 
RCDc_limit = 1888 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6838 
rwq = 0 
CCDLc_limit_alone = 6838 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128706 
n_nop = 120884 
Read = 7560 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 7560 
total_req = 7560 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 7560 
Row_Bus_Util =  0.002036 
CoL_Bus_Util = 0.058739 
Either_Row_CoL_Bus_Util = 0.060774 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.282271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.282271
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128706 n_nop=120883 n_act=140 n_pre=124 n_ref_event=0 n_req=7559 n_rd=7559 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1175
n_activity=38729 dram_eff=0.3904
bk0: 453a 127535i bk1: 525a 127348i bk2: 502a 127441i bk3: 471a 127489i bk4: 528a 127364i bk5: 440a 127438i bk6: 464a 127446i bk7: 472a 127506i bk8: 488a 127522i bk9: 440a 127581i bk10: 476a 127484i bk11: 376a 127717i bk12: 492a 127500i bk13: 448a 127602i bk14: 552a 127409i bk15: 432a 127583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983596
Row_Buffer_Locality_read = 0.983596
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.204603
Bank_Level_Parallism_Col = 1.184456
Bank_Level_Parallism_Ready = 1.040328
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.184456 

BW Util details:
bwutil = 0.117462 
total_CMD = 128706 
util_bw = 15118 
Wasted_Col = 8321 
Wasted_Row = 1289 
Idle = 103978 

BW Util Bottlenecks: 
RCDc_limit = 1792 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6797 
rwq = 0 
CCDLc_limit_alone = 6797 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128706 
n_nop = 120883 
Read = 7559 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 7559 
total_req = 7559 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 7559 
Row_Bus_Util =  0.002051 
CoL_Bus_Util = 0.058731 
Either_Row_CoL_Bus_Util = 0.060782 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.277151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.277151
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128706 n_nop=121112 n_act=139 n_pre=123 n_ref_event=0 n_req=7333 n_rd=7333 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1139
n_activity=38488 dram_eff=0.3811
bk0: 440a 127540i bk1: 461a 127529i bk2: 464a 127590i bk3: 460a 127519i bk4: 556a 127375i bk5: 520a 127497i bk6: 504a 127413i bk7: 468a 127455i bk8: 416a 127698i bk9: 368a 127738i bk10: 376a 127743i bk11: 420a 127680i bk12: 536a 127406i bk13: 476a 127541i bk14: 444a 127628i bk15: 424a 127646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983227
Row_Buffer_Locality_read = 0.983227
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178704
Bank_Level_Parallism_Col = 1.159729
Bank_Level_Parallism_Ready = 1.032452
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159729 

BW Util details:
bwutil = 0.113950 
total_CMD = 128706 
util_bw = 14666 
Wasted_Col = 8177 
Wasted_Row = 1367 
Idle = 104496 

BW Util Bottlenecks: 
RCDc_limit = 1842 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6597 
rwq = 0 
CCDLc_limit_alone = 6597 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128706 
n_nop = 121112 
Read = 7333 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 123 
n_ref = 0 
n_req = 7333 
total_req = 7333 

Dual Bus Interface Util: 
issued_total_row = 262 
issued_total_col = 7333 
Row_Bus_Util =  0.002036 
CoL_Bus_Util = 0.056975 
Either_Row_CoL_Bus_Util = 0.059003 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000132 
queue_avg = 0.231629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.231629
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128706 n_nop=120829 n_act=144 n_pre=128 n_ref_event=0 n_req=7593 n_rd=7589 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.1182
n_activity=38495 dram_eff=0.3951
bk0: 424a 127650i bk1: 522a 127363i bk2: 443a 127438i bk3: 484a 127362i bk4: 540a 127310i bk5: 472a 127461i bk6: 460a 127515i bk7: 464a 127440i bk8: 420a 127622i bk9: 428a 127545i bk10: 508a 127471i bk11: 444a 127582i bk12: 512a 127358i bk13: 528a 127402i bk14: 480a 127576i bk15: 460a 127539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983142
Row_Buffer_Locality_read = 0.983529
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.223322
Bank_Level_Parallism_Col = 1.202287
Bank_Level_Parallism_Ready = 1.048739
write_to_read_ratio_blp_rw_average = 0.005068
GrpLevelPara = 1.202287 

BW Util details:
bwutil = 0.118176 
total_CMD = 128706 
util_bw = 15210 
Wasted_Col = 8106 
Wasted_Row = 1334 
Idle = 104056 

BW Util Bottlenecks: 
RCDc_limit = 1775 
RCDWRc_limit = 20 
WTRc_limit = 19 
RTWc_limit = 54 
CCDLc_limit = 6597 
rwq = 0 
CCDLc_limit_alone = 6597 
WTRc_limit_alone = 19 
RTWc_limit_alone = 54 

Commands details: 
total_CMD = 128706 
n_nop = 120829 
Read = 7589 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 7593 
total_req = 7605 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 7605 
Row_Bus_Util =  0.002113 
CoL_Bus_Util = 0.059088 
Either_Row_CoL_Bus_Util = 0.061201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.319900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.3199
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=128706 n_nop=121497 n_act=140 n_pre=124 n_ref_event=0 n_req=6945 n_rd=6945 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1079
n_activity=36553 dram_eff=0.38
bk0: 454a 127505i bk1: 480a 127482i bk2: 486a 127501i bk3: 501a 127480i bk4: 448a 127535i bk5: 512a 127262i bk6: 452a 127464i bk7: 396a 127686i bk8: 372a 127674i bk9: 420a 127720i bk10: 352a 127788i bk11: 376a 127781i bk12: 428a 127682i bk13: 436a 127597i bk14: 372a 127762i bk15: 460a 127577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982145
Row_Buffer_Locality_read = 0.982145
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.188177
Bank_Level_Parallism_Col = 1.167179
Bank_Level_Parallism_Ready = 1.033103
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.167179 

BW Util details:
bwutil = 0.107920 
total_CMD = 128706 
util_bw = 13890 
Wasted_Col = 7818 
Wasted_Row = 1339 
Idle = 105659 

BW Util Bottlenecks: 
RCDc_limit = 1836 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6303 
rwq = 0 
CCDLc_limit_alone = 6303 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 128706 
n_nop = 121497 
Read = 6945 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 6945 
total_req = 6945 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 6945 
Row_Bus_Util =  0.002051 
CoL_Bus_Util = 0.053960 
Either_Row_CoL_Bus_Util = 0.056011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.236819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.236819

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6201, Miss = 3618, Miss_rate = 0.583, Pending_hits = 1325, Reservation_fails = 0
L2_cache_bank[1]: Access = 6158, Miss = 3470, Miss_rate = 0.563, Pending_hits = 1244, Reservation_fails = 0
L2_cache_bank[2]: Access = 6408, Miss = 3878, Miss_rate = 0.605, Pending_hits = 1367, Reservation_fails = 0
L2_cache_bank[3]: Access = 5864, Miss = 3490, Miss_rate = 0.595, Pending_hits = 1231, Reservation_fails = 0
L2_cache_bank[4]: Access = 6362, Miss = 3428, Miss_rate = 0.539, Pending_hits = 1256, Reservation_fails = 0
L2_cache_bank[5]: Access = 6331, Miss = 3770, Miss_rate = 0.595, Pending_hits = 1363, Reservation_fails = 0
L2_cache_bank[6]: Access = 6178, Miss = 3778, Miss_rate = 0.612, Pending_hits = 1331, Reservation_fails = 0
L2_cache_bank[7]: Access = 6466, Miss = 3666, Miss_rate = 0.567, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[8]: Access = 6745, Miss = 4168, Miss_rate = 0.618, Pending_hits = 1507, Reservation_fails = 0
L2_cache_bank[9]: Access = 6519, Miss = 3874, Miss_rate = 0.594, Pending_hits = 1427, Reservation_fails = 0
L2_cache_bank[10]: Access = 6419, Miss = 3630, Miss_rate = 0.566, Pending_hits = 1344, Reservation_fails = 0
L2_cache_bank[11]: Access = 6378, Miss = 3854, Miss_rate = 0.604, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[12]: Access = 6065, Miss = 3480, Miss_rate = 0.574, Pending_hits = 1245, Reservation_fails = 0
L2_cache_bank[13]: Access = 6146, Miss = 3682, Miss_rate = 0.599, Pending_hits = 1300, Reservation_fails = 0
L2_cache_bank[14]: Access = 5993, Miss = 3248, Miss_rate = 0.542, Pending_hits = 1202, Reservation_fails = 0
L2_cache_bank[15]: Access = 6687, Miss = 4412, Miss_rate = 0.660, Pending_hits = 1612, Reservation_fails = 0
L2_cache_bank[16]: Access = 6135, Miss = 3616, Miss_rate = 0.589, Pending_hits = 1258, Reservation_fails = 0
L2_cache_bank[17]: Access = 6515, Miss = 4074, Miss_rate = 0.625, Pending_hits = 1470, Reservation_fails = 0
L2_cache_bank[18]: Access = 6005, Miss = 3360, Miss_rate = 0.560, Pending_hits = 1226, Reservation_fails = 0
L2_cache_bank[19]: Access = 6826, Miss = 4114, Miss_rate = 0.603, Pending_hits = 1502, Reservation_fails = 0
L2_cache_bank[20]: Access = 6368, Miss = 3572, Miss_rate = 0.561, Pending_hits = 1305, Reservation_fails = 0
L2_cache_bank[21]: Access = 6594, Miss = 4174, Miss_rate = 0.633, Pending_hits = 1538, Reservation_fails = 0
L2_cache_bank[22]: Access = 6087, Miss = 3534, Miss_rate = 0.581, Pending_hits = 1284, Reservation_fails = 0
L2_cache_bank[23]: Access = 6310, Miss = 3552, Miss_rate = 0.563, Pending_hits = 1303, Reservation_fails = 0
L2_total_cache_accesses = 151760
L2_total_cache_misses = 89442
L2_total_cache_miss_rate = 0.5894
L2_total_cache_pending_hits = 32452
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32452
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 65932
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 327
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1317
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.050

icnt_total_pkts_mem_to_simt=151760
icnt_total_pkts_simt_to_mem=151760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.4089
	minimum = 5
	maximum = 63
Network latency average = 8.4089
	minimum = 5
	maximum = 63
Slowest packet = 228522
Flit latency average = 8.4089
	minimum = 5
	maximum = 63
Slowest flit = 228522
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0805359
	minimum = 0.0452564 (at node 0)
	maximum = 0.0953695 (at node 43)
Accepted packet rate average = 0.0805359
	minimum = 0.0452564 (at node 0)
	maximum = 0.0953695 (at node 43)
Injected flit rate average = 0.0805359
	minimum = 0.0452564 (at node 0)
	maximum = 0.0953695 (at node 43)
Accepted flit rate average= 0.0805359
	minimum = 0.0452564 (at node 0)
	maximum = 0.0953695 (at node 43)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.68003 (4 samples)
	minimum = 5 (4 samples)
	maximum = 71 (4 samples)
Network latency average = 8.68003 (4 samples)
	minimum = 5 (4 samples)
	maximum = 71 (4 samples)
Flit latency average = 8.68003 (4 samples)
	minimum = 5 (4 samples)
	maximum = 71 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0800095 (4 samples)
	minimum = 0.0449606 (4 samples)
	maximum = 0.0971562 (4 samples)
Accepted packet rate average = 0.0800095 (4 samples)
	minimum = 0.0449606 (4 samples)
	maximum = 0.0971562 (4 samples)
Injected flit rate average = 0.0800095 (4 samples)
	minimum = 0.0449606 (4 samples)
	maximum = 0.0971562 (4 samples)
Accepted flit rate average = 0.0800095 (4 samples)
	minimum = 0.0449606 (4 samples)
	maximum = 0.0971562 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 12 sec (132 sec)
gpgpu_simulation_rate = 385174 (inst/sec)
gpgpu_simulation_rate = 552 (cycle/sec)
gpgpu_silicon_slowdown = 2567028x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec9639c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffec96390..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffec96388..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffffec96380..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec96398..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec9637c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec96430..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffffec96438..

GPGPU-Sim PTX: cudaLaunch for 0x0x563804d35ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 17603
gpu_sim_insn = 12070574
gpu_ipc =     685.7112
gpu_tot_sim_cycle = 90557
gpu_tot_sim_insn = 62913614
gpu_tot_ipc =     694.7405
gpu_tot_issued_cta = 235
gpu_occupancy = 20.5504% 
gpu_tot_occupancy = 20.8056% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9511
partiton_level_parallism_total  =       2.0551
partiton_level_parallism_util =       3.7102
partiton_level_parallism_util_total  =       3.9962
L2_BW  =      88.4701 GB/Sec
L2_BW_total  =      93.1871 GB/Sec
gpu_total_sim_rate=385973

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
6169, 6167, 6169, 6169, 6170, 6169, 6169, 6169, 4924, 4924, 4923, 4293, 4294, 4294, 4294, 4294, 
gpgpu_n_tot_thrd_icount = 68969216
gpgpu_n_tot_w_icount = 2155288
gpgpu_n_stall_shd_mem = 145750
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 178270
gpgpu_n_mem_write_global = 7835
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1134380
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 6460930
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 145750
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26738	W0_Idle:142807	W0_Scoreboard:5015345	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:13400	W13:12546	W14:12366	W15:12366	W16:12366	W17:12366	W18:12890	W19:12366	W20:14570	W21:12366	W22:12366	W23:12366	W24:12366	W25:12366	W26:12366	W27:12366	W28:12366	W29:12366	W30:12366	W31:12366	W32:1904026
single_issue_nums: WS0:466064	WS1:466072	WS2:466064	WS3:464132	
dual_issue_nums: WS0:36720	WS1:36716	WS2:36720	WS3:36322	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1426160 {8:178270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 313400 {40:7835,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7130800 {40:178270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 62680 {8:7835,}
maxmflatency = 381 
max_icnt2mem_latency = 78 
maxmrqlatency = 81 
max_icnt2sh_latency = 68 
averagemflatency = 231 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 9 
mrq_lat_table:73241 	11890 	9460 	7221 	6034 	481 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	117234 	68871 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56177 	90908 	32686 	6181 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	88870 	84949 	11678 	595 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	130 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        60        92        64        64        80        72        88        68        68        76        96        80        80        72        84        80 
dram[1]:        76        76        84        80        88        80        68        68        92        84        72        80        68        76        92        68 
dram[2]:        88        76        60        68        72        76        76        76        76       108        64        72        76        68        76        76 
dram[3]:        76        92        72        72        72        80        68        76        72        80        56        88        72        60        76        96 
dram[4]:        80        72        84        72        80        88        80        72        80        84        96        88        72        76        80        76 
dram[5]:        76        88        72        68        80        76        76        76        72        60        72        68        68        84        68        72 
dram[6]:        76        68        72        68        96        92        84        72        80        80        68        64        68        68        72        72 
dram[7]:       100        72        72        76        92        68        80        84        84        88        68        72        88        80        88        80 
dram[8]:        84        84        64        76        72        68        68        92        88        76       112        60        88        72        88        72 
dram[9]:        72        72        72        76        68        76        96        88        68        80        84        72        80        80        76        72 
dram[10]:        64        76        84        92        88        72        72        80        68        76        92        76        96       104        84        72 
dram[11]:        68        76        72        76        68        84        84        68        64        68        60        88        72        84        60        76 
maximum service time to same row:
dram[0]:     10604     10599     11412     11414     12054     12048     12638     12950     13009     13580     14188     14473     15115     15072     15701     15695 
dram[1]:     10474     10470     11431     11410     12033     12054     12691     12638     13652     13011     13595     14485     15056     15067     15662     15686 
dram[2]:     10478     10476     11422     11432     12064     12057     12986     12946     13556     13698     14456     14199     15086     15275     15673     15678 
dram[3]:     10512     10580     11422     11433     12076     11825     12653     12972     13566     13677     14458     14474     15072     15076     16023     15674 
dram[4]:     10504     10606     11452     11471     12050     12059     12691     12422     13682     13571     14224     14220     15067     15058     15389     15383 
dram[5]:     10493     10589     11257     11429     12039     11828     12640     12665     13681     13692     14478     14452     15054     15075     16004     15716 
dram[6]:     10595     10101     11462     11432     12027     12063     12975     12990     13576     13571     14529     13596     14776     15058     16051     15659 
dram[7]:     10622     10826     11474     11463     12318     12036     12971     12416     13621     13664     14468     14471     15079     14782     15708     15701 
dram[8]:     10473     10498     11433     11434     12042     12029     12675     12648     13616     13601     14490     14485     15080     14778     15720     15678 
dram[9]:     10481     10618     11419     11637     12056     12046     12689     12670     13013     13588     14471     14473     15068     15084     15707     16002 
dram[10]:     10585     10589     11436     11437     12023     12398     12420     12682     13608     13583     13603     14189     15063     15062     15661     15674 
dram[11]:     10833     10476     11457     11240     11826     12055     13056     12971     13595     13627     14202     14511     15071     15068     15745     15686 
average row accesses per activate:
dram[0]: 48.181820 55.181820 45.545456 45.833332 56.888889 54.799999 61.333332 55.555557 61.777779 49.777779 68.444443 57.333332 57.777779 61.333332 48.888889 64.000000 
dram[1]: 57.636364 52.636364 45.416668 57.545456 55.599998 57.200001 53.333332 60.888889 69.333336 56.444443 61.777779 64.000000 57.777779 52.888889 70.666664 60.000000 
dram[2]: 56.000000 53.727272 37.615383 39.642857 54.799999 59.599998 65.333336 62.222221 57.777779 58.666668 53.777779 60.444443 62.222221 54.222221 56.000000 54.666668 
dram[3]: 48.416668 46.833332 52.000000 50.454544 48.400002 61.200001 61.777779 64.000000 66.222221 67.555557 55.555557 59.111111 65.777779 53.333332 63.555557 68.444443 
dram[4]: 64.181816 52.454544 53.666668 51.166668 59.200001 58.000000 61.777779 63.555557 60.000000 68.888885 65.777779 65.777779 62.666668 63.555557 70.666664 67.111115 
dram[5]: 42.500000 53.272728 49.583332 49.833332 72.444443 54.799999 66.666664 66.666664 52.444443 53.333332 56.444443 53.777779 64.000000 76.888885 57.333332 61.333332 
dram[6]: 52.636364 46.000000 44.416668 44.416668 61.599998 58.400002 61.333332 55.111111 56.000000 67.111115 51.555557 53.777779 64.444443 55.111111 60.000000 64.444443 
dram[7]: 60.000000 53.181820 53.090908 45.250000 60.400002 57.200001 63.555557 64.000000 56.444443 64.888885 64.444443 65.333336 62.666668 72.444443 76.444443 61.777779 
dram[8]: 48.083332 59.727272 52.166668 51.545456 63.200001 52.000000 63.111111 69.333336 65.777779 61.333332 64.444443 52.444443 63.555557 64.888885 75.111115 60.888889 
dram[9]: 49.454544 54.636364 46.666668 54.545456 62.400002 60.400002 66.666664 61.777779 57.777779 56.000000 60.888889 60.444443 73.333336 66.666664 63.555557 56.000000 
dram[10]: 54.400002 53.833332 39.500000 44.428570 61.200001 54.000000 64.000000 64.888885 64.444443 61.777779 67.555557 61.777779 68.888885 67.555557 64.444443 64.000000 
dram[11]: 48.545456 55.636364 50.500000 51.416668 55.599998 60.200001 61.333332 54.666668 52.000000 58.222221 51.111111 57.777779 57.333332 61.777779 50.222221 60.000000 
average row locality = 108354/1877 = 57.727222
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       530       607       501       550       512       548       552       500       556       448       616       516       520       552       440       576 
dram[1]:       634       579       545       633       556       572       480       548       624       508       556       576       520       476       636       540 
dram[2]:       616       591       488       554       548       596       588       560       520       528       484       544       560       488       504       492 
dram[3]:       581       562       624       555       484       612       556       576       596       608       500       532       592       480       572       616 
dram[4]:       706       577       644       614       592       580       556       572       540       620       592       592       564       572       636       604 
dram[5]:       593       586       595       598       652       548       600       600       472       480       508       484       576       692       516       552 
dram[6]:       579       506       533       533       616       584       552       496       504       604       464       484       580       496       540       580 
dram[7]:       660       585       584       543       604       572       572       576       508       584       580       588       564       652       688       556 
dram[8]:       577       657       626       567       632       520       568       624       592       552       580       472       572       584       676       548 
dram[9]:       544       601       560       600       624       604       600       556       520       504       548       544       660       600       572       504 
dram[10]:       544       646       551       620       612       540       576       584       580       556       608       556       620       608       580       576 
dram[11]:       534       612       606       617       556       602       552       492       468       524       460       520       516       556       452       540 
total dram reads = 108346
bank skew: 706/440 = 1.60
chip skew: 9561/8524 = 1.12
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         4         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         8         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 32
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        460       473       443       453       407       389       386       396       387       390       385       382       382       366       377       369
dram[1]:        428       460       437       410       363       380       381       386       386       391       371       375       367       366       370       375
dram[2]:        470       480       436       443       394       385       396       399       383       400       381       388       363       393       376       399
dram[3]:        461       486       415       457       376       392       370       391       369       379       399       380       376       360       372       367
dram[4]:        462       482       447       450       374       397       374       370       368       372       361       369       361       366       351       360
dram[5]:        499       448       457       431       381       373       394       392       416       381       386       382       349       351       361       366
dram[6]:        502       456       439       456       363       377       383       394       381       375       387       390       369       377       362       365
dram[7]:        470       446       423       420       370       391       379       394       395       379       367       361       353       362       366       354
dram[8]:        466       459       414       422       382       392       371       367       362       378       373       388       360       363       358       367
dram[9]:        451       482       459       416       393       370       392       396       397       394       374       383       365       378       371       364
dram[10]:        511       486       453       392       382       373       380       382       372       384       367       394       361       371       357       374
dram[11]:        434       440       449       460       378       401       419       400       411       382       391       393       383       378       365       373
maximum mf latency per bank:
dram[0]:        314       340       290       304       311       315       297       316       294       303       296       285       293       291       284       295
dram[1]:        288       303       296       296       309       323       309       297       303       310       307       301       288       292       289       288
dram[2]:        323       316       290       295       321       324       296       307       306       292       288       288       294       295       291       285
dram[3]:        298       316       293       302       314       335       322       312       304       316       295       290       283       295       294       289
dram[4]:        348       339       317       328       313       381       312       319       288       289       296       302       286       289       286       291
dram[5]:        328       290       303       302       329       336       306       327       306       300       292       292       292       286       286       284
dram[6]:        321       319       311       306       298       300       313       322       320       322       285       293       293       295       293       291
dram[7]:        319       312       284       293       302       297       323       316       290       304       292       303       288       324       326       356
dram[8]:        318       316       321       302       334       334       303       308       306       300       303       297       297       304       286       291
dram[9]:        301       293       294       284       306       320       300       317       298       325       304       297       313       312       288       288
dram[10]:        352       321       306       301       318       322       301       308       310       299       294       287       293       300       286       301
dram[11]:        300       311       302       302       301       324       320       315       300       314       291       301       290       282       289       290
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=159762 n_nop=150914 n_act=170 n_pre=154 n_ref_event=94798618135200 n_req=8524 n_rd=8524 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1067
n_activity=46061 dram_eff=0.3701
bk0: 530a 158392i bk1: 607a 158248i bk2: 501a 158527i bk3: 550a 158362i bk4: 512a 158467i bk5: 548a 158360i bk6: 552a 158401i bk7: 500a 158356i bk8: 556a 158427i bk9: 448a 158586i bk10: 616a 158219i bk11: 516a 158447i bk12: 520a 158452i bk13: 552a 158371i bk14: 440a 158662i bk15: 576a 158337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981933
Row_Buffer_Locality_read = 0.981933
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173449
Bank_Level_Parallism_Col = 0.676764
Bank_Level_Parallism_Ready = 1.038944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.106709 
total_CMD = 159762 
util_bw = 17048 
Wasted_Col = 9804 
Wasted_Row = 1772 
Idle = 131138 

BW Util Bottlenecks: 
RCDc_limit = 2305 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7854 
rwq = 0 
CCDLc_limit_alone = 7854 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159762 
n_nop = 150914 
Read = 8524 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 170 
n_pre = 154 
n_ref = 94798618135200 
n_req = 8524 
total_req = 8524 

Dual Bus Interface Util: 
issued_total_row = 324 
issued_total_col = 8524 
Row_Bus_Util =  0.002028 
CoL_Bus_Util = 0.053354 
Either_Row_CoL_Bus_Util = 0.055382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.253702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.253702
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=159762 n_nop=150453 n_act=171 n_pre=155 n_ref_event=0 n_req=8983 n_rd=8983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1125
n_activity=47263 dram_eff=0.3801
bk0: 634a 158180i bk1: 579a 158326i bk2: 545a 158346i bk3: 633a 158187i bk4: 556a 158221i bk5: 572a 158242i bk6: 480a 158500i bk7: 548a 158289i bk8: 624a 158161i bk9: 508a 158489i bk10: 556a 158291i bk11: 576a 158233i bk12: 520a 158506i bk13: 476a 158519i bk14: 636a 158226i bk15: 540a 158466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982745
Row_Buffer_Locality_read = 0.982745
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196009
Bank_Level_Parallism_Col = 1.004530
Bank_Level_Parallism_Ready = 1.038838
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.112455 
total_CMD = 159762 
util_bw = 17966 
Wasted_Col = 10106 
Wasted_Row = 1580 
Idle = 130110 

BW Util Bottlenecks: 
RCDc_limit = 2252 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8251 
rwq = 0 
CCDLc_limit_alone = 8251 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159762 
n_nop = 150453 
Read = 8983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 171 
n_pre = 155 
n_ref = 0 
n_req = 8983 
total_req = 8983 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 8983 
Row_Bus_Util =  0.002041 
CoL_Bus_Util = 0.056227 
Either_Row_CoL_Bus_Util = 0.058268 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.238430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.23843
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=159762 n_nop=150759 n_act=175 n_pre=159 n_ref_event=0 n_req=8663 n_rd=8661 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.1085
n_activity=46565 dram_eff=0.3723
bk0: 616a 158200i bk1: 591a 158213i bk2: 488a 158470i bk3: 554a 158193i bk4: 548a 158375i bk5: 596a 158182i bk6: 588a 158222i bk7: 560a 158275i bk8: 520a 158461i bk9: 528a 158462i bk10: 484a 158571i bk11: 544a 158414i bk12: 560a 158378i bk13: 488a 158488i bk14: 504a 158479i bk15: 492a 158573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981646
Row_Buffer_Locality_read = 0.981873
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.172866
Bank_Level_Parallism_Col = 1.155033
Bank_Level_Parallism_Ready = 1.030562
write_to_read_ratio_blp_rw_average = 0.002462
GrpLevelPara = 1.155033 

BW Util details:
bwutil = 0.108524 
total_CMD = 159762 
util_bw = 17338 
Wasted_Col = 10048 
Wasted_Row = 1809 
Idle = 130567 

BW Util Bottlenecks: 
RCDc_limit = 2324 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 19 
CCDLc_limit = 8057 
rwq = 0 
CCDLc_limit_alone = 8057 
WTRc_limit_alone = 0 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 159762 
n_nop = 150759 
Read = 8661 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 175 
n_pre = 159 
n_ref = 0 
n_req = 8663 
total_req = 8669 

Dual Bus Interface Util: 
issued_total_row = 334 
issued_total_col = 8669 
Row_Bus_Util =  0.002091 
CoL_Bus_Util = 0.054262 
Either_Row_CoL_Bus_Util = 0.056353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.244382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.244382
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=159762 n_nop=150388 n_act=173 n_pre=157 n_ref_event=0 n_req=9046 n_rd=9046 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=47004 dram_eff=0.3849
bk0: 581a 158268i bk1: 562a 158312i bk2: 624a 158198i bk3: 555a 158240i bk4: 484a 158507i bk5: 612a 158050i bk6: 556a 158188i bk7: 576a 158174i bk8: 596a 158305i bk9: 608a 158149i bk10: 500a 158431i bk11: 532a 158365i bk12: 592a 158253i bk13: 480a 158506i bk14: 572a 158405i bk15: 616a 158288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982644
Row_Buffer_Locality_read = 0.982644
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198889
Bank_Level_Parallism_Col = 0.984813
Bank_Level_Parallism_Ready = 1.043863
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.113243 
total_CMD = 159762 
util_bw = 18092 
Wasted_Col = 10259 
Wasted_Row = 1642 
Idle = 129769 

BW Util Bottlenecks: 
RCDc_limit = 2233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8413 
rwq = 0 
CCDLc_limit_alone = 8413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159762 
n_nop = 150388 
Read = 9046 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 173 
n_pre = 157 
n_ref = 0 
n_req = 9046 
total_req = 9046 

Dual Bus Interface Util: 
issued_total_row = 330 
issued_total_col = 9046 
Row_Bus_Util =  0.002066 
CoL_Bus_Util = 0.056622 
Either_Row_CoL_Bus_Util = 0.058675 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000213 
queue_avg = 0.274189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.274189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=159762 n_nop=149873 n_act=172 n_pre=156 n_ref_event=0 n_req=9561 n_rd=9561 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1197
n_activity=48169 dram_eff=0.397
bk0: 706a 158021i bk1: 577a 158248i bk2: 644a 158149i bk3: 614a 158205i bk4: 592a 158213i bk5: 580a 158159i bk6: 556a 158216i bk7: 572a 158144i bk8: 540a 158336i bk9: 620a 158116i bk10: 592a 158304i bk11: 592a 158163i bk12: 564a 158480i bk13: 572a 158376i bk14: 636a 158285i bk15: 604a 158283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983684
Row_Buffer_Locality_read = 0.983684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.223110
Bank_Level_Parallism_Col = 1.203598
Bank_Level_Parallism_Ready = 1.049132
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203598 

BW Util details:
bwutil = 0.119691 
total_CMD = 159762 
util_bw = 19122 
Wasted_Col = 10018 
Wasted_Row = 1623 
Idle = 128999 

BW Util Bottlenecks: 
RCDc_limit = 2236 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8150 
rwq = 0 
CCDLc_limit_alone = 8150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159762 
n_nop = 149873 
Read = 9561 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 9561 
total_req = 9561 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 9561 
Row_Bus_Util =  0.002053 
CoL_Bus_Util = 0.059845 
Either_Row_CoL_Bus_Util = 0.061898 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.342704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.342704
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=159762 n_nop=150370 n_act=174 n_pre=158 n_ref_event=0 n_req=9054 n_rd=9052 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.1134
n_activity=47919 dram_eff=0.3781
bk0: 593a 158091i bk1: 586a 158274i bk2: 595a 158441i bk3: 598a 158217i bk4: 652a 158142i bk5: 548a 158340i bk6: 600a 158140i bk7: 600a 158121i bk8: 472a 158547i bk9: 480a 158545i bk10: 508a 158454i bk11: 484a 158436i bk12: 576a 158420i bk13: 692a 158036i bk14: 516a 158522i bk15: 552a 158343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982549
Row_Buffer_Locality_read = 0.982766
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.185936
Bank_Level_Parallism_Col = 1.168381
Bank_Level_Parallism_Ready = 1.039925
write_to_read_ratio_blp_rw_average = 0.004102
GrpLevelPara = 1.168021 

BW Util details:
bwutil = 0.113419 
total_CMD = 159762 
util_bw = 18120 
Wasted_Col = 10278 
Wasted_Row = 1743 
Idle = 129621 

BW Util Bottlenecks: 
RCDc_limit = 2245 
RCDWRc_limit = 14 
WTRc_limit = 40 
RTWc_limit = 71 
CCDLc_limit = 8246 
rwq = 0 
CCDLc_limit_alone = 8239 
WTRc_limit_alone = 33 
RTWc_limit_alone = 71 

Commands details: 
total_CMD = 159762 
n_nop = 150370 
Read = 9052 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 174 
n_pre = 158 
n_ref = 0 
n_req = 9054 
total_req = 9060 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 9060 
Row_Bus_Util =  0.002078 
CoL_Bus_Util = 0.056709 
Either_Row_CoL_Bus_Util = 0.058787 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.267141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.267141
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=159762 n_nop=150783 n_act=172 n_pre=156 n_ref_event=0 n_req=8651 n_rd=8651 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1083
n_activity=46029 dram_eff=0.3759
bk0: 579a 158236i bk1: 506a 158536i bk2: 533a 158328i bk3: 533a 158384i bk4: 616a 158257i bk5: 584a 158225i bk6: 552a 158282i bk7: 496a 158470i bk8: 504a 158360i bk9: 604a 158106i bk10: 464a 158604i bk11: 484a 158447i bk12: 580a 158336i bk13: 496a 158635i bk14: 540a 158494i bk15: 580a 158293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981967
Row_Buffer_Locality_read = 0.981967
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.193229
Bank_Level_Parallism_Col = 1.170169
Bank_Level_Parallism_Ready = 1.036635
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.170169 

BW Util details:
bwutil = 0.108299 
total_CMD = 159762 
util_bw = 17302 
Wasted_Col = 9764 
Wasted_Row = 1654 
Idle = 131042 

BW Util Bottlenecks: 
RCDc_limit = 2194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7965 
rwq = 0 
CCDLc_limit_alone = 7965 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159762 
n_nop = 150783 
Read = 8651 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 8651 
total_req = 8651 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 8651 
Row_Bus_Util =  0.002053 
CoL_Bus_Util = 0.054149 
Either_Row_CoL_Bus_Util = 0.056202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.267830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.26783
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=159762 n_nop=150020 n_act=171 n_pre=155 n_ref_event=0 n_req=9416 n_rd=9416 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1179
n_activity=48496 dram_eff=0.3883
bk0: 660a 158111i bk1: 585a 158239i bk2: 584a 158285i bk3: 543a 158396i bk4: 604a 158274i bk5: 572a 158262i bk6: 572a 158255i bk7: 576a 158057i bk8: 508a 158466i bk9: 584a 158246i bk10: 580a 158364i bk11: 588a 158275i bk12: 564a 158411i bk13: 652a 158018i bk14: 688a 158028i bk15: 556a 158229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983539
Row_Buffer_Locality_read = 0.983539
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.201968
Bank_Level_Parallism_Col = 1.182059
Bank_Level_Parallism_Ready = 1.048610
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.182059 

BW Util details:
bwutil = 0.117875 
total_CMD = 159762 
util_bw = 18832 
Wasted_Col = 10460 
Wasted_Row = 1612 
Idle = 128858 

BW Util Bottlenecks: 
RCDc_limit = 2310 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8452 
rwq = 0 
CCDLc_limit_alone = 8452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159762 
n_nop = 150020 
Read = 9416 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 171 
n_pre = 155 
n_ref = 0 
n_req = 9416 
total_req = 9416 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 9416 
Row_Bus_Util =  0.002041 
CoL_Bus_Util = 0.058938 
Either_Row_CoL_Bus_Util = 0.060978 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.286182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.286182
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=159762 n_nop=150087 n_act=172 n_pre=156 n_ref_event=0 n_req=9347 n_rd=9347 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.117
n_activity=47776 dram_eff=0.3913
bk0: 577a 158297i bk1: 657a 158084i bk2: 626a 158168i bk3: 567a 158300i bk4: 632a 158164i bk5: 520a 158260i bk6: 568a 158222i bk7: 624a 158098i bk8: 592a 158338i bk9: 552a 158268i bk10: 580a 158257i bk11: 472a 158555i bk12: 572a 158308i bk13: 584a 158309i bk14: 676a 158175i bk15: 548a 158389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983310
Row_Buffer_Locality_read = 0.983310
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.207851
Bank_Level_Parallism_Col = 1.189263
Bank_Level_Parallism_Ready = 1.045017
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.189263 

BW Util details:
bwutil = 0.117012 
total_CMD = 159762 
util_bw = 18694 
Wasted_Col = 10205 
Wasted_Row = 1655 
Idle = 129208 

BW Util Bottlenecks: 
RCDc_limit = 2212 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8327 
rwq = 0 
CCDLc_limit_alone = 8327 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159762 
n_nop = 150087 
Read = 9347 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 9347 
total_req = 9347 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 9347 
Row_Bus_Util =  0.002053 
CoL_Bus_Util = 0.058506 
Either_Row_CoL_Bus_Util = 0.060559 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.273450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.27345
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=159762 n_nop=150296 n_act=171 n_pre=155 n_ref_event=0 n_req=9141 n_rd=9141 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1144
n_activity=47453 dram_eff=0.3853
bk0: 544a 158332i bk1: 601a 158270i bk2: 560a 158398i bk3: 600a 158237i bk4: 624a 158230i bk5: 604a 158294i bk6: 600a 158211i bk7: 556a 158289i bk8: 520a 158485i bk9: 504a 158427i bk10: 548a 158368i bk11: 544a 158366i bk12: 660a 158141i bk13: 600a 158242i bk14: 572a 158345i bk15: 504a 158474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983043
Row_Buffer_Locality_read = 0.983043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196620
Bank_Level_Parallism_Col = 1.175781
Bank_Level_Parallism_Ready = 1.042879
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175781 

BW Util details:
bwutil = 0.114433 
total_CMD = 159762 
util_bw = 18282 
Wasted_Col = 9986 
Wasted_Row = 1653 
Idle = 129841 

BW Util Bottlenecks: 
RCDc_limit = 2223 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8114 
rwq = 0 
CCDLc_limit_alone = 8114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159762 
n_nop = 150296 
Read = 9141 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 171 
n_pre = 155 
n_ref = 0 
n_req = 9141 
total_req = 9141 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 9141 
Row_Bus_Util =  0.002041 
CoL_Bus_Util = 0.057216 
Either_Row_CoL_Bus_Util = 0.059251 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000106 
queue_avg = 0.243619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.243619
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=159762 n_nop=150054 n_act=176 n_pre=160 n_ref_event=0 n_req=9361 n_rd=9357 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.1173
n_activity=47470 dram_eff=0.3949
bk0: 544a 158412i bk1: 646a 158121i bk2: 551a 158244i bk3: 620a 158075i bk4: 612a 158198i bk5: 540a 158340i bk6: 576a 158263i bk7: 584a 158148i bk8: 580a 158267i bk9: 556a 158279i bk10: 608a 158252i bk11: 556a 158316i bk12: 620a 158117i bk13: 608a 158246i bk14: 580a 158386i bk15: 576a 158305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982908
Row_Buffer_Locality_read = 0.983221
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.219256
Bank_Level_Parallism_Col = 1.197153
Bank_Level_Parallism_Ready = 1.048710
write_to_read_ratio_blp_rw_average = 0.004101
GrpLevelPara = 1.197153 

BW Util details:
bwutil = 0.117337 
total_CMD = 159762 
util_bw = 18746 
Wasted_Col = 10049 
Wasted_Row = 1654 
Idle = 129313 

BW Util Bottlenecks: 
RCDc_limit = 2176 
RCDWRc_limit = 20 
WTRc_limit = 19 
RTWc_limit = 54 
CCDLc_limit = 8196 
rwq = 0 
CCDLc_limit_alone = 8196 
WTRc_limit_alone = 19 
RTWc_limit_alone = 54 

Commands details: 
total_CMD = 159762 
n_nop = 150054 
Read = 9357 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 176 
n_pre = 160 
n_ref = 0 
n_req = 9361 
total_req = 9373 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 9373 
Row_Bus_Util =  0.002103 
CoL_Bus_Util = 0.058669 
Either_Row_CoL_Bus_Util = 0.060765 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.000103 
queue_avg = 0.305861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.305861
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=159762 n_nop=150827 n_act=172 n_pre=156 n_ref_event=0 n_req=8607 n_rd=8607 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1077
n_activity=45530 dram_eff=0.3781
bk0: 534a 158362i bk1: 612a 158249i bk2: 606a 158273i bk3: 617a 158255i bk4: 556a 158360i bk5: 602a 158067i bk6: 552a 158256i bk7: 492a 158430i bk8: 468a 158461i bk9: 524a 158496i bk10: 460a 158569i bk11: 520a 158458i bk12: 516a 158494i bk13: 556a 158385i bk14: 452a 158591i bk15: 540a 158453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981875
Row_Buffer_Locality_read = 0.981875
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189311
Bank_Level_Parallism_Col = 1.167095
Bank_Level_Parallism_Ready = 1.036818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.167095 

BW Util details:
bwutil = 0.107748 
total_CMD = 159762 
util_bw = 17214 
Wasted_Col = 9684 
Wasted_Row = 1659 
Idle = 131205 

BW Util Bottlenecks: 
RCDc_limit = 2263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7808 
rwq = 0 
CCDLc_limit_alone = 7808 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 159762 
n_nop = 150827 
Read = 8607 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 8607 
total_req = 8607 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 8607 
Row_Bus_Util =  0.002053 
CoL_Bus_Util = 0.053874 
Either_Row_CoL_Bus_Util = 0.055927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.236370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.23637

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7514, Miss = 4386, Miss_rate = 0.584, Pending_hits = 1529, Reservation_fails = 0
L2_cache_bank[1]: Access = 7527, Miss = 4258, Miss_rate = 0.566, Pending_hits = 1462, Reservation_fails = 0
L2_cache_bank[2]: Access = 7794, Miss = 4722, Miss_rate = 0.606, Pending_hits = 1600, Reservation_fails = 0
L2_cache_bank[3]: Access = 7368, Miss = 4386, Miss_rate = 0.595, Pending_hits = 1527, Reservation_fails = 0
L2_cache_bank[4]: Access = 7683, Miss = 4164, Miss_rate = 0.542, Pending_hits = 1481, Reservation_fails = 0
L2_cache_bank[5]: Access = 7754, Miss = 4638, Miss_rate = 0.598, Pending_hits = 1639, Reservation_fails = 0
L2_cache_bank[6]: Access = 7635, Miss = 4654, Miss_rate = 0.610, Pending_hits = 1591, Reservation_fails = 0
L2_cache_bank[7]: Access = 7931, Miss = 4534, Miss_rate = 0.572, Pending_hits = 1633, Reservation_fails = 0
L2_cache_bank[8]: Access = 8198, Miss = 5084, Miss_rate = 0.620, Pending_hits = 1762, Reservation_fails = 0
L2_cache_bank[9]: Access = 7832, Miss = 4634, Miss_rate = 0.592, Pending_hits = 1642, Reservation_fails = 0
L2_cache_bank[10]: Access = 7740, Miss = 4420, Miss_rate = 0.571, Pending_hits = 1570, Reservation_fails = 0
L2_cache_bank[11]: Access = 7871, Miss = 4786, Miss_rate = 0.608, Pending_hits = 1706, Reservation_fails = 0
L2_cache_bank[12]: Access = 7399, Miss = 4232, Miss_rate = 0.572, Pending_hits = 1480, Reservation_fails = 0
L2_cache_bank[13]: Access = 7555, Miss = 4554, Miss_rate = 0.603, Pending_hits = 1548, Reservation_fails = 0
L2_cache_bank[14]: Access = 7440, Miss = 4044, Miss_rate = 0.544, Pending_hits = 1461, Reservation_fails = 0
L2_cache_bank[15]: Access = 8252, Miss = 5472, Miss_rate = 0.663, Pending_hits = 1928, Reservation_fails = 0
L2_cache_bank[16]: Access = 7620, Miss = 4524, Miss_rate = 0.594, Pending_hits = 1505, Reservation_fails = 0
L2_cache_bank[17]: Access = 7938, Miss = 4954, Miss_rate = 0.624, Pending_hits = 1738, Reservation_fails = 0
L2_cache_bank[18]: Access = 7512, Miss = 4248, Miss_rate = 0.565, Pending_hits = 1481, Reservation_fails = 0
L2_cache_bank[19]: Access = 8317, Miss = 5034, Miss_rate = 0.605, Pending_hits = 1781, Reservation_fails = 0
L2_cache_bank[20]: Access = 7844, Miss = 4368, Miss_rate = 0.557, Pending_hits = 1520, Reservation_fails = 0
L2_cache_bank[21]: Access = 8122, Miss = 5146, Miss_rate = 0.634, Pending_hits = 1821, Reservation_fails = 0
L2_cache_bank[22]: Access = 7684, Miss = 4482, Miss_rate = 0.583, Pending_hits = 1562, Reservation_fails = 0
L2_cache_bank[23]: Access = 7575, Miss = 4266, Miss_rate = 0.563, Pending_hits = 1527, Reservation_fails = 0
L2_total_cache_accesses = 186105
L2_total_cache_misses = 109990
L2_total_cache_miss_rate = 0.5910
L2_total_cache_pending_hits = 38494
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31430
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 38494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27003
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81343
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6191
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 327
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1317
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 178270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.050

icnt_total_pkts_mem_to_simt=186105
icnt_total_pkts_simt_to_mem=186105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.26464
	minimum = 5
	maximum = 66
Network latency average = 8.26464
	minimum = 5
	maximum = 66
Slowest packet = 370935
Flit latency average = 8.26464
	minimum = 5
	maximum = 66
Slowest flit = 370935
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0750418
	minimum = 0.0361302 (at node 10)
	maximum = 0.0907232 (at node 50)
Accepted packet rate average = 0.0750418
	minimum = 0.0361302 (at node 10)
	maximum = 0.0907232 (at node 50)
Injected flit rate average = 0.0750418
	minimum = 0.0361302 (at node 10)
	maximum = 0.0907232 (at node 50)
Accepted flit rate average= 0.0750418
	minimum = 0.0361302 (at node 10)
	maximum = 0.0907232 (at node 50)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.59695 (5 samples)
	minimum = 5 (5 samples)
	maximum = 70 (5 samples)
Network latency average = 8.59695 (5 samples)
	minimum = 5 (5 samples)
	maximum = 70 (5 samples)
Flit latency average = 8.59695 (5 samples)
	minimum = 5 (5 samples)
	maximum = 70 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.079016 (5 samples)
	minimum = 0.0431945 (5 samples)
	maximum = 0.0958696 (5 samples)
Accepted packet rate average = 0.079016 (5 samples)
	minimum = 0.0431945 (5 samples)
	maximum = 0.0958696 (5 samples)
Injected flit rate average = 0.079016 (5 samples)
	minimum = 0.0431945 (5 samples)
	maximum = 0.0958696 (5 samples)
Accepted flit rate average = 0.079016 (5 samples)
	minimum = 0.0431945 (5 samples)
	maximum = 0.0958696 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 43 sec (163 sec)
gpgpu_simulation_rate = 385973 (inst/sec)
gpgpu_simulation_rate = 555 (cycle/sec)
gpgpu_silicon_slowdown = 2553153x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
