Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Tue Jul 18 11:38:37 2023
| Host             : hht-lab running 64-bit Ubuntu 18.04.4 LTS
| Command          : report_power -file yolo_layer_top_power_routed.rpt -pb yolo_layer_top_power_summary_routed.pb -rpx yolo_layer_top_power_routed.rpx
| Design           : yolo_layer_top
| Device           : xc7vx690tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.666        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.337        |
| Device Static (W)        | 0.329        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 84.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.133 |        5 |       --- |             --- |
| Slice Logic             |     0.001 |    60079 |       --- |             --- |
|   LUT as Logic          |     0.001 |    26402 |    433200 |            6.09 |
|   CARRY4                |    <0.001 |     4782 |    108300 |            4.42 |
|   Register              |    <0.001 |    21127 |    866400 |            2.44 |
|   LUT as Shift Register |    <0.001 |        2 |    174200 |           <0.01 |
|   Others                |     0.000 |      922 |       --- |             --- |
| Signals                 |     0.002 |    46477 |       --- |             --- |
| Block RAM               |     0.075 |     21.5 |      1470 |            1.46 |
| MMCM                    |     0.122 |        1 |        20 |            5.00 |
| DSPs                    |    <0.001 |      450 |      3600 |           12.50 |
| I/O                     |     0.004 |        2 |       850 |            0.24 |
| Static Power            |     0.329 |          |           |                 |
| Total                   |     0.666 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.402 |       0.210 |      0.192 |
| Vccaux    |       1.800 |     0.122 |       0.069 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.003 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-------------------------------------+-----------------+
| Clock                | Domain                              | Constraint (ns) |
+----------------------+-------------------------------------+-----------------+
| clk_out1_clk_wiz_0   | uut_clk_gen/inst/clk_out1_clk_wiz_0 |             6.7 |
| clkfbout_clk_wiz_0   | uut_clk_gen/inst/clkfbout_clk_wiz_0 |            20.0 |
| diff_clock_rtl_clk_p | diff_clock_rtl_clk_p                |             5.0 |
+----------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| yolo_layer_top                       |     0.337 |
|   uut_NMS                            |     0.122 |
|     gen_pe_unit_LOOP[0].uut_pe_unit  |     0.002 |
|     gen_pe_unit_LOOP[10].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[11].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[12].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[13].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[14].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[15].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[16].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[17].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[18].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[19].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[1].uut_pe_unit  |     0.002 |
|     gen_pe_unit_LOOP[20].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[21].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[22].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[23].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[24].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[25].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[26].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[27].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[28].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[29].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[2].uut_pe_unit  |     0.002 |
|     gen_pe_unit_LOOP[30].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[31].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[32].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[33].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[34].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[35].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[36].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[37].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[38].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[39].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[3].uut_pe_unit  |     0.002 |
|     gen_pe_unit_LOOP[40].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[41].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[42].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[43].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[44].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[45].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[46].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[47].uut_pe_unit |     0.002 |
|     gen_pe_unit_LOOP[4].uut_pe_unit  |     0.002 |
|     gen_pe_unit_LOOP[5].uut_pe_unit  |     0.002 |
|     gen_pe_unit_LOOP[6].uut_pe_unit  |     0.002 |
|     gen_pe_unit_LOOP[7].uut_pe_unit  |     0.002 |
|     gen_pe_unit_LOOP[8].uut_pe_unit  |     0.002 |
|     gen_pe_unit_LOOP[9].uut_pe_unit  |     0.002 |
|     uut_output_buffer                |     0.019 |
|       uut_comp_tree1                 |     0.001 |
|       uut_comp_tree2                 |     0.001 |
|       uut_fifo_1                     |     0.007 |
|       uut_fifo_2                     |     0.007 |
|   uut_clk_gen                        |     0.127 |
|     inst                             |     0.127 |
|   uut_position_resolution            |     0.083 |
|     uut_box1_ram                     |     0.014 |
|       uut_cls1_2_bram                |     0.002 |
|       uut_cls3_4_bram                |     0.002 |
|       uut_cls5_6_bram                |     0.002 |
|       uut_cls7_8_bram                |     0.002 |
|       uut_cls9_10_bram               |     0.002 |
|       uut_wh_bram                    |     0.002 |
|       uut_xy_bram                    |     0.002 |
|     uut_box2_ram                     |     0.014 |
|       uut_cls1_2_bram                |     0.002 |
|       uut_cls3_4_bram                |     0.002 |
|       uut_cls5_6_bram                |     0.002 |
|       uut_cls7_8_bram                |     0.002 |
|       uut_cls9_10_bram               |     0.002 |
|       uut_wh_bram                    |     0.002 |
|       uut_xy_bram                    |     0.002 |
|     uut_box3_ram                     |     0.012 |
|       uut_cls1_2_bram                |     0.002 |
|       uut_cls3_4_bram                |     0.002 |
|       uut_cls5_6_bram                |     0.002 |
|       uut_cls7_8_bram                |     0.002 |
|       uut_cls9_10_bram               |     0.002 |
|       uut_xy_bram                    |     0.002 |
|     uut_rc_decode_pos                |     0.037 |
|       uut_decode_unit1               |     0.017 |
|       uut_decode_unit2               |     0.017 |
|       uut_div_gen1                   |     0.001 |
|       uut_div_gen2                   |     0.001 |
|     uut_write_cache_pool             |     0.005 |
|   uut_requant                        |     0.003 |
|   uut_sys_rst                        |     0.002 |
+--------------------------------------+-----------+


