{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510971576758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510971576760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 00:19:36 2017 " "Processing started: Sat Nov 18 00:19:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510971576760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510971576760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510971576761 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1510971576989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux16bit2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux16bit2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16bit2x1 " "Found entity 1: Mux16bit2x1" {  } { { "Mux16bit2x1.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Mux16bit2x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510971577073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510971577073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Decoder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510971577074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510971577074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.v 1 1 " "Found 1 design units, including 1 entities, in source file ULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/ULA.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510971577075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510971577075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control.v 1 1 " "Found 1 design units, including 1 entities, in source file Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Control.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510971577076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510971577076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WrapperSim.v 1 1 " "Found 1 design units, including 1 entities, in source file WrapperSim.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapperSim " "Found entity 1: WrapperSim" {  } { { "WrapperSim.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/WrapperSim.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510971577077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510971577077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux4bit2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux4bit2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4bit2x1 " "Found entity 1: Mux4bit2x1" {  } { { "Mux4bit2x1.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Mux4bit2x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510971577078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510971577078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dec7Seg.v 1 1 " "Found 1 design units, including 1 entities, in source file Dec7Seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7Seg " "Found entity 1: Dec7Seg" {  } { { "Dec7Seg.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Dec7Seg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510971577079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510971577079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterBank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/RegisterBank.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510971577080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510971577080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "WrapperDE2.v(86) " "Verilog HDL information at WrapperDE2.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "WrapperDE2.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/WrapperDE2.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1510971577081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST rst WrapperDE2.v(36) " "Verilog HDL Declaration information at WrapperDE2.v(36): object \"RST\" differs only in case from object \"rst\" in the same scope" {  } { { "WrapperDE2.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/WrapperDE2.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510971577081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WrapperDE2.v 1 1 " "Found 1 design units, including 1 entities, in source file WrapperDE2.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapperDE2 " "Found entity 1: WrapperDE2" {  } { { "WrapperDE2.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/WrapperDE2.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510971577081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510971577081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstrMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstrMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstrMemory " "Found entity 1: InstrMemory" {  } { { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/InstrMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510971577082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510971577082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux16bit3x1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux16bit3x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16bit3x1 " "Found entity 1: Mux16bit3x1" {  } { { "Mux16bit3x1.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Mux16bit3x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510971577083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510971577083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Microprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file Microprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Microprocessor " "Found entity 1: Microprocessor" {  } { { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510971577084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510971577084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mult.v 1 1 " "Found 1 design units, including 1 entities, in source file Mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "Mult.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Mult.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510971577085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510971577085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microprocessor " "Elaborating entity \"Microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510971577159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrMemory InstrMemory:instrMemory " "Elaborating entity \"InstrMemory\" for hierarchy \"InstrMemory:instrMemory\"" {  } { { "Microprocessor.v" "instrMemory" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstrMemory:instrMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\"" {  } { { "InstrMemory.v" "altsyncram_component" { Text "/home/iuri/Projects/altera/Microprocessor/InstrMemory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstrMemory:instrMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\"" {  } { { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/InstrMemory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510971577293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstrMemory:instrMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/iuri/Projects/altera/Microprocessor/MemoryInitFile.mif " "Parameter \"init_file\" = \"/home/iuri/Projects/altera/Microprocessor/MemoryInitFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577293 ""}  } { { "InstrMemory.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/InstrMemory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510971577293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1tc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1tc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1tc1 " "Found entity 1: altsyncram_1tc1" {  } { { "db/altsyncram_1tc1.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor/db/altsyncram_1tc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510971577346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510971577346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1tc1 InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_1tc1:auto_generated " "Elaborating entity \"altsyncram_1tc1\" for hierarchy \"InstrMemory:instrMemory\|altsyncram:altsyncram_component\|altsyncram_1tc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/iuri/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:instdecode " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:instdecode\"" {  } { { "Microprocessor.v" "instdecode" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:regBank " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:regBank\"" {  } { { "Microprocessor.v" "regBank" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:modULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:modULA\"" {  } { { "Microprocessor.v" "modULA" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult Mult:mult " "Elaborating entity \"Mult\" for hierarchy \"Mult:mult\"" {  } { { "Microprocessor.v" "mult" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16bit2x1 Mux16bit2x1:muxOpImm " "Elaborating entity \"Mux16bit2x1\" for hierarchy \"Mux16bit2x1:muxOpImm\"" {  } { { "Microprocessor.v" "muxOpImm" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ctrl " "Elaborating entity \"Control\" for hierarchy \"Control:ctrl\"" {  } { { "Microprocessor.v" "ctrl" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577365 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OpCode Control.v(100) " "Verilog HDL Always Construct warning at Control.v(100): variable \"OpCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Control.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1510971577366 "|Microprocessor|Control:ctrl"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult:mult\|Mult0\"" {  } { { "Mult.v" "Mult0" { Text "/home/iuri/Projects/altera/Microprocessor/Mult.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510971577931 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1510971577931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mult:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Mult:mult\|lpm_mult:Mult0\"" {  } { { "Mult.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Mult.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510971577958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mult:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"Mult:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510971577958 ""}  } { { "Mult.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Mult.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510971577958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "/home/iuri/Projects/altera/Microprocessor/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510971578003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510971578003 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1510971578881 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/iuri/Projects/altera/Microprocessor/output_files/Microprocessor.map.smsg " "Generated suppressed messages file /home/iuri/Projects/altera/Microprocessor/output_files/Microprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1510971578941 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510971579088 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510971579088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "956 " "Implemented 956 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510971579228 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510971579228 ""} { "Info" "ICUT_CUT_TM_LCELLS" "920 " "Implemented 920 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510971579228 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1510971579228 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1510971579228 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510971579228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "653 " "Peak virtual memory: 653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510971579242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 00:19:39 2017 " "Processing ended: Sat Nov 18 00:19:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510971579242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510971579242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510971579242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510971579242 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510971581409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510971581410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 00:19:41 2017 " "Processing started: Sat Nov 18 00:19:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510971581410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1510971581410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Microprocessor -c Microprocessor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1510971581411 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1510971581437 ""}
{ "Info" "0" "" "Project  = Microprocessor" {  } {  } 0 0 "Project  = Microprocessor" 0 0 "Fitter" 0 0 1510971581439 ""}
{ "Info" "0" "" "Revision = Microprocessor" {  } {  } 0 0 "Revision = Microprocessor" 0 0 "Fitter" 0 0 1510971581439 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1510971581536 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Microprocessor EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Microprocessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1510971581545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510971581572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510971581572 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1510971581828 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1510971581840 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510971582453 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510971582453 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1510971582453 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 1514 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510971582463 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 1515 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510971582463 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 1516 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510971582463 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1510971582463 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1510971582474 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dummyReg\[0\] " "Pin dummyReg\[0\] not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dummyReg[0] } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 61 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dummyReg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dummyReg\[1\] " "Pin dummyReg\[1\] not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dummyReg[1] } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 61 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dummyReg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dummyReg\[2\] " "Pin dummyReg\[2\] not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dummyReg[2] } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 61 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dummyReg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dummyReg\[3\] " "Pin dummyReg\[3\] not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dummyReg[3] } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 61 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dummyReg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dummyReg\[4\] " "Pin dummyReg\[4\] not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dummyReg[4] } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 61 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dummyReg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dummyReg\[5\] " "Pin dummyReg\[5\] not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dummyReg[5] } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 61 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dummyReg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dummyReg\[6\] " "Pin dummyReg\[6\] not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dummyReg[6] } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 61 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dummyReg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dummyReg\[7\] " "Pin dummyReg\[7\] not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dummyReg[7] } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 61 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dummyReg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dummyReg\[8\] " "Pin dummyReg\[8\] not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dummyReg[8] } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 61 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dummyReg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dummyReg\[9\] " "Pin dummyReg\[9\] not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dummyReg[9] } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 61 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dummyReg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dummyReg\[10\] " "Pin dummyReg\[10\] not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dummyReg[10] } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 61 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dummyReg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dummyReg\[11\] " "Pin dummyReg\[11\] not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dummyReg[11] } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 61 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dummyReg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dummyReg\[12\] " "Pin dummyReg\[12\] not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dummyReg[12] } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 61 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dummyReg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dummyReg\[13\] " "Pin dummyReg\[13\] not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dummyReg[13] } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 61 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dummyReg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dummyReg\[14\] " "Pin dummyReg\[14\] not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dummyReg[14] } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 61 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dummyReg[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dummyReg\[15\] " "Pin dummyReg\[15\] not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { dummyReg[15] } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 61 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { dummyReg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLK } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 19 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Pin RST not assigned to an exact location on the device" {  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RST } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 19 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510971582544 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1510971582544 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microprocessor.sdc " "Synopsys Design Constraints File file not found: 'Microprocessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1510971582735 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1510971582736 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1510971582749 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1510971582824 ""}  } { { "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iuri/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLK } } } { "Microprocessor.v" "" { Text "/home/iuri/Projects/altera/Microprocessor/Microprocessor.v" 19 0 0 } } { "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/iuri/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510971582824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1510971582963 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510971582966 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510971582966 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510971582969 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510971582972 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1510971582973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1510971583029 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier output " "Packed 32 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1510971583031 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1510971583031 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 1 16 0 " "Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 1 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1510971583037 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1510971583037 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1510971583037 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510971583039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510971583039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510971583039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510971583039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510971583039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510971583039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510971583039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510971583039 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1510971583039 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1510971583039 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510971583062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1510971584665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510971585044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1510971585059 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1510971587780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510971587780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1510971587945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "/home/iuri/Projects/altera/Microprocessor/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1510971589359 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1510971589359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510971590870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1510971590872 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1510971590872 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.74 " "Total time spent on timing analysis during the Fitter is 0.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1510971590914 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510971590920 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dummyReg\[0\] 0 " "Pin \"dummyReg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510971590946 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dummyReg\[1\] 0 " "Pin \"dummyReg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510971590946 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dummyReg\[2\] 0 " "Pin \"dummyReg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510971590946 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dummyReg\[3\] 0 " "Pin \"dummyReg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510971590946 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dummyReg\[4\] 0 " "Pin \"dummyReg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510971590946 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dummyReg\[5\] 0 " "Pin \"dummyReg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510971590946 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dummyReg\[6\] 0 " "Pin \"dummyReg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510971590946 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dummyReg\[7\] 0 " "Pin \"dummyReg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510971590946 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dummyReg\[8\] 0 " "Pin \"dummyReg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510971590946 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dummyReg\[9\] 0 " "Pin \"dummyReg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510971590946 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dummyReg\[10\] 0 " "Pin \"dummyReg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510971590946 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dummyReg\[11\] 0 " "Pin \"dummyReg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510971590946 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dummyReg\[12\] 0 " "Pin \"dummyReg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510971590946 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dummyReg\[13\] 0 " "Pin \"dummyReg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510971590946 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dummyReg\[14\] 0 " "Pin \"dummyReg\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510971590946 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dummyReg\[15\] 0 " "Pin \"dummyReg\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510971590946 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1510971590946 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510971591471 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510971591536 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510971592101 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510971592612 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1510971592632 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1510971592666 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/iuri/Projects/altera/Microprocessor/output_files/Microprocessor.fit.smsg " "Generated suppressed messages file /home/iuri/Projects/altera/Microprocessor/output_files/Microprocessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1510971592807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510971593078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 00:19:53 2017 " "Processing ended: Sat Nov 18 00:19:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510971593078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510971593078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510971593078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510971593078 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1510971595216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510971595218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 00:19:55 2017 " "Processing started: Sat Nov 18 00:19:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510971595218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1510971595218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Microprocessor -c Microprocessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1510971595218 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1510971596832 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1510971596898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510971597367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 00:19:57 2017 " "Processing ended: Sat Nov 18 00:19:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510971597367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510971597367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510971597367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1510971597367 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1510971597466 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1510971599114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 00:19:58 2017 " "Processing started: Sat Nov 18 00:19:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510971599115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510971599115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Microprocessor -c Microprocessor " "Command: quartus_sta Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510971599116 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1510971599145 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1510971599318 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1510971599347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1510971599347 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Microprocessor.sdc " "Synopsys Design Constraints File file not found: 'Microprocessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1510971599497 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1510971599497 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599502 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599502 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1510971599508 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1510971599517 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1510971599533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.315 " "Worst-case setup slack is -7.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.315     -2376.603 CLK  " "   -7.315     -2376.603 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510971599534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.548 " "Worst-case hold slack is 0.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548         0.000 CLK  " "    0.548         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510971599538 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510971599539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510971599540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -975.884 CLK  " "   -1.423      -975.884 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510971599541 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1510971599605 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1510971599607 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1510971599652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.697 " "Worst-case setup slack is -2.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.697      -778.301 CLK  " "   -2.697      -778.301 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510971599654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.257 " "Worst-case hold slack is 0.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257         0.000 CLK  " "    0.257         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510971599659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510971599661 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510971599662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.519 " "Worst-case minimum pulse width slack is -1.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.519      -982.028 CLK  " "   -1.519      -982.028 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510971599664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510971599664 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1510971599720 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1510971599738 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1510971599739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510971599788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 00:19:59 2017 " "Processing ended: Sat Nov 18 00:19:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510971599788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510971599788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510971599788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510971599788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510971602422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510971602424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 00:20:02 2017 " "Processing started: Sat Nov 18 00:20:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510971602424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510971602424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Microprocessor -c Microprocessor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510971602425 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Microprocessor.vo\", \"Microprocessor_fast.vo Microprocessor_v.sdo Microprocessor_v_fast.sdo /home/iuri/Projects/altera/Microprocessor/simulation/modelsim/ simulation " "Generated files \"Microprocessor.vo\", \"Microprocessor_fast.vo\", \"Microprocessor_v.sdo\" and \"Microprocessor_v_fast.sdo\" in directory \"/home/iuri/Projects/altera/Microprocessor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1510971603133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "826 " "Peak virtual memory: 826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510971603193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 00:20:03 2017 " "Processing ended: Sat Nov 18 00:20:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510971603193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510971603193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510971603193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510971603193 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510971603310 ""}
