-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
-- Date        : Thu Jun 28 14:44:36 2018
-- Host        : ASUS-K556URK running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top system_axi_hdmi_core_0 -prefix
--               system_axi_hdmi_core_0_ system_axi_hdmi_core_0_sim_netlist.vhdl
-- Design      : system_axi_hdmi_core_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_hdmi_core_0_MULT_MACRO_viv_\ is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
end \system_axi_hdmi_core_0_MULT_MACRO_viv_\;

architecture STRUCTURE of \system_axi_hdmi_core_0_MULT_MACRO_viv_\ is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000011001000100000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 1) => Q(7 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32 downto 9) => P(23 downto 0),
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_MULT_MACRO_10 is
  port (
    \p1_data_3_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p1_data_3_n_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_MULT_MACRO_10 : entity is "MULT_MACRO";
end system_axi_hdmi_core_0_MULT_MACRO_10;

architecture STRUCTURE of system_axi_hdmi_core_0_MULT_MACRO_10 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000010010010000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 1) => Q(7 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32 downto 9) => \p1_data_3_reg[23]\(23 downto 0),
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
\p1_data_3[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      O => p1_data_3_n_s(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_MULT_MACRO_12 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p1_data_2_n_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    \bbstub_P[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_MULT_MACRO_12 : entity is "MULT_MACRO";
end system_axi_hdmi_core_0_MULT_MACRO_12;

architecture STRUCTURE of system_axi_hdmi_core_0_MULT_MACRO_12 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000001011110001000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 1) => Q(7 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32 downto 9) => P(23 downto 0),
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
\p1_data_2[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bbstub_P[10]\(0),
      O => p1_data_2_n_s(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_MULT_MACRO_14 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_MULT_MACRO_14 : entity is "MULT_MACRO";
end system_axi_hdmi_core_0_MULT_MACRO_14;

architecture STRUCTURE of system_axi_hdmi_core_0_MULT_MACRO_14 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000001110000011100000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 1) => Q(7 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32 downto 9) => P(23 downto 0),
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_MULT_MACRO_20 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_MULT_MACRO_20 : entity is "MULT_MACRO";
end system_axi_hdmi_core_0_MULT_MACRO_20;

architecture STRUCTURE of system_axi_hdmi_core_0_MULT_MACRO_20 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000001110000011100000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 1) => Q(7 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32 downto 9) => P(23 downto 0),
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_MULT_MACRO_22 is
  port (
    \p1_data_2_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p1_data_2_reg[24]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_MULT_MACRO_22 : entity is "MULT_MACRO";
end system_axi_hdmi_core_0_MULT_MACRO_22;

architecture STRUCTURE of system_axi_hdmi_core_0_MULT_MACRO_22 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000001001010011100000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 1) => Q(7 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32 downto 9) => \p1_data_2_reg[23]\(23 downto 0),
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
\p1_data_2[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      O => \p1_data_2_reg[24]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_MULT_MACRO_24 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p1_data_1_reg[24]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    \bbstub_P[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_MULT_MACRO_24 : entity is "MULT_MACRO";
end system_axi_hdmi_core_0_MULT_MACRO_24;

architecture STRUCTURE of system_axi_hdmi_core_0_MULT_MACRO_24 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000100101111100000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 1) => Q(7 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32 downto 9) => P(23 downto 0),
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
\p1_data_1[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bbstub_P[10]\(0),
      O => \p1_data_1_reg[24]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_MULT_MACRO_4 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_MULT_MACRO_4 : entity is "MULT_MACRO";
end system_axi_hdmi_core_0_MULT_MACRO_4;

architecture STRUCTURE of system_axi_hdmi_core_0_MULT_MACRO_4 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000010000001000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 1) => Q(7 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32 downto 9) => P(23 downto 0),
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_MULT_MACRO_6 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_MULT_MACRO_6 : entity is "MULT_MACRO";
end system_axi_hdmi_core_0_MULT_MACRO_6;

architecture STRUCTURE of system_axi_hdmi_core_0_MULT_MACRO_6 is
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \MULT_MACRO.dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\MULT_MACRO.dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000001000001101100000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 1) => Q(7 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => hdmi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \MULT_MACRO.dsp_v5_1.DSP48_V5_1_n_69\,
      P(32 downto 9) => P(23 downto 0),
      P(8 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_MULT_MACRO.dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_add is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_data_2_reg[24]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_24_csc_hsync_reg : out STD_LOGIC;
    hdmi_24_csc_vsync_reg : out STD_LOGIC;
    hdmi_24_csc_data_e_reg : out STD_LOGIC;
    hdmi_24_csc_vsync_data_e_reg : out STD_LOGIC;
    hdmi_24_csc_hsync_data_e_reg : out STD_LOGIC;
    CrYCb_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_hsync : in STD_LOGIC;
    hdmi_clk : in STD_LOGIC;
    hdmi_vsync : in STD_LOGIC;
    hdmi_hsync_data_e : in STD_LOGIC;
    hdmi_vsync_data_e : in STD_LOGIC;
    hdmi_data_e : in STD_LOGIC;
    \bbstub_P[9]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[32]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bbstub_P[9]_0\ : in STD_LOGIC;
    \bbstub_P[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[17]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[21]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[25]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[29]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[32]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    d_data_cntrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bbstub_P[32]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p3_sign_reg : in STD_LOGIC;
    p1_data_3_n_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p1_data_2_n_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p3_sign_reg_0 : in STD_LOGIC
  );
end system_axi_hdmi_core_0_ad_csc_1_add;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_add is
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \_carry__3_n_0\ : STD_LOGIC;
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry__4_n_2\ : STD_LOGIC;
  signal \_carry__4_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \data_p[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[7]_i_1_n_0\ : STD_LOGIC;
  signal \ddata_out_reg_n_0_[0]\ : STD_LOGIC;
  signal hdmi_csc_hsync_data_e_s : STD_LOGIC;
  signal hdmi_csc_hsync_s : STD_LOGIC;
  signal hdmi_csc_vsync_data_e_s : STD_LOGIC;
  signal hdmi_csc_vsync_s : STD_LOGIC;
  signal p1_data_1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p1_data_2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \p1_data_2_n_s__0\ : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal p1_data_2_s : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal p1_data_3 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \p1_data_3_n_s__0\ : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal p1_data_3_s : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal p1_data_4 : STD_LOGIC_VECTOR ( 19 to 19 );
  signal p2_data_0 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p2_data_00 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \p2_data_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal p2_data_1 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p2_data_10 : STD_LOGIC_VECTOR ( 24 downto 19 );
  signal \p2_data_1[22]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_1_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal p3_data0 : STD_LOGIC_VECTOR ( 24 downto 12 );
  signal \p3_data[15]_i_10_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_11_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_13_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_14_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_15_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_16_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_17_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_18_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_19_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_20_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_6_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_8_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_9_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \p3_ddata_reg[0]_srl6_n_0\ : STD_LOGIC;
  signal \p3_ddata_reg[1]_srl6_n_0\ : STD_LOGIC;
  signal \p3_ddata_reg[2]_srl6_n_0\ : STD_LOGIC;
  signal \p3_ddata_reg[3]_srl6_n_0\ : STD_LOGIC;
  signal \p3_ddata_reg[4]_srl6_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__inferred__0/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW__inferred__0/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p2_data_0_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p2_data_0_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p2_data_1_reg[22]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p2_data_1_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p2_data_1_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p3_data_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of hdmi_24_csc_data_e_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of hdmi_24_csc_hsync_data_e_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of hdmi_24_csc_hsync_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of hdmi_24_csc_vsync_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \p1_data_2[10]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \p1_data_2[11]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \p1_data_2[12]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \p1_data_2[13]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \p1_data_2[14]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \p1_data_2[15]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \p1_data_2[16]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \p1_data_2[17]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \p1_data_2[18]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \p1_data_2[19]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \p1_data_2[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \p1_data_2[20]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \p1_data_2[21]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \p1_data_2[22]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \p1_data_2[23]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \p1_data_2[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \p1_data_2[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \p1_data_2[4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \p1_data_2[5]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \p1_data_2[6]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \p1_data_2[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \p1_data_2[8]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \p1_data_2[9]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \p1_data_3[10]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \p1_data_3[11]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \p1_data_3[12]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \p1_data_3[13]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \p1_data_3[14]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \p1_data_3[15]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \p1_data_3[16]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \p1_data_3[17]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \p1_data_3[18]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \p1_data_3[19]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \p1_data_3[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \p1_data_3[20]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \p1_data_3[21]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \p1_data_3[22]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \p1_data_3[23]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \p1_data_3[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \p1_data_3[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \p1_data_3[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \p1_data_3[5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \p1_data_3[6]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \p1_data_3[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \p1_data_3[8]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \p1_data_3[9]_i_1\ : label is "soft_lutpair29";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \p3_ddata_reg[0]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg ";
  attribute srl_name : string;
  attribute srl_name of \p3_ddata_reg[0]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6 ";
  attribute srl_bus_name of \p3_ddata_reg[1]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg ";
  attribute srl_name of \p3_ddata_reg[1]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[1]_srl6 ";
  attribute srl_bus_name of \p3_ddata_reg[2]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg ";
  attribute srl_name of \p3_ddata_reg[2]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[2]_srl6 ";
  attribute srl_bus_name of \p3_ddata_reg[3]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg ";
  attribute srl_name of \p3_ddata_reg[3]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6 ";
  attribute srl_bus_name of \p3_ddata_reg[4]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg ";
  attribute srl_name of \p3_ddata_reg[4]_srl6\ : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6 ";
begin
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => \bbstub_P[9]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_3_n_s__0\(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_3_n_s__0\(8 downto 5),
      S(3 downto 0) => \bbstub_P[17]\(3 downto 0)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_3_n_s__0\(12 downto 9),
      S(3 downto 0) => \bbstub_P[21]\(3 downto 0)
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_3_n_s__0\(16 downto 13),
      S(3 downto 0) => \bbstub_P[25]\(3 downto 0)
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => \_carry__3_n_0\,
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_3_n_s__0\(20 downto 17),
      S(3 downto 0) => \bbstub_P[29]\(3 downto 0)
    );
\_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__3_n_0\,
      CO(3) => CO(0),
      CO(2) => \NLW__carry__4_CO_UNCONNECTED\(2),
      CO(1) => \_carry__4_n_2\,
      CO(0) => \_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW__carry__4_O_UNCONNECTED\(3),
      O(2 downto 0) => \p1_data_3_n_s__0\(23 downto 21),
      S(3) => '1',
      S(2 downto 0) => \bbstub_P[32]\(2 downto 0)
    );
\_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__0/i__carry_n_0\,
      CO(2) => \_inferred__0/i__carry_n_1\,
      CO(1) => \_inferred__0/i__carry_n_2\,
      CO(0) => \_inferred__0/i__carry_n_3\,
      CYINIT => \bbstub_P[9]_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_2_n_s__0\(4 downto 1),
      S(3 downto 0) => \bbstub_P[13]\(3 downto 0)
    );
\_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry_n_0\,
      CO(3) => \_inferred__0/i__carry__0_n_0\,
      CO(2) => \_inferred__0/i__carry__0_n_1\,
      CO(1) => \_inferred__0/i__carry__0_n_2\,
      CO(0) => \_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_2_n_s__0\(8 downto 5),
      S(3 downto 0) => \bbstub_P[17]_0\(3 downto 0)
    );
\_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__0_n_0\,
      CO(3) => \_inferred__0/i__carry__1_n_0\,
      CO(2) => \_inferred__0/i__carry__1_n_1\,
      CO(1) => \_inferred__0/i__carry__1_n_2\,
      CO(0) => \_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_2_n_s__0\(12 downto 9),
      S(3 downto 0) => \bbstub_P[21]_0\(3 downto 0)
    );
\_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__1_n_0\,
      CO(3) => \_inferred__0/i__carry__2_n_0\,
      CO(2) => \_inferred__0/i__carry__2_n_1\,
      CO(1) => \_inferred__0/i__carry__2_n_2\,
      CO(0) => \_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_2_n_s__0\(16 downto 13),
      S(3 downto 0) => \bbstub_P[25]_0\(3 downto 0)
    );
\_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__2_n_0\,
      CO(3) => \_inferred__0/i__carry__3_n_0\,
      CO(2) => \_inferred__0/i__carry__3_n_1\,
      CO(1) => \_inferred__0/i__carry__3_n_2\,
      CO(0) => \_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \p1_data_2_n_s__0\(20 downto 17),
      S(3 downto 0) => \bbstub_P[29]_0\(3 downto 0)
    );
\_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__3_n_0\,
      CO(3) => \p1_data_2_reg[24]_0\(0),
      CO(2) => \NLW__inferred__0/i__carry__4_CO_UNCONNECTED\(2),
      CO(1) => \_inferred__0/i__carry__4_n_2\,
      CO(0) => \_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW__inferred__0/i__carry__4_O_UNCONNECTED\(3),
      O(2 downto 0) => \p1_data_2_n_s__0\(23 downto 21),
      S(3) => '1',
      S(2 downto 0) => \bbstub_P[32]_0\(2 downto 0)
    );
\data_p[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(0),
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[0]_i_1_n_0\
    );
\data_p[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(1),
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[1]_i_1_n_0\
    );
\data_p[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(2),
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[2]_i_1_n_0\
    );
\data_p[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(3),
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[3]_i_1_n_0\
    );
\data_p[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(4),
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[4]_i_1_n_0\
    );
\data_p[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(5),
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[5]_i_1_n_0\
    );
\data_p[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(6),
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[6]_i_1_n_0\
    );
\data_p[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(7),
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[7]_i_1_n_0\
    );
\data_p_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[0]_i_1_n_0\,
      Q => CrYCb_data(0),
      R => p_1_in
    );
\data_p_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[1]_i_1_n_0\,
      Q => CrYCb_data(1),
      R => p_1_in
    );
\data_p_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[2]_i_1_n_0\,
      Q => CrYCb_data(2),
      R => p_1_in
    );
\data_p_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[3]_i_1_n_0\,
      Q => CrYCb_data(3),
      R => p_1_in
    );
\data_p_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[4]_i_1_n_0\,
      Q => CrYCb_data(4),
      R => p_1_in
    );
\data_p_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[5]_i_1_n_0\,
      Q => CrYCb_data(5),
      R => p_1_in
    );
\data_p_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[6]_i_1_n_0\,
      Q => CrYCb_data(6),
      R => p_1_in
    );
\data_p_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[7]_i_1_n_0\,
      Q => CrYCb_data(7),
      R => p_1_in
    );
\ddata_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_ddata_reg[0]_srl6_n_0\,
      Q => \ddata_out_reg_n_0_[0]\,
      R => '0'
    );
\ddata_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_ddata_reg[1]_srl6_n_0\,
      Q => hdmi_csc_vsync_data_e_s,
      R => '0'
    );
\ddata_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_ddata_reg[2]_srl6_n_0\,
      Q => hdmi_csc_hsync_data_e_s,
      R => '0'
    );
\ddata_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_ddata_reg[3]_srl6_n_0\,
      Q => hdmi_csc_vsync_s,
      R => '0'
    );
\ddata_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_ddata_reg[4]_srl6_n_0\,
      Q => hdmi_csc_hsync_s,
      R => '0'
    );
hdmi_24_csc_data_e_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_e,
      I1 => d_data_cntrl(0),
      I2 => \ddata_out_reg_n_0_[0]\,
      O => hdmi_24_csc_data_e_reg
    );
hdmi_24_csc_hsync_data_e_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_hsync_data_e,
      I1 => d_data_cntrl(0),
      I2 => hdmi_csc_hsync_data_e_s,
      O => hdmi_24_csc_hsync_data_e_reg
    );
hdmi_24_csc_hsync_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_hsync,
      I1 => d_data_cntrl(0),
      I2 => hdmi_csc_hsync_s,
      O => hdmi_24_csc_hsync_reg
    );
hdmi_24_csc_vsync_data_e_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_vsync_data_e,
      I1 => d_data_cntrl(0),
      I2 => hdmi_csc_vsync_data_e_s,
      O => hdmi_24_csc_vsync_data_e_reg
    );
hdmi_24_csc_vsync_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_vsync,
      I1 => d_data_cntrl(0),
      I2 => hdmi_csc_vsync_s,
      O => hdmi_24_csc_vsync_reg
    );
\p1_data_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(0),
      Q => p1_data_1(0),
      R => '0'
    );
\p1_data_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(10),
      Q => p1_data_1(10),
      R => '0'
    );
\p1_data_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(11),
      Q => p1_data_1(11),
      R => '0'
    );
\p1_data_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(12),
      Q => p1_data_1(12),
      R => '0'
    );
\p1_data_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(13),
      Q => p1_data_1(13),
      R => '0'
    );
\p1_data_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(14),
      Q => p1_data_1(14),
      R => '0'
    );
\p1_data_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(15),
      Q => p1_data_1(15),
      R => '0'
    );
\p1_data_1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(16),
      Q => p1_data_1(16),
      R => '0'
    );
\p1_data_1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(17),
      Q => p1_data_1(17),
      R => '0'
    );
\p1_data_1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(18),
      Q => p1_data_1(18),
      R => '0'
    );
\p1_data_1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(19),
      Q => p1_data_1(19),
      R => '0'
    );
\p1_data_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(1),
      Q => p1_data_1(1),
      R => '0'
    );
\p1_data_1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(20),
      Q => p1_data_1(20),
      R => '0'
    );
\p1_data_1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(21),
      Q => p1_data_1(21),
      R => '0'
    );
\p1_data_1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(22),
      Q => p1_data_1(22),
      R => '0'
    );
\p1_data_1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(23),
      Q => p1_data_1(23),
      R => '0'
    );
\p1_data_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(2),
      Q => p1_data_1(2),
      R => '0'
    );
\p1_data_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(3),
      Q => p1_data_1(3),
      R => '0'
    );
\p1_data_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(4),
      Q => p1_data_1(4),
      R => '0'
    );
\p1_data_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(5),
      Q => p1_data_1(5),
      R => '0'
    );
\p1_data_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(6),
      Q => p1_data_1(6),
      R => '0'
    );
\p1_data_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(7),
      Q => p1_data_1(7),
      R => '0'
    );
\p1_data_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(8),
      Q => p1_data_1(8),
      R => '0'
    );
\p1_data_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(9),
      Q => p1_data_1(9),
      R => '0'
    );
\p1_data_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(10),
      I1 => p3_sign_reg_0,
      I2 => P(10),
      O => p1_data_2_s(10)
    );
\p1_data_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(11),
      I1 => p3_sign_reg_0,
      I2 => P(11),
      O => p1_data_2_s(11)
    );
\p1_data_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(12),
      I1 => p3_sign_reg_0,
      I2 => P(12),
      O => p1_data_2_s(12)
    );
\p1_data_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(13),
      I1 => p3_sign_reg_0,
      I2 => P(13),
      O => p1_data_2_s(13)
    );
\p1_data_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(14),
      I1 => p3_sign_reg_0,
      I2 => P(14),
      O => p1_data_2_s(14)
    );
\p1_data_2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(15),
      I1 => p3_sign_reg_0,
      I2 => P(15),
      O => p1_data_2_s(15)
    );
\p1_data_2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(16),
      I1 => p3_sign_reg_0,
      I2 => P(16),
      O => p1_data_2_s(16)
    );
\p1_data_2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(17),
      I1 => p3_sign_reg_0,
      I2 => P(17),
      O => p1_data_2_s(17)
    );
\p1_data_2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(18),
      I1 => p3_sign_reg_0,
      I2 => P(18),
      O => p1_data_2_s(18)
    );
\p1_data_2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(19),
      I1 => p3_sign_reg_0,
      I2 => P(19),
      O => p1_data_2_s(19)
    );
\p1_data_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(1),
      I1 => p3_sign_reg_0,
      I2 => P(1),
      O => p1_data_2_s(1)
    );
\p1_data_2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(20),
      I1 => p3_sign_reg_0,
      I2 => P(20),
      O => p1_data_2_s(20)
    );
\p1_data_2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(21),
      I1 => p3_sign_reg_0,
      I2 => P(21),
      O => p1_data_2_s(21)
    );
\p1_data_2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(22),
      I1 => p3_sign_reg_0,
      I2 => P(22),
      O => p1_data_2_s(22)
    );
\p1_data_2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(23),
      I1 => p3_sign_reg_0,
      I2 => P(23),
      O => p1_data_2_s(23)
    );
\p1_data_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(2),
      I1 => p3_sign_reg_0,
      I2 => P(2),
      O => p1_data_2_s(2)
    );
\p1_data_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(3),
      I1 => p3_sign_reg_0,
      I2 => P(3),
      O => p1_data_2_s(3)
    );
\p1_data_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(4),
      I1 => p3_sign_reg_0,
      I2 => P(4),
      O => p1_data_2_s(4)
    );
\p1_data_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(5),
      I1 => p3_sign_reg_0,
      I2 => P(5),
      O => p1_data_2_s(5)
    );
\p1_data_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(6),
      I1 => p3_sign_reg_0,
      I2 => P(6),
      O => p1_data_2_s(6)
    );
\p1_data_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(7),
      I1 => p3_sign_reg_0,
      I2 => P(7),
      O => p1_data_2_s(7)
    );
\p1_data_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(8),
      I1 => p3_sign_reg_0,
      I2 => P(8),
      O => p1_data_2_s(8)
    );
\p1_data_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_2_n_s__0\(9),
      I1 => p3_sign_reg_0,
      I2 => P(9),
      O => p1_data_2_s(9)
    );
\p1_data_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => P(0),
      Q => p1_data_2(0),
      R => '0'
    );
\p1_data_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(10),
      Q => p1_data_2(10),
      R => '0'
    );
\p1_data_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(11),
      Q => p1_data_2(11),
      R => '0'
    );
\p1_data_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(12),
      Q => p1_data_2(12),
      R => '0'
    );
\p1_data_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(13),
      Q => p1_data_2(13),
      R => '0'
    );
\p1_data_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(14),
      Q => p1_data_2(14),
      R => '0'
    );
\p1_data_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(15),
      Q => p1_data_2(15),
      R => '0'
    );
\p1_data_2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(16),
      Q => p1_data_2(16),
      R => '0'
    );
\p1_data_2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(17),
      Q => p1_data_2(17),
      R => '0'
    );
\p1_data_2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(18),
      Q => p1_data_2(18),
      R => '0'
    );
\p1_data_2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(19),
      Q => p1_data_2(19),
      R => '0'
    );
\p1_data_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(1),
      Q => p1_data_2(1),
      R => '0'
    );
\p1_data_2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(20),
      Q => p1_data_2(20),
      R => '0'
    );
\p1_data_2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(21),
      Q => p1_data_2(21),
      R => '0'
    );
\p1_data_2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(22),
      Q => p1_data_2(22),
      R => '0'
    );
\p1_data_2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(23),
      Q => p1_data_2(23),
      R => '0'
    );
\p1_data_2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_n_s(0),
      Q => p1_data_2(24),
      R => p3_sign_reg
    );
\p1_data_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(2),
      Q => p1_data_2(2),
      R => '0'
    );
\p1_data_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(3),
      Q => p1_data_2(3),
      R => '0'
    );
\p1_data_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(4),
      Q => p1_data_2(4),
      R => '0'
    );
\p1_data_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(5),
      Q => p1_data_2(5),
      R => '0'
    );
\p1_data_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(6),
      Q => p1_data_2(6),
      R => '0'
    );
\p1_data_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(7),
      Q => p1_data_2(7),
      R => '0'
    );
\p1_data_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(8),
      Q => p1_data_2(8),
      R => '0'
    );
\p1_data_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_2_s(9),
      Q => p1_data_2(9),
      R => '0'
    );
\p1_data_3[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(10),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(10),
      O => p1_data_3_s(10)
    );
\p1_data_3[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(11),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(11),
      O => p1_data_3_s(11)
    );
\p1_data_3[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(12),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(12),
      O => p1_data_3_s(12)
    );
\p1_data_3[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(13),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(13),
      O => p1_data_3_s(13)
    );
\p1_data_3[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(14),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(14),
      O => p1_data_3_s(14)
    );
\p1_data_3[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(15),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(15),
      O => p1_data_3_s(15)
    );
\p1_data_3[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(16),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(16),
      O => p1_data_3_s(16)
    );
\p1_data_3[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(17),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(17),
      O => p1_data_3_s(17)
    );
\p1_data_3[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(18),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(18),
      O => p1_data_3_s(18)
    );
\p1_data_3[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(19),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(19),
      O => p1_data_3_s(19)
    );
\p1_data_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(1),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(1),
      O => p1_data_3_s(1)
    );
\p1_data_3[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(20),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(20),
      O => p1_data_3_s(20)
    );
\p1_data_3[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(21),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(21),
      O => p1_data_3_s(21)
    );
\p1_data_3[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(22),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(22),
      O => p1_data_3_s(22)
    );
\p1_data_3[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(23),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(23),
      O => p1_data_3_s(23)
    );
\p1_data_3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(2),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(2),
      O => p1_data_3_s(2)
    );
\p1_data_3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(3),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(3),
      O => p1_data_3_s(3)
    );
\p1_data_3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(4),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(4),
      O => p1_data_3_s(4)
    );
\p1_data_3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(5),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(5),
      O => p1_data_3_s(5)
    );
\p1_data_3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(6),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(6),
      O => p1_data_3_s(6)
    );
\p1_data_3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(7),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(7),
      O => p1_data_3_s(7)
    );
\p1_data_3[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(8),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(8),
      O => p1_data_3_s(8)
    );
\p1_data_3[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p1_data_3_n_s__0\(9),
      I1 => p3_sign_reg_0,
      I2 => \bbstub_P[32]_1\(9),
      O => p1_data_3_s(9)
    );
\p1_data_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_1\(0),
      Q => p1_data_3(0),
      R => '0'
    );
\p1_data_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(10),
      Q => p1_data_3(10),
      R => '0'
    );
\p1_data_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(11),
      Q => p1_data_3(11),
      R => '0'
    );
\p1_data_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(12),
      Q => p1_data_3(12),
      R => '0'
    );
\p1_data_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(13),
      Q => p1_data_3(13),
      R => '0'
    );
\p1_data_3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(14),
      Q => p1_data_3(14),
      R => '0'
    );
\p1_data_3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(15),
      Q => p1_data_3(15),
      R => '0'
    );
\p1_data_3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(16),
      Q => p1_data_3(16),
      R => '0'
    );
\p1_data_3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(17),
      Q => p1_data_3(17),
      R => '0'
    );
\p1_data_3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(18),
      Q => p1_data_3(18),
      R => '0'
    );
\p1_data_3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(19),
      Q => p1_data_3(19),
      R => '0'
    );
\p1_data_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(1),
      Q => p1_data_3(1),
      R => '0'
    );
\p1_data_3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(20),
      Q => p1_data_3(20),
      R => '0'
    );
\p1_data_3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(21),
      Q => p1_data_3(21),
      R => '0'
    );
\p1_data_3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(22),
      Q => p1_data_3(22),
      R => '0'
    );
\p1_data_3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(23),
      Q => p1_data_3(23),
      R => '0'
    );
\p1_data_3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_n_s(0),
      Q => p1_data_3(24),
      R => p3_sign_reg
    );
\p1_data_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(2),
      Q => p1_data_3(2),
      R => '0'
    );
\p1_data_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(3),
      Q => p1_data_3(3),
      R => '0'
    );
\p1_data_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(4),
      Q => p1_data_3(4),
      R => '0'
    );
\p1_data_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(5),
      Q => p1_data_3(5),
      R => '0'
    );
\p1_data_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(6),
      Q => p1_data_3(6),
      R => '0'
    );
\p1_data_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(7),
      Q => p1_data_3(7),
      R => '0'
    );
\p1_data_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(8),
      Q => p1_data_3(8),
      R => '0'
    );
\p1_data_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3_s(9),
      Q => p1_data_3(9),
      R => '0'
    );
\p1_data_4_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => '1',
      Q => p1_data_4(19),
      R => '0'
    );
\p2_data_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(11),
      I1 => p1_data_2(11),
      O => \p2_data_0[11]_i_2_n_0\
    );
\p2_data_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(10),
      I1 => p1_data_2(10),
      O => \p2_data_0[11]_i_3_n_0\
    );
\p2_data_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(9),
      I1 => p1_data_2(9),
      O => \p2_data_0[11]_i_4_n_0\
    );
\p2_data_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(8),
      I1 => p1_data_2(8),
      O => \p2_data_0[11]_i_5_n_0\
    );
\p2_data_0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(15),
      I1 => p1_data_2(15),
      O => \p2_data_0[15]_i_2_n_0\
    );
\p2_data_0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(14),
      I1 => p1_data_2(14),
      O => \p2_data_0[15]_i_3_n_0\
    );
\p2_data_0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(13),
      I1 => p1_data_2(13),
      O => \p2_data_0[15]_i_4_n_0\
    );
\p2_data_0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(12),
      I1 => p1_data_2(12),
      O => \p2_data_0[15]_i_5_n_0\
    );
\p2_data_0[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(19),
      I1 => p1_data_2(19),
      O => \p2_data_0[19]_i_2_n_0\
    );
\p2_data_0[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(18),
      I1 => p1_data_2(18),
      O => \p2_data_0[19]_i_3_n_0\
    );
\p2_data_0[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(17),
      I1 => p1_data_2(17),
      O => \p2_data_0[19]_i_4_n_0\
    );
\p2_data_0[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(16),
      I1 => p1_data_2(16),
      O => \p2_data_0[19]_i_5_n_0\
    );
\p2_data_0[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(23),
      I1 => p1_data_2(23),
      O => \p2_data_0[23]_i_2_n_0\
    );
\p2_data_0[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(22),
      I1 => p1_data_2(22),
      O => \p2_data_0[23]_i_3_n_0\
    );
\p2_data_0[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(21),
      I1 => p1_data_2(21),
      O => \p2_data_0[23]_i_4_n_0\
    );
\p2_data_0[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(20),
      I1 => p1_data_2(20),
      O => \p2_data_0[23]_i_5_n_0\
    );
\p2_data_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(3),
      I1 => p1_data_2(3),
      O => \p2_data_0[3]_i_2_n_0\
    );
\p2_data_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(2),
      I1 => p1_data_2(2),
      O => \p2_data_0[3]_i_3_n_0\
    );
\p2_data_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(1),
      I1 => p1_data_2(1),
      O => \p2_data_0[3]_i_4_n_0\
    );
\p2_data_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(0),
      I1 => p1_data_2(0),
      O => \p2_data_0[3]_i_5_n_0\
    );
\p2_data_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(7),
      I1 => p1_data_2(7),
      O => \p2_data_0[7]_i_2_n_0\
    );
\p2_data_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(6),
      I1 => p1_data_2(6),
      O => \p2_data_0[7]_i_3_n_0\
    );
\p2_data_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(5),
      I1 => p1_data_2(5),
      O => \p2_data_0[7]_i_4_n_0\
    );
\p2_data_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_1(4),
      I1 => p1_data_2(4),
      O => \p2_data_0[7]_i_5_n_0\
    );
\p2_data_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(0),
      Q => p2_data_0(0),
      R => '0'
    );
\p2_data_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(10),
      Q => p2_data_0(10),
      R => '0'
    );
\p2_data_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(11),
      Q => p2_data_0(11),
      R => '0'
    );
\p2_data_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[7]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[11]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[11]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[11]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p1_data_1(11 downto 8),
      O(3 downto 0) => p2_data_00(11 downto 8),
      S(3) => \p2_data_0[11]_i_2_n_0\,
      S(2) => \p2_data_0[11]_i_3_n_0\,
      S(1) => \p2_data_0[11]_i_4_n_0\,
      S(0) => \p2_data_0[11]_i_5_n_0\
    );
\p2_data_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(12),
      Q => p2_data_0(12),
      R => '0'
    );
\p2_data_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(13),
      Q => p2_data_0(13),
      R => '0'
    );
\p2_data_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(14),
      Q => p2_data_0(14),
      R => '0'
    );
\p2_data_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(15),
      Q => p2_data_0(15),
      R => '0'
    );
\p2_data_0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[11]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[15]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[15]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[15]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p1_data_1(15 downto 12),
      O(3 downto 0) => p2_data_00(15 downto 12),
      S(3) => \p2_data_0[15]_i_2_n_0\,
      S(2) => \p2_data_0[15]_i_3_n_0\,
      S(1) => \p2_data_0[15]_i_4_n_0\,
      S(0) => \p2_data_0[15]_i_5_n_0\
    );
\p2_data_0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(16),
      Q => p2_data_0(16),
      R => '0'
    );
\p2_data_0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(17),
      Q => p2_data_0(17),
      R => '0'
    );
\p2_data_0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(18),
      Q => p2_data_0(18),
      R => '0'
    );
\p2_data_0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(19),
      Q => p2_data_0(19),
      R => '0'
    );
\p2_data_0_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[15]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[19]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[19]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[19]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p1_data_1(19 downto 16),
      O(3 downto 0) => p2_data_00(19 downto 16),
      S(3) => \p2_data_0[19]_i_2_n_0\,
      S(2) => \p2_data_0[19]_i_3_n_0\,
      S(1) => \p2_data_0[19]_i_4_n_0\,
      S(0) => \p2_data_0[19]_i_5_n_0\
    );
\p2_data_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(1),
      Q => p2_data_0(1),
      R => '0'
    );
\p2_data_0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(20),
      Q => p2_data_0(20),
      R => '0'
    );
\p2_data_0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(21),
      Q => p2_data_0(21),
      R => '0'
    );
\p2_data_0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(22),
      Q => p2_data_0(22),
      R => '0'
    );
\p2_data_0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(23),
      Q => p2_data_0(23),
      R => '0'
    );
\p2_data_0_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[19]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[23]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[23]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[23]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p1_data_1(23 downto 20),
      O(3 downto 0) => p2_data_00(23 downto 20),
      S(3) => \p2_data_0[23]_i_2_n_0\,
      S(2) => \p2_data_0[23]_i_3_n_0\,
      S(1) => \p2_data_0[23]_i_4_n_0\,
      S(0) => \p2_data_0[23]_i_5_n_0\
    );
\p2_data_0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(24),
      Q => p2_data_0(24),
      R => '0'
    );
\p2_data_0_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[23]_i_1_n_0\,
      CO(3 downto 0) => \NLW_p2_data_0_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p2_data_0_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p2_data_00(24),
      S(3 downto 1) => B"000",
      S(0) => p1_data_2(24)
    );
\p2_data_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(2),
      Q => p2_data_0(2),
      R => '0'
    );
\p2_data_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(3),
      Q => p2_data_0(3),
      R => '0'
    );
\p2_data_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p2_data_0_reg[3]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[3]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[3]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p1_data_1(3 downto 0),
      O(3 downto 0) => p2_data_00(3 downto 0),
      S(3) => \p2_data_0[3]_i_2_n_0\,
      S(2) => \p2_data_0[3]_i_3_n_0\,
      S(1) => \p2_data_0[3]_i_4_n_0\,
      S(0) => \p2_data_0[3]_i_5_n_0\
    );
\p2_data_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(4),
      Q => p2_data_0(4),
      R => '0'
    );
\p2_data_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(5),
      Q => p2_data_0(5),
      R => '0'
    );
\p2_data_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(6),
      Q => p2_data_0(6),
      R => '0'
    );
\p2_data_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(7),
      Q => p2_data_0(7),
      R => '0'
    );
\p2_data_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[3]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[7]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[7]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[7]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p1_data_1(7 downto 4),
      O(3 downto 0) => p2_data_00(7 downto 4),
      S(3) => \p2_data_0[7]_i_2_n_0\,
      S(2) => \p2_data_0[7]_i_3_n_0\,
      S(1) => \p2_data_0[7]_i_4_n_0\,
      S(0) => \p2_data_0[7]_i_5_n_0\
    );
\p2_data_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(8),
      Q => p2_data_0(8),
      R => '0'
    );
\p2_data_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_00(9),
      Q => p2_data_0(9),
      R => '0'
    );
\p2_data_1[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_3(19),
      I1 => p1_data_4(19),
      O => p2_data_10(19)
    );
\p2_data_1[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p1_data_3(19),
      I1 => p1_data_4(19),
      O => \p2_data_1[22]_i_2_n_0\
    );
\p2_data_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(0),
      Q => p2_data_1(0),
      R => '0'
    );
\p2_data_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(10),
      Q => p2_data_1(10),
      R => '0'
    );
\p2_data_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(11),
      Q => p2_data_1(11),
      R => '0'
    );
\p2_data_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(12),
      Q => p2_data_1(12),
      R => '0'
    );
\p2_data_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(13),
      Q => p2_data_1(13),
      R => '0'
    );
\p2_data_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(14),
      Q => p2_data_1(14),
      R => '0'
    );
\p2_data_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(15),
      Q => p2_data_1(15),
      R => '0'
    );
\p2_data_1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(16),
      Q => p2_data_1(16),
      R => '0'
    );
\p2_data_1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(17),
      Q => p2_data_1(17),
      R => '0'
    );
\p2_data_1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(18),
      Q => p2_data_1(18),
      R => '0'
    );
\p2_data_1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_10(19),
      Q => p2_data_1(19),
      R => '0'
    );
\p2_data_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(1),
      Q => p2_data_1(1),
      R => '0'
    );
\p2_data_1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_10(20),
      Q => p2_data_1(20),
      R => '0'
    );
\p2_data_1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_10(21),
      Q => p2_data_1(21),
      R => '0'
    );
\p2_data_1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_10(22),
      Q => p2_data_1(22),
      R => '0'
    );
\p2_data_1_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p2_data_1_reg[22]_i_1_n_0\,
      CO(2) => \p2_data_1_reg[22]_i_1_n_1\,
      CO(1) => \p2_data_1_reg[22]_i_1_n_2\,
      CO(0) => \p2_data_1_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p1_data_3(22 downto 19),
      O(3 downto 1) => p2_data_10(22 downto 20),
      O(0) => \NLW_p2_data_1_reg[22]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => p1_data_3(22 downto 20),
      S(0) => \p2_data_1[22]_i_2_n_0\
    );
\p2_data_1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_10(23),
      Q => p2_data_1(23),
      R => '0'
    );
\p2_data_1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_data_10(24),
      Q => p2_data_1(24),
      R => '0'
    );
\p2_data_1_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_1_reg[22]_i_1_n_0\,
      CO(3 downto 1) => \NLW_p2_data_1_reg[24]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p2_data_1_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p1_data_3(23),
      O(3 downto 2) => \NLW_p2_data_1_reg[24]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p2_data_10(24 downto 23),
      S(3 downto 2) => B"00",
      S(1 downto 0) => p1_data_3(24 downto 23)
    );
\p2_data_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(2),
      Q => p2_data_1(2),
      R => '0'
    );
\p2_data_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(3),
      Q => p2_data_1(3),
      R => '0'
    );
\p2_data_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(4),
      Q => p2_data_1(4),
      R => '0'
    );
\p2_data_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(5),
      Q => p2_data_1(5),
      R => '0'
    );
\p2_data_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(6),
      Q => p2_data_1(6),
      R => '0'
    );
\p2_data_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(7),
      Q => p2_data_1(7),
      R => '0'
    );
\p2_data_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(8),
      Q => p2_data_1(8),
      R => '0'
    );
\p2_data_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p1_data_3(9),
      Q => p2_data_1(9),
      R => '0'
    );
\p3_data[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(9),
      I1 => p2_data_1(9),
      O => \p3_data[15]_i_10_n_0\
    );
\p3_data[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(8),
      I1 => p2_data_1(8),
      O => \p3_data[15]_i_11_n_0\
    );
\p3_data[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(7),
      I1 => p2_data_1(7),
      O => \p3_data[15]_i_13_n_0\
    );
\p3_data[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(6),
      I1 => p2_data_1(6),
      O => \p3_data[15]_i_14_n_0\
    );
\p3_data[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(5),
      I1 => p2_data_1(5),
      O => \p3_data[15]_i_15_n_0\
    );
\p3_data[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(4),
      I1 => p2_data_1(4),
      O => \p3_data[15]_i_16_n_0\
    );
\p3_data[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(3),
      I1 => p2_data_1(3),
      O => \p3_data[15]_i_17_n_0\
    );
\p3_data[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(2),
      I1 => p2_data_1(2),
      O => \p3_data[15]_i_18_n_0\
    );
\p3_data[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(1),
      I1 => p2_data_1(1),
      O => \p3_data[15]_i_19_n_0\
    );
\p3_data[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(0),
      I1 => p2_data_1(0),
      O => \p3_data[15]_i_20_n_0\
    );
\p3_data[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(15),
      I1 => p2_data_1(15),
      O => \p3_data[15]_i_3_n_0\
    );
\p3_data[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(14),
      I1 => p2_data_1(14),
      O => \p3_data[15]_i_4_n_0\
    );
\p3_data[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(13),
      I1 => p2_data_1(13),
      O => \p3_data[15]_i_5_n_0\
    );
\p3_data[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(12),
      I1 => p2_data_1(12),
      O => \p3_data[15]_i_6_n_0\
    );
\p3_data[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(11),
      I1 => p2_data_1(11),
      O => \p3_data[15]_i_8_n_0\
    );
\p3_data[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(10),
      I1 => p2_data_1(10),
      O => \p3_data[15]_i_9_n_0\
    );
\p3_data[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(19),
      I1 => p2_data_1(19),
      O => \p3_data[19]_i_2_n_0\
    );
\p3_data[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(18),
      I1 => p2_data_1(18),
      O => \p3_data[19]_i_3_n_0\
    );
\p3_data[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(17),
      I1 => p2_data_1(17),
      O => \p3_data[19]_i_4_n_0\
    );
\p3_data[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(16),
      I1 => p2_data_1(16),
      O => \p3_data[19]_i_5_n_0\
    );
\p3_data[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(23),
      I1 => p2_data_1(23),
      O => \p3_data[23]_i_2_n_0\
    );
\p3_data[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(22),
      I1 => p2_data_1(22),
      O => \p3_data[23]_i_3_n_0\
    );
\p3_data[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(21),
      I1 => p2_data_1(21),
      O => \p3_data[23]_i_4_n_0\
    );
\p3_data[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(20),
      I1 => p2_data_1(20),
      O => \p3_data[23]_i_5_n_0\
    );
\p3_data[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p2_data_0(24),
      I1 => p2_data_1(24),
      O => \p3_data[24]_i_2_n_0\
    );
\p3_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(12),
      Q => p_2_in(0),
      R => '0'
    );
\p3_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(13),
      Q => p_2_in(1),
      R => '0'
    );
\p3_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(14),
      Q => p_2_in(2),
      R => '0'
    );
\p3_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(15),
      Q => p_2_in(3),
      R => '0'
    );
\p3_data_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_2_n_0\,
      CO(3) => \p3_data_reg[15]_i_1_n_0\,
      CO(2) => \p3_data_reg[15]_i_1_n_1\,
      CO(1) => \p3_data_reg[15]_i_1_n_2\,
      CO(0) => \p3_data_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p2_data_0(15 downto 12),
      O(3 downto 0) => p3_data0(15 downto 12),
      S(3) => \p3_data[15]_i_3_n_0\,
      S(2) => \p3_data[15]_i_4_n_0\,
      S(1) => \p3_data[15]_i_5_n_0\,
      S(0) => \p3_data[15]_i_6_n_0\
    );
\p3_data_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p3_data_reg[15]_i_12_n_0\,
      CO(2) => \p3_data_reg[15]_i_12_n_1\,
      CO(1) => \p3_data_reg[15]_i_12_n_2\,
      CO(0) => \p3_data_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p2_data_0(3 downto 0),
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_17_n_0\,
      S(2) => \p3_data[15]_i_18_n_0\,
      S(1) => \p3_data[15]_i_19_n_0\,
      S(0) => \p3_data[15]_i_20_n_0\
    );
\p3_data_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_7_n_0\,
      CO(3) => \p3_data_reg[15]_i_2_n_0\,
      CO(2) => \p3_data_reg[15]_i_2_n_1\,
      CO(1) => \p3_data_reg[15]_i_2_n_2\,
      CO(0) => \p3_data_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p2_data_0(11 downto 8),
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_8_n_0\,
      S(2) => \p3_data[15]_i_9_n_0\,
      S(1) => \p3_data[15]_i_10_n_0\,
      S(0) => \p3_data[15]_i_11_n_0\
    );
\p3_data_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_12_n_0\,
      CO(3) => \p3_data_reg[15]_i_7_n_0\,
      CO(2) => \p3_data_reg[15]_i_7_n_1\,
      CO(1) => \p3_data_reg[15]_i_7_n_2\,
      CO(0) => \p3_data_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p2_data_0(7 downto 4),
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_13_n_0\,
      S(2) => \p3_data[15]_i_14_n_0\,
      S(1) => \p3_data[15]_i_15_n_0\,
      S(0) => \p3_data[15]_i_16_n_0\
    );
\p3_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(16),
      Q => p_2_in(4),
      R => '0'
    );
\p3_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(17),
      Q => p_2_in(5),
      R => '0'
    );
\p3_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(18),
      Q => p_2_in(6),
      R => '0'
    );
\p3_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(19),
      Q => p_2_in(7),
      R => '0'
    );
\p3_data_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_1_n_0\,
      CO(3) => \p3_data_reg[19]_i_1_n_0\,
      CO(2) => \p3_data_reg[19]_i_1_n_1\,
      CO(1) => \p3_data_reg[19]_i_1_n_2\,
      CO(0) => \p3_data_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p2_data_0(19 downto 16),
      O(3 downto 0) => p3_data0(19 downto 16),
      S(3) => \p3_data[19]_i_2_n_0\,
      S(2) => \p3_data[19]_i_3_n_0\,
      S(1) => \p3_data[19]_i_4_n_0\,
      S(0) => \p3_data[19]_i_5_n_0\
    );
\p3_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(20),
      Q => \p3_data_reg_n_0_[20]\,
      R => '0'
    );
\p3_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(21),
      Q => \p3_data_reg_n_0_[21]\,
      R => '0'
    );
\p3_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(22),
      Q => \p3_data_reg_n_0_[22]\,
      R => '0'
    );
\p3_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(23),
      Q => \p3_data_reg_n_0_[23]\,
      R => '0'
    );
\p3_data_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[19]_i_1_n_0\,
      CO(3) => \p3_data_reg[23]_i_1_n_0\,
      CO(2) => \p3_data_reg[23]_i_1_n_1\,
      CO(1) => \p3_data_reg[23]_i_1_n_2\,
      CO(0) => \p3_data_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p2_data_0(23 downto 20),
      O(3 downto 0) => p3_data0(23 downto 20),
      S(3) => \p3_data[23]_i_2_n_0\,
      S(2) => \p3_data[23]_i_3_n_0\,
      S(1) => \p3_data[23]_i_4_n_0\,
      S(0) => \p3_data[23]_i_5_n_0\
    );
\p3_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p3_data0(24),
      Q => p_1_in,
      R => '0'
    );
\p3_data_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[23]_i_1_n_0\,
      CO(3 downto 0) => \NLW_p3_data_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p3_data_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p3_data0(24),
      S(3 downto 1) => B"000",
      S(0) => \p3_data[24]_i_2_n_0\
    );
\p3_ddata_reg[0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_data_e,
      Q => \p3_ddata_reg[0]_srl6_n_0\
    );
\p3_ddata_reg[1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_vsync_data_e,
      Q => \p3_ddata_reg[1]_srl6_n_0\
    );
\p3_ddata_reg[2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_hsync_data_e,
      Q => \p3_ddata_reg[2]_srl6_n_0\
    );
\p3_ddata_reg[3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_vsync,
      Q => \p3_ddata_reg[3]_srl6_n_0\
    );
\p3_ddata_reg[4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_hsync,
      Q => \p3_ddata_reg[4]_srl6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_hdmi_core_0_ad_csc_1_add__parameterized0\ is
  port (
    CrYCb_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bbstub_P[32]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bbstub_P[32]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_hdmi_core_0_ad_csc_1_add__parameterized0\ : entity is "ad_csc_1_add";
end \system_axi_hdmi_core_0_ad_csc_1_add__parameterized0\;

architecture STRUCTURE of \system_axi_hdmi_core_0_ad_csc_1_add__parameterized0\ is
  signal \data_p[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[7]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[20]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[21]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[22]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[23]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[13]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[14]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[16]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[17]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[18]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[19]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[20]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[21]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[22]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[23]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[9]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[0]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[10]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[11]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[12]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[13]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[14]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[15]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[16]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[17]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[18]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[19]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[1]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[20]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[21]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[22]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[23]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[2]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[3]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[4]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[5]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[6]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[7]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[8]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[9]\ : STD_LOGIC;
  signal \p1_data_4_reg_n_0_[16]\ : STD_LOGIC;
  signal \p2_data_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[0]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[10]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[11]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[12]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[13]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[14]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[15]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[16]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[17]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[18]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[19]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[1]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[20]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[21]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[22]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[23]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[24]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[2]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[3]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[4]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[5]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[6]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[7]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[8]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[9]\ : STD_LOGIC;
  signal \p2_data_1[16]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_1[19]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_1_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_1_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_1_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_1_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_1_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_1_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_1_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_1_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_1_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_1_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_1_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_1_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_1_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_1_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_1_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_1_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[20]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[21]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[22]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[23]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[24]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \p3_data[15]_i_10_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_11_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_13_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_14_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_15_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_16_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_17_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_18_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_19_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_20_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_6_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_8_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_9_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \p3_data_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \NLW_p2_data_0_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p2_data_0_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p2_data_1_reg[19]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p2_data_1_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p2_data_1_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\data_p[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[12]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[0]_i_1_n_0\
    );
\data_p[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[13]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[1]_i_1_n_0\
    );
\data_p[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[14]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[2]_i_1_n_0\
    );
\data_p[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[15]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[3]_i_1_n_0\
    );
\data_p[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[16]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[4]_i_1_n_0\
    );
\data_p[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[17]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[5]_i_1_n_0\
    );
\data_p[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[18]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[6]_i_1_n_0\
    );
\data_p[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[19]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[7]_i_1_n_0\
    );
\data_p_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[0]_i_1_n_0\,
      Q => CrYCb_data(0),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[1]_i_1_n_0\,
      Q => CrYCb_data(1),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[2]_i_1_n_0\,
      Q => CrYCb_data(2),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[3]_i_1_n_0\,
      Q => CrYCb_data(3),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[4]_i_1_n_0\,
      Q => CrYCb_data(4),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[5]_i_1_n_0\,
      Q => CrYCb_data(5),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[6]_i_1_n_0\,
      Q => CrYCb_data(6),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[7]_i_1_n_0\,
      Q => CrYCb_data(7),
      R => \p3_data_reg_n_0_[24]\
    );
\p1_data_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(0),
      Q => \p1_data_1_reg_n_0_[0]\,
      R => '0'
    );
\p1_data_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(10),
      Q => \p1_data_1_reg_n_0_[10]\,
      R => '0'
    );
\p1_data_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(11),
      Q => \p1_data_1_reg_n_0_[11]\,
      R => '0'
    );
\p1_data_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(12),
      Q => \p1_data_1_reg_n_0_[12]\,
      R => '0'
    );
\p1_data_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(13),
      Q => \p1_data_1_reg_n_0_[13]\,
      R => '0'
    );
\p1_data_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(14),
      Q => \p1_data_1_reg_n_0_[14]\,
      R => '0'
    );
\p1_data_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(15),
      Q => \p1_data_1_reg_n_0_[15]\,
      R => '0'
    );
\p1_data_1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(16),
      Q => \p1_data_1_reg_n_0_[16]\,
      R => '0'
    );
\p1_data_1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(17),
      Q => \p1_data_1_reg_n_0_[17]\,
      R => '0'
    );
\p1_data_1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(18),
      Q => \p1_data_1_reg_n_0_[18]\,
      R => '0'
    );
\p1_data_1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(19),
      Q => \p1_data_1_reg_n_0_[19]\,
      R => '0'
    );
\p1_data_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(1),
      Q => \p1_data_1_reg_n_0_[1]\,
      R => '0'
    );
\p1_data_1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(20),
      Q => \p1_data_1_reg_n_0_[20]\,
      R => '0'
    );
\p1_data_1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(21),
      Q => \p1_data_1_reg_n_0_[21]\,
      R => '0'
    );
\p1_data_1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(22),
      Q => \p1_data_1_reg_n_0_[22]\,
      R => '0'
    );
\p1_data_1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(23),
      Q => \p1_data_1_reg_n_0_[23]\,
      R => '0'
    );
\p1_data_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(2),
      Q => \p1_data_1_reg_n_0_[2]\,
      R => '0'
    );
\p1_data_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(3),
      Q => \p1_data_1_reg_n_0_[3]\,
      R => '0'
    );
\p1_data_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(4),
      Q => \p1_data_1_reg_n_0_[4]\,
      R => '0'
    );
\p1_data_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(5),
      Q => \p1_data_1_reg_n_0_[5]\,
      R => '0'
    );
\p1_data_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(6),
      Q => \p1_data_1_reg_n_0_[6]\,
      R => '0'
    );
\p1_data_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(7),
      Q => \p1_data_1_reg_n_0_[7]\,
      R => '0'
    );
\p1_data_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(8),
      Q => \p1_data_1_reg_n_0_[8]\,
      R => '0'
    );
\p1_data_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_0\(9),
      Q => \p1_data_1_reg_n_0_[9]\,
      R => '0'
    );
\p1_data_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(0),
      Q => \p1_data_2_reg_n_0_[0]\,
      R => '0'
    );
\p1_data_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(10),
      Q => \p1_data_2_reg_n_0_[10]\,
      R => '0'
    );
\p1_data_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(11),
      Q => \p1_data_2_reg_n_0_[11]\,
      R => '0'
    );
\p1_data_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(12),
      Q => \p1_data_2_reg_n_0_[12]\,
      R => '0'
    );
\p1_data_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(13),
      Q => \p1_data_2_reg_n_0_[13]\,
      R => '0'
    );
\p1_data_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(14),
      Q => \p1_data_2_reg_n_0_[14]\,
      R => '0'
    );
\p1_data_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(15),
      Q => \p1_data_2_reg_n_0_[15]\,
      R => '0'
    );
\p1_data_2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(16),
      Q => \p1_data_2_reg_n_0_[16]\,
      R => '0'
    );
\p1_data_2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(17),
      Q => \p1_data_2_reg_n_0_[17]\,
      R => '0'
    );
\p1_data_2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(18),
      Q => \p1_data_2_reg_n_0_[18]\,
      R => '0'
    );
\p1_data_2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(19),
      Q => \p1_data_2_reg_n_0_[19]\,
      R => '0'
    );
\p1_data_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(1),
      Q => \p1_data_2_reg_n_0_[1]\,
      R => '0'
    );
\p1_data_2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(20),
      Q => \p1_data_2_reg_n_0_[20]\,
      R => '0'
    );
\p1_data_2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(21),
      Q => \p1_data_2_reg_n_0_[21]\,
      R => '0'
    );
\p1_data_2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(22),
      Q => \p1_data_2_reg_n_0_[22]\,
      R => '0'
    );
\p1_data_2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(23),
      Q => \p1_data_2_reg_n_0_[23]\,
      R => '0'
    );
\p1_data_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(2),
      Q => \p1_data_2_reg_n_0_[2]\,
      R => '0'
    );
\p1_data_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(3),
      Q => \p1_data_2_reg_n_0_[3]\,
      R => '0'
    );
\p1_data_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(4),
      Q => \p1_data_2_reg_n_0_[4]\,
      R => '0'
    );
\p1_data_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(5),
      Q => \p1_data_2_reg_n_0_[5]\,
      R => '0'
    );
\p1_data_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(6),
      Q => \p1_data_2_reg_n_0_[6]\,
      R => '0'
    );
\p1_data_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(7),
      Q => \p1_data_2_reg_n_0_[7]\,
      R => '0'
    );
\p1_data_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(8),
      Q => \p1_data_2_reg_n_0_[8]\,
      R => '0'
    );
\p1_data_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]\(9),
      Q => \p1_data_2_reg_n_0_[9]\,
      R => '0'
    );
\p1_data_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(0),
      Q => \p1_data_3_reg_n_0_[0]\,
      R => '0'
    );
\p1_data_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(10),
      Q => \p1_data_3_reg_n_0_[10]\,
      R => '0'
    );
\p1_data_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(11),
      Q => \p1_data_3_reg_n_0_[11]\,
      R => '0'
    );
\p1_data_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(12),
      Q => \p1_data_3_reg_n_0_[12]\,
      R => '0'
    );
\p1_data_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(13),
      Q => \p1_data_3_reg_n_0_[13]\,
      R => '0'
    );
\p1_data_3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(14),
      Q => \p1_data_3_reg_n_0_[14]\,
      R => '0'
    );
\p1_data_3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(15),
      Q => \p1_data_3_reg_n_0_[15]\,
      R => '0'
    );
\p1_data_3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(16),
      Q => \p1_data_3_reg_n_0_[16]\,
      R => '0'
    );
\p1_data_3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(17),
      Q => \p1_data_3_reg_n_0_[17]\,
      R => '0'
    );
\p1_data_3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(18),
      Q => \p1_data_3_reg_n_0_[18]\,
      R => '0'
    );
\p1_data_3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(19),
      Q => \p1_data_3_reg_n_0_[19]\,
      R => '0'
    );
\p1_data_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(1),
      Q => \p1_data_3_reg_n_0_[1]\,
      R => '0'
    );
\p1_data_3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(20),
      Q => \p1_data_3_reg_n_0_[20]\,
      R => '0'
    );
\p1_data_3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(21),
      Q => \p1_data_3_reg_n_0_[21]\,
      R => '0'
    );
\p1_data_3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(22),
      Q => \p1_data_3_reg_n_0_[22]\,
      R => '0'
    );
\p1_data_3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(23),
      Q => \p1_data_3_reg_n_0_[23]\,
      R => '0'
    );
\p1_data_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(2),
      Q => \p1_data_3_reg_n_0_[2]\,
      R => '0'
    );
\p1_data_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(3),
      Q => \p1_data_3_reg_n_0_[3]\,
      R => '0'
    );
\p1_data_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(4),
      Q => \p1_data_3_reg_n_0_[4]\,
      R => '0'
    );
\p1_data_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(5),
      Q => \p1_data_3_reg_n_0_[5]\,
      R => '0'
    );
\p1_data_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(6),
      Q => \p1_data_3_reg_n_0_[6]\,
      R => '0'
    );
\p1_data_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(7),
      Q => \p1_data_3_reg_n_0_[7]\,
      R => '0'
    );
\p1_data_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(8),
      Q => \p1_data_3_reg_n_0_[8]\,
      R => '0'
    );
\p1_data_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(9),
      Q => \p1_data_3_reg_n_0_[9]\,
      R => '0'
    );
\p1_data_4_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => '1',
      Q => \p1_data_4_reg_n_0_[16]\,
      R => '0'
    );
\p2_data_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[11]\,
      I1 => \p1_data_2_reg_n_0_[11]\,
      O => \p2_data_0[11]_i_2_n_0\
    );
\p2_data_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[10]\,
      I1 => \p1_data_2_reg_n_0_[10]\,
      O => \p2_data_0[11]_i_3_n_0\
    );
\p2_data_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[9]\,
      I1 => \p1_data_2_reg_n_0_[9]\,
      O => \p2_data_0[11]_i_4_n_0\
    );
\p2_data_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[8]\,
      I1 => \p1_data_2_reg_n_0_[8]\,
      O => \p2_data_0[11]_i_5_n_0\
    );
\p2_data_0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[15]\,
      I1 => \p1_data_2_reg_n_0_[15]\,
      O => \p2_data_0[15]_i_2_n_0\
    );
\p2_data_0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[14]\,
      I1 => \p1_data_2_reg_n_0_[14]\,
      O => \p2_data_0[15]_i_3_n_0\
    );
\p2_data_0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[13]\,
      I1 => \p1_data_2_reg_n_0_[13]\,
      O => \p2_data_0[15]_i_4_n_0\
    );
\p2_data_0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[12]\,
      I1 => \p1_data_2_reg_n_0_[12]\,
      O => \p2_data_0[15]_i_5_n_0\
    );
\p2_data_0[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[19]\,
      I1 => \p1_data_2_reg_n_0_[19]\,
      O => \p2_data_0[19]_i_2_n_0\
    );
\p2_data_0[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[18]\,
      I1 => \p1_data_2_reg_n_0_[18]\,
      O => \p2_data_0[19]_i_3_n_0\
    );
\p2_data_0[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[17]\,
      I1 => \p1_data_2_reg_n_0_[17]\,
      O => \p2_data_0[19]_i_4_n_0\
    );
\p2_data_0[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[16]\,
      I1 => \p1_data_2_reg_n_0_[16]\,
      O => \p2_data_0[19]_i_5_n_0\
    );
\p2_data_0[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[23]\,
      I1 => \p1_data_2_reg_n_0_[23]\,
      O => \p2_data_0[23]_i_2_n_0\
    );
\p2_data_0[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[22]\,
      I1 => \p1_data_2_reg_n_0_[22]\,
      O => \p2_data_0[23]_i_3_n_0\
    );
\p2_data_0[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[21]\,
      I1 => \p1_data_2_reg_n_0_[21]\,
      O => \p2_data_0[23]_i_4_n_0\
    );
\p2_data_0[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[20]\,
      I1 => \p1_data_2_reg_n_0_[20]\,
      O => \p2_data_0[23]_i_5_n_0\
    );
\p2_data_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[3]\,
      I1 => \p1_data_2_reg_n_0_[3]\,
      O => \p2_data_0[3]_i_2_n_0\
    );
\p2_data_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[2]\,
      I1 => \p1_data_2_reg_n_0_[2]\,
      O => \p2_data_0[3]_i_3_n_0\
    );
\p2_data_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[1]\,
      I1 => \p1_data_2_reg_n_0_[1]\,
      O => \p2_data_0[3]_i_4_n_0\
    );
\p2_data_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[0]\,
      I1 => \p1_data_2_reg_n_0_[0]\,
      O => \p2_data_0[3]_i_5_n_0\
    );
\p2_data_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[7]\,
      I1 => \p1_data_2_reg_n_0_[7]\,
      O => \p2_data_0[7]_i_2_n_0\
    );
\p2_data_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[6]\,
      I1 => \p1_data_2_reg_n_0_[6]\,
      O => \p2_data_0[7]_i_3_n_0\
    );
\p2_data_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[5]\,
      I1 => \p1_data_2_reg_n_0_[5]\,
      O => \p2_data_0[7]_i_4_n_0\
    );
\p2_data_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[4]\,
      I1 => \p1_data_2_reg_n_0_[4]\,
      O => \p2_data_0[7]_i_5_n_0\
    );
\p2_data_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[3]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[0]\,
      R => '0'
    );
\p2_data_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[11]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[10]\,
      R => '0'
    );
\p2_data_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[11]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[11]\,
      R => '0'
    );
\p2_data_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[7]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[11]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[11]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[11]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[11]\,
      DI(2) => \p1_data_1_reg_n_0_[10]\,
      DI(1) => \p1_data_1_reg_n_0_[9]\,
      DI(0) => \p1_data_1_reg_n_0_[8]\,
      O(3) => \p2_data_0_reg[11]_i_1_n_4\,
      O(2) => \p2_data_0_reg[11]_i_1_n_5\,
      O(1) => \p2_data_0_reg[11]_i_1_n_6\,
      O(0) => \p2_data_0_reg[11]_i_1_n_7\,
      S(3) => \p2_data_0[11]_i_2_n_0\,
      S(2) => \p2_data_0[11]_i_3_n_0\,
      S(1) => \p2_data_0[11]_i_4_n_0\,
      S(0) => \p2_data_0[11]_i_5_n_0\
    );
\p2_data_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[15]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[12]\,
      R => '0'
    );
\p2_data_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[15]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[13]\,
      R => '0'
    );
\p2_data_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[15]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[14]\,
      R => '0'
    );
\p2_data_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[15]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[15]\,
      R => '0'
    );
\p2_data_0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[11]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[15]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[15]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[15]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[15]\,
      DI(2) => \p1_data_1_reg_n_0_[14]\,
      DI(1) => \p1_data_1_reg_n_0_[13]\,
      DI(0) => \p1_data_1_reg_n_0_[12]\,
      O(3) => \p2_data_0_reg[15]_i_1_n_4\,
      O(2) => \p2_data_0_reg[15]_i_1_n_5\,
      O(1) => \p2_data_0_reg[15]_i_1_n_6\,
      O(0) => \p2_data_0_reg[15]_i_1_n_7\,
      S(3) => \p2_data_0[15]_i_2_n_0\,
      S(2) => \p2_data_0[15]_i_3_n_0\,
      S(1) => \p2_data_0[15]_i_4_n_0\,
      S(0) => \p2_data_0[15]_i_5_n_0\
    );
\p2_data_0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[19]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[16]\,
      R => '0'
    );
\p2_data_0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[19]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[17]\,
      R => '0'
    );
\p2_data_0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[19]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[18]\,
      R => '0'
    );
\p2_data_0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[19]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[19]\,
      R => '0'
    );
\p2_data_0_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[15]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[19]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[19]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[19]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[19]\,
      DI(2) => \p1_data_1_reg_n_0_[18]\,
      DI(1) => \p1_data_1_reg_n_0_[17]\,
      DI(0) => \p1_data_1_reg_n_0_[16]\,
      O(3) => \p2_data_0_reg[19]_i_1_n_4\,
      O(2) => \p2_data_0_reg[19]_i_1_n_5\,
      O(1) => \p2_data_0_reg[19]_i_1_n_6\,
      O(0) => \p2_data_0_reg[19]_i_1_n_7\,
      S(3) => \p2_data_0[19]_i_2_n_0\,
      S(2) => \p2_data_0[19]_i_3_n_0\,
      S(1) => \p2_data_0[19]_i_4_n_0\,
      S(0) => \p2_data_0[19]_i_5_n_0\
    );
\p2_data_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[3]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[1]\,
      R => '0'
    );
\p2_data_0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[23]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[20]\,
      R => '0'
    );
\p2_data_0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[23]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[21]\,
      R => '0'
    );
\p2_data_0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[23]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[22]\,
      R => '0'
    );
\p2_data_0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[23]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[23]\,
      R => '0'
    );
\p2_data_0_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[19]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[23]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[23]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[23]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[23]\,
      DI(2) => \p1_data_1_reg_n_0_[22]\,
      DI(1) => \p1_data_1_reg_n_0_[21]\,
      DI(0) => \p1_data_1_reg_n_0_[20]\,
      O(3) => \p2_data_0_reg[23]_i_1_n_4\,
      O(2) => \p2_data_0_reg[23]_i_1_n_5\,
      O(1) => \p2_data_0_reg[23]_i_1_n_6\,
      O(0) => \p2_data_0_reg[23]_i_1_n_7\,
      S(3) => \p2_data_0[23]_i_2_n_0\,
      S(2) => \p2_data_0[23]_i_3_n_0\,
      S(1) => \p2_data_0[23]_i_4_n_0\,
      S(0) => \p2_data_0[23]_i_5_n_0\
    );
\p2_data_0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[24]_i_1_n_3\,
      Q => \p2_data_0_reg_n_0_[24]\,
      R => '0'
    );
\p2_data_0_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[23]_i_1_n_0\,
      CO(3 downto 1) => \NLW_p2_data_0_reg[24]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p2_data_0_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p2_data_0_reg[24]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\p2_data_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[3]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[2]\,
      R => '0'
    );
\p2_data_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[3]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[3]\,
      R => '0'
    );
\p2_data_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p2_data_0_reg[3]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[3]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[3]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[3]\,
      DI(2) => \p1_data_1_reg_n_0_[2]\,
      DI(1) => \p1_data_1_reg_n_0_[1]\,
      DI(0) => \p1_data_1_reg_n_0_[0]\,
      O(3) => \p2_data_0_reg[3]_i_1_n_4\,
      O(2) => \p2_data_0_reg[3]_i_1_n_5\,
      O(1) => \p2_data_0_reg[3]_i_1_n_6\,
      O(0) => \p2_data_0_reg[3]_i_1_n_7\,
      S(3) => \p2_data_0[3]_i_2_n_0\,
      S(2) => \p2_data_0[3]_i_3_n_0\,
      S(1) => \p2_data_0[3]_i_4_n_0\,
      S(0) => \p2_data_0[3]_i_5_n_0\
    );
\p2_data_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[7]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[4]\,
      R => '0'
    );
\p2_data_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[7]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[5]\,
      R => '0'
    );
\p2_data_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[7]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[6]\,
      R => '0'
    );
\p2_data_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[7]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[7]\,
      R => '0'
    );
\p2_data_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[3]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[7]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[7]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[7]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[7]\,
      DI(2) => \p1_data_1_reg_n_0_[6]\,
      DI(1) => \p1_data_1_reg_n_0_[5]\,
      DI(0) => \p1_data_1_reg_n_0_[4]\,
      O(3) => \p2_data_0_reg[7]_i_1_n_4\,
      O(2) => \p2_data_0_reg[7]_i_1_n_5\,
      O(1) => \p2_data_0_reg[7]_i_1_n_6\,
      O(0) => \p2_data_0_reg[7]_i_1_n_7\,
      S(3) => \p2_data_0[7]_i_2_n_0\,
      S(2) => \p2_data_0[7]_i_3_n_0\,
      S(1) => \p2_data_0[7]_i_4_n_0\,
      S(0) => \p2_data_0[7]_i_5_n_0\
    );
\p2_data_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[11]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[8]\,
      R => '0'
    );
\p2_data_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[11]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[9]\,
      R => '0'
    );
\p2_data_1[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_3_reg_n_0_[16]\,
      I1 => \p1_data_4_reg_n_0_[16]\,
      O => \p2_data_1[16]_i_1_n_0\
    );
\p2_data_1[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_3_reg_n_0_[16]\,
      I1 => \p1_data_4_reg_n_0_[16]\,
      O => \p2_data_1[19]_i_2_n_0\
    );
\p2_data_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[0]\,
      Q => \p2_data_1_reg_n_0_[0]\,
      R => '0'
    );
\p2_data_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[10]\,
      Q => \p2_data_1_reg_n_0_[10]\,
      R => '0'
    );
\p2_data_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[11]\,
      Q => \p2_data_1_reg_n_0_[11]\,
      R => '0'
    );
\p2_data_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[12]\,
      Q => \p2_data_1_reg_n_0_[12]\,
      R => '0'
    );
\p2_data_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[13]\,
      Q => \p2_data_1_reg_n_0_[13]\,
      R => '0'
    );
\p2_data_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[14]\,
      Q => \p2_data_1_reg_n_0_[14]\,
      R => '0'
    );
\p2_data_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[15]\,
      Q => \p2_data_1_reg_n_0_[15]\,
      R => '0'
    );
\p2_data_1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1[16]_i_1_n_0\,
      Q => \p2_data_1_reg_n_0_[16]\,
      R => '0'
    );
\p2_data_1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[19]_i_1_n_6\,
      Q => \p2_data_1_reg_n_0_[17]\,
      R => '0'
    );
\p2_data_1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[19]_i_1_n_5\,
      Q => \p2_data_1_reg_n_0_[18]\,
      R => '0'
    );
\p2_data_1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[19]_i_1_n_4\,
      Q => \p2_data_1_reg_n_0_[19]\,
      R => '0'
    );
\p2_data_1_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p2_data_1_reg[19]_i_1_n_0\,
      CO(2) => \p2_data_1_reg[19]_i_1_n_1\,
      CO(1) => \p2_data_1_reg[19]_i_1_n_2\,
      CO(0) => \p2_data_1_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_3_reg_n_0_[19]\,
      DI(2) => \p1_data_3_reg_n_0_[18]\,
      DI(1) => \p1_data_3_reg_n_0_[17]\,
      DI(0) => \p1_data_3_reg_n_0_[16]\,
      O(3) => \p2_data_1_reg[19]_i_1_n_4\,
      O(2) => \p2_data_1_reg[19]_i_1_n_5\,
      O(1) => \p2_data_1_reg[19]_i_1_n_6\,
      O(0) => \NLW_p2_data_1_reg[19]_i_1_O_UNCONNECTED\(0),
      S(3) => \p1_data_3_reg_n_0_[19]\,
      S(2) => \p1_data_3_reg_n_0_[18]\,
      S(1) => \p1_data_3_reg_n_0_[17]\,
      S(0) => \p2_data_1[19]_i_2_n_0\
    );
\p2_data_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[1]\,
      Q => \p2_data_1_reg_n_0_[1]\,
      R => '0'
    );
\p2_data_1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[23]_i_1_n_7\,
      Q => \p2_data_1_reg_n_0_[20]\,
      R => '0'
    );
\p2_data_1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[23]_i_1_n_6\,
      Q => \p2_data_1_reg_n_0_[21]\,
      R => '0'
    );
\p2_data_1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[23]_i_1_n_5\,
      Q => \p2_data_1_reg_n_0_[22]\,
      R => '0'
    );
\p2_data_1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[23]_i_1_n_4\,
      Q => \p2_data_1_reg_n_0_[23]\,
      R => '0'
    );
\p2_data_1_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_1_reg[19]_i_1_n_0\,
      CO(3) => \p2_data_1_reg[23]_i_1_n_0\,
      CO(2) => \p2_data_1_reg[23]_i_1_n_1\,
      CO(1) => \p2_data_1_reg[23]_i_1_n_2\,
      CO(0) => \p2_data_1_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_3_reg_n_0_[23]\,
      DI(2) => \p1_data_3_reg_n_0_[22]\,
      DI(1) => \p1_data_3_reg_n_0_[21]\,
      DI(0) => \p1_data_3_reg_n_0_[20]\,
      O(3) => \p2_data_1_reg[23]_i_1_n_4\,
      O(2) => \p2_data_1_reg[23]_i_1_n_5\,
      O(1) => \p2_data_1_reg[23]_i_1_n_6\,
      O(0) => \p2_data_1_reg[23]_i_1_n_7\,
      S(3) => \p1_data_3_reg_n_0_[23]\,
      S(2) => \p1_data_3_reg_n_0_[22]\,
      S(1) => \p1_data_3_reg_n_0_[21]\,
      S(0) => \p1_data_3_reg_n_0_[20]\
    );
\p2_data_1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[24]_i_1_n_3\,
      Q => \p2_data_1_reg_n_0_[24]\,
      R => '0'
    );
\p2_data_1_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_1_reg[23]_i_1_n_0\,
      CO(3 downto 1) => \NLW_p2_data_1_reg[24]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p2_data_1_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p2_data_1_reg[24]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\p2_data_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[2]\,
      Q => \p2_data_1_reg_n_0_[2]\,
      R => '0'
    );
\p2_data_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[3]\,
      Q => \p2_data_1_reg_n_0_[3]\,
      R => '0'
    );
\p2_data_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[4]\,
      Q => \p2_data_1_reg_n_0_[4]\,
      R => '0'
    );
\p2_data_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[5]\,
      Q => \p2_data_1_reg_n_0_[5]\,
      R => '0'
    );
\p2_data_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[6]\,
      Q => \p2_data_1_reg_n_0_[6]\,
      R => '0'
    );
\p2_data_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[7]\,
      Q => \p2_data_1_reg_n_0_[7]\,
      R => '0'
    );
\p2_data_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[8]\,
      Q => \p2_data_1_reg_n_0_[8]\,
      R => '0'
    );
\p2_data_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[9]\,
      Q => \p2_data_1_reg_n_0_[9]\,
      R => '0'
    );
\p3_data[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[9]\,
      I1 => \p2_data_1_reg_n_0_[9]\,
      O => \p3_data[15]_i_10_n_0\
    );
\p3_data[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[8]\,
      I1 => \p2_data_1_reg_n_0_[8]\,
      O => \p3_data[15]_i_11_n_0\
    );
\p3_data[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[7]\,
      I1 => \p2_data_1_reg_n_0_[7]\,
      O => \p3_data[15]_i_13_n_0\
    );
\p3_data[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[6]\,
      I1 => \p2_data_1_reg_n_0_[6]\,
      O => \p3_data[15]_i_14_n_0\
    );
\p3_data[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[5]\,
      I1 => \p2_data_1_reg_n_0_[5]\,
      O => \p3_data[15]_i_15_n_0\
    );
\p3_data[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[4]\,
      I1 => \p2_data_1_reg_n_0_[4]\,
      O => \p3_data[15]_i_16_n_0\
    );
\p3_data[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[3]\,
      I1 => \p2_data_1_reg_n_0_[3]\,
      O => \p3_data[15]_i_17_n_0\
    );
\p3_data[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[2]\,
      I1 => \p2_data_1_reg_n_0_[2]\,
      O => \p3_data[15]_i_18_n_0\
    );
\p3_data[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[1]\,
      I1 => \p2_data_1_reg_n_0_[1]\,
      O => \p3_data[15]_i_19_n_0\
    );
\p3_data[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[0]\,
      I1 => \p2_data_1_reg_n_0_[0]\,
      O => \p3_data[15]_i_20_n_0\
    );
\p3_data[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[15]\,
      I1 => \p2_data_1_reg_n_0_[15]\,
      O => \p3_data[15]_i_3_n_0\
    );
\p3_data[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[14]\,
      I1 => \p2_data_1_reg_n_0_[14]\,
      O => \p3_data[15]_i_4_n_0\
    );
\p3_data[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[13]\,
      I1 => \p2_data_1_reg_n_0_[13]\,
      O => \p3_data[15]_i_5_n_0\
    );
\p3_data[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[12]\,
      I1 => \p2_data_1_reg_n_0_[12]\,
      O => \p3_data[15]_i_6_n_0\
    );
\p3_data[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[11]\,
      I1 => \p2_data_1_reg_n_0_[11]\,
      O => \p3_data[15]_i_8_n_0\
    );
\p3_data[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[10]\,
      I1 => \p2_data_1_reg_n_0_[10]\,
      O => \p3_data[15]_i_9_n_0\
    );
\p3_data[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[19]\,
      I1 => \p2_data_1_reg_n_0_[19]\,
      O => \p3_data[19]_i_2_n_0\
    );
\p3_data[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[18]\,
      I1 => \p2_data_1_reg_n_0_[18]\,
      O => \p3_data[19]_i_3_n_0\
    );
\p3_data[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[17]\,
      I1 => \p2_data_1_reg_n_0_[17]\,
      O => \p3_data[19]_i_4_n_0\
    );
\p3_data[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[16]\,
      I1 => \p2_data_1_reg_n_0_[16]\,
      O => \p3_data[19]_i_5_n_0\
    );
\p3_data[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[23]\,
      I1 => \p2_data_1_reg_n_0_[23]\,
      O => \p3_data[23]_i_2_n_0\
    );
\p3_data[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[22]\,
      I1 => \p2_data_1_reg_n_0_[22]\,
      O => \p3_data[23]_i_3_n_0\
    );
\p3_data[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[21]\,
      I1 => \p2_data_1_reg_n_0_[21]\,
      O => \p3_data[23]_i_4_n_0\
    );
\p3_data[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[20]\,
      I1 => \p2_data_1_reg_n_0_[20]\,
      O => \p3_data[23]_i_5_n_0\
    );
\p3_data[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[24]\,
      I1 => \p2_data_1_reg_n_0_[24]\,
      O => \p3_data[24]_i_2_n_0\
    );
\p3_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[15]_i_1_n_7\,
      Q => \p3_data_reg_n_0_[12]\,
      R => '0'
    );
\p3_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[15]_i_1_n_6\,
      Q => \p3_data_reg_n_0_[13]\,
      R => '0'
    );
\p3_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[15]_i_1_n_5\,
      Q => \p3_data_reg_n_0_[14]\,
      R => '0'
    );
\p3_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[15]_i_1_n_4\,
      Q => \p3_data_reg_n_0_[15]\,
      R => '0'
    );
\p3_data_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_2_n_0\,
      CO(3) => \p3_data_reg[15]_i_1_n_0\,
      CO(2) => \p3_data_reg[15]_i_1_n_1\,
      CO(1) => \p3_data_reg[15]_i_1_n_2\,
      CO(0) => \p3_data_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[15]\,
      DI(2) => \p2_data_0_reg_n_0_[14]\,
      DI(1) => \p2_data_0_reg_n_0_[13]\,
      DI(0) => \p2_data_0_reg_n_0_[12]\,
      O(3) => \p3_data_reg[15]_i_1_n_4\,
      O(2) => \p3_data_reg[15]_i_1_n_5\,
      O(1) => \p3_data_reg[15]_i_1_n_6\,
      O(0) => \p3_data_reg[15]_i_1_n_7\,
      S(3) => \p3_data[15]_i_3_n_0\,
      S(2) => \p3_data[15]_i_4_n_0\,
      S(1) => \p3_data[15]_i_5_n_0\,
      S(0) => \p3_data[15]_i_6_n_0\
    );
\p3_data_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p3_data_reg[15]_i_12_n_0\,
      CO(2) => \p3_data_reg[15]_i_12_n_1\,
      CO(1) => \p3_data_reg[15]_i_12_n_2\,
      CO(0) => \p3_data_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[3]\,
      DI(2) => \p2_data_0_reg_n_0_[2]\,
      DI(1) => \p2_data_0_reg_n_0_[1]\,
      DI(0) => \p2_data_0_reg_n_0_[0]\,
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_17_n_0\,
      S(2) => \p3_data[15]_i_18_n_0\,
      S(1) => \p3_data[15]_i_19_n_0\,
      S(0) => \p3_data[15]_i_20_n_0\
    );
\p3_data_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_7_n_0\,
      CO(3) => \p3_data_reg[15]_i_2_n_0\,
      CO(2) => \p3_data_reg[15]_i_2_n_1\,
      CO(1) => \p3_data_reg[15]_i_2_n_2\,
      CO(0) => \p3_data_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[11]\,
      DI(2) => \p2_data_0_reg_n_0_[10]\,
      DI(1) => \p2_data_0_reg_n_0_[9]\,
      DI(0) => \p2_data_0_reg_n_0_[8]\,
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_8_n_0\,
      S(2) => \p3_data[15]_i_9_n_0\,
      S(1) => \p3_data[15]_i_10_n_0\,
      S(0) => \p3_data[15]_i_11_n_0\
    );
\p3_data_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_12_n_0\,
      CO(3) => \p3_data_reg[15]_i_7_n_0\,
      CO(2) => \p3_data_reg[15]_i_7_n_1\,
      CO(1) => \p3_data_reg[15]_i_7_n_2\,
      CO(0) => \p3_data_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[7]\,
      DI(2) => \p2_data_0_reg_n_0_[6]\,
      DI(1) => \p2_data_0_reg_n_0_[5]\,
      DI(0) => \p2_data_0_reg_n_0_[4]\,
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_13_n_0\,
      S(2) => \p3_data[15]_i_14_n_0\,
      S(1) => \p3_data[15]_i_15_n_0\,
      S(0) => \p3_data[15]_i_16_n_0\
    );
\p3_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[19]_i_1_n_7\,
      Q => \p3_data_reg_n_0_[16]\,
      R => '0'
    );
\p3_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[19]_i_1_n_6\,
      Q => \p3_data_reg_n_0_[17]\,
      R => '0'
    );
\p3_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[19]_i_1_n_5\,
      Q => \p3_data_reg_n_0_[18]\,
      R => '0'
    );
\p3_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[19]_i_1_n_4\,
      Q => \p3_data_reg_n_0_[19]\,
      R => '0'
    );
\p3_data_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_1_n_0\,
      CO(3) => \p3_data_reg[19]_i_1_n_0\,
      CO(2) => \p3_data_reg[19]_i_1_n_1\,
      CO(1) => \p3_data_reg[19]_i_1_n_2\,
      CO(0) => \p3_data_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[19]\,
      DI(2) => \p2_data_0_reg_n_0_[18]\,
      DI(1) => \p2_data_0_reg_n_0_[17]\,
      DI(0) => \p2_data_0_reg_n_0_[16]\,
      O(3) => \p3_data_reg[19]_i_1_n_4\,
      O(2) => \p3_data_reg[19]_i_1_n_5\,
      O(1) => \p3_data_reg[19]_i_1_n_6\,
      O(0) => \p3_data_reg[19]_i_1_n_7\,
      S(3) => \p3_data[19]_i_2_n_0\,
      S(2) => \p3_data[19]_i_3_n_0\,
      S(1) => \p3_data[19]_i_4_n_0\,
      S(0) => \p3_data[19]_i_5_n_0\
    );
\p3_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[23]_i_1_n_7\,
      Q => \p3_data_reg_n_0_[20]\,
      R => '0'
    );
\p3_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[23]_i_1_n_6\,
      Q => \p3_data_reg_n_0_[21]\,
      R => '0'
    );
\p3_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[23]_i_1_n_5\,
      Q => \p3_data_reg_n_0_[22]\,
      R => '0'
    );
\p3_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[23]_i_1_n_4\,
      Q => \p3_data_reg_n_0_[23]\,
      R => '0'
    );
\p3_data_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[19]_i_1_n_0\,
      CO(3) => \p3_data_reg[23]_i_1_n_0\,
      CO(2) => \p3_data_reg[23]_i_1_n_1\,
      CO(1) => \p3_data_reg[23]_i_1_n_2\,
      CO(0) => \p3_data_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[23]\,
      DI(2) => \p2_data_0_reg_n_0_[22]\,
      DI(1) => \p2_data_0_reg_n_0_[21]\,
      DI(0) => \p2_data_0_reg_n_0_[20]\,
      O(3) => \p3_data_reg[23]_i_1_n_4\,
      O(2) => \p3_data_reg[23]_i_1_n_5\,
      O(1) => \p3_data_reg[23]_i_1_n_6\,
      O(0) => \p3_data_reg[23]_i_1_n_7\,
      S(3) => \p3_data[23]_i_2_n_0\,
      S(2) => \p3_data[23]_i_3_n_0\,
      S(1) => \p3_data[23]_i_4_n_0\,
      S(0) => \p3_data[23]_i_5_n_0\
    );
\p3_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[24]_i_1_n_7\,
      Q => \p3_data_reg_n_0_[24]\,
      R => '0'
    );
\p3_data_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[23]_i_1_n_0\,
      CO(3 downto 0) => \NLW_p3_data_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p3_data_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \p3_data_reg[24]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \p3_data[24]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_hdmi_core_0_ad_csc_1_add__parameterized0_15\ is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_data_1_reg[24]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p1_data_1_reg[24]_1\ : out STD_LOGIC;
    CrYCb_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    \bbstub_P[9]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[32]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bbstub_P[9]_0\ : in STD_LOGIC;
    \bbstub_P[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[17]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[21]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[25]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[29]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[32]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bbstub_P[32]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bbstub_P[10]\ : in STD_LOGIC;
    p3_sign : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bbstub_P[10]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_hdmi_core_0_ad_csc_1_add__parameterized0_15\ : entity is "ad_csc_1_add";
end \system_axi_hdmi_core_0_ad_csc_1_add__parameterized0_15\;

architecture STRUCTURE of \system_axi_hdmi_core_0_ad_csc_1_add__parameterized0_15\ is
  signal \_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_4\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_5\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_6\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_7\ : STD_LOGIC;
  signal \_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__4_n_5\ : STD_LOGIC;
  signal \_inferred__0/i__carry__4_n_6\ : STD_LOGIC;
  signal \_inferred__0/i__carry__4_n_7\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_4\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_4\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \data_p[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p[7]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[10]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[11]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[12]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[13]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[14]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[15]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[16]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[17]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[18]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[19]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[20]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[21]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[22]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[23]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[5]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[7]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[8]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_1[9]_i_1_n_0\ : STD_LOGIC;
  signal \^p1_data_1_reg[24]_1\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[20]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[21]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[22]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[23]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[24]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \p1_data_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \p1_data_2[10]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[11]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[12]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[13]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[14]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[15]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[16]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[17]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[18]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[19]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[1]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[20]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[21]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[22]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[23]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[2]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[3]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[4]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[5]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[6]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[7]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[8]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2[9]_i_1_n_0\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[10]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[11]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[12]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[13]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[14]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[16]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[17]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[18]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[19]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[20]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[21]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[22]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[23]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[24]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[8]\ : STD_LOGIC;
  signal \p1_data_2_reg_n_0_[9]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[0]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[10]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[11]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[12]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[13]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[14]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[15]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[16]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[17]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[18]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[19]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[1]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[20]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[21]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[22]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[23]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[2]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[3]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[4]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[5]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[6]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[7]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[8]\ : STD_LOGIC;
  signal \p1_data_3_reg_n_0_[9]\ : STD_LOGIC;
  signal \p1_data_4_reg_n_0_[19]\ : STD_LOGIC;
  signal \p2_data_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[15]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[19]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[23]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[24]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \p2_data_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[0]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[10]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[11]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[12]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[13]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[14]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[15]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[16]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[17]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[18]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[19]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[1]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[20]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[21]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[22]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[23]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[24]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[2]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[3]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[4]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[5]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[6]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[7]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[8]\ : STD_LOGIC;
  signal \p2_data_0_reg_n_0_[9]\ : STD_LOGIC;
  signal \p2_data_1[19]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_1[22]_i_2_n_0\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \p2_data_1_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \p2_data_1_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \p2_data_1_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[16]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[17]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[18]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[19]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[20]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[21]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[22]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[23]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[24]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[8]\ : STD_LOGIC;
  signal \p2_data_1_reg_n_0_[9]\ : STD_LOGIC;
  signal \p3_data[15]_i_10_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_11_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_13_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_14_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_15_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_16_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_17_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_18_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_19_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_20_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_6_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_8_n_0\ : STD_LOGIC;
  signal \p3_data[15]_i_9_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[19]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_3_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_4_n_0\ : STD_LOGIC;
  signal \p3_data[23]_i_5_n_0\ : STD_LOGIC;
  signal \p3_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \p3_data_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \p3_data_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \p3_data_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \p3_data_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \p3_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \NLW__inferred__0/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW__inferred__0/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__inferred__1/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW__inferred__1/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p2_data_0_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p2_data_0_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p2_data_1_reg[22]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p2_data_1_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p2_data_1_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p3_data_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[15]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p3_data_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p1_data_1[10]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \p1_data_1[11]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \p1_data_1[12]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \p1_data_1[13]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \p1_data_1[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \p1_data_1[15]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \p1_data_1[16]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \p1_data_1[17]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \p1_data_1[18]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \p1_data_1[19]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \p1_data_1[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p1_data_1[20]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \p1_data_1[21]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \p1_data_1[22]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \p1_data_1[23]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \p1_data_1[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \p1_data_1[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \p1_data_1[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \p1_data_1[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \p1_data_1[6]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \p1_data_1[7]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \p1_data_1[8]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \p1_data_1[9]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \p1_data_2[10]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \p1_data_2[11]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \p1_data_2[12]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \p1_data_2[13]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \p1_data_2[14]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \p1_data_2[15]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \p1_data_2[16]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \p1_data_2[17]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \p1_data_2[18]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p1_data_2[19]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \p1_data_2[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \p1_data_2[20]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p1_data_2[21]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p1_data_2[22]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p1_data_2[23]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p1_data_2[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \p1_data_2[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \p1_data_2[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \p1_data_2[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \p1_data_2[6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \p1_data_2[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \p1_data_2[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \p1_data_2[9]_i_1\ : label is "soft_lutpair4";
begin
  \p1_data_1_reg[24]_1\ <= \^p1_data_1_reg[24]_1\;
\_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__0/i__carry_n_0\,
      CO(2) => \_inferred__0/i__carry_n_1\,
      CO(1) => \_inferred__0/i__carry_n_2\,
      CO(0) => \_inferred__0/i__carry_n_3\,
      CYINIT => \bbstub_P[9]\,
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__0/i__carry_n_4\,
      O(2) => \_inferred__0/i__carry_n_5\,
      O(1) => \_inferred__0/i__carry_n_6\,
      O(0) => \_inferred__0/i__carry_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry_n_0\,
      CO(3) => \_inferred__0/i__carry__0_n_0\,
      CO(2) => \_inferred__0/i__carry__0_n_1\,
      CO(1) => \_inferred__0/i__carry__0_n_2\,
      CO(0) => \_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__0/i__carry__0_n_4\,
      O(2) => \_inferred__0/i__carry__0_n_5\,
      O(1) => \_inferred__0/i__carry__0_n_6\,
      O(0) => \_inferred__0/i__carry__0_n_7\,
      S(3 downto 0) => \bbstub_P[17]\(3 downto 0)
    );
\_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__0_n_0\,
      CO(3) => \_inferred__0/i__carry__1_n_0\,
      CO(2) => \_inferred__0/i__carry__1_n_1\,
      CO(1) => \_inferred__0/i__carry__1_n_2\,
      CO(0) => \_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__0/i__carry__1_n_4\,
      O(2) => \_inferred__0/i__carry__1_n_5\,
      O(1) => \_inferred__0/i__carry__1_n_6\,
      O(0) => \_inferred__0/i__carry__1_n_7\,
      S(3 downto 0) => \bbstub_P[21]\(3 downto 0)
    );
\_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__1_n_0\,
      CO(3) => \_inferred__0/i__carry__2_n_0\,
      CO(2) => \_inferred__0/i__carry__2_n_1\,
      CO(1) => \_inferred__0/i__carry__2_n_2\,
      CO(0) => \_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__0/i__carry__2_n_4\,
      O(2) => \_inferred__0/i__carry__2_n_5\,
      O(1) => \_inferred__0/i__carry__2_n_6\,
      O(0) => \_inferred__0/i__carry__2_n_7\,
      S(3 downto 0) => \bbstub_P[25]\(3 downto 0)
    );
\_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__2_n_0\,
      CO(3) => \_inferred__0/i__carry__3_n_0\,
      CO(2) => \_inferred__0/i__carry__3_n_1\,
      CO(1) => \_inferred__0/i__carry__3_n_2\,
      CO(0) => \_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__0/i__carry__3_n_4\,
      O(2) => \_inferred__0/i__carry__3_n_5\,
      O(1) => \_inferred__0/i__carry__3_n_6\,
      O(0) => \_inferred__0/i__carry__3_n_7\,
      S(3 downto 0) => \bbstub_P[29]\(3 downto 0)
    );
\_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__3_n_0\,
      CO(3) => CO(0),
      CO(2) => \NLW__inferred__0/i__carry__4_CO_UNCONNECTED\(2),
      CO(1) => \_inferred__0/i__carry__4_n_2\,
      CO(0) => \_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW__inferred__0/i__carry__4_O_UNCONNECTED\(3),
      O(2) => \_inferred__0/i__carry__4_n_5\,
      O(1) => \_inferred__0/i__carry__4_n_6\,
      O(0) => \_inferred__0/i__carry__4_n_7\,
      S(3) => '1',
      S(2 downto 0) => \bbstub_P[32]\(2 downto 0)
    );
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => \bbstub_P[9]_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__1/i__carry_n_4\,
      O(2) => \_inferred__1/i__carry_n_5\,
      O(1) => \_inferred__1/i__carry_n_6\,
      O(0) => \_inferred__1/i__carry_n_7\,
      S(3 downto 0) => \bbstub_P[13]\(3 downto 0)
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__1/i__carry__0_n_4\,
      O(2) => \_inferred__1/i__carry__0_n_5\,
      O(1) => \_inferred__1/i__carry__0_n_6\,
      O(0) => \_inferred__1/i__carry__0_n_7\,
      S(3 downto 0) => \bbstub_P[17]_0\(3 downto 0)
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__1/i__carry__1_n_4\,
      O(2) => \_inferred__1/i__carry__1_n_5\,
      O(1) => \_inferred__1/i__carry__1_n_6\,
      O(0) => \_inferred__1/i__carry__1_n_7\,
      S(3 downto 0) => \bbstub_P[21]_0\(3 downto 0)
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__1/i__carry__2_n_4\,
      O(2) => \_inferred__1/i__carry__2_n_5\,
      O(1) => \_inferred__1/i__carry__2_n_6\,
      O(0) => \_inferred__1/i__carry__2_n_7\,
      S(3 downto 0) => \bbstub_P[25]_0\(3 downto 0)
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3) => \_inferred__1/i__carry__3_n_0\,
      CO(2) => \_inferred__1/i__carry__3_n_1\,
      CO(1) => \_inferred__1/i__carry__3_n_2\,
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__1/i__carry__3_n_4\,
      O(2) => \_inferred__1/i__carry__3_n_5\,
      O(1) => \_inferred__1/i__carry__3_n_6\,
      O(0) => \_inferred__1/i__carry__3_n_7\,
      S(3 downto 0) => \bbstub_P[29]_0\(3 downto 0)
    );
\_inferred__1/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__3_n_0\,
      CO(3) => \p1_data_1_reg[24]_0\(0),
      CO(2) => \NLW__inferred__1/i__carry__4_CO_UNCONNECTED\(2),
      CO(1) => \_inferred__1/i__carry__4_n_2\,
      CO(0) => \_inferred__1/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW__inferred__1/i__carry__4_O_UNCONNECTED\(3),
      O(2) => \_inferred__1/i__carry__4_n_5\,
      O(1) => \_inferred__1/i__carry__4_n_6\,
      O(0) => \_inferred__1/i__carry__4_n_7\,
      S(3) => '1',
      S(2 downto 0) => \bbstub_P[32]_0\(2 downto 0)
    );
\data_p[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[12]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[0]_i_1_n_0\
    );
\data_p[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[13]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[1]_i_1_n_0\
    );
\data_p[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[14]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[2]_i_1_n_0\
    );
\data_p[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[15]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[3]_i_1_n_0\
    );
\data_p[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[16]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[4]_i_1_n_0\
    );
\data_p[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[17]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[5]_i_1_n_0\
    );
\data_p[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[18]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[6]_i_1_n_0\
    );
\data_p[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p3_data_reg_n_0_[19]\,
      I1 => \p3_data_reg_n_0_[21]\,
      I2 => \p3_data_reg_n_0_[20]\,
      I3 => \p3_data_reg_n_0_[22]\,
      I4 => \p3_data_reg_n_0_[23]\,
      O => \data_p[7]_i_1_n_0\
    );
\data_p_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[0]_i_1_n_0\,
      Q => CrYCb_data(0),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[1]_i_1_n_0\,
      Q => CrYCb_data(1),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[2]_i_1_n_0\,
      Q => CrYCb_data(2),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[3]_i_1_n_0\,
      Q => CrYCb_data(3),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[4]_i_1_n_0\,
      Q => CrYCb_data(4),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[5]_i_1_n_0\,
      Q => CrYCb_data(5),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[6]_i_1_n_0\,
      Q => CrYCb_data(6),
      R => \p3_data_reg_n_0_[24]\
    );
\data_p_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \data_p[7]_i_1_n_0\,
      Q => CrYCb_data(7),
      R => \p3_data_reg_n_0_[24]\
    );
\p1_data_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__1_n_6\,
      I1 => p3_sign,
      I2 => P(10),
      O => \p1_data_1[10]_i_1_n_0\
    );
\p1_data_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__1_n_5\,
      I1 => p3_sign,
      I2 => P(11),
      O => \p1_data_1[11]_i_1_n_0\
    );
\p1_data_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__1_n_4\,
      I1 => p3_sign,
      I2 => P(12),
      O => \p1_data_1[12]_i_1_n_0\
    );
\p1_data_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__2_n_7\,
      I1 => p3_sign,
      I2 => P(13),
      O => \p1_data_1[13]_i_1_n_0\
    );
\p1_data_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__2_n_6\,
      I1 => p3_sign,
      I2 => P(14),
      O => \p1_data_1[14]_i_1_n_0\
    );
\p1_data_1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__2_n_5\,
      I1 => p3_sign,
      I2 => P(15),
      O => \p1_data_1[15]_i_1_n_0\
    );
\p1_data_1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__2_n_4\,
      I1 => p3_sign,
      I2 => P(16),
      O => \p1_data_1[16]_i_1_n_0\
    );
\p1_data_1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__3_n_7\,
      I1 => p3_sign,
      I2 => P(17),
      O => \p1_data_1[17]_i_1_n_0\
    );
\p1_data_1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__3_n_6\,
      I1 => p3_sign,
      I2 => P(18),
      O => \p1_data_1[18]_i_1_n_0\
    );
\p1_data_1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__3_n_5\,
      I1 => p3_sign,
      I2 => P(19),
      O => \p1_data_1[19]_i_1_n_0\
    );
\p1_data_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry_n_7\,
      I1 => p3_sign,
      I2 => P(1),
      O => \p1_data_1[1]_i_1_n_0\
    );
\p1_data_1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__3_n_4\,
      I1 => p3_sign,
      I2 => P(20),
      O => \p1_data_1[20]_i_1_n_0\
    );
\p1_data_1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__4_n_7\,
      I1 => p3_sign,
      I2 => P(21),
      O => \p1_data_1[21]_i_1_n_0\
    );
\p1_data_1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__4_n_6\,
      I1 => p3_sign,
      I2 => P(22),
      O => \p1_data_1[22]_i_1_n_0\
    );
\p1_data_1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__4_n_5\,
      I1 => p3_sign,
      I2 => P(23),
      O => \p1_data_1[23]_i_1_n_0\
    );
\p1_data_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry_n_6\,
      I1 => p3_sign,
      I2 => P(2),
      O => \p1_data_1[2]_i_1_n_0\
    );
\p1_data_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry_n_5\,
      I1 => p3_sign,
      I2 => P(3),
      O => \p1_data_1[3]_i_1_n_0\
    );
\p1_data_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry_n_4\,
      I1 => p3_sign,
      I2 => P(4),
      O => \p1_data_1[4]_i_1_n_0\
    );
\p1_data_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__0_n_7\,
      I1 => p3_sign,
      I2 => P(5),
      O => \p1_data_1[5]_i_1_n_0\
    );
\p1_data_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__0_n_6\,
      I1 => p3_sign,
      I2 => P(6),
      O => \p1_data_1[6]_i_1_n_0\
    );
\p1_data_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__0_n_5\,
      I1 => p3_sign,
      I2 => P(7),
      O => \p1_data_1[7]_i_1_n_0\
    );
\p1_data_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__0_n_4\,
      I1 => p3_sign,
      I2 => P(8),
      O => \p1_data_1[8]_i_1_n_0\
    );
\p1_data_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__1/i__carry__1_n_7\,
      I1 => p3_sign,
      I2 => P(9),
      O => \p1_data_1[9]_i_1_n_0\
    );
\p1_data_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => P(0),
      Q => \p1_data_1_reg_n_0_[0]\,
      R => '0'
    );
\p1_data_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[10]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[10]\,
      R => '0'
    );
\p1_data_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[11]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[11]\,
      R => '0'
    );
\p1_data_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[12]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[12]\,
      R => '0'
    );
\p1_data_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[13]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[13]\,
      R => '0'
    );
\p1_data_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[14]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[14]\,
      R => '0'
    );
\p1_data_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[15]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[15]\,
      R => '0'
    );
\p1_data_1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[16]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[16]\,
      R => '0'
    );
\p1_data_1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[17]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[17]\,
      R => '0'
    );
\p1_data_1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[18]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[18]\,
      R => '0'
    );
\p1_data_1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[19]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[19]\,
      R => '0'
    );
\p1_data_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[1]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[1]\,
      R => '0'
    );
\p1_data_1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[20]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[20]\,
      R => '0'
    );
\p1_data_1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[21]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[21]\,
      R => '0'
    );
\p1_data_1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[22]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[22]\,
      R => '0'
    );
\p1_data_1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[23]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[23]\,
      R => '0'
    );
\p1_data_1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[10]_0\,
      Q => \p1_data_1_reg_n_0_[24]\,
      R => \^p1_data_1_reg[24]_1\
    );
\p1_data_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[2]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[2]\,
      R => '0'
    );
\p1_data_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[3]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[3]\,
      R => '0'
    );
\p1_data_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[4]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[4]\,
      R => '0'
    );
\p1_data_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[5]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[5]\,
      R => '0'
    );
\p1_data_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[6]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[6]\,
      R => '0'
    );
\p1_data_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[7]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[7]\,
      R => '0'
    );
\p1_data_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[8]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[8]\,
      R => '0'
    );
\p1_data_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_1[9]_i_1_n_0\,
      Q => \p1_data_1_reg_n_0_[9]\,
      R => '0'
    );
\p1_data_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__1_n_6\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(10),
      O => \p1_data_2[10]_i_1_n_0\
    );
\p1_data_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__1_n_5\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(11),
      O => \p1_data_2[11]_i_1_n_0\
    );
\p1_data_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__1_n_4\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(12),
      O => \p1_data_2[12]_i_1_n_0\
    );
\p1_data_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__2_n_7\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(13),
      O => \p1_data_2[13]_i_1_n_0\
    );
\p1_data_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__2_n_6\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(14),
      O => \p1_data_2[14]_i_1_n_0\
    );
\p1_data_2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__2_n_5\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(15),
      O => \p1_data_2[15]_i_1_n_0\
    );
\p1_data_2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__2_n_4\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(16),
      O => \p1_data_2[16]_i_1_n_0\
    );
\p1_data_2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__3_n_7\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(17),
      O => \p1_data_2[17]_i_1_n_0\
    );
\p1_data_2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__3_n_6\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(18),
      O => \p1_data_2[18]_i_1_n_0\
    );
\p1_data_2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__3_n_5\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(19),
      O => \p1_data_2[19]_i_1_n_0\
    );
\p1_data_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry_n_7\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(1),
      O => \p1_data_2[1]_i_1_n_0\
    );
\p1_data_2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__3_n_4\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(20),
      O => \p1_data_2[20]_i_1_n_0\
    );
\p1_data_2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__4_n_7\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(21),
      O => \p1_data_2[21]_i_1_n_0\
    );
\p1_data_2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__4_n_6\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(22),
      O => \p1_data_2[22]_i_1_n_0\
    );
\p1_data_2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__4_n_5\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(23),
      O => \p1_data_2[23]_i_1_n_0\
    );
\p1_data_2[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p3_sign,
      O => \^p1_data_1_reg[24]_1\
    );
\p1_data_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry_n_6\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(2),
      O => \p1_data_2[2]_i_1_n_0\
    );
\p1_data_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry_n_5\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(3),
      O => \p1_data_2[3]_i_1_n_0\
    );
\p1_data_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry_n_4\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(4),
      O => \p1_data_2[4]_i_1_n_0\
    );
\p1_data_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__0_n_7\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(5),
      O => \p1_data_2[5]_i_1_n_0\
    );
\p1_data_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__0_n_6\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(6),
      O => \p1_data_2[6]_i_1_n_0\
    );
\p1_data_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__0_n_5\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(7),
      O => \p1_data_2[7]_i_1_n_0\
    );
\p1_data_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__0_n_4\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(8),
      O => \p1_data_2[8]_i_1_n_0\
    );
\p1_data_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_inferred__0/i__carry__1_n_7\,
      I1 => p3_sign,
      I2 => \bbstub_P[32]_1\(9),
      O => \p1_data_2[9]_i_1_n_0\
    );
\p1_data_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[32]_1\(0),
      Q => \p1_data_2_reg_n_0_[0]\,
      R => '0'
    );
\p1_data_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[10]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[10]\,
      R => '0'
    );
\p1_data_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[11]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[11]\,
      R => '0'
    );
\p1_data_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[12]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[12]\,
      R => '0'
    );
\p1_data_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[13]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[13]\,
      R => '0'
    );
\p1_data_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[14]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[14]\,
      R => '0'
    );
\p1_data_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[15]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[15]\,
      R => '0'
    );
\p1_data_2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[16]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[16]\,
      R => '0'
    );
\p1_data_2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[17]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[17]\,
      R => '0'
    );
\p1_data_2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[18]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[18]\,
      R => '0'
    );
\p1_data_2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[19]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[19]\,
      R => '0'
    );
\p1_data_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[1]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[1]\,
      R => '0'
    );
\p1_data_2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[20]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[20]\,
      R => '0'
    );
\p1_data_2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[21]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[21]\,
      R => '0'
    );
\p1_data_2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[22]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[22]\,
      R => '0'
    );
\p1_data_2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[23]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[23]\,
      R => '0'
    );
\p1_data_2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \bbstub_P[10]\,
      Q => \p1_data_2_reg_n_0_[24]\,
      R => \^p1_data_1_reg[24]_1\
    );
\p1_data_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[2]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[2]\,
      R => '0'
    );
\p1_data_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[3]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[3]\,
      R => '0'
    );
\p1_data_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[4]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[4]\,
      R => '0'
    );
\p1_data_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[5]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[5]\,
      R => '0'
    );
\p1_data_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[6]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[6]\,
      R => '0'
    );
\p1_data_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[7]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[7]\,
      R => '0'
    );
\p1_data_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[8]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[8]\,
      R => '0'
    );
\p1_data_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_2[9]_i_1_n_0\,
      Q => \p1_data_2_reg_n_0_[9]\,
      R => '0'
    );
\p1_data_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(0),
      Q => \p1_data_3_reg_n_0_[0]\,
      R => '0'
    );
\p1_data_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(10),
      Q => \p1_data_3_reg_n_0_[10]\,
      R => '0'
    );
\p1_data_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(11),
      Q => \p1_data_3_reg_n_0_[11]\,
      R => '0'
    );
\p1_data_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(12),
      Q => \p1_data_3_reg_n_0_[12]\,
      R => '0'
    );
\p1_data_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(13),
      Q => \p1_data_3_reg_n_0_[13]\,
      R => '0'
    );
\p1_data_3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(14),
      Q => \p1_data_3_reg_n_0_[14]\,
      R => '0'
    );
\p1_data_3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(15),
      Q => \p1_data_3_reg_n_0_[15]\,
      R => '0'
    );
\p1_data_3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(16),
      Q => \p1_data_3_reg_n_0_[16]\,
      R => '0'
    );
\p1_data_3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(17),
      Q => \p1_data_3_reg_n_0_[17]\,
      R => '0'
    );
\p1_data_3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(18),
      Q => \p1_data_3_reg_n_0_[18]\,
      R => '0'
    );
\p1_data_3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(19),
      Q => \p1_data_3_reg_n_0_[19]\,
      R => '0'
    );
\p1_data_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(1),
      Q => \p1_data_3_reg_n_0_[1]\,
      R => '0'
    );
\p1_data_3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(20),
      Q => \p1_data_3_reg_n_0_[20]\,
      R => '0'
    );
\p1_data_3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(21),
      Q => \p1_data_3_reg_n_0_[21]\,
      R => '0'
    );
\p1_data_3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(22),
      Q => \p1_data_3_reg_n_0_[22]\,
      R => '0'
    );
\p1_data_3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(23),
      Q => \p1_data_3_reg_n_0_[23]\,
      R => '0'
    );
\p1_data_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(2),
      Q => \p1_data_3_reg_n_0_[2]\,
      R => '0'
    );
\p1_data_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(3),
      Q => \p1_data_3_reg_n_0_[3]\,
      R => '0'
    );
\p1_data_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(4),
      Q => \p1_data_3_reg_n_0_[4]\,
      R => '0'
    );
\p1_data_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(5),
      Q => \p1_data_3_reg_n_0_[5]\,
      R => '0'
    );
\p1_data_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(6),
      Q => \p1_data_3_reg_n_0_[6]\,
      R => '0'
    );
\p1_data_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(7),
      Q => \p1_data_3_reg_n_0_[7]\,
      R => '0'
    );
\p1_data_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(8),
      Q => \p1_data_3_reg_n_0_[8]\,
      R => '0'
    );
\p1_data_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(9),
      Q => \p1_data_3_reg_n_0_[9]\,
      R => '0'
    );
\p1_data_4_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => '1',
      Q => \p1_data_4_reg_n_0_[19]\,
      R => '0'
    );
\p2_data_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[11]\,
      I1 => \p1_data_2_reg_n_0_[11]\,
      O => \p2_data_0[11]_i_2_n_0\
    );
\p2_data_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[10]\,
      I1 => \p1_data_2_reg_n_0_[10]\,
      O => \p2_data_0[11]_i_3_n_0\
    );
\p2_data_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[9]\,
      I1 => \p1_data_2_reg_n_0_[9]\,
      O => \p2_data_0[11]_i_4_n_0\
    );
\p2_data_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[8]\,
      I1 => \p1_data_2_reg_n_0_[8]\,
      O => \p2_data_0[11]_i_5_n_0\
    );
\p2_data_0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[15]\,
      I1 => \p1_data_2_reg_n_0_[15]\,
      O => \p2_data_0[15]_i_2_n_0\
    );
\p2_data_0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[14]\,
      I1 => \p1_data_2_reg_n_0_[14]\,
      O => \p2_data_0[15]_i_3_n_0\
    );
\p2_data_0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[13]\,
      I1 => \p1_data_2_reg_n_0_[13]\,
      O => \p2_data_0[15]_i_4_n_0\
    );
\p2_data_0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[12]\,
      I1 => \p1_data_2_reg_n_0_[12]\,
      O => \p2_data_0[15]_i_5_n_0\
    );
\p2_data_0[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[19]\,
      I1 => \p1_data_2_reg_n_0_[19]\,
      O => \p2_data_0[19]_i_2_n_0\
    );
\p2_data_0[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[18]\,
      I1 => \p1_data_2_reg_n_0_[18]\,
      O => \p2_data_0[19]_i_3_n_0\
    );
\p2_data_0[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[17]\,
      I1 => \p1_data_2_reg_n_0_[17]\,
      O => \p2_data_0[19]_i_4_n_0\
    );
\p2_data_0[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[16]\,
      I1 => \p1_data_2_reg_n_0_[16]\,
      O => \p2_data_0[19]_i_5_n_0\
    );
\p2_data_0[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[23]\,
      I1 => \p1_data_2_reg_n_0_[23]\,
      O => \p2_data_0[23]_i_2_n_0\
    );
\p2_data_0[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[22]\,
      I1 => \p1_data_2_reg_n_0_[22]\,
      O => \p2_data_0[23]_i_3_n_0\
    );
\p2_data_0[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[21]\,
      I1 => \p1_data_2_reg_n_0_[21]\,
      O => \p2_data_0[23]_i_4_n_0\
    );
\p2_data_0[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[20]\,
      I1 => \p1_data_2_reg_n_0_[20]\,
      O => \p2_data_0[23]_i_5_n_0\
    );
\p2_data_0[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[24]\,
      I1 => \p1_data_2_reg_n_0_[24]\,
      O => \p2_data_0[24]_i_2_n_0\
    );
\p2_data_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[3]\,
      I1 => \p1_data_2_reg_n_0_[3]\,
      O => \p2_data_0[3]_i_2_n_0\
    );
\p2_data_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[2]\,
      I1 => \p1_data_2_reg_n_0_[2]\,
      O => \p2_data_0[3]_i_3_n_0\
    );
\p2_data_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[1]\,
      I1 => \p1_data_2_reg_n_0_[1]\,
      O => \p2_data_0[3]_i_4_n_0\
    );
\p2_data_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[0]\,
      I1 => \p1_data_2_reg_n_0_[0]\,
      O => \p2_data_0[3]_i_5_n_0\
    );
\p2_data_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[7]\,
      I1 => \p1_data_2_reg_n_0_[7]\,
      O => \p2_data_0[7]_i_2_n_0\
    );
\p2_data_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[6]\,
      I1 => \p1_data_2_reg_n_0_[6]\,
      O => \p2_data_0[7]_i_3_n_0\
    );
\p2_data_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[5]\,
      I1 => \p1_data_2_reg_n_0_[5]\,
      O => \p2_data_0[7]_i_4_n_0\
    );
\p2_data_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_1_reg_n_0_[4]\,
      I1 => \p1_data_2_reg_n_0_[4]\,
      O => \p2_data_0[7]_i_5_n_0\
    );
\p2_data_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[3]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[0]\,
      R => '0'
    );
\p2_data_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[11]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[10]\,
      R => '0'
    );
\p2_data_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[11]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[11]\,
      R => '0'
    );
\p2_data_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[7]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[11]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[11]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[11]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[11]\,
      DI(2) => \p1_data_1_reg_n_0_[10]\,
      DI(1) => \p1_data_1_reg_n_0_[9]\,
      DI(0) => \p1_data_1_reg_n_0_[8]\,
      O(3) => \p2_data_0_reg[11]_i_1_n_4\,
      O(2) => \p2_data_0_reg[11]_i_1_n_5\,
      O(1) => \p2_data_0_reg[11]_i_1_n_6\,
      O(0) => \p2_data_0_reg[11]_i_1_n_7\,
      S(3) => \p2_data_0[11]_i_2_n_0\,
      S(2) => \p2_data_0[11]_i_3_n_0\,
      S(1) => \p2_data_0[11]_i_4_n_0\,
      S(0) => \p2_data_0[11]_i_5_n_0\
    );
\p2_data_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[15]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[12]\,
      R => '0'
    );
\p2_data_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[15]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[13]\,
      R => '0'
    );
\p2_data_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[15]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[14]\,
      R => '0'
    );
\p2_data_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[15]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[15]\,
      R => '0'
    );
\p2_data_0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[11]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[15]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[15]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[15]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[15]\,
      DI(2) => \p1_data_1_reg_n_0_[14]\,
      DI(1) => \p1_data_1_reg_n_0_[13]\,
      DI(0) => \p1_data_1_reg_n_0_[12]\,
      O(3) => \p2_data_0_reg[15]_i_1_n_4\,
      O(2) => \p2_data_0_reg[15]_i_1_n_5\,
      O(1) => \p2_data_0_reg[15]_i_1_n_6\,
      O(0) => \p2_data_0_reg[15]_i_1_n_7\,
      S(3) => \p2_data_0[15]_i_2_n_0\,
      S(2) => \p2_data_0[15]_i_3_n_0\,
      S(1) => \p2_data_0[15]_i_4_n_0\,
      S(0) => \p2_data_0[15]_i_5_n_0\
    );
\p2_data_0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[19]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[16]\,
      R => '0'
    );
\p2_data_0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[19]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[17]\,
      R => '0'
    );
\p2_data_0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[19]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[18]\,
      R => '0'
    );
\p2_data_0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[19]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[19]\,
      R => '0'
    );
\p2_data_0_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[15]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[19]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[19]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[19]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[19]\,
      DI(2) => \p1_data_1_reg_n_0_[18]\,
      DI(1) => \p1_data_1_reg_n_0_[17]\,
      DI(0) => \p1_data_1_reg_n_0_[16]\,
      O(3) => \p2_data_0_reg[19]_i_1_n_4\,
      O(2) => \p2_data_0_reg[19]_i_1_n_5\,
      O(1) => \p2_data_0_reg[19]_i_1_n_6\,
      O(0) => \p2_data_0_reg[19]_i_1_n_7\,
      S(3) => \p2_data_0[19]_i_2_n_0\,
      S(2) => \p2_data_0[19]_i_3_n_0\,
      S(1) => \p2_data_0[19]_i_4_n_0\,
      S(0) => \p2_data_0[19]_i_5_n_0\
    );
\p2_data_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[3]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[1]\,
      R => '0'
    );
\p2_data_0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[23]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[20]\,
      R => '0'
    );
\p2_data_0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[23]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[21]\,
      R => '0'
    );
\p2_data_0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[23]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[22]\,
      R => '0'
    );
\p2_data_0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[23]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[23]\,
      R => '0'
    );
\p2_data_0_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[19]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[23]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[23]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[23]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[23]\,
      DI(2) => \p1_data_1_reg_n_0_[22]\,
      DI(1) => \p1_data_1_reg_n_0_[21]\,
      DI(0) => \p1_data_1_reg_n_0_[20]\,
      O(3) => \p2_data_0_reg[23]_i_1_n_4\,
      O(2) => \p2_data_0_reg[23]_i_1_n_5\,
      O(1) => \p2_data_0_reg[23]_i_1_n_6\,
      O(0) => \p2_data_0_reg[23]_i_1_n_7\,
      S(3) => \p2_data_0[23]_i_2_n_0\,
      S(2) => \p2_data_0[23]_i_3_n_0\,
      S(1) => \p2_data_0[23]_i_4_n_0\,
      S(0) => \p2_data_0[23]_i_5_n_0\
    );
\p2_data_0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[24]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[24]\,
      R => '0'
    );
\p2_data_0_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[23]_i_1_n_0\,
      CO(3 downto 0) => \NLW_p2_data_0_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p2_data_0_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \p2_data_0_reg[24]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \p2_data_0[24]_i_2_n_0\
    );
\p2_data_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[3]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[2]\,
      R => '0'
    );
\p2_data_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[3]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[3]\,
      R => '0'
    );
\p2_data_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p2_data_0_reg[3]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[3]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[3]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[3]\,
      DI(2) => \p1_data_1_reg_n_0_[2]\,
      DI(1) => \p1_data_1_reg_n_0_[1]\,
      DI(0) => \p1_data_1_reg_n_0_[0]\,
      O(3) => \p2_data_0_reg[3]_i_1_n_4\,
      O(2) => \p2_data_0_reg[3]_i_1_n_5\,
      O(1) => \p2_data_0_reg[3]_i_1_n_6\,
      O(0) => \p2_data_0_reg[3]_i_1_n_7\,
      S(3) => \p2_data_0[3]_i_2_n_0\,
      S(2) => \p2_data_0[3]_i_3_n_0\,
      S(1) => \p2_data_0[3]_i_4_n_0\,
      S(0) => \p2_data_0[3]_i_5_n_0\
    );
\p2_data_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[7]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[4]\,
      R => '0'
    );
\p2_data_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[7]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[5]\,
      R => '0'
    );
\p2_data_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[7]_i_1_n_5\,
      Q => \p2_data_0_reg_n_0_[6]\,
      R => '0'
    );
\p2_data_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[7]_i_1_n_4\,
      Q => \p2_data_0_reg_n_0_[7]\,
      R => '0'
    );
\p2_data_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_0_reg[3]_i_1_n_0\,
      CO(3) => \p2_data_0_reg[7]_i_1_n_0\,
      CO(2) => \p2_data_0_reg[7]_i_1_n_1\,
      CO(1) => \p2_data_0_reg[7]_i_1_n_2\,
      CO(0) => \p2_data_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_1_reg_n_0_[7]\,
      DI(2) => \p1_data_1_reg_n_0_[6]\,
      DI(1) => \p1_data_1_reg_n_0_[5]\,
      DI(0) => \p1_data_1_reg_n_0_[4]\,
      O(3) => \p2_data_0_reg[7]_i_1_n_4\,
      O(2) => \p2_data_0_reg[7]_i_1_n_5\,
      O(1) => \p2_data_0_reg[7]_i_1_n_6\,
      O(0) => \p2_data_0_reg[7]_i_1_n_7\,
      S(3) => \p2_data_0[7]_i_2_n_0\,
      S(2) => \p2_data_0[7]_i_3_n_0\,
      S(1) => \p2_data_0[7]_i_4_n_0\,
      S(0) => \p2_data_0[7]_i_5_n_0\
    );
\p2_data_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[11]_i_1_n_7\,
      Q => \p2_data_0_reg_n_0_[8]\,
      R => '0'
    );
\p2_data_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_0_reg[11]_i_1_n_6\,
      Q => \p2_data_0_reg_n_0_[9]\,
      R => '0'
    );
\p2_data_1[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_3_reg_n_0_[19]\,
      I1 => \p1_data_4_reg_n_0_[19]\,
      O => \p2_data_1[19]_i_1_n_0\
    );
\p2_data_1[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p1_data_3_reg_n_0_[19]\,
      I1 => \p1_data_4_reg_n_0_[19]\,
      O => \p2_data_1[22]_i_2_n_0\
    );
\p2_data_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[0]\,
      Q => \p2_data_1_reg_n_0_[0]\,
      R => '0'
    );
\p2_data_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[10]\,
      Q => \p2_data_1_reg_n_0_[10]\,
      R => '0'
    );
\p2_data_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[11]\,
      Q => \p2_data_1_reg_n_0_[11]\,
      R => '0'
    );
\p2_data_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[12]\,
      Q => \p2_data_1_reg_n_0_[12]\,
      R => '0'
    );
\p2_data_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[13]\,
      Q => \p2_data_1_reg_n_0_[13]\,
      R => '0'
    );
\p2_data_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[14]\,
      Q => \p2_data_1_reg_n_0_[14]\,
      R => '0'
    );
\p2_data_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[15]\,
      Q => \p2_data_1_reg_n_0_[15]\,
      R => '0'
    );
\p2_data_1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[16]\,
      Q => \p2_data_1_reg_n_0_[16]\,
      R => '0'
    );
\p2_data_1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[17]\,
      Q => \p2_data_1_reg_n_0_[17]\,
      R => '0'
    );
\p2_data_1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[18]\,
      Q => \p2_data_1_reg_n_0_[18]\,
      R => '0'
    );
\p2_data_1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1[19]_i_1_n_0\,
      Q => \p2_data_1_reg_n_0_[19]\,
      R => '0'
    );
\p2_data_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[1]\,
      Q => \p2_data_1_reg_n_0_[1]\,
      R => '0'
    );
\p2_data_1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[22]_i_1_n_6\,
      Q => \p2_data_1_reg_n_0_[20]\,
      R => '0'
    );
\p2_data_1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[22]_i_1_n_5\,
      Q => \p2_data_1_reg_n_0_[21]\,
      R => '0'
    );
\p2_data_1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[22]_i_1_n_4\,
      Q => \p2_data_1_reg_n_0_[22]\,
      R => '0'
    );
\p2_data_1_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p2_data_1_reg[22]_i_1_n_0\,
      CO(2) => \p2_data_1_reg[22]_i_1_n_1\,
      CO(1) => \p2_data_1_reg[22]_i_1_n_2\,
      CO(0) => \p2_data_1_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p1_data_3_reg_n_0_[22]\,
      DI(2) => \p1_data_3_reg_n_0_[21]\,
      DI(1) => \p1_data_3_reg_n_0_[20]\,
      DI(0) => \p1_data_3_reg_n_0_[19]\,
      O(3) => \p2_data_1_reg[22]_i_1_n_4\,
      O(2) => \p2_data_1_reg[22]_i_1_n_5\,
      O(1) => \p2_data_1_reg[22]_i_1_n_6\,
      O(0) => \NLW_p2_data_1_reg[22]_i_1_O_UNCONNECTED\(0),
      S(3) => \p1_data_3_reg_n_0_[22]\,
      S(2) => \p1_data_3_reg_n_0_[21]\,
      S(1) => \p1_data_3_reg_n_0_[20]\,
      S(0) => \p2_data_1[22]_i_2_n_0\
    );
\p2_data_1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[24]_i_1_n_7\,
      Q => \p2_data_1_reg_n_0_[23]\,
      R => '0'
    );
\p2_data_1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p2_data_1_reg[24]_i_1_n_2\,
      Q => \p2_data_1_reg_n_0_[24]\,
      R => '0'
    );
\p2_data_1_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p2_data_1_reg[22]_i_1_n_0\,
      CO(3 downto 2) => \NLW_p2_data_1_reg[24]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p2_data_1_reg[24]_i_1_n_2\,
      CO(0) => \NLW_p2_data_1_reg[24]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p1_data_3_reg_n_0_[23]\,
      O(3 downto 1) => \NLW_p2_data_1_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \p2_data_1_reg[24]_i_1_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \p1_data_3_reg_n_0_[23]\
    );
\p2_data_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[2]\,
      Q => \p2_data_1_reg_n_0_[2]\,
      R => '0'
    );
\p2_data_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[3]\,
      Q => \p2_data_1_reg_n_0_[3]\,
      R => '0'
    );
\p2_data_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[4]\,
      Q => \p2_data_1_reg_n_0_[4]\,
      R => '0'
    );
\p2_data_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[5]\,
      Q => \p2_data_1_reg_n_0_[5]\,
      R => '0'
    );
\p2_data_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[6]\,
      Q => \p2_data_1_reg_n_0_[6]\,
      R => '0'
    );
\p2_data_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[7]\,
      Q => \p2_data_1_reg_n_0_[7]\,
      R => '0'
    );
\p2_data_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[8]\,
      Q => \p2_data_1_reg_n_0_[8]\,
      R => '0'
    );
\p2_data_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p1_data_3_reg_n_0_[9]\,
      Q => \p2_data_1_reg_n_0_[9]\,
      R => '0'
    );
\p3_data[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[9]\,
      I1 => \p2_data_1_reg_n_0_[9]\,
      O => \p3_data[15]_i_10_n_0\
    );
\p3_data[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[8]\,
      I1 => \p2_data_1_reg_n_0_[8]\,
      O => \p3_data[15]_i_11_n_0\
    );
\p3_data[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[7]\,
      I1 => \p2_data_1_reg_n_0_[7]\,
      O => \p3_data[15]_i_13_n_0\
    );
\p3_data[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[6]\,
      I1 => \p2_data_1_reg_n_0_[6]\,
      O => \p3_data[15]_i_14_n_0\
    );
\p3_data[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[5]\,
      I1 => \p2_data_1_reg_n_0_[5]\,
      O => \p3_data[15]_i_15_n_0\
    );
\p3_data[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[4]\,
      I1 => \p2_data_1_reg_n_0_[4]\,
      O => \p3_data[15]_i_16_n_0\
    );
\p3_data[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[3]\,
      I1 => \p2_data_1_reg_n_0_[3]\,
      O => \p3_data[15]_i_17_n_0\
    );
\p3_data[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[2]\,
      I1 => \p2_data_1_reg_n_0_[2]\,
      O => \p3_data[15]_i_18_n_0\
    );
\p3_data[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[1]\,
      I1 => \p2_data_1_reg_n_0_[1]\,
      O => \p3_data[15]_i_19_n_0\
    );
\p3_data[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[0]\,
      I1 => \p2_data_1_reg_n_0_[0]\,
      O => \p3_data[15]_i_20_n_0\
    );
\p3_data[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[15]\,
      I1 => \p2_data_1_reg_n_0_[15]\,
      O => \p3_data[15]_i_3_n_0\
    );
\p3_data[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[14]\,
      I1 => \p2_data_1_reg_n_0_[14]\,
      O => \p3_data[15]_i_4_n_0\
    );
\p3_data[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[13]\,
      I1 => \p2_data_1_reg_n_0_[13]\,
      O => \p3_data[15]_i_5_n_0\
    );
\p3_data[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[12]\,
      I1 => \p2_data_1_reg_n_0_[12]\,
      O => \p3_data[15]_i_6_n_0\
    );
\p3_data[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[11]\,
      I1 => \p2_data_1_reg_n_0_[11]\,
      O => \p3_data[15]_i_8_n_0\
    );
\p3_data[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[10]\,
      I1 => \p2_data_1_reg_n_0_[10]\,
      O => \p3_data[15]_i_9_n_0\
    );
\p3_data[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[19]\,
      I1 => \p2_data_1_reg_n_0_[19]\,
      O => \p3_data[19]_i_2_n_0\
    );
\p3_data[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[18]\,
      I1 => \p2_data_1_reg_n_0_[18]\,
      O => \p3_data[19]_i_3_n_0\
    );
\p3_data[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[17]\,
      I1 => \p2_data_1_reg_n_0_[17]\,
      O => \p3_data[19]_i_4_n_0\
    );
\p3_data[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[16]\,
      I1 => \p2_data_1_reg_n_0_[16]\,
      O => \p3_data[19]_i_5_n_0\
    );
\p3_data[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[23]\,
      I1 => \p2_data_1_reg_n_0_[23]\,
      O => \p3_data[23]_i_2_n_0\
    );
\p3_data[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[22]\,
      I1 => \p2_data_1_reg_n_0_[22]\,
      O => \p3_data[23]_i_3_n_0\
    );
\p3_data[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[21]\,
      I1 => \p2_data_1_reg_n_0_[21]\,
      O => \p3_data[23]_i_4_n_0\
    );
\p3_data[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[20]\,
      I1 => \p2_data_1_reg_n_0_[20]\,
      O => \p3_data[23]_i_5_n_0\
    );
\p3_data[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p2_data_0_reg_n_0_[24]\,
      I1 => \p2_data_1_reg_n_0_[24]\,
      O => \p3_data[24]_i_2_n_0\
    );
\p3_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[15]_i_1_n_7\,
      Q => \p3_data_reg_n_0_[12]\,
      R => '0'
    );
\p3_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[15]_i_1_n_6\,
      Q => \p3_data_reg_n_0_[13]\,
      R => '0'
    );
\p3_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[15]_i_1_n_5\,
      Q => \p3_data_reg_n_0_[14]\,
      R => '0'
    );
\p3_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[15]_i_1_n_4\,
      Q => \p3_data_reg_n_0_[15]\,
      R => '0'
    );
\p3_data_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_2_n_0\,
      CO(3) => \p3_data_reg[15]_i_1_n_0\,
      CO(2) => \p3_data_reg[15]_i_1_n_1\,
      CO(1) => \p3_data_reg[15]_i_1_n_2\,
      CO(0) => \p3_data_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[15]\,
      DI(2) => \p2_data_0_reg_n_0_[14]\,
      DI(1) => \p2_data_0_reg_n_0_[13]\,
      DI(0) => \p2_data_0_reg_n_0_[12]\,
      O(3) => \p3_data_reg[15]_i_1_n_4\,
      O(2) => \p3_data_reg[15]_i_1_n_5\,
      O(1) => \p3_data_reg[15]_i_1_n_6\,
      O(0) => \p3_data_reg[15]_i_1_n_7\,
      S(3) => \p3_data[15]_i_3_n_0\,
      S(2) => \p3_data[15]_i_4_n_0\,
      S(1) => \p3_data[15]_i_5_n_0\,
      S(0) => \p3_data[15]_i_6_n_0\
    );
\p3_data_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p3_data_reg[15]_i_12_n_0\,
      CO(2) => \p3_data_reg[15]_i_12_n_1\,
      CO(1) => \p3_data_reg[15]_i_12_n_2\,
      CO(0) => \p3_data_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[3]\,
      DI(2) => \p2_data_0_reg_n_0_[2]\,
      DI(1) => \p2_data_0_reg_n_0_[1]\,
      DI(0) => \p2_data_0_reg_n_0_[0]\,
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_17_n_0\,
      S(2) => \p3_data[15]_i_18_n_0\,
      S(1) => \p3_data[15]_i_19_n_0\,
      S(0) => \p3_data[15]_i_20_n_0\
    );
\p3_data_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_7_n_0\,
      CO(3) => \p3_data_reg[15]_i_2_n_0\,
      CO(2) => \p3_data_reg[15]_i_2_n_1\,
      CO(1) => \p3_data_reg[15]_i_2_n_2\,
      CO(0) => \p3_data_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[11]\,
      DI(2) => \p2_data_0_reg_n_0_[10]\,
      DI(1) => \p2_data_0_reg_n_0_[9]\,
      DI(0) => \p2_data_0_reg_n_0_[8]\,
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_8_n_0\,
      S(2) => \p3_data[15]_i_9_n_0\,
      S(1) => \p3_data[15]_i_10_n_0\,
      S(0) => \p3_data[15]_i_11_n_0\
    );
\p3_data_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_12_n_0\,
      CO(3) => \p3_data_reg[15]_i_7_n_0\,
      CO(2) => \p3_data_reg[15]_i_7_n_1\,
      CO(1) => \p3_data_reg[15]_i_7_n_2\,
      CO(0) => \p3_data_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[7]\,
      DI(2) => \p2_data_0_reg_n_0_[6]\,
      DI(1) => \p2_data_0_reg_n_0_[5]\,
      DI(0) => \p2_data_0_reg_n_0_[4]\,
      O(3 downto 0) => \NLW_p3_data_reg[15]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \p3_data[15]_i_13_n_0\,
      S(2) => \p3_data[15]_i_14_n_0\,
      S(1) => \p3_data[15]_i_15_n_0\,
      S(0) => \p3_data[15]_i_16_n_0\
    );
\p3_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[19]_i_1_n_7\,
      Q => \p3_data_reg_n_0_[16]\,
      R => '0'
    );
\p3_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[19]_i_1_n_6\,
      Q => \p3_data_reg_n_0_[17]\,
      R => '0'
    );
\p3_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[19]_i_1_n_5\,
      Q => \p3_data_reg_n_0_[18]\,
      R => '0'
    );
\p3_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[19]_i_1_n_4\,
      Q => \p3_data_reg_n_0_[19]\,
      R => '0'
    );
\p3_data_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[15]_i_1_n_0\,
      CO(3) => \p3_data_reg[19]_i_1_n_0\,
      CO(2) => \p3_data_reg[19]_i_1_n_1\,
      CO(1) => \p3_data_reg[19]_i_1_n_2\,
      CO(0) => \p3_data_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[19]\,
      DI(2) => \p2_data_0_reg_n_0_[18]\,
      DI(1) => \p2_data_0_reg_n_0_[17]\,
      DI(0) => \p2_data_0_reg_n_0_[16]\,
      O(3) => \p3_data_reg[19]_i_1_n_4\,
      O(2) => \p3_data_reg[19]_i_1_n_5\,
      O(1) => \p3_data_reg[19]_i_1_n_6\,
      O(0) => \p3_data_reg[19]_i_1_n_7\,
      S(3) => \p3_data[19]_i_2_n_0\,
      S(2) => \p3_data[19]_i_3_n_0\,
      S(1) => \p3_data[19]_i_4_n_0\,
      S(0) => \p3_data[19]_i_5_n_0\
    );
\p3_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[23]_i_1_n_7\,
      Q => \p3_data_reg_n_0_[20]\,
      R => '0'
    );
\p3_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[23]_i_1_n_6\,
      Q => \p3_data_reg_n_0_[21]\,
      R => '0'
    );
\p3_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[23]_i_1_n_5\,
      Q => \p3_data_reg_n_0_[22]\,
      R => '0'
    );
\p3_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[23]_i_1_n_4\,
      Q => \p3_data_reg_n_0_[23]\,
      R => '0'
    );
\p3_data_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[19]_i_1_n_0\,
      CO(3) => \p3_data_reg[23]_i_1_n_0\,
      CO(2) => \p3_data_reg[23]_i_1_n_1\,
      CO(1) => \p3_data_reg[23]_i_1_n_2\,
      CO(0) => \p3_data_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \p2_data_0_reg_n_0_[23]\,
      DI(2) => \p2_data_0_reg_n_0_[22]\,
      DI(1) => \p2_data_0_reg_n_0_[21]\,
      DI(0) => \p2_data_0_reg_n_0_[20]\,
      O(3) => \p3_data_reg[23]_i_1_n_4\,
      O(2) => \p3_data_reg[23]_i_1_n_5\,
      O(1) => \p3_data_reg[23]_i_1_n_6\,
      O(0) => \p3_data_reg[23]_i_1_n_7\,
      S(3) => \p3_data[23]_i_2_n_0\,
      S(2) => \p3_data[23]_i_3_n_0\,
      S(1) => \p3_data[23]_i_4_n_0\,
      S(0) => \p3_data[23]_i_5_n_0\
    );
\p3_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \p3_data_reg[24]_i_1_n_7\,
      Q => \p3_data_reg_n_0_[24]\,
      R => '0'
    );
\p3_data_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p3_data_reg[23]_i_1_n_0\,
      CO(3 downto 0) => \NLW_p3_data_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p3_data_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \p3_data_reg[24]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \p3_data[24]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_mem is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_data_reg[0]\ : out STD_LOGIC;
    \hdmi_data_reg[1]\ : out STD_LOGIC;
    \hdmi_data_reg[2]\ : out STD_LOGIC;
    \hdmi_data_reg[5]\ : out STD_LOGIC;
    \hdmi_data_reg[3]\ : out STD_LOGIC;
    \hdmi_data_reg[4]\ : out STD_LOGIC;
    \hdmi_data_reg[8]\ : out STD_LOGIC;
    \hdmi_data_reg[6]\ : out STD_LOGIC;
    \hdmi_data_reg[7]\ : out STD_LOGIC;
    \hdmi_data_reg[11]\ : out STD_LOGIC;
    \hdmi_data_reg[9]\ : out STD_LOGIC;
    \hdmi_data_reg[10]\ : out STD_LOGIC;
    hdmi_tpm_oos_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_data_reg[14]\ : out STD_LOGIC;
    \hdmi_data_reg[12]\ : out STD_LOGIC;
    \hdmi_data_reg[13]\ : out STD_LOGIC;
    \hdmi_data_reg[17]\ : out STD_LOGIC;
    \hdmi_data_reg[15]\ : out STD_LOGIC;
    \hdmi_data_reg[16]\ : out STD_LOGIC;
    \hdmi_data_reg[20]\ : out STD_LOGIC;
    \hdmi_data_reg[18]\ : out STD_LOGIC;
    \hdmi_data_reg[19]\ : out STD_LOGIC;
    \hdmi_data_reg[23]\ : out STD_LOGIC;
    \hdmi_data_reg[21]\ : out STD_LOGIC;
    \hdmi_data_reg[22]\ : out STD_LOGIC;
    hdmi_tpm_oos_reg_0 : out STD_LOGIC;
    hdmi_clk : in STD_LOGIC;
    vdma_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \vdma_wdata_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hdmi_tpm_data_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_data_sel_2d : in STD_LOGIC;
    hdmi_de_2d : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end system_axi_hdmi_core_0_ad_mem;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_mem is
  signal hdmi_data_2d : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^hdmi_data_reg[0]\ : STD_LOGIC;
  signal \^hdmi_data_reg[10]\ : STD_LOGIC;
  signal \^hdmi_data_reg[11]\ : STD_LOGIC;
  signal \^hdmi_data_reg[12]\ : STD_LOGIC;
  signal \^hdmi_data_reg[13]\ : STD_LOGIC;
  signal \^hdmi_data_reg[14]\ : STD_LOGIC;
  signal \^hdmi_data_reg[15]\ : STD_LOGIC;
  signal \^hdmi_data_reg[16]\ : STD_LOGIC;
  signal \^hdmi_data_reg[17]\ : STD_LOGIC;
  signal \^hdmi_data_reg[18]\ : STD_LOGIC;
  signal \^hdmi_data_reg[19]\ : STD_LOGIC;
  signal \^hdmi_data_reg[1]\ : STD_LOGIC;
  signal \^hdmi_data_reg[20]\ : STD_LOGIC;
  signal \^hdmi_data_reg[21]\ : STD_LOGIC;
  signal \^hdmi_data_reg[22]\ : STD_LOGIC;
  signal \^hdmi_data_reg[23]\ : STD_LOGIC;
  signal \^hdmi_data_reg[2]\ : STD_LOGIC;
  signal \^hdmi_data_reg[3]\ : STD_LOGIC;
  signal \^hdmi_data_reg[4]\ : STD_LOGIC;
  signal \^hdmi_data_reg[5]\ : STD_LOGIC;
  signal \^hdmi_data_reg[6]\ : STD_LOGIC;
  signal \^hdmi_data_reg[7]\ : STD_LOGIC;
  signal \^hdmi_data_reg[8]\ : STD_LOGIC;
  signal \^hdmi_data_reg[9]\ : STD_LOGIC;
  signal NLW_m_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_m_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hdmi_data[0]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \hdmi_data[10]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \hdmi_data[11]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \hdmi_data[12]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \hdmi_data[13]_i_2__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \hdmi_data[14]_i_2__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \hdmi_data[15]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \hdmi_data[16]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \hdmi_data[17]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \hdmi_data[18]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \hdmi_data[19]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \hdmi_data[1]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \hdmi_data[20]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \hdmi_data[21]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \hdmi_data[22]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \hdmi_data[23]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \hdmi_data[2]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \hdmi_data[3]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \hdmi_data[4]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \hdmi_data[5]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \hdmi_data[6]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \hdmi_data[7]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \hdmi_data[8]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \hdmi_data[9]_i_2\ : label is "soft_lutpair53";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of m_ram_reg : label is "p0_d48";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of m_ram_reg : label is "p0_d48";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m_ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of m_ram_reg : label is 24576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of m_ram_reg : label is "m_ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of m_ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of m_ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of m_ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of m_ram_reg : label is 47;
begin
  \hdmi_data_reg[0]\ <= \^hdmi_data_reg[0]\;
  \hdmi_data_reg[10]\ <= \^hdmi_data_reg[10]\;
  \hdmi_data_reg[11]\ <= \^hdmi_data_reg[11]\;
  \hdmi_data_reg[12]\ <= \^hdmi_data_reg[12]\;
  \hdmi_data_reg[13]\ <= \^hdmi_data_reg[13]\;
  \hdmi_data_reg[14]\ <= \^hdmi_data_reg[14]\;
  \hdmi_data_reg[15]\ <= \^hdmi_data_reg[15]\;
  \hdmi_data_reg[16]\ <= \^hdmi_data_reg[16]\;
  \hdmi_data_reg[17]\ <= \^hdmi_data_reg[17]\;
  \hdmi_data_reg[18]\ <= \^hdmi_data_reg[18]\;
  \hdmi_data_reg[19]\ <= \^hdmi_data_reg[19]\;
  \hdmi_data_reg[1]\ <= \^hdmi_data_reg[1]\;
  \hdmi_data_reg[20]\ <= \^hdmi_data_reg[20]\;
  \hdmi_data_reg[21]\ <= \^hdmi_data_reg[21]\;
  \hdmi_data_reg[22]\ <= \^hdmi_data_reg[22]\;
  \hdmi_data_reg[23]\ <= \^hdmi_data_reg[23]\;
  \hdmi_data_reg[2]\ <= \^hdmi_data_reg[2]\;
  \hdmi_data_reg[3]\ <= \^hdmi_data_reg[3]\;
  \hdmi_data_reg[4]\ <= \^hdmi_data_reg[4]\;
  \hdmi_data_reg[5]\ <= \^hdmi_data_reg[5]\;
  \hdmi_data_reg[6]\ <= \^hdmi_data_reg[6]\;
  \hdmi_data_reg[7]\ <= \^hdmi_data_reg[7]\;
  \hdmi_data_reg[8]\ <= \^hdmi_data_reg[8]\;
  \hdmi_data_reg[9]\ <= \^hdmi_data_reg[9]\;
\hdmi_data[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(24),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(0),
      O => \^hdmi_data_reg[0]\
    );
\hdmi_data[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(34),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(10),
      O => \^hdmi_data_reg[10]\
    );
\hdmi_data[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(35),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(11),
      O => \^hdmi_data_reg[11]\
    );
\hdmi_data[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(36),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(12),
      O => \^hdmi_data_reg[12]\
    );
\hdmi_data[13]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(37),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(13),
      O => \^hdmi_data_reg[13]\
    );
\hdmi_data[14]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(38),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(14),
      O => \^hdmi_data_reg[14]\
    );
\hdmi_data[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(39),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(15),
      O => \^hdmi_data_reg[15]\
    );
\hdmi_data[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(40),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(16),
      O => \^hdmi_data_reg[16]\
    );
\hdmi_data[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(41),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(17),
      O => \^hdmi_data_reg[17]\
    );
\hdmi_data[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(42),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(18),
      O => \^hdmi_data_reg[18]\
    );
\hdmi_data[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(43),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(19),
      O => \^hdmi_data_reg[19]\
    );
\hdmi_data[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(25),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(1),
      O => \^hdmi_data_reg[1]\
    );
\hdmi_data[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(44),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(20),
      O => \^hdmi_data_reg[20]\
    );
\hdmi_data[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(45),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(21),
      O => \^hdmi_data_reg[21]\
    );
\hdmi_data[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(46),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(22),
      O => \^hdmi_data_reg[22]\
    );
\hdmi_data[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(47),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(23),
      O => \^hdmi_data_reg[23]\
    );
\hdmi_data[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(26),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(2),
      O => \^hdmi_data_reg[2]\
    );
\hdmi_data[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(27),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(3),
      O => \^hdmi_data_reg[3]\
    );
\hdmi_data[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(28),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(4),
      O => \^hdmi_data_reg[4]\
    );
\hdmi_data[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(29),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(5),
      O => \^hdmi_data_reg[5]\
    );
\hdmi_data[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(30),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(6),
      O => \^hdmi_data_reg[6]\
    );
\hdmi_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(31),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(7),
      O => \^hdmi_data_reg[7]\
    );
\hdmi_data[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(32),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(8),
      O => \^hdmi_data_reg[8]\
    );
\hdmi_data[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_data_2d(33),
      I1 => hdmi_data_sel_2d,
      I2 => hdmi_data_2d(9),
      O => \^hdmi_data_reg[9]\
    );
\hdmi_tpm_oos0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \hdmi_tpm_data_reg[23]\(23),
      I1 => \^hdmi_data_reg[23]\,
      I2 => \hdmi_tpm_data_reg[23]\(21),
      I3 => \^hdmi_data_reg[21]\,
      I4 => \^hdmi_data_reg[22]\,
      I5 => \hdmi_tpm_data_reg[23]\(22),
      O => hdmi_tpm_oos_reg(3)
    );
\hdmi_tpm_oos0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \hdmi_tpm_data_reg[23]\(20),
      I1 => \^hdmi_data_reg[20]\,
      I2 => \hdmi_tpm_data_reg[23]\(18),
      I3 => \^hdmi_data_reg[18]\,
      I4 => \^hdmi_data_reg[19]\,
      I5 => \hdmi_tpm_data_reg[23]\(19),
      O => hdmi_tpm_oos_reg(2)
    );
\hdmi_tpm_oos0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \hdmi_tpm_data_reg[23]\(17),
      I1 => \^hdmi_data_reg[17]\,
      I2 => \hdmi_tpm_data_reg[23]\(15),
      I3 => \^hdmi_data_reg[15]\,
      I4 => \^hdmi_data_reg[16]\,
      I5 => \hdmi_tpm_data_reg[23]\(16),
      O => hdmi_tpm_oos_reg(1)
    );
\hdmi_tpm_oos0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \hdmi_tpm_data_reg[23]\(14),
      I1 => \^hdmi_data_reg[14]\,
      I2 => \hdmi_tpm_data_reg[23]\(12),
      I3 => \^hdmi_data_reg[12]\,
      I4 => \^hdmi_data_reg[13]\,
      I5 => \hdmi_tpm_data_reg[23]\(13),
      O => hdmi_tpm_oos_reg(0)
    );
hdmi_tpm_oos0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \hdmi_tpm_data_reg[23]\(11),
      I1 => \^hdmi_data_reg[11]\,
      I2 => \hdmi_tpm_data_reg[23]\(9),
      I3 => \^hdmi_data_reg[9]\,
      I4 => \^hdmi_data_reg[10]\,
      I5 => \hdmi_tpm_data_reg[23]\(10),
      O => S(3)
    );
hdmi_tpm_oos0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \hdmi_tpm_data_reg[23]\(8),
      I1 => \^hdmi_data_reg[8]\,
      I2 => \hdmi_tpm_data_reg[23]\(6),
      I3 => \^hdmi_data_reg[6]\,
      I4 => \^hdmi_data_reg[7]\,
      I5 => \hdmi_tpm_data_reg[23]\(7),
      O => S(2)
    );
hdmi_tpm_oos0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \hdmi_tpm_data_reg[23]\(5),
      I1 => \^hdmi_data_reg[5]\,
      I2 => \hdmi_tpm_data_reg[23]\(3),
      I3 => \^hdmi_data_reg[3]\,
      I4 => \^hdmi_data_reg[4]\,
      I5 => \hdmi_tpm_data_reg[23]\(4),
      O => S(1)
    );
hdmi_tpm_oos0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^hdmi_data_reg[0]\,
      I1 => \hdmi_tpm_data_reg[23]\(0),
      I2 => \hdmi_tpm_data_reg[23]\(1),
      I3 => \^hdmi_data_reg[1]\,
      I4 => \hdmi_tpm_data_reg[23]\(2),
      I5 => \^hdmi_data_reg[2]\,
      O => S(0)
    );
hdmi_tpm_oos_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => hdmi_de_2d,
      I1 => CO(0),
      O => hdmi_tpm_oos_reg_0
    );
m_ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => Q(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_m_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_m_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => hdmi_clk,
      CLKBWRCLK => vdma_clk,
      DBITERR => NLW_m_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => \vdma_wdata_reg[47]\(31 downto 0),
      DIBDI(31 downto 16) => B"1111111111111111",
      DIBDI(15 downto 0) => \vdma_wdata_reg[47]\(47 downto 32),
      DIPADIP(3 downto 0) => B"1111",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => hdmi_data_2d(31 downto 0),
      DOBDO(31 downto 16) => NLW_m_ram_reg_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => hdmi_data_2d(47 downto 32),
      DOPADOP(3 downto 0) => NLW_m_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_m_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_m_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_m_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_m_ram_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_rst is
  port (
    preset : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : out STD_LOGIC
  );
end system_axi_hdmi_core_0_ad_rst;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_rst is
  signal ad_rst_sync : STD_LOGIC;
  signal ad_rst_sync_m1 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of ad_rst_sync_m1_reg : label is std.standard.true;
  attribute preserve : string;
  attribute preserve of ad_rst_sync_m1_reg : label is "1";
  attribute ASYNC_REG of ad_rst_sync_reg : label is std.standard.true;
  attribute preserve of ad_rst_sync_reg : label is "1";
begin
ad_rst_sync_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => preset,
      Q => ad_rst_sync_m1,
      R => '0'
    );
ad_rst_sync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ad_rst_sync_m1,
      Q => ad_rst_sync,
      R => '0'
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ad_rst_sync,
      Q => rst,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_hdmi_core_0_ad_rst__xdcDup__1\ is
  port (
    preset : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_hdmi_core_0_ad_rst__xdcDup__1\ : entity is "ad_rst";
end \system_axi_hdmi_core_0_ad_rst__xdcDup__1\;

architecture STRUCTURE of \system_axi_hdmi_core_0_ad_rst__xdcDup__1\ is
  signal ad_rst_sync : STD_LOGIC;
  signal ad_rst_sync_m1 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of ad_rst_sync_m1_reg : label is std.standard.true;
  attribute preserve : string;
  attribute preserve of ad_rst_sync_m1_reg : label is "1";
  attribute ASYNC_REG of ad_rst_sync_reg : label is std.standard.true;
  attribute preserve of ad_rst_sync_reg : label is "1";
begin
ad_rst_sync_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => preset,
      Q => ad_rst_sync_m1,
      R => '0'
    );
ad_rst_sync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ad_rst_sync_m1,
      Q => ad_rst_sync,
      R => '0'
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ad_rst_sync,
      Q => rst,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_ss_444to422 is
  port (
    hdmi_16_hsync_d_reg : out STD_LOGIC;
    hdmi_16_vsync_d_reg : out STD_LOGIC;
    hdmi_16_data_e_d_reg : out STD_LOGIC;
    hdmi_16_hsync_data_e_d_reg : out STD_LOGIC;
    hdmi_16_vsync_data_e_d_reg : out STD_LOGIC;
    s422_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    hdmi_clip_hs_d : in STD_LOGIC;
    hdmi_clk : in STD_LOGIC;
    hdmi_clip_vs_d : in STD_LOGIC;
    hdmi_clip_hs_de_d : in STD_LOGIC;
    hdmi_clip_vs_de_d : in STD_LOGIC;
    d_data_cntrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end system_axi_hdmi_core_0_ad_ss_444to422;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_ss_444to422 is
  signal cb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cb[1]_i_2_n_0\ : STD_LOGIC;
  signal \cb[1]_i_3_n_0\ : STD_LOGIC;
  signal \cb[1]_i_4_n_0\ : STD_LOGIC;
  signal \cb[1]_i_5_n_0\ : STD_LOGIC;
  signal \cb[1]_i_6_n_0\ : STD_LOGIC;
  signal \cb[1]_i_7_n_0\ : STD_LOGIC;
  signal \cb[5]_i_2_n_0\ : STD_LOGIC;
  signal \cb[5]_i_3_n_0\ : STD_LOGIC;
  signal \cb[5]_i_4_n_0\ : STD_LOGIC;
  signal \cb[5]_i_5_n_0\ : STD_LOGIC;
  signal \cb[5]_i_6_n_0\ : STD_LOGIC;
  signal \cb[5]_i_7_n_0\ : STD_LOGIC;
  signal \cb[5]_i_8_n_0\ : STD_LOGIC;
  signal \cb[5]_i_9_n_0\ : STD_LOGIC;
  signal \cb[7]_i_2_n_0\ : STD_LOGIC;
  signal \cb_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \cb_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \cb_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \cb_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \cb_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \cb_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \cb_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \cb_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal cr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cr[1]_i_2_n_0\ : STD_LOGIC;
  signal \cr[1]_i_3_n_0\ : STD_LOGIC;
  signal \cr[1]_i_4_n_0\ : STD_LOGIC;
  signal \cr[1]_i_5_n_0\ : STD_LOGIC;
  signal \cr[1]_i_6_n_0\ : STD_LOGIC;
  signal \cr[1]_i_7_n_0\ : STD_LOGIC;
  signal \cr[5]_i_2_n_0\ : STD_LOGIC;
  signal \cr[5]_i_3_n_0\ : STD_LOGIC;
  signal \cr[5]_i_4_n_0\ : STD_LOGIC;
  signal \cr[5]_i_5_n_0\ : STD_LOGIC;
  signal \cr[5]_i_6_n_0\ : STD_LOGIC;
  signal \cr[5]_i_7_n_0\ : STD_LOGIC;
  signal \cr[5]_i_8_n_0\ : STD_LOGIC;
  signal \cr[5]_i_9_n_0\ : STD_LOGIC;
  signal \cr[7]_i_2_n_0\ : STD_LOGIC;
  signal cr_cb_sel : STD_LOGIC;
  signal cr_cb_sel_i_1_n_0 : STD_LOGIC;
  signal cr_cb_sel_i_2_n_0 : STD_LOGIC;
  signal \cr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \cr_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \cr_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \cr_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \cr_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \cr_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \cr_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \cr_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal cr_s : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal hdmi_ss_hsync_data_e_s : STD_LOGIC;
  signal hdmi_ss_hsync_s : STD_LOGIC;
  signal hdmi_ss_vsync_data_e_s : STD_LOGIC;
  signal hdmi_ss_vsync_s : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \s422_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \s422_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \s422_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \s422_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \s422_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \s422_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \s422_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \s422_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \s422_sync_reg_n_0_[0]\ : STD_LOGIC;
  signal s444_data_2d : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \s444_data_3d_reg_n_0_[0]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[10]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[11]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[12]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[13]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[14]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[15]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[16]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[17]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[18]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[19]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[1]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[20]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[21]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[22]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[23]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[2]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[3]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[4]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[5]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[6]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[7]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[8]\ : STD_LOGIC;
  signal \s444_data_3d_reg_n_0_[9]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[10]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[11]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[12]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[13]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[14]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[15]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[1]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[2]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[3]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[4]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[5]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[6]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[7]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[8]\ : STD_LOGIC;
  signal \s444_data_d_reg_n_0_[9]\ : STD_LOGIC;
  signal s444_sync_2d : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s444_sync_3d : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s444_sync_3d_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \s444_sync_3d_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \s444_sync_3d_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \s444_sync_3d_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal s444_sync_d : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cb_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_cb_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cb_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cr_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_cr_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cr_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \cb[1]_i_2\ : label is "lutpair0";
  attribute HLUTNM of \cb[1]_i_4\ : label is "lutpair1";
  attribute HLUTNM of \cb[1]_i_5\ : label is "lutpair0";
  attribute HLUTNM of \cb[5]_i_2\ : label is "lutpair4";
  attribute HLUTNM of \cb[5]_i_3\ : label is "lutpair3";
  attribute HLUTNM of \cb[5]_i_4\ : label is "lutpair2";
  attribute HLUTNM of \cb[5]_i_5\ : label is "lutpair1";
  attribute HLUTNM of \cb[5]_i_7\ : label is "lutpair4";
  attribute HLUTNM of \cb[5]_i_8\ : label is "lutpair3";
  attribute HLUTNM of \cb[5]_i_9\ : label is "lutpair2";
  attribute HLUTNM of \cr[1]_i_2\ : label is "lutpair5";
  attribute HLUTNM of \cr[1]_i_4\ : label is "lutpair6";
  attribute HLUTNM of \cr[1]_i_5\ : label is "lutpair5";
  attribute HLUTNM of \cr[5]_i_2\ : label is "lutpair9";
  attribute HLUTNM of \cr[5]_i_3\ : label is "lutpair8";
  attribute HLUTNM of \cr[5]_i_4\ : label is "lutpair7";
  attribute HLUTNM of \cr[5]_i_5\ : label is "lutpair6";
  attribute HLUTNM of \cr[5]_i_7\ : label is "lutpair9";
  attribute HLUTNM of \cr[5]_i_8\ : label is "lutpair8";
  attribute HLUTNM of \cr[5]_i_9\ : label is "lutpair7";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of hdmi_16_data_e_d_i_1 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of hdmi_16_hsync_d_i_1 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of hdmi_16_hsync_data_e_d_i_1 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of hdmi_16_vsync_d_i_1 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \s422_data[10]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \s422_data[11]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \s422_data[12]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \s422_data[13]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \s422_data[14]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \s422_data[15]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \s422_data[8]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \s422_data[9]_i_1\ : label is "soft_lutpair62";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \s444_sync_3d_reg[1]_srl3\ : label is "inst/\i_tx_core/i_ss_444to422/s444_sync_3d_reg ";
  attribute srl_name : string;
  attribute srl_name of \s444_sync_3d_reg[1]_srl3\ : label is "inst/\i_tx_core/i_ss_444to422/s444_sync_3d_reg[1]_srl3 ";
  attribute srl_bus_name of \s444_sync_3d_reg[2]_srl3\ : label is "inst/\i_tx_core/i_ss_444to422/s444_sync_3d_reg ";
  attribute srl_name of \s444_sync_3d_reg[2]_srl3\ : label is "inst/\i_tx_core/i_ss_444to422/s444_sync_3d_reg[2]_srl3 ";
  attribute srl_bus_name of \s444_sync_3d_reg[3]_srl3\ : label is "inst/\i_tx_core/i_ss_444to422/s444_sync_3d_reg ";
  attribute srl_name of \s444_sync_3d_reg[3]_srl3\ : label is "inst/\i_tx_core/i_ss_444to422/s444_sync_3d_reg[3]_srl3 ";
  attribute srl_bus_name of \s444_sync_3d_reg[4]_srl3\ : label is "inst/\i_tx_core/i_ss_444to422/s444_sync_3d_reg ";
  attribute srl_name of \s444_sync_3d_reg[4]_srl3\ : label is "inst/\i_tx_core/i_ss_444to422/s444_sync_3d_reg[4]_srl3 ";
begin
\cb[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[2]\,
      I1 => s444_data_2d(1),
      I2 => \s444_data_d_reg_n_0_[2]\,
      O => \cb[1]_i_2_n_0\
    );
\cb[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \s444_data_d_reg_n_0_[2]\,
      I1 => \s444_data_3d_reg_n_0_[2]\,
      I2 => s444_data_2d(1),
      O => \cb[1]_i_3_n_0\
    );
\cb[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[3]\,
      I1 => s444_data_2d(2),
      I2 => \s444_data_d_reg_n_0_[3]\,
      I3 => \cb[1]_i_2_n_0\,
      O => \cb[1]_i_4_n_0\
    );
\cb[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[2]\,
      I1 => s444_data_2d(1),
      I2 => \s444_data_d_reg_n_0_[2]\,
      I3 => s444_data_2d(0),
      I4 => \s444_data_3d_reg_n_0_[1]\,
      O => \cb[1]_i_5_n_0\
    );
\cb[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[1]\,
      I1 => s444_data_2d(0),
      I2 => \s444_data_d_reg_n_0_[1]\,
      O => \cb[1]_i_6_n_0\
    );
\cb[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s444_data_d_reg_n_0_[0]\,
      I1 => \s444_data_3d_reg_n_0_[0]\,
      O => \cb[1]_i_7_n_0\
    );
\cb[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[6]\,
      I1 => s444_data_2d(5),
      I2 => \s444_data_d_reg_n_0_[6]\,
      O => \cb[5]_i_2_n_0\
    );
\cb[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[5]\,
      I1 => s444_data_2d(4),
      I2 => \s444_data_d_reg_n_0_[5]\,
      O => \cb[5]_i_3_n_0\
    );
\cb[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[4]\,
      I1 => s444_data_2d(3),
      I2 => \s444_data_d_reg_n_0_[4]\,
      O => \cb[5]_i_4_n_0\
    );
\cb[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[3]\,
      I1 => s444_data_2d(2),
      I2 => \s444_data_d_reg_n_0_[3]\,
      O => \cb[5]_i_5_n_0\
    );
\cb[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cb[5]_i_2_n_0\,
      I1 => s444_data_2d(6),
      I2 => \s444_data_3d_reg_n_0_[7]\,
      I3 => \s444_data_d_reg_n_0_[7]\,
      O => \cb[5]_i_6_n_0\
    );
\cb[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[6]\,
      I1 => s444_data_2d(5),
      I2 => \s444_data_d_reg_n_0_[6]\,
      I3 => \cb[5]_i_3_n_0\,
      O => \cb[5]_i_7_n_0\
    );
\cb[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[5]\,
      I1 => s444_data_2d(4),
      I2 => \s444_data_d_reg_n_0_[5]\,
      I3 => \cb[5]_i_4_n_0\,
      O => \cb[5]_i_8_n_0\
    );
\cb[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[4]\,
      I1 => s444_data_2d(3),
      I2 => \s444_data_d_reg_n_0_[4]\,
      I3 => \cb[5]_i_5_n_0\,
      O => \cb[5]_i_9_n_0\
    );
\cb[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \s444_data_d_reg_n_0_[7]\,
      I1 => s444_data_2d(6),
      I2 => \s444_data_3d_reg_n_0_[7]\,
      I3 => s444_data_2d(7),
      O => \cb[7]_i_2_n_0\
    );
\cb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(0),
      Q => cb(0),
      R => '0'
    );
\cb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(1),
      Q => cb(1),
      R => '0'
    );
\cb_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cb_reg[1]_i_1_n_0\,
      CO(2) => \cb_reg[1]_i_1_n_1\,
      CO(1) => \cb_reg[1]_i_1_n_2\,
      CO(0) => \cb_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \cb[1]_i_2_n_0\,
      DI(2) => \cb[1]_i_3_n_0\,
      DI(1) => \s444_data_d_reg_n_0_[1]\,
      DI(0) => \s444_data_d_reg_n_0_[0]\,
      O(3 downto 2) => p_0_in(1 downto 0),
      O(1 downto 0) => \NLW_cb_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \cb[1]_i_4_n_0\,
      S(2) => \cb[1]_i_5_n_0\,
      S(1) => \cb[1]_i_6_n_0\,
      S(0) => \cb[1]_i_7_n_0\
    );
\cb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(2),
      Q => cb(2),
      R => '0'
    );
\cb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(3),
      Q => cb(3),
      R => '0'
    );
\cb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(4),
      Q => cb(4),
      R => '0'
    );
\cb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(5),
      Q => cb(5),
      R => '0'
    );
\cb_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cb_reg[1]_i_1_n_0\,
      CO(3) => \cb_reg[5]_i_1_n_0\,
      CO(2) => \cb_reg[5]_i_1_n_1\,
      CO(1) => \cb_reg[5]_i_1_n_2\,
      CO(0) => \cb_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \cb[5]_i_2_n_0\,
      DI(2) => \cb[5]_i_3_n_0\,
      DI(1) => \cb[5]_i_4_n_0\,
      DI(0) => \cb[5]_i_5_n_0\,
      O(3 downto 0) => p_0_in(5 downto 2),
      S(3) => \cb[5]_i_6_n_0\,
      S(2) => \cb[5]_i_7_n_0\,
      S(1) => \cb[5]_i_8_n_0\,
      S(0) => \cb[5]_i_9_n_0\
    );
\cb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(6),
      Q => cb(6),
      R => '0'
    );
\cb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_0_in(7),
      Q => cb(7),
      R => '0'
    );
\cb_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cb_reg[5]_i_1_n_0\,
      CO(3 downto 2) => \NLW_cb_reg[7]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in(7),
      CO(0) => \NLW_cb_reg[7]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => s444_data_2d(7),
      O(3 downto 1) => \NLW_cb_reg[7]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in(6),
      S(3 downto 1) => B"001",
      S(0) => \cb[7]_i_2_n_0\
    );
\cr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[18]\,
      I1 => s444_data_2d(17),
      I2 => p_1_in(2),
      O => \cr[1]_i_2_n_0\
    );
\cr[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \s444_data_3d_reg_n_0_[18]\,
      I2 => s444_data_2d(17),
      O => \cr[1]_i_3_n_0\
    );
\cr[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[19]\,
      I1 => s444_data_2d(18),
      I2 => p_1_in(3),
      I3 => \cr[1]_i_2_n_0\,
      O => \cr[1]_i_4_n_0\
    );
\cr[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[18]\,
      I1 => s444_data_2d(17),
      I2 => p_1_in(2),
      I3 => s444_data_2d(16),
      I4 => \s444_data_3d_reg_n_0_[17]\,
      O => \cr[1]_i_5_n_0\
    );
\cr[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[17]\,
      I1 => s444_data_2d(16),
      I2 => p_1_in(1),
      O => \cr[1]_i_6_n_0\
    );
\cr[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \s444_data_3d_reg_n_0_[16]\,
      O => \cr[1]_i_7_n_0\
    );
\cr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[22]\,
      I1 => s444_data_2d(21),
      I2 => p_1_in(6),
      O => \cr[5]_i_2_n_0\
    );
\cr[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[21]\,
      I1 => s444_data_2d(20),
      I2 => p_1_in(5),
      O => \cr[5]_i_3_n_0\
    );
\cr[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[20]\,
      I1 => s444_data_2d(19),
      I2 => p_1_in(4),
      O => \cr[5]_i_4_n_0\
    );
\cr[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[19]\,
      I1 => s444_data_2d(18),
      I2 => p_1_in(3),
      O => \cr[5]_i_5_n_0\
    );
\cr[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cr[5]_i_2_n_0\,
      I1 => s444_data_2d(22),
      I2 => \s444_data_3d_reg_n_0_[23]\,
      I3 => p_1_in(7),
      O => \cr[5]_i_6_n_0\
    );
\cr[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[22]\,
      I1 => s444_data_2d(21),
      I2 => p_1_in(6),
      I3 => \cr[5]_i_3_n_0\,
      O => \cr[5]_i_7_n_0\
    );
\cr[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[21]\,
      I1 => s444_data_2d(20),
      I2 => p_1_in(5),
      I3 => \cr[5]_i_4_n_0\,
      O => \cr[5]_i_8_n_0\
    );
\cr[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \s444_data_3d_reg_n_0_[20]\,
      I1 => s444_data_2d(19),
      I2 => p_1_in(4),
      I3 => \cr[5]_i_5_n_0\,
      O => \cr[5]_i_9_n_0\
    );
\cr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => s444_data_2d(22),
      I2 => \s444_data_3d_reg_n_0_[23]\,
      I3 => s444_data_2d(23),
      O => \cr[7]_i_2_n_0\
    );
cr_cb_sel_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s444_sync_3d(0),
      O => cr_cb_sel_i_1_n_0
    );
cr_cb_sel_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cr_cb_sel,
      O => cr_cb_sel_i_2_n_0
    );
cr_cb_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_cb_sel_i_2_n_0,
      Q => cr_cb_sel,
      R => cr_cb_sel_i_1_n_0
    );
\cr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_s(2),
      Q => cr(0),
      R => '0'
    );
\cr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_s(3),
      Q => cr(1),
      R => '0'
    );
\cr_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cr_reg[1]_i_1_n_0\,
      CO(2) => \cr_reg[1]_i_1_n_1\,
      CO(1) => \cr_reg[1]_i_1_n_2\,
      CO(0) => \cr_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \cr[1]_i_2_n_0\,
      DI(2) => \cr[1]_i_3_n_0\,
      DI(1 downto 0) => p_1_in(1 downto 0),
      O(3 downto 2) => cr_s(3 downto 2),
      O(1 downto 0) => \NLW_cr_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \cr[1]_i_4_n_0\,
      S(2) => \cr[1]_i_5_n_0\,
      S(1) => \cr[1]_i_6_n_0\,
      S(0) => \cr[1]_i_7_n_0\
    );
\cr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_s(4),
      Q => cr(2),
      R => '0'
    );
\cr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_s(5),
      Q => cr(3),
      R => '0'
    );
\cr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_s(6),
      Q => cr(4),
      R => '0'
    );
\cr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_s(7),
      Q => cr(5),
      R => '0'
    );
\cr_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cr_reg[1]_i_1_n_0\,
      CO(3) => \cr_reg[5]_i_1_n_0\,
      CO(2) => \cr_reg[5]_i_1_n_1\,
      CO(1) => \cr_reg[5]_i_1_n_2\,
      CO(0) => \cr_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \cr[5]_i_2_n_0\,
      DI(2) => \cr[5]_i_3_n_0\,
      DI(1) => \cr[5]_i_4_n_0\,
      DI(0) => \cr[5]_i_5_n_0\,
      O(3 downto 0) => cr_s(7 downto 4),
      S(3) => \cr[5]_i_6_n_0\,
      S(2) => \cr[5]_i_7_n_0\,
      S(1) => \cr[5]_i_8_n_0\,
      S(0) => \cr[5]_i_9_n_0\
    );
\cr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_s(8),
      Q => cr(6),
      R => '0'
    );
\cr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => cr_s(9),
      Q => cr(7),
      R => '0'
    );
\cr_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cr_reg[5]_i_1_n_0\,
      CO(3 downto 2) => \NLW_cr_reg[7]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => cr_s(9),
      CO(0) => \NLW_cr_reg[7]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => s444_data_2d(23),
      O(3 downto 1) => \NLW_cr_reg[7]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => cr_s(8),
      S(3 downto 1) => B"001",
      S(0) => \cr[7]_i_2_n_0\
    );
hdmi_16_data_e_d_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => E(0),
      I1 => d_data_cntrl(0),
      I2 => \s422_sync_reg_n_0_[0]\,
      O => hdmi_16_data_e_d_reg
    );
hdmi_16_hsync_d_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_clip_hs_d,
      I1 => d_data_cntrl(0),
      I2 => hdmi_ss_hsync_s,
      O => hdmi_16_hsync_d_reg
    );
hdmi_16_hsync_data_e_d_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_clip_hs_de_d,
      I1 => d_data_cntrl(0),
      I2 => hdmi_ss_hsync_data_e_s,
      O => hdmi_16_hsync_data_e_d_reg
    );
hdmi_16_vsync_d_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_clip_vs_d,
      I1 => d_data_cntrl(0),
      I2 => hdmi_ss_vsync_s,
      O => hdmi_16_vsync_d_reg
    );
hdmi_16_vsync_data_e_d_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdmi_clip_vs_de_d,
      I1 => d_data_cntrl(0),
      I2 => hdmi_ss_vsync_data_e_s,
      O => hdmi_16_vsync_data_e_d_reg
    );
\s422_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cr(2),
      I1 => cr_cb_sel,
      I2 => cb(2),
      O => \s422_data[10]_i_1_n_0\
    );
\s422_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cr(3),
      I1 => cr_cb_sel,
      I2 => cb(3),
      O => \s422_data[11]_i_1_n_0\
    );
\s422_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cr(4),
      I1 => cr_cb_sel,
      I2 => cb(4),
      O => \s422_data[12]_i_1_n_0\
    );
\s422_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cr(5),
      I1 => cr_cb_sel,
      I2 => cb(5),
      O => \s422_data[13]_i_1_n_0\
    );
\s422_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cr(6),
      I1 => cr_cb_sel,
      I2 => cb(6),
      O => \s422_data[14]_i_1_n_0\
    );
\s422_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cr(7),
      I1 => cr_cb_sel,
      I2 => cb(7),
      O => \s422_data[15]_i_1_n_0\
    );
\s422_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cr(0),
      I1 => cr_cb_sel,
      I2 => cb(0),
      O => \s422_data[8]_i_1_n_0\
    );
\s422_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cr(1),
      I1 => cr_cb_sel,
      I2 => cb(1),
      O => \s422_data[9]_i_1_n_0\
    );
\s422_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_data_3d_reg_n_0_[8]\,
      Q => s422_data(0),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \s422_data[10]_i_1_n_0\,
      Q => s422_data(10),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \s422_data[11]_i_1_n_0\,
      Q => s422_data(11),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \s422_data[12]_i_1_n_0\,
      Q => s422_data(12),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \s422_data[13]_i_1_n_0\,
      Q => s422_data(13),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \s422_data[14]_i_1_n_0\,
      Q => s422_data(14),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \s422_data[15]_i_1_n_0\,
      Q => s422_data(15),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_data_3d_reg_n_0_[9]\,
      Q => s422_data(1),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_data_3d_reg_n_0_[10]\,
      Q => s422_data(2),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_data_3d_reg_n_0_[11]\,
      Q => s422_data(3),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_data_3d_reg_n_0_[12]\,
      Q => s422_data(4),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_data_3d_reg_n_0_[13]\,
      Q => s422_data(5),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_data_3d_reg_n_0_[14]\,
      Q => s422_data(6),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_data_3d_reg_n_0_[15]\,
      Q => s422_data(7),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \s422_data[8]_i_1_n_0\,
      Q => s422_data(8),
      R => cr_cb_sel_i_1_n_0
    );
\s422_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \s422_data[9]_i_1_n_0\,
      Q => s422_data(9),
      R => cr_cb_sel_i_1_n_0
    );
\s422_sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => s444_sync_3d(0),
      Q => \s422_sync_reg_n_0_[0]\,
      R => '0'
    );
\s422_sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_sync_3d_reg[1]_srl3_n_0\,
      Q => hdmi_ss_vsync_data_e_s,
      R => '0'
    );
\s422_sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_sync_3d_reg[2]_srl3_n_0\,
      Q => hdmi_ss_hsync_data_e_s,
      R => '0'
    );
\s422_sync_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_sync_3d_reg[3]_srl3_n_0\,
      Q => hdmi_ss_vsync_s,
      R => '0'
    );
\s422_sync_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \s444_sync_3d_reg[4]_srl3_n_0\,
      Q => hdmi_ss_hsync_s,
      R => '0'
    );
\s444_data_2d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[0]\,
      Q => s444_data_2d(0),
      R => '0'
    );
\s444_data_2d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[10]\,
      Q => s444_data_2d(10),
      R => '0'
    );
\s444_data_2d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[11]\,
      Q => s444_data_2d(11),
      R => '0'
    );
\s444_data_2d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[12]\,
      Q => s444_data_2d(12),
      R => '0'
    );
\s444_data_2d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[13]\,
      Q => s444_data_2d(13),
      R => '0'
    );
\s444_data_2d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[14]\,
      Q => s444_data_2d(14),
      R => '0'
    );
\s444_data_2d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[15]\,
      Q => s444_data_2d(15),
      R => '0'
    );
\s444_data_2d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => p_1_in(0),
      Q => s444_data_2d(16),
      R => '0'
    );
\s444_data_2d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => p_1_in(1),
      Q => s444_data_2d(17),
      R => '0'
    );
\s444_data_2d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => p_1_in(2),
      Q => s444_data_2d(18),
      R => '0'
    );
\s444_data_2d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => p_1_in(3),
      Q => s444_data_2d(19),
      R => '0'
    );
\s444_data_2d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[1]\,
      Q => s444_data_2d(1),
      R => '0'
    );
\s444_data_2d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => p_1_in(4),
      Q => s444_data_2d(20),
      R => '0'
    );
\s444_data_2d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => p_1_in(5),
      Q => s444_data_2d(21),
      R => '0'
    );
\s444_data_2d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => p_1_in(6),
      Q => s444_data_2d(22),
      R => '0'
    );
\s444_data_2d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => p_1_in(7),
      Q => s444_data_2d(23),
      R => '0'
    );
\s444_data_2d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[2]\,
      Q => s444_data_2d(2),
      R => '0'
    );
\s444_data_2d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[3]\,
      Q => s444_data_2d(3),
      R => '0'
    );
\s444_data_2d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[4]\,
      Q => s444_data_2d(4),
      R => '0'
    );
\s444_data_2d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[5]\,
      Q => s444_data_2d(5),
      R => '0'
    );
\s444_data_2d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[6]\,
      Q => s444_data_2d(6),
      R => '0'
    );
\s444_data_2d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[7]\,
      Q => s444_data_2d(7),
      R => '0'
    );
\s444_data_2d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[8]\,
      Q => s444_data_2d(8),
      R => '0'
    );
\s444_data_2d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_d(0),
      D => \s444_data_d_reg_n_0_[9]\,
      Q => s444_data_2d(9),
      R => '0'
    );
\s444_data_3d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(0),
      Q => \s444_data_3d_reg_n_0_[0]\,
      R => '0'
    );
\s444_data_3d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(10),
      Q => \s444_data_3d_reg_n_0_[10]\,
      R => '0'
    );
\s444_data_3d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(11),
      Q => \s444_data_3d_reg_n_0_[11]\,
      R => '0'
    );
\s444_data_3d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(12),
      Q => \s444_data_3d_reg_n_0_[12]\,
      R => '0'
    );
\s444_data_3d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(13),
      Q => \s444_data_3d_reg_n_0_[13]\,
      R => '0'
    );
\s444_data_3d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(14),
      Q => \s444_data_3d_reg_n_0_[14]\,
      R => '0'
    );
\s444_data_3d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(15),
      Q => \s444_data_3d_reg_n_0_[15]\,
      R => '0'
    );
\s444_data_3d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(16),
      Q => \s444_data_3d_reg_n_0_[16]\,
      R => '0'
    );
\s444_data_3d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(17),
      Q => \s444_data_3d_reg_n_0_[17]\,
      R => '0'
    );
\s444_data_3d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(18),
      Q => \s444_data_3d_reg_n_0_[18]\,
      R => '0'
    );
\s444_data_3d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(19),
      Q => \s444_data_3d_reg_n_0_[19]\,
      R => '0'
    );
\s444_data_3d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(1),
      Q => \s444_data_3d_reg_n_0_[1]\,
      R => '0'
    );
\s444_data_3d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(20),
      Q => \s444_data_3d_reg_n_0_[20]\,
      R => '0'
    );
\s444_data_3d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(21),
      Q => \s444_data_3d_reg_n_0_[21]\,
      R => '0'
    );
\s444_data_3d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(22),
      Q => \s444_data_3d_reg_n_0_[22]\,
      R => '0'
    );
\s444_data_3d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(23),
      Q => \s444_data_3d_reg_n_0_[23]\,
      R => '0'
    );
\s444_data_3d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(2),
      Q => \s444_data_3d_reg_n_0_[2]\,
      R => '0'
    );
\s444_data_3d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(3),
      Q => \s444_data_3d_reg_n_0_[3]\,
      R => '0'
    );
\s444_data_3d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(4),
      Q => \s444_data_3d_reg_n_0_[4]\,
      R => '0'
    );
\s444_data_3d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(5),
      Q => \s444_data_3d_reg_n_0_[5]\,
      R => '0'
    );
\s444_data_3d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(6),
      Q => \s444_data_3d_reg_n_0_[6]\,
      R => '0'
    );
\s444_data_3d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(7),
      Q => \s444_data_3d_reg_n_0_[7]\,
      R => '0'
    );
\s444_data_3d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(8),
      Q => \s444_data_3d_reg_n_0_[8]\,
      R => '0'
    );
\s444_data_3d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => s444_sync_2d(0),
      D => s444_data_2d(9),
      Q => \s444_data_3d_reg_n_0_[9]\,
      R => '0'
    );
\s444_data_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(0),
      Q => \s444_data_d_reg_n_0_[0]\,
      R => '0'
    );
\s444_data_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(10),
      Q => \s444_data_d_reg_n_0_[10]\,
      R => '0'
    );
\s444_data_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(11),
      Q => \s444_data_d_reg_n_0_[11]\,
      R => '0'
    );
\s444_data_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(12),
      Q => \s444_data_d_reg_n_0_[12]\,
      R => '0'
    );
\s444_data_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(13),
      Q => \s444_data_d_reg_n_0_[13]\,
      R => '0'
    );
\s444_data_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(14),
      Q => \s444_data_d_reg_n_0_[14]\,
      R => '0'
    );
\s444_data_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(15),
      Q => \s444_data_d_reg_n_0_[15]\,
      R => '0'
    );
\s444_data_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(16),
      Q => p_1_in(0),
      R => '0'
    );
\s444_data_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(17),
      Q => p_1_in(1),
      R => '0'
    );
\s444_data_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(18),
      Q => p_1_in(2),
      R => '0'
    );
\s444_data_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(19),
      Q => p_1_in(3),
      R => '0'
    );
\s444_data_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(1),
      Q => \s444_data_d_reg_n_0_[1]\,
      R => '0'
    );
\s444_data_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(20),
      Q => p_1_in(4),
      R => '0'
    );
\s444_data_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(21),
      Q => p_1_in(5),
      R => '0'
    );
\s444_data_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(22),
      Q => p_1_in(6),
      R => '0'
    );
\s444_data_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(23),
      Q => p_1_in(7),
      R => '0'
    );
\s444_data_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(2),
      Q => \s444_data_d_reg_n_0_[2]\,
      R => '0'
    );
\s444_data_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(3),
      Q => \s444_data_d_reg_n_0_[3]\,
      R => '0'
    );
\s444_data_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(4),
      Q => \s444_data_d_reg_n_0_[4]\,
      R => '0'
    );
\s444_data_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(5),
      Q => \s444_data_d_reg_n_0_[5]\,
      R => '0'
    );
\s444_data_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(6),
      Q => \s444_data_d_reg_n_0_[6]\,
      R => '0'
    );
\s444_data_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(7),
      Q => \s444_data_d_reg_n_0_[7]\,
      R => '0'
    );
\s444_data_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(8),
      Q => \s444_data_d_reg_n_0_[8]\,
      R => '0'
    );
\s444_data_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => E(0),
      D => Q(9),
      Q => \s444_data_d_reg_n_0_[9]\,
      R => '0'
    );
\s444_sync_2d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => s444_sync_d(0),
      Q => s444_sync_2d(0),
      R => '0'
    );
\s444_sync_3d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => s444_sync_2d(0),
      Q => s444_sync_3d(0),
      R => '0'
    );
\s444_sync_3d_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_clip_vs_de_d,
      Q => \s444_sync_3d_reg[1]_srl3_n_0\
    );
\s444_sync_3d_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_clip_hs_de_d,
      Q => \s444_sync_3d_reg[2]_srl3_n_0\
    );
\s444_sync_3d_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_clip_vs_d,
      Q => \s444_sync_3d_reg[3]_srl3_n_0\
    );
\s444_sync_3d_reg[4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_clip_hs_d,
      Q => \s444_sync_3d_reg[4]_srl3_n_0\
    );
\s444_sync_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => E(0),
      Q => s444_sync_d(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_axi_hdmi_tx_es is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    hdmi_clk : in STD_LOGIC;
    hdmi_es_hs_de : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    hdmi_es_vs_de : in STD_LOGIC
  );
end system_axi_hdmi_core_0_axi_hdmi_tx_es;

architecture STRUCTURE of system_axi_hdmi_core_0_axi_hdmi_tx_es is
  signal \hdmi_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data_4d_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_data_4d_reg[10]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_data_4d_reg[11]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_data_4d_reg[12]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_data_4d_reg[13]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_data_4d_reg[14]_srl4_n_0\ : STD_LOGIC;
  signal \hdmi_data_4d_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_data_4d_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_data_4d_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_data_4d_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_data_4d_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_data_4d_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_data_4d_reg[6]_srl4_n_0\ : STD_LOGIC;
  signal \hdmi_data_4d_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_data_4d_reg[8]_srl3_n_0\ : STD_LOGIC;
  signal \hdmi_data_4d_reg[9]_srl3_n_0\ : STD_LOGIC;
  signal hdmi_data_5d : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_data_d : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \hdmi_data_d[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data_d[10]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data_d[11]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data_d[11]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_data_d[12]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data_d[13]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data_d[13]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_data_d[15]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data_d[15]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_data_d[1]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data_d[2]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data_d[3]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data_d[4]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data_d[5]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data_d[7]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data_d[8]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_data_d[9]_i_1_n_0\ : STD_LOGIC;
  signal hdmi_hs_de_2d : STD_LOGIC;
  signal hdmi_hs_de_3d : STD_LOGIC;
  signal hdmi_hs_de_4d : STD_LOGIC;
  signal hdmi_hs_de_5d : STD_LOGIC;
  signal hdmi_hs_de_d : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 14 downto 6 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \hdmi_data_4d_reg[0]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg ";
  attribute srl_name : string;
  attribute srl_name of \hdmi_data_4d_reg[0]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg[0]_srl3 ";
  attribute srl_bus_name of \hdmi_data_4d_reg[10]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg ";
  attribute srl_name of \hdmi_data_4d_reg[10]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg[10]_srl3 ";
  attribute srl_bus_name of \hdmi_data_4d_reg[11]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg ";
  attribute srl_name of \hdmi_data_4d_reg[11]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg[11]_srl3 ";
  attribute srl_bus_name of \hdmi_data_4d_reg[12]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg ";
  attribute srl_name of \hdmi_data_4d_reg[12]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg[12]_srl3 ";
  attribute srl_bus_name of \hdmi_data_4d_reg[13]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg ";
  attribute srl_name of \hdmi_data_4d_reg[13]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg[13]_srl3 ";
  attribute srl_bus_name of \hdmi_data_4d_reg[14]_srl4\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg ";
  attribute srl_name of \hdmi_data_4d_reg[14]_srl4\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg[14]_srl4 ";
  attribute srl_bus_name of \hdmi_data_4d_reg[15]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg ";
  attribute srl_name of \hdmi_data_4d_reg[15]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg[15]_srl3 ";
  attribute srl_bus_name of \hdmi_data_4d_reg[1]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg ";
  attribute srl_name of \hdmi_data_4d_reg[1]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg[1]_srl3 ";
  attribute srl_bus_name of \hdmi_data_4d_reg[2]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg ";
  attribute srl_name of \hdmi_data_4d_reg[2]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg[2]_srl3 ";
  attribute srl_bus_name of \hdmi_data_4d_reg[3]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg ";
  attribute srl_name of \hdmi_data_4d_reg[3]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg[3]_srl3 ";
  attribute srl_bus_name of \hdmi_data_4d_reg[4]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg ";
  attribute srl_name of \hdmi_data_4d_reg[4]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg[4]_srl3 ";
  attribute srl_bus_name of \hdmi_data_4d_reg[5]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg ";
  attribute srl_name of \hdmi_data_4d_reg[5]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg[5]_srl3 ";
  attribute srl_bus_name of \hdmi_data_4d_reg[6]_srl4\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg ";
  attribute srl_name of \hdmi_data_4d_reg[6]_srl4\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg[6]_srl4 ";
  attribute srl_bus_name of \hdmi_data_4d_reg[7]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg ";
  attribute srl_name of \hdmi_data_4d_reg[7]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg[7]_srl3 ";
  attribute srl_bus_name of \hdmi_data_4d_reg[8]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg ";
  attribute srl_name of \hdmi_data_4d_reg[8]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg[8]_srl3 ";
  attribute srl_bus_name of \hdmi_data_4d_reg[9]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg ";
  attribute srl_name of \hdmi_data_4d_reg[9]_srl3\ : label is "inst/\i_tx_core/i_es/hdmi_data_4d_reg[9]_srl3 ";
begin
\hdmi_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_hs_de_d,
      I1 => hdmi_hs_de_2d,
      I2 => hdmi_hs_de_3d,
      I3 => hdmi_hs_de_4d,
      I4 => hdmi_hs_de_5d,
      I5 => hdmi_data_5d(0),
      O => \hdmi_data[0]_i_1_n_0\
    );
\hdmi_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_hs_de_d,
      I1 => hdmi_hs_de_2d,
      I2 => hdmi_hs_de_3d,
      I3 => hdmi_hs_de_4d,
      I4 => hdmi_hs_de_5d,
      I5 => hdmi_data_5d(10),
      O => \hdmi_data[10]_i_1_n_0\
    );
\hdmi_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_hs_de_d,
      I1 => hdmi_hs_de_2d,
      I2 => hdmi_hs_de_3d,
      I3 => hdmi_hs_de_4d,
      I4 => hdmi_hs_de_5d,
      I5 => hdmi_data_5d(11),
      O => \hdmi_data[11]_i_1_n_0\
    );
\hdmi_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_hs_de_d,
      I1 => hdmi_hs_de_2d,
      I2 => hdmi_hs_de_3d,
      I3 => hdmi_hs_de_4d,
      I4 => hdmi_hs_de_5d,
      I5 => hdmi_data_5d(12),
      O => \hdmi_data[12]_i_1_n_0\
    );
\hdmi_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000440000004"
    )
        port map (
      I0 => hdmi_hs_de_5d,
      I1 => hdmi_hs_de_d,
      I2 => hdmi_hs_de_4d,
      I3 => hdmi_hs_de_3d,
      I4 => hdmi_hs_de_2d,
      I5 => hdmi_es_vs_de,
      O => \hdmi_data[13]_i_1_n_0\
    );
\hdmi_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_hs_de_d,
      I1 => hdmi_hs_de_2d,
      I2 => hdmi_hs_de_3d,
      I3 => hdmi_hs_de_4d,
      I4 => hdmi_hs_de_5d,
      I5 => hdmi_data_5d(13),
      O => \hdmi_data[13]_i_2_n_0\
    );
\hdmi_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => hdmi_hs_de_4d,
      I1 => hdmi_hs_de_d,
      I2 => hdmi_hs_de_5d,
      I3 => hdmi_hs_de_3d,
      I4 => hdmi_hs_de_2d,
      O => \hdmi_data[14]_i_1_n_0\
    );
\hdmi_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_hs_de_d,
      I1 => hdmi_hs_de_2d,
      I2 => hdmi_hs_de_3d,
      I3 => hdmi_hs_de_4d,
      I4 => hdmi_hs_de_5d,
      I5 => hdmi_data_5d(14),
      O => \hdmi_data[14]_i_2_n_0\
    );
\hdmi_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACAAA8AAAAAAABA"
    )
        port map (
      I0 => hdmi_data_5d(15),
      I1 => hdmi_hs_de_4d,
      I2 => hdmi_hs_de_d,
      I3 => hdmi_hs_de_5d,
      I4 => hdmi_hs_de_3d,
      I5 => hdmi_hs_de_2d,
      O => \hdmi_data[15]_i_1_n_0\
    );
\hdmi_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_hs_de_d,
      I1 => hdmi_hs_de_2d,
      I2 => hdmi_hs_de_3d,
      I3 => hdmi_hs_de_4d,
      I4 => hdmi_hs_de_5d,
      I5 => hdmi_data_5d(1),
      O => \hdmi_data[1]_i_1_n_0\
    );
\hdmi_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_hs_de_d,
      I1 => hdmi_hs_de_2d,
      I2 => hdmi_hs_de_3d,
      I3 => hdmi_hs_de_4d,
      I4 => hdmi_hs_de_5d,
      I5 => hdmi_data_5d(2),
      O => \hdmi_data[2]_i_1_n_0\
    );
\hdmi_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_hs_de_d,
      I1 => hdmi_hs_de_2d,
      I2 => hdmi_hs_de_3d,
      I3 => hdmi_hs_de_4d,
      I4 => hdmi_hs_de_5d,
      I5 => hdmi_data_5d(3),
      O => \hdmi_data[3]_i_1_n_0\
    );
\hdmi_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_hs_de_d,
      I1 => hdmi_hs_de_2d,
      I2 => hdmi_hs_de_3d,
      I3 => hdmi_hs_de_4d,
      I4 => hdmi_hs_de_5d,
      I5 => hdmi_data_5d(4),
      O => \hdmi_data[4]_i_1_n_0\
    );
\hdmi_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_hs_de_d,
      I1 => hdmi_hs_de_2d,
      I2 => hdmi_hs_de_3d,
      I3 => hdmi_hs_de_4d,
      I4 => hdmi_hs_de_5d,
      I5 => hdmi_data_5d(5),
      O => \hdmi_data[5]_i_1_n_0\
    );
\hdmi_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_hs_de_d,
      I1 => hdmi_hs_de_2d,
      I2 => hdmi_hs_de_3d,
      I3 => hdmi_hs_de_4d,
      I4 => hdmi_hs_de_5d,
      I5 => hdmi_data_5d(6),
      O => \hdmi_data[6]_i_1_n_0\
    );
\hdmi_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACAAA8AAAAAAABA"
    )
        port map (
      I0 => hdmi_data_5d(7),
      I1 => hdmi_hs_de_4d,
      I2 => hdmi_hs_de_d,
      I3 => hdmi_hs_de_5d,
      I4 => hdmi_hs_de_3d,
      I5 => hdmi_hs_de_2d,
      O => \hdmi_data[7]_i_1_n_0\
    );
\hdmi_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_hs_de_d,
      I1 => hdmi_hs_de_2d,
      I2 => hdmi_hs_de_3d,
      I3 => hdmi_hs_de_4d,
      I4 => hdmi_hs_de_5d,
      I5 => hdmi_data_5d(8),
      O => \hdmi_data[8]_i_1_n_0\
    );
\hdmi_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7700000000"
    )
        port map (
      I0 => hdmi_hs_de_d,
      I1 => hdmi_hs_de_2d,
      I2 => hdmi_hs_de_3d,
      I3 => hdmi_hs_de_4d,
      I4 => hdmi_hs_de_5d,
      I5 => hdmi_data_5d(9),
      O => \hdmi_data[9]_i_1_n_0\
    );
\hdmi_data_4d_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_data_d(0),
      Q => \hdmi_data_4d_reg[0]_srl3_n_0\
    );
\hdmi_data_4d_reg[10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_data_d(10),
      Q => \hdmi_data_4d_reg[10]_srl3_n_0\
    );
\hdmi_data_4d_reg[11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_data_d(11),
      Q => \hdmi_data_4d_reg[11]_srl3_n_0\
    );
\hdmi_data_4d_reg[12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_data_d(12),
      Q => \hdmi_data_4d_reg[12]_srl3_n_0\
    );
\hdmi_data_4d_reg[13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_data_d(13),
      Q => \hdmi_data_4d_reg[13]_srl3_n_0\
    );
\hdmi_data_4d_reg[14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => p_0_in(14),
      Q => \hdmi_data_4d_reg[14]_srl4_n_0\
    );
\hdmi_data_4d_reg[14]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC8A8AAAA"
    )
        port map (
      I0 => Q(14),
      I1 => hdmi_hs_de_d,
      I2 => hdmi_hs_de_2d,
      I3 => hdmi_hs_de_3d,
      I4 => hdmi_hs_de_4d,
      I5 => hdmi_es_hs_de,
      O => p_0_in(14)
    );
\hdmi_data_4d_reg[15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_data_d(15),
      Q => \hdmi_data_4d_reg[15]_srl3_n_0\
    );
\hdmi_data_4d_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_data_d(1),
      Q => \hdmi_data_4d_reg[1]_srl3_n_0\
    );
\hdmi_data_4d_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_data_d(2),
      Q => \hdmi_data_4d_reg[2]_srl3_n_0\
    );
\hdmi_data_4d_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_data_d(3),
      Q => \hdmi_data_4d_reg[3]_srl3_n_0\
    );
\hdmi_data_4d_reg[4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_data_d(4),
      Q => \hdmi_data_4d_reg[4]_srl3_n_0\
    );
\hdmi_data_4d_reg[5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_data_d(5),
      Q => \hdmi_data_4d_reg[5]_srl3_n_0\
    );
\hdmi_data_4d_reg[6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => p_0_in(6),
      Q => \hdmi_data_4d_reg[6]_srl4_n_0\
    );
\hdmi_data_4d_reg[6]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC8A8AAAA"
    )
        port map (
      I0 => Q(6),
      I1 => hdmi_hs_de_d,
      I2 => hdmi_hs_de_2d,
      I3 => hdmi_hs_de_3d,
      I4 => hdmi_hs_de_4d,
      I5 => hdmi_es_hs_de,
      O => p_0_in(6)
    );
\hdmi_data_4d_reg[7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_data_d(7),
      Q => \hdmi_data_4d_reg[7]_srl3_n_0\
    );
\hdmi_data_4d_reg[8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_data_d(8),
      Q => \hdmi_data_4d_reg[8]_srl3_n_0\
    );
\hdmi_data_4d_reg[9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_data_d(9),
      Q => \hdmi_data_4d_reg[9]_srl3_n_0\
    );
\hdmi_data_5d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_4d_reg[0]_srl3_n_0\,
      Q => hdmi_data_5d(0),
      R => '0'
    );
\hdmi_data_5d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_4d_reg[10]_srl3_n_0\,
      Q => hdmi_data_5d(10),
      R => '0'
    );
\hdmi_data_5d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_4d_reg[11]_srl3_n_0\,
      Q => hdmi_data_5d(11),
      R => '0'
    );
\hdmi_data_5d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_4d_reg[12]_srl3_n_0\,
      Q => hdmi_data_5d(12),
      R => '0'
    );
\hdmi_data_5d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_4d_reg[13]_srl3_n_0\,
      Q => hdmi_data_5d(13),
      R => '0'
    );
\hdmi_data_5d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_4d_reg[14]_srl4_n_0\,
      Q => hdmi_data_5d(14),
      R => '0'
    );
\hdmi_data_5d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_4d_reg[15]_srl3_n_0\,
      Q => hdmi_data_5d(15),
      R => '0'
    );
\hdmi_data_5d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_4d_reg[1]_srl3_n_0\,
      Q => hdmi_data_5d(1),
      R => '0'
    );
\hdmi_data_5d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_4d_reg[2]_srl3_n_0\,
      Q => hdmi_data_5d(2),
      R => '0'
    );
\hdmi_data_5d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_4d_reg[3]_srl3_n_0\,
      Q => hdmi_data_5d(3),
      R => '0'
    );
\hdmi_data_5d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_4d_reg[4]_srl3_n_0\,
      Q => hdmi_data_5d(4),
      R => '0'
    );
\hdmi_data_5d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_4d_reg[5]_srl3_n_0\,
      Q => hdmi_data_5d(5),
      R => '0'
    );
\hdmi_data_5d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_4d_reg[6]_srl4_n_0\,
      Q => hdmi_data_5d(6),
      R => '0'
    );
\hdmi_data_5d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_4d_reg[7]_srl3_n_0\,
      Q => hdmi_data_5d(7),
      R => '0'
    );
\hdmi_data_5d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_4d_reg[8]_srl3_n_0\,
      Q => hdmi_data_5d(8),
      R => '0'
    );
\hdmi_data_5d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_4d_reg[9]_srl3_n_0\,
      Q => hdmi_data_5d(9),
      R => '0'
    );
\hdmi_data_d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000000"
    )
        port map (
      I0 => hdmi_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_hs_de_d,
      I3 => hdmi_hs_de_2d,
      I4 => hdmi_hs_de_3d,
      I5 => Q(0),
      O => \hdmi_data_d[0]_i_1_n_0\
    );
\hdmi_data_d[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70000"
    )
        port map (
      I0 => hdmi_hs_de_3d,
      I1 => hdmi_hs_de_4d,
      I2 => hdmi_es_hs_de,
      I3 => hdmi_hs_de_d,
      I4 => Q(10),
      O => \hdmi_data_d[10]_i_1_n_0\
    );
\hdmi_data_d[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0020000"
    )
        port map (
      I0 => hdmi_es_vs_de,
      I1 => hdmi_hs_de_d,
      I2 => hdmi_hs_de_2d,
      I3 => hdmi_hs_de_3d,
      I4 => hdmi_hs_de_4d,
      I5 => hdmi_es_hs_de,
      O => \hdmi_data_d[11]_i_1_n_0\
    );
\hdmi_data_d[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000000"
    )
        port map (
      I0 => hdmi_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_hs_de_d,
      I3 => hdmi_hs_de_2d,
      I4 => hdmi_hs_de_3d,
      I5 => Q(11),
      O => \hdmi_data_d[11]_i_2_n_0\
    );
\hdmi_data_d[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70000"
    )
        port map (
      I0 => hdmi_hs_de_3d,
      I1 => hdmi_hs_de_4d,
      I2 => hdmi_es_hs_de,
      I3 => hdmi_hs_de_d,
      I4 => Q(12),
      O => \hdmi_data_d[12]_i_1_n_0\
    );
\hdmi_data_d[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0010000"
    )
        port map (
      I0 => hdmi_es_vs_de,
      I1 => hdmi_hs_de_d,
      I2 => hdmi_hs_de_2d,
      I3 => hdmi_hs_de_3d,
      I4 => hdmi_hs_de_4d,
      I5 => hdmi_es_hs_de,
      O => \hdmi_data_d[13]_i_1_n_0\
    );
\hdmi_data_d[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000000"
    )
        port map (
      I0 => hdmi_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_hs_de_d,
      I3 => hdmi_hs_de_2d,
      I4 => hdmi_hs_de_3d,
      I5 => Q(13),
      O => \hdmi_data_d[13]_i_2_n_0\
    );
\hdmi_data_d[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000002"
    )
        port map (
      I0 => hdmi_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_hs_de_d,
      I3 => hdmi_hs_de_3d,
      I4 => hdmi_hs_de_2d,
      O => \hdmi_data_d[15]_i_1_n_0\
    );
\hdmi_data_d[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70000"
    )
        port map (
      I0 => hdmi_hs_de_3d,
      I1 => hdmi_hs_de_4d,
      I2 => hdmi_es_hs_de,
      I3 => hdmi_hs_de_d,
      I4 => Q(15),
      O => \hdmi_data_d[15]_i_2_n_0\
    );
\hdmi_data_d[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000000"
    )
        port map (
      I0 => hdmi_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_hs_de_d,
      I3 => hdmi_hs_de_2d,
      I4 => hdmi_hs_de_3d,
      I5 => Q(1),
      O => \hdmi_data_d[1]_i_1_n_0\
    );
\hdmi_data_d[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70000"
    )
        port map (
      I0 => hdmi_hs_de_3d,
      I1 => hdmi_hs_de_4d,
      I2 => hdmi_es_hs_de,
      I3 => hdmi_hs_de_d,
      I4 => Q(2),
      O => \hdmi_data_d[2]_i_1_n_0\
    );
\hdmi_data_d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000000"
    )
        port map (
      I0 => hdmi_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_hs_de_d,
      I3 => hdmi_hs_de_2d,
      I4 => hdmi_hs_de_3d,
      I5 => Q(3),
      O => \hdmi_data_d[3]_i_1_n_0\
    );
\hdmi_data_d[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70000"
    )
        port map (
      I0 => hdmi_hs_de_3d,
      I1 => hdmi_hs_de_4d,
      I2 => hdmi_es_hs_de,
      I3 => hdmi_hs_de_d,
      I4 => Q(4),
      O => \hdmi_data_d[4]_i_1_n_0\
    );
\hdmi_data_d[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000000"
    )
        port map (
      I0 => hdmi_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_hs_de_d,
      I3 => hdmi_hs_de_2d,
      I4 => hdmi_hs_de_3d,
      I5 => Q(5),
      O => \hdmi_data_d[5]_i_1_n_0\
    );
\hdmi_data_d[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70000"
    )
        port map (
      I0 => hdmi_hs_de_3d,
      I1 => hdmi_hs_de_4d,
      I2 => hdmi_es_hs_de,
      I3 => hdmi_hs_de_d,
      I4 => Q(7),
      O => \hdmi_data_d[7]_i_1_n_0\
    );
\hdmi_data_d[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000000"
    )
        port map (
      I0 => hdmi_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_hs_de_d,
      I3 => hdmi_hs_de_2d,
      I4 => hdmi_hs_de_3d,
      I5 => Q(8),
      O => \hdmi_data_d[8]_i_1_n_0\
    );
\hdmi_data_d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFD00000000"
    )
        port map (
      I0 => hdmi_hs_de_4d,
      I1 => hdmi_es_hs_de,
      I2 => hdmi_hs_de_d,
      I3 => hdmi_hs_de_2d,
      I4 => hdmi_hs_de_3d,
      I5 => Q(9),
      O => \hdmi_data_d[9]_i_1_n_0\
    );
\hdmi_data_d_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_d[0]_i_1_n_0\,
      Q => hdmi_data_d(0),
      S => \hdmi_data_d[11]_i_1_n_0\
    );
\hdmi_data_d_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_d[10]_i_1_n_0\,
      Q => hdmi_data_d(10),
      S => \hdmi_data_d[15]_i_1_n_0\
    );
\hdmi_data_d_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_d[11]_i_2_n_0\,
      Q => hdmi_data_d(11),
      S => \hdmi_data_d[11]_i_1_n_0\
    );
\hdmi_data_d_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_d[12]_i_1_n_0\,
      Q => hdmi_data_d(12),
      S => \hdmi_data_d[15]_i_1_n_0\
    );
\hdmi_data_d_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_d[13]_i_2_n_0\,
      Q => hdmi_data_d(13),
      S => \hdmi_data_d[13]_i_1_n_0\
    );
\hdmi_data_d_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_d[15]_i_2_n_0\,
      Q => hdmi_data_d(15),
      S => \hdmi_data_d[15]_i_1_n_0\
    );
\hdmi_data_d_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_d[1]_i_1_n_0\,
      Q => hdmi_data_d(1),
      S => \hdmi_data_d[13]_i_1_n_0\
    );
\hdmi_data_d_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_d[2]_i_1_n_0\,
      Q => hdmi_data_d(2),
      S => \hdmi_data_d[15]_i_1_n_0\
    );
\hdmi_data_d_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_d[3]_i_1_n_0\,
      Q => hdmi_data_d(3),
      S => \hdmi_data_d[11]_i_1_n_0\
    );
\hdmi_data_d_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_d[4]_i_1_n_0\,
      Q => hdmi_data_d(4),
      S => \hdmi_data_d[15]_i_1_n_0\
    );
\hdmi_data_d_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_d[5]_i_1_n_0\,
      Q => hdmi_data_d(5),
      S => \hdmi_data_d[13]_i_1_n_0\
    );
\hdmi_data_d_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_d[7]_i_1_n_0\,
      Q => hdmi_data_d(7),
      S => \hdmi_data_d[15]_i_1_n_0\
    );
\hdmi_data_d_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_d[8]_i_1_n_0\,
      Q => hdmi_data_d(8),
      S => \hdmi_data_d[11]_i_1_n_0\
    );
\hdmi_data_d_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data_d[9]_i_1_n_0\,
      Q => hdmi_data_d(9),
      S => \hdmi_data_d[13]_i_1_n_0\
    );
\hdmi_data_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data[0]_i_1_n_0\,
      Q => D(0),
      S => \hdmi_data[13]_i_1_n_0\
    );
\hdmi_data_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data[10]_i_1_n_0\,
      Q => D(10),
      S => \hdmi_data[14]_i_1_n_0\
    );
\hdmi_data_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data[11]_i_1_n_0\,
      Q => D(11),
      S => \hdmi_data[13]_i_1_n_0\
    );
\hdmi_data_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data[12]_i_1_n_0\,
      Q => D(12),
      S => \hdmi_data[14]_i_1_n_0\
    );
\hdmi_data_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data[13]_i_2_n_0\,
      Q => D(13),
      S => \hdmi_data[13]_i_1_n_0\
    );
\hdmi_data_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data[14]_i_2_n_0\,
      Q => D(14),
      S => \hdmi_data[14]_i_1_n_0\
    );
\hdmi_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data[15]_i_1_n_0\,
      Q => D(15),
      R => '0'
    );
\hdmi_data_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data[1]_i_1_n_0\,
      Q => D(1),
      S => \hdmi_data[13]_i_1_n_0\
    );
\hdmi_data_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data[2]_i_1_n_0\,
      Q => D(2),
      S => \hdmi_data[14]_i_1_n_0\
    );
\hdmi_data_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data[3]_i_1_n_0\,
      Q => D(3),
      S => \hdmi_data[13]_i_1_n_0\
    );
\hdmi_data_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data[4]_i_1_n_0\,
      Q => D(4),
      S => \hdmi_data[14]_i_1_n_0\
    );
\hdmi_data_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data[5]_i_1_n_0\,
      Q => D(5),
      S => \hdmi_data[13]_i_1_n_0\
    );
\hdmi_data_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data[6]_i_1_n_0\,
      Q => D(6),
      S => \hdmi_data[14]_i_1_n_0\
    );
\hdmi_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data[7]_i_1_n_0\,
      Q => D(7),
      R => '0'
    );
\hdmi_data_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data[8]_i_1_n_0\,
      Q => D(8),
      S => \hdmi_data[13]_i_1_n_0\
    );
\hdmi_data_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_data[9]_i_1_n_0\,
      Q => D(9),
      S => \hdmi_data[13]_i_1_n_0\
    );
hdmi_hs_de_2d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_hs_de_d,
      Q => hdmi_hs_de_2d,
      R => '0'
    );
hdmi_hs_de_3d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_hs_de_2d,
      Q => hdmi_hs_de_3d,
      R => '0'
    );
hdmi_hs_de_4d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_hs_de_3d,
      Q => hdmi_hs_de_4d,
      R => '0'
    );
hdmi_hs_de_5d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_hs_de_4d,
      Q => hdmi_hs_de_5d,
      R => '0'
    );
hdmi_hs_de_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_hs_de,
      Q => hdmi_hs_de_d,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_axi_hdmi_tx_vdma is
  port (
    vdma_fs : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    vdma_fs_ret_toggle_s : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    vdma_ready : out STD_LOGIC;
    \d_acc_data_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_ram_reg : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \hdmi_fs_waddr_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    hdmi_fs_toggle_s : in STD_LOGIC;
    vdma_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    vdma_fs_ret : in STD_LOGIC;
    vdma_valid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    vdma_data : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rst_reg : in STD_LOGIC
  );
end system_axi_hdmi_core_0_axi_hdmi_tx_vdma;

architecture STRUCTURE of system_axi_hdmi_core_0_axi_hdmi_tx_vdma is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^d_acc_data_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \g2b_return__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^m_ram_reg\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in1_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in4_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in11_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal vdma_addr_diff : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal vdma_addr_diff_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \vdma_addr_diff_s_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \vdma_addr_diff_s_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \vdma_addr_diff_s_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \vdma_addr_diff_s_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \vdma_addr_diff_s_carry__0_n_0\ : STD_LOGIC;
  signal \vdma_addr_diff_s_carry__0_n_1\ : STD_LOGIC;
  signal \vdma_addr_diff_s_carry__0_n_2\ : STD_LOGIC;
  signal \vdma_addr_diff_s_carry__0_n_3\ : STD_LOGIC;
  signal \vdma_addr_diff_s_carry__1_i_1_n_0\ : STD_LOGIC;
  signal vdma_addr_diff_s_carry_i_1_n_0 : STD_LOGIC;
  signal vdma_addr_diff_s_carry_i_2_n_0 : STD_LOGIC;
  signal vdma_addr_diff_s_carry_i_3_n_0 : STD_LOGIC;
  signal vdma_addr_diff_s_carry_i_4_n_0 : STD_LOGIC;
  signal vdma_addr_diff_s_carry_n_0 : STD_LOGIC;
  signal vdma_addr_diff_s_carry_n_1 : STD_LOGIC;
  signal vdma_addr_diff_s_carry_n_2 : STD_LOGIC;
  signal vdma_addr_diff_s_carry_n_3 : STD_LOGIC;
  signal vdma_almost_empty : STD_LOGIC;
  signal vdma_almost_empty_i_1_n_0 : STD_LOGIC;
  signal vdma_almost_full : STD_LOGIC;
  signal vdma_almost_full_i_1_n_0 : STD_LOGIC;
  signal vdma_almost_full_i_2_n_0 : STD_LOGIC;
  signal vdma_fs0 : STD_LOGIC;
  signal vdma_fs_ret_toggle_i_1_n_0 : STD_LOGIC;
  signal \^vdma_fs_ret_toggle_s\ : STD_LOGIC;
  signal vdma_fs_toggle_m1 : STD_LOGIC;
  signal vdma_fs_toggle_m2 : STD_LOGIC;
  signal vdma_fs_toggle_m3 : STD_LOGIC;
  signal vdma_ovf_i_1_n_0 : STD_LOGIC;
  signal vdma_raddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal vdma_raddr_g_m1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \vdma_raddr_g_m2_reg_n_0_[0]\ : STD_LOGIC;
  signal \vdma_raddr_g_m2_reg_n_0_[7]\ : STD_LOGIC;
  signal \^vdma_ready\ : STD_LOGIC;
  signal vdma_ready_i_1_n_0 : STD_LOGIC;
  signal vdma_ready_i_2_n_0 : STD_LOGIC;
  signal vdma_ready_i_3_n_0 : STD_LOGIC;
  signal \vdma_tpm_data[0]_i_3_n_0\ : STD_LOGIC;
  signal vdma_tpm_data_reg : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \vdma_tpm_data_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \vdma_tpm_data_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal vdma_tpm_oos0 : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__0_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__0_n_1\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__0_n_2\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__0_n_3\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__1_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__1_n_1\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__1_n_2\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__1_n_3\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__2_n_1\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__2_n_2\ : STD_LOGIC;
  signal \vdma_tpm_oos0_carry__2_n_3\ : STD_LOGIC;
  signal vdma_tpm_oos0_carry_i_1_n_0 : STD_LOGIC;
  signal vdma_tpm_oos0_carry_i_2_n_0 : STD_LOGIC;
  signal vdma_tpm_oos0_carry_i_3_n_0 : STD_LOGIC;
  signal vdma_tpm_oos0_carry_i_4_n_0 : STD_LOGIC;
  signal vdma_tpm_oos0_carry_n_0 : STD_LOGIC;
  signal vdma_tpm_oos0_carry_n_1 : STD_LOGIC;
  signal vdma_tpm_oos0_carry_n_2 : STD_LOGIC;
  signal vdma_tpm_oos0_carry_n_3 : STD_LOGIC;
  signal vdma_tpm_oos_i_1_n_0 : STD_LOGIC;
  signal vdma_unf_i_1_n_0 : STD_LOGIC;
  signal \vdma_waddr[8]_i_2_n_0\ : STD_LOGIC;
  signal vdma_wr0 : STD_LOGIC;
  signal \NLW_vdma_addr_diff_s_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vdma_addr_diff_s_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vdma_tpm_data_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_vdma_tpm_data_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_vdma_tpm_oos0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vdma_tpm_oos0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vdma_tpm_oos0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vdma_tpm_oos0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of vdma_almost_empty_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of vdma_almost_full_i_1 : label is "soft_lutpair120";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of vdma_fs_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of vdma_fs_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of vdma_fs_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of vdma_ovf_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \vdma_raddr[0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \vdma_raddr[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \vdma_raddr[4]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \vdma_raddr[5]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \vdma_raddr[6]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \vdma_raddr[7]_i_1\ : label is "soft_lutpair123";
  attribute ASYNC_REG of \vdma_raddr_g_m1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \vdma_raddr_g_m1_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \vdma_raddr_g_m1_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \vdma_raddr_g_m1_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \vdma_raddr_g_m1_reg[4]\ : label is std.standard.true;
  attribute ASYNC_REG of \vdma_raddr_g_m1_reg[5]\ : label is std.standard.true;
  attribute ASYNC_REG of \vdma_raddr_g_m1_reg[6]\ : label is std.standard.true;
  attribute ASYNC_REG of \vdma_raddr_g_m1_reg[7]\ : label is std.standard.true;
  attribute ASYNC_REG of \vdma_raddr_g_m1_reg[8]\ : label is std.standard.true;
  attribute ASYNC_REG of \vdma_raddr_g_m2_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \vdma_raddr_g_m2_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \vdma_raddr_g_m2_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \vdma_raddr_g_m2_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \vdma_raddr_g_m2_reg[4]\ : label is std.standard.true;
  attribute ASYNC_REG of \vdma_raddr_g_m2_reg[5]\ : label is std.standard.true;
  attribute ASYNC_REG of \vdma_raddr_g_m2_reg[6]\ : label is std.standard.true;
  attribute ASYNC_REG of \vdma_raddr_g_m2_reg[7]\ : label is std.standard.true;
  attribute ASYNC_REG of \vdma_raddr_g_m2_reg[8]\ : label is std.standard.true;
  attribute SOFT_HLUTNM of vdma_unf_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \vdma_waddr[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \vdma_waddr[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \vdma_waddr[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \vdma_waddr[4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \vdma_waddr[7]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \vdma_waddr[8]_i_1\ : label is "soft_lutpair122";
begin
  E(0) <= \^e\(0);
  Q(8 downto 0) <= \^q\(8 downto 0);
  \d_acc_data_reg[2]\(2 downto 0) <= \^d_acc_data_reg[2]\(2 downto 0);
  m_ram_reg(47 downto 0) <= \^m_ram_reg\(47 downto 0);
  vdma_fs_ret_toggle_s <= \^vdma_fs_ret_toggle_s\;
  vdma_ready <= \^vdma_ready\;
\vdma_addr_diff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_addr_diff_s(0),
      Q => vdma_addr_diff(0),
      R => '0'
    );
\vdma_addr_diff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_addr_diff_s(1),
      Q => vdma_addr_diff(1),
      R => '0'
    );
\vdma_addr_diff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_addr_diff_s(2),
      Q => vdma_addr_diff(2),
      R => '0'
    );
\vdma_addr_diff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_addr_diff_s(3),
      Q => vdma_addr_diff(3),
      R => '0'
    );
\vdma_addr_diff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_addr_diff_s(4),
      Q => vdma_addr_diff(4),
      R => '0'
    );
\vdma_addr_diff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_addr_diff_s(5),
      Q => vdma_addr_diff(5),
      R => '0'
    );
\vdma_addr_diff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_addr_diff_s(6),
      Q => vdma_addr_diff(6),
      R => '0'
    );
\vdma_addr_diff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_addr_diff_s(7),
      Q => vdma_addr_diff(7),
      R => '0'
    );
\vdma_addr_diff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_addr_diff_s(8),
      Q => vdma_addr_diff(8),
      R => '0'
    );
vdma_addr_diff_s_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vdma_addr_diff_s_carry_n_0,
      CO(2) => vdma_addr_diff_s_carry_n_1,
      CO(1) => vdma_addr_diff_s_carry_n_2,
      CO(0) => vdma_addr_diff_s_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => vdma_addr_diff_s(3 downto 0),
      S(3) => vdma_addr_diff_s_carry_i_1_n_0,
      S(2) => vdma_addr_diff_s_carry_i_2_n_0,
      S(1) => vdma_addr_diff_s_carry_i_3_n_0,
      S(0) => vdma_addr_diff_s_carry_i_4_n_0
    );
\vdma_addr_diff_s_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vdma_addr_diff_s_carry_n_0,
      CO(3) => \vdma_addr_diff_s_carry__0_n_0\,
      CO(2) => \vdma_addr_diff_s_carry__0_n_1\,
      CO(1) => \vdma_addr_diff_s_carry__0_n_2\,
      CO(0) => \vdma_addr_diff_s_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => vdma_addr_diff_s(7 downto 4),
      S(3) => \vdma_addr_diff_s_carry__0_i_1_n_0\,
      S(2) => \vdma_addr_diff_s_carry__0_i_2_n_0\,
      S(1) => \vdma_addr_diff_s_carry__0_i_3_n_0\,
      S(0) => \vdma_addr_diff_s_carry__0_i_4_n_0\
    );
\vdma_addr_diff_s_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => vdma_raddr(7),
      O => \vdma_addr_diff_s_carry__0_i_1_n_0\
    );
\vdma_addr_diff_s_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => vdma_raddr(6),
      O => \vdma_addr_diff_s_carry__0_i_2_n_0\
    );
\vdma_addr_diff_s_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => vdma_raddr(5),
      O => \vdma_addr_diff_s_carry__0_i_3_n_0\
    );
\vdma_addr_diff_s_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => vdma_raddr(4),
      O => \vdma_addr_diff_s_carry__0_i_4_n_0\
    );
\vdma_addr_diff_s_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vdma_addr_diff_s_carry__0_n_0\,
      CO(3 downto 0) => \NLW_vdma_addr_diff_s_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_vdma_addr_diff_s_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => vdma_addr_diff_s(8),
      S(3 downto 1) => B"000",
      S(0) => \vdma_addr_diff_s_carry__1_i_1_n_0\
    );
\vdma_addr_diff_s_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => vdma_raddr(8),
      O => \vdma_addr_diff_s_carry__1_i_1_n_0\
    );
vdma_addr_diff_s_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => vdma_raddr(3),
      O => vdma_addr_diff_s_carry_i_1_n_0
    );
vdma_addr_diff_s_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => vdma_raddr(2),
      O => vdma_addr_diff_s_carry_i_2_n_0
    );
vdma_addr_diff_s_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => vdma_raddr(1),
      O => vdma_addr_diff_s_carry_i_3_n_0
    );
vdma_addr_diff_s_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => vdma_raddr(0),
      O => vdma_addr_diff_s_carry_i_4_n_0
    );
vdma_almost_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => vdma_addr_diff(8),
      I1 => vdma_ready_i_3_n_0,
      I2 => vdma_addr_diff(6),
      I3 => vdma_addr_diff(7),
      O => vdma_almost_empty_i_1_n_0
    );
vdma_almost_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_almost_empty_i_1_n_0,
      Q => vdma_almost_empty,
      R => '0'
    );
vdma_almost_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => vdma_addr_diff(8),
      I1 => vdma_almost_full_i_2_n_0,
      I2 => vdma_addr_diff(7),
      O => vdma_almost_full_i_1_n_0
    );
vdma_almost_full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => vdma_addr_diff(5),
      I1 => vdma_addr_diff(3),
      I2 => vdma_addr_diff(1),
      I3 => vdma_addr_diff(2),
      I4 => vdma_addr_diff(4),
      I5 => vdma_addr_diff(6),
      O => vdma_almost_full_i_2_n_0
    );
vdma_almost_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_almost_full_i_1_n_0,
      Q => vdma_almost_full,
      R => '0'
    );
vdma_fs_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vdma_fs_toggle_m3,
      I1 => vdma_fs_toggle_m2,
      O => vdma_fs0
    );
vdma_fs_reg: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_fs0,
      Q => vdma_fs,
      R => '0'
    );
vdma_fs_ret_toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vdma_fs_ret_toggle_s\,
      O => vdma_fs_ret_toggle_i_1_n_0
    );
vdma_fs_ret_toggle_reg: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => vdma_fs_ret,
      D => vdma_fs_ret_toggle_i_1_n_0,
      Q => \^vdma_fs_ret_toggle_s\,
      R => '0'
    );
vdma_fs_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => hdmi_fs_toggle_s,
      Q => vdma_fs_toggle_m1
    );
vdma_fs_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => vdma_fs_toggle_m1,
      Q => vdma_fs_toggle_m2
    );
vdma_fs_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => vdma_fs_toggle_m2,
      Q => vdma_fs_toggle_m3
    );
\vdma_fs_waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => vdma_fs_ret,
      D => \^q\(0),
      Q => \hdmi_fs_waddr_reg[8]\(0),
      R => '0'
    );
\vdma_fs_waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => vdma_fs_ret,
      D => \^q\(1),
      Q => \hdmi_fs_waddr_reg[8]\(1),
      R => '0'
    );
\vdma_fs_waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => vdma_fs_ret,
      D => \^q\(2),
      Q => \hdmi_fs_waddr_reg[8]\(2),
      R => '0'
    );
\vdma_fs_waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => vdma_fs_ret,
      D => \^q\(3),
      Q => \hdmi_fs_waddr_reg[8]\(3),
      R => '0'
    );
\vdma_fs_waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => vdma_fs_ret,
      D => \^q\(4),
      Q => \hdmi_fs_waddr_reg[8]\(4),
      R => '0'
    );
\vdma_fs_waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => vdma_fs_ret,
      D => \^q\(5),
      Q => \hdmi_fs_waddr_reg[8]\(5),
      R => '0'
    );
\vdma_fs_waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => vdma_fs_ret,
      D => \^q\(6),
      Q => \hdmi_fs_waddr_reg[8]\(6),
      R => '0'
    );
\vdma_fs_waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => vdma_fs_ret,
      D => \^q\(7),
      Q => \hdmi_fs_waddr_reg[8]\(7),
      R => '0'
    );
\vdma_fs_waddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => vdma_fs_ret,
      D => \^q\(8),
      Q => \hdmi_fs_waddr_reg[8]\(8),
      R => '0'
    );
vdma_ovf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => vdma_addr_diff(7),
      I1 => vdma_addr_diff(6),
      I2 => vdma_ready_i_3_n_0,
      I3 => vdma_addr_diff(8),
      I4 => vdma_almost_full,
      O => vdma_ovf_i_1_n_0
    );
vdma_ovf_reg: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_ovf_i_1_n_0,
      Q => \^d_acc_data_reg[2]\(2),
      R => '0'
    );
\vdma_raddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \vdma_raddr_g_m2_reg_n_0_[0]\,
      I1 => p_5_in11_in,
      I2 => \g2b_return__0\(3),
      I3 => p_6_in,
      O => \g2b_return__0\(0)
    );
\vdma_raddr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_6_in,
      I1 => \g2b_return__0\(3),
      I2 => p_5_in11_in,
      O => \g2b_return__0\(1)
    );
\vdma_raddr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in11_in,
      I1 => \g2b_return__0\(3),
      O => \g2b_return__0\(2)
    );
\vdma_raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_4_in,
      I1 => p_2_in4_in,
      I2 => \vdma_raddr_g_m2_reg_n_0_[7]\,
      I3 => p_0_in1_in,
      I4 => p_1_in,
      I5 => p_3_in,
      O => \g2b_return__0\(3)
    );
\vdma_raddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_3_in,
      I1 => p_1_in,
      I2 => p_0_in1_in,
      I3 => \vdma_raddr_g_m2_reg_n_0_[7]\,
      I4 => p_2_in4_in,
      O => \g2b_return__0\(4)
    );
\vdma_raddr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_2_in4_in,
      I1 => \vdma_raddr_g_m2_reg_n_0_[7]\,
      I2 => p_0_in1_in,
      I3 => p_1_in,
      O => \g2b_return__0\(5)
    );
\vdma_raddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in1_in,
      I2 => \vdma_raddr_g_m2_reg_n_0_[7]\,
      O => \g2b_return__0\(6)
    );
\vdma_raddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vdma_raddr_g_m2_reg_n_0_[7]\,
      I1 => p_0_in1_in,
      O => \g2b_return__0\(7)
    );
\vdma_raddr_g_m1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => D(0),
      Q => vdma_raddr_g_m1(0)
    );
\vdma_raddr_g_m1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => D(1),
      Q => vdma_raddr_g_m1(1)
    );
\vdma_raddr_g_m1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => D(2),
      Q => vdma_raddr_g_m1(2)
    );
\vdma_raddr_g_m1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => D(3),
      Q => vdma_raddr_g_m1(3)
    );
\vdma_raddr_g_m1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => D(4),
      Q => vdma_raddr_g_m1(4)
    );
\vdma_raddr_g_m1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => D(5),
      Q => vdma_raddr_g_m1(5)
    );
\vdma_raddr_g_m1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => D(6),
      Q => vdma_raddr_g_m1(6)
    );
\vdma_raddr_g_m1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => D(7),
      Q => vdma_raddr_g_m1(7)
    );
\vdma_raddr_g_m1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => D(8),
      Q => vdma_raddr_g_m1(8)
    );
\vdma_raddr_g_m2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => vdma_raddr_g_m1(0),
      Q => \vdma_raddr_g_m2_reg_n_0_[0]\
    );
\vdma_raddr_g_m2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => vdma_raddr_g_m1(1),
      Q => p_6_in
    );
\vdma_raddr_g_m2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => vdma_raddr_g_m1(2),
      Q => p_5_in11_in
    );
\vdma_raddr_g_m2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => vdma_raddr_g_m1(3),
      Q => p_4_in
    );
\vdma_raddr_g_m2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => vdma_raddr_g_m1(4),
      Q => p_3_in
    );
\vdma_raddr_g_m2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => vdma_raddr_g_m1(5),
      Q => p_2_in4_in
    );
\vdma_raddr_g_m2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => vdma_raddr_g_m1(6),
      Q => p_1_in
    );
\vdma_raddr_g_m2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => vdma_raddr_g_m1(7),
      Q => \vdma_raddr_g_m2_reg_n_0_[7]\
    );
\vdma_raddr_g_m2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      CLR => SR(0),
      D => vdma_raddr_g_m1(8),
      Q => p_0_in1_in
    );
\vdma_raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => \g2b_return__0\(0),
      Q => vdma_raddr(0),
      R => '0'
    );
\vdma_raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => \g2b_return__0\(1),
      Q => vdma_raddr(1),
      R => '0'
    );
\vdma_raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => \g2b_return__0\(2),
      Q => vdma_raddr(2),
      R => '0'
    );
\vdma_raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => \g2b_return__0\(3),
      Q => vdma_raddr(3),
      R => '0'
    );
\vdma_raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => \g2b_return__0\(4),
      Q => vdma_raddr(4),
      R => '0'
    );
\vdma_raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => \g2b_return__0\(5),
      Q => vdma_raddr(5),
      R => '0'
    );
\vdma_raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => \g2b_return__0\(6),
      Q => vdma_raddr(6),
      R => '0'
    );
\vdma_raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => \g2b_return__0\(7),
      Q => vdma_raddr(7),
      R => '0'
    );
\vdma_raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => '1',
      D => p_0_in1_in,
      Q => vdma_raddr(8),
      R => '0'
    );
vdma_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAFFFFFFFF"
    )
        port map (
      I0 => vdma_ready_i_2_n_0,
      I1 => \^vdma_ready\,
      I2 => vdma_addr_diff(8),
      I3 => vdma_ready_i_3_n_0,
      I4 => vdma_addr_diff(6),
      I5 => vdma_addr_diff(7),
      O => vdma_ready_i_1_n_0
    );
vdma_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFFFFFFFFF"
    )
        port map (
      I0 => vdma_addr_diff(6),
      I1 => vdma_addr_diff(4),
      I2 => vdma_addr_diff(2),
      I3 => vdma_addr_diff(3),
      I4 => vdma_addr_diff(5),
      I5 => vdma_addr_diff(8),
      O => vdma_ready_i_2_n_0
    );
vdma_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000111"
    )
        port map (
      I0 => vdma_addr_diff(4),
      I1 => vdma_addr_diff(2),
      I2 => vdma_addr_diff(1),
      I3 => vdma_addr_diff(0),
      I4 => vdma_addr_diff(3),
      I5 => vdma_addr_diff(5),
      O => vdma_ready_i_3_n_0
    );
vdma_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_ready_i_1_n_0,
      Q => \^vdma_ready\,
      R => '0'
    );
\vdma_tpm_data[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vdma_tpm_data_reg(0),
      O => \vdma_tpm_data[0]_i_3_n_0\
    );
\vdma_tpm_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[0]_i_2_n_7\,
      Q => vdma_tpm_data_reg(0),
      R => rst_reg
    );
\vdma_tpm_data_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vdma_tpm_data_reg[0]_i_2_n_0\,
      CO(2) => \vdma_tpm_data_reg[0]_i_2_n_1\,
      CO(1) => \vdma_tpm_data_reg[0]_i_2_n_2\,
      CO(0) => \vdma_tpm_data_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \vdma_tpm_data_reg[0]_i_2_n_4\,
      O(2) => \vdma_tpm_data_reg[0]_i_2_n_5\,
      O(1) => \vdma_tpm_data_reg[0]_i_2_n_6\,
      O(0) => \vdma_tpm_data_reg[0]_i_2_n_7\,
      S(3 downto 1) => vdma_tpm_data_reg(3 downto 1),
      S(0) => \vdma_tpm_data[0]_i_3_n_0\
    );
\vdma_tpm_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[8]_i_1_n_5\,
      Q => vdma_tpm_data_reg(10),
      R => rst_reg
    );
\vdma_tpm_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[8]_i_1_n_4\,
      Q => vdma_tpm_data_reg(11),
      R => rst_reg
    );
\vdma_tpm_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[12]_i_1_n_7\,
      Q => vdma_tpm_data_reg(12),
      R => rst_reg
    );
\vdma_tpm_data_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vdma_tpm_data_reg[8]_i_1_n_0\,
      CO(3) => \vdma_tpm_data_reg[12]_i_1_n_0\,
      CO(2) => \vdma_tpm_data_reg[12]_i_1_n_1\,
      CO(1) => \vdma_tpm_data_reg[12]_i_1_n_2\,
      CO(0) => \vdma_tpm_data_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vdma_tpm_data_reg[12]_i_1_n_4\,
      O(2) => \vdma_tpm_data_reg[12]_i_1_n_5\,
      O(1) => \vdma_tpm_data_reg[12]_i_1_n_6\,
      O(0) => \vdma_tpm_data_reg[12]_i_1_n_7\,
      S(3 downto 0) => vdma_tpm_data_reg(15 downto 12)
    );
\vdma_tpm_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[12]_i_1_n_6\,
      Q => vdma_tpm_data_reg(13),
      R => rst_reg
    );
\vdma_tpm_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[12]_i_1_n_5\,
      Q => vdma_tpm_data_reg(14),
      R => rst_reg
    );
\vdma_tpm_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[12]_i_1_n_4\,
      Q => vdma_tpm_data_reg(15),
      R => rst_reg
    );
\vdma_tpm_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[16]_i_1_n_7\,
      Q => vdma_tpm_data_reg(16),
      R => rst_reg
    );
\vdma_tpm_data_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vdma_tpm_data_reg[12]_i_1_n_0\,
      CO(3) => \vdma_tpm_data_reg[16]_i_1_n_0\,
      CO(2) => \vdma_tpm_data_reg[16]_i_1_n_1\,
      CO(1) => \vdma_tpm_data_reg[16]_i_1_n_2\,
      CO(0) => \vdma_tpm_data_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vdma_tpm_data_reg[16]_i_1_n_4\,
      O(2) => \vdma_tpm_data_reg[16]_i_1_n_5\,
      O(1) => \vdma_tpm_data_reg[16]_i_1_n_6\,
      O(0) => \vdma_tpm_data_reg[16]_i_1_n_7\,
      S(3 downto 0) => vdma_tpm_data_reg(19 downto 16)
    );
\vdma_tpm_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[16]_i_1_n_6\,
      Q => vdma_tpm_data_reg(17),
      R => rst_reg
    );
\vdma_tpm_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[16]_i_1_n_5\,
      Q => vdma_tpm_data_reg(18),
      R => rst_reg
    );
\vdma_tpm_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[16]_i_1_n_4\,
      Q => vdma_tpm_data_reg(19),
      R => rst_reg
    );
\vdma_tpm_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[0]_i_2_n_6\,
      Q => vdma_tpm_data_reg(1),
      R => rst_reg
    );
\vdma_tpm_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[20]_i_1_n_7\,
      Q => vdma_tpm_data_reg(20),
      R => rst_reg
    );
\vdma_tpm_data_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vdma_tpm_data_reg[16]_i_1_n_0\,
      CO(3 downto 2) => \NLW_vdma_tpm_data_reg[20]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \vdma_tpm_data_reg[20]_i_1_n_2\,
      CO(0) => \vdma_tpm_data_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_vdma_tpm_data_reg[20]_i_1_O_UNCONNECTED\(3),
      O(2) => \vdma_tpm_data_reg[20]_i_1_n_5\,
      O(1) => \vdma_tpm_data_reg[20]_i_1_n_6\,
      O(0) => \vdma_tpm_data_reg[20]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => vdma_tpm_data_reg(22 downto 20)
    );
\vdma_tpm_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[20]_i_1_n_6\,
      Q => vdma_tpm_data_reg(21),
      R => rst_reg
    );
\vdma_tpm_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[20]_i_1_n_5\,
      Q => vdma_tpm_data_reg(22),
      R => rst_reg
    );
\vdma_tpm_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[0]_i_2_n_5\,
      Q => vdma_tpm_data_reg(2),
      R => rst_reg
    );
\vdma_tpm_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[0]_i_2_n_4\,
      Q => vdma_tpm_data_reg(3),
      R => rst_reg
    );
\vdma_tpm_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[4]_i_1_n_7\,
      Q => vdma_tpm_data_reg(4),
      R => rst_reg
    );
\vdma_tpm_data_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vdma_tpm_data_reg[0]_i_2_n_0\,
      CO(3) => \vdma_tpm_data_reg[4]_i_1_n_0\,
      CO(2) => \vdma_tpm_data_reg[4]_i_1_n_1\,
      CO(1) => \vdma_tpm_data_reg[4]_i_1_n_2\,
      CO(0) => \vdma_tpm_data_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vdma_tpm_data_reg[4]_i_1_n_4\,
      O(2) => \vdma_tpm_data_reg[4]_i_1_n_5\,
      O(1) => \vdma_tpm_data_reg[4]_i_1_n_6\,
      O(0) => \vdma_tpm_data_reg[4]_i_1_n_7\,
      S(3 downto 0) => vdma_tpm_data_reg(7 downto 4)
    );
\vdma_tpm_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[4]_i_1_n_6\,
      Q => vdma_tpm_data_reg(5),
      R => rst_reg
    );
\vdma_tpm_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[4]_i_1_n_5\,
      Q => vdma_tpm_data_reg(6),
      R => rst_reg
    );
\vdma_tpm_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[4]_i_1_n_4\,
      Q => vdma_tpm_data_reg(7),
      R => rst_reg
    );
\vdma_tpm_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[8]_i_1_n_7\,
      Q => vdma_tpm_data_reg(8),
      R => rst_reg
    );
\vdma_tpm_data_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vdma_tpm_data_reg[4]_i_1_n_0\,
      CO(3) => \vdma_tpm_data_reg[8]_i_1_n_0\,
      CO(2) => \vdma_tpm_data_reg[8]_i_1_n_1\,
      CO(1) => \vdma_tpm_data_reg[8]_i_1_n_2\,
      CO(0) => \vdma_tpm_data_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \vdma_tpm_data_reg[8]_i_1_n_4\,
      O(2) => \vdma_tpm_data_reg[8]_i_1_n_5\,
      O(1) => \vdma_tpm_data_reg[8]_i_1_n_6\,
      O(0) => \vdma_tpm_data_reg[8]_i_1_n_7\,
      S(3 downto 0) => vdma_tpm_data_reg(11 downto 8)
    );
\vdma_tpm_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => \vdma_tpm_data_reg[8]_i_1_n_6\,
      Q => vdma_tpm_data_reg(9),
      R => rst_reg
    );
vdma_tpm_oos0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vdma_tpm_oos0_carry_n_0,
      CO(2) => vdma_tpm_oos0_carry_n_1,
      CO(1) => vdma_tpm_oos0_carry_n_2,
      CO(0) => vdma_tpm_oos0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vdma_tpm_oos0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => vdma_tpm_oos0_carry_i_1_n_0,
      S(2) => vdma_tpm_oos0_carry_i_2_n_0,
      S(1) => vdma_tpm_oos0_carry_i_3_n_0,
      S(0) => vdma_tpm_oos0_carry_i_4_n_0
    );
\vdma_tpm_oos0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vdma_tpm_oos0_carry_n_0,
      CO(3) => \vdma_tpm_oos0_carry__0_n_0\,
      CO(2) => \vdma_tpm_oos0_carry__0_n_1\,
      CO(1) => \vdma_tpm_oos0_carry__0_n_2\,
      CO(0) => \vdma_tpm_oos0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vdma_tpm_oos0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \vdma_tpm_oos0_carry__0_i_1_n_0\,
      S(2) => \vdma_tpm_oos0_carry__0_i_2_n_0\,
      S(1) => \vdma_tpm_oos0_carry__0_i_3_n_0\,
      S(0) => \vdma_tpm_oos0_carry__0_i_4_n_0\
    );
\vdma_tpm_oos0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(21),
      I1 => vdma_tpm_data_reg(20),
      I2 => vdma_tpm_data_reg(22),
      I3 => \^m_ram_reg\(23),
      I4 => vdma_tpm_data_reg(21),
      I5 => \^m_ram_reg\(22),
      O => \vdma_tpm_oos0_carry__0_i_1_n_0\
    );
\vdma_tpm_oos0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(18),
      I1 => vdma_tpm_data_reg(17),
      I2 => vdma_tpm_data_reg(19),
      I3 => \^m_ram_reg\(20),
      I4 => vdma_tpm_data_reg(18),
      I5 => \^m_ram_reg\(19),
      O => \vdma_tpm_oos0_carry__0_i_2_n_0\
    );
\vdma_tpm_oos0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(15),
      I1 => vdma_tpm_data_reg(14),
      I2 => vdma_tpm_data_reg(16),
      I3 => \^m_ram_reg\(17),
      I4 => vdma_tpm_data_reg(15),
      I5 => \^m_ram_reg\(16),
      O => \vdma_tpm_oos0_carry__0_i_3_n_0\
    );
\vdma_tpm_oos0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(12),
      I1 => vdma_tpm_data_reg(11),
      I2 => vdma_tpm_data_reg(13),
      I3 => \^m_ram_reg\(14),
      I4 => vdma_tpm_data_reg(12),
      I5 => \^m_ram_reg\(13),
      O => \vdma_tpm_oos0_carry__0_i_4_n_0\
    );
\vdma_tpm_oos0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vdma_tpm_oos0_carry__0_n_0\,
      CO(3) => \vdma_tpm_oos0_carry__1_n_0\,
      CO(2) => \vdma_tpm_oos0_carry__1_n_1\,
      CO(1) => \vdma_tpm_oos0_carry__1_n_2\,
      CO(0) => \vdma_tpm_oos0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vdma_tpm_oos0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \vdma_tpm_oos0_carry__1_i_1_n_0\,
      S(2) => \vdma_tpm_oos0_carry__1_i_2_n_0\,
      S(1) => \vdma_tpm_oos0_carry__1_i_3_n_0\,
      S(0) => \vdma_tpm_oos0_carry__1_i_4_n_0\
    );
\vdma_tpm_oos0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(33),
      I1 => vdma_tpm_data_reg(8),
      I2 => vdma_tpm_data_reg(10),
      I3 => \^m_ram_reg\(35),
      I4 => vdma_tpm_data_reg(9),
      I5 => \^m_ram_reg\(34),
      O => \vdma_tpm_oos0_carry__1_i_1_n_0\
    );
\vdma_tpm_oos0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(30),
      I1 => vdma_tpm_data_reg(5),
      I2 => vdma_tpm_data_reg(7),
      I3 => \^m_ram_reg\(32),
      I4 => vdma_tpm_data_reg(6),
      I5 => \^m_ram_reg\(31),
      O => \vdma_tpm_oos0_carry__1_i_2_n_0\
    );
\vdma_tpm_oos0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(27),
      I1 => vdma_tpm_data_reg(2),
      I2 => vdma_tpm_data_reg(4),
      I3 => \^m_ram_reg\(29),
      I4 => vdma_tpm_data_reg(3),
      I5 => \^m_ram_reg\(28),
      O => \vdma_tpm_oos0_carry__1_i_3_n_0\
    );
\vdma_tpm_oos0_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \^m_ram_reg\(24),
      I1 => vdma_tpm_data_reg(1),
      I2 => \^m_ram_reg\(26),
      I3 => vdma_tpm_data_reg(0),
      I4 => \^m_ram_reg\(25),
      O => \vdma_tpm_oos0_carry__1_i_4_n_0\
    );
\vdma_tpm_oos0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \vdma_tpm_oos0_carry__1_n_0\,
      CO(3) => vdma_tpm_oos0,
      CO(2) => \vdma_tpm_oos0_carry__2_n_1\,
      CO(1) => \vdma_tpm_oos0_carry__2_n_2\,
      CO(0) => \vdma_tpm_oos0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vdma_tpm_oos0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \vdma_tpm_oos0_carry__2_i_1_n_0\,
      S(2) => \vdma_tpm_oos0_carry__2_i_2_n_0\,
      S(1) => \vdma_tpm_oos0_carry__2_i_3_n_0\,
      S(0) => \vdma_tpm_oos0_carry__2_i_4_n_0\
    );
\vdma_tpm_oos0_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(45),
      I1 => vdma_tpm_data_reg(20),
      I2 => vdma_tpm_data_reg(22),
      I3 => \^m_ram_reg\(47),
      I4 => vdma_tpm_data_reg(21),
      I5 => \^m_ram_reg\(46),
      O => \vdma_tpm_oos0_carry__2_i_1_n_0\
    );
\vdma_tpm_oos0_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(42),
      I1 => vdma_tpm_data_reg(17),
      I2 => vdma_tpm_data_reg(19),
      I3 => \^m_ram_reg\(44),
      I4 => vdma_tpm_data_reg(18),
      I5 => \^m_ram_reg\(43),
      O => \vdma_tpm_oos0_carry__2_i_2_n_0\
    );
\vdma_tpm_oos0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(39),
      I1 => vdma_tpm_data_reg(14),
      I2 => vdma_tpm_data_reg(16),
      I3 => \^m_ram_reg\(41),
      I4 => vdma_tpm_data_reg(15),
      I5 => \^m_ram_reg\(40),
      O => \vdma_tpm_oos0_carry__2_i_3_n_0\
    );
\vdma_tpm_oos0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(36),
      I1 => vdma_tpm_data_reg(11),
      I2 => vdma_tpm_data_reg(13),
      I3 => \^m_ram_reg\(38),
      I4 => vdma_tpm_data_reg(12),
      I5 => \^m_ram_reg\(37),
      O => \vdma_tpm_oos0_carry__2_i_4_n_0\
    );
vdma_tpm_oos0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(9),
      I1 => vdma_tpm_data_reg(8),
      I2 => vdma_tpm_data_reg(10),
      I3 => \^m_ram_reg\(11),
      I4 => vdma_tpm_data_reg(9),
      I5 => \^m_ram_reg\(10),
      O => vdma_tpm_oos0_carry_i_1_n_0
    );
vdma_tpm_oos0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(6),
      I1 => vdma_tpm_data_reg(5),
      I2 => vdma_tpm_data_reg(7),
      I3 => \^m_ram_reg\(8),
      I4 => vdma_tpm_data_reg(6),
      I5 => \^m_ram_reg\(7),
      O => vdma_tpm_oos0_carry_i_2_n_0
    );
vdma_tpm_oos0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^m_ram_reg\(3),
      I1 => vdma_tpm_data_reg(2),
      I2 => vdma_tpm_data_reg(4),
      I3 => \^m_ram_reg\(5),
      I4 => vdma_tpm_data_reg(3),
      I5 => \^m_ram_reg\(4),
      O => vdma_tpm_oos0_carry_i_3_n_0
    );
vdma_tpm_oos0_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => vdma_tpm_data_reg(1),
      I1 => \^m_ram_reg\(2),
      I2 => vdma_tpm_data_reg(0),
      I3 => \^m_ram_reg\(1),
      I4 => \^m_ram_reg\(0),
      O => vdma_tpm_oos0_carry_i_4_n_0
    );
vdma_tpm_oos_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
        port map (
      I0 => \^d_acc_data_reg[2]\(0),
      I1 => \^e\(0),
      I2 => vdma_tpm_oos0,
      I3 => SR(0),
      I4 => vdma_fs_ret,
      O => vdma_tpm_oos_i_1_n_0
    );
vdma_tpm_oos_reg: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_tpm_oos_i_1_n_0,
      Q => \^d_acc_data_reg[2]\(0),
      R => '0'
    );
vdma_unf_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => vdma_addr_diff(7),
      I1 => vdma_almost_full_i_2_n_0,
      I2 => vdma_addr_diff(8),
      I3 => vdma_almost_empty,
      O => vdma_unf_i_1_n_0
    );
vdma_unf_reg: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_unf_i_1_n_0,
      Q => \^d_acc_data_reg[2]\(1),
      R => '0'
    );
\vdma_waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_0_in(0)
    );
\vdma_waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => p_0_in(1)
    );
\vdma_waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => p_0_in(2)
    );
\vdma_waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => p_0_in(3)
    );
\vdma_waddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => p_0_in(4)
    );
\vdma_waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => p_0_in(5)
    );
\vdma_waddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vdma_waddr[8]_i_2_n_0\,
      I1 => \^q\(6),
      O => p_0_in(6)
    );
\vdma_waddr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \vdma_waddr[8]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => p_0_in(7)
    );
\vdma_waddr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \vdma_waddr[8]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => p_0_in(8)
    );
\vdma_waddr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \vdma_waddr[8]_i_2_n_0\
    );
\vdma_waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => p_0_in(0),
      Q => \^q\(0),
      R => SR(0)
    );
\vdma_waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => p_0_in(1),
      Q => \^q\(1),
      R => SR(0)
    );
\vdma_waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => p_0_in(2),
      Q => \^q\(2),
      R => SR(0)
    );
\vdma_waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => p_0_in(3),
      Q => \^q\(3),
      R => SR(0)
    );
\vdma_waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => p_0_in(4),
      Q => \^q\(4),
      R => SR(0)
    );
\vdma_waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => p_0_in(5),
      Q => \^q\(5),
      R => SR(0)
    );
\vdma_waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => p_0_in(6),
      Q => \^q\(6),
      R => SR(0)
    );
\vdma_waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => p_0_in(7),
      Q => \^q\(7),
      R => SR(0)
    );
\vdma_waddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => \^e\(0),
      D => p_0_in(8),
      Q => \^q\(8),
      R => SR(0)
    );
\vdma_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(0),
      Q => \^m_ram_reg\(0),
      R => '0'
    );
\vdma_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(10),
      Q => \^m_ram_reg\(10),
      R => '0'
    );
\vdma_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(11),
      Q => \^m_ram_reg\(11),
      R => '0'
    );
\vdma_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(12),
      Q => \^m_ram_reg\(12),
      R => '0'
    );
\vdma_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(13),
      Q => \^m_ram_reg\(13),
      R => '0'
    );
\vdma_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(14),
      Q => \^m_ram_reg\(14),
      R => '0'
    );
\vdma_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(15),
      Q => \^m_ram_reg\(15),
      R => '0'
    );
\vdma_wdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(16),
      Q => \^m_ram_reg\(16),
      R => '0'
    );
\vdma_wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(17),
      Q => \^m_ram_reg\(17),
      R => '0'
    );
\vdma_wdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(18),
      Q => \^m_ram_reg\(18),
      R => '0'
    );
\vdma_wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(19),
      Q => \^m_ram_reg\(19),
      R => '0'
    );
\vdma_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(1),
      Q => \^m_ram_reg\(1),
      R => '0'
    );
\vdma_wdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(20),
      Q => \^m_ram_reg\(20),
      R => '0'
    );
\vdma_wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(21),
      Q => \^m_ram_reg\(21),
      R => '0'
    );
\vdma_wdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(22),
      Q => \^m_ram_reg\(22),
      R => '0'
    );
\vdma_wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(23),
      Q => \^m_ram_reg\(23),
      R => '0'
    );
\vdma_wdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(24),
      Q => \^m_ram_reg\(24),
      R => '0'
    );
\vdma_wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(25),
      Q => \^m_ram_reg\(25),
      R => '0'
    );
\vdma_wdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(26),
      Q => \^m_ram_reg\(26),
      R => '0'
    );
\vdma_wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(27),
      Q => \^m_ram_reg\(27),
      R => '0'
    );
\vdma_wdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(28),
      Q => \^m_ram_reg\(28),
      R => '0'
    );
\vdma_wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(29),
      Q => \^m_ram_reg\(29),
      R => '0'
    );
\vdma_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(2),
      Q => \^m_ram_reg\(2),
      R => '0'
    );
\vdma_wdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(30),
      Q => \^m_ram_reg\(30),
      R => '0'
    );
\vdma_wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(31),
      Q => \^m_ram_reg\(31),
      R => '0'
    );
\vdma_wdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(32),
      Q => \^m_ram_reg\(32),
      R => '0'
    );
\vdma_wdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(33),
      Q => \^m_ram_reg\(33),
      R => '0'
    );
\vdma_wdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(34),
      Q => \^m_ram_reg\(34),
      R => '0'
    );
\vdma_wdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(35),
      Q => \^m_ram_reg\(35),
      R => '0'
    );
\vdma_wdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(36),
      Q => \^m_ram_reg\(36),
      R => '0'
    );
\vdma_wdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(37),
      Q => \^m_ram_reg\(37),
      R => '0'
    );
\vdma_wdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(38),
      Q => \^m_ram_reg\(38),
      R => '0'
    );
\vdma_wdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(39),
      Q => \^m_ram_reg\(39),
      R => '0'
    );
\vdma_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(3),
      Q => \^m_ram_reg\(3),
      R => '0'
    );
\vdma_wdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(40),
      Q => \^m_ram_reg\(40),
      R => '0'
    );
\vdma_wdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(41),
      Q => \^m_ram_reg\(41),
      R => '0'
    );
\vdma_wdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(42),
      Q => \^m_ram_reg\(42),
      R => '0'
    );
\vdma_wdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(43),
      Q => \^m_ram_reg\(43),
      R => '0'
    );
\vdma_wdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(44),
      Q => \^m_ram_reg\(44),
      R => '0'
    );
\vdma_wdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(45),
      Q => \^m_ram_reg\(45),
      R => '0'
    );
\vdma_wdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(46),
      Q => \^m_ram_reg\(46),
      R => '0'
    );
\vdma_wdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(47),
      Q => \^m_ram_reg\(47),
      R => '0'
    );
\vdma_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(4),
      Q => \^m_ram_reg\(4),
      R => '0'
    );
\vdma_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(5),
      Q => \^m_ram_reg\(5),
      R => '0'
    );
\vdma_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(6),
      Q => \^m_ram_reg\(6),
      R => '0'
    );
\vdma_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(7),
      Q => \^m_ram_reg\(7),
      R => '0'
    );
\vdma_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(8),
      Q => \^m_ram_reg\(8),
      R => '0'
    );
\vdma_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_data(9),
      Q => \^m_ram_reg\(9),
      R => '0'
    );
vdma_wr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vdma_valid,
      I1 => \^vdma_ready\,
      O => vdma_wr0
    );
vdma_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => vdma_clk,
      CE => '1',
      D => vdma_wr0,
      Q => \^e\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_up_axi is
  port (
    s_axi_bvalid : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \up_const_rgb_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_const_rgb_reg[23]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_he_min_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_clip_min_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_vf_width_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_ve_min_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_clip_max_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_hs_width_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_vs_width_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_hl_width_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_resetn_reg : out STD_LOGIC;
    up_wreq_s : out STD_LOGIC;
    \up_rdata_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_rdata_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    up_rreq_s : out STD_LOGIC;
    up_resetn_reg_0 : out STD_LOGIC;
    \up_ve_max_reg[15]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    up_vdma_unf_reg : out STD_LOGIC;
    up_vdma_ovf_reg : out STD_LOGIC;
    up_vdma_tpm_oos_reg : out STD_LOGIC;
    up_hdmi_tpm_oos_reg : out STD_LOGIC;
    up_ss_bypass_reg : out STD_LOGIC;
    up_csc_bypass_reg : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aresetn_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_wack_s : in STD_LOGIC;
    up_rack_s : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    up_d_count : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_raddr_int_reg[4]_0\ : in STD_LOGIC;
    \up_raddr_int_reg[0]_0\ : in STD_LOGIC;
    \up_raddr_int_reg[0]_1\ : in STD_LOGIC;
    \up_clip_min_reg[0]\ : in STD_LOGIC;
    up_data_cntrl : in STD_LOGIC_VECTOR ( 155 downto 0 );
    \up_scratch_reg[31]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    up_data_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_hs_width_reg[15]_0\ : in STD_LOGIC;
    \up_hs_width_reg[14]\ : in STD_LOGIC;
    \up_hs_width_reg[13]\ : in STD_LOGIC;
    \up_hs_width_reg[12]\ : in STD_LOGIC;
    \up_hs_width_reg[11]\ : in STD_LOGIC;
    \up_hs_width_reg[10]\ : in STD_LOGIC;
    \up_hs_width_reg[9]\ : in STD_LOGIC;
    \up_hs_width_reg[8]\ : in STD_LOGIC;
    \up_hs_width_reg[7]\ : in STD_LOGIC;
    \up_hs_width_reg[4]\ : in STD_LOGIC;
    \up_hs_width_reg[3]\ : in STD_LOGIC;
    \up_vf_active_reg[8]\ : in STD_LOGIC;
    \up_scratch_reg[25]\ : in STD_LOGIC;
    \up_vf_active_reg[10]\ : in STD_LOGIC;
    \up_vf_active_reg[11]\ : in STD_LOGIC;
    \up_vf_active_reg[12]\ : in STD_LOGIC;
    \up_vf_active_reg[13]\ : in STD_LOGIC;
    \up_vf_active_reg[14]\ : in STD_LOGIC;
    \up_const_rgb_reg[0]\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_10_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    up_resetn : in STD_LOGIC;
    \up_data_status_int_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end system_axi_hdmi_core_0_up_axi;

architecture STRUCTURE of system_axi_hdmi_core_0_up_axi is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal up_axi_arready_int_i_1_n_0 : STD_LOGIC;
  signal up_axi_arready_int_i_2_n_0 : STD_LOGIC;
  signal up_axi_awready_int_i_2_n_0 : STD_LOGIC;
  signal up_axi_bvalid_int_i_1_n_0 : STD_LOGIC;
  signal \up_axi_rdata_int[31]_i_1_n_0\ : STD_LOGIC;
  signal up_axi_rvalid_int_i_1_n_0 : STD_LOGIC;
  signal up_axi_wready_int_i_1_n_0 : STD_LOGIC;
  signal \up_clip_min[23]_i_2_n_0\ : STD_LOGIC;
  signal \^up_const_rgb_reg[23]_0\ : STD_LOGIC;
  signal up_csc_bypass_i_2_n_0 : STD_LOGIC;
  signal up_csc_bypass_i_3_n_0 : STD_LOGIC;
  signal \up_hl_width[15]_i_2_n_0\ : STD_LOGIC;
  signal \up_hs_width[15]_i_2_n_0\ : STD_LOGIC;
  signal \up_hs_width[15]_i_3_n_0\ : STD_LOGIC;
  signal up_rack_d : STD_LOGIC;
  signal up_rack_s_1 : STD_LOGIC;
  signal \up_raddr_int_reg_n_0_[10]\ : STD_LOGIC;
  signal \up_raddr_int_reg_n_0_[11]\ : STD_LOGIC;
  signal \up_raddr_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_raddr_int_reg_n_0_[3]\ : STD_LOGIC;
  signal \up_raddr_int_reg_n_0_[5]\ : STD_LOGIC;
  signal \up_raddr_int_reg_n_0_[6]\ : STD_LOGIC;
  signal \up_raddr_int_reg_n_0_[7]\ : STD_LOGIC;
  signal \up_raddr_int_reg_n_0_[9]\ : STD_LOGIC;
  signal up_raddr_s : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal \up_rcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[3]\ : STD_LOGIC;
  signal \up_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_10_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \up_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal up_rdata_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_rdata_d[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[10]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[11]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[12]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[14]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[15]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[16]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[18]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[19]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[21]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[23]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[25]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[26]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[27]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[28]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[29]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[30]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[31]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[5]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[7]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[9]_i_1_n_0\ : STD_LOGIC;
  signal \^up_rdata_reg[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^up_resetn_reg\ : STD_LOGIC;
  signal up_rreq_int_i_1_n_0 : STD_LOGIC;
  signal \up_rreq_s__0\ : STD_LOGIC;
  signal up_rsel_i_1_n_0 : STD_LOGIC;
  signal up_rsel_reg_n_0 : STD_LOGIC;
  signal \up_scratch[31]_i_2_n_0\ : STD_LOGIC;
  signal \up_scratch[31]_i_3_n_0\ : STD_LOGIC;
  signal up_vdma_unf_i_2_n_0 : STD_LOGIC;
  signal up_vdma_unf_i_3_n_0 : STD_LOGIC;
  signal \^up_ve_max_reg[15]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_vf_width[15]_i_2_n_0\ : STD_LOGIC;
  signal up_wack_d : STD_LOGIC;
  signal up_wack_s_0 : STD_LOGIC;
  signal up_waddr_s : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \up_wcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[3]\ : STD_LOGIC;
  signal up_wreq_int_i_1_n_0 : STD_LOGIC;
  signal \up_wreq_s__0\ : STD_LOGIC;
  signal up_wsel_i_1_n_0 : STD_LOGIC;
  signal up_wsel_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of up_axi_awready_int_i_2 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of up_axi_wready_int_i_1 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \up_clip_min[23]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of up_csc_bypass_i_2 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of up_csc_bypass_i_3 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \up_he_min[15]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \up_hl_width[15]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \up_hs_width[15]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \up_rcount[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \up_rcount[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \up_rdata[0]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \up_rdata[0]_i_6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \up_rdata[0]_i_9\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \up_rdata[13]_i_4\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \up_rdata[14]_i_4\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \up_rdata[15]_i_5\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \up_rdata[1]_i_7\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \up_rdata[1]_i_9\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \up_rdata[23]_i_6\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \up_rdata[2]_i_6\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \up_rdata[30]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \up_rdata[31]_i_6\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \up_rdata[31]_i_7\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \up_rdata[6]_i_5\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \up_scratch[31]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \up_srcsel[1]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \up_srcsel[1]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of up_vdma_unf_i_2 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of up_vdma_unf_i_3 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \up_vf_width[15]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \up_wcount[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \up_wcount[2]_i_1\ : label is "soft_lutpair107";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
  s_axi_wready <= \^s_axi_wready\;
  \up_const_rgb_reg[23]_0\ <= \^up_const_rgb_reg[23]_0\;
  \up_rdata_reg[2]\(3 downto 0) <= \^up_rdata_reg[2]\(3 downto 0);
  up_resetn_reg <= \^up_resetn_reg\;
  \up_ve_max_reg[15]\(31 downto 0) <= \^up_ve_max_reg[15]\(31 downto 0);
up_axi_arready_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => up_rack_s,
      I2 => p_0_in6_in,
      I3 => up_axi_arready_int_i_2_n_0,
      O => up_axi_arready_int_i_1_n_0
    );
up_axi_arready_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \up_rcount_reg_n_0_[3]\,
      I2 => \up_rcount_reg_n_0_[1]\,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      O => up_axi_arready_int_i_2_n_0
    );
up_axi_arready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_arready_int_i_1_n_0,
      Q => \^s_axi_arready\,
      R => s_axi_aresetn_0
    );
up_axi_awready_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => up_wack_s_0,
      O => up_axi_awready_int_i_2_n_0
    );
up_axi_awready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_awready_int_i_2_n_0,
      Q => \^s_axi_awready\,
      R => s_axi_aresetn_0
    );
up_axi_bvalid_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => up_wack_d,
      I1 => s_axi_aresetn,
      I2 => s_axi_bready,
      I3 => \^s_axi_bvalid\,
      O => up_axi_bvalid_int_i_1_n_0
    );
up_axi_bvalid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_bvalid_int_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => '0'
    );
\up_axi_rdata_int[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_aresetn,
      O => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(0),
      Q => s_axi_rdata(0),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(10),
      Q => s_axi_rdata(10),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(11),
      Q => s_axi_rdata(11),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(12),
      Q => s_axi_rdata(12),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(13),
      Q => s_axi_rdata(13),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(14),
      Q => s_axi_rdata(14),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(15),
      Q => s_axi_rdata(15),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(16),
      Q => s_axi_rdata(16),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(17),
      Q => s_axi_rdata(17),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(18),
      Q => s_axi_rdata(18),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(19),
      Q => s_axi_rdata(19),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(1),
      Q => s_axi_rdata(1),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(20),
      Q => s_axi_rdata(20),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(21),
      Q => s_axi_rdata(21),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(22),
      Q => s_axi_rdata(22),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(23),
      Q => s_axi_rdata(23),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(24),
      Q => s_axi_rdata(24),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(25),
      Q => s_axi_rdata(25),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(26),
      Q => s_axi_rdata(26),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(27),
      Q => s_axi_rdata(27),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(28),
      Q => s_axi_rdata(28),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(29),
      Q => s_axi_rdata(29),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(2),
      Q => s_axi_rdata(2),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(30),
      Q => s_axi_rdata(30),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(31),
      Q => s_axi_rdata(31),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(3),
      Q => s_axi_rdata(3),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(4),
      Q => s_axi_rdata(4),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(5),
      Q => s_axi_rdata(5),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(6),
      Q => s_axi_rdata(6),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(7),
      Q => s_axi_rdata(7),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(8),
      Q => s_axi_rdata(8),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(9),
      Q => s_axi_rdata(9),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
up_axi_rvalid_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
        port map (
      I0 => up_rack_d,
      I1 => s_axi_aresetn,
      I2 => \^s_axi_rvalid\,
      I3 => s_axi_rready,
      O => up_axi_rvalid_int_i_1_n_0
    );
up_axi_rvalid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_rvalid_int_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => '0'
    );
up_axi_wready_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => up_wack_s_0,
      O => up_axi_wready_int_i_1_n_0
    );
up_axi_wready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_wready_int_i_1_n_0,
      Q => \^s_axi_wready\,
      R => s_axi_aresetn_0
    );
\up_clip_max[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => up_waddr_s(4),
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(1),
      I4 => \up_scratch[31]_i_2_n_0\,
      I5 => \up_scratch[31]_i_3_n_0\,
      O => \up_clip_max_reg[23]\(0)
    );
\up_clip_min[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \up_clip_min[23]_i_2_n_0\,
      I1 => up_waddr_s(5),
      I2 => up_waddr_s(7),
      I3 => up_waddr_s(6),
      I4 => up_waddr_s(1),
      O => \up_clip_min_reg[23]\(0)
    );
\up_clip_min[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \up_scratch[31]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      I4 => \^q\(0),
      I5 => up_waddr_s(4),
      O => \up_clip_min[23]_i_2_n_0\
    );
\up_const_rgb[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^up_const_rgb_reg[23]_0\,
      I1 => up_waddr_s(6),
      I2 => up_waddr_s(7),
      I3 => up_waddr_s(5),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \up_const_rgb_reg[23]\(0)
    );
up_csc_bypass_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^up_ve_max_reg[15]\(0),
      I1 => up_csc_bypass_i_2_n_0,
      I2 => \^up_resetn_reg\,
      I3 => \^q\(0),
      I4 => up_csc_bypass_i_3_n_0,
      I5 => up_data_cntrl(154),
      O => up_csc_bypass_reg
    );
up_csc_bypass_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \up_scratch[31]_i_2_n_0\,
      O => up_csc_bypass_i_2_n_0
    );
up_csc_bypass_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(4),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      O => up_csc_bypass_i_3_n_0
    );
up_hdmi_tpm_oos_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFCCCC"
    )
        port map (
      I0 => \^up_ve_max_reg[15]\(1),
      I1 => up_data_status(0),
      I2 => \up_clip_min[23]_i_2_n_0\,
      I3 => \up_hs_width[15]_i_2_n_0\,
      I4 => p_9_in(1),
      O => up_hdmi_tpm_oos_reg
    );
\up_he_min[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => up_waddr_s(5),
      I1 => up_waddr_s(7),
      I2 => up_waddr_s(6),
      I3 => up_waddr_s(1),
      I4 => \up_hl_width[15]_i_2_n_0\,
      O => \up_he_min_reg[15]\(0)
    );
\up_hl_width[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => up_waddr_s(5),
      I1 => up_waddr_s(7),
      I2 => up_waddr_s(6),
      I3 => up_waddr_s(1),
      I4 => \up_hl_width[15]_i_2_n_0\,
      O => \up_hl_width_reg[15]\(0)
    );
\up_hl_width[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \up_scratch[31]_i_2_n_0\,
      I1 => up_waddr_s(2),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(4),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \up_hl_width[15]_i_2_n_0\
    );
\up_hs_width[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \up_hs_width[15]_i_2_n_0\,
      I2 => \up_hs_width[15]_i_3_n_0\,
      I3 => up_waddr_s(4),
      I4 => \^q\(1),
      I5 => \up_scratch[31]_i_2_n_0\,
      O => \up_hs_width_reg[15]\(0)
    );
\up_hs_width[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(6),
      I2 => up_waddr_s(7),
      I3 => up_waddr_s(5),
      O => \up_hs_width[15]_i_2_n_0\
    );
\up_hs_width[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(3),
      O => \up_hs_width[15]_i_3_n_0\
    );
up_rack_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C888888888888888"
    )
        port map (
      I0 => up_rack_s,
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[0]\,
      I5 => \up_rcount_reg_n_0_[2]\,
      O => up_rack_s_1
    );
up_rack_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_s_1,
      Q => up_rack_d,
      R => s_axi_aresetn_0
    );
up_rack_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_raddr_s(12),
      I1 => \up_rreq_s__0\,
      I2 => up_raddr_s(13),
      O => up_rreq_s
    );
\up_raddr_int[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_rsel_reg_n_0,
      O => p_1_in
    );
\up_raddr_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(0),
      Q => \^up_rdata_reg[2]\(0),
      R => s_axi_aresetn_0
    );
\up_raddr_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(10),
      Q => \up_raddr_int_reg_n_0_[10]\,
      R => s_axi_aresetn_0
    );
\up_raddr_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(11),
      Q => \up_raddr_int_reg_n_0_[11]\,
      R => s_axi_aresetn_0
    );
\up_raddr_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(12),
      Q => up_raddr_s(12),
      R => s_axi_aresetn_0
    );
\up_raddr_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(13),
      Q => up_raddr_s(13),
      R => s_axi_aresetn_0
    );
\up_raddr_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(1),
      Q => \^up_rdata_reg[2]\(1),
      R => s_axi_aresetn_0
    );
\up_raddr_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(2),
      Q => \up_raddr_int_reg_n_0_[2]\,
      R => s_axi_aresetn_0
    );
\up_raddr_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(3),
      Q => \up_raddr_int_reg_n_0_[3]\,
      R => s_axi_aresetn_0
    );
\up_raddr_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(4),
      Q => \^up_rdata_reg[2]\(2),
      R => s_axi_aresetn_0
    );
\up_raddr_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(5),
      Q => \up_raddr_int_reg_n_0_[5]\,
      R => s_axi_aresetn_0
    );
\up_raddr_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(6),
      Q => \up_raddr_int_reg_n_0_[6]\,
      R => s_axi_aresetn_0
    );
\up_raddr_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(7),
      Q => \up_raddr_int_reg_n_0_[7]\,
      R => s_axi_aresetn_0
    );
\up_raddr_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(8),
      Q => \^up_rdata_reg[2]\(3),
      R => s_axi_aresetn_0
    );
\up_raddr_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(9),
      Q => \up_raddr_int_reg_n_0_[9]\,
      R => s_axi_aresetn_0
    );
\up_rcount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_rack_s,
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      O => \up_rcount[0]_i_1_n_0\
    );
\up_rcount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => up_rack_s,
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[1]\,
      I3 => \up_rcount_reg_n_0_[0]\,
      O => \up_rcount[1]_i_1_n_0\
    );
\up_rcount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444000"
    )
        port map (
      I0 => up_rack_s,
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      O => \up_rcount[2]_i_1_n_0\
    );
\up_rcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440404040404040"
    )
        port map (
      I0 => up_rack_s,
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[3]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[0]\,
      I5 => \up_rcount_reg_n_0_[2]\,
      O => \up_rcount[3]_i_1_n_0\
    );
\up_rcount[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \up_rreq_s__0\,
      O => \up_rcount[4]_i_1_n_0\
    );
\up_rcount[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF7FFFFFFF"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[2]\,
      I1 => \up_rcount_reg_n_0_[0]\,
      I2 => \up_rcount_reg_n_0_[1]\,
      I3 => \up_rcount_reg_n_0_[3]\,
      I4 => p_0_in6_in,
      I5 => up_rack_s,
      O => \up_rcount[4]_i_2_n_0\
    );
\up_rcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[0]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[0]\,
      R => s_axi_aresetn_0
    );
\up_rcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[1]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[1]\,
      R => s_axi_aresetn_0
    );
\up_rcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[2]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[2]\,
      R => s_axi_aresetn_0
    );
\up_rcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[3]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[3]\,
      R => s_axi_aresetn_0
    );
\up_rcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[4]_i_2_n_0\,
      Q => p_0_in6_in,
      R => s_axi_aresetn_0
    );
\up_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888A8AAAA"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[0]_i_2_n_0\,
      I2 => \up_rdata[0]_i_3_n_0\,
      I3 => \up_rdata[0]_i_4_n_0\,
      I4 => \up_rdata[0]_i_5_n_0\,
      I5 => \up_rdata[0]_i_6_n_0\,
      O => \up_rdata_reg[31]\(0)
    );
\up_rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800A80"
    )
        port map (
      I0 => \up_rdata[0]_i_7_n_0\,
      I1 => up_d_count(0),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => up_data_status(1),
      O => \up_rdata[0]_i_2_n_0\
    );
\up_rdata[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => \up_raddr_int_reg_n_0_[3]\,
      O => \up_rdata[0]_i_3_n_0\
    );
\up_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222200022202"
    )
        port map (
      I0 => \up_rdata[0]_i_8_n_0\,
      I1 => \up_rdata[0]_i_9_n_0\,
      I2 => up_data_cntrl(77),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => up_data_cntrl(46),
      I5 => \up_rdata[1]_i_7_n_0\,
      O => \up_rdata[0]_i_4_n_0\
    );
\up_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55FF5530"
    )
        port map (
      I0 => \up_const_rgb_reg[0]\,
      I1 => \up_scratch_reg[31]\(0),
      I2 => \^up_rdata_reg[2]\(1),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(0),
      I5 => \^up_rdata_reg[2]\(3),
      O => \up_rdata[0]_i_5_n_0\
    );
\up_rdata[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \up_rdata[15]_i_4_n_0\,
      I1 => \up_clip_min_reg[0]\,
      I2 => \up_raddr_int_reg_n_0_[3]\,
      I3 => \^up_rdata_reg[2]\(3),
      O => \up_rdata[0]_i_6_n_0\
    );
\up_rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101000001000"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => \up_raddr_int_reg_n_0_[3]\,
      I2 => \^up_rdata_reg[2]\(2),
      I3 => \up_raddr_int_reg_n_0_[2]\,
      I4 => \up_raddr_int_reg_n_0_[5]\,
      I5 => \up_raddr_int_reg_n_0_[6]\,
      O => \up_rdata[0]_i_7_n_0\
    );
\up_rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8AAAAAA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => \^up_rdata_reg[2]\(0),
      I2 => \^up_rdata_reg[2]\(2),
      I3 => up_data_cntrl(88),
      I4 => \^up_rdata_reg[2]\(1),
      I5 => up_data_cntrl(119),
      O => \up_rdata[0]_i_8_n_0\
    );
\up_rdata[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => up_data_cntrl(117),
      I1 => \^up_rdata_reg[2]\(2),
      I2 => up_data_cntrl(75),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => \^up_rdata_reg[2]\(0),
      O => \up_rdata[0]_i_9_n_0\
    );
\up_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AAAA00080008"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[10]_i_2_n_0\,
      I2 => \up_rdata[10]_i_3_n_0\,
      I3 => \up_rdata[15]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(10),
      O => \up_rdata_reg[31]\(10)
    );
\up_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4FFF444444F4"
    )
        port map (
      I0 => \up_rdata[10]_i_4_n_0\,
      I1 => \up_rdata[10]_i_5_n_0\,
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => \up_hs_width_reg[10]\,
      I5 => \up_raddr_int_reg_n_0_[3]\,
      O => \up_rdata[10]_i_2_n_0\
    );
\up_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444040404444444"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => \up_raddr_int_reg_n_0_[3]\,
      I2 => \^up_rdata_reg[2]\(1),
      I3 => up_data_cntrl(9),
      I4 => \^up_rdata_reg[2]\(0),
      I5 => up_data_cntrl(32),
      O => \up_rdata[10]_i_3_n_0\
    );
\up_rdata[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700FFFF"
    )
        port map (
      I0 => up_data_cntrl(139),
      I1 => \^up_rdata_reg[2]\(2),
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(0),
      I4 => \^up_rdata_reg[2]\(1),
      O => \up_rdata[10]_i_4_n_0\
    );
\up_rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFAEEAAAAFA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(53),
      I2 => \up_scratch_reg[31]\(10),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(3),
      I5 => up_data_cntrl(95),
      O => \up_rdata[10]_i_5_n_0\
    );
\up_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AAAA00080008"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[11]_i_2_n_0\,
      I2 => \up_rdata[11]_i_3_n_0\,
      I3 => \up_rdata[15]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(11),
      O => \up_rdata_reg[31]\(11)
    );
\up_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4FFF444444F4"
    )
        port map (
      I0 => \up_rdata[11]_i_4_n_0\,
      I1 => \up_rdata[11]_i_5_n_0\,
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => \up_hs_width_reg[11]\,
      I5 => \up_raddr_int_reg_n_0_[3]\,
      O => \up_rdata[11]_i_2_n_0\
    );
\up_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444040404444444"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => \up_raddr_int_reg_n_0_[3]\,
      I2 => \^up_rdata_reg[2]\(1),
      I3 => up_data_cntrl(10),
      I4 => \^up_rdata_reg[2]\(0),
      I5 => up_data_cntrl(33),
      O => \up_rdata[11]_i_3_n_0\
    );
\up_rdata[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700FFFF"
    )
        port map (
      I0 => up_data_cntrl(140),
      I1 => \^up_rdata_reg[2]\(2),
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(0),
      I4 => \^up_rdata_reg[2]\(1),
      O => \up_rdata[11]_i_4_n_0\
    );
\up_rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFAEEAAAAFA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(54),
      I2 => \up_scratch_reg[31]\(11),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(3),
      I5 => up_data_cntrl(96),
      O => \up_rdata[11]_i_5_n_0\
    );
\up_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AAAA00080008"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[12]_i_2_n_0\,
      I2 => \up_rdata[12]_i_3_n_0\,
      I3 => \up_rdata[15]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(12),
      O => \up_rdata_reg[31]\(12)
    );
\up_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4FFF444444F4"
    )
        port map (
      I0 => \up_rdata[12]_i_4_n_0\,
      I1 => \up_rdata[12]_i_5_n_0\,
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => \up_hs_width_reg[12]\,
      I5 => \up_raddr_int_reg_n_0_[3]\,
      O => \up_rdata[12]_i_2_n_0\
    );
\up_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444040404444444"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => \up_raddr_int_reg_n_0_[3]\,
      I2 => \^up_rdata_reg[2]\(1),
      I3 => up_data_cntrl(11),
      I4 => \^up_rdata_reg[2]\(0),
      I5 => up_data_cntrl(34),
      O => \up_rdata[12]_i_3_n_0\
    );
\up_rdata[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700FFFF"
    )
        port map (
      I0 => up_data_cntrl(141),
      I1 => \^up_rdata_reg[2]\(2),
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(0),
      I4 => \^up_rdata_reg[2]\(1),
      O => \up_rdata[12]_i_4_n_0\
    );
\up_rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFAEEAAAAFA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(55),
      I2 => \up_scratch_reg[31]\(12),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(3),
      I5 => up_data_cntrl(97),
      O => \up_rdata[12]_i_5_n_0\
    );
\up_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AAAA00080008"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[13]_i_2_n_0\,
      I2 => \up_rdata[13]_i_3_n_0\,
      I3 => \up_rdata[15]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(13),
      O => \up_rdata_reg[31]\(13)
    );
\up_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4FFF444444F4"
    )
        port map (
      I0 => \up_rdata[13]_i_4_n_0\,
      I1 => \up_rdata[13]_i_5_n_0\,
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => \up_hs_width_reg[13]\,
      I5 => \up_raddr_int_reg_n_0_[3]\,
      O => \up_rdata[13]_i_2_n_0\
    );
\up_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444040404444444"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => \up_raddr_int_reg_n_0_[3]\,
      I2 => \^up_rdata_reg[2]\(1),
      I3 => up_data_cntrl(12),
      I4 => \^up_rdata_reg[2]\(0),
      I5 => up_data_cntrl(35),
      O => \up_rdata[13]_i_3_n_0\
    );
\up_rdata[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700FFFF"
    )
        port map (
      I0 => up_data_cntrl(142),
      I1 => \^up_rdata_reg[2]\(2),
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(0),
      I4 => \^up_rdata_reg[2]\(1),
      O => \up_rdata[13]_i_4_n_0\
    );
\up_rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFAEEAAAAFA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(56),
      I2 => \up_scratch_reg[31]\(13),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(3),
      I5 => up_data_cntrl(98),
      O => \up_rdata[13]_i_5_n_0\
    );
\up_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AAAA00080008"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[14]_i_2_n_0\,
      I2 => \up_rdata[14]_i_3_n_0\,
      I3 => \up_rdata[15]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(14),
      O => \up_rdata_reg[31]\(14)
    );
\up_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4FFF444444F4"
    )
        port map (
      I0 => \up_rdata[14]_i_4_n_0\,
      I1 => \up_rdata[14]_i_5_n_0\,
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => \up_hs_width_reg[14]\,
      I5 => \up_raddr_int_reg_n_0_[3]\,
      O => \up_rdata[14]_i_2_n_0\
    );
\up_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444040404444444"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => \up_raddr_int_reg_n_0_[3]\,
      I2 => \^up_rdata_reg[2]\(1),
      I3 => up_data_cntrl(13),
      I4 => \^up_rdata_reg[2]\(0),
      I5 => up_data_cntrl(36),
      O => \up_rdata[14]_i_3_n_0\
    );
\up_rdata[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700FFFF"
    )
        port map (
      I0 => up_data_cntrl(143),
      I1 => \^up_rdata_reg[2]\(2),
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(0),
      I4 => \^up_rdata_reg[2]\(1),
      O => \up_rdata[14]_i_4_n_0\
    );
\up_rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFAEEAAAAFA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(57),
      I2 => \up_scratch_reg[31]\(14),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(3),
      I5 => up_data_cntrl(99),
      O => \up_rdata[14]_i_5_n_0\
    );
\up_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AAAA00080008"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[15]_i_2_n_0\,
      I2 => \up_rdata[15]_i_3_n_0\,
      I3 => \up_rdata[15]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(15),
      O => \up_rdata_reg[31]\(15)
    );
\up_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4FFF444444F4"
    )
        port map (
      I0 => \up_rdata[15]_i_5_n_0\,
      I1 => \up_rdata[15]_i_6_n_0\,
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => \up_hs_width_reg[15]_0\,
      I5 => \up_raddr_int_reg_n_0_[3]\,
      O => \up_rdata[15]_i_2_n_0\
    );
\up_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444040404444444"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => \up_raddr_int_reg_n_0_[3]\,
      I2 => \^up_rdata_reg[2]\(1),
      I3 => up_data_cntrl(14),
      I4 => \^up_rdata_reg[2]\(0),
      I5 => up_data_cntrl(37),
      O => \up_rdata[15]_i_3_n_0\
    );
\up_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2FFFFF2F2F2F2"
    )
        port map (
      I0 => \up_raddr_int_reg_n_0_[2]\,
      I1 => \up_raddr_int_reg_n_0_[5]\,
      I2 => \up_raddr_int_reg_n_0_[6]\,
      I3 => \^up_rdata_reg[2]\(3),
      I4 => \^up_rdata_reg[2]\(2),
      I5 => \up_raddr_int_reg_n_0_[3]\,
      O => \up_rdata[15]_i_4_n_0\
    );
\up_rdata[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700FFFF"
    )
        port map (
      I0 => up_data_cntrl(144),
      I1 => \^up_rdata_reg[2]\(2),
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(0),
      I4 => \^up_rdata_reg[2]\(1),
      O => \up_rdata[15]_i_5_n_0\
    );
\up_rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFAEEAAAAFA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(58),
      I2 => \up_scratch_reg[31]\(15),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(3),
      I5 => up_data_cntrl(100),
      O => \up_rdata[15]_i_6_n_0\
    );
\up_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8AAAA00A800A8"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[16]_i_2_n_0\,
      I2 => \up_rdata[16]_i_3_n_0\,
      I3 => \up_rdata[16]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(16),
      O => \up_rdata_reg[31]\(16)
    );
\up_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABABAAAAAA"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \^up_rdata_reg[2]\(0),
      I2 => \up_rdata[23]_i_6_n_0\,
      I3 => up_data_cntrl(79),
      I4 => \^up_rdata_reg[2]\(2),
      I5 => up_data_cntrl(123),
      O => \up_rdata[16]_i_2_n_0\
    );
\up_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888080808080808"
    )
        port map (
      I0 => \up_rdata[16]_i_5_n_0\,
      I1 => \^up_rdata_reg[2]\(1),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => \^up_rdata_reg[2]\(3),
      I4 => \^up_rdata_reg[2]\(2),
      I5 => up_data_cntrl(145),
      O => \up_rdata[16]_i_3_n_0\
    );
\up_rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFAAAAAAAA"
    )
        port map (
      I0 => \up_rdata[15]_i_4_n_0\,
      I1 => up_data_cntrl(38),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => up_data_cntrl(15),
      I4 => \^up_rdata_reg[2]\(1),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata[16]_i_4_n_0\
    );
\up_rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFAEEAAAAFA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(59),
      I2 => \up_scratch_reg[31]\(16),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(3),
      I5 => up_data_cntrl(101),
      O => \up_rdata[16]_i_5_n_0\
    );
\up_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8AAAA00A800A8"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[17]_i_2_n_0\,
      I2 => \up_rdata[17]_i_3_n_0\,
      I3 => \up_rdata[17]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(17),
      O => \up_rdata_reg[31]\(17)
    );
\up_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABABAAAAAA"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \^up_rdata_reg[2]\(0),
      I2 => \up_rdata[23]_i_6_n_0\,
      I3 => up_data_cntrl(80),
      I4 => \^up_rdata_reg[2]\(2),
      I5 => up_data_cntrl(124),
      O => \up_rdata[17]_i_2_n_0\
    );
\up_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888080808080808"
    )
        port map (
      I0 => \up_rdata[17]_i_5_n_0\,
      I1 => \^up_rdata_reg[2]\(1),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => \^up_rdata_reg[2]\(3),
      I4 => \^up_rdata_reg[2]\(2),
      I5 => up_data_cntrl(146),
      O => \up_rdata[17]_i_3_n_0\
    );
\up_rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFAAAAAAAA"
    )
        port map (
      I0 => \up_rdata[15]_i_4_n_0\,
      I1 => up_data_cntrl(39),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => up_data_cntrl(16),
      I4 => \^up_rdata_reg[2]\(1),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata[17]_i_4_n_0\
    );
\up_rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFAEEAAAAFA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(60),
      I2 => \up_scratch_reg[31]\(17),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(3),
      I5 => up_data_cntrl(102),
      O => \up_rdata[17]_i_5_n_0\
    );
\up_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AAAA00080008"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[18]_i_2_n_0\,
      I2 => \up_rdata[18]_i_3_n_0\,
      I3 => \up_rdata[18]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(18),
      O => \up_rdata_reg[31]\(18)
    );
\up_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40444000"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => \^up_rdata_reg[2]\(2),
      I2 => up_data_cntrl(61),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => up_data_cntrl(81),
      I5 => \up_rdata[18]_i_5_n_0\,
      O => \up_rdata[18]_i_2_n_0\
    );
\up_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFAAAAAAAA"
    )
        port map (
      I0 => \up_rdata[15]_i_4_n_0\,
      I1 => up_data_cntrl(40),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => up_data_cntrl(17),
      I4 => \^up_rdata_reg[2]\(1),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata[18]_i_3_n_0\
    );
\up_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007C7FFCFC"
    )
        port map (
      I0 => up_data_cntrl(147),
      I1 => \^up_rdata_reg[2]\(2),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => \up_scratch_reg[31]\(18),
      I4 => \^up_rdata_reg[2]\(1),
      I5 => \up_rdata[0]_i_3_n_0\,
      O => \up_rdata[18]_i_4_n_0\
    );
\up_rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333B3B33333F33"
    )
        port map (
      I0 => up_data_cntrl(103),
      I1 => \^up_rdata_reg[2]\(3),
      I2 => \^up_rdata_reg[2]\(2),
      I3 => up_data_cntrl(125),
      I4 => \^up_rdata_reg[2]\(0),
      I5 => \^up_rdata_reg[2]\(1),
      O => \up_rdata[18]_i_5_n_0\
    );
\up_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8AAAA00A800A8"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[19]_i_2_n_0\,
      I2 => \up_rdata[19]_i_3_n_0\,
      I3 => \up_rdata[19]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(19),
      O => \up_rdata_reg[31]\(19)
    );
\up_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABABAAAAAA"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \^up_rdata_reg[2]\(0),
      I2 => \up_rdata[23]_i_6_n_0\,
      I3 => up_data_cntrl(82),
      I4 => \^up_rdata_reg[2]\(2),
      I5 => up_data_cntrl(126),
      O => \up_rdata[19]_i_2_n_0\
    );
\up_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888080808080808"
    )
        port map (
      I0 => \up_rdata[19]_i_5_n_0\,
      I1 => \^up_rdata_reg[2]\(1),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => \^up_rdata_reg[2]\(3),
      I4 => \^up_rdata_reg[2]\(2),
      I5 => up_data_cntrl(148),
      O => \up_rdata[19]_i_3_n_0\
    );
\up_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFAAAAAAAA"
    )
        port map (
      I0 => \up_rdata[15]_i_4_n_0\,
      I1 => up_data_cntrl(41),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => up_data_cntrl(18),
      I4 => \^up_rdata_reg[2]\(1),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata[19]_i_4_n_0\
    );
\up_rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFAEEAAAAFA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(62),
      I2 => \up_scratch_reg[31]\(19),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(3),
      I5 => up_data_cntrl(104),
      O => \up_rdata[19]_i_5_n_0\
    );
\up_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AAAA00080008"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[1]_i_2_n_0\,
      I2 => \up_rdata[1]_i_3_n_0\,
      I3 => \up_rdata[1]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(1),
      O => \up_rdata_reg[31]\(1)
    );
\up_rdata[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBFBFFFBBB"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => \up_raddr_int_reg_n_0_[3]\,
      I2 => p_9_in(1),
      I3 => \^up_rdata_reg[2]\(0),
      I4 => p_10_in(1),
      I5 => \^up_rdata_reg[2]\(1),
      O => \up_rdata[1]_i_10_n_0\
    );
\up_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFEFFFEEE"
    )
        port map (
      I0 => \up_rdata[1]_i_5_n_0\,
      I1 => \up_rdata[1]_i_6_n_0\,
      I2 => up_data_cntrl(47),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => up_data_cntrl(78),
      I5 => \up_rdata[1]_i_7_n_0\,
      O => \up_rdata[1]_i_2_n_0\
    );
\up_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBAAABBBAB"
    )
        port map (
      I0 => \up_rdata[15]_i_4_n_0\,
      I1 => \up_rdata[1]_i_8_n_0\,
      I2 => up_data_cntrl(153),
      I3 => \^up_rdata_reg[2]\(0),
      I4 => up_data_cntrl(132),
      I5 => \up_rdata[1]_i_9_n_0\,
      O => \up_rdata[1]_i_3_n_0\
    );
\up_rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047FF"
    )
        port map (
      I0 => up_data_cntrl(0),
      I1 => \^up_rdata_reg[2]\(0),
      I2 => up_data_cntrl(23),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => \up_rdata[1]_i_10_n_0\,
      O => \up_rdata[1]_i_4_n_0\
    );
\up_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22200020FFFFFFFF"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => \^up_rdata_reg[2]\(1),
      I2 => up_data_cntrl(118),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => up_data_cntrl(76),
      I5 => \^up_rdata_reg[2]\(3),
      O => \up_rdata[1]_i_5_n_0\
    );
\up_rdata[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => up_data_cntrl(120),
      I1 => \^up_rdata_reg[2]\(1),
      I2 => up_data_cntrl(89),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(0),
      O => \up_rdata[1]_i_6_n_0\
    );
\up_rdata[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => \^up_rdata_reg[2]\(2),
      O => \up_rdata[1]_i_7_n_0\
    );
\up_rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFFEF"
    )
        port map (
      I0 => \up_raddr_int_reg_n_0_[3]\,
      I1 => \^up_rdata_reg[2]\(3),
      I2 => \^up_rdata_reg[2]\(1),
      I3 => \up_scratch_reg[31]\(1),
      I4 => \^up_rdata_reg[2]\(0),
      I5 => \^up_rdata_reg[2]\(2),
      O => \up_rdata[1]_i_8_n_0\
    );
\up_rdata[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(1),
      I1 => \^up_rdata_reg[2]\(2),
      O => \up_rdata[1]_i_9_n_0\
    );
\up_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8AAAA00A800A8"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[20]_i_2_n_0\,
      I2 => \up_rdata[20]_i_3_n_0\,
      I3 => \up_rdata[20]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(20),
      O => \up_rdata_reg[31]\(20)
    );
\up_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABABAAAAAA"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \^up_rdata_reg[2]\(0),
      I2 => \up_rdata[23]_i_6_n_0\,
      I3 => up_data_cntrl(83),
      I4 => \^up_rdata_reg[2]\(2),
      I5 => up_data_cntrl(127),
      O => \up_rdata[20]_i_2_n_0\
    );
\up_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888080808080808"
    )
        port map (
      I0 => \up_rdata[20]_i_5_n_0\,
      I1 => \^up_rdata_reg[2]\(1),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => \^up_rdata_reg[2]\(3),
      I4 => \^up_rdata_reg[2]\(2),
      I5 => up_data_cntrl(149),
      O => \up_rdata[20]_i_3_n_0\
    );
\up_rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFAAAAAAAA"
    )
        port map (
      I0 => \up_rdata[15]_i_4_n_0\,
      I1 => up_data_cntrl(42),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => up_data_cntrl(19),
      I4 => \^up_rdata_reg[2]\(1),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata[20]_i_4_n_0\
    );
\up_rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFAEEAAAAFA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(63),
      I2 => \up_scratch_reg[31]\(20),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(3),
      I5 => up_data_cntrl(105),
      O => \up_rdata[20]_i_5_n_0\
    );
\up_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8AAAA00A800A8"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[21]_i_2_n_0\,
      I2 => \up_rdata[21]_i_3_n_0\,
      I3 => \up_rdata[21]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(21),
      O => \up_rdata_reg[31]\(21)
    );
\up_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABABAAAAAA"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \^up_rdata_reg[2]\(0),
      I2 => \up_rdata[23]_i_6_n_0\,
      I3 => up_data_cntrl(84),
      I4 => \^up_rdata_reg[2]\(2),
      I5 => up_data_cntrl(128),
      O => \up_rdata[21]_i_2_n_0\
    );
\up_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888080808080808"
    )
        port map (
      I0 => \up_rdata[21]_i_5_n_0\,
      I1 => \^up_rdata_reg[2]\(1),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => \^up_rdata_reg[2]\(3),
      I4 => \^up_rdata_reg[2]\(2),
      I5 => up_data_cntrl(150),
      O => \up_rdata[21]_i_3_n_0\
    );
\up_rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFAAAAAAAA"
    )
        port map (
      I0 => \up_rdata[15]_i_4_n_0\,
      I1 => up_data_cntrl(43),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => up_data_cntrl(20),
      I4 => \^up_rdata_reg[2]\(1),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata[21]_i_4_n_0\
    );
\up_rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFAEEAAAAFA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(64),
      I2 => \up_scratch_reg[31]\(21),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(3),
      I5 => up_data_cntrl(106),
      O => \up_rdata[21]_i_5_n_0\
    );
\up_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8AAAA00A800A8"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[22]_i_2_n_0\,
      I2 => \up_rdata[22]_i_3_n_0\,
      I3 => \up_rdata[22]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(22),
      O => \up_rdata_reg[31]\(22)
    );
\up_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABABAAAAAA"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \^up_rdata_reg[2]\(0),
      I2 => \up_rdata[23]_i_6_n_0\,
      I3 => up_data_cntrl(85),
      I4 => \^up_rdata_reg[2]\(2),
      I5 => up_data_cntrl(129),
      O => \up_rdata[22]_i_2_n_0\
    );
\up_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888080808080808"
    )
        port map (
      I0 => \up_rdata[22]_i_5_n_0\,
      I1 => \^up_rdata_reg[2]\(1),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => \^up_rdata_reg[2]\(3),
      I4 => \^up_rdata_reg[2]\(2),
      I5 => up_data_cntrl(151),
      O => \up_rdata[22]_i_3_n_0\
    );
\up_rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFAAAAAAAA"
    )
        port map (
      I0 => \up_rdata[15]_i_4_n_0\,
      I1 => up_data_cntrl(44),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => up_data_cntrl(21),
      I4 => \^up_rdata_reg[2]\(1),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata[22]_i_4_n_0\
    );
\up_rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFAEEAAAAFA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(65),
      I2 => \up_scratch_reg[31]\(22),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(3),
      I5 => up_data_cntrl(107),
      O => \up_rdata[22]_i_5_n_0\
    );
\up_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8AAAA00A800A8"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[23]_i_2_n_0\,
      I2 => \up_rdata[23]_i_3_n_0\,
      I3 => \up_rdata[23]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(23),
      O => \up_rdata_reg[31]\(23)
    );
\up_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABABAAAAAA"
    )
        port map (
      I0 => \up_rdata[23]_i_5_n_0\,
      I1 => \^up_rdata_reg[2]\(0),
      I2 => \up_rdata[23]_i_6_n_0\,
      I3 => up_data_cntrl(86),
      I4 => \^up_rdata_reg[2]\(2),
      I5 => up_data_cntrl(130),
      O => \up_rdata[23]_i_2_n_0\
    );
\up_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888080808080808"
    )
        port map (
      I0 => \up_rdata[23]_i_7_n_0\,
      I1 => \^up_rdata_reg[2]\(1),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => \^up_rdata_reg[2]\(3),
      I4 => \^up_rdata_reg[2]\(2),
      I5 => up_data_cntrl(152),
      O => \up_rdata[23]_i_3_n_0\
    );
\up_rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1DFF0000"
    )
        port map (
      I0 => up_data_cntrl(45),
      I1 => \^up_rdata_reg[2]\(0),
      I2 => up_data_cntrl(22),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => \up_rdata[23]_i_5_n_0\,
      I5 => \up_rdata[15]_i_4_n_0\,
      O => \up_rdata[23]_i_4_n_0\
    );
\up_rdata[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \up_raddr_int_reg_n_0_[3]\,
      I1 => \^up_rdata_reg[2]\(3),
      O => \up_rdata[23]_i_5_n_0\
    );
\up_rdata[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(1),
      I1 => \^up_rdata_reg[2]\(3),
      O => \up_rdata[23]_i_6_n_0\
    );
\up_rdata[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFAEEAAAAFA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(66),
      I2 => \up_scratch_reg[31]\(23),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(3),
      I5 => up_data_cntrl(108),
      O => \up_rdata[23]_i_7_n_0\
    );
\up_rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[30]_i_2_n_0\,
      I2 => \up_rdata[24]_i_2_n_0\,
      I3 => \up_rdata[31]_i_2_n_0\,
      I4 => up_d_count(24),
      O => \up_rdata_reg[31]\(24)
    );
\up_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005F7FFF7F"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => up_data_cntrl(109),
      I2 => \^up_rdata_reg[2]\(1),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => up_data_cntrl(67),
      I5 => \up_vf_active_reg[8]\,
      O => \up_rdata[24]_i_2_n_0\
    );
\up_rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[30]_i_2_n_0\,
      I2 => \up_rdata[25]_i_2_n_0\,
      I3 => \up_rdata[31]_i_2_n_0\,
      I4 => up_d_count(25),
      O => \up_rdata_reg[31]\(25)
    );
\up_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005F7FFF7F"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => up_data_cntrl(110),
      I2 => \^up_rdata_reg[2]\(1),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => up_data_cntrl(68),
      I5 => \up_scratch_reg[25]\,
      O => \up_rdata[25]_i_2_n_0\
    );
\up_rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[30]_i_2_n_0\,
      I2 => \up_rdata[26]_i_2_n_0\,
      I3 => \up_rdata[31]_i_2_n_0\,
      I4 => up_d_count(26),
      O => \up_rdata_reg[31]\(26)
    );
\up_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005F7FFF7F"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => up_data_cntrl(111),
      I2 => \^up_rdata_reg[2]\(1),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => up_data_cntrl(69),
      I5 => \up_vf_active_reg[10]\,
      O => \up_rdata[26]_i_2_n_0\
    );
\up_rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[30]_i_2_n_0\,
      I2 => \up_rdata[27]_i_2_n_0\,
      I3 => \up_rdata[31]_i_2_n_0\,
      I4 => up_d_count(27),
      O => \up_rdata_reg[31]\(27)
    );
\up_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005F7FFF7F"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => up_data_cntrl(112),
      I2 => \^up_rdata_reg[2]\(1),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => up_data_cntrl(70),
      I5 => \up_vf_active_reg[11]\,
      O => \up_rdata[27]_i_2_n_0\
    );
\up_rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[30]_i_2_n_0\,
      I2 => \up_rdata[28]_i_2_n_0\,
      I3 => \up_rdata[31]_i_2_n_0\,
      I4 => up_d_count(28),
      O => \up_rdata_reg[31]\(28)
    );
\up_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005F7FFF7F"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => up_data_cntrl(113),
      I2 => \^up_rdata_reg[2]\(1),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => up_data_cntrl(71),
      I5 => \up_vf_active_reg[12]\,
      O => \up_rdata[28]_i_2_n_0\
    );
\up_rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[30]_i_2_n_0\,
      I2 => \up_rdata[29]_i_2_n_0\,
      I3 => \up_rdata[31]_i_2_n_0\,
      I4 => up_d_count(29),
      O => \up_rdata_reg[31]\(29)
    );
\up_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005F7FFF7F"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => up_data_cntrl(114),
      I2 => \^up_rdata_reg[2]\(1),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => up_data_cntrl(72),
      I5 => \up_vf_active_reg[13]\,
      O => \up_rdata[29]_i_2_n_0\
    );
\up_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2AAAA00A200A2"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \^up_rdata_reg[2]\(3),
      I2 => \up_raddr_int_reg[4]_0\,
      I3 => \up_rdata[2]_i_3_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(2),
      O => \up_rdata_reg[31]\(2)
    );
\up_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4500"
    )
        port map (
      I0 => \up_rdata[0]_i_3_n_0\,
      I1 => \up_rdata[2]_i_6_n_0\,
      I2 => \up_scratch_reg[31]\(2),
      I3 => \up_rdata[2]_i_7_n_0\,
      I4 => \up_rdata[2]_i_8_n_0\,
      I5 => \up_rdata[15]_i_4_n_0\,
      O => \up_rdata[2]_i_3_n_0\
    );
\up_rdata[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(1),
      I1 => \^up_rdata_reg[2]\(2),
      I2 => \^up_rdata_reg[2]\(0),
      O => \up_rdata[2]_i_6_n_0\
    );
\up_rdata[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F7FFF7F"
    )
        port map (
      I0 => up_data_cntrl(155),
      I1 => \^up_rdata_reg[2]\(0),
      I2 => \^up_rdata_reg[2]\(2),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => up_data_cntrl(133),
      O => \up_rdata[2]_i_7_n_0\
    );
\up_rdata[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444040404444444"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => \up_raddr_int_reg_n_0_[3]\,
      I2 => \^up_rdata_reg[2]\(1),
      I3 => up_data_cntrl(1),
      I4 => \^up_rdata_reg[2]\(0),
      I5 => up_data_cntrl(24),
      O => \up_rdata[2]_i_8_n_0\
    );
\up_rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[30]_i_2_n_0\,
      I2 => \up_rdata[30]_i_3_n_0\,
      I3 => \up_rdata[31]_i_2_n_0\,
      I4 => up_d_count(30),
      O => \up_rdata_reg[31]\(30)
    );
\up_rdata[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000D"
    )
        port map (
      I0 => \up_raddr_int_reg_n_0_[2]\,
      I1 => \up_raddr_int_reg_n_0_[5]\,
      I2 => \up_raddr_int_reg_n_0_[6]\,
      I3 => \up_raddr_int_reg_n_0_[3]\,
      I4 => \^up_rdata_reg[2]\(0),
      O => \up_rdata[30]_i_2_n_0\
    );
\up_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005F7FFF7F"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => up_data_cntrl(115),
      I2 => \^up_rdata_reg[2]\(1),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => up_data_cntrl(73),
      I5 => \up_vf_active_reg[14]\,
      O => \up_rdata[30]_i_3_n_0\
    );
\up_rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F20000"
    )
        port map (
      I0 => up_d_count(31),
      I1 => \up_rdata[31]_i_2_n_0\,
      I2 => \up_rdata[31]_i_3_n_0\,
      I3 => \up_rdata[31]_i_4_n_0\,
      I4 => \up_rdata[31]_i_5_n_0\,
      O => \up_rdata_reg[31]\(31)
    );
\up_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => \^up_rdata_reg[2]\(1),
      I2 => \up_rdata[31]_i_6_n_0\,
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \up_raddr_int_reg_n_0_[3]\,
      I5 => \^up_rdata_reg[2]\(3),
      O => \up_rdata[31]_i_2_n_0\
    );
\up_rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF8FFFFF"
    )
        port map (
      I0 => up_data_cntrl(74),
      I1 => \^up_rdata_reg[2]\(2),
      I2 => \^up_rdata_reg[2]\(1),
      I3 => up_data_cntrl(116),
      I4 => \^up_rdata_reg[2]\(3),
      O => \up_rdata[31]_i_3_n_0\
    );
\up_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00DFFFFF"
    )
        port map (
      I0 => \up_scratch_reg[31]\(24),
      I1 => \^up_rdata_reg[2]\(2),
      I2 => \^up_rdata_reg[2]\(1),
      I3 => \^up_rdata_reg[2]\(3),
      I4 => \up_rdata[30]_i_2_n_0\,
      I5 => \up_rdata[31]_i_7_n_0\,
      O => \up_rdata[31]_i_4_n_0\
    );
\up_rdata[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => up_raddr_s(13),
      I1 => \up_rreq_s__0\,
      I2 => up_raddr_s(12),
      I3 => \up_rdata[31]_i_8_n_0\,
      O => \up_rdata[31]_i_5_n_0\
    );
\up_rdata[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \up_raddr_int_reg_n_0_[6]\,
      I1 => \up_raddr_int_reg_n_0_[5]\,
      I2 => \up_raddr_int_reg_n_0_[2]\,
      O => \up_rdata[31]_i_6_n_0\
    );
\up_rdata[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00022202"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => \^up_rdata_reg[2]\(1),
      I2 => up_data_cntrl(131),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => up_data_cntrl(87),
      O => \up_rdata[31]_i_7_n_0\
    );
\up_rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \up_raddr_int_reg_n_0_[6]\,
      I1 => \up_raddr_int_reg_n_0_[11]\,
      I2 => \up_raddr_int_reg_n_0_[9]\,
      I3 => \up_raddr_int_reg_n_0_[10]\,
      I4 => \up_raddr_int_reg_n_0_[5]\,
      I5 => \up_raddr_int_reg_n_0_[7]\,
      O => \up_rdata[31]_i_8_n_0\
    );
\up_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AAAA00080008"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[3]_i_2_n_0\,
      I2 => \up_rdata[3]_i_3_n_0\,
      I3 => \up_rdata[15]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(3),
      O => \up_rdata_reg[31]\(3)
    );
\up_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4FFF444444F4"
    )
        port map (
      I0 => \up_rdata[3]_i_4_n_0\,
      I1 => \up_rdata[3]_i_5_n_0\,
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => \up_hs_width_reg[3]\,
      I5 => \up_raddr_int_reg_n_0_[3]\,
      O => \up_rdata[3]_i_2_n_0\
    );
\up_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444040404444444"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => \up_raddr_int_reg_n_0_[3]\,
      I2 => \^up_rdata_reg[2]\(1),
      I3 => up_data_cntrl(2),
      I4 => \^up_rdata_reg[2]\(0),
      I5 => up_data_cntrl(25),
      O => \up_rdata[3]_i_3_n_0\
    );
\up_rdata[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700FFFF"
    )
        port map (
      I0 => up_data_cntrl(134),
      I1 => \^up_rdata_reg[2]\(2),
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(0),
      I4 => \^up_rdata_reg[2]\(1),
      O => \up_rdata[3]_i_4_n_0\
    );
\up_rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAFAEAAFEAAA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(48),
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \up_scratch_reg[31]\(3),
      I5 => up_data_cntrl(90),
      O => \up_rdata[3]_i_5_n_0\
    );
\up_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AAAA00080008"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[4]_i_2_n_0\,
      I2 => \up_rdata[4]_i_3_n_0\,
      I3 => \up_rdata[15]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(4),
      O => \up_rdata_reg[31]\(4)
    );
\up_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4FFF444444F4"
    )
        port map (
      I0 => \up_rdata[4]_i_4_n_0\,
      I1 => \up_rdata[4]_i_5_n_0\,
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => \up_hs_width_reg[4]\,
      I5 => \up_raddr_int_reg_n_0_[3]\,
      O => \up_rdata[4]_i_2_n_0\
    );
\up_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444040404444444"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => \up_raddr_int_reg_n_0_[3]\,
      I2 => \^up_rdata_reg[2]\(1),
      I3 => up_data_cntrl(3),
      I4 => \^up_rdata_reg[2]\(0),
      I5 => up_data_cntrl(26),
      O => \up_rdata[4]_i_3_n_0\
    );
\up_rdata[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700FFFF"
    )
        port map (
      I0 => up_data_cntrl(135),
      I1 => \^up_rdata_reg[2]\(2),
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(0),
      I4 => \^up_rdata_reg[2]\(1),
      O => \up_rdata[4]_i_4_n_0\
    );
\up_rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFAEEAAAAFA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(49),
      I2 => \up_scratch_reg[31]\(4),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(3),
      I5 => up_data_cntrl(91),
      O => \up_rdata[4]_i_5_n_0\
    );
\up_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8AAAA00A800A8"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[5]_i_2_n_0\,
      I2 => \up_raddr_int_reg[0]_0\,
      I3 => \up_rdata[5]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(5),
      O => \up_rdata_reg[31]\(5)
    );
\up_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000000EFAAEFAA"
    )
        port map (
      I0 => \up_raddr_int_reg_n_0_[3]\,
      I1 => \up_scratch_reg[31]\(5),
      I2 => \^up_rdata_reg[2]\(1),
      I3 => \up_rdata[6]_i_5_n_0\,
      I4 => up_data_cntrl(121),
      I5 => \^up_rdata_reg[2]\(3),
      O => \up_rdata[5]_i_2_n_0\
    );
\up_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFAAAAAAAA"
    )
        port map (
      I0 => \up_rdata[15]_i_4_n_0\,
      I1 => up_data_cntrl(27),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => up_data_cntrl(4),
      I4 => \^up_rdata_reg[2]\(1),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata[5]_i_4_n_0\
    );
\up_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8AAAA00A800A8"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[6]_i_2_n_0\,
      I2 => \up_raddr_int_reg[0]_1\,
      I3 => \up_rdata[6]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(6),
      O => \up_rdata_reg[31]\(6)
    );
\up_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000000EFAAEFAA"
    )
        port map (
      I0 => \up_raddr_int_reg_n_0_[3]\,
      I1 => \up_scratch_reg[31]\(6),
      I2 => \^up_rdata_reg[2]\(1),
      I3 => \up_rdata[6]_i_5_n_0\,
      I4 => up_data_cntrl(122),
      I5 => \^up_rdata_reg[2]\(3),
      O => \up_rdata[6]_i_2_n_0\
    );
\up_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFAAAAAAAA"
    )
        port map (
      I0 => \up_rdata[15]_i_4_n_0\,
      I1 => up_data_cntrl(28),
      I2 => \^up_rdata_reg[2]\(0),
      I3 => up_data_cntrl(5),
      I4 => \^up_rdata_reg[2]\(1),
      I5 => \up_rdata[23]_i_5_n_0\,
      O => \up_rdata[6]_i_4_n_0\
    );
\up_rdata[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => \^up_rdata_reg[2]\(2),
      O => \up_rdata[6]_i_5_n_0\
    );
\up_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AAAA00080008"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[7]_i_2_n_0\,
      I2 => \up_rdata[7]_i_3_n_0\,
      I3 => \up_rdata[15]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(7),
      O => \up_rdata_reg[31]\(7)
    );
\up_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4FFF444444F4"
    )
        port map (
      I0 => \up_rdata[7]_i_4_n_0\,
      I1 => \up_rdata[7]_i_5_n_0\,
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => \up_hs_width_reg[7]\,
      I5 => \up_raddr_int_reg_n_0_[3]\,
      O => \up_rdata[7]_i_2_n_0\
    );
\up_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444040404444444"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => \up_raddr_int_reg_n_0_[3]\,
      I2 => \^up_rdata_reg[2]\(1),
      I3 => up_data_cntrl(6),
      I4 => \^up_rdata_reg[2]\(0),
      I5 => up_data_cntrl(29),
      O => \up_rdata[7]_i_3_n_0\
    );
\up_rdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700FFFF"
    )
        port map (
      I0 => up_data_cntrl(136),
      I1 => \^up_rdata_reg[2]\(2),
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(0),
      I4 => \^up_rdata_reg[2]\(1),
      O => \up_rdata[7]_i_4_n_0\
    );
\up_rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFAEEAAAAFA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(50),
      I2 => \up_scratch_reg[31]\(7),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(3),
      I5 => up_data_cntrl(92),
      O => \up_rdata[7]_i_5_n_0\
    );
\up_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AAAA00080008"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[8]_i_2_n_0\,
      I2 => \up_rdata[8]_i_3_n_0\,
      I3 => \up_rdata[15]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(8),
      O => \up_rdata_reg[31]\(8)
    );
\up_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4FFF444444F4"
    )
        port map (
      I0 => \up_rdata[8]_i_4_n_0\,
      I1 => \up_rdata[8]_i_5_n_0\,
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => \up_hs_width_reg[8]\,
      I5 => \up_raddr_int_reg_n_0_[3]\,
      O => \up_rdata[8]_i_2_n_0\
    );
\up_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444040404444444"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => \up_raddr_int_reg_n_0_[3]\,
      I2 => \^up_rdata_reg[2]\(1),
      I3 => up_data_cntrl(7),
      I4 => \^up_rdata_reg[2]\(0),
      I5 => up_data_cntrl(30),
      O => \up_rdata[8]_i_3_n_0\
    );
\up_rdata[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700FFFF"
    )
        port map (
      I0 => up_data_cntrl(137),
      I1 => \^up_rdata_reg[2]\(2),
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(0),
      I4 => \^up_rdata_reg[2]\(1),
      O => \up_rdata[8]_i_4_n_0\
    );
\up_rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFAEEAAAAFA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(51),
      I2 => \up_scratch_reg[31]\(8),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(3),
      I5 => up_data_cntrl(93),
      O => \up_rdata[8]_i_5_n_0\
    );
\up_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AAAA00080008"
    )
        port map (
      I0 => \up_rdata[31]_i_5_n_0\,
      I1 => \up_rdata[9]_i_2_n_0\,
      I2 => \up_rdata[9]_i_3_n_0\,
      I3 => \up_rdata[15]_i_4_n_0\,
      I4 => \up_rdata[31]_i_2_n_0\,
      I5 => up_d_count(9),
      O => \up_rdata_reg[31]\(9)
    );
\up_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4FFF444444F4"
    )
        port map (
      I0 => \up_rdata[9]_i_4_n_0\,
      I1 => \up_rdata[9]_i_5_n_0\,
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(1),
      I4 => \up_hs_width_reg[9]\,
      I5 => \up_raddr_int_reg_n_0_[3]\,
      O => \up_rdata[9]_i_2_n_0\
    );
\up_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444040404444444"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(3),
      I1 => \up_raddr_int_reg_n_0_[3]\,
      I2 => \^up_rdata_reg[2]\(1),
      I3 => up_data_cntrl(8),
      I4 => \^up_rdata_reg[2]\(0),
      I5 => up_data_cntrl(31),
      O => \up_rdata[9]_i_3_n_0\
    );
\up_rdata[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700FFFF"
    )
        port map (
      I0 => up_data_cntrl(138),
      I1 => \^up_rdata_reg[2]\(2),
      I2 => \^up_rdata_reg[2]\(3),
      I3 => \^up_rdata_reg[2]\(0),
      I4 => \^up_rdata_reg[2]\(1),
      O => \up_rdata[9]_i_4_n_0\
    );
\up_rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFAAFAEEAAAAFA"
    )
        port map (
      I0 => \^up_rdata_reg[2]\(0),
      I1 => up_data_cntrl(52),
      I2 => \up_scratch_reg[31]\(9),
      I3 => \^up_rdata_reg[2]\(2),
      I4 => \^up_rdata_reg[2]\(3),
      I5 => up_data_cntrl(94),
      O => \up_rdata[9]_i_5_n_0\
    );
\up_rdata_d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(0),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[0]_i_1_n_0\
    );
\up_rdata_d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(10),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[10]_i_1_n_0\
    );
\up_rdata_d[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(11),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[11]_i_1_n_0\
    );
\up_rdata_d[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(12),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[12]_i_1_n_0\
    );
\up_rdata_d[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(14),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[14]_i_1_n_0\
    );
\up_rdata_d[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(15),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[15]_i_1_n_0\
    );
\up_rdata_d[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(16),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[16]_i_1_n_0\
    );
\up_rdata_d[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(18),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[18]_i_1_n_0\
    );
\up_rdata_d[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(19),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[19]_i_1_n_0\
    );
\up_rdata_d[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(21),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[21]_i_1_n_0\
    );
\up_rdata_d[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(23),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[23]_i_1_n_0\
    );
\up_rdata_d[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(25),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[25]_i_1_n_0\
    );
\up_rdata_d[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(26),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[26]_i_1_n_0\
    );
\up_rdata_d[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(27),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[27]_i_1_n_0\
    );
\up_rdata_d[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(28),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[28]_i_1_n_0\
    );
\up_rdata_d[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[2]\,
      I1 => \up_rcount_reg_n_0_[0]\,
      I2 => \up_rcount_reg_n_0_[1]\,
      I3 => \up_rcount_reg_n_0_[3]\,
      I4 => p_0_in6_in,
      I5 => s_axi_aresetn,
      O => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(2),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[2]_i_1_n_0\
    );
\up_rdata_d[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(30),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[30]_i_1_n_0\
    );
\up_rdata_d[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(31),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(3),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[3]_i_1_n_0\
    );
\up_rdata_d[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(5),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[5]_i_1_n_0\
    );
\up_rdata_d[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(7),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[7]_i_1_n_0\
    );
\up_rdata_d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_rdata_reg[31]_0\(9),
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => p_0_in6_in,
      O => \up_rdata_d[9]_i_1_n_0\
    );
\up_rdata_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[0]_i_1_n_0\,
      Q => up_rdata_d(0),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[10]_i_1_n_0\,
      Q => up_rdata_d(10),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[11]_i_1_n_0\,
      Q => up_rdata_d(11),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[12]_i_1_n_0\,
      Q => up_rdata_d(12),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_reg[31]_0\(13),
      Q => up_rdata_d(13),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[14]_i_1_n_0\,
      Q => up_rdata_d(14),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[15]_i_1_n_0\,
      Q => up_rdata_d(15),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[16]_i_1_n_0\,
      Q => up_rdata_d(16),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_reg[31]_0\(17),
      Q => up_rdata_d(17),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[18]_i_1_n_0\,
      Q => up_rdata_d(18),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[19]_i_1_n_0\,
      Q => up_rdata_d(19),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_reg[31]_0\(1),
      Q => up_rdata_d(1),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_reg[31]_0\(20),
      Q => up_rdata_d(20),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[21]_i_1_n_0\,
      Q => up_rdata_d(21),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_reg[31]_0\(22),
      Q => up_rdata_d(22),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[23]_i_1_n_0\,
      Q => up_rdata_d(23),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_reg[31]_0\(24),
      Q => up_rdata_d(24),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[25]_i_1_n_0\,
      Q => up_rdata_d(25),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[26]_i_1_n_0\,
      Q => up_rdata_d(26),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[27]_i_1_n_0\,
      Q => up_rdata_d(27),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[28]_i_1_n_0\,
      Q => up_rdata_d(28),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_reg[31]_0\(29),
      Q => up_rdata_d(29),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[2]_i_1_n_0\,
      Q => up_rdata_d(2),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[30]_i_1_n_0\,
      Q => up_rdata_d(30),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[31]_i_1_n_0\,
      Q => up_rdata_d(31),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[3]_i_1_n_0\,
      Q => up_rdata_d(3),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_reg[31]_0\(4),
      Q => up_rdata_d(4),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[5]_i_1_n_0\,
      Q => up_rdata_d(5),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_reg[31]_0\(6),
      Q => up_rdata_d(6),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[7]_i_1_n_0\,
      Q => up_rdata_d(7),
      R => s_axi_aresetn_0
    );
\up_rdata_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_reg[31]_0\(8),
      Q => up_rdata_d(8),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[9]_i_1_n_0\,
      Q => up_rdata_d(9),
      R => s_axi_aresetn_0
    );
up_resetn_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \^up_ve_max_reg[15]\(0),
      I1 => \up_vf_width[15]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \^up_resetn_reg\,
      I4 => \^q\(1),
      I5 => up_resetn,
      O => up_resetn_reg_0
    );
up_rreq_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => up_rsel_reg_n_0,
      I1 => s_axi_arvalid,
      I2 => s_axi_aresetn,
      O => up_rreq_int_i_1_n_0
    );
up_rreq_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq_int_i_1_n_0,
      Q => \up_rreq_s__0\,
      R => '0'
    );
up_rsel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FAA"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_rready,
      I2 => \^s_axi_rvalid\,
      I3 => up_rsel_reg_n_0,
      O => up_rsel_i_1_n_0
    );
up_rsel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rsel_i_1_n_0,
      Q => up_rsel_reg_n_0,
      R => s_axi_aresetn_0
    );
\up_scratch[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => \up_scratch[31]_i_2_n_0\,
      I2 => \up_scratch[31]_i_3_n_0\,
      I3 => up_waddr_s(2),
      I4 => up_waddr_s(3),
      I5 => up_waddr_s(4),
      O => E(0)
    );
\up_scratch[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => up_waddr_s(12),
      I1 => \up_wreq_s__0\,
      I2 => up_waddr_s(13),
      I3 => up_waddr_s(11),
      I4 => up_waddr_s(10),
      I5 => up_waddr_s(9),
      O => \up_scratch[31]_i_2_n_0\
    );
\up_scratch[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => up_waddr_s(5),
      I2 => up_waddr_s(7),
      I3 => up_waddr_s(6),
      I4 => \^q\(0),
      O => \up_scratch[31]_i_3_n_0\
    );
\up_srcsel[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \up_scratch[31]_i_2_n_0\,
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(4),
      I3 => up_waddr_s(2),
      I4 => up_waddr_s(3),
      O => \^up_const_rgb_reg[23]_0\
    );
\up_srcsel[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => up_waddr_s(5),
      I1 => up_waddr_s(7),
      I2 => up_waddr_s(6),
      O => \^up_resetn_reg\
    );
up_ss_bypass_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^up_ve_max_reg[15]\(2),
      I1 => up_csc_bypass_i_2_n_0,
      I2 => \^up_resetn_reg\,
      I3 => \^q\(0),
      I4 => up_csc_bypass_i_3_n_0,
      I5 => up_data_cntrl(155),
      O => up_ss_bypass_reg
    );
up_vdma_ovf_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFCC"
    )
        port map (
      I0 => \^up_ve_max_reg[15]\(1),
      I1 => \up_data_status_int_reg[2]\(2),
      I2 => up_vdma_unf_i_2_n_0,
      I3 => p_10_in(1),
      O => up_vdma_ovf_reg
    );
up_vdma_tpm_oos_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFCCCC"
    )
        port map (
      I0 => \^up_ve_max_reg[15]\(0),
      I1 => \up_data_status_int_reg[2]\(0),
      I2 => \up_clip_min[23]_i_2_n_0\,
      I3 => \up_hs_width[15]_i_2_n_0\,
      I4 => p_9_in(0),
      O => up_vdma_tpm_oos_reg
    );
up_vdma_unf_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFCC"
    )
        port map (
      I0 => \^up_ve_max_reg[15]\(0),
      I1 => \up_data_status_int_reg[2]\(1),
      I2 => up_vdma_unf_i_2_n_0,
      I3 => p_10_in(0),
      O => up_vdma_unf_reg
    );
up_vdma_unf_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \up_scratch[31]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \up_hs_width[15]_i_2_n_0\,
      I3 => \^q\(0),
      I4 => up_vdma_unf_i_3_n_0,
      O => up_vdma_unf_i_2_n_0
    );
up_vdma_unf_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(4),
      O => up_vdma_unf_i_3_n_0
    );
\up_ve_min[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^up_const_rgb_reg[23]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => up_waddr_s(6),
      I4 => up_waddr_s(7),
      I5 => up_waddr_s(5),
      O => \up_ve_min_reg[15]\(0)
    );
\up_vf_width[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \up_vf_width[15]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => up_waddr_s(6),
      I4 => up_waddr_s(7),
      I5 => up_waddr_s(5),
      O => \up_vf_width_reg[15]\(0)
    );
\up_vf_width[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \up_scratch[31]_i_2_n_0\,
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(4),
      I4 => up_waddr_s(1),
      O => \up_vf_width[15]_i_2_n_0\
    );
\up_vs_width[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \up_hs_width[15]_i_2_n_0\,
      I1 => up_waddr_s(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \up_hs_width[15]_i_3_n_0\,
      I5 => \up_scratch[31]_i_2_n_0\,
      O => \up_vs_width_reg[15]\(0)
    );
up_wack_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \up_wcount_reg_n_0_[3]\,
      I2 => \up_wcount_reg_n_0_[2]\,
      I3 => \up_wcount_reg_n_0_[0]\,
      I4 => \up_wcount_reg_n_0_[1]\,
      I5 => up_wack_s,
      O => up_wack_s_0
    );
up_wack_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack_s_0,
      Q => up_wack_d,
      R => s_axi_aresetn_0
    );
up_wack_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_waddr_s(12),
      I1 => \up_wreq_s__0\,
      I2 => up_waddr_s(13),
      O => up_wreq_s
    );
\up_waddr_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(0),
      Q => \^q\(0),
      R => s_axi_aresetn_0
    );
\up_waddr_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(10),
      Q => up_waddr_s(10),
      R => s_axi_aresetn_0
    );
\up_waddr_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(11),
      Q => up_waddr_s(11),
      R => s_axi_aresetn_0
    );
\up_waddr_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(12),
      Q => up_waddr_s(12),
      R => s_axi_aresetn_0
    );
\up_waddr_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(13),
      Q => up_waddr_s(13),
      R => s_axi_aresetn_0
    );
\up_waddr_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(1),
      Q => up_waddr_s(1),
      R => s_axi_aresetn_0
    );
\up_waddr_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(2),
      Q => up_waddr_s(2),
      R => s_axi_aresetn_0
    );
\up_waddr_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(3),
      Q => up_waddr_s(3),
      R => s_axi_aresetn_0
    );
\up_waddr_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(4),
      Q => up_waddr_s(4),
      R => s_axi_aresetn_0
    );
\up_waddr_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(5),
      Q => up_waddr_s(5),
      R => s_axi_aresetn_0
    );
\up_waddr_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(6),
      Q => up_waddr_s(6),
      R => s_axi_aresetn_0
    );
\up_waddr_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(7),
      Q => up_waddr_s(7),
      R => s_axi_aresetn_0
    );
\up_waddr_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(8),
      Q => \^q\(1),
      R => s_axi_aresetn_0
    );
\up_waddr_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(9),
      Q => up_waddr_s(9),
      R => s_axi_aresetn_0
    );
\up_wcount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_wack_s,
      I1 => p_0_in7_in,
      I2 => \up_wcount_reg_n_0_[0]\,
      O => \up_wcount[0]_i_1_n_0\
    );
\up_wcount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => up_wack_s,
      I1 => \up_wcount_reg_n_0_[0]\,
      I2 => \up_wcount_reg_n_0_[1]\,
      I3 => p_0_in7_in,
      O => \up_wcount[1]_i_1_n_0\
    );
\up_wcount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15400000"
    )
        port map (
      I0 => up_wack_s,
      I1 => \up_wcount_reg_n_0_[1]\,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[2]\,
      I4 => p_0_in7_in,
      O => \up_wcount[2]_i_1_n_0\
    );
\up_wcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444440000000"
    )
        port map (
      I0 => up_wack_s,
      I1 => p_0_in7_in,
      I2 => \up_wcount_reg_n_0_[2]\,
      I3 => \up_wcount_reg_n_0_[0]\,
      I4 => \up_wcount_reg_n_0_[1]\,
      I5 => \up_wcount_reg_n_0_[3]\,
      O => \up_wcount[3]_i_1_n_0\
    );
\up_wcount[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \up_wreq_s__0\,
      O => \up_wcount[4]_i_1_n_0\
    );
\up_wcount[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => up_wack_s,
      I1 => \up_wcount_reg_n_0_[1]\,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[2]\,
      I4 => \up_wcount_reg_n_0_[3]\,
      I5 => p_0_in7_in,
      O => \up_wcount[4]_i_2_n_0\
    );
\up_wcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => \up_wcount[0]_i_1_n_0\,
      Q => \up_wcount_reg_n_0_[0]\,
      R => s_axi_aresetn_0
    );
\up_wcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => \up_wcount[1]_i_1_n_0\,
      Q => \up_wcount_reg_n_0_[1]\,
      R => s_axi_aresetn_0
    );
\up_wcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => \up_wcount[2]_i_1_n_0\,
      Q => \up_wcount_reg_n_0_[2]\,
      R => s_axi_aresetn_0
    );
\up_wcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => \up_wcount[3]_i_1_n_0\,
      Q => \up_wcount_reg_n_0_[3]\,
      R => s_axi_aresetn_0
    );
\up_wcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => \up_wcount[4]_i_2_n_0\,
      Q => p_0_in7_in,
      R => s_axi_aresetn_0
    );
\up_wdata_int[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_wsel_reg_n_0,
      O => p_5_in
    );
\up_wdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(0),
      Q => \^up_ve_max_reg[15]\(0),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(10),
      Q => \^up_ve_max_reg[15]\(10),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(11),
      Q => \^up_ve_max_reg[15]\(11),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(12),
      Q => \^up_ve_max_reg[15]\(12),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(13),
      Q => \^up_ve_max_reg[15]\(13),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(14),
      Q => \^up_ve_max_reg[15]\(14),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(15),
      Q => \^up_ve_max_reg[15]\(15),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(16),
      Q => \^up_ve_max_reg[15]\(16),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(17),
      Q => \^up_ve_max_reg[15]\(17),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(18),
      Q => \^up_ve_max_reg[15]\(18),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(19),
      Q => \^up_ve_max_reg[15]\(19),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(1),
      Q => \^up_ve_max_reg[15]\(1),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(20),
      Q => \^up_ve_max_reg[15]\(20),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(21),
      Q => \^up_ve_max_reg[15]\(21),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(22),
      Q => \^up_ve_max_reg[15]\(22),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(23),
      Q => \^up_ve_max_reg[15]\(23),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(24),
      Q => \^up_ve_max_reg[15]\(24),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(25),
      Q => \^up_ve_max_reg[15]\(25),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(26),
      Q => \^up_ve_max_reg[15]\(26),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(27),
      Q => \^up_ve_max_reg[15]\(27),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(28),
      Q => \^up_ve_max_reg[15]\(28),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(29),
      Q => \^up_ve_max_reg[15]\(29),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(2),
      Q => \^up_ve_max_reg[15]\(2),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(30),
      Q => \^up_ve_max_reg[15]\(30),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(31),
      Q => \^up_ve_max_reg[15]\(31),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(3),
      Q => \^up_ve_max_reg[15]\(3),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(4),
      Q => \^up_ve_max_reg[15]\(4),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(5),
      Q => \^up_ve_max_reg[15]\(5),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(6),
      Q => \^up_ve_max_reg[15]\(6),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(7),
      Q => \^up_ve_max_reg[15]\(7),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(8),
      Q => \^up_ve_max_reg[15]\(8),
      R => s_axi_aresetn_0
    );
\up_wdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(9),
      Q => \^up_ve_max_reg[15]\(9),
      R => s_axi_aresetn_0
    );
up_wreq_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => up_wsel_reg_n_0,
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => s_axi_aresetn,
      O => up_wreq_int_i_1_n_0
    );
up_wreq_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wreq_int_i_1_n_0,
      Q => \up_wreq_s__0\,
      R => '0'
    );
up_wsel_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF8888"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => s_axi_bready,
      I3 => \^s_axi_bvalid\,
      I4 => up_wsel_reg_n_0,
      O => up_wsel_i_1_n_0
    );
up_wsel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wsel_i_1_n_0,
      Q => up_wsel_reg_n_0,
      R => s_axi_aresetn_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_up_clock_mon is
  port (
    up_rstn : in STD_LOGIC;
    up_clk : in STD_LOGIC;
    up_d_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    d_rst : in STD_LOGIC;
    d_clk : in STD_LOGIC
  );
  attribute TOTAL_WIDTH : integer;
  attribute TOTAL_WIDTH of system_axi_hdmi_core_0_up_clock_mon : entity is 32;
end system_axi_hdmi_core_0_up_clock_mon;

architecture STRUCTURE of system_axi_hdmi_core_0_up_clock_mon is
  signal \d_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[9]\ : STD_LOGIC;
  signal d_count_reset_s : STD_LOGIC;
  signal d_count_run_m1 : STD_LOGIC;
  signal d_count_run_m2 : STD_LOGIC;
  signal d_count_run_m3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal up_count0 : STD_LOGIC;
  signal \up_count[0]_i_3_n_0\ : STD_LOGIC;
  signal up_count_capture_s : STD_LOGIC;
  signal up_count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \up_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal up_count_run : STD_LOGIC;
  signal up_count_run_i_1_n_0 : STD_LOGIC;
  signal up_count_running_m1 : STD_LOGIC;
  signal up_count_running_m2 : STD_LOGIC;
  signal up_count_running_m3 : STD_LOGIC;
  signal \up_d_count[31]_i_1_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_3_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_4_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_5_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_6_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_7_n_0\ : STD_LOGIC;
  signal \NLW_d_count_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_count_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_up_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_count_run_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_count_run_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_count_run_m3_reg : label is std.standard.true;
  attribute ASYNC_REG of up_count_running_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_count_running_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_count_running_m3_reg : label is std.standard.true;
begin
\d_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => d_count_run_m2,
      I1 => d_count_run_m3,
      O => d_count_reset_s
    );
\d_count[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[0]\,
      O => \d_count[0]_i_3_n_0\
    );
\d_count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[3]\,
      O => \d_count[0]_i_4_n_0\
    );
\d_count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[2]\,
      O => \d_count[0]_i_5_n_0\
    );
\d_count[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[1]\,
      O => \d_count[0]_i_6_n_0\
    );
\d_count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \d_count_reg_n_0_[0]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[0]_i_7_n_0\
    );
\d_count[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[15]\,
      O => \d_count[12]_i_2_n_0\
    );
\d_count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[14]\,
      O => \d_count[12]_i_3_n_0\
    );
\d_count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[13]\,
      O => \d_count[12]_i_4_n_0\
    );
\d_count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[12]\,
      O => \d_count[12]_i_5_n_0\
    );
\d_count[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[19]\,
      O => \d_count[16]_i_2_n_0\
    );
\d_count[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[18]\,
      O => \d_count[16]_i_3_n_0\
    );
\d_count[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[17]\,
      O => \d_count[16]_i_4_n_0\
    );
\d_count[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[16]\,
      O => \d_count[16]_i_5_n_0\
    );
\d_count[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[23]\,
      O => \d_count[20]_i_2_n_0\
    );
\d_count[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[22]\,
      O => \d_count[20]_i_3_n_0\
    );
\d_count[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[21]\,
      O => \d_count[20]_i_4_n_0\
    );
\d_count[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[20]\,
      O => \d_count[20]_i_5_n_0\
    );
\d_count[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[27]\,
      O => \d_count[24]_i_2_n_0\
    );
\d_count[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[26]\,
      O => \d_count[24]_i_3_n_0\
    );
\d_count[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[25]\,
      O => \d_count[24]_i_4_n_0\
    );
\d_count[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[24]\,
      O => \d_count[24]_i_5_n_0\
    );
\d_count[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[31]\,
      O => \d_count[28]_i_2_n_0\
    );
\d_count[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[30]\,
      O => \d_count[28]_i_3_n_0\
    );
\d_count[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[29]\,
      O => \d_count[28]_i_4_n_0\
    );
\d_count[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[28]\,
      O => \d_count[28]_i_5_n_0\
    );
\d_count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[7]\,
      O => \d_count[4]_i_2_n_0\
    );
\d_count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[6]\,
      O => \d_count[4]_i_3_n_0\
    );
\d_count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[5]\,
      O => \d_count[4]_i_4_n_0\
    );
\d_count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[4]\,
      O => \d_count[4]_i_5_n_0\
    );
\d_count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[11]\,
      O => \d_count[8]_i_2_n_0\
    );
\d_count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[10]\,
      O => \d_count[8]_i_3_n_0\
    );
\d_count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[9]\,
      O => \d_count[8]_i_4_n_0\
    );
\d_count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[8]\,
      O => \d_count[8]_i_5_n_0\
    );
\d_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2_n_7\,
      Q => \d_count_reg_n_0_[0]\,
      R => d_count_reset_s
    );
\d_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_count_reg[0]_i_2_n_0\,
      CO(2) => \d_count_reg[0]_i_2_n_1\,
      CO(1) => \d_count_reg[0]_i_2_n_2\,
      CO(0) => \d_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \d_count[0]_i_3_n_0\,
      O(3) => \d_count_reg[0]_i_2_n_4\,
      O(2) => \d_count_reg[0]_i_2_n_5\,
      O(1) => \d_count_reg[0]_i_2_n_6\,
      O(0) => \d_count_reg[0]_i_2_n_7\,
      S(3) => \d_count[0]_i_4_n_0\,
      S(2) => \d_count[0]_i_5_n_0\,
      S(1) => \d_count[0]_i_6_n_0\,
      S(0) => \d_count[0]_i_7_n_0\
    );
\d_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1_n_5\,
      Q => \d_count_reg_n_0_[10]\,
      R => d_count_reset_s
    );
\d_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1_n_4\,
      Q => \d_count_reg_n_0_[11]\,
      R => d_count_reset_s
    );
\d_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1_n_7\,
      Q => \d_count_reg_n_0_[12]\,
      R => d_count_reset_s
    );
\d_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[8]_i_1_n_0\,
      CO(3) => \d_count_reg[12]_i_1_n_0\,
      CO(2) => \d_count_reg[12]_i_1_n_1\,
      CO(1) => \d_count_reg[12]_i_1_n_2\,
      CO(0) => \d_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[12]_i_1_n_4\,
      O(2) => \d_count_reg[12]_i_1_n_5\,
      O(1) => \d_count_reg[12]_i_1_n_6\,
      O(0) => \d_count_reg[12]_i_1_n_7\,
      S(3) => \d_count[12]_i_2_n_0\,
      S(2) => \d_count[12]_i_3_n_0\,
      S(1) => \d_count[12]_i_4_n_0\,
      S(0) => \d_count[12]_i_5_n_0\
    );
\d_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1_n_6\,
      Q => \d_count_reg_n_0_[13]\,
      R => d_count_reset_s
    );
\d_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1_n_5\,
      Q => \d_count_reg_n_0_[14]\,
      R => d_count_reset_s
    );
\d_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1_n_4\,
      Q => \d_count_reg_n_0_[15]\,
      R => d_count_reset_s
    );
\d_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1_n_7\,
      Q => \d_count_reg_n_0_[16]\,
      R => d_count_reset_s
    );
\d_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[12]_i_1_n_0\,
      CO(3) => \d_count_reg[16]_i_1_n_0\,
      CO(2) => \d_count_reg[16]_i_1_n_1\,
      CO(1) => \d_count_reg[16]_i_1_n_2\,
      CO(0) => \d_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[16]_i_1_n_4\,
      O(2) => \d_count_reg[16]_i_1_n_5\,
      O(1) => \d_count_reg[16]_i_1_n_6\,
      O(0) => \d_count_reg[16]_i_1_n_7\,
      S(3) => \d_count[16]_i_2_n_0\,
      S(2) => \d_count[16]_i_3_n_0\,
      S(1) => \d_count[16]_i_4_n_0\,
      S(0) => \d_count[16]_i_5_n_0\
    );
\d_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1_n_6\,
      Q => \d_count_reg_n_0_[17]\,
      R => d_count_reset_s
    );
\d_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1_n_5\,
      Q => \d_count_reg_n_0_[18]\,
      R => d_count_reset_s
    );
\d_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1_n_4\,
      Q => \d_count_reg_n_0_[19]\,
      R => d_count_reset_s
    );
\d_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2_n_6\,
      Q => \d_count_reg_n_0_[1]\,
      R => d_count_reset_s
    );
\d_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1_n_7\,
      Q => \d_count_reg_n_0_[20]\,
      R => d_count_reset_s
    );
\d_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[16]_i_1_n_0\,
      CO(3) => \d_count_reg[20]_i_1_n_0\,
      CO(2) => \d_count_reg[20]_i_1_n_1\,
      CO(1) => \d_count_reg[20]_i_1_n_2\,
      CO(0) => \d_count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[20]_i_1_n_4\,
      O(2) => \d_count_reg[20]_i_1_n_5\,
      O(1) => \d_count_reg[20]_i_1_n_6\,
      O(0) => \d_count_reg[20]_i_1_n_7\,
      S(3) => \d_count[20]_i_2_n_0\,
      S(2) => \d_count[20]_i_3_n_0\,
      S(1) => \d_count[20]_i_4_n_0\,
      S(0) => \d_count[20]_i_5_n_0\
    );
\d_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1_n_6\,
      Q => \d_count_reg_n_0_[21]\,
      R => d_count_reset_s
    );
\d_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1_n_5\,
      Q => \d_count_reg_n_0_[22]\,
      R => d_count_reset_s
    );
\d_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1_n_4\,
      Q => \d_count_reg_n_0_[23]\,
      R => d_count_reset_s
    );
\d_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1_n_7\,
      Q => \d_count_reg_n_0_[24]\,
      R => d_count_reset_s
    );
\d_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[20]_i_1_n_0\,
      CO(3) => \d_count_reg[24]_i_1_n_0\,
      CO(2) => \d_count_reg[24]_i_1_n_1\,
      CO(1) => \d_count_reg[24]_i_1_n_2\,
      CO(0) => \d_count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[24]_i_1_n_4\,
      O(2) => \d_count_reg[24]_i_1_n_5\,
      O(1) => \d_count_reg[24]_i_1_n_6\,
      O(0) => \d_count_reg[24]_i_1_n_7\,
      S(3) => \d_count[24]_i_2_n_0\,
      S(2) => \d_count[24]_i_3_n_0\,
      S(1) => \d_count[24]_i_4_n_0\,
      S(0) => \d_count[24]_i_5_n_0\
    );
\d_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1_n_6\,
      Q => \d_count_reg_n_0_[25]\,
      R => d_count_reset_s
    );
\d_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1_n_5\,
      Q => \d_count_reg_n_0_[26]\,
      R => d_count_reset_s
    );
\d_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1_n_4\,
      Q => \d_count_reg_n_0_[27]\,
      R => d_count_reset_s
    );
\d_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1_n_7\,
      Q => \d_count_reg_n_0_[28]\,
      R => d_count_reset_s
    );
\d_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[24]_i_1_n_0\,
      CO(3) => \d_count_reg[28]_i_1_n_0\,
      CO(2) => \d_count_reg[28]_i_1_n_1\,
      CO(1) => \d_count_reg[28]_i_1_n_2\,
      CO(0) => \d_count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[28]_i_1_n_4\,
      O(2) => \d_count_reg[28]_i_1_n_5\,
      O(1) => \d_count_reg[28]_i_1_n_6\,
      O(0) => \d_count_reg[28]_i_1_n_7\,
      S(3) => \d_count[28]_i_2_n_0\,
      S(2) => \d_count[28]_i_3_n_0\,
      S(1) => \d_count[28]_i_4_n_0\,
      S(0) => \d_count[28]_i_5_n_0\
    );
\d_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1_n_6\,
      Q => \d_count_reg_n_0_[29]\,
      R => d_count_reset_s
    );
\d_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2_n_5\,
      Q => \d_count_reg_n_0_[2]\,
      R => d_count_reset_s
    );
\d_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1_n_5\,
      Q => \d_count_reg_n_0_[30]\,
      R => d_count_reset_s
    );
\d_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1_n_4\,
      Q => \d_count_reg_n_0_[31]\,
      R => d_count_reset_s
    );
\d_count_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[32]_i_1_n_7\,
      Q => \d_count_reg_n_0_[32]\,
      R => d_count_reset_s
    );
\d_count_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[28]_i_1_n_0\,
      CO(3 downto 0) => \NLW_d_count_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_d_count_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \d_count_reg[32]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \d_count_reg_n_0_[32]\
    );
\d_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2_n_4\,
      Q => \d_count_reg_n_0_[3]\,
      R => d_count_reset_s
    );
\d_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1_n_7\,
      Q => \d_count_reg_n_0_[4]\,
      R => d_count_reset_s
    );
\d_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[0]_i_2_n_0\,
      CO(3) => \d_count_reg[4]_i_1_n_0\,
      CO(2) => \d_count_reg[4]_i_1_n_1\,
      CO(1) => \d_count_reg[4]_i_1_n_2\,
      CO(0) => \d_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[4]_i_1_n_4\,
      O(2) => \d_count_reg[4]_i_1_n_5\,
      O(1) => \d_count_reg[4]_i_1_n_6\,
      O(0) => \d_count_reg[4]_i_1_n_7\,
      S(3) => \d_count[4]_i_2_n_0\,
      S(2) => \d_count[4]_i_3_n_0\,
      S(1) => \d_count[4]_i_4_n_0\,
      S(0) => \d_count[4]_i_5_n_0\
    );
\d_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1_n_6\,
      Q => \d_count_reg_n_0_[5]\,
      R => d_count_reset_s
    );
\d_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1_n_5\,
      Q => \d_count_reg_n_0_[6]\,
      R => d_count_reset_s
    );
\d_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1_n_4\,
      Q => \d_count_reg_n_0_[7]\,
      R => d_count_reset_s
    );
\d_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1_n_7\,
      Q => \d_count_reg_n_0_[8]\,
      R => d_count_reset_s
    );
\d_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[4]_i_1_n_0\,
      CO(3) => \d_count_reg[8]_i_1_n_0\,
      CO(2) => \d_count_reg[8]_i_1_n_1\,
      CO(1) => \d_count_reg[8]_i_1_n_2\,
      CO(0) => \d_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[8]_i_1_n_4\,
      O(2) => \d_count_reg[8]_i_1_n_5\,
      O(1) => \d_count_reg[8]_i_1_n_6\,
      O(0) => \d_count_reg[8]_i_1_n_7\,
      S(3) => \d_count[8]_i_2_n_0\,
      S(2) => \d_count[8]_i_3_n_0\,
      S(1) => \d_count[8]_i_4_n_0\,
      S(0) => \d_count[8]_i_5_n_0\
    );
\d_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1_n_6\,
      Q => \d_count_reg_n_0_[9]\,
      R => d_count_reset_s
    );
d_count_run_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => up_count_run,
      Q => d_count_run_m1
    );
d_count_run_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => d_count_run_m1,
      Q => d_count_run_m2
    );
d_count_run_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => d_count_run_m2,
      Q => d_count_run_m3
    );
\up_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_count_run,
      I1 => up_count_running_m3,
      O => up_count0
    );
\up_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_count_reg(0),
      O => \up_count[0]_i_3_n_0\
    );
\up_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_count_reg[0]_i_2_n_7\,
      Q => up_count_reg(0),
      S => up_count0
    );
\up_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \up_count_reg[0]_i_2_n_0\,
      CO(2) => \up_count_reg[0]_i_2_n_1\,
      CO(1) => \up_count_reg[0]_i_2_n_2\,
      CO(0) => \up_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \up_count_reg[0]_i_2_n_4\,
      O(2) => \up_count_reg[0]_i_2_n_5\,
      O(1) => \up_count_reg[0]_i_2_n_6\,
      O(0) => \up_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => up_count_reg(3 downto 1),
      S(0) => \up_count[0]_i_3_n_0\
    );
\up_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_count_reg[8]_i_1_n_5\,
      Q => up_count_reg(10),
      R => up_count0
    );
\up_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_count_reg[8]_i_1_n_4\,
      Q => up_count_reg(11),
      R => up_count0
    );
\up_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_count_reg[12]_i_1_n_7\,
      Q => up_count_reg(12),
      R => up_count0
    );
\up_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_up_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \up_count_reg[12]_i_1_n_1\,
      CO(1) => \up_count_reg[12]_i_1_n_2\,
      CO(0) => \up_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[12]_i_1_n_4\,
      O(2) => \up_count_reg[12]_i_1_n_5\,
      O(1) => \up_count_reg[12]_i_1_n_6\,
      O(0) => \up_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => up_count_reg(15 downto 12)
    );
\up_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_count_reg[12]_i_1_n_6\,
      Q => up_count_reg(13),
      R => up_count0
    );
\up_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_count_reg[12]_i_1_n_5\,
      Q => up_count_reg(14),
      R => up_count0
    );
\up_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_count_reg[12]_i_1_n_4\,
      Q => up_count_reg(15),
      R => up_count0
    );
\up_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_count_reg[0]_i_2_n_6\,
      Q => up_count_reg(1),
      R => up_count0
    );
\up_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_count_reg[0]_i_2_n_5\,
      Q => up_count_reg(2),
      R => up_count0
    );
\up_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_count_reg[0]_i_2_n_4\,
      Q => up_count_reg(3),
      R => up_count0
    );
\up_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_count_reg[4]_i_1_n_7\,
      Q => up_count_reg(4),
      R => up_count0
    );
\up_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[0]_i_2_n_0\,
      CO(3) => \up_count_reg[4]_i_1_n_0\,
      CO(2) => \up_count_reg[4]_i_1_n_1\,
      CO(1) => \up_count_reg[4]_i_1_n_2\,
      CO(0) => \up_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[4]_i_1_n_4\,
      O(2) => \up_count_reg[4]_i_1_n_5\,
      O(1) => \up_count_reg[4]_i_1_n_6\,
      O(0) => \up_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => up_count_reg(7 downto 4)
    );
\up_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_count_reg[4]_i_1_n_6\,
      Q => up_count_reg(5),
      R => up_count0
    );
\up_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_count_reg[4]_i_1_n_5\,
      Q => up_count_reg(6),
      R => up_count0
    );
\up_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_count_reg[4]_i_1_n_4\,
      Q => up_count_reg(7),
      R => up_count0
    );
\up_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_count_reg[8]_i_1_n_7\,
      Q => up_count_reg(8),
      R => up_count0
    );
\up_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[4]_i_1_n_0\,
      CO(3) => \up_count_reg[8]_i_1_n_0\,
      CO(2) => \up_count_reg[8]_i_1_n_1\,
      CO(1) => \up_count_reg[8]_i_1_n_2\,
      CO(0) => \up_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[8]_i_1_n_4\,
      O(2) => \up_count_reg[8]_i_1_n_5\,
      O(1) => \up_count_reg[8]_i_1_n_6\,
      O(0) => \up_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => up_count_reg(11 downto 8)
    );
\up_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_count_reg[8]_i_1_n_6\,
      Q => up_count_reg(9),
      R => up_count0
    );
up_count_run_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF0000FFFF"
    )
        port map (
      I0 => \up_d_count[31]_i_6_n_0\,
      I1 => \up_d_count[31]_i_5_n_0\,
      I2 => \up_d_count[31]_i_4_n_0\,
      I3 => \up_d_count[31]_i_3_n_0\,
      I4 => up_count_running_m3,
      I5 => up_count_run,
      O => up_count_run_i_1_n_0
    );
up_count_run_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => up_count_run_i_1_n_0,
      Q => up_count_run,
      R => p_0_in
    );
up_count_running_m1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_rstn,
      O => p_0_in
    );
up_count_running_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => d_count_run_m3,
      Q => up_count_running_m1,
      R => p_0_in
    );
up_count_running_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => up_count_running_m1,
      Q => up_count_running_m2,
      R => p_0_in
    );
up_count_running_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => up_count_running_m2,
      Q => up_count_running_m3,
      R => p_0_in
    );
\up_d_count[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \up_d_count[31]_i_3_n_0\,
      I1 => \up_d_count[31]_i_4_n_0\,
      I2 => \up_d_count[31]_i_5_n_0\,
      I3 => \up_d_count[31]_i_6_n_0\,
      I4 => \up_d_count[31]_i_7_n_0\,
      I5 => up_rstn,
      O => \up_d_count[31]_i_1_n_0\
    );
\up_d_count[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => up_count_running_m3,
      I1 => up_count_running_m2,
      O => up_count_capture_s
    );
\up_d_count[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(7),
      I1 => up_count_reg(6),
      I2 => up_count_reg(5),
      I3 => up_count_reg(4),
      O => \up_d_count[31]_i_3_n_0\
    );
\up_d_count[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(1),
      I1 => up_count_reg(0),
      I2 => up_count_reg(3),
      I3 => up_count_reg(2),
      O => \up_d_count[31]_i_4_n_0\
    );
\up_d_count[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(11),
      I1 => up_count_reg(10),
      I2 => up_count_reg(9),
      I3 => up_count_reg(8),
      O => \up_d_count[31]_i_5_n_0\
    );
\up_d_count[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(15),
      I1 => up_count_reg(14),
      I2 => up_count_reg(13),
      I3 => up_count_reg(12),
      O => \up_d_count[31]_i_6_n_0\
    );
\up_d_count[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => up_count_run,
      I1 => up_count_running_m2,
      I2 => up_count_running_m3,
      O => \up_d_count[31]_i_7_n_0\
    );
\up_d_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[0]\,
      Q => up_d_count(0),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[10]\,
      Q => up_d_count(10),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[11]\,
      Q => up_d_count(11),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[12]\,
      Q => up_d_count(12),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[13]\,
      Q => up_d_count(13),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[14]\,
      Q => up_d_count(14),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[15]\,
      Q => up_d_count(15),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[16]\,
      Q => up_d_count(16),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[17]\,
      Q => up_d_count(17),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[18]\,
      Q => up_d_count(18),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[19]\,
      Q => up_d_count(19),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[1]\,
      Q => up_d_count(1),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[20]\,
      Q => up_d_count(20),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[21]\,
      Q => up_d_count(21),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[22]\,
      Q => up_d_count(22),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[23]\,
      Q => up_d_count(23),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[24]\,
      Q => up_d_count(24),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[25]\,
      Q => up_d_count(25),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[26]\,
      Q => up_d_count(26),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[27]\,
      Q => up_d_count(27),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[28]\,
      Q => up_d_count(28),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[29]\,
      Q => up_d_count(29),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[2]\,
      Q => up_d_count(2),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[30]\,
      Q => up_d_count(30),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[31]\,
      Q => up_d_count(31),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[3]\,
      Q => up_d_count(3),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[4]\,
      Q => up_d_count(4),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[5]\,
      Q => up_d_count(5),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[6]\,
      Q => up_d_count(6),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[7]\,
      Q => up_d_count(7),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[8]\,
      Q => up_d_count(8),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => up_clk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[9]\,
      Q => up_d_count(9),
      R => \up_d_count[31]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_up_xfer_cntrl is
  port (
    up_rstn : in STD_LOGIC;
    up_clk : in STD_LOGIC;
    up_data_cntrl : in STD_LOGIC_VECTOR ( 235 downto 0 );
    up_xfer_done : out STD_LOGIC;
    d_rst : in STD_LOGIC;
    d_clk : in STD_LOGIC;
    d_data_cntrl : out STD_LOGIC_VECTOR ( 235 downto 0 )
  );
  attribute DATA_WIDTH : integer;
  attribute DATA_WIDTH of system_axi_hdmi_core_0_up_xfer_cntrl : entity is 236;
end system_axi_hdmi_core_0_up_xfer_cntrl;

architecture STRUCTURE of system_axi_hdmi_core_0_up_xfer_cntrl is
  signal clear : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_m1 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal \up_xfer_count_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_xfer_data : STD_LOGIC_VECTOR ( 235 downto 0 );
  signal up_xfer_done_int_i_1_n_0 : STD_LOGIC;
  signal up_xfer_done_int_i_2_n_0 : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1 : STD_LOGIC;
  signal up_xfer_state_m2 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_xfer_count[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \up_xfer_count[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \up_xfer_count[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \up_xfer_count[4]_i_1\ : label is "soft_lutpair93";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
\d_data_cntrl_int[235]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(0),
      Q => d_data_cntrl(0)
    );
\d_data_cntrl_int_reg[100]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(100),
      Q => d_data_cntrl(100)
    );
\d_data_cntrl_int_reg[101]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(101),
      Q => d_data_cntrl(101)
    );
\d_data_cntrl_int_reg[102]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(102),
      Q => d_data_cntrl(102)
    );
\d_data_cntrl_int_reg[103]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(103),
      Q => d_data_cntrl(103)
    );
\d_data_cntrl_int_reg[104]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(104),
      Q => d_data_cntrl(104)
    );
\d_data_cntrl_int_reg[105]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(105),
      Q => d_data_cntrl(105)
    );
\d_data_cntrl_int_reg[106]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(106),
      Q => d_data_cntrl(106)
    );
\d_data_cntrl_int_reg[107]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(107),
      Q => d_data_cntrl(107)
    );
\d_data_cntrl_int_reg[108]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(108),
      Q => d_data_cntrl(108)
    );
\d_data_cntrl_int_reg[109]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(109),
      Q => d_data_cntrl(109)
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(10),
      Q => d_data_cntrl(10)
    );
\d_data_cntrl_int_reg[110]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(110),
      Q => d_data_cntrl(110)
    );
\d_data_cntrl_int_reg[111]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(111),
      Q => d_data_cntrl(111)
    );
\d_data_cntrl_int_reg[112]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(112),
      Q => d_data_cntrl(112)
    );
\d_data_cntrl_int_reg[113]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(113),
      Q => d_data_cntrl(113)
    );
\d_data_cntrl_int_reg[114]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(114),
      Q => d_data_cntrl(114)
    );
\d_data_cntrl_int_reg[115]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(115),
      Q => d_data_cntrl(115)
    );
\d_data_cntrl_int_reg[116]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(116),
      Q => d_data_cntrl(116)
    );
\d_data_cntrl_int_reg[117]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(117),
      Q => d_data_cntrl(117)
    );
\d_data_cntrl_int_reg[118]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(118),
      Q => d_data_cntrl(118)
    );
\d_data_cntrl_int_reg[119]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(119),
      Q => d_data_cntrl(119)
    );
\d_data_cntrl_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(11),
      Q => d_data_cntrl(11)
    );
\d_data_cntrl_int_reg[120]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(120),
      Q => d_data_cntrl(120)
    );
\d_data_cntrl_int_reg[121]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(121),
      Q => d_data_cntrl(121)
    );
\d_data_cntrl_int_reg[122]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(122),
      Q => d_data_cntrl(122)
    );
\d_data_cntrl_int_reg[123]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(123),
      Q => d_data_cntrl(123)
    );
\d_data_cntrl_int_reg[124]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(124),
      Q => d_data_cntrl(124)
    );
\d_data_cntrl_int_reg[125]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(125),
      Q => d_data_cntrl(125)
    );
\d_data_cntrl_int_reg[126]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(126),
      Q => d_data_cntrl(126)
    );
\d_data_cntrl_int_reg[127]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(127),
      Q => d_data_cntrl(127)
    );
\d_data_cntrl_int_reg[128]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(128),
      Q => d_data_cntrl(128)
    );
\d_data_cntrl_int_reg[129]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(129),
      Q => d_data_cntrl(129)
    );
\d_data_cntrl_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(12),
      Q => d_data_cntrl(12)
    );
\d_data_cntrl_int_reg[130]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(130),
      Q => d_data_cntrl(130)
    );
\d_data_cntrl_int_reg[131]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(131),
      Q => d_data_cntrl(131)
    );
\d_data_cntrl_int_reg[132]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(132),
      Q => d_data_cntrl(132)
    );
\d_data_cntrl_int_reg[133]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(133),
      Q => d_data_cntrl(133)
    );
\d_data_cntrl_int_reg[134]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(134),
      Q => d_data_cntrl(134)
    );
\d_data_cntrl_int_reg[135]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(135),
      Q => d_data_cntrl(135)
    );
\d_data_cntrl_int_reg[136]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(136),
      Q => d_data_cntrl(136)
    );
\d_data_cntrl_int_reg[137]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(137),
      Q => d_data_cntrl(137)
    );
\d_data_cntrl_int_reg[138]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(138),
      Q => d_data_cntrl(138)
    );
\d_data_cntrl_int_reg[139]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(139),
      Q => d_data_cntrl(139)
    );
\d_data_cntrl_int_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(13),
      Q => d_data_cntrl(13)
    );
\d_data_cntrl_int_reg[140]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(140),
      Q => d_data_cntrl(140)
    );
\d_data_cntrl_int_reg[141]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(141),
      Q => d_data_cntrl(141)
    );
\d_data_cntrl_int_reg[142]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(142),
      Q => d_data_cntrl(142)
    );
\d_data_cntrl_int_reg[143]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(143),
      Q => d_data_cntrl(143)
    );
\d_data_cntrl_int_reg[144]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(144),
      Q => d_data_cntrl(144)
    );
\d_data_cntrl_int_reg[145]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(145),
      Q => d_data_cntrl(145)
    );
\d_data_cntrl_int_reg[146]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(146),
      Q => d_data_cntrl(146)
    );
\d_data_cntrl_int_reg[147]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(147),
      Q => d_data_cntrl(147)
    );
\d_data_cntrl_int_reg[148]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(148),
      Q => d_data_cntrl(148)
    );
\d_data_cntrl_int_reg[149]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(149),
      Q => d_data_cntrl(149)
    );
\d_data_cntrl_int_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(14),
      Q => d_data_cntrl(14)
    );
\d_data_cntrl_int_reg[150]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(150),
      Q => d_data_cntrl(150)
    );
\d_data_cntrl_int_reg[151]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(151),
      Q => d_data_cntrl(151)
    );
\d_data_cntrl_int_reg[152]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(152),
      Q => d_data_cntrl(152)
    );
\d_data_cntrl_int_reg[153]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(153),
      Q => d_data_cntrl(153)
    );
\d_data_cntrl_int_reg[154]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(154),
      Q => d_data_cntrl(154)
    );
\d_data_cntrl_int_reg[155]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(155),
      Q => d_data_cntrl(155)
    );
\d_data_cntrl_int_reg[156]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(156),
      Q => d_data_cntrl(156)
    );
\d_data_cntrl_int_reg[157]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(157),
      Q => d_data_cntrl(157)
    );
\d_data_cntrl_int_reg[158]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(158),
      Q => d_data_cntrl(158)
    );
\d_data_cntrl_int_reg[159]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(159),
      Q => d_data_cntrl(159)
    );
\d_data_cntrl_int_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(15),
      Q => d_data_cntrl(15)
    );
\d_data_cntrl_int_reg[160]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(160),
      Q => d_data_cntrl(160)
    );
\d_data_cntrl_int_reg[161]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(161),
      Q => d_data_cntrl(161)
    );
\d_data_cntrl_int_reg[162]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(162),
      Q => d_data_cntrl(162)
    );
\d_data_cntrl_int_reg[163]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(163),
      Q => d_data_cntrl(163)
    );
\d_data_cntrl_int_reg[164]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(164),
      Q => d_data_cntrl(164)
    );
\d_data_cntrl_int_reg[165]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(165),
      Q => d_data_cntrl(165)
    );
\d_data_cntrl_int_reg[166]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(166),
      Q => d_data_cntrl(166)
    );
\d_data_cntrl_int_reg[167]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(167),
      Q => d_data_cntrl(167)
    );
\d_data_cntrl_int_reg[168]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(168),
      Q => d_data_cntrl(168)
    );
\d_data_cntrl_int_reg[169]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(169),
      Q => d_data_cntrl(169)
    );
\d_data_cntrl_int_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(16),
      Q => d_data_cntrl(16)
    );
\d_data_cntrl_int_reg[170]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(170),
      Q => d_data_cntrl(170)
    );
\d_data_cntrl_int_reg[171]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(171),
      Q => d_data_cntrl(171)
    );
\d_data_cntrl_int_reg[172]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(172),
      Q => d_data_cntrl(172)
    );
\d_data_cntrl_int_reg[173]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(173),
      Q => d_data_cntrl(173)
    );
\d_data_cntrl_int_reg[174]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(174),
      Q => d_data_cntrl(174)
    );
\d_data_cntrl_int_reg[175]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(175),
      Q => d_data_cntrl(175)
    );
\d_data_cntrl_int_reg[176]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(176),
      Q => d_data_cntrl(176)
    );
\d_data_cntrl_int_reg[177]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(177),
      Q => d_data_cntrl(177)
    );
\d_data_cntrl_int_reg[178]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(178),
      Q => d_data_cntrl(178)
    );
\d_data_cntrl_int_reg[179]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(179),
      Q => d_data_cntrl(179)
    );
\d_data_cntrl_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(17),
      Q => d_data_cntrl(17)
    );
\d_data_cntrl_int_reg[180]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(180),
      Q => d_data_cntrl(180)
    );
\d_data_cntrl_int_reg[181]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(181),
      Q => d_data_cntrl(181)
    );
\d_data_cntrl_int_reg[182]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(182),
      Q => d_data_cntrl(182)
    );
\d_data_cntrl_int_reg[183]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(183),
      Q => d_data_cntrl(183)
    );
\d_data_cntrl_int_reg[184]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(184),
      Q => d_data_cntrl(184)
    );
\d_data_cntrl_int_reg[185]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(185),
      Q => d_data_cntrl(185)
    );
\d_data_cntrl_int_reg[186]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(186),
      Q => d_data_cntrl(186)
    );
\d_data_cntrl_int_reg[187]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(187),
      Q => d_data_cntrl(187)
    );
\d_data_cntrl_int_reg[188]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(188),
      Q => d_data_cntrl(188)
    );
\d_data_cntrl_int_reg[189]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(189),
      Q => d_data_cntrl(189)
    );
\d_data_cntrl_int_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(18),
      Q => d_data_cntrl(18)
    );
\d_data_cntrl_int_reg[190]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(190),
      Q => d_data_cntrl(190)
    );
\d_data_cntrl_int_reg[191]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(191),
      Q => d_data_cntrl(191)
    );
\d_data_cntrl_int_reg[192]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(192),
      Q => d_data_cntrl(192)
    );
\d_data_cntrl_int_reg[193]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(193),
      Q => d_data_cntrl(193)
    );
\d_data_cntrl_int_reg[194]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(194),
      Q => d_data_cntrl(194)
    );
\d_data_cntrl_int_reg[195]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(195),
      Q => d_data_cntrl(195)
    );
\d_data_cntrl_int_reg[196]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(196),
      Q => d_data_cntrl(196)
    );
\d_data_cntrl_int_reg[197]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(197),
      Q => d_data_cntrl(197)
    );
\d_data_cntrl_int_reg[198]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(198),
      Q => d_data_cntrl(198)
    );
\d_data_cntrl_int_reg[199]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(199),
      Q => d_data_cntrl(199)
    );
\d_data_cntrl_int_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(19),
      Q => d_data_cntrl(19)
    );
\d_data_cntrl_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(1),
      Q => d_data_cntrl(1)
    );
\d_data_cntrl_int_reg[200]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(200),
      Q => d_data_cntrl(200)
    );
\d_data_cntrl_int_reg[201]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(201),
      Q => d_data_cntrl(201)
    );
\d_data_cntrl_int_reg[202]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(202),
      Q => d_data_cntrl(202)
    );
\d_data_cntrl_int_reg[203]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(203),
      Q => d_data_cntrl(203)
    );
\d_data_cntrl_int_reg[204]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(204),
      Q => d_data_cntrl(204)
    );
\d_data_cntrl_int_reg[205]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(205),
      Q => d_data_cntrl(205)
    );
\d_data_cntrl_int_reg[206]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(206),
      Q => d_data_cntrl(206)
    );
\d_data_cntrl_int_reg[207]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(207),
      Q => d_data_cntrl(207)
    );
\d_data_cntrl_int_reg[208]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(208),
      Q => d_data_cntrl(208)
    );
\d_data_cntrl_int_reg[209]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(209),
      Q => d_data_cntrl(209)
    );
\d_data_cntrl_int_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(20),
      Q => d_data_cntrl(20)
    );
\d_data_cntrl_int_reg[210]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(210),
      Q => d_data_cntrl(210)
    );
\d_data_cntrl_int_reg[211]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(211),
      Q => d_data_cntrl(211)
    );
\d_data_cntrl_int_reg[212]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(212),
      Q => d_data_cntrl(212)
    );
\d_data_cntrl_int_reg[213]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(213),
      Q => d_data_cntrl(213)
    );
\d_data_cntrl_int_reg[214]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(214),
      Q => d_data_cntrl(214)
    );
\d_data_cntrl_int_reg[215]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(215),
      Q => d_data_cntrl(215)
    );
\d_data_cntrl_int_reg[216]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(216),
      Q => d_data_cntrl(216)
    );
\d_data_cntrl_int_reg[217]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(217),
      Q => d_data_cntrl(217)
    );
\d_data_cntrl_int_reg[218]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(218),
      Q => d_data_cntrl(218)
    );
\d_data_cntrl_int_reg[219]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(219),
      Q => d_data_cntrl(219)
    );
\d_data_cntrl_int_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(21),
      Q => d_data_cntrl(21)
    );
\d_data_cntrl_int_reg[220]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(220),
      Q => d_data_cntrl(220)
    );
\d_data_cntrl_int_reg[221]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(221),
      Q => d_data_cntrl(221)
    );
\d_data_cntrl_int_reg[222]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(222),
      Q => d_data_cntrl(222)
    );
\d_data_cntrl_int_reg[223]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(223),
      Q => d_data_cntrl(223)
    );
\d_data_cntrl_int_reg[224]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(224),
      Q => d_data_cntrl(224)
    );
\d_data_cntrl_int_reg[225]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(225),
      Q => d_data_cntrl(225)
    );
\d_data_cntrl_int_reg[226]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(226),
      Q => d_data_cntrl(226)
    );
\d_data_cntrl_int_reg[227]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(227),
      Q => d_data_cntrl(227)
    );
\d_data_cntrl_int_reg[228]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(228),
      Q => d_data_cntrl(228)
    );
\d_data_cntrl_int_reg[229]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(229),
      Q => d_data_cntrl(229)
    );
\d_data_cntrl_int_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(22),
      Q => d_data_cntrl(22)
    );
\d_data_cntrl_int_reg[230]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(230),
      Q => d_data_cntrl(230)
    );
\d_data_cntrl_int_reg[231]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(231),
      Q => d_data_cntrl(231)
    );
\d_data_cntrl_int_reg[232]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(232),
      Q => d_data_cntrl(232)
    );
\d_data_cntrl_int_reg[233]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(233),
      Q => d_data_cntrl(233)
    );
\d_data_cntrl_int_reg[234]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(234),
      Q => d_data_cntrl(234)
    );
\d_data_cntrl_int_reg[235]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(235),
      Q => d_data_cntrl(235)
    );
\d_data_cntrl_int_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(23),
      Q => d_data_cntrl(23)
    );
\d_data_cntrl_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(24),
      Q => d_data_cntrl(24)
    );
\d_data_cntrl_int_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(25),
      Q => d_data_cntrl(25)
    );
\d_data_cntrl_int_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(26),
      Q => d_data_cntrl(26)
    );
\d_data_cntrl_int_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(27),
      Q => d_data_cntrl(27)
    );
\d_data_cntrl_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(28),
      Q => d_data_cntrl(28)
    );
\d_data_cntrl_int_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(29),
      Q => d_data_cntrl(29)
    );
\d_data_cntrl_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(2),
      Q => d_data_cntrl(2)
    );
\d_data_cntrl_int_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(30),
      Q => d_data_cntrl(30)
    );
\d_data_cntrl_int_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(31),
      Q => d_data_cntrl(31)
    );
\d_data_cntrl_int_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(32),
      Q => d_data_cntrl(32)
    );
\d_data_cntrl_int_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(33),
      Q => d_data_cntrl(33)
    );
\d_data_cntrl_int_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(34),
      Q => d_data_cntrl(34)
    );
\d_data_cntrl_int_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(35),
      Q => d_data_cntrl(35)
    );
\d_data_cntrl_int_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(36),
      Q => d_data_cntrl(36)
    );
\d_data_cntrl_int_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(37),
      Q => d_data_cntrl(37)
    );
\d_data_cntrl_int_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(38),
      Q => d_data_cntrl(38)
    );
\d_data_cntrl_int_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(39),
      Q => d_data_cntrl(39)
    );
\d_data_cntrl_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(3),
      Q => d_data_cntrl(3)
    );
\d_data_cntrl_int_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(40),
      Q => d_data_cntrl(40)
    );
\d_data_cntrl_int_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(41),
      Q => d_data_cntrl(41)
    );
\d_data_cntrl_int_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(42),
      Q => d_data_cntrl(42)
    );
\d_data_cntrl_int_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(43),
      Q => d_data_cntrl(43)
    );
\d_data_cntrl_int_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(44),
      Q => d_data_cntrl(44)
    );
\d_data_cntrl_int_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(45),
      Q => d_data_cntrl(45)
    );
\d_data_cntrl_int_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(46),
      Q => d_data_cntrl(46)
    );
\d_data_cntrl_int_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(47),
      Q => d_data_cntrl(47)
    );
\d_data_cntrl_int_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(48),
      Q => d_data_cntrl(48)
    );
\d_data_cntrl_int_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(49),
      Q => d_data_cntrl(49)
    );
\d_data_cntrl_int_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(4),
      Q => d_data_cntrl(4)
    );
\d_data_cntrl_int_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(50),
      Q => d_data_cntrl(50)
    );
\d_data_cntrl_int_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(51),
      Q => d_data_cntrl(51)
    );
\d_data_cntrl_int_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(52),
      Q => d_data_cntrl(52)
    );
\d_data_cntrl_int_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(53),
      Q => d_data_cntrl(53)
    );
\d_data_cntrl_int_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(54),
      Q => d_data_cntrl(54)
    );
\d_data_cntrl_int_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(55),
      Q => d_data_cntrl(55)
    );
\d_data_cntrl_int_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(56),
      Q => d_data_cntrl(56)
    );
\d_data_cntrl_int_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(57),
      Q => d_data_cntrl(57)
    );
\d_data_cntrl_int_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(58),
      Q => d_data_cntrl(58)
    );
\d_data_cntrl_int_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(59),
      Q => d_data_cntrl(59)
    );
\d_data_cntrl_int_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(5),
      Q => d_data_cntrl(5)
    );
\d_data_cntrl_int_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(60),
      Q => d_data_cntrl(60)
    );
\d_data_cntrl_int_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(61),
      Q => d_data_cntrl(61)
    );
\d_data_cntrl_int_reg[62]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(62),
      Q => d_data_cntrl(62)
    );
\d_data_cntrl_int_reg[63]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(63),
      Q => d_data_cntrl(63)
    );
\d_data_cntrl_int_reg[64]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(64),
      Q => d_data_cntrl(64)
    );
\d_data_cntrl_int_reg[65]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(65),
      Q => d_data_cntrl(65)
    );
\d_data_cntrl_int_reg[66]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(66),
      Q => d_data_cntrl(66)
    );
\d_data_cntrl_int_reg[67]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(67),
      Q => d_data_cntrl(67)
    );
\d_data_cntrl_int_reg[68]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(68),
      Q => d_data_cntrl(68)
    );
\d_data_cntrl_int_reg[69]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(69),
      Q => d_data_cntrl(69)
    );
\d_data_cntrl_int_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(6),
      Q => d_data_cntrl(6)
    );
\d_data_cntrl_int_reg[70]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(70),
      Q => d_data_cntrl(70)
    );
\d_data_cntrl_int_reg[71]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(71),
      Q => d_data_cntrl(71)
    );
\d_data_cntrl_int_reg[72]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(72),
      Q => d_data_cntrl(72)
    );
\d_data_cntrl_int_reg[73]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(73),
      Q => d_data_cntrl(73)
    );
\d_data_cntrl_int_reg[74]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(74),
      Q => d_data_cntrl(74)
    );
\d_data_cntrl_int_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(75),
      Q => d_data_cntrl(75)
    );
\d_data_cntrl_int_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(76),
      Q => d_data_cntrl(76)
    );
\d_data_cntrl_int_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(77),
      Q => d_data_cntrl(77)
    );
\d_data_cntrl_int_reg[78]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(78),
      Q => d_data_cntrl(78)
    );
\d_data_cntrl_int_reg[79]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(79),
      Q => d_data_cntrl(79)
    );
\d_data_cntrl_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(7),
      Q => d_data_cntrl(7)
    );
\d_data_cntrl_int_reg[80]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(80),
      Q => d_data_cntrl(80)
    );
\d_data_cntrl_int_reg[81]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(81),
      Q => d_data_cntrl(81)
    );
\d_data_cntrl_int_reg[82]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(82),
      Q => d_data_cntrl(82)
    );
\d_data_cntrl_int_reg[83]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(83),
      Q => d_data_cntrl(83)
    );
\d_data_cntrl_int_reg[84]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(84),
      Q => d_data_cntrl(84)
    );
\d_data_cntrl_int_reg[85]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(85),
      Q => d_data_cntrl(85)
    );
\d_data_cntrl_int_reg[86]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(86),
      Q => d_data_cntrl(86)
    );
\d_data_cntrl_int_reg[87]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(87),
      Q => d_data_cntrl(87)
    );
\d_data_cntrl_int_reg[88]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(88),
      Q => d_data_cntrl(88)
    );
\d_data_cntrl_int_reg[89]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(89),
      Q => d_data_cntrl(89)
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(8),
      Q => d_data_cntrl(8)
    );
\d_data_cntrl_int_reg[90]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(90),
      Q => d_data_cntrl(90)
    );
\d_data_cntrl_int_reg[91]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(91),
      Q => d_data_cntrl(91)
    );
\d_data_cntrl_int_reg[92]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(92),
      Q => d_data_cntrl(92)
    );
\d_data_cntrl_int_reg[93]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(93),
      Q => d_data_cntrl(93)
    );
\d_data_cntrl_int_reg[94]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(94),
      Q => d_data_cntrl(94)
    );
\d_data_cntrl_int_reg[95]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(95),
      Q => d_data_cntrl(95)
    );
\d_data_cntrl_int_reg[96]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(96),
      Q => d_data_cntrl(96)
    );
\d_data_cntrl_int_reg[97]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(97),
      Q => d_data_cntrl(97)
    );
\d_data_cntrl_int_reg[98]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(98),
      Q => d_data_cntrl(98)
    );
\d_data_cntrl_int_reg[99]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(99),
      Q => d_data_cntrl(99)
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_s,
      CLR => d_rst,
      D => up_xfer_data(9),
      Q => d_data_cntrl(9)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => d_xfer_toggle_m1,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle
    );
\up_xfer_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \up_xfer_count_reg__0\(0),
      O => p_0_in(0)
    );
\up_xfer_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \up_xfer_count_reg__0\(1),
      I1 => \up_xfer_count_reg__0\(0),
      O => p_0_in(1)
    );
\up_xfer_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \up_xfer_count_reg__0\(2),
      I1 => \up_xfer_count_reg__0\(1),
      I2 => \up_xfer_count_reg__0\(0),
      O => p_0_in(2)
    );
\up_xfer_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \up_xfer_count_reg__0\(3),
      I1 => \up_xfer_count_reg__0\(1),
      I2 => \up_xfer_count_reg__0\(0),
      I3 => \up_xfer_count_reg__0\(2),
      O => p_0_in(3)
    );
\up_xfer_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \up_xfer_count_reg__0\(4),
      I1 => \up_xfer_count_reg__0\(2),
      I2 => \up_xfer_count_reg__0\(0),
      I3 => \up_xfer_count_reg__0\(1),
      I4 => \up_xfer_count_reg__0\(3),
      O => p_0_in(4)
    );
\up_xfer_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \up_xfer_count_reg__0\(5),
      I1 => \up_xfer_count_reg__0\(3),
      I2 => \up_xfer_count_reg__0\(1),
      I3 => \up_xfer_count_reg__0\(0),
      I4 => \up_xfer_count_reg__0\(2),
      I5 => \up_xfer_count_reg__0\(4),
      O => p_0_in(5)
    );
\up_xfer_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \up_xfer_count_reg__0\(0),
      R => clear
    );
\up_xfer_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => p_0_in(1),
      Q => \up_xfer_count_reg__0\(1),
      R => clear
    );
\up_xfer_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => p_0_in(2),
      Q => \up_xfer_count_reg__0\(2),
      R => clear
    );
\up_xfer_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => p_0_in(3),
      Q => \up_xfer_count_reg__0\(3),
      R => clear
    );
\up_xfer_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => p_0_in(4),
      Q => \up_xfer_count_reg__0\(4),
      R => clear
    );
\up_xfer_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => p_0_in(5),
      Q => \up_xfer_count_reg__0\(5),
      R => clear
    );
\up_xfer_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(0),
      Q => up_xfer_data(0),
      R => clear
    );
\up_xfer_data_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(100),
      Q => up_xfer_data(100),
      R => clear
    );
\up_xfer_data_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(101),
      Q => up_xfer_data(101),
      R => clear
    );
\up_xfer_data_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(102),
      Q => up_xfer_data(102),
      R => clear
    );
\up_xfer_data_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(103),
      Q => up_xfer_data(103),
      R => clear
    );
\up_xfer_data_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(104),
      Q => up_xfer_data(104),
      R => clear
    );
\up_xfer_data_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(105),
      Q => up_xfer_data(105),
      R => clear
    );
\up_xfer_data_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(106),
      Q => up_xfer_data(106),
      R => clear
    );
\up_xfer_data_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(107),
      Q => up_xfer_data(107),
      R => clear
    );
\up_xfer_data_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(108),
      Q => up_xfer_data(108),
      R => clear
    );
\up_xfer_data_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(109),
      Q => up_xfer_data(109),
      R => clear
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(10),
      Q => up_xfer_data(10),
      R => clear
    );
\up_xfer_data_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(110),
      Q => up_xfer_data(110),
      R => clear
    );
\up_xfer_data_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(111),
      Q => up_xfer_data(111),
      R => clear
    );
\up_xfer_data_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(112),
      Q => up_xfer_data(112),
      R => clear
    );
\up_xfer_data_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(113),
      Q => up_xfer_data(113),
      R => clear
    );
\up_xfer_data_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(114),
      Q => up_xfer_data(114),
      R => clear
    );
\up_xfer_data_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(115),
      Q => up_xfer_data(115),
      R => clear
    );
\up_xfer_data_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(116),
      Q => up_xfer_data(116),
      R => clear
    );
\up_xfer_data_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(117),
      Q => up_xfer_data(117),
      R => clear
    );
\up_xfer_data_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(118),
      Q => up_xfer_data(118),
      R => clear
    );
\up_xfer_data_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(119),
      Q => up_xfer_data(119),
      R => clear
    );
\up_xfer_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(11),
      Q => up_xfer_data(11),
      R => clear
    );
\up_xfer_data_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(120),
      Q => up_xfer_data(120),
      R => clear
    );
\up_xfer_data_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(121),
      Q => up_xfer_data(121),
      R => clear
    );
\up_xfer_data_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(122),
      Q => up_xfer_data(122),
      R => clear
    );
\up_xfer_data_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(123),
      Q => up_xfer_data(123),
      R => clear
    );
\up_xfer_data_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(124),
      Q => up_xfer_data(124),
      R => clear
    );
\up_xfer_data_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(125),
      Q => up_xfer_data(125),
      R => clear
    );
\up_xfer_data_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(126),
      Q => up_xfer_data(126),
      R => clear
    );
\up_xfer_data_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(127),
      Q => up_xfer_data(127),
      R => clear
    );
\up_xfer_data_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(128),
      Q => up_xfer_data(128),
      R => clear
    );
\up_xfer_data_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(129),
      Q => up_xfer_data(129),
      R => clear
    );
\up_xfer_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(12),
      Q => up_xfer_data(12),
      R => clear
    );
\up_xfer_data_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(130),
      Q => up_xfer_data(130),
      R => clear
    );
\up_xfer_data_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(131),
      Q => up_xfer_data(131),
      R => clear
    );
\up_xfer_data_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(132),
      Q => up_xfer_data(132),
      R => clear
    );
\up_xfer_data_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(133),
      Q => up_xfer_data(133),
      R => clear
    );
\up_xfer_data_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(134),
      Q => up_xfer_data(134),
      R => clear
    );
\up_xfer_data_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(135),
      Q => up_xfer_data(135),
      R => clear
    );
\up_xfer_data_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(136),
      Q => up_xfer_data(136),
      R => clear
    );
\up_xfer_data_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(137),
      Q => up_xfer_data(137),
      R => clear
    );
\up_xfer_data_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(138),
      Q => up_xfer_data(138),
      R => clear
    );
\up_xfer_data_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(139),
      Q => up_xfer_data(139),
      R => clear
    );
\up_xfer_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(13),
      Q => up_xfer_data(13),
      R => clear
    );
\up_xfer_data_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(140),
      Q => up_xfer_data(140),
      R => clear
    );
\up_xfer_data_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(141),
      Q => up_xfer_data(141),
      R => clear
    );
\up_xfer_data_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(142),
      Q => up_xfer_data(142),
      R => clear
    );
\up_xfer_data_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(143),
      Q => up_xfer_data(143),
      R => clear
    );
\up_xfer_data_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(144),
      Q => up_xfer_data(144),
      R => clear
    );
\up_xfer_data_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(145),
      Q => up_xfer_data(145),
      R => clear
    );
\up_xfer_data_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(146),
      Q => up_xfer_data(146),
      R => clear
    );
\up_xfer_data_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(147),
      Q => up_xfer_data(147),
      R => clear
    );
\up_xfer_data_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(148),
      Q => up_xfer_data(148),
      R => clear
    );
\up_xfer_data_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(149),
      Q => up_xfer_data(149),
      R => clear
    );
\up_xfer_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(14),
      Q => up_xfer_data(14),
      R => clear
    );
\up_xfer_data_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(150),
      Q => up_xfer_data(150),
      R => clear
    );
\up_xfer_data_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(151),
      Q => up_xfer_data(151),
      R => clear
    );
\up_xfer_data_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(152),
      Q => up_xfer_data(152),
      R => clear
    );
\up_xfer_data_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(153),
      Q => up_xfer_data(153),
      R => clear
    );
\up_xfer_data_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(154),
      Q => up_xfer_data(154),
      R => clear
    );
\up_xfer_data_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(155),
      Q => up_xfer_data(155),
      R => clear
    );
\up_xfer_data_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(156),
      Q => up_xfer_data(156),
      R => clear
    );
\up_xfer_data_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(157),
      Q => up_xfer_data(157),
      R => clear
    );
\up_xfer_data_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(158),
      Q => up_xfer_data(158),
      R => clear
    );
\up_xfer_data_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(159),
      Q => up_xfer_data(159),
      R => clear
    );
\up_xfer_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(15),
      Q => up_xfer_data(15),
      R => clear
    );
\up_xfer_data_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(160),
      Q => up_xfer_data(160),
      R => clear
    );
\up_xfer_data_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(161),
      Q => up_xfer_data(161),
      R => clear
    );
\up_xfer_data_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(162),
      Q => up_xfer_data(162),
      R => clear
    );
\up_xfer_data_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(163),
      Q => up_xfer_data(163),
      R => clear
    );
\up_xfer_data_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(164),
      Q => up_xfer_data(164),
      R => clear
    );
\up_xfer_data_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(165),
      Q => up_xfer_data(165),
      R => clear
    );
\up_xfer_data_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(166),
      Q => up_xfer_data(166),
      R => clear
    );
\up_xfer_data_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(167),
      Q => up_xfer_data(167),
      R => clear
    );
\up_xfer_data_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(168),
      Q => up_xfer_data(168),
      R => clear
    );
\up_xfer_data_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(169),
      Q => up_xfer_data(169),
      R => clear
    );
\up_xfer_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(16),
      Q => up_xfer_data(16),
      R => clear
    );
\up_xfer_data_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(170),
      Q => up_xfer_data(170),
      R => clear
    );
\up_xfer_data_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(171),
      Q => up_xfer_data(171),
      R => clear
    );
\up_xfer_data_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(172),
      Q => up_xfer_data(172),
      R => clear
    );
\up_xfer_data_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(173),
      Q => up_xfer_data(173),
      R => clear
    );
\up_xfer_data_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(174),
      Q => up_xfer_data(174),
      R => clear
    );
\up_xfer_data_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(175),
      Q => up_xfer_data(175),
      R => clear
    );
\up_xfer_data_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(176),
      Q => up_xfer_data(176),
      R => clear
    );
\up_xfer_data_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(177),
      Q => up_xfer_data(177),
      R => clear
    );
\up_xfer_data_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(178),
      Q => up_xfer_data(178),
      R => clear
    );
\up_xfer_data_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(179),
      Q => up_xfer_data(179),
      R => clear
    );
\up_xfer_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(17),
      Q => up_xfer_data(17),
      R => clear
    );
\up_xfer_data_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(180),
      Q => up_xfer_data(180),
      R => clear
    );
\up_xfer_data_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(181),
      Q => up_xfer_data(181),
      R => clear
    );
\up_xfer_data_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(182),
      Q => up_xfer_data(182),
      R => clear
    );
\up_xfer_data_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(183),
      Q => up_xfer_data(183),
      R => clear
    );
\up_xfer_data_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(184),
      Q => up_xfer_data(184),
      R => clear
    );
\up_xfer_data_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(185),
      Q => up_xfer_data(185),
      R => clear
    );
\up_xfer_data_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(186),
      Q => up_xfer_data(186),
      R => clear
    );
\up_xfer_data_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(187),
      Q => up_xfer_data(187),
      R => clear
    );
\up_xfer_data_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(188),
      Q => up_xfer_data(188),
      R => clear
    );
\up_xfer_data_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(189),
      Q => up_xfer_data(189),
      R => clear
    );
\up_xfer_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(18),
      Q => up_xfer_data(18),
      R => clear
    );
\up_xfer_data_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(190),
      Q => up_xfer_data(190),
      R => clear
    );
\up_xfer_data_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(191),
      Q => up_xfer_data(191),
      R => clear
    );
\up_xfer_data_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(192),
      Q => up_xfer_data(192),
      R => clear
    );
\up_xfer_data_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(193),
      Q => up_xfer_data(193),
      R => clear
    );
\up_xfer_data_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(194),
      Q => up_xfer_data(194),
      R => clear
    );
\up_xfer_data_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(195),
      Q => up_xfer_data(195),
      R => clear
    );
\up_xfer_data_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(196),
      Q => up_xfer_data(196),
      R => clear
    );
\up_xfer_data_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(197),
      Q => up_xfer_data(197),
      R => clear
    );
\up_xfer_data_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(198),
      Q => up_xfer_data(198),
      R => clear
    );
\up_xfer_data_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(199),
      Q => up_xfer_data(199),
      R => clear
    );
\up_xfer_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(19),
      Q => up_xfer_data(19),
      R => clear
    );
\up_xfer_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(1),
      Q => up_xfer_data(1),
      R => clear
    );
\up_xfer_data_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(200),
      Q => up_xfer_data(200),
      R => clear
    );
\up_xfer_data_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(201),
      Q => up_xfer_data(201),
      R => clear
    );
\up_xfer_data_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(202),
      Q => up_xfer_data(202),
      R => clear
    );
\up_xfer_data_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(203),
      Q => up_xfer_data(203),
      R => clear
    );
\up_xfer_data_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(204),
      Q => up_xfer_data(204),
      R => clear
    );
\up_xfer_data_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(205),
      Q => up_xfer_data(205),
      R => clear
    );
\up_xfer_data_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(206),
      Q => up_xfer_data(206),
      R => clear
    );
\up_xfer_data_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(207),
      Q => up_xfer_data(207),
      R => clear
    );
\up_xfer_data_reg[208]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(208),
      Q => up_xfer_data(208),
      R => clear
    );
\up_xfer_data_reg[209]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(209),
      Q => up_xfer_data(209),
      R => clear
    );
\up_xfer_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(20),
      Q => up_xfer_data(20),
      R => clear
    );
\up_xfer_data_reg[210]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(210),
      Q => up_xfer_data(210),
      R => clear
    );
\up_xfer_data_reg[211]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(211),
      Q => up_xfer_data(211),
      R => clear
    );
\up_xfer_data_reg[212]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(212),
      Q => up_xfer_data(212),
      R => clear
    );
\up_xfer_data_reg[213]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(213),
      Q => up_xfer_data(213),
      R => clear
    );
\up_xfer_data_reg[214]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(214),
      Q => up_xfer_data(214),
      R => clear
    );
\up_xfer_data_reg[215]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(215),
      Q => up_xfer_data(215),
      R => clear
    );
\up_xfer_data_reg[216]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(216),
      Q => up_xfer_data(216),
      R => clear
    );
\up_xfer_data_reg[217]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(217),
      Q => up_xfer_data(217),
      R => clear
    );
\up_xfer_data_reg[218]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(218),
      Q => up_xfer_data(218),
      R => clear
    );
\up_xfer_data_reg[219]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(219),
      Q => up_xfer_data(219),
      R => clear
    );
\up_xfer_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(21),
      Q => up_xfer_data(21),
      R => clear
    );
\up_xfer_data_reg[220]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(220),
      Q => up_xfer_data(220),
      R => clear
    );
\up_xfer_data_reg[221]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(221),
      Q => up_xfer_data(221),
      R => clear
    );
\up_xfer_data_reg[222]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(222),
      Q => up_xfer_data(222),
      R => clear
    );
\up_xfer_data_reg[223]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(223),
      Q => up_xfer_data(223),
      R => clear
    );
\up_xfer_data_reg[224]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(224),
      Q => up_xfer_data(224),
      R => clear
    );
\up_xfer_data_reg[225]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(225),
      Q => up_xfer_data(225),
      R => clear
    );
\up_xfer_data_reg[226]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(226),
      Q => up_xfer_data(226),
      R => clear
    );
\up_xfer_data_reg[227]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(227),
      Q => up_xfer_data(227),
      R => clear
    );
\up_xfer_data_reg[228]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(228),
      Q => up_xfer_data(228),
      R => clear
    );
\up_xfer_data_reg[229]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(229),
      Q => up_xfer_data(229),
      R => clear
    );
\up_xfer_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(22),
      Q => up_xfer_data(22),
      R => clear
    );
\up_xfer_data_reg[230]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(230),
      Q => up_xfer_data(230),
      R => clear
    );
\up_xfer_data_reg[231]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(231),
      Q => up_xfer_data(231),
      R => clear
    );
\up_xfer_data_reg[232]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(232),
      Q => up_xfer_data(232),
      R => clear
    );
\up_xfer_data_reg[233]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(233),
      Q => up_xfer_data(233),
      R => clear
    );
\up_xfer_data_reg[234]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(234),
      Q => up_xfer_data(234),
      R => clear
    );
\up_xfer_data_reg[235]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(235),
      Q => up_xfer_data(235),
      R => clear
    );
\up_xfer_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(23),
      Q => up_xfer_data(23),
      R => clear
    );
\up_xfer_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(24),
      Q => up_xfer_data(24),
      R => clear
    );
\up_xfer_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(25),
      Q => up_xfer_data(25),
      R => clear
    );
\up_xfer_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(26),
      Q => up_xfer_data(26),
      R => clear
    );
\up_xfer_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(27),
      Q => up_xfer_data(27),
      R => clear
    );
\up_xfer_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(28),
      Q => up_xfer_data(28),
      R => clear
    );
\up_xfer_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(29),
      Q => up_xfer_data(29),
      R => clear
    );
\up_xfer_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(2),
      Q => up_xfer_data(2),
      R => clear
    );
\up_xfer_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(30),
      Q => up_xfer_data(30),
      R => clear
    );
\up_xfer_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(31),
      Q => up_xfer_data(31),
      R => clear
    );
\up_xfer_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(32),
      Q => up_xfer_data(32),
      R => clear
    );
\up_xfer_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(33),
      Q => up_xfer_data(33),
      R => clear
    );
\up_xfer_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(34),
      Q => up_xfer_data(34),
      R => clear
    );
\up_xfer_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(35),
      Q => up_xfer_data(35),
      R => clear
    );
\up_xfer_data_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(36),
      Q => up_xfer_data(36),
      R => clear
    );
\up_xfer_data_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(37),
      Q => up_xfer_data(37),
      R => clear
    );
\up_xfer_data_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(38),
      Q => up_xfer_data(38),
      R => clear
    );
\up_xfer_data_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(39),
      Q => up_xfer_data(39),
      R => clear
    );
\up_xfer_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(3),
      Q => up_xfer_data(3),
      R => clear
    );
\up_xfer_data_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(40),
      Q => up_xfer_data(40),
      R => clear
    );
\up_xfer_data_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(41),
      Q => up_xfer_data(41),
      R => clear
    );
\up_xfer_data_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(42),
      Q => up_xfer_data(42),
      R => clear
    );
\up_xfer_data_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(43),
      Q => up_xfer_data(43),
      R => clear
    );
\up_xfer_data_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(44),
      Q => up_xfer_data(44),
      R => clear
    );
\up_xfer_data_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(45),
      Q => up_xfer_data(45),
      R => clear
    );
\up_xfer_data_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(46),
      Q => up_xfer_data(46),
      R => clear
    );
\up_xfer_data_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(47),
      Q => up_xfer_data(47),
      R => clear
    );
\up_xfer_data_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(48),
      Q => up_xfer_data(48),
      R => clear
    );
\up_xfer_data_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(49),
      Q => up_xfer_data(49),
      R => clear
    );
\up_xfer_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(4),
      Q => up_xfer_data(4),
      R => clear
    );
\up_xfer_data_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(50),
      Q => up_xfer_data(50),
      R => clear
    );
\up_xfer_data_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(51),
      Q => up_xfer_data(51),
      R => clear
    );
\up_xfer_data_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(52),
      Q => up_xfer_data(52),
      R => clear
    );
\up_xfer_data_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(53),
      Q => up_xfer_data(53),
      R => clear
    );
\up_xfer_data_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(54),
      Q => up_xfer_data(54),
      R => clear
    );
\up_xfer_data_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(55),
      Q => up_xfer_data(55),
      R => clear
    );
\up_xfer_data_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(56),
      Q => up_xfer_data(56),
      R => clear
    );
\up_xfer_data_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(57),
      Q => up_xfer_data(57),
      R => clear
    );
\up_xfer_data_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(58),
      Q => up_xfer_data(58),
      R => clear
    );
\up_xfer_data_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(59),
      Q => up_xfer_data(59),
      R => clear
    );
\up_xfer_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(5),
      Q => up_xfer_data(5),
      R => clear
    );
\up_xfer_data_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(60),
      Q => up_xfer_data(60),
      R => clear
    );
\up_xfer_data_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(61),
      Q => up_xfer_data(61),
      R => clear
    );
\up_xfer_data_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(62),
      Q => up_xfer_data(62),
      R => clear
    );
\up_xfer_data_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(63),
      Q => up_xfer_data(63),
      R => clear
    );
\up_xfer_data_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(64),
      Q => up_xfer_data(64),
      R => clear
    );
\up_xfer_data_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(65),
      Q => up_xfer_data(65),
      R => clear
    );
\up_xfer_data_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(66),
      Q => up_xfer_data(66),
      R => clear
    );
\up_xfer_data_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(67),
      Q => up_xfer_data(67),
      R => clear
    );
\up_xfer_data_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(68),
      Q => up_xfer_data(68),
      R => clear
    );
\up_xfer_data_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(69),
      Q => up_xfer_data(69),
      R => clear
    );
\up_xfer_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(6),
      Q => up_xfer_data(6),
      R => clear
    );
\up_xfer_data_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(70),
      Q => up_xfer_data(70),
      R => clear
    );
\up_xfer_data_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(71),
      Q => up_xfer_data(71),
      R => clear
    );
\up_xfer_data_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(72),
      Q => up_xfer_data(72),
      R => clear
    );
\up_xfer_data_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(73),
      Q => up_xfer_data(73),
      R => clear
    );
\up_xfer_data_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(74),
      Q => up_xfer_data(74),
      R => clear
    );
\up_xfer_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(75),
      Q => up_xfer_data(75),
      R => clear
    );
\up_xfer_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(76),
      Q => up_xfer_data(76),
      R => clear
    );
\up_xfer_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(77),
      Q => up_xfer_data(77),
      R => clear
    );
\up_xfer_data_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(78),
      Q => up_xfer_data(78),
      R => clear
    );
\up_xfer_data_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(79),
      Q => up_xfer_data(79),
      R => clear
    );
\up_xfer_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(7),
      Q => up_xfer_data(7),
      R => clear
    );
\up_xfer_data_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(80),
      Q => up_xfer_data(80),
      R => clear
    );
\up_xfer_data_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(81),
      Q => up_xfer_data(81),
      R => clear
    );
\up_xfer_data_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(82),
      Q => up_xfer_data(82),
      R => clear
    );
\up_xfer_data_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(83),
      Q => up_xfer_data(83),
      R => clear
    );
\up_xfer_data_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(84),
      Q => up_xfer_data(84),
      R => clear
    );
\up_xfer_data_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(85),
      Q => up_xfer_data(85),
      R => clear
    );
\up_xfer_data_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(86),
      Q => up_xfer_data(86),
      R => clear
    );
\up_xfer_data_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(87),
      Q => up_xfer_data(87),
      R => clear
    );
\up_xfer_data_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(88),
      Q => up_xfer_data(88),
      R => clear
    );
\up_xfer_data_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(89),
      Q => up_xfer_data(89),
      R => clear
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(8),
      Q => up_xfer_data(8),
      R => clear
    );
\up_xfer_data_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(90),
      Q => up_xfer_data(90),
      R => clear
    );
\up_xfer_data_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(91),
      Q => up_xfer_data(91),
      R => clear
    );
\up_xfer_data_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(92),
      Q => up_xfer_data(92),
      R => clear
    );
\up_xfer_data_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(93),
      Q => up_xfer_data(93),
      R => clear
    );
\up_xfer_data_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(94),
      Q => up_xfer_data(94),
      R => clear
    );
\up_xfer_data_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(95),
      Q => up_xfer_data(95),
      R => clear
    );
\up_xfer_data_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(96),
      Q => up_xfer_data(96),
      R => clear
    );
\up_xfer_data_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(97),
      Q => up_xfer_data(97),
      R => clear
    );
\up_xfer_data_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(98),
      Q => up_xfer_data(98),
      R => clear
    );
\up_xfer_data_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(99),
      Q => up_xfer_data(99),
      R => clear
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => up_data_cntrl(9),
      Q => up_xfer_data(9),
      R => clear
    );
up_xfer_done_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8400"
    )
        port map (
      I0 => up_xfer_state,
      I1 => up_xfer_done_int_i_2_n_0,
      I2 => up_xfer_toggle,
      I3 => up_rstn,
      O => up_xfer_done_int_i_1_n_0
    );
up_xfer_done_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \up_xfer_count_reg__0\(4),
      I1 => \up_xfer_count_reg__0\(2),
      I2 => \up_xfer_count_reg__0\(0),
      I3 => \up_xfer_count_reg__0\(1),
      I4 => \up_xfer_count_reg__0\(3),
      I5 => \up_xfer_count_reg__0\(5),
      O => up_xfer_done_int_i_2_n_0
    );
up_xfer_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => up_xfer_done_int_i_1_n_0,
      Q => up_xfer_done,
      R => '0'
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_state_m1,
      R => clear
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => up_xfer_state_m1,
      Q => up_xfer_state_m2,
      R => clear
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => up_xfer_state_m2,
      Q => up_xfer_state,
      R => clear
    );
up_xfer_toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_rstn,
      O => clear
    );
up_xfer_toggle_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => up_xfer_state,
      I1 => up_xfer_done_int_i_2_n_0,
      I2 => up_xfer_toggle,
      O => up_xfer_toggle_i_2_n_0
    );
up_xfer_toggle_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => p_2_in
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => up_xfer_toggle_i_2_n_0,
      D => p_2_in,
      Q => up_xfer_toggle,
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_up_xfer_status is
  port (
    up_rstn : in STD_LOGIC;
    up_clk : in STD_LOGIC;
    up_data_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    d_rst : in STD_LOGIC;
    d_clk : in STD_LOGIC;
    d_data_status : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DATA_WIDTH : integer;
  attribute DATA_WIDTH of system_axi_hdmi_core_0_up_xfer_status : entity is 2;
end system_axi_hdmi_core_0_up_xfer_status;

architecture STRUCTURE of system_axi_hdmi_core_0_up_xfer_status is
  signal d_acc_data : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \d_acc_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_xfer_count_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal d_xfer_data : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \d_xfer_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \d_xfer_data[1]_i_1_n_0\ : STD_LOGIC;
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^up_data_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \up_data_status_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_data_status_int[1]_i_2_n_0\ : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \d_xfer_data[1]_i_1\ : label is "soft_lutpair95";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of d_xfer_toggle_i_1 : label is "soft_lutpair95";
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
  up_data_status(1 downto 0) <= \^up_data_status\(1 downto 0);
\d_acc_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_acc_data[1]_i_2_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[0]\,
      I4 => d_data_status(0),
      O => d_acc_data(0)
    );
\d_acc_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_acc_data[1]_i_2_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[1]\,
      I4 => d_data_status(1),
      O => d_acc_data(1)
    );
\d_acc_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \d_xfer_count_reg__0\(5),
      I1 => \d_xfer_count_reg__0\(4),
      I2 => \d_xfer_count_reg__0\(1),
      I3 => \d_xfer_count_reg__0\(0),
      I4 => \d_xfer_count_reg__0\(3),
      I5 => \d_xfer_count_reg__0\(2),
      O => \d_acc_data[1]_i_2_n_0\
    );
\d_acc_data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => d_acc_data(0),
      Q => \d_acc_data_reg_n_0_[0]\
    );
\d_acc_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => d_acc_data(1),
      Q => \d_acc_data_reg_n_0_[1]\
    );
\d_xfer_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_xfer_count_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\d_xfer_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \d_xfer_count_reg__0\(0),
      I1 => \d_xfer_count_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\d_xfer_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \d_xfer_count_reg__0\(0),
      I1 => \d_xfer_count_reg__0\(1),
      I2 => \d_xfer_count_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\d_xfer_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \d_xfer_count_reg__0\(1),
      I1 => \d_xfer_count_reg__0\(0),
      I2 => \d_xfer_count_reg__0\(2),
      I3 => \d_xfer_count_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\d_xfer_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \d_xfer_count_reg__0\(2),
      I1 => \d_xfer_count_reg__0\(0),
      I2 => \d_xfer_count_reg__0\(1),
      I3 => \d_xfer_count_reg__0\(3),
      I4 => \d_xfer_count_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\d_xfer_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \d_xfer_count_reg__0\(3),
      I1 => \d_xfer_count_reg__0\(1),
      I2 => \d_xfer_count_reg__0\(0),
      I3 => \d_xfer_count_reg__0\(2),
      I4 => \d_xfer_count_reg__0\(4),
      I5 => \d_xfer_count_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => \p_0_in__0\(0),
      Q => \d_xfer_count_reg__0\(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => \p_0_in__0\(1),
      Q => \d_xfer_count_reg__0\(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => \p_0_in__0\(2),
      Q => \d_xfer_count_reg__0\(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => \p_0_in__0\(3),
      Q => \d_xfer_count_reg__0\(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => \p_0_in__0\(4),
      Q => \d_xfer_count_reg__0\(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => \p_0_in__0\(5),
      Q => \d_xfer_count_reg__0\(5)
    );
\d_xfer_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFB8008"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[0]\,
      I1 => \d_acc_data[1]_i_2_n_0\,
      I2 => d_xfer_state,
      I3 => d_xfer_toggle,
      I4 => d_xfer_data(0),
      O => \d_xfer_data[0]_i_1_n_0\
    );
\d_xfer_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFB8008"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[1]\,
      I1 => \d_acc_data[1]_i_2_n_0\,
      I2 => d_xfer_state,
      I3 => d_xfer_toggle,
      I4 => d_xfer_data(1),
      O => \d_xfer_data[1]_i_1_n_0\
    );
\d_xfer_data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => \d_xfer_data[0]_i_1_n_0\,
      Q => d_xfer_data(0)
    );
\d_xfer_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => \d_xfer_data[1]_i_1_n_0\,
      Q => d_xfer_data(1)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => up_xfer_toggle,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
d_xfer_toggle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => d_xfer_state,
      I1 => \d_acc_data[1]_i_2_n_0\,
      I2 => d_xfer_toggle,
      O => d_xfer_toggle_i_1_n_0
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => d_xfer_toggle_i_1_n_0,
      Q => d_xfer_toggle
    );
\up_data_status_int[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(0),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_data_status\(0),
      O => \up_data_status_int[0]_i_1_n_0\
    );
\up_data_status_int[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_rstn,
      O => p_0_in
    );
\up_data_status_int[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(1),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_data_status\(1),
      O => \up_data_status_int[1]_i_2_n_0\
    );
\up_data_status_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_data_status_int[0]_i_1_n_0\,
      Q => \^up_data_status\(0),
      R => p_0_in
    );
\up_data_status_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_data_status_int[1]_i_2_n_0\,
      Q => \^up_data_status\(1),
      R => p_0_in
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => p_0_in
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => p_0_in
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => p_0_in
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_hdmi_core_0_up_xfer_status__parameterized0\ is
  port (
    up_rstn : in STD_LOGIC;
    up_clk : in STD_LOGIC;
    up_data_status : out STD_LOGIC_VECTOR ( 2 downto 0 );
    d_rst : in STD_LOGIC;
    d_clk : in STD_LOGIC;
    d_data_status : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute DATA_WIDTH : integer;
  attribute DATA_WIDTH of \system_axi_hdmi_core_0_up_xfer_status__parameterized0\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_hdmi_core_0_up_xfer_status__parameterized0\ : entity is "up_xfer_status";
end \system_axi_hdmi_core_0_up_xfer_status__parameterized0\;

architecture STRUCTURE of \system_axi_hdmi_core_0_up_xfer_status__parameterized0\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \d_acc_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_xfer_count_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal d_xfer_data : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_i_1_n_0 : STD_LOGIC;
  signal d_xfer_toggle_i_3_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \^up_data_status\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \up_data_status_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_data_status_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_data_status_int[2]_i_2_n_0\ : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1\ : label is "soft_lutpair98";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
  up_data_status(2 downto 0) <= \^up_data_status\(2 downto 0);
\d_acc_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => d_xfer_toggle_i_3_n_0,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[0]\,
      I4 => d_data_status(0),
      O => d_acc_data(0)
    );
\d_acc_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => d_xfer_toggle_i_3_n_0,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[1]\,
      I4 => d_data_status(1),
      O => d_acc_data(1)
    );
\d_acc_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => d_xfer_toggle_i_3_n_0,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[2]\,
      I4 => d_data_status(2),
      O => d_acc_data(2)
    );
\d_acc_data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => d_acc_data(0),
      Q => \d_acc_data_reg_n_0_[0]\
    );
\d_acc_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => d_acc_data(1),
      Q => \d_acc_data_reg_n_0_[1]\
    );
\d_acc_data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => d_acc_data(2),
      Q => \d_acc_data_reg_n_0_[2]\
    );
\d_xfer_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_xfer_count_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\d_xfer_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \d_xfer_count_reg__0\(0),
      I1 => \d_xfer_count_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\d_xfer_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \d_xfer_count_reg__0\(0),
      I1 => \d_xfer_count_reg__0\(1),
      I2 => \d_xfer_count_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\d_xfer_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \d_xfer_count_reg__0\(1),
      I1 => \d_xfer_count_reg__0\(0),
      I2 => \d_xfer_count_reg__0\(2),
      I3 => \d_xfer_count_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\d_xfer_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \d_xfer_count_reg__0\(2),
      I1 => \d_xfer_count_reg__0\(0),
      I2 => \d_xfer_count_reg__0\(1),
      I3 => \d_xfer_count_reg__0\(3),
      I4 => \d_xfer_count_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\d_xfer_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \d_xfer_count_reg__0\(3),
      I1 => \d_xfer_count_reg__0\(1),
      I2 => \d_xfer_count_reg__0\(0),
      I3 => \d_xfer_count_reg__0\(2),
      I4 => \d_xfer_count_reg__0\(4),
      I5 => \d_xfer_count_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => \p_0_in__0\(0),
      Q => \d_xfer_count_reg__0\(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => \p_0_in__0\(1),
      Q => \d_xfer_count_reg__0\(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => \p_0_in__0\(2),
      Q => \d_xfer_count_reg__0\(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => \p_0_in__0\(3),
      Q => \d_xfer_count_reg__0\(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => \p_0_in__0\(4),
      Q => \d_xfer_count_reg__0\(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => \p_0_in__0\(5),
      Q => \d_xfer_count_reg__0\(5)
    );
\d_xfer_data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_i_1_n_0,
      CLR => d_rst,
      D => \d_acc_data_reg_n_0_[0]\,
      Q => d_xfer_data(0)
    );
\d_xfer_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_i_1_n_0,
      CLR => d_rst,
      D => \d_acc_data_reg_n_0_[1]\,
      Q => d_xfer_data(1)
    );
\d_xfer_data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_i_1_n_0,
      CLR => d_rst,
      D => \d_acc_data_reg_n_0_[2]\,
      Q => d_xfer_data(2)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => up_xfer_toggle,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => '1',
      CLR => d_rst,
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
d_xfer_toggle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => d_xfer_toggle_i_3_n_0,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      O => d_xfer_toggle_i_1_n_0
    );
d_xfer_toggle_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_toggle,
      O => p_1_in
    );
d_xfer_toggle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \d_xfer_count_reg__0\(5),
      I1 => \d_xfer_count_reg__0\(4),
      I2 => \d_xfer_count_reg__0\(1),
      I3 => \d_xfer_count_reg__0\(0),
      I4 => \d_xfer_count_reg__0\(3),
      I5 => \d_xfer_count_reg__0\(2),
      O => d_xfer_toggle_i_3_n_0
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_clk,
      CE => d_xfer_toggle_i_1_n_0,
      CLR => d_rst,
      D => p_1_in,
      Q => d_xfer_toggle
    );
\up_data_status_int[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(0),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_data_status\(0),
      O => \up_data_status_int[0]_i_1_n_0\
    );
\up_data_status_int[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(1),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_data_status\(1),
      O => \up_data_status_int[1]_i_1_n_0\
    );
\up_data_status_int[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_rstn,
      O => p_0_in
    );
\up_data_status_int[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(2),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_data_status\(2),
      O => \up_data_status_int[2]_i_2_n_0\
    );
\up_data_status_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_data_status_int[0]_i_1_n_0\,
      Q => \^up_data_status\(0),
      R => p_0_in
    );
\up_data_status_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_data_status_int[1]_i_1_n_0\,
      Q => \^up_data_status\(1),
      R => p_0_in
    );
\up_data_status_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => \up_data_status_int[2]_i_2_n_0\,
      Q => \^up_data_status\(2),
      R => p_0_in
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => p_0_in
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => p_0_in
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => p_0_in
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => up_clk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_mul is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
end system_axi_hdmi_core_0_ad_mul;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_mul is
begin
i_mult_macro: entity work.\system_axi_hdmi_core_0_MULT_MACRO_viv_\
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_mul_11 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p1_data_2_n_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    \bbstub_P[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_mul_11 : entity is "ad_mul";
end system_axi_hdmi_core_0_ad_mul_11;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_mul_11 is
begin
i_mult_macro: entity work.system_axi_hdmi_core_0_MULT_MACRO_12
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \bbstub_P[10]\(0) => \bbstub_P[10]\(0),
      hdmi_clk => hdmi_clk,
      p1_data_2_n_s(0) => p1_data_2_n_s(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_mul_13 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_mul_13 : entity is "ad_mul";
end system_axi_hdmi_core_0_ad_mul_13;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_mul_13 is
begin
i_mult_macro: entity work.system_axi_hdmi_core_0_MULT_MACRO_14
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_mul_19 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_mul_19 : entity is "ad_mul";
end system_axi_hdmi_core_0_ad_mul_19;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_mul_19 is
begin
i_mult_macro: entity work.system_axi_hdmi_core_0_MULT_MACRO_20
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_mul_21 is
  port (
    \p1_data_2_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p1_data_2_reg[24]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_mul_21 : entity is "ad_mul";
end system_axi_hdmi_core_0_ad_mul_21;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_mul_21 is
begin
i_mult_macro: entity work.system_axi_hdmi_core_0_MULT_MACRO_22
     port map (
      CO(0) => CO(0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk,
      \p1_data_2_reg[23]\(23 downto 0) => \p1_data_2_reg[23]\(23 downto 0),
      \p1_data_2_reg[24]\ => \p1_data_2_reg[24]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_mul_23 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p1_data_1_reg[24]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    \bbstub_P[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_mul_23 : entity is "ad_mul";
end system_axi_hdmi_core_0_ad_mul_23;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_mul_23 is
begin
i_mult_macro: entity work.system_axi_hdmi_core_0_MULT_MACRO_24
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \bbstub_P[10]\(0) => \bbstub_P[10]\(0),
      hdmi_clk => hdmi_clk,
      \p1_data_1_reg[24]\ => \p1_data_1_reg[24]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_mul_3 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_mul_3 : entity is "ad_mul";
end system_axi_hdmi_core_0_ad_mul_3;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_mul_3 is
begin
i_mult_macro: entity work.system_axi_hdmi_core_0_MULT_MACRO_4
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_mul_5 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_mul_5 : entity is "ad_mul";
end system_axi_hdmi_core_0_ad_mul_5;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_mul_5 is
begin
i_mult_macro: entity work.system_axi_hdmi_core_0_MULT_MACRO_6
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_mul_9 is
  port (
    \p1_data_3_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p1_data_3_n_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_mul_9 : entity is "ad_mul";
end system_axi_hdmi_core_0_ad_mul_9;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_mul_9 is
begin
i_mult_macro: entity work.system_axi_hdmi_core_0_MULT_MACRO_10
     port map (
      CO(0) => CO(0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk,
      p1_data_3_n_s(0) => p1_data_3_n_s(0),
      \p1_data_3_reg[23]\(23 downto 0) => \p1_data_3_reg[23]\(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_up_hdmi_tx is
  port (
    rst : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_data_cntrl : out STD_LOGIC_VECTOR ( 175 downto 0 );
    up_data_cntrl : out STD_LOGIC_VECTOR ( 155 downto 0 );
    up_data_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    up_d_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_data_status_int_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_wack_s : out STD_LOGIC;
    up_resetn_reg_0 : out STD_LOGIC;
    up_rack_s : out STD_LOGIC;
    up_resetn : out STD_LOGIC;
    p_10_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_9_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \hdmi_vs_count_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \hdmi_vs_count_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_vs_count_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_fs_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_vsync_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_fs_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hdmi_vsync_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_hsync_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_hsync_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_vs_count_reg[0]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \hdmi_vs_count_reg[0]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_vs_count_reg[0]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_vs_count_reg[0]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_vs_de_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_vs_de_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_vs_de_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_vs_de_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_hs_de_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_hs_de_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_hs_de_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_hs_de_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_vsync_reg_1 : out STD_LOGIC;
    \hdmi_clip_data_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_clip_data_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_clip_data_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_clip_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_clip_data_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hdmi_clip_data_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hdmi_enable_reg : out STD_LOGIC;
    hdmi_status_reg : out STD_LOGIC;
    \up_rdata_reg[5]_0\ : out STD_LOGIC;
    \up_rdata_reg[6]_0\ : out STD_LOGIC;
    \up_rdata_reg[24]_0\ : out STD_LOGIC;
    \up_rdata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \up_rdata_reg[25]_0\ : out STD_LOGIC;
    \up_rdata_reg[26]_0\ : out STD_LOGIC;
    \up_rdata_reg[27]_0\ : out STD_LOGIC;
    \up_rdata_reg[28]_0\ : out STD_LOGIC;
    \up_rdata_reg[29]_0\ : out STD_LOGIC;
    \up_rdata_reg[30]_0\ : out STD_LOGIC;
    \up_rdata_reg[3]_0\ : out STD_LOGIC;
    \up_rdata_reg[4]_0\ : out STD_LOGIC;
    \up_rdata_reg[7]_0\ : out STD_LOGIC;
    \up_rdata_reg[8]_0\ : out STD_LOGIC;
    \up_rdata_reg[9]_0\ : out STD_LOGIC;
    \up_rdata_reg[10]_0\ : out STD_LOGIC;
    \up_rdata_reg[11]_0\ : out STD_LOGIC;
    \up_rdata_reg[12]_0\ : out STD_LOGIC;
    \up_rdata_reg[13]_0\ : out STD_LOGIC;
    \up_rdata_reg[14]_0\ : out STD_LOGIC;
    \up_rdata_reg[15]_0\ : out STD_LOGIC;
    \up_rdata_reg[2]_0\ : out STD_LOGIC;
    \up_rdata_reg[0]_0\ : out STD_LOGIC;
    \up_rdata_reg[0]_1\ : out STD_LOGIC;
    \vdma_tpm_data_reg[22]\ : out STD_LOGIC;
    \up_rdata_d_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    hdmi_clk : in STD_LOGIC;
    vdma_clk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    d_data_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vdma_ovf_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    up_wreq_s : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    \up_wdata_int_reg[0]\ : in STD_LOGIC;
    \up_wdata_int_reg[0]_0\ : in STD_LOGIC;
    \up_wdata_int_reg[2]\ : in STD_LOGIC;
    \up_wdata_int_reg[0]_1\ : in STD_LOGIC;
    \up_wdata_int_reg[1]\ : in STD_LOGIC;
    \up_wdata_int_reg[0]_2\ : in STD_LOGIC;
    \up_wdata_int_reg[1]_0\ : in STD_LOGIC;
    \hdmi_vs_count_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_ram_reg : in STD_LOGIC;
    \hdmi_tpm_data_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    m_ram_reg_0 : in STD_LOGIC;
    m_ram_reg_1 : in STD_LOGIC;
    m_ram_reg_2 : in STD_LOGIC;
    m_ram_reg_3 : in STD_LOGIC;
    m_ram_reg_4 : in STD_LOGIC;
    m_ram_reg_5 : in STD_LOGIC;
    m_ram_reg_6 : in STD_LOGIC;
    m_ram_reg_7 : in STD_LOGIC;
    m_ram_reg_8 : in STD_LOGIC;
    m_ram_reg_9 : in STD_LOGIC;
    m_ram_reg_10 : in STD_LOGIC;
    m_ram_reg_11 : in STD_LOGIC;
    m_ram_reg_12 : in STD_LOGIC;
    m_ram_reg_13 : in STD_LOGIC;
    m_ram_reg_14 : in STD_LOGIC;
    m_ram_reg_15 : in STD_LOGIC;
    m_ram_reg_16 : in STD_LOGIC;
    m_ram_reg_17 : in STD_LOGIC;
    m_ram_reg_18 : in STD_LOGIC;
    m_ram_reg_19 : in STD_LOGIC;
    m_ram_reg_20 : in STD_LOGIC;
    m_ram_reg_21 : in STD_LOGIC;
    m_ram_reg_22 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_enable : in STD_LOGIC;
    \hdmi_24_csc_data_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vdma_fs_ret : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_wdata_int_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_waddr_int_reg[1]\ : in STD_LOGIC;
    \up_waddr_int_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_waddr_int_reg[5]\ : in STD_LOGIC;
    \up_waddr_int_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_d_count_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end system_axi_hdmi_core_0_up_hdmi_tx;

architecture STRUCTURE of system_axi_hdmi_core_0_up_hdmi_tx is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d_data_cntrl\ : STD_LOGIC_VECTOR ( 175 downto 0 );
  signal hdmi_const_rgb_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal hdmi_hl_active_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_hl_width_s : STD_LOGIC_VECTOR ( 15 to 15 );
  signal hdmi_srcsel_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal hdmi_vf_active_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_vf_width_s : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^p_10_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal p_3_in : STD_LOGIC_VECTOR ( 30 downto 2 );
  signal p_4_in : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal p_6_in : STD_LOGIC_VECTOR ( 30 downto 2 );
  signal \^p_9_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rst\ : STD_LOGIC;
  signal up_clip_max : STD_LOGIC_VECTOR ( 0 to 0 );
  signal up_clip_min : STD_LOGIC_VECTOR ( 0 to 0 );
  signal up_const_rgb : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal up_core_preset : STD_LOGIC;
  signal up_core_preset_i_1_n_0 : STD_LOGIC;
  signal \^up_data_cntrl\ : STD_LOGIC_VECTOR ( 155 downto 0 );
  signal up_hs_width : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \up_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \^up_resetn\ : STD_LOGIC;
  signal \^up_resetn_reg_0\ : STD_LOGIC;
  signal up_scratch : STD_LOGIC_VECTOR ( 30 downto 24 );
  signal up_srcsel : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \up_srcsel[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_srcsel[1]_i_1_n_0\ : STD_LOGIC;
  signal up_vs_width : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_i_xfer_cntrl_up_xfer_done_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of hdmi_enable_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of hdmi_status_i_1 : label is "soft_lutpair100";
  attribute TOTAL_WIDTH : integer;
  attribute TOTAL_WIDTH of i_clock_mon : label is 32;
  attribute DATA_WIDTH : integer;
  attribute DATA_WIDTH of i_vdma_xfer_status : label is 3;
  attribute DATA_WIDTH of i_xfer_cntrl : label is 236;
  attribute DATA_WIDTH of i_xfer_status : label is 2;
begin
  SR(0) <= \^sr\(0);
  d_data_cntrl(175 downto 0) <= \^d_data_cntrl\(175 downto 0);
  p_10_in(1 downto 0) <= \^p_10_in\(1 downto 0);
  p_9_in(1 downto 0) <= \^p_9_in\(1 downto 0);
  rst <= \^rst\;
  up_data_cntrl(155 downto 0) <= \^up_data_cntrl\(155 downto 0);
  up_resetn <= \^up_resetn\;
  up_resetn_reg_0 <= \^up_resetn_reg_0\;
hdmi_clip_data1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d_data_cntrl\(6),
      I1 => \hdmi_24_csc_data_reg[23]\(6),
      I2 => \hdmi_24_csc_data_reg[23]\(7),
      I3 => \^d_data_cntrl\(7),
      O => \hdmi_clip_data_reg[7]_0\(3)
    );
hdmi_clip_data1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d_data_cntrl\(4),
      I1 => \hdmi_24_csc_data_reg[23]\(4),
      I2 => \hdmi_24_csc_data_reg[23]\(5),
      I3 => \^d_data_cntrl\(5),
      O => \hdmi_clip_data_reg[7]_0\(2)
    );
hdmi_clip_data1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d_data_cntrl\(2),
      I1 => \hdmi_24_csc_data_reg[23]\(2),
      I2 => \hdmi_24_csc_data_reg[23]\(3),
      I3 => \^d_data_cntrl\(3),
      O => \hdmi_clip_data_reg[7]_0\(1)
    );
hdmi_clip_data1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d_data_cntrl\(0),
      I1 => \hdmi_24_csc_data_reg[23]\(0),
      I2 => \hdmi_24_csc_data_reg[23]\(1),
      I3 => \^d_data_cntrl\(1),
      O => \hdmi_clip_data_reg[7]_0\(0)
    );
hdmi_clip_data1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(6),
      I1 => \hdmi_24_csc_data_reg[23]\(6),
      I2 => \^d_data_cntrl\(7),
      I3 => \hdmi_24_csc_data_reg[23]\(7),
      O => \hdmi_clip_data_reg[7]\(3)
    );
hdmi_clip_data1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(4),
      I1 => \hdmi_24_csc_data_reg[23]\(4),
      I2 => \^d_data_cntrl\(5),
      I3 => \hdmi_24_csc_data_reg[23]\(5),
      O => \hdmi_clip_data_reg[7]\(2)
    );
hdmi_clip_data1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(2),
      I1 => \hdmi_24_csc_data_reg[23]\(2),
      I2 => \^d_data_cntrl\(3),
      I3 => \hdmi_24_csc_data_reg[23]\(3),
      O => \hdmi_clip_data_reg[7]\(1)
    );
hdmi_clip_data1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(0),
      I1 => \hdmi_24_csc_data_reg[23]\(0),
      I2 => \^d_data_cntrl\(1),
      I3 => \hdmi_24_csc_data_reg[23]\(1),
      O => \hdmi_clip_data_reg[7]\(0)
    );
\hdmi_data[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(0),
      I1 => m_ram_reg_1,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(0),
      O => D(0)
    );
\hdmi_data[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(10),
      I1 => m_ram_reg_8,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(10),
      O => D(10)
    );
\hdmi_data[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(11),
      I1 => m_ram_reg_9,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(11),
      O => D(11)
    );
\hdmi_data[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(12),
      I1 => m_ram_reg_13,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(12),
      O => D(12)
    );
\hdmi_data[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(13),
      I1 => m_ram_reg_11,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(13),
      O => D(13)
    );
\hdmi_data[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(14),
      I1 => m_ram_reg_12,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(14),
      O => D(14)
    );
\hdmi_data[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(15),
      I1 => m_ram_reg_16,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(15),
      O => D(15)
    );
\hdmi_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(16),
      I1 => m_ram_reg_14,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(16),
      O => D(16)
    );
\hdmi_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(17),
      I1 => m_ram_reg_15,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(17),
      O => D(17)
    );
\hdmi_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(18),
      I1 => m_ram_reg_19,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(18),
      O => D(18)
    );
\hdmi_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(19),
      I1 => m_ram_reg_17,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(19),
      O => D(19)
    );
\hdmi_data[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(1),
      I1 => m_ram_reg,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(1),
      O => D(1)
    );
\hdmi_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(20),
      I1 => m_ram_reg_18,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(20),
      O => D(20)
    );
\hdmi_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(21),
      I1 => m_ram_reg_22,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(21),
      O => D(21)
    );
\hdmi_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(22),
      I1 => m_ram_reg_20,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(22),
      O => D(22)
    );
\hdmi_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(23),
      I1 => m_ram_reg_21,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(23),
      O => D(23)
    );
\hdmi_data[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(2),
      I1 => m_ram_reg_0,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(2),
      O => D(2)
    );
\hdmi_data[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(3),
      I1 => m_ram_reg_4,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(3),
      O => D(3)
    );
\hdmi_data[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(4),
      I1 => m_ram_reg_2,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(4),
      O => D(4)
    );
\hdmi_data[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(5),
      I1 => m_ram_reg_3,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(5),
      O => D(5)
    );
\hdmi_data[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(6),
      I1 => m_ram_reg_7,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(6),
      O => D(6)
    );
\hdmi_data[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(7),
      I1 => m_ram_reg_5,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(7),
      O => D(7)
    );
\hdmi_data[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(8),
      I1 => m_ram_reg_6,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(8),
      O => D(8)
    );
\hdmi_data[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => hdmi_const_rgb_s(9),
      I1 => m_ram_reg_10,
      I2 => hdmi_srcsel_s(0),
      I3 => hdmi_srcsel_s(1),
      I4 => \hdmi_tpm_data_reg[23]\(9),
      O => D(9)
    );
hdmi_enable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => hdmi_srcsel_s(1),
      I1 => hdmi_srcsel_s(0),
      I2 => \^rst\,
      O => hdmi_enable_reg
    );
\hdmi_fs2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d_data_cntrl\(95),
      I1 => \hdmi_vs_count_reg[15]\(15),
      O => hdmi_fs_reg_0(1)
    );
\hdmi_fs2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^d_data_cntrl\(92),
      I1 => \hdmi_vs_count_reg[15]\(12),
      I2 => \^d_data_cntrl\(93),
      I3 => \hdmi_vs_count_reg[15]\(13),
      I4 => \hdmi_vs_count_reg[15]\(14),
      I5 => \^d_data_cntrl\(94),
      O => hdmi_fs_reg_0(0)
    );
hdmi_fs2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^d_data_cntrl\(90),
      I1 => \hdmi_vs_count_reg[15]\(10),
      I2 => \^d_data_cntrl\(91),
      I3 => \hdmi_vs_count_reg[15]\(11),
      I4 => \hdmi_vs_count_reg[15]\(9),
      I5 => \^d_data_cntrl\(89),
      O => hdmi_fs_reg(3)
    );
hdmi_fs2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^d_data_cntrl\(86),
      I1 => \hdmi_vs_count_reg[15]\(6),
      I2 => \^d_data_cntrl\(87),
      I3 => \hdmi_vs_count_reg[15]\(7),
      I4 => \hdmi_vs_count_reg[15]\(8),
      I5 => \^d_data_cntrl\(88),
      O => hdmi_fs_reg(2)
    );
hdmi_fs2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^d_data_cntrl\(84),
      I1 => \hdmi_vs_count_reg[15]\(4),
      I2 => \^d_data_cntrl\(85),
      I3 => \hdmi_vs_count_reg[15]\(5),
      I4 => \hdmi_vs_count_reg[15]\(3),
      I5 => \^d_data_cntrl\(83),
      O => hdmi_fs_reg(1)
    );
hdmi_fs2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^d_data_cntrl\(80),
      I1 => \hdmi_vs_count_reg[15]\(0),
      I2 => \^d_data_cntrl\(81),
      I3 => \hdmi_vs_count_reg[15]\(1),
      I4 => \hdmi_vs_count_reg[15]\(2),
      I5 => \^d_data_cntrl\(82),
      O => hdmi_fs_reg(0)
    );
\hdmi_hl_width_s_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(167),
      O => \hdmi_vs_count_reg[0]_1\(3)
    );
\hdmi_hl_width_s_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(166),
      O => \hdmi_vs_count_reg[0]_1\(2)
    );
\hdmi_hl_width_s_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(165),
      O => \hdmi_vs_count_reg[0]_1\(1)
    );
\hdmi_hl_width_s_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(164),
      O => \hdmi_vs_count_reg[0]_1\(0)
    );
\hdmi_hl_width_s_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(171),
      O => \hdmi_vs_count_reg[0]_0\(3)
    );
\hdmi_hl_width_s_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(170),
      O => \hdmi_vs_count_reg[0]_0\(2)
    );
\hdmi_hl_width_s_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(169),
      O => \hdmi_vs_count_reg[0]_0\(1)
    );
\hdmi_hl_width_s_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(168),
      O => \hdmi_vs_count_reg[0]_0\(0)
    );
\hdmi_hl_width_s_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hdmi_hl_width_s(15),
      O => \hdmi_vs_count_reg[0]\(2)
    );
\hdmi_hl_width_s_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(173),
      O => \hdmi_vs_count_reg[0]\(1)
    );
\hdmi_hl_width_s_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(172),
      O => \hdmi_vs_count_reg[0]\(0)
    );
hdmi_hl_width_s_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(163),
      O => S(3)
    );
hdmi_hl_width_s_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(162),
      O => S(2)
    );
hdmi_hl_width_s_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(161),
      O => S(1)
    );
hdmi_hl_width_s_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(160),
      O => S(0)
    );
\hdmi_hs1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(158),
      I1 => \out\(15),
      I2 => \^d_data_cntrl\(157),
      I3 => \out\(14),
      O => hdmi_hsync_reg_0(3)
    );
\hdmi_hs1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(156),
      I1 => \out\(13),
      I2 => \^d_data_cntrl\(155),
      I3 => \out\(12),
      O => hdmi_hsync_reg_0(2)
    );
\hdmi_hs1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(154),
      I1 => \out\(11),
      I2 => \^d_data_cntrl\(153),
      I3 => \out\(10),
      O => hdmi_hsync_reg_0(1)
    );
\hdmi_hs1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(152),
      I1 => \out\(9),
      I2 => \^d_data_cntrl\(151),
      I3 => \out\(8),
      O => hdmi_hsync_reg_0(0)
    );
hdmi_hs1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(150),
      I1 => \out\(7),
      I2 => \^d_data_cntrl\(149),
      I3 => \out\(6),
      O => hdmi_hsync_reg(3)
    );
hdmi_hs1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(148),
      I1 => \out\(5),
      I2 => \^d_data_cntrl\(147),
      I3 => \out\(4),
      O => hdmi_hsync_reg(2)
    );
hdmi_hs1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(146),
      I1 => \out\(3),
      I2 => \^d_data_cntrl\(145),
      I3 => \out\(2),
      O => hdmi_hsync_reg(1)
    );
hdmi_hs1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(144),
      I1 => \out\(1),
      I2 => \^d_data_cntrl\(143),
      I3 => \out\(0),
      O => hdmi_hsync_reg(0)
    );
\hdmi_hs_de1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(142),
      I1 => \out\(15),
      I2 => \^d_data_cntrl\(141),
      I3 => \out\(14),
      O => hdmi_hs_de_reg_0(3)
    );
\hdmi_hs_de1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(140),
      I1 => \out\(13),
      I2 => \^d_data_cntrl\(139),
      I3 => \out\(12),
      O => hdmi_hs_de_reg_0(2)
    );
\hdmi_hs_de1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(138),
      I1 => \out\(11),
      I2 => \^d_data_cntrl\(137),
      I3 => \out\(10),
      O => hdmi_hs_de_reg_0(1)
    );
\hdmi_hs_de1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(136),
      I1 => \out\(9),
      I2 => \^d_data_cntrl\(135),
      I3 => \out\(8),
      O => hdmi_hs_de_reg_0(0)
    );
hdmi_hs_de1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(134),
      I1 => \out\(7),
      I2 => \^d_data_cntrl\(133),
      I3 => \out\(6),
      O => hdmi_hs_de_reg(3)
    );
hdmi_hs_de1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(132),
      I1 => \out\(5),
      I2 => \^d_data_cntrl\(131),
      I3 => \out\(4),
      O => hdmi_hs_de_reg(2)
    );
hdmi_hs_de1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(130),
      I1 => \out\(3),
      I2 => \^d_data_cntrl\(129),
      I3 => \out\(2),
      O => hdmi_hs_de_reg(1)
    );
hdmi_hs_de1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(128),
      I1 => \out\(1),
      I2 => \^d_data_cntrl\(127),
      I3 => \out\(0),
      O => hdmi_hs_de_reg(0)
    );
hdmi_status_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rst\,
      O => hdmi_status_reg
    );
\hdmi_vf_width_s_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(104),
      O => \hdmi_vs_count_reg[0]_4\(3)
    );
\hdmi_vf_width_s_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(103),
      O => \hdmi_vs_count_reg[0]_4\(2)
    );
\hdmi_vf_width_s_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(102),
      O => \hdmi_vs_count_reg[0]_4\(1)
    );
\hdmi_vf_width_s_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(101),
      O => \hdmi_vs_count_reg[0]_4\(0)
    );
\hdmi_vf_width_s_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(108),
      O => \hdmi_vs_count_reg[0]_3\(3)
    );
\hdmi_vf_width_s_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(107),
      O => \hdmi_vs_count_reg[0]_3\(2)
    );
\hdmi_vf_width_s_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(106),
      O => \hdmi_vs_count_reg[0]_3\(1)
    );
\hdmi_vf_width_s_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(105),
      O => \hdmi_vs_count_reg[0]_3\(0)
    );
\hdmi_vf_width_s_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hdmi_vf_width_s(15),
      O => \hdmi_vs_count_reg[0]_2\(2)
    );
\hdmi_vf_width_s_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(110),
      O => \hdmi_vs_count_reg[0]_2\(1)
    );
\hdmi_vf_width_s_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(109),
      O => \hdmi_vs_count_reg[0]_2\(0)
    );
hdmi_vf_width_s_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(100),
      O => \hdmi_vs_count_reg[0]_5\(3)
    );
hdmi_vf_width_s_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(99),
      O => \hdmi_vs_count_reg[0]_5\(2)
    );
hdmi_vf_width_s_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(98),
      O => \hdmi_vs_count_reg[0]_5\(1)
    );
hdmi_vf_width_s_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl\(97),
      O => \hdmi_vs_count_reg[0]_5\(0)
    );
\hdmi_vs1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^d_data_cntrl\(93),
      I1 => \hdmi_vs_count_reg[15]\(13),
      I2 => \^d_data_cntrl\(92),
      I3 => \hdmi_vs_count_reg[15]\(12),
      O => hdmi_vsync_reg(2)
    );
\hdmi_vs1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^d_data_cntrl\(91),
      I1 => \hdmi_vs_count_reg[15]\(11),
      I2 => \^d_data_cntrl\(90),
      I3 => \hdmi_vs_count_reg[15]\(10),
      O => hdmi_vsync_reg(1)
    );
\hdmi_vs1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^d_data_cntrl\(89),
      I1 => \hdmi_vs_count_reg[15]\(9),
      I2 => \^d_data_cntrl\(88),
      I3 => \hdmi_vs_count_reg[15]\(8),
      O => hdmi_vsync_reg(0)
    );
\hdmi_vs1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(95),
      I1 => \hdmi_vs_count_reg[15]\(15),
      I2 => \hdmi_vs_count_reg[15]\(14),
      I3 => \^d_data_cntrl\(94),
      O => hdmi_vsync_reg_0(0)
    );
hdmi_vs1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^d_data_cntrl\(87),
      I1 => \hdmi_vs_count_reg[15]\(7),
      I2 => \^d_data_cntrl\(86),
      I3 => \hdmi_vs_count_reg[15]\(6),
      O => DI(3)
    );
hdmi_vs1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^d_data_cntrl\(85),
      I1 => \hdmi_vs_count_reg[15]\(5),
      I2 => \^d_data_cntrl\(84),
      I3 => \hdmi_vs_count_reg[15]\(4),
      O => DI(2)
    );
hdmi_vs1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^d_data_cntrl\(83),
      I1 => \hdmi_vs_count_reg[15]\(3),
      I2 => \^d_data_cntrl\(82),
      I3 => \hdmi_vs_count_reg[15]\(2),
      O => DI(1)
    );
hdmi_vs1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^d_data_cntrl\(81),
      I1 => \hdmi_vs_count_reg[15]\(1),
      I2 => \^d_data_cntrl\(80),
      I3 => \hdmi_vs_count_reg[15]\(0),
      O => DI(0)
    );
hdmi_vs_2d_reg_srl3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => hdmi_enable,
      O => hdmi_vsync_reg_1
    );
\hdmi_vs_de1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(79),
      I1 => \hdmi_vs_count_reg[15]\(15),
      I2 => \^d_data_cntrl\(78),
      I3 => \hdmi_vs_count_reg[15]\(14),
      O => hdmi_vs_de_reg_0(3)
    );
\hdmi_vs_de1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(77),
      I1 => \hdmi_vs_count_reg[15]\(13),
      I2 => \^d_data_cntrl\(76),
      I3 => \hdmi_vs_count_reg[15]\(12),
      O => hdmi_vs_de_reg_0(2)
    );
\hdmi_vs_de1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(75),
      I1 => \hdmi_vs_count_reg[15]\(11),
      I2 => \^d_data_cntrl\(74),
      I3 => \hdmi_vs_count_reg[15]\(10),
      O => hdmi_vs_de_reg_0(1)
    );
\hdmi_vs_de1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(73),
      I1 => \hdmi_vs_count_reg[15]\(9),
      I2 => \^d_data_cntrl\(72),
      I3 => \hdmi_vs_count_reg[15]\(8),
      O => hdmi_vs_de_reg_0(0)
    );
hdmi_vs_de1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(71),
      I1 => \hdmi_vs_count_reg[15]\(7),
      I2 => \^d_data_cntrl\(70),
      I3 => \hdmi_vs_count_reg[15]\(6),
      O => hdmi_vs_de_reg(3)
    );
hdmi_vs_de1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(69),
      I1 => \hdmi_vs_count_reg[15]\(5),
      I2 => \^d_data_cntrl\(68),
      I3 => \hdmi_vs_count_reg[15]\(4),
      O => hdmi_vs_de_reg(2)
    );
hdmi_vs_de1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(67),
      I1 => \hdmi_vs_count_reg[15]\(3),
      I2 => \^d_data_cntrl\(66),
      I3 => \hdmi_vs_count_reg[15]\(2),
      O => hdmi_vs_de_reg(1)
    );
hdmi_vs_de1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(65),
      I1 => \hdmi_vs_count_reg[15]\(1),
      I2 => \^d_data_cntrl\(64),
      I3 => \hdmi_vs_count_reg[15]\(0),
      O => hdmi_vs_de_reg(0)
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(63),
      I1 => \hdmi_vs_count_reg[15]\(15),
      I2 => \^d_data_cntrl\(62),
      I3 => \hdmi_vs_count_reg[15]\(14),
      O => hdmi_vs_de_reg_2(3)
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(126),
      I1 => \out\(15),
      I2 => \^d_data_cntrl\(125),
      I3 => \out\(14),
      O => hdmi_hs_de_reg_2(3)
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(61),
      I1 => \hdmi_vs_count_reg[15]\(13),
      I2 => \^d_data_cntrl\(60),
      I3 => \hdmi_vs_count_reg[15]\(12),
      O => hdmi_vs_de_reg_2(2)
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(124),
      I1 => \out\(13),
      I2 => \^d_data_cntrl\(123),
      I3 => \out\(12),
      O => hdmi_hs_de_reg_2(2)
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(59),
      I1 => \hdmi_vs_count_reg[15]\(11),
      I2 => \^d_data_cntrl\(58),
      I3 => \hdmi_vs_count_reg[15]\(10),
      O => hdmi_vs_de_reg_2(1)
    );
\i__carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(122),
      I1 => \out\(11),
      I2 => \^d_data_cntrl\(121),
      I3 => \out\(10),
      O => hdmi_hs_de_reg_2(1)
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(57),
      I1 => \hdmi_vs_count_reg[15]\(9),
      I2 => \^d_data_cntrl\(56),
      I3 => \hdmi_vs_count_reg[15]\(8),
      O => hdmi_vs_de_reg_2(0)
    );
\i__carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(120),
      I1 => \out\(9),
      I2 => \^d_data_cntrl\(119),
      I3 => \out\(8),
      O => hdmi_hs_de_reg_2(0)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d_data_cntrl\(14),
      I1 => \hdmi_24_csc_data_reg[23]\(14),
      I2 => \hdmi_24_csc_data_reg[23]\(15),
      I3 => \^d_data_cntrl\(15),
      O => \hdmi_clip_data_reg[15]_0\(3)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d_data_cntrl\(22),
      I1 => \hdmi_24_csc_data_reg[23]\(22),
      I2 => \hdmi_24_csc_data_reg[23]\(23),
      I3 => \^d_data_cntrl\(23),
      O => \hdmi_clip_data_reg[23]_0\(3)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d_data_cntrl\(12),
      I1 => \hdmi_24_csc_data_reg[23]\(12),
      I2 => \hdmi_24_csc_data_reg[23]\(13),
      I3 => \^d_data_cntrl\(13),
      O => \hdmi_clip_data_reg[15]_0\(2)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d_data_cntrl\(20),
      I1 => \hdmi_24_csc_data_reg[23]\(20),
      I2 => \hdmi_24_csc_data_reg[23]\(21),
      I3 => \^d_data_cntrl\(21),
      O => \hdmi_clip_data_reg[23]_0\(2)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d_data_cntrl\(10),
      I1 => \hdmi_24_csc_data_reg[23]\(10),
      I2 => \hdmi_24_csc_data_reg[23]\(11),
      I3 => \^d_data_cntrl\(11),
      O => \hdmi_clip_data_reg[15]_0\(1)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d_data_cntrl\(18),
      I1 => \hdmi_24_csc_data_reg[23]\(18),
      I2 => \hdmi_24_csc_data_reg[23]\(19),
      I3 => \^d_data_cntrl\(19),
      O => \hdmi_clip_data_reg[23]_0\(1)
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d_data_cntrl\(8),
      I1 => \hdmi_24_csc_data_reg[23]\(8),
      I2 => \hdmi_24_csc_data_reg[23]\(9),
      I3 => \^d_data_cntrl\(9),
      O => \hdmi_clip_data_reg[15]_0\(0)
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d_data_cntrl\(16),
      I1 => \hdmi_24_csc_data_reg[23]\(16),
      I2 => \hdmi_24_csc_data_reg[23]\(17),
      I3 => \^d_data_cntrl\(17),
      O => \hdmi_clip_data_reg[23]_0\(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(55),
      I1 => \hdmi_vs_count_reg[15]\(7),
      I2 => \^d_data_cntrl\(54),
      I3 => \hdmi_vs_count_reg[15]\(6),
      O => hdmi_vs_de_reg_1(3)
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(118),
      I1 => \out\(7),
      I2 => \^d_data_cntrl\(117),
      I3 => \out\(6),
      O => hdmi_hs_de_reg_1(3)
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(14),
      I1 => \hdmi_24_csc_data_reg[23]\(14),
      I2 => \^d_data_cntrl\(15),
      I3 => \hdmi_24_csc_data_reg[23]\(15),
      O => \hdmi_clip_data_reg[15]\(3)
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(22),
      I1 => \hdmi_24_csc_data_reg[23]\(22),
      I2 => \^d_data_cntrl\(23),
      I3 => \hdmi_24_csc_data_reg[23]\(23),
      O => \hdmi_clip_data_reg[23]\(3)
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(53),
      I1 => \hdmi_vs_count_reg[15]\(5),
      I2 => \^d_data_cntrl\(52),
      I3 => \hdmi_vs_count_reg[15]\(4),
      O => hdmi_vs_de_reg_1(2)
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(116),
      I1 => \out\(5),
      I2 => \^d_data_cntrl\(115),
      I3 => \out\(4),
      O => hdmi_hs_de_reg_1(2)
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(12),
      I1 => \hdmi_24_csc_data_reg[23]\(12),
      I2 => \^d_data_cntrl\(13),
      I3 => \hdmi_24_csc_data_reg[23]\(13),
      O => \hdmi_clip_data_reg[15]\(2)
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(20),
      I1 => \hdmi_24_csc_data_reg[23]\(20),
      I2 => \^d_data_cntrl\(21),
      I3 => \hdmi_24_csc_data_reg[23]\(21),
      O => \hdmi_clip_data_reg[23]\(2)
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(51),
      I1 => \hdmi_vs_count_reg[15]\(3),
      I2 => \^d_data_cntrl\(50),
      I3 => \hdmi_vs_count_reg[15]\(2),
      O => hdmi_vs_de_reg_1(1)
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(114),
      I1 => \out\(3),
      I2 => \^d_data_cntrl\(113),
      I3 => \out\(2),
      O => hdmi_hs_de_reg_1(1)
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(10),
      I1 => \hdmi_24_csc_data_reg[23]\(10),
      I2 => \^d_data_cntrl\(11),
      I3 => \hdmi_24_csc_data_reg[23]\(11),
      O => \hdmi_clip_data_reg[15]\(1)
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(18),
      I1 => \hdmi_24_csc_data_reg[23]\(18),
      I2 => \^d_data_cntrl\(19),
      I3 => \hdmi_24_csc_data_reg[23]\(19),
      O => \hdmi_clip_data_reg[23]\(1)
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(49),
      I1 => \hdmi_vs_count_reg[15]\(1),
      I2 => \^d_data_cntrl\(48),
      I3 => \hdmi_vs_count_reg[15]\(0),
      O => hdmi_vs_de_reg_1(0)
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(112),
      I1 => \out\(1),
      I2 => \^d_data_cntrl\(111),
      I3 => \out\(0),
      O => hdmi_hs_de_reg_1(0)
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(8),
      I1 => \hdmi_24_csc_data_reg[23]\(8),
      I2 => \^d_data_cntrl\(9),
      I3 => \hdmi_24_csc_data_reg[23]\(9),
      O => \hdmi_clip_data_reg[15]\(0)
    );
\i__carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d_data_cntrl\(16),
      I1 => \hdmi_24_csc_data_reg[23]\(16),
      I2 => \^d_data_cntrl\(17),
      I3 => \hdmi_24_csc_data_reg[23]\(17),
      O => \hdmi_clip_data_reg[23]\(0)
    );
i_clock_mon: entity work.system_axi_hdmi_core_0_up_clock_mon
     port map (
      d_clk => hdmi_clk,
      d_rst => \^rst\,
      up_clk => s_axi_aclk,
      up_d_count(31 downto 0) => up_d_count(31 downto 0),
      up_rstn => s_axi_aresetn
    );
i_core_rst_reg: entity work.\system_axi_hdmi_core_0_ad_rst__xdcDup__1\
     port map (
      clk => hdmi_clk,
      preset => up_core_preset,
      rst => \^rst\
    );
i_vdma_rst_reg: entity work.system_axi_hdmi_core_0_ad_rst
     port map (
      clk => vdma_clk,
      preset => up_core_preset,
      rst => \^sr\(0)
    );
i_vdma_xfer_status: entity work.\system_axi_hdmi_core_0_up_xfer_status__parameterized0\
     port map (
      d_clk => vdma_clk,
      d_data_status(2 downto 0) => vdma_ovf_reg(2 downto 0),
      d_rst => \^sr\(0),
      up_clk => s_axi_aclk,
      up_data_status(2 downto 0) => \up_data_status_int_reg[2]\(2 downto 0),
      up_rstn => s_axi_aresetn
    );
i_xfer_cntrl: entity work.system_axi_hdmi_core_0_up_xfer_cntrl
     port map (
      d_clk => hdmi_clk,
      d_data_cntrl(235 downto 234) => \^d_data_cntrl\(175 downto 174),
      d_data_cntrl(233 downto 232) => hdmi_srcsel_s(1 downto 0),
      d_data_cntrl(231 downto 208) => hdmi_const_rgb_s(23 downto 0),
      d_data_cntrl(207 downto 192) => hdmi_hl_active_s(15 downto 0),
      d_data_cntrl(191) => hdmi_hl_width_s(15),
      d_data_cntrl(190 downto 128) => \^d_data_cntrl\(173 downto 111),
      d_data_cntrl(127 downto 112) => hdmi_vf_active_s(15 downto 0),
      d_data_cntrl(111) => hdmi_vf_width_s(15),
      d_data_cntrl(110 downto 0) => \^d_data_cntrl\(110 downto 0),
      d_rst => \^rst\,
      up_clk => s_axi_aclk,
      up_data_cntrl(235 downto 233) => \^up_data_cntrl\(155 downto 153),
      up_data_cntrl(232) => up_srcsel(0),
      up_data_cntrl(231 downto 215) => \^up_data_cntrl\(152 downto 136),
      up_data_cntrl(214 downto 213) => up_const_rgb(6 downto 5),
      up_data_cntrl(212 downto 209) => \^up_data_cntrl\(135 downto 132),
      up_data_cntrl(208) => up_const_rgb(0),
      up_data_cntrl(207) => \^up_data_cntrl\(131),
      up_data_cntrl(206 downto 200) => p_6_in(30 downto 24),
      up_data_cntrl(199 downto 192) => \^up_data_cntrl\(130 downto 123),
      up_data_cntrl(191 downto 183) => p_6_in(15 downto 7),
      up_data_cntrl(182 downto 181) => \^up_data_cntrl\(122 downto 121),
      up_data_cntrl(180 downto 178) => p_6_in(4 downto 2),
      up_data_cntrl(177 downto 176) => \^up_data_cntrl\(120 downto 119),
      up_data_cntrl(175 downto 162) => up_hs_width(15 downto 2),
      up_data_cntrl(161 downto 135) => \^up_data_cntrl\(118 downto 92),
      up_data_cntrl(134 downto 133) => p_4_in(6 downto 5),
      up_data_cntrl(132 downto 131) => \^up_data_cntrl\(91 downto 90),
      up_data_cntrl(130) => p_4_in(2),
      up_data_cntrl(129 downto 127) => \^up_data_cntrl\(89 downto 87),
      up_data_cntrl(126 downto 120) => p_3_in(30 downto 24),
      up_data_cntrl(119 downto 112) => \^up_data_cntrl\(86 downto 79),
      up_data_cntrl(111 downto 98) => p_3_in(15 downto 2),
      up_data_cntrl(97 downto 96) => \^up_data_cntrl\(78 downto 77),
      up_data_cntrl(95 downto 82) => up_vs_width(15 downto 2),
      up_data_cntrl(81 downto 55) => \^up_data_cntrl\(76 downto 50),
      up_data_cntrl(54 downto 53) => p_1_in(6 downto 5),
      up_data_cntrl(52 downto 51) => \^up_data_cntrl\(49 downto 48),
      up_data_cntrl(50) => p_1_in(2),
      up_data_cntrl(49 downto 25) => \^up_data_cntrl\(47 downto 23),
      up_data_cntrl(24) => up_clip_max(0),
      up_data_cntrl(23 downto 1) => \^up_data_cntrl\(22 downto 0),
      up_data_cntrl(0) => up_clip_min(0),
      up_rstn => s_axi_aresetn,
      up_xfer_done => NLW_i_xfer_cntrl_up_xfer_done_UNCONNECTED
    );
i_xfer_status: entity work.system_axi_hdmi_core_0_up_xfer_status
     port map (
      d_clk => hdmi_clk,
      d_data_status(1 downto 0) => d_data_status(1 downto 0),
      d_rst => \^rst\,
      up_clk => s_axi_aclk,
      up_data_status(1 downto 0) => up_data_status(1 downto 0),
      up_rstn => s_axi_aresetn
    );
up_axi_awready_int_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^up_resetn_reg_0\
    );
\up_clip_max_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(0),
      Q => up_clip_max(0)
    );
\up_clip_max_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(10),
      Q => \^up_data_cntrl\(32)
    );
\up_clip_max_reg[11]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      D => \up_wdata_int_reg[31]\(11),
      PRE => \^up_resetn_reg_0\,
      Q => \^up_data_cntrl\(33)
    );
\up_clip_max_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(12),
      Q => \^up_data_cntrl\(34)
    );
\up_clip_max_reg[13]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      D => \up_wdata_int_reg[31]\(13),
      PRE => \^up_resetn_reg_0\,
      Q => \^up_data_cntrl\(35)
    );
\up_clip_max_reg[14]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      D => \up_wdata_int_reg[31]\(14),
      PRE => \^up_resetn_reg_0\,
      Q => \^up_data_cntrl\(36)
    );
\up_clip_max_reg[15]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      D => \up_wdata_int_reg[31]\(15),
      PRE => \^up_resetn_reg_0\,
      Q => \^up_data_cntrl\(37)
    );
\up_clip_max_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(16),
      Q => \^up_data_cntrl\(38)
    );
\up_clip_max_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(17),
      Q => \^up_data_cntrl\(39)
    );
\up_clip_max_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(18),
      Q => \^up_data_cntrl\(40)
    );
\up_clip_max_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(19),
      Q => \^up_data_cntrl\(41)
    );
\up_clip_max_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(1),
      Q => \^up_data_cntrl\(23)
    );
\up_clip_max_reg[20]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      D => \up_wdata_int_reg[31]\(20),
      PRE => \^up_resetn_reg_0\,
      Q => \^up_data_cntrl\(42)
    );
\up_clip_max_reg[21]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      D => \up_wdata_int_reg[31]\(21),
      PRE => \^up_resetn_reg_0\,
      Q => \^up_data_cntrl\(43)
    );
\up_clip_max_reg[22]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      D => \up_wdata_int_reg[31]\(22),
      PRE => \^up_resetn_reg_0\,
      Q => \^up_data_cntrl\(44)
    );
\up_clip_max_reg[23]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      D => \up_wdata_int_reg[31]\(23),
      PRE => \^up_resetn_reg_0\,
      Q => \^up_data_cntrl\(45)
    );
\up_clip_max_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(2),
      Q => \^up_data_cntrl\(24)
    );
\up_clip_max_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(3),
      Q => \^up_data_cntrl\(25)
    );
\up_clip_max_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      D => \up_wdata_int_reg[31]\(4),
      PRE => \^up_resetn_reg_0\,
      Q => \^up_data_cntrl\(26)
    );
\up_clip_max_reg[5]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      D => \up_wdata_int_reg[31]\(5),
      PRE => \^up_resetn_reg_0\,
      Q => \^up_data_cntrl\(27)
    );
\up_clip_max_reg[6]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      D => \up_wdata_int_reg[31]\(6),
      PRE => \^up_resetn_reg_0\,
      Q => \^up_data_cntrl\(28)
    );
\up_clip_max_reg[7]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      D => \up_wdata_int_reg[31]\(7),
      PRE => \^up_resetn_reg_0\,
      Q => \^up_data_cntrl\(29)
    );
\up_clip_max_reg[8]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      D => \up_wdata_int_reg[31]\(8),
      PRE => \^up_resetn_reg_0\,
      Q => \^up_data_cntrl\(30)
    );
\up_clip_max_reg[9]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]\(0),
      D => \up_wdata_int_reg[31]\(9),
      PRE => \^up_resetn_reg_0\,
      Q => \^up_data_cntrl\(31)
    );
\up_clip_min_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(0),
      Q => up_clip_min(0)
    );
\up_clip_min_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(10),
      Q => \^up_data_cntrl\(9)
    );
\up_clip_min_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(11),
      Q => \^up_data_cntrl\(10)
    );
\up_clip_min_reg[12]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      D => \up_wdata_int_reg[31]\(12),
      PRE => \^up_resetn_reg_0\,
      Q => \^up_data_cntrl\(11)
    );
\up_clip_min_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(13),
      Q => \^up_data_cntrl\(12)
    );
\up_clip_min_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(14),
      Q => \^up_data_cntrl\(13)
    );
\up_clip_min_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(15),
      Q => \^up_data_cntrl\(14)
    );
\up_clip_min_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(16),
      Q => \^up_data_cntrl\(15)
    );
\up_clip_min_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(17),
      Q => \^up_data_cntrl\(16)
    );
\up_clip_min_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(18),
      Q => \^up_data_cntrl\(17)
    );
\up_clip_min_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(19),
      Q => \^up_data_cntrl\(18)
    );
\up_clip_min_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(1),
      Q => \^up_data_cntrl\(0)
    );
\up_clip_min_reg[20]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      D => \up_wdata_int_reg[31]\(20),
      PRE => \^up_resetn_reg_0\,
      Q => \^up_data_cntrl\(19)
    );
\up_clip_min_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(21),
      Q => \^up_data_cntrl\(20)
    );
\up_clip_min_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(22),
      Q => \^up_data_cntrl\(21)
    );
\up_clip_min_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(23),
      Q => \^up_data_cntrl\(22)
    );
\up_clip_min_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(2),
      Q => \^up_data_cntrl\(1)
    );
\up_clip_min_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(3),
      Q => \^up_data_cntrl\(2)
    );
\up_clip_min_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      D => \up_wdata_int_reg[31]\(4),
      PRE => \^up_resetn_reg_0\,
      Q => \^up_data_cntrl\(3)
    );
\up_clip_min_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(5),
      Q => \^up_data_cntrl\(4)
    );
\up_clip_min_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(6),
      Q => \^up_data_cntrl\(5)
    );
\up_clip_min_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(7),
      Q => \^up_data_cntrl\(6)
    );
\up_clip_min_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(8),
      Q => \^up_data_cntrl\(7)
    );
\up_clip_min_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(9),
      Q => \^up_data_cntrl\(8)
    );
\up_const_rgb_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(0),
      Q => up_const_rgb(0)
    );
\up_const_rgb_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(10),
      Q => \^up_data_cntrl\(139)
    );
\up_const_rgb_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(11),
      Q => \^up_data_cntrl\(140)
    );
\up_const_rgb_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(12),
      Q => \^up_data_cntrl\(141)
    );
\up_const_rgb_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(13),
      Q => \^up_data_cntrl\(142)
    );
\up_const_rgb_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(14),
      Q => \^up_data_cntrl\(143)
    );
\up_const_rgb_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(15),
      Q => \^up_data_cntrl\(144)
    );
\up_const_rgb_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(16),
      Q => \^up_data_cntrl\(145)
    );
\up_const_rgb_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(17),
      Q => \^up_data_cntrl\(146)
    );
\up_const_rgb_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(18),
      Q => \^up_data_cntrl\(147)
    );
\up_const_rgb_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(19),
      Q => \^up_data_cntrl\(148)
    );
\up_const_rgb_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(1),
      Q => \^up_data_cntrl\(132)
    );
\up_const_rgb_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(20),
      Q => \^up_data_cntrl\(149)
    );
\up_const_rgb_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(21),
      Q => \^up_data_cntrl\(150)
    );
\up_const_rgb_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(22),
      Q => \^up_data_cntrl\(151)
    );
\up_const_rgb_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(23),
      Q => \^up_data_cntrl\(152)
    );
\up_const_rgb_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(2),
      Q => \^up_data_cntrl\(133)
    );
\up_const_rgb_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(3),
      Q => \^up_data_cntrl\(134)
    );
\up_const_rgb_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(4),
      Q => \^up_data_cntrl\(135)
    );
\up_const_rgb_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(5),
      Q => up_const_rgb(5)
    );
\up_const_rgb_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(6),
      Q => up_const_rgb(6)
    );
\up_const_rgb_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(7),
      Q => \^up_data_cntrl\(136)
    );
\up_const_rgb_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(8),
      Q => \^up_data_cntrl\(137)
    );
\up_const_rgb_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[6]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(9),
      Q => \^up_data_cntrl\(138)
    );
up_core_preset_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^up_resetn\,
      O => up_core_preset_i_1_n_0
    );
up_core_preset_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_core_preset_i_1_n_0,
      PRE => \^up_resetn_reg_0\,
      Q => up_core_preset
    );
up_csc_bypass_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[0]_0\,
      Q => \^up_data_cntrl\(154)
    );
up_hdmi_tpm_oos_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[1]_0\,
      Q => \^p_9_in\(1)
    );
\up_he_max_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(16),
      Q => \^up_data_cntrl\(101)
    );
\up_he_max_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(26),
      Q => \^up_data_cntrl\(111)
    );
\up_he_max_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(27),
      Q => \^up_data_cntrl\(112)
    );
\up_he_max_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(28),
      Q => \^up_data_cntrl\(113)
    );
\up_he_max_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(29),
      Q => \^up_data_cntrl\(114)
    );
\up_he_max_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(30),
      Q => \^up_data_cntrl\(115)
    );
\up_he_max_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(31),
      Q => \^up_data_cntrl\(116)
    );
\up_he_max_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(17),
      Q => \^up_data_cntrl\(102)
    );
\up_he_max_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(18),
      Q => \^up_data_cntrl\(103)
    );
\up_he_max_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(19),
      Q => \^up_data_cntrl\(104)
    );
\up_he_max_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(20),
      Q => \^up_data_cntrl\(105)
    );
\up_he_max_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(21),
      Q => \^up_data_cntrl\(106)
    );
\up_he_max_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(22),
      Q => \^up_data_cntrl\(107)
    );
\up_he_max_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(23),
      Q => \^up_data_cntrl\(108)
    );
\up_he_max_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(24),
      Q => \^up_data_cntrl\(109)
    );
\up_he_max_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(25),
      Q => \^up_data_cntrl\(110)
    );
\up_he_min_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(0),
      Q => \^up_data_cntrl\(88)
    );
\up_he_min_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(10),
      Q => \^up_data_cntrl\(95)
    );
\up_he_min_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(11),
      Q => \^up_data_cntrl\(96)
    );
\up_he_min_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(12),
      Q => \^up_data_cntrl\(97)
    );
\up_he_min_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(13),
      Q => \^up_data_cntrl\(98)
    );
\up_he_min_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(14),
      Q => \^up_data_cntrl\(99)
    );
\up_he_min_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(15),
      Q => \^up_data_cntrl\(100)
    );
\up_he_min_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(1),
      Q => \^up_data_cntrl\(89)
    );
\up_he_min_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(2),
      Q => p_4_in(2)
    );
\up_he_min_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(3),
      Q => \^up_data_cntrl\(90)
    );
\up_he_min_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(4),
      Q => \^up_data_cntrl\(91)
    );
\up_he_min_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(5),
      Q => p_4_in(5)
    );
\up_he_min_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(6),
      Q => p_4_in(6)
    );
\up_he_min_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(7),
      Q => \^up_data_cntrl\(92)
    );
\up_he_min_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(8),
      Q => \^up_data_cntrl\(93)
    );
\up_he_min_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_2\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(9),
      Q => \^up_data_cntrl\(94)
    );
\up_hl_active_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(16),
      Q => \^up_data_cntrl\(123)
    );
\up_hl_active_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(26),
      Q => p_6_in(26)
    );
\up_hl_active_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(27),
      Q => p_6_in(27)
    );
\up_hl_active_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(28),
      Q => p_6_in(28)
    );
\up_hl_active_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(29),
      Q => p_6_in(29)
    );
\up_hl_active_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(30),
      Q => p_6_in(30)
    );
\up_hl_active_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(31),
      Q => \^up_data_cntrl\(131)
    );
\up_hl_active_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(17),
      Q => \^up_data_cntrl\(124)
    );
\up_hl_active_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(18),
      Q => \^up_data_cntrl\(125)
    );
\up_hl_active_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(19),
      Q => \^up_data_cntrl\(126)
    );
\up_hl_active_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(20),
      Q => \^up_data_cntrl\(127)
    );
\up_hl_active_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(21),
      Q => \^up_data_cntrl\(128)
    );
\up_hl_active_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(22),
      Q => \^up_data_cntrl\(129)
    );
\up_hl_active_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(23),
      Q => \^up_data_cntrl\(130)
    );
\up_hl_active_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(24),
      Q => p_6_in(24)
    );
\up_hl_active_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(25),
      Q => p_6_in(25)
    );
\up_hl_width_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(0),
      Q => \^up_data_cntrl\(119)
    );
\up_hl_width_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(10),
      Q => p_6_in(10)
    );
\up_hl_width_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(11),
      Q => p_6_in(11)
    );
\up_hl_width_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(12),
      Q => p_6_in(12)
    );
\up_hl_width_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(13),
      Q => p_6_in(13)
    );
\up_hl_width_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(14),
      Q => p_6_in(14)
    );
\up_hl_width_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(15),
      Q => p_6_in(15)
    );
\up_hl_width_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(1),
      Q => \^up_data_cntrl\(120)
    );
\up_hl_width_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(2),
      Q => p_6_in(2)
    );
\up_hl_width_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(3),
      Q => p_6_in(3)
    );
\up_hl_width_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(4),
      Q => p_6_in(4)
    );
\up_hl_width_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(5),
      Q => \^up_data_cntrl\(121)
    );
\up_hl_width_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(6),
      Q => \^up_data_cntrl\(122)
    );
\up_hl_width_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(7),
      Q => p_6_in(7)
    );
\up_hl_width_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(8),
      Q => p_6_in(8)
    );
\up_hl_width_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[5]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(9),
      Q => p_6_in(9)
    );
\up_hs_width_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[0]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(0),
      Q => \^up_data_cntrl\(117)
    );
\up_hs_width_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[0]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(10),
      Q => up_hs_width(10)
    );
\up_hs_width_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[0]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(11),
      Q => up_hs_width(11)
    );
\up_hs_width_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[0]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(12),
      Q => up_hs_width(12)
    );
\up_hs_width_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[0]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(13),
      Q => up_hs_width(13)
    );
\up_hs_width_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[0]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(14),
      Q => up_hs_width(14)
    );
\up_hs_width_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[0]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(15),
      Q => up_hs_width(15)
    );
\up_hs_width_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[0]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(1),
      Q => \^up_data_cntrl\(118)
    );
\up_hs_width_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[0]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(2),
      Q => up_hs_width(2)
    );
\up_hs_width_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[0]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(3),
      Q => up_hs_width(3)
    );
\up_hs_width_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[0]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(4),
      Q => up_hs_width(4)
    );
\up_hs_width_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[0]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(5),
      Q => up_hs_width(5)
    );
\up_hs_width_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[0]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(6),
      Q => up_hs_width(6)
    );
\up_hs_width_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[0]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(7),
      Q => up_hs_width(7)
    );
\up_hs_width_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[0]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(8),
      Q => up_hs_width(8)
    );
\up_hs_width_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[0]\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(9),
      Q => up_hs_width(9)
    );
up_rack_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => up_rreq_s,
      Q => up_rack_s
    );
\up_rdata[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => up_const_rgb(0),
      I1 => up_srcsel(0),
      I2 => Q(1),
      I3 => \^up_data_cntrl\(154),
      I4 => Q(0),
      I5 => \^up_resetn\,
      O => \up_rdata_reg[0]_1\
    );
\up_rdata[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => up_clip_min(0),
      I1 => up_clip_max(0),
      I2 => Q(1),
      I3 => \^p_9_in\(0),
      I4 => Q(0),
      I5 => \^p_10_in\(0),
      O => \up_rdata_reg[0]_0\
    );
\up_rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => up_hs_width(10),
      I1 => p_6_in(10),
      I2 => up_vs_width(10),
      I3 => Q(2),
      I4 => Q(0),
      I5 => p_3_in(10),
      O => \up_rdata_reg[10]_0\
    );
\up_rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => up_hs_width(11),
      I1 => p_6_in(11),
      I2 => up_vs_width(11),
      I3 => Q(2),
      I4 => Q(0),
      I5 => p_3_in(11),
      O => \up_rdata_reg[11]_0\
    );
\up_rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => up_hs_width(12),
      I1 => p_6_in(12),
      I2 => up_vs_width(12),
      I3 => Q(2),
      I4 => Q(0),
      I5 => p_3_in(12),
      O => \up_rdata_reg[12]_0\
    );
\up_rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => up_hs_width(13),
      I1 => p_6_in(13),
      I2 => up_vs_width(13),
      I3 => Q(2),
      I4 => Q(0),
      I5 => p_3_in(13),
      O => \up_rdata_reg[13]_0\
    );
\up_rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => up_hs_width(14),
      I1 => p_6_in(14),
      I2 => up_vs_width(14),
      I3 => Q(2),
      I4 => Q(0),
      I5 => p_3_in(14),
      O => \up_rdata_reg[14]_0\
    );
\up_rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => up_hs_width(15),
      I1 => p_6_in(15),
      I2 => up_vs_width(15),
      I3 => Q(2),
      I4 => Q(0),
      I5 => p_3_in(15),
      O => \up_rdata_reg[15]_0\
    );
\up_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A00F00C0C0"
    )
        port map (
      I0 => p_3_in(24),
      I1 => p_6_in(24),
      I2 => Q(3),
      I3 => up_scratch(24),
      I4 => Q(1),
      I5 => Q(2),
      O => \up_rdata_reg[24]_0\
    );
\up_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000383830000808"
    )
        port map (
      I0 => up_scratch(25),
      I1 => Q(1),
      I2 => Q(3),
      I3 => p_3_in(25),
      I4 => Q(2),
      I5 => p_6_in(25),
      O => \up_rdata_reg[25]_0\
    );
\up_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A00F00C0C0"
    )
        port map (
      I0 => p_3_in(26),
      I1 => p_6_in(26),
      I2 => Q(3),
      I3 => up_scratch(26),
      I4 => Q(1),
      I5 => Q(2),
      O => \up_rdata_reg[26]_0\
    );
\up_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A00F00C0C0"
    )
        port map (
      I0 => p_3_in(27),
      I1 => p_6_in(27),
      I2 => Q(3),
      I3 => up_scratch(27),
      I4 => Q(1),
      I5 => Q(2),
      O => \up_rdata_reg[27]_0\
    );
\up_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A00F00C0C0"
    )
        port map (
      I0 => p_3_in(28),
      I1 => p_6_in(28),
      I2 => Q(3),
      I3 => up_scratch(28),
      I4 => Q(1),
      I5 => Q(2),
      O => \up_rdata_reg[28]_0\
    );
\up_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A00F00C0C0"
    )
        port map (
      I0 => p_3_in(29),
      I1 => p_6_in(29),
      I2 => Q(3),
      I3 => up_scratch(29),
      I4 => Q(1),
      I5 => Q(2),
      O => \up_rdata_reg[29]_0\
    );
\up_rdata[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_4_in(2),
      I1 => Q(1),
      I2 => up_hs_width(2),
      I3 => Q(0),
      I4 => p_6_in(2),
      O => \up_rdata[2]_i_4_n_0\
    );
\up_rdata[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(2),
      I1 => Q(1),
      I2 => up_vs_width(2),
      I3 => Q(0),
      I4 => p_3_in(2),
      O => \up_rdata[2]_i_5_n_0\
    );
\up_rdata[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A00F00C0C0"
    )
        port map (
      I0 => p_3_in(30),
      I1 => p_6_in(30),
      I2 => Q(3),
      I3 => up_scratch(30),
      I4 => Q(1),
      I5 => Q(2),
      O => \up_rdata_reg[30]_0\
    );
\up_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => up_hs_width(3),
      I1 => p_6_in(3),
      I2 => up_vs_width(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => p_3_in(3),
      O => \up_rdata_reg[3]_0\
    );
\up_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => up_hs_width(4),
      I1 => p_6_in(4),
      I2 => up_vs_width(4),
      I3 => Q(2),
      I4 => Q(0),
      I5 => p_3_in(4),
      O => \up_rdata_reg[4]_0\
    );
\up_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF00A000C000A000"
    )
        port map (
      I0 => p_3_in(5),
      I1 => p_1_in(5),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      I5 => p_4_in(5),
      O => \up_rdata[5]_i_5_n_0\
    );
\up_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00C0C00000A0A0"
    )
        port map (
      I0 => up_hs_width(5),
      I1 => up_vs_width(5),
      I2 => Q(3),
      I3 => up_const_rgb(5),
      I4 => Q(1),
      I5 => Q(2),
      O => \up_rdata[5]_i_6_n_0\
    );
\up_rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00C000A000C000"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_3_in(6),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      I5 => p_4_in(6),
      O => \up_rdata[6]_i_6_n_0\
    );
\up_rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C2C0C0020200C00"
    )
        port map (
      I0 => up_const_rgb(6),
      I1 => Q(3),
      I2 => Q(1),
      I3 => up_hs_width(6),
      I4 => Q(2),
      I5 => up_vs_width(6),
      O => \up_rdata[6]_i_7_n_0\
    );
\up_rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => up_hs_width(7),
      I1 => p_6_in(7),
      I2 => up_vs_width(7),
      I3 => Q(2),
      I4 => Q(0),
      I5 => p_3_in(7),
      O => \up_rdata_reg[7]_0\
    );
\up_rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => up_hs_width(8),
      I1 => p_6_in(8),
      I2 => up_vs_width(8),
      I3 => Q(2),
      I4 => Q(0),
      I5 => p_3_in(8),
      O => \up_rdata_reg[8]_0\
    );
\up_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => up_hs_width(9),
      I1 => p_6_in(9),
      I2 => up_vs_width(9),
      I3 => Q(2),
      I4 => Q(0),
      I5 => p_3_in(9),
      O => \up_rdata_reg[9]_0\
    );
\up_rdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(0),
      Q => \up_rdata_d_reg[31]\(0)
    );
\up_rdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(10),
      Q => \up_rdata_d_reg[31]\(10)
    );
\up_rdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(11),
      Q => \up_rdata_d_reg[31]\(11)
    );
\up_rdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(12),
      Q => \up_rdata_d_reg[31]\(12)
    );
\up_rdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(13),
      Q => \up_rdata_d_reg[31]\(13)
    );
\up_rdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(14),
      Q => \up_rdata_d_reg[31]\(14)
    );
\up_rdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(15),
      Q => \up_rdata_d_reg[31]\(15)
    );
\up_rdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(16),
      Q => \up_rdata_d_reg[31]\(16)
    );
\up_rdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(17),
      Q => \up_rdata_d_reg[31]\(17)
    );
\up_rdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(18),
      Q => \up_rdata_d_reg[31]\(18)
    );
\up_rdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(19),
      Q => \up_rdata_d_reg[31]\(19)
    );
\up_rdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(1),
      Q => \up_rdata_d_reg[31]\(1)
    );
\up_rdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(20),
      Q => \up_rdata_d_reg[31]\(20)
    );
\up_rdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(21),
      Q => \up_rdata_d_reg[31]\(21)
    );
\up_rdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(22),
      Q => \up_rdata_d_reg[31]\(22)
    );
\up_rdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(23),
      Q => \up_rdata_d_reg[31]\(23)
    );
\up_rdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(24),
      Q => \up_rdata_d_reg[31]\(24)
    );
\up_rdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(25),
      Q => \up_rdata_d_reg[31]\(25)
    );
\up_rdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(26),
      Q => \up_rdata_d_reg[31]\(26)
    );
\up_rdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(27),
      Q => \up_rdata_d_reg[31]\(27)
    );
\up_rdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(28),
      Q => \up_rdata_d_reg[31]\(28)
    );
\up_rdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(29),
      Q => \up_rdata_d_reg[31]\(29)
    );
\up_rdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(2),
      Q => \up_rdata_d_reg[31]\(2)
    );
\up_rdata_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \up_rdata[2]_i_4_n_0\,
      I1 => \up_rdata[2]_i_5_n_0\,
      O => \up_rdata_reg[2]_0\,
      S => Q(2)
    );
\up_rdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(30),
      Q => \up_rdata_d_reg[31]\(30)
    );
\up_rdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(31),
      Q => \up_rdata_d_reg[31]\(31)
    );
\up_rdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(3),
      Q => \up_rdata_d_reg[31]\(3)
    );
\up_rdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(4),
      Q => \up_rdata_d_reg[31]\(4)
    );
\up_rdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(5),
      Q => \up_rdata_d_reg[31]\(5)
    );
\up_rdata_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \up_rdata[5]_i_5_n_0\,
      I1 => \up_rdata[5]_i_6_n_0\,
      O => \up_rdata_reg[5]_0\,
      S => Q(0)
    );
\up_rdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(6),
      Q => \up_rdata_d_reg[31]\(6)
    );
\up_rdata_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \up_rdata[6]_i_6_n_0\,
      I1 => \up_rdata[6]_i_7_n_0\,
      O => \up_rdata_reg[6]_0\,
      S => Q(0)
    );
\up_rdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(7),
      Q => \up_rdata_d_reg[31]\(7)
    );
\up_rdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(8),
      Q => \up_rdata_d_reg[31]\(8)
    );
\up_rdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_d_count_reg[31]\(9),
      Q => \up_rdata_d_reg[31]\(9)
    );
up_resetn_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[0]\,
      Q => \^up_resetn\
    );
\up_scratch_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(0),
      Q => \up_rdata_reg[31]_0\(0)
    );
\up_scratch_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(10),
      Q => \up_rdata_reg[31]_0\(10)
    );
\up_scratch_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(11),
      Q => \up_rdata_reg[31]_0\(11)
    );
\up_scratch_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(12),
      Q => \up_rdata_reg[31]_0\(12)
    );
\up_scratch_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(13),
      Q => \up_rdata_reg[31]_0\(13)
    );
\up_scratch_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(14),
      Q => \up_rdata_reg[31]_0\(14)
    );
\up_scratch_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(15),
      Q => \up_rdata_reg[31]_0\(15)
    );
\up_scratch_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(16),
      Q => \up_rdata_reg[31]_0\(16)
    );
\up_scratch_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(17),
      Q => \up_rdata_reg[31]_0\(17)
    );
\up_scratch_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(18),
      Q => \up_rdata_reg[31]_0\(18)
    );
\up_scratch_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(19),
      Q => \up_rdata_reg[31]_0\(19)
    );
\up_scratch_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(1),
      Q => \up_rdata_reg[31]_0\(1)
    );
\up_scratch_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(20),
      Q => \up_rdata_reg[31]_0\(20)
    );
\up_scratch_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(21),
      Q => \up_rdata_reg[31]_0\(21)
    );
\up_scratch_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(22),
      Q => \up_rdata_reg[31]_0\(22)
    );
\up_scratch_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(23),
      Q => \up_rdata_reg[31]_0\(23)
    );
\up_scratch_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(24),
      Q => up_scratch(24)
    );
\up_scratch_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(25),
      Q => up_scratch(25)
    );
\up_scratch_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(26),
      Q => up_scratch(26)
    );
\up_scratch_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(27),
      Q => up_scratch(27)
    );
\up_scratch_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(28),
      Q => up_scratch(28)
    );
\up_scratch_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(29),
      Q => up_scratch(29)
    );
\up_scratch_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(2),
      Q => \up_rdata_reg[31]_0\(2)
    );
\up_scratch_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(30),
      Q => up_scratch(30)
    );
\up_scratch_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(31),
      Q => \up_rdata_reg[31]_0\(24)
    );
\up_scratch_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(3),
      Q => \up_rdata_reg[31]_0\(3)
    );
\up_scratch_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(4),
      Q => \up_rdata_reg[31]_0\(4)
    );
\up_scratch_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(5),
      Q => \up_rdata_reg[31]_0\(5)
    );
\up_scratch_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(6),
      Q => \up_rdata_reg[31]_0\(6)
    );
\up_scratch_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(7),
      Q => \up_rdata_reg[31]_0\(7)
    );
\up_scratch_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(8),
      Q => \up_rdata_reg[31]_0\(8)
    );
\up_scratch_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(9),
      Q => \up_rdata_reg[31]_0\(9)
    );
\up_srcsel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \up_wdata_int_reg[31]\(0),
      I1 => \up_waddr_int_reg[1]\,
      I2 => \up_waddr_int_reg[8]\(0),
      I3 => \up_waddr_int_reg[5]\,
      I4 => \up_waddr_int_reg[8]\(1),
      I5 => up_srcsel(0),
      O => \up_srcsel[0]_i_1_n_0\
    );
\up_srcsel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \up_wdata_int_reg[31]\(1),
      I1 => \up_waddr_int_reg[1]\,
      I2 => \up_waddr_int_reg[8]\(0),
      I3 => \up_waddr_int_reg[5]\,
      I4 => \up_waddr_int_reg[8]\(1),
      I5 => \^up_data_cntrl\(153),
      O => \up_srcsel[1]_i_1_n_0\
    );
\up_srcsel_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_srcsel[0]_i_1_n_0\,
      PRE => \^up_resetn_reg_0\,
      Q => up_srcsel(0)
    );
\up_srcsel_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_srcsel[1]_i_1_n_0\,
      Q => \^up_data_cntrl\(153)
    );
up_ss_bypass_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[2]\,
      Q => \^up_data_cntrl\(155)
    );
up_vdma_ovf_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[1]\,
      Q => \^p_10_in\(1)
    );
up_vdma_tpm_oos_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[0]_2\,
      Q => \^p_9_in\(0)
    );
up_vdma_unf_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[0]_1\,
      Q => \^p_10_in\(0)
    );
\up_ve_max_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(16),
      Q => \^up_data_cntrl\(59)
    );
\up_ve_max_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(26),
      Q => \^up_data_cntrl\(69)
    );
\up_ve_max_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(27),
      Q => \^up_data_cntrl\(70)
    );
\up_ve_max_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(28),
      Q => \^up_data_cntrl\(71)
    );
\up_ve_max_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(29),
      Q => \^up_data_cntrl\(72)
    );
\up_ve_max_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(30),
      Q => \^up_data_cntrl\(73)
    );
\up_ve_max_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(31),
      Q => \^up_data_cntrl\(74)
    );
\up_ve_max_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(17),
      Q => \^up_data_cntrl\(60)
    );
\up_ve_max_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(18),
      Q => \^up_data_cntrl\(61)
    );
\up_ve_max_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(19),
      Q => \^up_data_cntrl\(62)
    );
\up_ve_max_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(20),
      Q => \^up_data_cntrl\(63)
    );
\up_ve_max_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(21),
      Q => \^up_data_cntrl\(64)
    );
\up_ve_max_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(22),
      Q => \^up_data_cntrl\(65)
    );
\up_ve_max_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(23),
      Q => \^up_data_cntrl\(66)
    );
\up_ve_max_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(24),
      Q => \^up_data_cntrl\(67)
    );
\up_ve_max_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(25),
      Q => \^up_data_cntrl\(68)
    );
\up_ve_min_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(0),
      Q => \^up_data_cntrl\(46)
    );
\up_ve_min_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(10),
      Q => \^up_data_cntrl\(53)
    );
\up_ve_min_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(11),
      Q => \^up_data_cntrl\(54)
    );
\up_ve_min_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(12),
      Q => \^up_data_cntrl\(55)
    );
\up_ve_min_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(13),
      Q => \^up_data_cntrl\(56)
    );
\up_ve_min_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(14),
      Q => \^up_data_cntrl\(57)
    );
\up_ve_min_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(15),
      Q => \^up_data_cntrl\(58)
    );
\up_ve_min_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(1),
      Q => \^up_data_cntrl\(47)
    );
\up_ve_min_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(2),
      Q => p_1_in(2)
    );
\up_ve_min_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(3),
      Q => \^up_data_cntrl\(48)
    );
\up_ve_min_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(4),
      Q => \^up_data_cntrl\(49)
    );
\up_ve_min_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(5),
      Q => p_1_in(5)
    );
\up_ve_min_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(6),
      Q => p_1_in(6)
    );
\up_ve_min_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(7),
      Q => \^up_data_cntrl\(50)
    );
\up_ve_min_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(8),
      Q => \^up_data_cntrl\(51)
    );
\up_ve_min_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_1\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(9),
      Q => \^up_data_cntrl\(52)
    );
\up_vf_active_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(16),
      Q => \^up_data_cntrl\(79)
    );
\up_vf_active_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(26),
      Q => p_3_in(26)
    );
\up_vf_active_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(27),
      Q => p_3_in(27)
    );
\up_vf_active_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(28),
      Q => p_3_in(28)
    );
\up_vf_active_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(29),
      Q => p_3_in(29)
    );
\up_vf_active_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(30),
      Q => p_3_in(30)
    );
\up_vf_active_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(31),
      Q => \^up_data_cntrl\(87)
    );
\up_vf_active_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(17),
      Q => \^up_data_cntrl\(80)
    );
\up_vf_active_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(18),
      Q => \^up_data_cntrl\(81)
    );
\up_vf_active_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(19),
      Q => \^up_data_cntrl\(82)
    );
\up_vf_active_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(20),
      Q => \^up_data_cntrl\(83)
    );
\up_vf_active_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(21),
      Q => \^up_data_cntrl\(84)
    );
\up_vf_active_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(22),
      Q => \^up_data_cntrl\(85)
    );
\up_vf_active_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(23),
      Q => \^up_data_cntrl\(86)
    );
\up_vf_active_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(24),
      Q => p_3_in(24)
    );
\up_vf_active_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(25),
      Q => p_3_in(25)
    );
\up_vf_width_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(0),
      Q => \^up_data_cntrl\(77)
    );
\up_vf_width_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(10),
      Q => p_3_in(10)
    );
\up_vf_width_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(11),
      Q => p_3_in(11)
    );
\up_vf_width_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(12),
      Q => p_3_in(12)
    );
\up_vf_width_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(13),
      Q => p_3_in(13)
    );
\up_vf_width_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(14),
      Q => p_3_in(14)
    );
\up_vf_width_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(15),
      Q => p_3_in(15)
    );
\up_vf_width_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(1),
      Q => \^up_data_cntrl\(78)
    );
\up_vf_width_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(2),
      Q => p_3_in(2)
    );
\up_vf_width_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(3),
      Q => p_3_in(3)
    );
\up_vf_width_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(4),
      Q => p_3_in(4)
    );
\up_vf_width_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(5),
      Q => p_3_in(5)
    );
\up_vf_width_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(6),
      Q => p_3_in(6)
    );
\up_vf_width_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(7),
      Q => p_3_in(7)
    );
\up_vf_width_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(8),
      Q => p_3_in(8)
    );
\up_vf_width_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[8]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(9),
      Q => p_3_in(9)
    );
\up_vs_width_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(0),
      Q => \^up_data_cntrl\(75)
    );
\up_vs_width_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(10),
      Q => up_vs_width(10)
    );
\up_vs_width_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(11),
      Q => up_vs_width(11)
    );
\up_vs_width_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(12),
      Q => up_vs_width(12)
    );
\up_vs_width_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(13),
      Q => up_vs_width(13)
    );
\up_vs_width_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(14),
      Q => up_vs_width(14)
    );
\up_vs_width_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(15),
      Q => up_vs_width(15)
    );
\up_vs_width_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(1),
      Q => \^up_data_cntrl\(76)
    );
\up_vs_width_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(2),
      Q => up_vs_width(2)
    );
\up_vs_width_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(3),
      Q => up_vs_width(3)
    );
\up_vs_width_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(4),
      Q => up_vs_width(4)
    );
\up_vs_width_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(5),
      Q => up_vs_width(5)
    );
\up_vs_width_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(6),
      Q => up_vs_width(6)
    );
\up_vs_width_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(7),
      Q => up_vs_width(7)
    );
\up_vs_width_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(8),
      Q => up_vs_width(8)
    );
\up_vs_width_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_waddr_int_reg[4]_0\(0),
      CLR => \^up_resetn_reg_0\,
      D => \up_wdata_int_reg[31]\(9),
      Q => up_vs_width(9)
    );
up_wack_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^up_resetn_reg_0\,
      D => up_wreq_s,
      Q => up_wack_s
    );
\vdma_tpm_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sr\(0),
      I1 => vdma_fs_ret,
      O => \vdma_tpm_data_reg[22]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_mul is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
end system_axi_hdmi_core_0_ad_csc_1_mul;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_mul is
begin
ad_mul_1: entity work.system_axi_hdmi_core_0_ad_mul_5
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_mul_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_1_mul_1 : entity is "ad_csc_1_mul";
end system_axi_hdmi_core_0_ad_csc_1_mul_1;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_mul_1 is
begin
ad_mul_1: entity work.system_axi_hdmi_core_0_ad_mul_3
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_mul_16 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p1_data_1_reg[24]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    \bbstub_P[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_1_mul_16 : entity is "ad_csc_1_mul";
end system_axi_hdmi_core_0_ad_csc_1_mul_16;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_mul_16 is
begin
ad_mul_1: entity work.system_axi_hdmi_core_0_ad_mul_23
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \bbstub_P[10]\(0) => \bbstub_P[10]\(0),
      hdmi_clk => hdmi_clk,
      \p1_data_1_reg[24]\ => \p1_data_1_reg[24]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_mul_17 is
  port (
    \p1_data_2_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p1_data_2_reg[24]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_1_mul_17 : entity is "ad_csc_1_mul";
end system_axi_hdmi_core_0_ad_csc_1_mul_17;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_mul_17 is
begin
ad_mul_1: entity work.system_axi_hdmi_core_0_ad_mul_21
     port map (
      CO(0) => CO(0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk,
      \p1_data_2_reg[23]\(23 downto 0) => \p1_data_2_reg[23]\(23 downto 0),
      \p1_data_2_reg[24]\ => \p1_data_2_reg[24]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_mul_18 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_1_mul_18 : entity is "ad_csc_1_mul";
end system_axi_hdmi_core_0_ad_csc_1_mul_18;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_mul_18 is
begin
ad_mul_1: entity work.system_axi_hdmi_core_0_ad_mul_19
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_mul_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_1_mul_2 : entity is "ad_csc_1_mul";
end system_axi_hdmi_core_0_ad_csc_1_mul_2;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_mul_2 is
begin
ad_mul_1: entity work.system_axi_hdmi_core_0_ad_mul
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_mul_7 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_1_mul_7 : entity is "ad_csc_1_mul";
end system_axi_hdmi_core_0_ad_csc_1_mul_7;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_mul_7 is
begin
ad_mul_1: entity work.system_axi_hdmi_core_0_ad_mul_13
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1_mul_8 is
  port (
    p3_sign : out STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p1_data_2_n_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bbstub_P[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_hdmi_core_0_ad_csc_1_mul_8 : entity is "ad_csc_1_mul";
end system_axi_hdmi_core_0_ad_csc_1_mul_8;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1_mul_8 is
  signal p2_sign_reg_srl2_n_0 : STD_LOGIC;
  attribute srl_name : string;
  attribute srl_name of p2_sign_reg_srl2 : label is "inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg_srl2 ";
begin
ad_mul_1: entity work.system_axi_hdmi_core_0_ad_mul_11
     port map (
      P(23 downto 0) => P(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \bbstub_P[10]\(0) => \bbstub_P[10]\(0),
      hdmi_clk => hdmi_clk,
      p1_data_2_n_s(0) => p1_data_2_n_s(0)
    );
p2_sign_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => '1',
      Q => p2_sign_reg_srl2_n_0
    );
p3_sign_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p2_sign_reg_srl2_n_0,
      Q => p3_sign,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_hdmi_core_0_ad_csc_1_mul__parameterized0\ is
  port (
    \p1_data_3_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p1_data_3_n_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_hdmi_core_0_ad_csc_1_mul__parameterized0\ : entity is "ad_csc_1_mul";
end \system_axi_hdmi_core_0_ad_csc_1_mul__parameterized0\;

architecture STRUCTURE of \system_axi_hdmi_core_0_ad_csc_1_mul__parameterized0\ is
begin
ad_mul_1: entity work.system_axi_hdmi_core_0_ad_mul_9
     port map (
      CO(0) => CO(0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk,
      p1_data_3_n_s(0) => p1_data_3_n_s(0),
      \p1_data_3_reg[23]\(23 downto 0) => \p1_data_3_reg[23]\(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_1 is
  port (
    p3_sign : out STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p1_data_3_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_24_csc_hsync_reg : out STD_LOGIC;
    hdmi_24_csc_vsync_reg : out STD_LOGIC;
    hdmi_24_csc_data_e_reg : out STD_LOGIC;
    hdmi_24_csc_vsync_data_e_reg : out STD_LOGIC;
    hdmi_24_csc_hsync_data_e_reg : out STD_LOGIC;
    CrYCb_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hdmi_clk : in STD_LOGIC;
    hdmi_hsync : in STD_LOGIC;
    hdmi_vsync : in STD_LOGIC;
    hdmi_hsync_data_e : in STD_LOGIC;
    hdmi_vsync_data_e : in STD_LOGIC;
    hdmi_data_e : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \bbstub_P[9]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[32]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bbstub_P[9]_0\ : in STD_LOGIC;
    \bbstub_P[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[17]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[21]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[25]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[29]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[32]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    d_data_cntrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    p3_sign_reg : in STD_LOGIC
  );
end system_axi_hdmi_core_0_ad_csc_1;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_1 is
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data_1_m_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal i_add_c4_n_0 : STD_LOGIC;
  signal i_add_c4_n_1 : STD_LOGIC;
  signal p1_data_2_n_s : STD_LOGIC_VECTOR ( 24 to 24 );
  signal p1_data_3_n_s : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \^p1_data_3_reg[23]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^p3_sign\ : STD_LOGIC;
begin
  P(23 downto 0) <= \^p\(23 downto 0);
  \p1_data_3_reg[23]\(23 downto 0) <= \^p1_data_3_reg[23]\(23 downto 0);
  p3_sign <= \^p3_sign\;
i_add_c4: entity work.system_axi_hdmi_core_0_ad_csc_1_add
     port map (
      CO(0) => i_add_c4_n_0,
      CrYCb_data(7 downto 0) => CrYCb_data(7 downto 0),
      D(23 downto 0) => data_1_m_s(23 downto 0),
      P(23 downto 0) => \^p\(23 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \bbstub_P[13]\(3 downto 0) => \bbstub_P[13]\(3 downto 0),
      \bbstub_P[17]\(3 downto 0) => \bbstub_P[17]\(3 downto 0),
      \bbstub_P[17]_0\(3 downto 0) => \bbstub_P[17]_0\(3 downto 0),
      \bbstub_P[21]\(3 downto 0) => \bbstub_P[21]\(3 downto 0),
      \bbstub_P[21]_0\(3 downto 0) => \bbstub_P[21]_0\(3 downto 0),
      \bbstub_P[25]\(3 downto 0) => \bbstub_P[25]\(3 downto 0),
      \bbstub_P[25]_0\(3 downto 0) => \bbstub_P[25]_0\(3 downto 0),
      \bbstub_P[29]\(3 downto 0) => \bbstub_P[29]\(3 downto 0),
      \bbstub_P[29]_0\(3 downto 0) => \bbstub_P[29]_0\(3 downto 0),
      \bbstub_P[32]\(2 downto 0) => \bbstub_P[32]\(2 downto 0),
      \bbstub_P[32]_0\(2 downto 0) => \bbstub_P[32]_0\(2 downto 0),
      \bbstub_P[32]_1\(23 downto 0) => \^p1_data_3_reg[23]\(23 downto 0),
      \bbstub_P[9]\ => \bbstub_P[9]\,
      \bbstub_P[9]_0\ => \bbstub_P[9]_0\,
      d_data_cntrl(0) => d_data_cntrl(0),
      hdmi_24_csc_data_e_reg => hdmi_24_csc_data_e_reg,
      hdmi_24_csc_hsync_data_e_reg => hdmi_24_csc_hsync_data_e_reg,
      hdmi_24_csc_hsync_reg => hdmi_24_csc_hsync_reg,
      hdmi_24_csc_vsync_data_e_reg => hdmi_24_csc_vsync_data_e_reg,
      hdmi_24_csc_vsync_reg => hdmi_24_csc_vsync_reg,
      hdmi_clk => hdmi_clk,
      hdmi_data_e => hdmi_data_e,
      hdmi_hsync => hdmi_hsync,
      hdmi_hsync_data_e => hdmi_hsync_data_e,
      hdmi_vsync => hdmi_vsync,
      hdmi_vsync_data_e => hdmi_vsync_data_e,
      p1_data_2_n_s(0) => p1_data_2_n_s(24),
      \p1_data_2_reg[24]_0\(0) => i_add_c4_n_1,
      p1_data_3_n_s(0) => p1_data_3_n_s(24),
      p3_sign_reg => p3_sign_reg,
      p3_sign_reg_0 => \^p3_sign\
    );
i_mul_c1: entity work.system_axi_hdmi_core_0_ad_csc_1_mul_7
     port map (
      P(23 downto 0) => data_1_m_s(23 downto 0),
      Q(7 downto 0) => Q(23 downto 16),
      hdmi_clk => hdmi_clk
    );
i_mul_c2: entity work.system_axi_hdmi_core_0_ad_csc_1_mul_8
     port map (
      P(23 downto 0) => \^p\(23 downto 0),
      Q(7 downto 0) => Q(15 downto 8),
      \bbstub_P[10]\(0) => i_add_c4_n_1,
      hdmi_clk => hdmi_clk,
      p1_data_2_n_s(0) => p1_data_2_n_s(24),
      p3_sign => \^p3_sign\
    );
i_mul_c3: entity work.\system_axi_hdmi_core_0_ad_csc_1_mul__parameterized0\
     port map (
      CO(0) => i_add_c4_n_0,
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk,
      p1_data_3_n_s(0) => p1_data_3_n_s(24),
      \p1_data_3_reg[23]\(23 downto 0) => \^p1_data_3_reg[23]\(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_hdmi_core_0_ad_csc_1__parameterized0\ is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p1_data_2_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p1_data_1_reg[24]\ : out STD_LOGIC;
    CrYCb_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_clk : in STD_LOGIC;
    \bbstub_P[9]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[32]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bbstub_P[9]_0\ : in STD_LOGIC;
    \bbstub_P[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[17]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[21]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[25]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[29]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bbstub_P[32]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p3_sign : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_hdmi_core_0_ad_csc_1__parameterized0\ : entity is "ad_csc_1";
end \system_axi_hdmi_core_0_ad_csc_1__parameterized0\;

architecture STRUCTURE of \system_axi_hdmi_core_0_ad_csc_1__parameterized0\ is
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data_3_m_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal i_add_c4_n_0 : STD_LOGIC;
  signal i_add_c4_n_1 : STD_LOGIC;
  signal i_mul_c1_n_24 : STD_LOGIC;
  signal i_mul_c2_n_24 : STD_LOGIC;
  signal \^p1_data_2_reg[23]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
  P(23 downto 0) <= \^p\(23 downto 0);
  \p1_data_2_reg[23]\(23 downto 0) <= \^p1_data_2_reg[23]\(23 downto 0);
i_add_c4: entity work.\system_axi_hdmi_core_0_ad_csc_1_add__parameterized0_15\
     port map (
      CO(0) => i_add_c4_n_0,
      CrYCb_data(7 downto 0) => CrYCb_data(7 downto 0),
      D(23 downto 0) => data_3_m_s(23 downto 0),
      P(23 downto 0) => \^p\(23 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \bbstub_P[10]\ => i_mul_c2_n_24,
      \bbstub_P[10]_0\ => i_mul_c1_n_24,
      \bbstub_P[13]\(3 downto 0) => \bbstub_P[13]\(3 downto 0),
      \bbstub_P[17]\(3 downto 0) => \bbstub_P[17]\(3 downto 0),
      \bbstub_P[17]_0\(3 downto 0) => \bbstub_P[17]_0\(3 downto 0),
      \bbstub_P[21]\(3 downto 0) => \bbstub_P[21]\(3 downto 0),
      \bbstub_P[21]_0\(3 downto 0) => \bbstub_P[21]_0\(3 downto 0),
      \bbstub_P[25]\(3 downto 0) => \bbstub_P[25]\(3 downto 0),
      \bbstub_P[25]_0\(3 downto 0) => \bbstub_P[25]_0\(3 downto 0),
      \bbstub_P[29]\(3 downto 0) => \bbstub_P[29]\(3 downto 0),
      \bbstub_P[29]_0\(3 downto 0) => \bbstub_P[29]_0\(3 downto 0),
      \bbstub_P[32]\(2 downto 0) => \bbstub_P[32]\(2 downto 0),
      \bbstub_P[32]_0\(2 downto 0) => \bbstub_P[32]_0\(2 downto 0),
      \bbstub_P[32]_1\(23 downto 0) => \^p1_data_2_reg[23]\(23 downto 0),
      \bbstub_P[9]\ => \bbstub_P[9]\,
      \bbstub_P[9]_0\ => \bbstub_P[9]_0\,
      hdmi_clk => hdmi_clk,
      \p1_data_1_reg[24]_0\(0) => i_add_c4_n_1,
      \p1_data_1_reg[24]_1\ => \p1_data_1_reg[24]\,
      p3_sign => p3_sign
    );
i_mul_c1: entity work.system_axi_hdmi_core_0_ad_csc_1_mul_16
     port map (
      P(23 downto 0) => \^p\(23 downto 0),
      Q(7 downto 0) => Q(23 downto 16),
      \bbstub_P[10]\(0) => i_add_c4_n_1,
      hdmi_clk => hdmi_clk,
      \p1_data_1_reg[24]\ => i_mul_c1_n_24
    );
i_mul_c2: entity work.system_axi_hdmi_core_0_ad_csc_1_mul_17
     port map (
      CO(0) => i_add_c4_n_0,
      Q(7 downto 0) => Q(15 downto 8),
      hdmi_clk => hdmi_clk,
      \p1_data_2_reg[23]\(23 downto 0) => \^p1_data_2_reg[23]\(23 downto 0),
      \p1_data_2_reg[24]\ => i_mul_c2_n_24
    );
i_mul_c3: entity work.system_axi_hdmi_core_0_ad_csc_1_mul_18
     port map (
      P(23 downto 0) => data_3_m_s(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_hdmi_core_0_ad_csc_1__parameterized0_0\ is
  port (
    CrYCb_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_hdmi_core_0_ad_csc_1__parameterized0_0\ : entity is "ad_csc_1";
end \system_axi_hdmi_core_0_ad_csc_1__parameterized0_0\;

architecture STRUCTURE of \system_axi_hdmi_core_0_ad_csc_1__parameterized0_0\ is
  signal data_1_m_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data_2_m_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data_3_m_s : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
i_add_c4: entity work.\system_axi_hdmi_core_0_ad_csc_1_add__parameterized0\
     port map (
      CrYCb_data(7 downto 0) => CrYCb_data(7 downto 0),
      D(23 downto 0) => data_3_m_s(23 downto 0),
      \bbstub_P[32]\(23 downto 0) => data_2_m_s(23 downto 0),
      \bbstub_P[32]_0\(23 downto 0) => data_1_m_s(23 downto 0),
      hdmi_clk => hdmi_clk
    );
i_mul_c1: entity work.system_axi_hdmi_core_0_ad_csc_1_mul
     port map (
      P(23 downto 0) => data_1_m_s(23 downto 0),
      Q(7 downto 0) => Q(23 downto 16),
      hdmi_clk => hdmi_clk
    );
i_mul_c2: entity work.system_axi_hdmi_core_0_ad_csc_1_mul_1
     port map (
      P(23 downto 0) => data_2_m_s(23 downto 0),
      Q(7 downto 0) => Q(15 downto 8),
      hdmi_clk => hdmi_clk
    );
i_mul_c3: entity work.system_axi_hdmi_core_0_ad_csc_1_mul_2
     port map (
      P(23 downto 0) => data_3_m_s(23 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_ad_csc_RGB2CrYCb is
  port (
    hdmi_24_csc_hsync_reg : out STD_LOGIC;
    hdmi_24_csc_vsync_reg : out STD_LOGIC;
    hdmi_24_csc_data_e_reg : out STD_LOGIC;
    hdmi_24_csc_vsync_data_e_reg : out STD_LOGIC;
    hdmi_24_csc_hsync_data_e_reg : out STD_LOGIC;
    CrYCb_data : out STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_clk : in STD_LOGIC;
    hdmi_hsync : in STD_LOGIC;
    hdmi_vsync : in STD_LOGIC;
    hdmi_hsync_data_e : in STD_LOGIC;
    hdmi_vsync_data_e : in STD_LOGIC;
    hdmi_data_e : in STD_LOGIC;
    d_data_cntrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end system_axi_hdmi_core_0_ad_csc_RGB2CrYCb;

architecture STRUCTURE of system_axi_hdmi_core_0_ad_csc_RGB2CrYCb is
  signal \_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \_carry_i_1_n_0\ : STD_LOGIC;
  signal \_carry_i_2_n_0\ : STD_LOGIC;
  signal \_carry_i_3_n_0\ : STD_LOGIC;
  signal \_carry_i_4_n_0\ : STD_LOGIC;
  signal \_carry_i_5_n_0\ : STD_LOGIC;
  signal data_1_m_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data_2_m_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data_2_m_s_0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data_3_m_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal i_csc_1_Cb_n_48 : STD_LOGIC;
  signal p3_sign : STD_LOGIC;
begin
\_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(8),
      O => \_carry__0_i_1_n_0\
    );
\_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(7),
      O => \_carry__0_i_2_n_0\
    );
\_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(6),
      O => \_carry__0_i_3_n_0\
    );
\_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(5),
      O => \_carry__0_i_4_n_0\
    );
\_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(12),
      O => \_carry__1_i_1_n_0\
    );
\_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(11),
      O => \_carry__1_i_2_n_0\
    );
\_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(10),
      O => \_carry__1_i_3_n_0\
    );
\_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(9),
      O => \_carry__1_i_4_n_0\
    );
\_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(16),
      O => \_carry__2_i_1_n_0\
    );
\_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(15),
      O => \_carry__2_i_2_n_0\
    );
\_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(14),
      O => \_carry__2_i_3_n_0\
    );
\_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(13),
      O => \_carry__2_i_4_n_0\
    );
\_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(20),
      O => \_carry__3_i_1_n_0\
    );
\_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(19),
      O => \_carry__3_i_2_n_0\
    );
\_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(18),
      O => \_carry__3_i_3_n_0\
    );
\_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(17),
      O => \_carry__3_i_4_n_0\
    );
\_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(23),
      O => \_carry__4_i_1_n_0\
    );
\_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(22),
      O => \_carry__4_i_2_n_0\
    );
\_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(21),
      O => \_carry__4_i_3_n_0\
    );
\_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(0),
      O => \_carry_i_1_n_0\
    );
\_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(4),
      O => \_carry_i_2_n_0\
    );
\_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(3),
      O => \_carry_i_3_n_0\
    );
\_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(2),
      O => \_carry_i_4_n_0\
    );
\_carry_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_3_m_s(1),
      O => \_carry_i_5_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(8),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(8),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(8),
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(7),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(7),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(7),
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(6),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(6),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(6),
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(5),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(5),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(5),
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(12),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(12),
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(12),
      O => \i__carry__1_i_1__1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(11),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(11),
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(11),
      O => \i__carry__1_i_2__1_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(10),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(10),
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(10),
      O => \i__carry__1_i_3__1_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(9),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(9),
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(9),
      O => \i__carry__1_i_4__1_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(16),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(16),
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(16),
      O => \i__carry__2_i_1__1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(15),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(15),
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(15),
      O => \i__carry__2_i_2__1_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(14),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(14),
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(14),
      O => \i__carry__2_i_3__1_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(13),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(13),
      O => \i__carry__2_i_4__0_n_0\
    );
\i__carry__2_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(13),
      O => \i__carry__2_i_4__1_n_0\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(20),
      O => \i__carry__3_i_1_n_0\
    );
\i__carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(20),
      O => \i__carry__3_i_1__0_n_0\
    );
\i__carry__3_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(20),
      O => \i__carry__3_i_1__1_n_0\
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(19),
      O => \i__carry__3_i_2_n_0\
    );
\i__carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(19),
      O => \i__carry__3_i_2__0_n_0\
    );
\i__carry__3_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(19),
      O => \i__carry__3_i_2__1_n_0\
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(18),
      O => \i__carry__3_i_3_n_0\
    );
\i__carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(18),
      O => \i__carry__3_i_3__0_n_0\
    );
\i__carry__3_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(18),
      O => \i__carry__3_i_3__1_n_0\
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(17),
      O => \i__carry__3_i_4_n_0\
    );
\i__carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(17),
      O => \i__carry__3_i_4__0_n_0\
    );
\i__carry__3_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(17),
      O => \i__carry__3_i_4__1_n_0\
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(23),
      O => \i__carry__4_i_1_n_0\
    );
\i__carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(23),
      O => \i__carry__4_i_1__0_n_0\
    );
\i__carry__4_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(23),
      O => \i__carry__4_i_1__1_n_0\
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(22),
      O => \i__carry__4_i_2_n_0\
    );
\i__carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(22),
      O => \i__carry__4_i_2__0_n_0\
    );
\i__carry__4_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(22),
      O => \i__carry__4_i_2__1_n_0\
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(21),
      O => \i__carry__4_i_3_n_0\
    );
\i__carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(21),
      O => \i__carry__4_i_3__0_n_0\
    );
\i__carry__4_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(21),
      O => \i__carry__4_i_3__1_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(0),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(0),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(0),
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(4),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(4),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(4),
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(3),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(3),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(3),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(2),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(2),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(2),
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s(1),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_1_m_s(1),
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_2_m_s_0(1),
      O => \i__carry_i_5__1_n_0\
    );
i_csc_1_Cb: entity work.\system_axi_hdmi_core_0_ad_csc_1__parameterized0\
     port map (
      CrYCb_data(7 downto 0) => CrYCb_data(7 downto 0),
      P(23 downto 0) => data_1_m_s(23 downto 0),
      Q(23 downto 0) => Q(23 downto 0),
      S(3) => \i__carry_i_2_n_0\,
      S(2) => \i__carry_i_3_n_0\,
      S(1) => \i__carry_i_4_n_0\,
      S(0) => \i__carry_i_5_n_0\,
      \bbstub_P[13]\(3) => \i__carry_i_2__0_n_0\,
      \bbstub_P[13]\(2) => \i__carry_i_3__0_n_0\,
      \bbstub_P[13]\(1) => \i__carry_i_4__0_n_0\,
      \bbstub_P[13]\(0) => \i__carry_i_5__0_n_0\,
      \bbstub_P[17]\(3) => \i__carry__0_i_1_n_0\,
      \bbstub_P[17]\(2) => \i__carry__0_i_2_n_0\,
      \bbstub_P[17]\(1) => \i__carry__0_i_3_n_0\,
      \bbstub_P[17]\(0) => \i__carry__0_i_4_n_0\,
      \bbstub_P[17]_0\(3) => \i__carry__0_i_1__0_n_0\,
      \bbstub_P[17]_0\(2) => \i__carry__0_i_2__0_n_0\,
      \bbstub_P[17]_0\(1) => \i__carry__0_i_3__0_n_0\,
      \bbstub_P[17]_0\(0) => \i__carry__0_i_4__0_n_0\,
      \bbstub_P[21]\(3) => \i__carry__1_i_1_n_0\,
      \bbstub_P[21]\(2) => \i__carry__1_i_2_n_0\,
      \bbstub_P[21]\(1) => \i__carry__1_i_3_n_0\,
      \bbstub_P[21]\(0) => \i__carry__1_i_4_n_0\,
      \bbstub_P[21]_0\(3) => \i__carry__1_i_1__0_n_0\,
      \bbstub_P[21]_0\(2) => \i__carry__1_i_2__0_n_0\,
      \bbstub_P[21]_0\(1) => \i__carry__1_i_3__0_n_0\,
      \bbstub_P[21]_0\(0) => \i__carry__1_i_4__0_n_0\,
      \bbstub_P[25]\(3) => \i__carry__2_i_1_n_0\,
      \bbstub_P[25]\(2) => \i__carry__2_i_2_n_0\,
      \bbstub_P[25]\(1) => \i__carry__2_i_3_n_0\,
      \bbstub_P[25]\(0) => \i__carry__2_i_4_n_0\,
      \bbstub_P[25]_0\(3) => \i__carry__2_i_1__0_n_0\,
      \bbstub_P[25]_0\(2) => \i__carry__2_i_2__0_n_0\,
      \bbstub_P[25]_0\(1) => \i__carry__2_i_3__0_n_0\,
      \bbstub_P[25]_0\(0) => \i__carry__2_i_4__0_n_0\,
      \bbstub_P[29]\(3) => \i__carry__3_i_1_n_0\,
      \bbstub_P[29]\(2) => \i__carry__3_i_2_n_0\,
      \bbstub_P[29]\(1) => \i__carry__3_i_3_n_0\,
      \bbstub_P[29]\(0) => \i__carry__3_i_4_n_0\,
      \bbstub_P[29]_0\(3) => \i__carry__3_i_1__0_n_0\,
      \bbstub_P[29]_0\(2) => \i__carry__3_i_2__0_n_0\,
      \bbstub_P[29]_0\(1) => \i__carry__3_i_3__0_n_0\,
      \bbstub_P[29]_0\(0) => \i__carry__3_i_4__0_n_0\,
      \bbstub_P[32]\(2) => \i__carry__4_i_1_n_0\,
      \bbstub_P[32]\(1) => \i__carry__4_i_2_n_0\,
      \bbstub_P[32]\(0) => \i__carry__4_i_3_n_0\,
      \bbstub_P[32]_0\(2) => \i__carry__4_i_1__0_n_0\,
      \bbstub_P[32]_0\(1) => \i__carry__4_i_2__0_n_0\,
      \bbstub_P[32]_0\(0) => \i__carry__4_i_3__0_n_0\,
      \bbstub_P[9]\ => \i__carry_i_1_n_0\,
      \bbstub_P[9]_0\ => \i__carry_i_1__0_n_0\,
      hdmi_clk => hdmi_clk,
      \p1_data_1_reg[24]\ => i_csc_1_Cb_n_48,
      \p1_data_2_reg[23]\(23 downto 0) => data_2_m_s(23 downto 0),
      p3_sign => p3_sign
    );
i_csc_1_Cr: entity work.system_axi_hdmi_core_0_ad_csc_1
     port map (
      CrYCb_data(7 downto 0) => CrYCb_data(23 downto 16),
      P(23 downto 0) => data_2_m_s_0(23 downto 0),
      Q(23 downto 0) => Q(23 downto 0),
      S(3) => \_carry_i_2_n_0\,
      S(2) => \_carry_i_3_n_0\,
      S(1) => \_carry_i_4_n_0\,
      S(0) => \_carry_i_5_n_0\,
      \bbstub_P[13]\(3) => \i__carry_i_2__1_n_0\,
      \bbstub_P[13]\(2) => \i__carry_i_3__1_n_0\,
      \bbstub_P[13]\(1) => \i__carry_i_4__1_n_0\,
      \bbstub_P[13]\(0) => \i__carry_i_5__1_n_0\,
      \bbstub_P[17]\(3) => \_carry__0_i_1_n_0\,
      \bbstub_P[17]\(2) => \_carry__0_i_2_n_0\,
      \bbstub_P[17]\(1) => \_carry__0_i_3_n_0\,
      \bbstub_P[17]\(0) => \_carry__0_i_4_n_0\,
      \bbstub_P[17]_0\(3) => \i__carry__0_i_1__1_n_0\,
      \bbstub_P[17]_0\(2) => \i__carry__0_i_2__1_n_0\,
      \bbstub_P[17]_0\(1) => \i__carry__0_i_3__1_n_0\,
      \bbstub_P[17]_0\(0) => \i__carry__0_i_4__1_n_0\,
      \bbstub_P[21]\(3) => \_carry__1_i_1_n_0\,
      \bbstub_P[21]\(2) => \_carry__1_i_2_n_0\,
      \bbstub_P[21]\(1) => \_carry__1_i_3_n_0\,
      \bbstub_P[21]\(0) => \_carry__1_i_4_n_0\,
      \bbstub_P[21]_0\(3) => \i__carry__1_i_1__1_n_0\,
      \bbstub_P[21]_0\(2) => \i__carry__1_i_2__1_n_0\,
      \bbstub_P[21]_0\(1) => \i__carry__1_i_3__1_n_0\,
      \bbstub_P[21]_0\(0) => \i__carry__1_i_4__1_n_0\,
      \bbstub_P[25]\(3) => \_carry__2_i_1_n_0\,
      \bbstub_P[25]\(2) => \_carry__2_i_2_n_0\,
      \bbstub_P[25]\(1) => \_carry__2_i_3_n_0\,
      \bbstub_P[25]\(0) => \_carry__2_i_4_n_0\,
      \bbstub_P[25]_0\(3) => \i__carry__2_i_1__1_n_0\,
      \bbstub_P[25]_0\(2) => \i__carry__2_i_2__1_n_0\,
      \bbstub_P[25]_0\(1) => \i__carry__2_i_3__1_n_0\,
      \bbstub_P[25]_0\(0) => \i__carry__2_i_4__1_n_0\,
      \bbstub_P[29]\(3) => \_carry__3_i_1_n_0\,
      \bbstub_P[29]\(2) => \_carry__3_i_2_n_0\,
      \bbstub_P[29]\(1) => \_carry__3_i_3_n_0\,
      \bbstub_P[29]\(0) => \_carry__3_i_4_n_0\,
      \bbstub_P[29]_0\(3) => \i__carry__3_i_1__1_n_0\,
      \bbstub_P[29]_0\(2) => \i__carry__3_i_2__1_n_0\,
      \bbstub_P[29]_0\(1) => \i__carry__3_i_3__1_n_0\,
      \bbstub_P[29]_0\(0) => \i__carry__3_i_4__1_n_0\,
      \bbstub_P[32]\(2) => \_carry__4_i_1_n_0\,
      \bbstub_P[32]\(1) => \_carry__4_i_2_n_0\,
      \bbstub_P[32]\(0) => \_carry__4_i_3_n_0\,
      \bbstub_P[32]_0\(2) => \i__carry__4_i_1__1_n_0\,
      \bbstub_P[32]_0\(1) => \i__carry__4_i_2__1_n_0\,
      \bbstub_P[32]_0\(0) => \i__carry__4_i_3__1_n_0\,
      \bbstub_P[9]\ => \_carry_i_1_n_0\,
      \bbstub_P[9]_0\ => \i__carry_i_1__1_n_0\,
      d_data_cntrl(0) => d_data_cntrl(0),
      hdmi_24_csc_data_e_reg => hdmi_24_csc_data_e_reg,
      hdmi_24_csc_hsync_data_e_reg => hdmi_24_csc_hsync_data_e_reg,
      hdmi_24_csc_hsync_reg => hdmi_24_csc_hsync_reg,
      hdmi_24_csc_vsync_data_e_reg => hdmi_24_csc_vsync_data_e_reg,
      hdmi_24_csc_vsync_reg => hdmi_24_csc_vsync_reg,
      hdmi_clk => hdmi_clk,
      hdmi_data_e => hdmi_data_e,
      hdmi_hsync => hdmi_hsync,
      hdmi_hsync_data_e => hdmi_hsync_data_e,
      hdmi_vsync => hdmi_vsync,
      hdmi_vsync_data_e => hdmi_vsync_data_e,
      \p1_data_3_reg[23]\(23 downto 0) => data_3_m_s(23 downto 0),
      p3_sign => p3_sign,
      p3_sign_reg => i_csc_1_Cb_n_48
    );
i_csc_1_Y: entity work.\system_axi_hdmi_core_0_ad_csc_1__parameterized0_0\
     port map (
      CrYCb_data(7 downto 0) => CrYCb_data(15 downto 8),
      Q(23 downto 0) => Q(23 downto 0),
      hdmi_clk => hdmi_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_axi_hdmi_tx_core is
  port (
    hdmi_16_hsync : out STD_LOGIC;
    hdmi_16_vsync : out STD_LOGIC;
    hdmi_16_data_e : out STD_LOGIC;
    hdmi_24_hsync : out STD_LOGIC;
    hdmi_24_vsync : out STD_LOGIC;
    hdmi_24_data_e : out STD_LOGIC;
    hdmi_36_data : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    hdmi_enable : out STD_LOGIC;
    hdmi_fs_toggle_s : out STD_LOGIC;
    d_data_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \hdmi_vs_count_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \hdmi_tpm_data_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \hdmi_data_reg[0]_0\ : out STD_LOGIC;
    \hdmi_data_reg[1]_0\ : out STD_LOGIC;
    \hdmi_data_reg[2]_0\ : out STD_LOGIC;
    \hdmi_data_reg[5]_0\ : out STD_LOGIC;
    \hdmi_data_reg[3]_0\ : out STD_LOGIC;
    \hdmi_data_reg[4]_0\ : out STD_LOGIC;
    \hdmi_data_reg[8]_0\ : out STD_LOGIC;
    \hdmi_data_reg[6]_0\ : out STD_LOGIC;
    \hdmi_data_reg[7]_0\ : out STD_LOGIC;
    \hdmi_data_reg[11]_0\ : out STD_LOGIC;
    \hdmi_data_reg[9]_0\ : out STD_LOGIC;
    \hdmi_data_reg[10]_0\ : out STD_LOGIC;
    \hdmi_data_reg[14]_0\ : out STD_LOGIC;
    \hdmi_data_reg[12]_0\ : out STD_LOGIC;
    \hdmi_data_reg[13]_0\ : out STD_LOGIC;
    \hdmi_data_reg[17]_0\ : out STD_LOGIC;
    \hdmi_data_reg[15]_0\ : out STD_LOGIC;
    \hdmi_data_reg[16]_0\ : out STD_LOGIC;
    \hdmi_data_reg[20]_0\ : out STD_LOGIC;
    \hdmi_data_reg[18]_0\ : out STD_LOGIC;
    \hdmi_data_reg[19]_0\ : out STD_LOGIC;
    \hdmi_data_reg[23]_0\ : out STD_LOGIC;
    \hdmi_data_reg[21]_0\ : out STD_LOGIC;
    \hdmi_data_reg[22]_0\ : out STD_LOGIC;
    \hdmi_clip_data_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_16_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    hdmi_16_es_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \vdma_raddr_g_m1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    hdmi_clk : in STD_LOGIC;
    vdma_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \vdma_wdata_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    vdma_fs_ret_toggle_s : in STD_LOGIC;
    rst : in STD_LOGIC;
    d_data_cntrl : in STD_LOGIC_VECTOR ( 175 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[184]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[188]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[191]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[93]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \d_data_cntrl_int_reg[95]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[167]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[175]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[100]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[104]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[108]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[111]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \d_data_cntrl_int_reg[71]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[79]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[55]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[63]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[151]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[159]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[135]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[143]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[90]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[95]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[14]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[22]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[22]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[233]\ : in STD_LOGIC;
    rst_reg : in STD_LOGIC;
    hdmi_enable_reg_0 : in STD_LOGIC;
    \vdma_fs_waddr_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end system_axi_hdmi_core_0_axi_hdmi_tx_core;

architecture STRUCTURE of system_axi_hdmi_core_0_axi_hdmi_tx_core is
  signal b2g_return : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hdmi_16_data_d : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \hdmi_16_data_d[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_16_data_d[10]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_16_data_d[11]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_16_data_d[12]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_16_data_d[13]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_16_data_d[14]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_16_data_d[15]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_16_data_d[1]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_16_data_d[2]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_16_data_d[3]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_16_data_d[4]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_16_data_d[5]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_16_data_d[6]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_16_data_d[7]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_16_data_d[8]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_16_data_d[9]_i_1_n_0\ : STD_LOGIC;
  signal hdmi_16_data_e_d : STD_LOGIC;
  signal hdmi_16_hsync_d : STD_LOGIC;
  signal hdmi_16_hsync_data_e_d : STD_LOGIC;
  signal hdmi_16_vsync_d : STD_LOGIC;
  signal hdmi_16_vsync_data_e_d : STD_LOGIC;
  signal \hdmi_24_csc_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_24_csc_data[9]_i_1_n_0\ : STD_LOGIC;
  signal hdmi_24_csc_data_e : STD_LOGIC;
  signal hdmi_24_csc_hsync : STD_LOGIC;
  signal hdmi_24_csc_hsync_data_e : STD_LOGIC;
  signal hdmi_24_csc_vsync : STD_LOGIC;
  signal hdmi_24_csc_vsync_data_e : STD_LOGIC;
  signal hdmi_clip_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal hdmi_clip_data1 : STD_LOGIC;
  signal hdmi_clip_data10_in : STD_LOGIC;
  signal hdmi_clip_data11_in : STD_LOGIC;
  signal hdmi_clip_data14_in : STD_LOGIC;
  signal hdmi_clip_data15_in : STD_LOGIC;
  signal hdmi_clip_data17_in : STD_LOGIC;
  signal hdmi_clip_data1_carry_n_1 : STD_LOGIC;
  signal hdmi_clip_data1_carry_n_2 : STD_LOGIC;
  signal hdmi_clip_data1_carry_n_3 : STD_LOGIC;
  signal \hdmi_clip_data1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \hdmi_clip_data1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \hdmi_clip_data1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \hdmi_clip_data1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \hdmi_clip_data1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \hdmi_clip_data1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \hdmi_clip_data1_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \hdmi_clip_data1_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \hdmi_clip_data1_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \hdmi_clip_data1_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \hdmi_clip_data1_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \hdmi_clip_data1_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \hdmi_clip_data1_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \hdmi_clip_data1_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \hdmi_clip_data1_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal \^hdmi_clip_data_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal hdmi_clip_de_d : STD_LOGIC;
  signal hdmi_clip_hs_d : STD_LOGIC;
  signal hdmi_clip_hs_de_d : STD_LOGIC;
  signal hdmi_clip_vs_d : STD_LOGIC;
  signal hdmi_clip_vs_de_d : STD_LOGIC;
  signal hdmi_csc_data_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal hdmi_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal hdmi_data_e : STD_LOGIC;
  signal hdmi_data_sel_2d : STD_LOGIC;
  signal hdmi_data_sel_d : STD_LOGIC;
  signal hdmi_de_2d : STD_LOGIC;
  signal hdmi_de_d : STD_LOGIC;
  signal hdmi_de_s : STD_LOGIC;
  signal \^hdmi_enable\ : STD_LOGIC;
  signal hdmi_es_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_es_data_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_es_hs_de : STD_LOGIC;
  signal hdmi_es_vs_de : STD_LOGIC;
  signal hdmi_fs : STD_LOGIC;
  signal hdmi_fs2 : STD_LOGIC;
  signal \hdmi_fs2_carry__0_n_3\ : STD_LOGIC;
  signal hdmi_fs2_carry_n_0 : STD_LOGIC;
  signal hdmi_fs2_carry_n_1 : STD_LOGIC;
  signal hdmi_fs2_carry_n_2 : STD_LOGIC;
  signal hdmi_fs2_carry_n_3 : STD_LOGIC;
  signal hdmi_fs_i_1_n_0 : STD_LOGIC;
  signal hdmi_fs_i_2_n_0 : STD_LOGIC;
  signal hdmi_fs_i_3_n_0 : STD_LOGIC;
  signal hdmi_fs_i_4_n_0 : STD_LOGIC;
  signal hdmi_fs_i_5_n_0 : STD_LOGIC;
  signal hdmi_fs_ret : STD_LOGIC;
  signal hdmi_fs_ret_s : STD_LOGIC;
  signal hdmi_fs_ret_toggle_m1 : STD_LOGIC;
  signal hdmi_fs_ret_toggle_m2 : STD_LOGIC;
  signal hdmi_fs_ret_toggle_m3 : STD_LOGIC;
  signal hdmi_fs_toggle_i_1_n_0 : STD_LOGIC;
  signal \^hdmi_fs_toggle_s\ : STD_LOGIC;
  signal hdmi_fs_waddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal hdmi_hl_width_s : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \hdmi_hl_width_s_carry__0_n_0\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__0_n_3\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__1_n_0\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__1_n_1\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__1_n_2\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__1_n_3\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__2_n_2\ : STD_LOGIC;
  signal \hdmi_hl_width_s_carry__2_n_3\ : STD_LOGIC;
  signal hdmi_hl_width_s_carry_n_0 : STD_LOGIC;
  signal hdmi_hl_width_s_carry_n_1 : STD_LOGIC;
  signal hdmi_hl_width_s_carry_n_2 : STD_LOGIC;
  signal hdmi_hl_width_s_carry_n_3 : STD_LOGIC;
  signal hdmi_hs1 : STD_LOGIC;
  signal \hdmi_hs1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hs1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_hs1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_hs1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \hdmi_hs1_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_hs1_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_hs1_carry__0_n_3\ : STD_LOGIC;
  signal hdmi_hs1_carry_i_1_n_0 : STD_LOGIC;
  signal hdmi_hs1_carry_i_2_n_0 : STD_LOGIC;
  signal hdmi_hs1_carry_i_3_n_0 : STD_LOGIC;
  signal hdmi_hs1_carry_i_4_n_0 : STD_LOGIC;
  signal hdmi_hs1_carry_n_0 : STD_LOGIC;
  signal hdmi_hs1_carry_n_1 : STD_LOGIC;
  signal hdmi_hs1_carry_n_2 : STD_LOGIC;
  signal hdmi_hs1_carry_n_3 : STD_LOGIC;
  signal hdmi_hs_2d_reg_srl3_i_1_n_0 : STD_LOGIC;
  signal hdmi_hs_2d_reg_srl3_n_0 : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_hs_count0_carry__0_n_3\ : STD_LOGIC;
  signal hdmi_hs_count0_carry_i_1_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_i_2_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_i_3_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_i_4_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_i_5_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_i_6_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_i_7_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_i_8_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_n_0 : STD_LOGIC;
  signal hdmi_hs_count0_carry_n_1 : STD_LOGIC;
  signal hdmi_hs_count0_carry_n_2 : STD_LOGIC;
  signal hdmi_hs_count0_carry_n_3 : STD_LOGIC;
  signal \hdmi_hs_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_hs_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal hdmi_hs_de : STD_LOGIC;
  signal hdmi_hs_de1 : STD_LOGIC;
  signal hdmi_hs_de11_in : STD_LOGIC;
  signal \hdmi_hs_de1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_hs_de1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_hs_de1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_hs_de1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \hdmi_hs_de1_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_hs_de1_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_hs_de1_carry__0_n_3\ : STD_LOGIC;
  signal hdmi_hs_de1_carry_i_1_n_0 : STD_LOGIC;
  signal hdmi_hs_de1_carry_i_2_n_0 : STD_LOGIC;
  signal hdmi_hs_de1_carry_i_3_n_0 : STD_LOGIC;
  signal hdmi_hs_de1_carry_i_4_n_0 : STD_LOGIC;
  signal hdmi_hs_de1_carry_n_0 : STD_LOGIC;
  signal hdmi_hs_de1_carry_n_1 : STD_LOGIC;
  signal hdmi_hs_de1_carry_n_2 : STD_LOGIC;
  signal hdmi_hs_de1_carry_n_3 : STD_LOGIC;
  signal \hdmi_hs_de1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_hs_de1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_hs_de1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \hdmi_hs_de1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \hdmi_hs_de1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \hdmi_hs_de1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \hdmi_hs_de1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal hdmi_hs_de_2d_reg_srl2_n_0 : STD_LOGIC;
  signal hdmi_hs_de_i_1_n_0 : STD_LOGIC;
  signal hdmi_hsync : STD_LOGIC;
  signal hdmi_hsync_data_e : STD_LOGIC;
  signal \hdmi_raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_raddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_raddr[8]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_raddr[9]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_raddr[9]_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \hdmi_raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \hdmi_raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \hdmi_raddr_reg_n_0_[9]\ : STD_LOGIC;
  signal hdmi_ss_data_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_tpm_data0 : STD_LOGIC;
  signal \hdmi_tpm_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \^hdmi_tpm_data_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \hdmi_tpm_data_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_tpm_data_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \hdmi_tpm_oos0_carry__0_n_0\ : STD_LOGIC;
  signal \hdmi_tpm_oos0_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_tpm_oos0_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_tpm_oos0_carry__0_n_3\ : STD_LOGIC;
  signal hdmi_tpm_oos0_carry_n_0 : STD_LOGIC;
  signal hdmi_tpm_oos0_carry_n_1 : STD_LOGIC;
  signal hdmi_tpm_oos0_carry_n_2 : STD_LOGIC;
  signal hdmi_tpm_oos0_carry_n_3 : STD_LOGIC;
  signal hdmi_vf_width_s : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \hdmi_vf_width_s_carry__0_n_0\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__0_n_3\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__1_n_0\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__1_n_1\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__1_n_2\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__1_n_3\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__2_n_2\ : STD_LOGIC;
  signal \hdmi_vf_width_s_carry__2_n_3\ : STD_LOGIC;
  signal hdmi_vf_width_s_carry_n_0 : STD_LOGIC;
  signal hdmi_vf_width_s_carry_n_1 : STD_LOGIC;
  signal hdmi_vf_width_s_carry_n_2 : STD_LOGIC;
  signal hdmi_vf_width_s_carry_n_3 : STD_LOGIC;
  signal \hdmi_vs1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vs1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \hdmi_vs1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \hdmi_vs1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \hdmi_vs1_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_vs1_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_vs1_carry__0_n_3\ : STD_LOGIC;
  signal hdmi_vs1_carry_i_5_n_0 : STD_LOGIC;
  signal hdmi_vs1_carry_i_6_n_0 : STD_LOGIC;
  signal hdmi_vs1_carry_i_7_n_0 : STD_LOGIC;
  signal hdmi_vs1_carry_i_8_n_0 : STD_LOGIC;
  signal hdmi_vs1_carry_n_0 : STD_LOGIC;
  signal hdmi_vs1_carry_n_1 : STD_LOGIC;
  signal hdmi_vs1_carry_n_2 : STD_LOGIC;
  signal hdmi_vs1_carry_n_3 : STD_LOGIC;
  signal hdmi_vs_2d_reg_srl3_n_0 : STD_LOGIC;
  signal hdmi_vs_count : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_vs_count0_carry__0_n_3\ : STD_LOGIC;
  signal hdmi_vs_count0_carry_i_1_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_i_2_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_i_3_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_i_4_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_i_5_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_i_6_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_i_7_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_i_8_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_n_0 : STD_LOGIC;
  signal hdmi_vs_count0_carry_n_1 : STD_LOGIC;
  signal hdmi_vs_count0_carry_n_2 : STD_LOGIC;
  signal hdmi_vs_count0_carry_n_3 : STD_LOGIC;
  signal \hdmi_vs_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \^hdmi_vs_count_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \hdmi_vs_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \hdmi_vs_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal hdmi_vs_de : STD_LOGIC;
  signal hdmi_vs_de1 : STD_LOGIC;
  signal hdmi_vs_de10_in : STD_LOGIC;
  signal \hdmi_vs_de1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \hdmi_vs_de1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \hdmi_vs_de1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \hdmi_vs_de1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \hdmi_vs_de1_carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_vs_de1_carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_vs_de1_carry__0_n_3\ : STD_LOGIC;
  signal hdmi_vs_de1_carry_i_1_n_0 : STD_LOGIC;
  signal hdmi_vs_de1_carry_i_2_n_0 : STD_LOGIC;
  signal hdmi_vs_de1_carry_i_3_n_0 : STD_LOGIC;
  signal hdmi_vs_de1_carry_i_4_n_0 : STD_LOGIC;
  signal hdmi_vs_de1_carry_n_0 : STD_LOGIC;
  signal hdmi_vs_de1_carry_n_1 : STD_LOGIC;
  signal hdmi_vs_de1_carry_n_2 : STD_LOGIC;
  signal hdmi_vs_de1_carry_n_3 : STD_LOGIC;
  signal \hdmi_vs_de1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \hdmi_vs_de1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \hdmi_vs_de1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \hdmi_vs_de1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \hdmi_vs_de1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \hdmi_vs_de1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \hdmi_vs_de1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal hdmi_vs_de_2d_reg_srl2_n_0 : STD_LOGIC;
  signal hdmi_vs_de_i_1_n_0 : STD_LOGIC;
  signal hdmi_vsync : STD_LOGIC;
  signal hdmi_vsync_data_e : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__5_n_0\ : STD_LOGIC;
  signal i_csc_RGB2CrYCb_n_0 : STD_LOGIC;
  signal i_csc_RGB2CrYCb_n_1 : STD_LOGIC;
  signal i_csc_RGB2CrYCb_n_2 : STD_LOGIC;
  signal i_csc_RGB2CrYCb_n_3 : STD_LOGIC;
  signal i_csc_RGB2CrYCb_n_4 : STD_LOGIC;
  signal i_mem_n_0 : STD_LOGIC;
  signal i_mem_n_1 : STD_LOGIC;
  signal i_mem_n_16 : STD_LOGIC;
  signal i_mem_n_17 : STD_LOGIC;
  signal i_mem_n_18 : STD_LOGIC;
  signal i_mem_n_19 : STD_LOGIC;
  signal i_mem_n_2 : STD_LOGIC;
  signal i_mem_n_3 : STD_LOGIC;
  signal i_mem_n_32 : STD_LOGIC;
  signal i_ss_444to422_n_0 : STD_LOGIC;
  signal i_ss_444to422_n_1 : STD_LOGIC;
  signal i_ss_444to422_n_2 : STD_LOGIC;
  signal i_ss_444to422_n_3 : STD_LOGIC;
  signal i_ss_444to422_n_4 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal NLW_hdmi_clip_data1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_clip_data1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_clip_data1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_clip_data1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_clip_data1_inferred__3/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_clip_data1_inferred__4/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_hdmi_fs2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_fs2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_hdmi_fs2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_hl_width_s_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_hdmi_hl_width_s_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_hdmi_hs1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_hs1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_hdmi_hs_count0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_hs_count0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_hs_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_hdmi_hs_de1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_hs_de1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_hs_de1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_hs_de1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_tpm_data_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_hdmi_tpm_oos0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_tpm_oos0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_vf_width_s_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_hdmi_vf_width_s_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_hdmi_vs1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_vs1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_hdmi_vs_count0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_vs_count0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_vs_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_hdmi_vs_de1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_vs_de1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_vs_de1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdmi_vs_de1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hdmi_16_data_d[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \hdmi_16_data_d[10]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \hdmi_16_data_d[11]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \hdmi_16_data_d[12]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \hdmi_16_data_d[13]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \hdmi_16_data_d[14]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \hdmi_16_data_d[15]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \hdmi_16_data_d[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \hdmi_16_data_d[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \hdmi_16_data_d[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \hdmi_16_data_d[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \hdmi_16_data_d[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \hdmi_16_data_d[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \hdmi_16_data_d[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \hdmi_16_data_d[8]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \hdmi_16_data_d[9]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[10]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[11]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[12]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[13]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[14]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[15]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[16]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[17]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[18]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[19]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[20]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[21]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[22]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[23]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[3]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[5]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[8]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \hdmi_24_csc_data[9]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of hdmi_de_d_i_1 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of hdmi_fs_i_4 : label is "soft_lutpair68";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of hdmi_fs_ret_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of hdmi_fs_ret_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of hdmi_fs_ret_toggle_m3_reg : label is std.standard.true;
  attribute srl_name : string;
  attribute srl_name of hdmi_hs_2d_reg_srl3 : label is "inst/\i_tx_core/hdmi_hs_2d_reg_srl3 ";
  attribute SOFT_HLUTNM of hdmi_hs_2d_reg_srl3_i_1 : label is "soft_lutpair68";
  attribute srl_name of hdmi_hs_de_2d_reg_srl2 : label is "inst/\i_tx_core/hdmi_hs_de_2d_reg_srl2 ";
  attribute SOFT_HLUTNM of hdmi_hs_de_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \hdmi_raddr[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \hdmi_raddr[6]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \hdmi_raddr[9]_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \hdmi_raddr_g[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \hdmi_raddr_g[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \hdmi_raddr_g[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \hdmi_raddr_g[5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \hdmi_raddr_g[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \hdmi_raddr_g[7]_i_1\ : label is "soft_lutpair91";
  attribute srl_name of hdmi_vs_2d_reg_srl3 : label is "inst/\i_tx_core/hdmi_vs_2d_reg_srl3 ";
  attribute srl_name of hdmi_vs_de_2d_reg_srl2 : label is "inst/\i_tx_core/hdmi_vs_de_2d_reg_srl2 ";
  attribute SOFT_HLUTNM of hdmi_vs_de_i_1 : label is "soft_lutpair71";
begin
  \hdmi_clip_data_reg[23]_0\(23 downto 0) <= \^hdmi_clip_data_reg[23]_0\(23 downto 0);
  hdmi_enable <= \^hdmi_enable\;
  hdmi_fs_toggle_s <= \^hdmi_fs_toggle_s\;
  \hdmi_tpm_data_reg[23]_0\(23 downto 0) <= \^hdmi_tpm_data_reg[23]_0\(23 downto 0);
  \hdmi_vs_count_reg[15]_0\(15 downto 0) <= \^hdmi_vs_count_reg[15]_0\(15 downto 0);
  \out\(15 downto 0) <= \^out\(15 downto 0);
\hdmi_16_data_d[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_clip_data(0),
      I1 => hdmi_ss_data_s(0),
      I2 => d_data_cntrl(175),
      O => \hdmi_16_data_d[0]_i_1_n_0\
    );
\hdmi_16_data_d[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_clip_data(10),
      I1 => hdmi_ss_data_s(10),
      I2 => d_data_cntrl(175),
      O => \hdmi_16_data_d[10]_i_1_n_0\
    );
\hdmi_16_data_d[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_clip_data(11),
      I1 => hdmi_ss_data_s(11),
      I2 => d_data_cntrl(175),
      O => \hdmi_16_data_d[11]_i_1_n_0\
    );
\hdmi_16_data_d[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_clip_data(12),
      I1 => hdmi_ss_data_s(12),
      I2 => d_data_cntrl(175),
      O => \hdmi_16_data_d[12]_i_1_n_0\
    );
\hdmi_16_data_d[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_clip_data(13),
      I1 => hdmi_ss_data_s(13),
      I2 => d_data_cntrl(175),
      O => \hdmi_16_data_d[13]_i_1_n_0\
    );
\hdmi_16_data_d[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_clip_data(14),
      I1 => hdmi_ss_data_s(14),
      I2 => d_data_cntrl(175),
      O => \hdmi_16_data_d[14]_i_1_n_0\
    );
\hdmi_16_data_d[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_clip_data(15),
      I1 => hdmi_ss_data_s(15),
      I2 => d_data_cntrl(175),
      O => \hdmi_16_data_d[15]_i_1_n_0\
    );
\hdmi_16_data_d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_clip_data(1),
      I1 => hdmi_ss_data_s(1),
      I2 => d_data_cntrl(175),
      O => \hdmi_16_data_d[1]_i_1_n_0\
    );
\hdmi_16_data_d[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_clip_data(2),
      I1 => hdmi_ss_data_s(2),
      I2 => d_data_cntrl(175),
      O => \hdmi_16_data_d[2]_i_1_n_0\
    );
\hdmi_16_data_d[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_clip_data(3),
      I1 => hdmi_ss_data_s(3),
      I2 => d_data_cntrl(175),
      O => \hdmi_16_data_d[3]_i_1_n_0\
    );
\hdmi_16_data_d[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_clip_data(4),
      I1 => hdmi_ss_data_s(4),
      I2 => d_data_cntrl(175),
      O => \hdmi_16_data_d[4]_i_1_n_0\
    );
\hdmi_16_data_d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_clip_data(5),
      I1 => hdmi_ss_data_s(5),
      I2 => d_data_cntrl(175),
      O => \hdmi_16_data_d[5]_i_1_n_0\
    );
\hdmi_16_data_d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_clip_data(6),
      I1 => hdmi_ss_data_s(6),
      I2 => d_data_cntrl(175),
      O => \hdmi_16_data_d[6]_i_1_n_0\
    );
\hdmi_16_data_d[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_clip_data(7),
      I1 => hdmi_ss_data_s(7),
      I2 => d_data_cntrl(175),
      O => \hdmi_16_data_d[7]_i_1_n_0\
    );
\hdmi_16_data_d[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_clip_data(8),
      I1 => hdmi_ss_data_s(8),
      I2 => d_data_cntrl(175),
      O => \hdmi_16_data_d[8]_i_1_n_0\
    );
\hdmi_16_data_d[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_clip_data(9),
      I1 => hdmi_ss_data_s(9),
      I2 => d_data_cntrl(175),
      O => \hdmi_16_data_d[9]_i_1_n_0\
    );
\hdmi_16_data_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_16_data_d[0]_i_1_n_0\,
      Q => hdmi_16_data_d(0),
      R => '0'
    );
\hdmi_16_data_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_16_data_d[10]_i_1_n_0\,
      Q => hdmi_16_data_d(10),
      R => '0'
    );
\hdmi_16_data_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_16_data_d[11]_i_1_n_0\,
      Q => hdmi_16_data_d(11),
      R => '0'
    );
\hdmi_16_data_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_16_data_d[12]_i_1_n_0\,
      Q => hdmi_16_data_d(12),
      R => '0'
    );
\hdmi_16_data_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_16_data_d[13]_i_1_n_0\,
      Q => hdmi_16_data_d(13),
      R => '0'
    );
\hdmi_16_data_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_16_data_d[14]_i_1_n_0\,
      Q => hdmi_16_data_d(14),
      R => '0'
    );
\hdmi_16_data_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_16_data_d[15]_i_1_n_0\,
      Q => hdmi_16_data_d(15),
      R => '0'
    );
\hdmi_16_data_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_16_data_d[1]_i_1_n_0\,
      Q => hdmi_16_data_d(1),
      R => '0'
    );
\hdmi_16_data_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_16_data_d[2]_i_1_n_0\,
      Q => hdmi_16_data_d(2),
      R => '0'
    );
\hdmi_16_data_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_16_data_d[3]_i_1_n_0\,
      Q => hdmi_16_data_d(3),
      R => '0'
    );
\hdmi_16_data_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_16_data_d[4]_i_1_n_0\,
      Q => hdmi_16_data_d(4),
      R => '0'
    );
\hdmi_16_data_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_16_data_d[5]_i_1_n_0\,
      Q => hdmi_16_data_d(5),
      R => '0'
    );
\hdmi_16_data_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_16_data_d[6]_i_1_n_0\,
      Q => hdmi_16_data_d(6),
      R => '0'
    );
\hdmi_16_data_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_16_data_d[7]_i_1_n_0\,
      Q => hdmi_16_data_d(7),
      R => '0'
    );
\hdmi_16_data_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_16_data_d[8]_i_1_n_0\,
      Q => hdmi_16_data_d(8),
      R => '0'
    );
\hdmi_16_data_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_16_data_d[9]_i_1_n_0\,
      Q => hdmi_16_data_d(9),
      R => '0'
    );
hdmi_16_data_e_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_2,
      Q => hdmi_16_data_e_d,
      R => '0'
    );
hdmi_16_data_e_reg: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_e_d,
      Q => hdmi_16_data_e,
      R => '0'
    );
\hdmi_16_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(0),
      Q => hdmi_16_data(0),
      R => '0'
    );
\hdmi_16_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(10),
      Q => hdmi_16_data(10),
      R => '0'
    );
\hdmi_16_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(11),
      Q => hdmi_16_data(11),
      R => '0'
    );
\hdmi_16_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(12),
      Q => hdmi_16_data(12),
      R => '0'
    );
\hdmi_16_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(13),
      Q => hdmi_16_data(13),
      R => '0'
    );
\hdmi_16_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(14),
      Q => hdmi_16_data(14),
      R => '0'
    );
\hdmi_16_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(15),
      Q => hdmi_16_data(15),
      R => '0'
    );
\hdmi_16_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(1),
      Q => hdmi_16_data(1),
      R => '0'
    );
\hdmi_16_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(2),
      Q => hdmi_16_data(2),
      R => '0'
    );
\hdmi_16_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(3),
      Q => hdmi_16_data(3),
      R => '0'
    );
\hdmi_16_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(4),
      Q => hdmi_16_data(4),
      R => '0'
    );
\hdmi_16_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(5),
      Q => hdmi_16_data(5),
      R => '0'
    );
\hdmi_16_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(6),
      Q => hdmi_16_data(6),
      R => '0'
    );
\hdmi_16_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(7),
      Q => hdmi_16_data(7),
      R => '0'
    );
\hdmi_16_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(8),
      Q => hdmi_16_data(8),
      R => '0'
    );
\hdmi_16_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(9),
      Q => hdmi_16_data(9),
      R => '0'
    );
\hdmi_16_es_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_data_s(0),
      Q => hdmi_16_es_data(0),
      R => '0'
    );
\hdmi_16_es_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_data_s(10),
      Q => hdmi_16_es_data(10),
      R => '0'
    );
\hdmi_16_es_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_data_s(11),
      Q => hdmi_16_es_data(11),
      R => '0'
    );
\hdmi_16_es_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_data_s(12),
      Q => hdmi_16_es_data(12),
      R => '0'
    );
\hdmi_16_es_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_data_s(13),
      Q => hdmi_16_es_data(13),
      R => '0'
    );
\hdmi_16_es_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_data_s(14),
      Q => hdmi_16_es_data(14),
      R => '0'
    );
\hdmi_16_es_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_data_s(15),
      Q => hdmi_16_es_data(15),
      R => '0'
    );
\hdmi_16_es_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_data_s(1),
      Q => hdmi_16_es_data(1),
      R => '0'
    );
\hdmi_16_es_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_data_s(2),
      Q => hdmi_16_es_data(2),
      R => '0'
    );
\hdmi_16_es_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_data_s(3),
      Q => hdmi_16_es_data(3),
      R => '0'
    );
\hdmi_16_es_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_data_s(4),
      Q => hdmi_16_es_data(4),
      R => '0'
    );
\hdmi_16_es_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_data_s(5),
      Q => hdmi_16_es_data(5),
      R => '0'
    );
\hdmi_16_es_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_data_s(6),
      Q => hdmi_16_es_data(6),
      R => '0'
    );
\hdmi_16_es_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_data_s(7),
      Q => hdmi_16_es_data(7),
      R => '0'
    );
\hdmi_16_es_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_data_s(8),
      Q => hdmi_16_es_data(8),
      R => '0'
    );
\hdmi_16_es_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_es_data_s(9),
      Q => hdmi_16_es_data(9),
      R => '0'
    );
hdmi_16_hsync_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_0,
      Q => hdmi_16_hsync_d,
      R => '0'
    );
hdmi_16_hsync_data_e_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_3,
      Q => hdmi_16_hsync_data_e_d,
      R => '0'
    );
hdmi_16_hsync_reg: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_hsync_d,
      Q => hdmi_16_hsync,
      R => '0'
    );
hdmi_16_vsync_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_1,
      Q => hdmi_16_vsync_d,
      R => '0'
    );
hdmi_16_vsync_data_e_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_ss_444to422_n_4,
      Q => hdmi_16_vsync_data_e_d,
      R => '0'
    );
hdmi_16_vsync_reg: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_vsync_d,
      Q => hdmi_16_vsync,
      R => '0'
    );
\hdmi_24_csc_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(0),
      I1 => hdmi_csc_data_s(0),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[0]_i_1_n_0\
    );
\hdmi_24_csc_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(10),
      I1 => hdmi_csc_data_s(10),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[10]_i_1_n_0\
    );
\hdmi_24_csc_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(11),
      I1 => hdmi_csc_data_s(11),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[11]_i_1_n_0\
    );
\hdmi_24_csc_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(12),
      I1 => hdmi_csc_data_s(12),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[12]_i_1_n_0\
    );
\hdmi_24_csc_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(13),
      I1 => hdmi_csc_data_s(13),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[13]_i_1_n_0\
    );
\hdmi_24_csc_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(14),
      I1 => hdmi_csc_data_s(14),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[14]_i_1_n_0\
    );
\hdmi_24_csc_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(15),
      I1 => hdmi_csc_data_s(15),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[15]_i_1_n_0\
    );
\hdmi_24_csc_data[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(16),
      I1 => hdmi_csc_data_s(16),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[16]_i_1_n_0\
    );
\hdmi_24_csc_data[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(17),
      I1 => hdmi_csc_data_s(17),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[17]_i_1_n_0\
    );
\hdmi_24_csc_data[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(18),
      I1 => hdmi_csc_data_s(18),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[18]_i_1_n_0\
    );
\hdmi_24_csc_data[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(19),
      I1 => hdmi_csc_data_s(19),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[19]_i_1_n_0\
    );
\hdmi_24_csc_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(1),
      I1 => hdmi_csc_data_s(1),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[1]_i_1_n_0\
    );
\hdmi_24_csc_data[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(20),
      I1 => hdmi_csc_data_s(20),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[20]_i_1_n_0\
    );
\hdmi_24_csc_data[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(21),
      I1 => hdmi_csc_data_s(21),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[21]_i_1_n_0\
    );
\hdmi_24_csc_data[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(22),
      I1 => hdmi_csc_data_s(22),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[22]_i_1_n_0\
    );
\hdmi_24_csc_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(23),
      I1 => hdmi_csc_data_s(23),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[23]_i_1_n_0\
    );
\hdmi_24_csc_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(2),
      I1 => hdmi_csc_data_s(2),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[2]_i_1_n_0\
    );
\hdmi_24_csc_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(3),
      I1 => hdmi_csc_data_s(3),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[3]_i_1_n_0\
    );
\hdmi_24_csc_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(4),
      I1 => hdmi_csc_data_s(4),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[4]_i_1_n_0\
    );
\hdmi_24_csc_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(5),
      I1 => hdmi_csc_data_s(5),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[5]_i_1_n_0\
    );
\hdmi_24_csc_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(6),
      I1 => hdmi_csc_data_s(6),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[6]_i_1_n_0\
    );
\hdmi_24_csc_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(7),
      I1 => hdmi_csc_data_s(7),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[7]_i_1_n_0\
    );
\hdmi_24_csc_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(8),
      I1 => hdmi_csc_data_s(8),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[8]_i_1_n_0\
    );
\hdmi_24_csc_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => hdmi_data(9),
      I1 => hdmi_csc_data_s(9),
      I2 => d_data_cntrl(174),
      O => \hdmi_24_csc_data[9]_i_1_n_0\
    );
hdmi_24_csc_data_e_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_csc_RGB2CrYCb_n_2,
      Q => hdmi_24_csc_data_e,
      R => '0'
    );
\hdmi_24_csc_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[0]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(0),
      R => '0'
    );
\hdmi_24_csc_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[10]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(10),
      R => '0'
    );
\hdmi_24_csc_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[11]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(11),
      R => '0'
    );
\hdmi_24_csc_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[12]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(12),
      R => '0'
    );
\hdmi_24_csc_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[13]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(13),
      R => '0'
    );
\hdmi_24_csc_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[14]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(14),
      R => '0'
    );
\hdmi_24_csc_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[15]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(15),
      R => '0'
    );
\hdmi_24_csc_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[16]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(16),
      R => '0'
    );
\hdmi_24_csc_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[17]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(17),
      R => '0'
    );
\hdmi_24_csc_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[18]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(18),
      R => '0'
    );
\hdmi_24_csc_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[19]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(19),
      R => '0'
    );
\hdmi_24_csc_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[1]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(1),
      R => '0'
    );
\hdmi_24_csc_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[20]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(20),
      R => '0'
    );
\hdmi_24_csc_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[21]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(21),
      R => '0'
    );
\hdmi_24_csc_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[22]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(22),
      R => '0'
    );
\hdmi_24_csc_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[23]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(23),
      R => '0'
    );
\hdmi_24_csc_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[2]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(2),
      R => '0'
    );
\hdmi_24_csc_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[3]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(3),
      R => '0'
    );
\hdmi_24_csc_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[4]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(4),
      R => '0'
    );
\hdmi_24_csc_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[5]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(5),
      R => '0'
    );
\hdmi_24_csc_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[6]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(6),
      R => '0'
    );
\hdmi_24_csc_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[7]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(7),
      R => '0'
    );
\hdmi_24_csc_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[8]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(8),
      R => '0'
    );
\hdmi_24_csc_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_24_csc_data[9]_i_1_n_0\,
      Q => \^hdmi_clip_data_reg[23]_0\(9),
      R => '0'
    );
hdmi_24_csc_hsync_data_e_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_csc_RGB2CrYCb_n_4,
      Q => hdmi_24_csc_hsync_data_e,
      R => '0'
    );
hdmi_24_csc_hsync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_csc_RGB2CrYCb_n_0,
      Q => hdmi_24_csc_hsync,
      R => '0'
    );
hdmi_24_csc_vsync_data_e_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_csc_RGB2CrYCb_n_3,
      Q => hdmi_24_csc_vsync_data_e,
      R => '0'
    );
hdmi_24_csc_vsync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => i_csc_RGB2CrYCb_n_1,
      Q => hdmi_24_csc_vsync,
      R => '0'
    );
\hdmi_24_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(0),
      Q => hdmi_36_data(0),
      R => '0'
    );
\hdmi_24_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(10),
      Q => hdmi_36_data(10),
      R => '0'
    );
\hdmi_24_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(11),
      Q => hdmi_36_data(11),
      R => '0'
    );
\hdmi_24_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(12),
      Q => hdmi_36_data(12),
      R => '0'
    );
\hdmi_24_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(13),
      Q => hdmi_36_data(13),
      R => '0'
    );
\hdmi_24_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(14),
      Q => hdmi_36_data(14),
      R => '0'
    );
\hdmi_24_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(15),
      Q => hdmi_36_data(15),
      R => '0'
    );
\hdmi_24_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(16),
      Q => hdmi_36_data(16),
      R => '0'
    );
\hdmi_24_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(17),
      Q => hdmi_36_data(17),
      R => '0'
    );
\hdmi_24_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(18),
      Q => hdmi_36_data(18),
      R => '0'
    );
\hdmi_24_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(19),
      Q => hdmi_36_data(19),
      R => '0'
    );
\hdmi_24_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(1),
      Q => hdmi_36_data(1),
      R => '0'
    );
\hdmi_24_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(20),
      Q => hdmi_36_data(20),
      R => '0'
    );
\hdmi_24_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(21),
      Q => hdmi_36_data(21),
      R => '0'
    );
\hdmi_24_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(22),
      Q => hdmi_36_data(22),
      R => '0'
    );
\hdmi_24_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(23),
      Q => hdmi_36_data(23),
      R => '0'
    );
\hdmi_24_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(2),
      Q => hdmi_36_data(2),
      R => '0'
    );
\hdmi_24_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(3),
      Q => hdmi_36_data(3),
      R => '0'
    );
\hdmi_24_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(4),
      Q => hdmi_36_data(4),
      R => '0'
    );
\hdmi_24_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(5),
      Q => hdmi_36_data(5),
      R => '0'
    );
\hdmi_24_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(6),
      Q => hdmi_36_data(6),
      R => '0'
    );
\hdmi_24_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(7),
      Q => hdmi_36_data(7),
      R => '0'
    );
\hdmi_24_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(8),
      Q => hdmi_36_data(8),
      R => '0'
    );
\hdmi_24_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_data(9),
      Q => hdmi_36_data(9),
      R => '0'
    );
hdmi_36_data_e_reg: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_de_d,
      Q => hdmi_24_data_e,
      R => '0'
    );
hdmi_36_hsync_reg: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_hs_d,
      Q => hdmi_24_hsync,
      R => '0'
    );
hdmi_36_vsync_reg: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_clip_vs_d,
      Q => hdmi_24_vsync,
      R => '0'
    );
hdmi_clip_data1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_clip_data1,
      CO(2) => hdmi_clip_data1_carry_n_1,
      CO(1) => hdmi_clip_data1_carry_n_2,
      CO(0) => hdmi_clip_data1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \d_data_cntrl_int_reg[6]\(3 downto 0),
      O(3 downto 0) => NLW_hdmi_clip_data1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_int_reg[6]_0\(3 downto 0)
    );
\hdmi_clip_data1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_clip_data10_in,
      CO(2) => \hdmi_clip_data1_inferred__0/i__carry_n_1\,
      CO(1) => \hdmi_clip_data1_inferred__0/i__carry_n_2\,
      CO(0) => \hdmi_clip_data1_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \d_data_cntrl_int_reg[14]\(3 downto 0),
      O(3 downto 0) => \NLW_hdmi_clip_data1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_int_reg[14]_0\(3 downto 0)
    );
\hdmi_clip_data1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_clip_data11_in,
      CO(2) => \hdmi_clip_data1_inferred__1/i__carry_n_1\,
      CO(1) => \hdmi_clip_data1_inferred__1/i__carry_n_2\,
      CO(0) => \hdmi_clip_data1_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \d_data_cntrl_int_reg[22]\(3 downto 0),
      O(3 downto 0) => \NLW_hdmi_clip_data1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_int_reg[22]_0\(3 downto 0)
    );
\hdmi_clip_data1_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_clip_data14_in,
      CO(2) => \hdmi_clip_data1_inferred__2/i__carry_n_1\,
      CO(1) => \hdmi_clip_data1_inferred__2/i__carry_n_2\,
      CO(0) => \hdmi_clip_data1_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__3_n_0\,
      DI(2) => \i__carry_i_2__3_n_0\,
      DI(1) => \i__carry_i_3__3_n_0\,
      DI(0) => \i__carry_i_4__3_n_0\,
      O(3 downto 0) => \NLW_hdmi_clip_data1_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__3_n_0\,
      S(2) => \i__carry_i_6__3_n_0\,
      S(1) => \i__carry_i_7__3_n_0\,
      S(0) => \i__carry_i_8__3_n_0\
    );
\hdmi_clip_data1_inferred__3/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_clip_data15_in,
      CO(2) => \hdmi_clip_data1_inferred__3/i__carry_n_1\,
      CO(1) => \hdmi_clip_data1_inferred__3/i__carry_n_2\,
      CO(0) => \hdmi_clip_data1_inferred__3/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__4_n_0\,
      DI(2) => \i__carry_i_2__4_n_0\,
      DI(1) => \i__carry_i_3__4_n_0\,
      DI(0) => \i__carry_i_4__4_n_0\,
      O(3 downto 0) => \NLW_hdmi_clip_data1_inferred__3/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__4_n_0\,
      S(2) => \i__carry_i_6__4_n_0\,
      S(1) => \i__carry_i_7__4_n_0\,
      S(0) => \i__carry_i_8__4_n_0\
    );
\hdmi_clip_data1_inferred__4/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_clip_data17_in,
      CO(2) => \hdmi_clip_data1_inferred__4/i__carry_n_1\,
      CO(1) => \hdmi_clip_data1_inferred__4/i__carry_n_2\,
      CO(0) => \hdmi_clip_data1_inferred__4/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__5_n_0\,
      DI(2) => \i__carry_i_2__5_n_0\,
      DI(1) => \i__carry_i_3__5_n_0\,
      DI(0) => \i__carry_i_4__5_n_0\,
      O(3 downto 0) => \NLW_hdmi_clip_data1_inferred__4/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__5_n_0\,
      S(2) => \i__carry_i_6__5_n_0\,
      S(1) => \i__carry_i_7__5_n_0\,
      S(0) => \i__carry_i_8__5_n_0\
    );
\hdmi_clip_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(24),
      I1 => hdmi_clip_data14_in,
      I2 => d_data_cntrl(0),
      I3 => hdmi_clip_data1,
      I4 => \^hdmi_clip_data_reg[23]_0\(0),
      O => p_14_out(0)
    );
\hdmi_clip_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(34),
      I1 => hdmi_clip_data15_in,
      I2 => d_data_cntrl(10),
      I3 => hdmi_clip_data10_in,
      I4 => \^hdmi_clip_data_reg[23]_0\(10),
      O => p_14_out(10)
    );
\hdmi_clip_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(35),
      I1 => hdmi_clip_data15_in,
      I2 => d_data_cntrl(11),
      I3 => hdmi_clip_data10_in,
      I4 => \^hdmi_clip_data_reg[23]_0\(11),
      O => p_14_out(11)
    );
\hdmi_clip_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(36),
      I1 => hdmi_clip_data15_in,
      I2 => d_data_cntrl(12),
      I3 => hdmi_clip_data10_in,
      I4 => \^hdmi_clip_data_reg[23]_0\(12),
      O => p_14_out(12)
    );
\hdmi_clip_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(37),
      I1 => hdmi_clip_data15_in,
      I2 => d_data_cntrl(13),
      I3 => hdmi_clip_data10_in,
      I4 => \^hdmi_clip_data_reg[23]_0\(13),
      O => p_14_out(13)
    );
\hdmi_clip_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(38),
      I1 => hdmi_clip_data15_in,
      I2 => d_data_cntrl(14),
      I3 => hdmi_clip_data10_in,
      I4 => \^hdmi_clip_data_reg[23]_0\(14),
      O => p_14_out(14)
    );
\hdmi_clip_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(39),
      I1 => hdmi_clip_data15_in,
      I2 => d_data_cntrl(15),
      I3 => hdmi_clip_data10_in,
      I4 => \^hdmi_clip_data_reg[23]_0\(15),
      O => p_14_out(15)
    );
\hdmi_clip_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(40),
      I1 => hdmi_clip_data17_in,
      I2 => d_data_cntrl(16),
      I3 => hdmi_clip_data11_in,
      I4 => \^hdmi_clip_data_reg[23]_0\(16),
      O => p_14_out(16)
    );
\hdmi_clip_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(41),
      I1 => hdmi_clip_data17_in,
      I2 => d_data_cntrl(17),
      I3 => hdmi_clip_data11_in,
      I4 => \^hdmi_clip_data_reg[23]_0\(17),
      O => p_14_out(17)
    );
\hdmi_clip_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(42),
      I1 => hdmi_clip_data17_in,
      I2 => d_data_cntrl(18),
      I3 => hdmi_clip_data11_in,
      I4 => \^hdmi_clip_data_reg[23]_0\(18),
      O => p_14_out(18)
    );
\hdmi_clip_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(43),
      I1 => hdmi_clip_data17_in,
      I2 => d_data_cntrl(19),
      I3 => hdmi_clip_data11_in,
      I4 => \^hdmi_clip_data_reg[23]_0\(19),
      O => p_14_out(19)
    );
\hdmi_clip_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(25),
      I1 => hdmi_clip_data14_in,
      I2 => d_data_cntrl(1),
      I3 => hdmi_clip_data1,
      I4 => \^hdmi_clip_data_reg[23]_0\(1),
      O => p_14_out(1)
    );
\hdmi_clip_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(44),
      I1 => hdmi_clip_data17_in,
      I2 => d_data_cntrl(20),
      I3 => hdmi_clip_data11_in,
      I4 => \^hdmi_clip_data_reg[23]_0\(20),
      O => p_14_out(20)
    );
\hdmi_clip_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(45),
      I1 => hdmi_clip_data17_in,
      I2 => d_data_cntrl(21),
      I3 => hdmi_clip_data11_in,
      I4 => \^hdmi_clip_data_reg[23]_0\(21),
      O => p_14_out(21)
    );
\hdmi_clip_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(46),
      I1 => hdmi_clip_data17_in,
      I2 => d_data_cntrl(22),
      I3 => hdmi_clip_data11_in,
      I4 => \^hdmi_clip_data_reg[23]_0\(22),
      O => p_14_out(22)
    );
\hdmi_clip_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(47),
      I1 => hdmi_clip_data17_in,
      I2 => d_data_cntrl(23),
      I3 => hdmi_clip_data11_in,
      I4 => \^hdmi_clip_data_reg[23]_0\(23),
      O => p_14_out(23)
    );
\hdmi_clip_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(26),
      I1 => hdmi_clip_data14_in,
      I2 => d_data_cntrl(2),
      I3 => hdmi_clip_data1,
      I4 => \^hdmi_clip_data_reg[23]_0\(2),
      O => p_14_out(2)
    );
\hdmi_clip_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(27),
      I1 => hdmi_clip_data14_in,
      I2 => d_data_cntrl(3),
      I3 => hdmi_clip_data1,
      I4 => \^hdmi_clip_data_reg[23]_0\(3),
      O => p_14_out(3)
    );
\hdmi_clip_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(28),
      I1 => hdmi_clip_data14_in,
      I2 => d_data_cntrl(4),
      I3 => hdmi_clip_data1,
      I4 => \^hdmi_clip_data_reg[23]_0\(4),
      O => p_14_out(4)
    );
\hdmi_clip_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(29),
      I1 => hdmi_clip_data14_in,
      I2 => d_data_cntrl(5),
      I3 => hdmi_clip_data1,
      I4 => \^hdmi_clip_data_reg[23]_0\(5),
      O => p_14_out(5)
    );
\hdmi_clip_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(30),
      I1 => hdmi_clip_data14_in,
      I2 => d_data_cntrl(6),
      I3 => hdmi_clip_data1,
      I4 => \^hdmi_clip_data_reg[23]_0\(6),
      O => p_14_out(6)
    );
\hdmi_clip_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(31),
      I1 => hdmi_clip_data14_in,
      I2 => d_data_cntrl(7),
      I3 => hdmi_clip_data1,
      I4 => \^hdmi_clip_data_reg[23]_0\(7),
      O => p_14_out(7)
    );
\hdmi_clip_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(32),
      I1 => hdmi_clip_data15_in,
      I2 => d_data_cntrl(8),
      I3 => hdmi_clip_data10_in,
      I4 => \^hdmi_clip_data_reg[23]_0\(8),
      O => p_14_out(8)
    );
\hdmi_clip_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => d_data_cntrl(33),
      I1 => hdmi_clip_data15_in,
      I2 => d_data_cntrl(9),
      I3 => hdmi_clip_data10_in,
      I4 => \^hdmi_clip_data_reg[23]_0\(9),
      O => p_14_out(9)
    );
\hdmi_clip_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(0),
      Q => hdmi_clip_data(0),
      R => '0'
    );
\hdmi_clip_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(10),
      Q => hdmi_clip_data(10),
      R => '0'
    );
\hdmi_clip_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(11),
      Q => hdmi_clip_data(11),
      R => '0'
    );
\hdmi_clip_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(12),
      Q => hdmi_clip_data(12),
      R => '0'
    );
\hdmi_clip_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(13),
      Q => hdmi_clip_data(13),
      R => '0'
    );
\hdmi_clip_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(14),
      Q => hdmi_clip_data(14),
      R => '0'
    );
\hdmi_clip_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(15),
      Q => hdmi_clip_data(15),
      R => '0'
    );
\hdmi_clip_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(16),
      Q => hdmi_clip_data(16),
      R => '0'
    );
\hdmi_clip_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(17),
      Q => hdmi_clip_data(17),
      R => '0'
    );
\hdmi_clip_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(18),
      Q => hdmi_clip_data(18),
      R => '0'
    );
\hdmi_clip_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(19),
      Q => hdmi_clip_data(19),
      R => '0'
    );
\hdmi_clip_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(1),
      Q => hdmi_clip_data(1),
      R => '0'
    );
\hdmi_clip_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(20),
      Q => hdmi_clip_data(20),
      R => '0'
    );
\hdmi_clip_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(21),
      Q => hdmi_clip_data(21),
      R => '0'
    );
\hdmi_clip_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(22),
      Q => hdmi_clip_data(22),
      R => '0'
    );
\hdmi_clip_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(23),
      Q => hdmi_clip_data(23),
      R => '0'
    );
\hdmi_clip_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(2),
      Q => hdmi_clip_data(2),
      R => '0'
    );
\hdmi_clip_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(3),
      Q => hdmi_clip_data(3),
      R => '0'
    );
\hdmi_clip_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(4),
      Q => hdmi_clip_data(4),
      R => '0'
    );
\hdmi_clip_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(5),
      Q => hdmi_clip_data(5),
      R => '0'
    );
\hdmi_clip_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(6),
      Q => hdmi_clip_data(6),
      R => '0'
    );
\hdmi_clip_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(7),
      Q => hdmi_clip_data(7),
      R => '0'
    );
\hdmi_clip_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(8),
      Q => hdmi_clip_data(8),
      R => '0'
    );
\hdmi_clip_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => p_14_out(9),
      Q => hdmi_clip_data(9),
      R => '0'
    );
hdmi_clip_de_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_24_csc_data_e,
      Q => hdmi_clip_de_d,
      R => '0'
    );
hdmi_clip_hs_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_24_csc_hsync,
      Q => hdmi_clip_hs_d,
      R => '0'
    );
hdmi_clip_hs_de_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_24_csc_hsync_data_e,
      Q => hdmi_clip_hs_de_d,
      R => '0'
    );
hdmi_clip_vs_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_24_csc_vsync,
      Q => hdmi_clip_vs_d,
      R => '0'
    );
hdmi_clip_vs_de_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_24_csc_vsync_data_e,
      Q => hdmi_clip_vs_de_d,
      R => '0'
    );
hdmi_data_e_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_de_2d,
      Q => hdmi_data_e,
      R => '0'
    );
\hdmi_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(0),
      Q => hdmi_data(0),
      R => '0'
    );
\hdmi_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(10),
      Q => hdmi_data(10),
      R => '0'
    );
\hdmi_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(11),
      Q => hdmi_data(11),
      R => '0'
    );
\hdmi_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(12),
      Q => hdmi_data(12),
      R => '0'
    );
\hdmi_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(13),
      Q => hdmi_data(13),
      R => '0'
    );
\hdmi_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(14),
      Q => hdmi_data(14),
      R => '0'
    );
\hdmi_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(15),
      Q => hdmi_data(15),
      R => '0'
    );
\hdmi_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(16),
      Q => hdmi_data(16),
      R => '0'
    );
\hdmi_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(17),
      Q => hdmi_data(17),
      R => '0'
    );
\hdmi_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(18),
      Q => hdmi_data(18),
      R => '0'
    );
\hdmi_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(19),
      Q => hdmi_data(19),
      R => '0'
    );
\hdmi_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(1),
      Q => hdmi_data(1),
      R => '0'
    );
\hdmi_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(20),
      Q => hdmi_data(20),
      R => '0'
    );
\hdmi_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(21),
      Q => hdmi_data(21),
      R => '0'
    );
\hdmi_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(22),
      Q => hdmi_data(22),
      R => '0'
    );
\hdmi_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(23),
      Q => hdmi_data(23),
      R => '0'
    );
\hdmi_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(2),
      Q => hdmi_data(2),
      R => '0'
    );
\hdmi_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(3),
      Q => hdmi_data(3),
      R => '0'
    );
\hdmi_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(4),
      Q => hdmi_data(4),
      R => '0'
    );
\hdmi_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(5),
      Q => hdmi_data(5),
      R => '0'
    );
\hdmi_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(6),
      Q => hdmi_data(6),
      R => '0'
    );
\hdmi_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(7),
      Q => hdmi_data(7),
      R => '0'
    );
\hdmi_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(8),
      Q => hdmi_data(8),
      R => '0'
    );
\hdmi_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => D(9),
      Q => hdmi_data(9),
      R => '0'
    );
hdmi_data_sel_2d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_data_sel_d,
      Q => hdmi_data_sel_2d,
      R => '0'
    );
hdmi_data_sel_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_raddr_reg_n_0_[0]\,
      Q => hdmi_data_sel_d,
      R => '0'
    );
hdmi_de_2d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_de_d,
      Q => hdmi_de_2d,
      R => '0'
    );
hdmi_de_d_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hdmi_vs_de,
      I1 => hdmi_hs_de,
      O => hdmi_de_s
    );
hdmi_de_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_de_s,
      Q => hdmi_de_d,
      R => '0'
    );
hdmi_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \d_data_cntrl_int_reg[233]\,
      Q => \^hdmi_enable\,
      R => '0'
    );
\hdmi_es_data[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hdmi_16_data_e_d,
      O => p_0_out
    );
\hdmi_es_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(0),
      Q => hdmi_es_data(0),
      R => p_0_out
    );
\hdmi_es_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(10),
      Q => hdmi_es_data(10),
      R => p_0_out
    );
\hdmi_es_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(11),
      Q => hdmi_es_data(11),
      R => p_0_out
    );
\hdmi_es_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(12),
      Q => hdmi_es_data(12),
      R => p_0_out
    );
\hdmi_es_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(13),
      Q => hdmi_es_data(13),
      R => p_0_out
    );
\hdmi_es_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(14),
      Q => hdmi_es_data(14),
      R => p_0_out
    );
\hdmi_es_data_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(15),
      Q => hdmi_es_data(15),
      S => p_0_out
    );
\hdmi_es_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(1),
      Q => hdmi_es_data(1),
      R => p_0_out
    );
\hdmi_es_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(2),
      Q => hdmi_es_data(2),
      R => p_0_out
    );
\hdmi_es_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(3),
      Q => hdmi_es_data(3),
      R => p_0_out
    );
\hdmi_es_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(4),
      Q => hdmi_es_data(4),
      R => p_0_out
    );
\hdmi_es_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(5),
      Q => hdmi_es_data(5),
      R => p_0_out
    );
\hdmi_es_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(6),
      Q => hdmi_es_data(6),
      R => p_0_out
    );
\hdmi_es_data_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(7),
      Q => hdmi_es_data(7),
      S => p_0_out
    );
\hdmi_es_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(8),
      Q => hdmi_es_data(8),
      R => p_0_out
    );
\hdmi_es_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_data_d(9),
      Q => hdmi_es_data(9),
      R => p_0_out
    );
hdmi_es_hs_de_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_hsync_data_e_d,
      Q => hdmi_es_hs_de,
      R => '0'
    );
hdmi_es_vs_de_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_16_vsync_data_e_d,
      Q => hdmi_es_vs_de,
      R => '0'
    );
hdmi_fs2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_fs2_carry_n_0,
      CO(2) => hdmi_fs2_carry_n_1,
      CO(1) => hdmi_fs2_carry_n_2,
      CO(0) => hdmi_fs2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_hdmi_fs2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_int_reg[90]\(3 downto 0)
    );
\hdmi_fs2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_fs2_carry_n_0,
      CO(3 downto 2) => \NLW_hdmi_fs2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => hdmi_fs2,
      CO(0) => \hdmi_fs2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_hdmi_fs2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \d_data_cntrl_int_reg[95]_0\(1 downto 0)
    );
hdmi_fs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => hdmi_fs2,
      I1 => \^out\(9),
      I2 => hdmi_fs_i_2_n_0,
      I3 => \^out\(12),
      I4 => \^out\(13),
      I5 => hdmi_fs_i_3_n_0,
      O => hdmi_fs_i_1_n_0
    );
hdmi_fs_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(8),
      I1 => \^out\(10),
      O => hdmi_fs_i_2_n_0
    );
hdmi_fs_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(3),
      I2 => \^out\(14),
      I3 => \^out\(15),
      I4 => hdmi_fs_i_4_n_0,
      I5 => hdmi_fs_i_5_n_0,
      O => hdmi_fs_i_3_n_0
    );
hdmi_fs_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^out\(11),
      I1 => \^out\(1),
      I2 => \^hdmi_enable\,
      I3 => \^out\(6),
      O => hdmi_fs_i_4_n_0
    );
hdmi_fs_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(5),
      I2 => \^out\(7),
      I3 => \^out\(4),
      O => hdmi_fs_i_5_n_0
    );
hdmi_fs_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_fs_i_1_n_0,
      Q => hdmi_fs,
      R => '0'
    );
hdmi_fs_ret_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdmi_fs_ret_toggle_m3,
      I1 => hdmi_fs_ret_toggle_m2,
      O => hdmi_fs_ret_s
    );
hdmi_fs_ret_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_fs_ret_s,
      Q => hdmi_fs_ret,
      R => '0'
    );
hdmi_fs_ret_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      CLR => rst,
      D => vdma_fs_ret_toggle_s,
      Q => hdmi_fs_ret_toggle_m1
    );
hdmi_fs_ret_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      CLR => rst,
      D => hdmi_fs_ret_toggle_m1,
      Q => hdmi_fs_ret_toggle_m2
    );
hdmi_fs_ret_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      CLR => rst,
      D => hdmi_fs_ret_toggle_m2,
      Q => hdmi_fs_ret_toggle_m3
    );
hdmi_fs_toggle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdmi_fs,
      I1 => \^hdmi_fs_toggle_s\,
      O => hdmi_fs_toggle_i_1_n_0
    );
hdmi_fs_toggle_reg: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_fs_toggle_i_1_n_0,
      Q => \^hdmi_fs_toggle_s\,
      R => '0'
    );
\hdmi_fs_waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(0),
      Q => hdmi_fs_waddr(0),
      R => '0'
    );
\hdmi_fs_waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(1),
      Q => hdmi_fs_waddr(1),
      R => '0'
    );
\hdmi_fs_waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(2),
      Q => hdmi_fs_waddr(2),
      R => '0'
    );
\hdmi_fs_waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(3),
      Q => hdmi_fs_waddr(3),
      R => '0'
    );
\hdmi_fs_waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(4),
      Q => hdmi_fs_waddr(4),
      R => '0'
    );
\hdmi_fs_waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(5),
      Q => hdmi_fs_waddr(5),
      R => '0'
    );
\hdmi_fs_waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(6),
      Q => hdmi_fs_waddr(6),
      R => '0'
    );
\hdmi_fs_waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(7),
      Q => hdmi_fs_waddr(7),
      R => '0'
    );
\hdmi_fs_waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_fs_ret_s,
      D => \vdma_fs_waddr_reg[8]\(8),
      Q => hdmi_fs_waddr(8),
      R => '0'
    );
hdmi_hl_width_s_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_hl_width_s_carry_n_0,
      CO(2) => hdmi_hl_width_s_carry_n_1,
      CO(1) => hdmi_hl_width_s_carry_n_2,
      CO(0) => hdmi_hl_width_s_carry_n_3,
      CYINIT => d_data_cntrl(159),
      DI(3 downto 0) => d_data_cntrl(163 downto 160),
      O(3 downto 0) => hdmi_hl_width_s(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\hdmi_hl_width_s_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_hl_width_s_carry_n_0,
      CO(3) => \hdmi_hl_width_s_carry__0_n_0\,
      CO(2) => \hdmi_hl_width_s_carry__0_n_1\,
      CO(1) => \hdmi_hl_width_s_carry__0_n_2\,
      CO(0) => \hdmi_hl_width_s_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => d_data_cntrl(167 downto 164),
      O(3 downto 0) => hdmi_hl_width_s(8 downto 5),
      S(3 downto 0) => \d_data_cntrl_int_reg[184]\(3 downto 0)
    );
\hdmi_hl_width_s_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_hl_width_s_carry__0_n_0\,
      CO(3) => \hdmi_hl_width_s_carry__1_n_0\,
      CO(2) => \hdmi_hl_width_s_carry__1_n_1\,
      CO(1) => \hdmi_hl_width_s_carry__1_n_2\,
      CO(0) => \hdmi_hl_width_s_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => d_data_cntrl(171 downto 168),
      O(3 downto 0) => hdmi_hl_width_s(12 downto 9),
      S(3 downto 0) => \d_data_cntrl_int_reg[188]\(3 downto 0)
    );
\hdmi_hl_width_s_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_hl_width_s_carry__1_n_0\,
      CO(3 downto 2) => \NLW_hdmi_hl_width_s_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \hdmi_hl_width_s_carry__2_n_2\,
      CO(0) => \hdmi_hl_width_s_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => d_data_cntrl(173 downto 172),
      O(3) => \NLW_hdmi_hl_width_s_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => hdmi_hl_width_s(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \d_data_cntrl_int_reg[191]\(2 downto 0)
    );
hdmi_hs1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_hs1_carry_n_0,
      CO(2) => hdmi_hs1_carry_n_1,
      CO(1) => hdmi_hs1_carry_n_2,
      CO(0) => hdmi_hs1_carry_n_3,
      CYINIT => '0',
      DI(3) => hdmi_hs1_carry_i_1_n_0,
      DI(2) => hdmi_hs1_carry_i_2_n_0,
      DI(1) => hdmi_hs1_carry_i_3_n_0,
      DI(0) => hdmi_hs1_carry_i_4_n_0,
      O(3 downto 0) => NLW_hdmi_hs1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_int_reg[167]\(3 downto 0)
    );
\hdmi_hs1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_hs1_carry_n_0,
      CO(3) => hdmi_hs1,
      CO(2) => \hdmi_hs1_carry__0_n_1\,
      CO(1) => \hdmi_hs1_carry__0_n_2\,
      CO(0) => \hdmi_hs1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \hdmi_hs1_carry__0_i_1_n_0\,
      DI(2) => \hdmi_hs1_carry__0_i_2_n_0\,
      DI(1) => \hdmi_hs1_carry__0_i_3_n_0\,
      DI(0) => \hdmi_hs1_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_hdmi_hs1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_int_reg[175]\(3 downto 0)
    );
\hdmi_hs1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(15),
      I1 => d_data_cntrl(158),
      I2 => d_data_cntrl(157),
      I3 => \^out\(14),
      O => \hdmi_hs1_carry__0_i_1_n_0\
    );
\hdmi_hs1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(13),
      I1 => d_data_cntrl(156),
      I2 => d_data_cntrl(155),
      I3 => \^out\(12),
      O => \hdmi_hs1_carry__0_i_2_n_0\
    );
\hdmi_hs1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(11),
      I1 => d_data_cntrl(154),
      I2 => d_data_cntrl(153),
      I3 => \^out\(10),
      O => \hdmi_hs1_carry__0_i_3_n_0\
    );
\hdmi_hs1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(9),
      I1 => d_data_cntrl(152),
      I2 => d_data_cntrl(151),
      I3 => \^out\(8),
      O => \hdmi_hs1_carry__0_i_4_n_0\
    );
hdmi_hs1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(7),
      I1 => d_data_cntrl(150),
      I2 => d_data_cntrl(149),
      I3 => \^out\(6),
      O => hdmi_hs1_carry_i_1_n_0
    );
hdmi_hs1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(5),
      I1 => d_data_cntrl(148),
      I2 => d_data_cntrl(147),
      I3 => \^out\(4),
      O => hdmi_hs1_carry_i_2_n_0
    );
hdmi_hs1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(3),
      I1 => d_data_cntrl(146),
      I2 => d_data_cntrl(145),
      I3 => \^out\(2),
      O => hdmi_hs1_carry_i_3_n_0
    );
hdmi_hs1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(1),
      I1 => d_data_cntrl(144),
      I2 => d_data_cntrl(143),
      I3 => \^out\(0),
      O => hdmi_hs1_carry_i_4_n_0
    );
hdmi_hs_2d_reg_srl3: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_hs_2d_reg_srl3_i_1_n_0,
      Q => hdmi_hs_2d_reg_srl3_n_0
    );
hdmi_hs_2d_reg_srl3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hdmi_hs1,
      I1 => \^hdmi_enable\,
      O => hdmi_hs_2d_reg_srl3_i_1_n_0
    );
hdmi_hs_count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_hs_count0_carry_n_0,
      CO(2) => hdmi_hs_count0_carry_n_1,
      CO(1) => hdmi_hs_count0_carry_n_2,
      CO(0) => hdmi_hs_count0_carry_n_3,
      CYINIT => '1',
      DI(3) => hdmi_hs_count0_carry_i_1_n_0,
      DI(2) => hdmi_hs_count0_carry_i_2_n_0,
      DI(1) => hdmi_hs_count0_carry_i_3_n_0,
      DI(0) => hdmi_hs_count0_carry_i_4_n_0,
      O(3 downto 0) => NLW_hdmi_hs_count0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => hdmi_hs_count0_carry_i_5_n_0,
      S(2) => hdmi_hs_count0_carry_i_6_n_0,
      S(1) => hdmi_hs_count0_carry_i_7_n_0,
      S(0) => hdmi_hs_count0_carry_i_8_n_0
    );
\hdmi_hs_count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_hs_count0_carry_n_0,
      CO(3) => \hdmi_hs_count0_carry__0_n_0\,
      CO(2) => \hdmi_hs_count0_carry__0_n_1\,
      CO(1) => \hdmi_hs_count0_carry__0_n_2\,
      CO(0) => \hdmi_hs_count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \hdmi_hs_count0_carry__0_i_1_n_0\,
      DI(2) => \hdmi_hs_count0_carry__0_i_2_n_0\,
      DI(1) => \hdmi_hs_count0_carry__0_i_3_n_0\,
      DI(0) => \hdmi_hs_count0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_hdmi_hs_count0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \hdmi_hs_count0_carry__0_i_5_n_0\,
      S(2) => \hdmi_hs_count0_carry__0_i_6_n_0\,
      S(1) => \hdmi_hs_count0_carry__0_i_7_n_0\,
      S(0) => \hdmi_hs_count0_carry__0_i_8_n_0\
    );
\hdmi_hs_count0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(15),
      I1 => hdmi_hl_width_s(15),
      I2 => \^out\(14),
      I3 => hdmi_hl_width_s(14),
      O => \hdmi_hs_count0_carry__0_i_1_n_0\
    );
\hdmi_hs_count0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(13),
      I1 => hdmi_hl_width_s(13),
      I2 => \^out\(12),
      I3 => hdmi_hl_width_s(12),
      O => \hdmi_hs_count0_carry__0_i_2_n_0\
    );
\hdmi_hs_count0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(11),
      I1 => hdmi_hl_width_s(11),
      I2 => \^out\(10),
      I3 => hdmi_hl_width_s(10),
      O => \hdmi_hs_count0_carry__0_i_3_n_0\
    );
\hdmi_hs_count0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(9),
      I1 => hdmi_hl_width_s(9),
      I2 => \^out\(8),
      I3 => hdmi_hl_width_s(8),
      O => \hdmi_hs_count0_carry__0_i_4_n_0\
    );
\hdmi_hs_count0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_hl_width_s(15),
      I1 => \^out\(15),
      I2 => hdmi_hl_width_s(14),
      I3 => \^out\(14),
      O => \hdmi_hs_count0_carry__0_i_5_n_0\
    );
\hdmi_hs_count0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_hl_width_s(13),
      I1 => \^out\(13),
      I2 => hdmi_hl_width_s(12),
      I3 => \^out\(12),
      O => \hdmi_hs_count0_carry__0_i_6_n_0\
    );
\hdmi_hs_count0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_hl_width_s(11),
      I1 => \^out\(11),
      I2 => hdmi_hl_width_s(10),
      I3 => \^out\(10),
      O => \hdmi_hs_count0_carry__0_i_7_n_0\
    );
\hdmi_hs_count0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_hl_width_s(9),
      I1 => \^out\(9),
      I2 => hdmi_hl_width_s(8),
      I3 => \^out\(8),
      O => \hdmi_hs_count0_carry__0_i_8_n_0\
    );
hdmi_hs_count0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(7),
      I1 => hdmi_hl_width_s(7),
      I2 => \^out\(6),
      I3 => hdmi_hl_width_s(6),
      O => hdmi_hs_count0_carry_i_1_n_0
    );
hdmi_hs_count0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(5),
      I1 => hdmi_hl_width_s(5),
      I2 => \^out\(4),
      I3 => hdmi_hl_width_s(4),
      O => hdmi_hs_count0_carry_i_2_n_0
    );
hdmi_hs_count0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(3),
      I1 => hdmi_hl_width_s(3),
      I2 => \^out\(2),
      I3 => hdmi_hl_width_s(2),
      O => hdmi_hs_count0_carry_i_3_n_0
    );
hdmi_hs_count0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => \^out\(1),
      I1 => hdmi_hl_width_s(1),
      I2 => \^out\(0),
      I3 => d_data_cntrl(159),
      O => hdmi_hs_count0_carry_i_4_n_0
    );
hdmi_hs_count0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_hl_width_s(7),
      I1 => \^out\(7),
      I2 => hdmi_hl_width_s(6),
      I3 => \^out\(6),
      O => hdmi_hs_count0_carry_i_5_n_0
    );
hdmi_hs_count0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_hl_width_s(5),
      I1 => \^out\(5),
      I2 => hdmi_hl_width_s(4),
      I3 => \^out\(4),
      O => hdmi_hs_count0_carry_i_6_n_0
    );
hdmi_hs_count0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_hl_width_s(3),
      I1 => \^out\(3),
      I2 => hdmi_hl_width_s(2),
      I3 => \^out\(2),
      O => hdmi_hs_count0_carry_i_7_n_0
    );
hdmi_hs_count0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => hdmi_hl_width_s(1),
      I1 => \^out\(1),
      I2 => d_data_cntrl(159),
      I3 => \^out\(0),
      O => hdmi_hs_count0_carry_i_8_n_0
    );
\hdmi_hs_count[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => \hdmi_hs_count[0]_i_2_n_0\
    );
\hdmi_hs_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[0]_i_1_n_7\,
      Q => \^out\(0),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdmi_hs_count_reg[0]_i_1_n_0\,
      CO(2) => \hdmi_hs_count_reg[0]_i_1_n_1\,
      CO(1) => \hdmi_hs_count_reg[0]_i_1_n_2\,
      CO(0) => \hdmi_hs_count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \hdmi_hs_count_reg[0]_i_1_n_4\,
      O(2) => \hdmi_hs_count_reg[0]_i_1_n_5\,
      O(1) => \hdmi_hs_count_reg[0]_i_1_n_6\,
      O(0) => \hdmi_hs_count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^out\(3 downto 1),
      S(0) => \hdmi_hs_count[0]_i_2_n_0\
    );
\hdmi_hs_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[8]_i_1_n_5\,
      Q => \^out\(10),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[8]_i_1_n_4\,
      Q => \^out\(11),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[12]_i_1_n_7\,
      Q => \^out\(12),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_hs_count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_hdmi_hs_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \hdmi_hs_count_reg[12]_i_1_n_1\,
      CO(1) => \hdmi_hs_count_reg[12]_i_1_n_2\,
      CO(0) => \hdmi_hs_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_hs_count_reg[12]_i_1_n_4\,
      O(2) => \hdmi_hs_count_reg[12]_i_1_n_5\,
      O(1) => \hdmi_hs_count_reg[12]_i_1_n_6\,
      O(0) => \hdmi_hs_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => \^out\(15 downto 12)
    );
\hdmi_hs_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[12]_i_1_n_6\,
      Q => \^out\(13),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[12]_i_1_n_5\,
      Q => \^out\(14),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[12]_i_1_n_4\,
      Q => \^out\(15),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[0]_i_1_n_6\,
      Q => \^out\(1),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[0]_i_1_n_5\,
      Q => \^out\(2),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[0]_i_1_n_4\,
      Q => \^out\(3),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[4]_i_1_n_7\,
      Q => \^out\(4),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_hs_count_reg[0]_i_1_n_0\,
      CO(3) => \hdmi_hs_count_reg[4]_i_1_n_0\,
      CO(2) => \hdmi_hs_count_reg[4]_i_1_n_1\,
      CO(1) => \hdmi_hs_count_reg[4]_i_1_n_2\,
      CO(0) => \hdmi_hs_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_hs_count_reg[4]_i_1_n_4\,
      O(2) => \hdmi_hs_count_reg[4]_i_1_n_5\,
      O(1) => \hdmi_hs_count_reg[4]_i_1_n_6\,
      O(0) => \hdmi_hs_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^out\(7 downto 4)
    );
\hdmi_hs_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[4]_i_1_n_6\,
      Q => \^out\(5),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[4]_i_1_n_5\,
      Q => \^out\(6),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[4]_i_1_n_4\,
      Q => \^out\(7),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[8]_i_1_n_7\,
      Q => \^out\(8),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
\hdmi_hs_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_hs_count_reg[4]_i_1_n_0\,
      CO(3) => \hdmi_hs_count_reg[8]_i_1_n_0\,
      CO(2) => \hdmi_hs_count_reg[8]_i_1_n_1\,
      CO(1) => \hdmi_hs_count_reg[8]_i_1_n_2\,
      CO(0) => \hdmi_hs_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_hs_count_reg[8]_i_1_n_4\,
      O(2) => \hdmi_hs_count_reg[8]_i_1_n_5\,
      O(1) => \hdmi_hs_count_reg[8]_i_1_n_6\,
      O(0) => \hdmi_hs_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^out\(11 downto 8)
    );
\hdmi_hs_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_hs_count_reg[8]_i_1_n_6\,
      Q => \^out\(9),
      R => \hdmi_hs_count0_carry__0_n_0\
    );
hdmi_hs_de1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_hs_de1_carry_n_0,
      CO(2) => hdmi_hs_de1_carry_n_1,
      CO(1) => hdmi_hs_de1_carry_n_2,
      CO(0) => hdmi_hs_de1_carry_n_3,
      CYINIT => '1',
      DI(3) => hdmi_hs_de1_carry_i_1_n_0,
      DI(2) => hdmi_hs_de1_carry_i_2_n_0,
      DI(1) => hdmi_hs_de1_carry_i_3_n_0,
      DI(0) => hdmi_hs_de1_carry_i_4_n_0,
      O(3 downto 0) => NLW_hdmi_hs_de1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_int_reg[151]\(3 downto 0)
    );
\hdmi_hs_de1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_hs_de1_carry_n_0,
      CO(3) => hdmi_hs_de1,
      CO(2) => \hdmi_hs_de1_carry__0_n_1\,
      CO(1) => \hdmi_hs_de1_carry__0_n_2\,
      CO(0) => \hdmi_hs_de1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \hdmi_hs_de1_carry__0_i_1_n_0\,
      DI(2) => \hdmi_hs_de1_carry__0_i_2_n_0\,
      DI(1) => \hdmi_hs_de1_carry__0_i_3_n_0\,
      DI(0) => \hdmi_hs_de1_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_hdmi_hs_de1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_int_reg[159]\(3 downto 0)
    );
\hdmi_hs_de1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(15),
      I1 => d_data_cntrl(142),
      I2 => \^out\(14),
      I3 => d_data_cntrl(141),
      O => \hdmi_hs_de1_carry__0_i_1_n_0\
    );
\hdmi_hs_de1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(13),
      I1 => d_data_cntrl(140),
      I2 => \^out\(12),
      I3 => d_data_cntrl(139),
      O => \hdmi_hs_de1_carry__0_i_2_n_0\
    );
\hdmi_hs_de1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(11),
      I1 => d_data_cntrl(138),
      I2 => \^out\(10),
      I3 => d_data_cntrl(137),
      O => \hdmi_hs_de1_carry__0_i_3_n_0\
    );
\hdmi_hs_de1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(9),
      I1 => d_data_cntrl(136),
      I2 => \^out\(8),
      I3 => d_data_cntrl(135),
      O => \hdmi_hs_de1_carry__0_i_4_n_0\
    );
hdmi_hs_de1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(7),
      I1 => d_data_cntrl(134),
      I2 => \^out\(6),
      I3 => d_data_cntrl(133),
      O => hdmi_hs_de1_carry_i_1_n_0
    );
hdmi_hs_de1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(5),
      I1 => d_data_cntrl(132),
      I2 => \^out\(4),
      I3 => d_data_cntrl(131),
      O => hdmi_hs_de1_carry_i_2_n_0
    );
hdmi_hs_de1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(3),
      I1 => d_data_cntrl(130),
      I2 => \^out\(2),
      I3 => d_data_cntrl(129),
      O => hdmi_hs_de1_carry_i_3_n_0
    );
hdmi_hs_de1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^out\(1),
      I1 => d_data_cntrl(128),
      I2 => \^out\(0),
      I3 => d_data_cntrl(127),
      O => hdmi_hs_de1_carry_i_4_n_0
    );
\hdmi_hs_de1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdmi_hs_de1_inferred__0/i__carry_n_0\,
      CO(2) => \hdmi_hs_de1_inferred__0/i__carry_n_1\,
      CO(1) => \hdmi_hs_de1_inferred__0/i__carry_n_2\,
      CO(0) => \hdmi_hs_de1_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__0_n_0\,
      DI(2) => \i__carry_i_2__0_n_0\,
      DI(1) => \i__carry_i_3__0_n_0\,
      DI(0) => \i__carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW_hdmi_hs_de1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_int_reg[135]\(3 downto 0)
    );
\hdmi_hs_de1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_hs_de1_inferred__0/i__carry_n_0\,
      CO(3) => hdmi_hs_de11_in,
      CO(2) => \hdmi_hs_de1_inferred__0/i__carry__0_n_1\,
      CO(1) => \hdmi_hs_de1_inferred__0/i__carry__0_n_2\,
      CO(0) => \hdmi_hs_de1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__0_n_0\,
      DI(2) => \i__carry__0_i_2__0_n_0\,
      DI(1) => \i__carry__0_i_3__0_n_0\,
      DI(0) => \i__carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_hdmi_hs_de1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_int_reg[143]\(3 downto 0)
    );
hdmi_hs_de_2d_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_hs_de,
      Q => hdmi_hs_de_2d_reg_srl2_n_0
    );
hdmi_hs_de_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => hdmi_hs_de11_in,
      I1 => \^hdmi_enable\,
      I2 => hdmi_hs_de1,
      O => hdmi_hs_de_i_1_n_0
    );
hdmi_hs_de_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_hs_de_i_1_n_0,
      Q => hdmi_hs_de,
      R => '0'
    );
hdmi_hsync_data_e_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_hs_de_2d_reg_srl2_n_0,
      Q => hdmi_hsync_data_e,
      R => '0'
    );
hdmi_hsync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_hs_2d_reg_srl3_n_0,
      Q => hdmi_hsync,
      R => '0'
    );
\hdmi_raddr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000006A"
    )
        port map (
      I0 => \hdmi_raddr_reg_n_0_[0]\,
      I1 => hdmi_vs_de,
      I2 => hdmi_hs_de,
      I3 => rst,
      I4 => hdmi_fs_ret,
      O => \hdmi_raddr[0]_i_1_n_0\
    );
\hdmi_raddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => hdmi_fs_waddr(0),
      I1 => hdmi_fs_ret,
      I2 => \hdmi_raddr_reg_n_0_[1]\,
      I3 => \hdmi_raddr_reg_n_0_[0]\,
      O => \p_2_in__0\(1)
    );
\hdmi_raddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => hdmi_fs_waddr(1),
      I1 => hdmi_fs_ret,
      I2 => \hdmi_raddr_reg_n_0_[1]\,
      I3 => \hdmi_raddr_reg_n_0_[0]\,
      I4 => \hdmi_raddr_reg_n_0_[2]\,
      O => \p_2_in__0\(2)
    );
\hdmi_raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => hdmi_fs_waddr(2),
      I1 => hdmi_fs_ret,
      I2 => p_2_in,
      I3 => \hdmi_raddr_reg_n_0_[1]\,
      I4 => \hdmi_raddr_reg_n_0_[0]\,
      I5 => \hdmi_raddr_reg_n_0_[2]\,
      O => \p_2_in__0\(3)
    );
\hdmi_raddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => hdmi_fs_waddr(3),
      I1 => hdmi_fs_ret,
      I2 => p_3_in,
      I3 => \hdmi_raddr[6]_i_2_n_0\,
      O => \p_2_in__0\(4)
    );
\hdmi_raddr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => hdmi_fs_waddr(4),
      I1 => hdmi_fs_ret,
      I2 => p_4_in,
      I3 => \hdmi_raddr[6]_i_2_n_0\,
      I4 => p_3_in,
      O => \p_2_in__0\(5)
    );
\hdmi_raddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => hdmi_fs_waddr(5),
      I1 => hdmi_fs_ret,
      I2 => p_5_in,
      I3 => p_3_in,
      I4 => p_4_in,
      I5 => \hdmi_raddr[6]_i_2_n_0\,
      O => \p_2_in__0\(6)
    );
\hdmi_raddr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_2_in,
      I1 => \hdmi_raddr_reg_n_0_[2]\,
      I2 => \hdmi_raddr_reg_n_0_[0]\,
      I3 => \hdmi_raddr_reg_n_0_[1]\,
      O => \hdmi_raddr[6]_i_2_n_0\
    );
\hdmi_raddr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => hdmi_fs_waddr(6),
      I1 => hdmi_fs_ret,
      I2 => p_6_in,
      I3 => \hdmi_raddr[8]_i_2_n_0\,
      I4 => p_5_in,
      O => \p_2_in__0\(7)
    );
\hdmi_raddr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => hdmi_fs_waddr(7),
      I1 => hdmi_fs_ret,
      I2 => p_7_in,
      I3 => p_5_in,
      I4 => \hdmi_raddr[8]_i_2_n_0\,
      I5 => p_6_in,
      O => \p_2_in__0\(8)
    );
\hdmi_raddr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \hdmi_raddr_reg_n_0_[1]\,
      I1 => \hdmi_raddr_reg_n_0_[0]\,
      I2 => \hdmi_raddr_reg_n_0_[2]\,
      I3 => p_2_in,
      I4 => p_4_in,
      I5 => p_3_in,
      O => \hdmi_raddr[8]_i_2_n_0\
    );
\hdmi_raddr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => hdmi_fs_ret,
      I1 => hdmi_hs_de,
      I2 => hdmi_vs_de,
      O => \hdmi_raddr[9]_i_1_n_0\
    );
\hdmi_raddr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => hdmi_fs_waddr(8),
      I1 => hdmi_fs_ret,
      I2 => \hdmi_raddr_reg_n_0_[9]\,
      I3 => \hdmi_raddr[9]_i_3_n_0\,
      I4 => p_7_in,
      O => \p_2_in__0\(9)
    );
\hdmi_raddr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_6_in,
      I1 => \hdmi_raddr[6]_i_2_n_0\,
      I2 => p_4_in,
      I3 => p_3_in,
      I4 => p_5_in,
      O => \hdmi_raddr[9]_i_3_n_0\
    );
\hdmi_raddr_g[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdmi_raddr_reg_n_0_[2]\,
      I1 => \hdmi_raddr_reg_n_0_[1]\,
      O => b2g_return(0)
    );
\hdmi_raddr_g[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdmi_raddr_reg_n_0_[2]\,
      I1 => p_2_in,
      O => b2g_return(1)
    );
\hdmi_raddr_g[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in,
      I1 => p_3_in,
      O => b2g_return(2)
    );
\hdmi_raddr_g[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in,
      O => b2g_return(3)
    );
\hdmi_raddr_g[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => p_5_in,
      O => b2g_return(4)
    );
\hdmi_raddr_g[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => p_6_in,
      O => b2g_return(5)
    );
\hdmi_raddr_g[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_6_in,
      I1 => p_7_in,
      O => b2g_return(6)
    );
\hdmi_raddr_g[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_7_in,
      I1 => \hdmi_raddr_reg_n_0_[9]\,
      O => b2g_return(7)
    );
\hdmi_raddr_g_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => b2g_return(0),
      Q => \vdma_raddr_g_m1_reg[8]\(0),
      R => '0'
    );
\hdmi_raddr_g_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => b2g_return(1),
      Q => \vdma_raddr_g_m1_reg[8]\(1),
      R => '0'
    );
\hdmi_raddr_g_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => b2g_return(2),
      Q => \vdma_raddr_g_m1_reg[8]\(2),
      R => '0'
    );
\hdmi_raddr_g_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => b2g_return(3),
      Q => \vdma_raddr_g_m1_reg[8]\(3),
      R => '0'
    );
\hdmi_raddr_g_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => b2g_return(4),
      Q => \vdma_raddr_g_m1_reg[8]\(4),
      R => '0'
    );
\hdmi_raddr_g_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => b2g_return(5),
      Q => \vdma_raddr_g_m1_reg[8]\(5),
      R => '0'
    );
\hdmi_raddr_g_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => b2g_return(6),
      Q => \vdma_raddr_g_m1_reg[8]\(6),
      R => '0'
    );
\hdmi_raddr_g_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => b2g_return(7),
      Q => \vdma_raddr_g_m1_reg[8]\(7),
      R => '0'
    );
\hdmi_raddr_g_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_raddr_reg_n_0_[9]\,
      Q => \vdma_raddr_g_m1_reg[8]\(8),
      R => '0'
    );
\hdmi_raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => \hdmi_raddr[0]_i_1_n_0\,
      Q => \hdmi_raddr_reg_n_0_[0]\,
      R => '0'
    );
\hdmi_raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => \p_2_in__0\(1),
      Q => \hdmi_raddr_reg_n_0_[1]\,
      R => rst
    );
\hdmi_raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => \p_2_in__0\(2),
      Q => \hdmi_raddr_reg_n_0_[2]\,
      R => rst
    );
\hdmi_raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => \p_2_in__0\(3),
      Q => p_2_in,
      R => rst
    );
\hdmi_raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => \p_2_in__0\(4),
      Q => p_3_in,
      R => rst
    );
\hdmi_raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => \p_2_in__0\(5),
      Q => p_4_in,
      R => rst
    );
\hdmi_raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => \p_2_in__0\(6),
      Q => p_5_in,
      R => rst
    );
\hdmi_raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => \p_2_in__0\(7),
      Q => p_6_in,
      R => rst
    );
\hdmi_raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => \p_2_in__0\(8),
      Q => p_7_in,
      R => rst
    );
\hdmi_raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_raddr[9]_i_1_n_0\,
      D => \p_2_in__0\(9),
      Q => \hdmi_raddr_reg_n_0_[9]\,
      R => rst
    );
hdmi_status_reg: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => rst_reg,
      Q => d_data_status(1),
      R => '0'
    );
\hdmi_tpm_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hdmi_fs_ret,
      I1 => rst,
      O => hdmi_tpm_data0
    );
\hdmi_tpm_data[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_tpm_data_reg[23]_0\(0),
      O => \hdmi_tpm_data[0]_i_3_n_0\
    );
\hdmi_tpm_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[0]_i_2_n_7\,
      Q => \^hdmi_tpm_data_reg[23]_0\(0),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdmi_tpm_data_reg[0]_i_2_n_0\,
      CO(2) => \hdmi_tpm_data_reg[0]_i_2_n_1\,
      CO(1) => \hdmi_tpm_data_reg[0]_i_2_n_2\,
      CO(0) => \hdmi_tpm_data_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \hdmi_tpm_data_reg[0]_i_2_n_4\,
      O(2) => \hdmi_tpm_data_reg[0]_i_2_n_5\,
      O(1) => \hdmi_tpm_data_reg[0]_i_2_n_6\,
      O(0) => \hdmi_tpm_data_reg[0]_i_2_n_7\,
      S(3 downto 1) => \^hdmi_tpm_data_reg[23]_0\(3 downto 1),
      S(0) => \hdmi_tpm_data[0]_i_3_n_0\
    );
\hdmi_tpm_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[8]_i_1_n_5\,
      Q => \^hdmi_tpm_data_reg[23]_0\(10),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[8]_i_1_n_4\,
      Q => \^hdmi_tpm_data_reg[23]_0\(11),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[12]_i_1_n_7\,
      Q => \^hdmi_tpm_data_reg[23]_0\(12),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_tpm_data_reg[8]_i_1_n_0\,
      CO(3) => \hdmi_tpm_data_reg[12]_i_1_n_0\,
      CO(2) => \hdmi_tpm_data_reg[12]_i_1_n_1\,
      CO(1) => \hdmi_tpm_data_reg[12]_i_1_n_2\,
      CO(0) => \hdmi_tpm_data_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_tpm_data_reg[12]_i_1_n_4\,
      O(2) => \hdmi_tpm_data_reg[12]_i_1_n_5\,
      O(1) => \hdmi_tpm_data_reg[12]_i_1_n_6\,
      O(0) => \hdmi_tpm_data_reg[12]_i_1_n_7\,
      S(3 downto 0) => \^hdmi_tpm_data_reg[23]_0\(15 downto 12)
    );
\hdmi_tpm_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[12]_i_1_n_6\,
      Q => \^hdmi_tpm_data_reg[23]_0\(13),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[12]_i_1_n_5\,
      Q => \^hdmi_tpm_data_reg[23]_0\(14),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[12]_i_1_n_4\,
      Q => \^hdmi_tpm_data_reg[23]_0\(15),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[16]_i_1_n_7\,
      Q => \^hdmi_tpm_data_reg[23]_0\(16),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_tpm_data_reg[12]_i_1_n_0\,
      CO(3) => \hdmi_tpm_data_reg[16]_i_1_n_0\,
      CO(2) => \hdmi_tpm_data_reg[16]_i_1_n_1\,
      CO(1) => \hdmi_tpm_data_reg[16]_i_1_n_2\,
      CO(0) => \hdmi_tpm_data_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_tpm_data_reg[16]_i_1_n_4\,
      O(2) => \hdmi_tpm_data_reg[16]_i_1_n_5\,
      O(1) => \hdmi_tpm_data_reg[16]_i_1_n_6\,
      O(0) => \hdmi_tpm_data_reg[16]_i_1_n_7\,
      S(3 downto 0) => \^hdmi_tpm_data_reg[23]_0\(19 downto 16)
    );
\hdmi_tpm_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[16]_i_1_n_6\,
      Q => \^hdmi_tpm_data_reg[23]_0\(17),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[16]_i_1_n_5\,
      Q => \^hdmi_tpm_data_reg[23]_0\(18),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[16]_i_1_n_4\,
      Q => \^hdmi_tpm_data_reg[23]_0\(19),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[0]_i_2_n_6\,
      Q => \^hdmi_tpm_data_reg[23]_0\(1),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[20]_i_1_n_7\,
      Q => \^hdmi_tpm_data_reg[23]_0\(20),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_tpm_data_reg[16]_i_1_n_0\,
      CO(3) => \NLW_hdmi_tpm_data_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \hdmi_tpm_data_reg[20]_i_1_n_1\,
      CO(1) => \hdmi_tpm_data_reg[20]_i_1_n_2\,
      CO(0) => \hdmi_tpm_data_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_tpm_data_reg[20]_i_1_n_4\,
      O(2) => \hdmi_tpm_data_reg[20]_i_1_n_5\,
      O(1) => \hdmi_tpm_data_reg[20]_i_1_n_6\,
      O(0) => \hdmi_tpm_data_reg[20]_i_1_n_7\,
      S(3 downto 0) => \^hdmi_tpm_data_reg[23]_0\(23 downto 20)
    );
\hdmi_tpm_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[20]_i_1_n_6\,
      Q => \^hdmi_tpm_data_reg[23]_0\(21),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[20]_i_1_n_5\,
      Q => \^hdmi_tpm_data_reg[23]_0\(22),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[20]_i_1_n_4\,
      Q => \^hdmi_tpm_data_reg[23]_0\(23),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[0]_i_2_n_5\,
      Q => \^hdmi_tpm_data_reg[23]_0\(2),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[0]_i_2_n_4\,
      Q => \^hdmi_tpm_data_reg[23]_0\(3),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[4]_i_1_n_7\,
      Q => \^hdmi_tpm_data_reg[23]_0\(4),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_tpm_data_reg[0]_i_2_n_0\,
      CO(3) => \hdmi_tpm_data_reg[4]_i_1_n_0\,
      CO(2) => \hdmi_tpm_data_reg[4]_i_1_n_1\,
      CO(1) => \hdmi_tpm_data_reg[4]_i_1_n_2\,
      CO(0) => \hdmi_tpm_data_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_tpm_data_reg[4]_i_1_n_4\,
      O(2) => \hdmi_tpm_data_reg[4]_i_1_n_5\,
      O(1) => \hdmi_tpm_data_reg[4]_i_1_n_6\,
      O(0) => \hdmi_tpm_data_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^hdmi_tpm_data_reg[23]_0\(7 downto 4)
    );
\hdmi_tpm_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[4]_i_1_n_6\,
      Q => \^hdmi_tpm_data_reg[23]_0\(5),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[4]_i_1_n_5\,
      Q => \^hdmi_tpm_data_reg[23]_0\(6),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[4]_i_1_n_4\,
      Q => \^hdmi_tpm_data_reg[23]_0\(7),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[8]_i_1_n_7\,
      Q => \^hdmi_tpm_data_reg[23]_0\(8),
      R => hdmi_tpm_data0
    );
\hdmi_tpm_data_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_tpm_data_reg[4]_i_1_n_0\,
      CO(3) => \hdmi_tpm_data_reg[8]_i_1_n_0\,
      CO(2) => \hdmi_tpm_data_reg[8]_i_1_n_1\,
      CO(1) => \hdmi_tpm_data_reg[8]_i_1_n_2\,
      CO(0) => \hdmi_tpm_data_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_tpm_data_reg[8]_i_1_n_4\,
      O(2) => \hdmi_tpm_data_reg[8]_i_1_n_5\,
      O(1) => \hdmi_tpm_data_reg[8]_i_1_n_6\,
      O(0) => \hdmi_tpm_data_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^hdmi_tpm_data_reg[23]_0\(11 downto 8)
    );
\hdmi_tpm_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => hdmi_de_2d,
      D => \hdmi_tpm_data_reg[8]_i_1_n_6\,
      Q => \^hdmi_tpm_data_reg[23]_0\(9),
      R => hdmi_tpm_data0
    );
hdmi_tpm_oos0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_tpm_oos0_carry_n_0,
      CO(2) => hdmi_tpm_oos0_carry_n_1,
      CO(1) => hdmi_tpm_oos0_carry_n_2,
      CO(0) => hdmi_tpm_oos0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_hdmi_tpm_oos0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => i_mem_n_0,
      S(2) => i_mem_n_1,
      S(1) => i_mem_n_2,
      S(0) => i_mem_n_3
    );
\hdmi_tpm_oos0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_tpm_oos0_carry_n_0,
      CO(3) => \hdmi_tpm_oos0_carry__0_n_0\,
      CO(2) => \hdmi_tpm_oos0_carry__0_n_1\,
      CO(1) => \hdmi_tpm_oos0_carry__0_n_2\,
      CO(0) => \hdmi_tpm_oos0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_hdmi_tpm_oos0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => i_mem_n_16,
      S(2) => i_mem_n_17,
      S(1) => i_mem_n_18,
      S(0) => i_mem_n_19
    );
hdmi_tpm_oos_reg: unisim.vcomponents.FDRE
     port map (
      C => hdmi_clk,
      CE => '1',
      D => i_mem_n_32,
      Q => d_data_status(0),
      R => '0'
    );
hdmi_vf_width_s_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_vf_width_s_carry_n_0,
      CO(2) => hdmi_vf_width_s_carry_n_1,
      CO(1) => hdmi_vf_width_s_carry_n_2,
      CO(0) => hdmi_vf_width_s_carry_n_3,
      CYINIT => d_data_cntrl(96),
      DI(3 downto 0) => d_data_cntrl(100 downto 97),
      O(3 downto 0) => hdmi_vf_width_s(4 downto 1),
      S(3 downto 0) => \d_data_cntrl_int_reg[100]\(3 downto 0)
    );
\hdmi_vf_width_s_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_vf_width_s_carry_n_0,
      CO(3) => \hdmi_vf_width_s_carry__0_n_0\,
      CO(2) => \hdmi_vf_width_s_carry__0_n_1\,
      CO(1) => \hdmi_vf_width_s_carry__0_n_2\,
      CO(0) => \hdmi_vf_width_s_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => d_data_cntrl(104 downto 101),
      O(3 downto 0) => hdmi_vf_width_s(8 downto 5),
      S(3 downto 0) => \d_data_cntrl_int_reg[104]\(3 downto 0)
    );
\hdmi_vf_width_s_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_vf_width_s_carry__0_n_0\,
      CO(3) => \hdmi_vf_width_s_carry__1_n_0\,
      CO(2) => \hdmi_vf_width_s_carry__1_n_1\,
      CO(1) => \hdmi_vf_width_s_carry__1_n_2\,
      CO(0) => \hdmi_vf_width_s_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => d_data_cntrl(108 downto 105),
      O(3 downto 0) => hdmi_vf_width_s(12 downto 9),
      S(3 downto 0) => \d_data_cntrl_int_reg[108]\(3 downto 0)
    );
\hdmi_vf_width_s_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_vf_width_s_carry__1_n_0\,
      CO(3 downto 2) => \NLW_hdmi_vf_width_s_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \hdmi_vf_width_s_carry__2_n_2\,
      CO(0) => \hdmi_vf_width_s_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => d_data_cntrl(110 downto 109),
      O(3) => \NLW_hdmi_vf_width_s_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => hdmi_vf_width_s(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \d_data_cntrl_int_reg[111]\(2 downto 0)
    );
hdmi_vs1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_vs1_carry_n_0,
      CO(2) => hdmi_vs1_carry_n_1,
      CO(1) => hdmi_vs1_carry_n_2,
      CO(0) => hdmi_vs1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_hdmi_vs1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => hdmi_vs1_carry_i_5_n_0,
      S(2) => hdmi_vs1_carry_i_6_n_0,
      S(1) => hdmi_vs1_carry_i_7_n_0,
      S(0) => hdmi_vs1_carry_i_8_n_0
    );
\hdmi_vs1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_vs1_carry_n_0,
      CO(3) => CO(0),
      CO(2) => \hdmi_vs1_carry__0_n_1\,
      CO(1) => \hdmi_vs1_carry__0_n_2\,
      CO(0) => \hdmi_vs1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \hdmi_vs1_carry__0_i_1_n_0\,
      DI(2 downto 0) => \d_data_cntrl_int_reg[93]\(2 downto 0),
      O(3 downto 0) => \NLW_hdmi_vs1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \d_data_cntrl_int_reg[95]\(0),
      S(2) => \hdmi_vs1_carry__0_i_6_n_0\,
      S(1) => \hdmi_vs1_carry__0_i_7_n_0\,
      S(0) => \hdmi_vs1_carry__0_i_8_n_0\
    );
\hdmi_vs1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D44"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(15),
      I1 => d_data_cntrl(95),
      I2 => \^hdmi_vs_count_reg[15]_0\(14),
      I3 => d_data_cntrl(94),
      O => \hdmi_vs1_carry__0_i_1_n_0\
    );
\hdmi_vs1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(13),
      I1 => d_data_cntrl(93),
      I2 => \^hdmi_vs_count_reg[15]_0\(12),
      I3 => d_data_cntrl(92),
      O => \hdmi_vs1_carry__0_i_6_n_0\
    );
\hdmi_vs1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(11),
      I1 => d_data_cntrl(91),
      I2 => \^hdmi_vs_count_reg[15]_0\(10),
      I3 => d_data_cntrl(90),
      O => \hdmi_vs1_carry__0_i_7_n_0\
    );
\hdmi_vs1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(9),
      I1 => d_data_cntrl(89),
      I2 => \^hdmi_vs_count_reg[15]_0\(8),
      I3 => d_data_cntrl(88),
      O => \hdmi_vs1_carry__0_i_8_n_0\
    );
hdmi_vs1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(7),
      I1 => d_data_cntrl(87),
      I2 => \^hdmi_vs_count_reg[15]_0\(6),
      I3 => d_data_cntrl(86),
      O => hdmi_vs1_carry_i_5_n_0
    );
hdmi_vs1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(5),
      I1 => d_data_cntrl(85),
      I2 => \^hdmi_vs_count_reg[15]_0\(4),
      I3 => d_data_cntrl(84),
      O => hdmi_vs1_carry_i_6_n_0
    );
hdmi_vs1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(3),
      I1 => d_data_cntrl(83),
      I2 => \^hdmi_vs_count_reg[15]_0\(2),
      I3 => d_data_cntrl(82),
      O => hdmi_vs1_carry_i_7_n_0
    );
hdmi_vs1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(1),
      I1 => d_data_cntrl(81),
      I2 => \^hdmi_vs_count_reg[15]_0\(0),
      I3 => d_data_cntrl(80),
      O => hdmi_vs1_carry_i_8_n_0
    );
hdmi_vs_2d_reg_srl3: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_enable_reg_0,
      Q => hdmi_vs_2d_reg_srl3_n_0
    );
hdmi_vs_count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_vs_count0_carry_n_0,
      CO(2) => hdmi_vs_count0_carry_n_1,
      CO(1) => hdmi_vs_count0_carry_n_2,
      CO(0) => hdmi_vs_count0_carry_n_3,
      CYINIT => '1',
      DI(3) => hdmi_vs_count0_carry_i_1_n_0,
      DI(2) => hdmi_vs_count0_carry_i_2_n_0,
      DI(1) => hdmi_vs_count0_carry_i_3_n_0,
      DI(0) => hdmi_vs_count0_carry_i_4_n_0,
      O(3 downto 0) => NLW_hdmi_vs_count0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => hdmi_vs_count0_carry_i_5_n_0,
      S(2) => hdmi_vs_count0_carry_i_6_n_0,
      S(1) => hdmi_vs_count0_carry_i_7_n_0,
      S(0) => hdmi_vs_count0_carry_i_8_n_0
    );
\hdmi_vs_count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_vs_count0_carry_n_0,
      CO(3) => \hdmi_vs_count0_carry__0_n_0\,
      CO(2) => \hdmi_vs_count0_carry__0_n_1\,
      CO(1) => \hdmi_vs_count0_carry__0_n_2\,
      CO(0) => \hdmi_vs_count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \hdmi_vs_count0_carry__0_i_1_n_0\,
      DI(2) => \hdmi_vs_count0_carry__0_i_2_n_0\,
      DI(1) => \hdmi_vs_count0_carry__0_i_3_n_0\,
      DI(0) => \hdmi_vs_count0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_hdmi_vs_count0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \hdmi_vs_count0_carry__0_i_5_n_0\,
      S(2) => \hdmi_vs_count0_carry__0_i_6_n_0\,
      S(1) => \hdmi_vs_count0_carry__0_i_7_n_0\,
      S(0) => \hdmi_vs_count0_carry__0_i_8_n_0\
    );
\hdmi_vs_count0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(15),
      I1 => hdmi_vf_width_s(15),
      I2 => \^hdmi_vs_count_reg[15]_0\(14),
      I3 => hdmi_vf_width_s(14),
      O => \hdmi_vs_count0_carry__0_i_1_n_0\
    );
\hdmi_vs_count0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(13),
      I1 => hdmi_vf_width_s(13),
      I2 => \^hdmi_vs_count_reg[15]_0\(12),
      I3 => hdmi_vf_width_s(12),
      O => \hdmi_vs_count0_carry__0_i_2_n_0\
    );
\hdmi_vs_count0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(11),
      I1 => hdmi_vf_width_s(11),
      I2 => \^hdmi_vs_count_reg[15]_0\(10),
      I3 => hdmi_vf_width_s(10),
      O => \hdmi_vs_count0_carry__0_i_3_n_0\
    );
\hdmi_vs_count0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(9),
      I1 => hdmi_vf_width_s(9),
      I2 => \^hdmi_vs_count_reg[15]_0\(8),
      I3 => hdmi_vf_width_s(8),
      O => \hdmi_vs_count0_carry__0_i_4_n_0\
    );
\hdmi_vs_count0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_vf_width_s(15),
      I1 => \^hdmi_vs_count_reg[15]_0\(15),
      I2 => hdmi_vf_width_s(14),
      I3 => \^hdmi_vs_count_reg[15]_0\(14),
      O => \hdmi_vs_count0_carry__0_i_5_n_0\
    );
\hdmi_vs_count0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_vf_width_s(13),
      I1 => \^hdmi_vs_count_reg[15]_0\(13),
      I2 => hdmi_vf_width_s(12),
      I3 => \^hdmi_vs_count_reg[15]_0\(12),
      O => \hdmi_vs_count0_carry__0_i_6_n_0\
    );
\hdmi_vs_count0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_vf_width_s(11),
      I1 => \^hdmi_vs_count_reg[15]_0\(11),
      I2 => hdmi_vf_width_s(10),
      I3 => \^hdmi_vs_count_reg[15]_0\(10),
      O => \hdmi_vs_count0_carry__0_i_7_n_0\
    );
\hdmi_vs_count0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_vf_width_s(9),
      I1 => \^hdmi_vs_count_reg[15]_0\(9),
      I2 => hdmi_vf_width_s(8),
      I3 => \^hdmi_vs_count_reg[15]_0\(8),
      O => \hdmi_vs_count0_carry__0_i_8_n_0\
    );
hdmi_vs_count0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(7),
      I1 => hdmi_vf_width_s(7),
      I2 => \^hdmi_vs_count_reg[15]_0\(6),
      I3 => hdmi_vf_width_s(6),
      O => hdmi_vs_count0_carry_i_1_n_0
    );
hdmi_vs_count0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(5),
      I1 => hdmi_vf_width_s(5),
      I2 => \^hdmi_vs_count_reg[15]_0\(4),
      I3 => hdmi_vf_width_s(4),
      O => hdmi_vs_count0_carry_i_2_n_0
    );
hdmi_vs_count0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(3),
      I1 => hdmi_vf_width_s(3),
      I2 => \^hdmi_vs_count_reg[15]_0\(2),
      I3 => hdmi_vf_width_s(2),
      O => hdmi_vs_count0_carry_i_3_n_0
    );
hdmi_vs_count0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(1),
      I1 => hdmi_vf_width_s(1),
      I2 => \^hdmi_vs_count_reg[15]_0\(0),
      I3 => d_data_cntrl(96),
      O => hdmi_vs_count0_carry_i_4_n_0
    );
hdmi_vs_count0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_vf_width_s(7),
      I1 => \^hdmi_vs_count_reg[15]_0\(7),
      I2 => hdmi_vf_width_s(6),
      I3 => \^hdmi_vs_count_reg[15]_0\(6),
      O => hdmi_vs_count0_carry_i_5_n_0
    );
hdmi_vs_count0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_vf_width_s(5),
      I1 => \^hdmi_vs_count_reg[15]_0\(5),
      I2 => hdmi_vf_width_s(4),
      I3 => \^hdmi_vs_count_reg[15]_0\(4),
      O => hdmi_vs_count0_carry_i_6_n_0
    );
hdmi_vs_count0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hdmi_vf_width_s(3),
      I1 => \^hdmi_vs_count_reg[15]_0\(3),
      I2 => hdmi_vf_width_s(2),
      I3 => \^hdmi_vs_count_reg[15]_0\(2),
      O => hdmi_vs_count0_carry_i_7_n_0
    );
hdmi_vs_count0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => hdmi_vf_width_s(1),
      I1 => \^hdmi_vs_count_reg[15]_0\(1),
      I2 => d_data_cntrl(96),
      I3 => \^hdmi_vs_count_reg[15]_0\(0),
      O => hdmi_vs_count0_carry_i_8_n_0
    );
\hdmi_vs_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \hdmi_vs_count0_carry__0_n_0\,
      I1 => \hdmi_hs_count0_carry__0_n_0\,
      O => hdmi_vs_count
    );
\hdmi_vs_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(0),
      O => \hdmi_vs_count[0]_i_3_n_0\
    );
\hdmi_vs_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[0]_i_2_n_7\,
      Q => \^hdmi_vs_count_reg[15]_0\(0),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdmi_vs_count_reg[0]_i_2_n_0\,
      CO(2) => \hdmi_vs_count_reg[0]_i_2_n_1\,
      CO(1) => \hdmi_vs_count_reg[0]_i_2_n_2\,
      CO(0) => \hdmi_vs_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \hdmi_vs_count_reg[0]_i_2_n_4\,
      O(2) => \hdmi_vs_count_reg[0]_i_2_n_5\,
      O(1) => \hdmi_vs_count_reg[0]_i_2_n_6\,
      O(0) => \hdmi_vs_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => \^hdmi_vs_count_reg[15]_0\(3 downto 1),
      S(0) => \hdmi_vs_count[0]_i_3_n_0\
    );
\hdmi_vs_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[8]_i_1_n_5\,
      Q => \^hdmi_vs_count_reg[15]_0\(10),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[8]_i_1_n_4\,
      Q => \^hdmi_vs_count_reg[15]_0\(11),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[12]_i_1_n_7\,
      Q => \^hdmi_vs_count_reg[15]_0\(12),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_vs_count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_hdmi_vs_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \hdmi_vs_count_reg[12]_i_1_n_1\,
      CO(1) => \hdmi_vs_count_reg[12]_i_1_n_2\,
      CO(0) => \hdmi_vs_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_vs_count_reg[12]_i_1_n_4\,
      O(2) => \hdmi_vs_count_reg[12]_i_1_n_5\,
      O(1) => \hdmi_vs_count_reg[12]_i_1_n_6\,
      O(0) => \hdmi_vs_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => \^hdmi_vs_count_reg[15]_0\(15 downto 12)
    );
\hdmi_vs_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[12]_i_1_n_6\,
      Q => \^hdmi_vs_count_reg[15]_0\(13),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[12]_i_1_n_5\,
      Q => \^hdmi_vs_count_reg[15]_0\(14),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[12]_i_1_n_4\,
      Q => \^hdmi_vs_count_reg[15]_0\(15),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[0]_i_2_n_6\,
      Q => \^hdmi_vs_count_reg[15]_0\(1),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[0]_i_2_n_5\,
      Q => \^hdmi_vs_count_reg[15]_0\(2),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[0]_i_2_n_4\,
      Q => \^hdmi_vs_count_reg[15]_0\(3),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[4]_i_1_n_7\,
      Q => \^hdmi_vs_count_reg[15]_0\(4),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_vs_count_reg[0]_i_2_n_0\,
      CO(3) => \hdmi_vs_count_reg[4]_i_1_n_0\,
      CO(2) => \hdmi_vs_count_reg[4]_i_1_n_1\,
      CO(1) => \hdmi_vs_count_reg[4]_i_1_n_2\,
      CO(0) => \hdmi_vs_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_vs_count_reg[4]_i_1_n_4\,
      O(2) => \hdmi_vs_count_reg[4]_i_1_n_5\,
      O(1) => \hdmi_vs_count_reg[4]_i_1_n_6\,
      O(0) => \hdmi_vs_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^hdmi_vs_count_reg[15]_0\(7 downto 4)
    );
\hdmi_vs_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[4]_i_1_n_6\,
      Q => \^hdmi_vs_count_reg[15]_0\(5),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[4]_i_1_n_5\,
      Q => \^hdmi_vs_count_reg[15]_0\(6),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[4]_i_1_n_4\,
      Q => \^hdmi_vs_count_reg[15]_0\(7),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[8]_i_1_n_7\,
      Q => \^hdmi_vs_count_reg[15]_0\(8),
      R => hdmi_vs_count
    );
\hdmi_vs_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_vs_count_reg[4]_i_1_n_0\,
      CO(3) => \hdmi_vs_count_reg[8]_i_1_n_0\,
      CO(2) => \hdmi_vs_count_reg[8]_i_1_n_1\,
      CO(1) => \hdmi_vs_count_reg[8]_i_1_n_2\,
      CO(0) => \hdmi_vs_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdmi_vs_count_reg[8]_i_1_n_4\,
      O(2) => \hdmi_vs_count_reg[8]_i_1_n_5\,
      O(1) => \hdmi_vs_count_reg[8]_i_1_n_6\,
      O(0) => \hdmi_vs_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^hdmi_vs_count_reg[15]_0\(11 downto 8)
    );
\hdmi_vs_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => \hdmi_hs_count0_carry__0_n_0\,
      D => \hdmi_vs_count_reg[8]_i_1_n_6\,
      Q => \^hdmi_vs_count_reg[15]_0\(9),
      R => hdmi_vs_count
    );
hdmi_vs_de1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hdmi_vs_de1_carry_n_0,
      CO(2) => hdmi_vs_de1_carry_n_1,
      CO(1) => hdmi_vs_de1_carry_n_2,
      CO(0) => hdmi_vs_de1_carry_n_3,
      CYINIT => '1',
      DI(3) => hdmi_vs_de1_carry_i_1_n_0,
      DI(2) => hdmi_vs_de1_carry_i_2_n_0,
      DI(1) => hdmi_vs_de1_carry_i_3_n_0,
      DI(0) => hdmi_vs_de1_carry_i_4_n_0,
      O(3 downto 0) => NLW_hdmi_vs_de1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_int_reg[71]\(3 downto 0)
    );
\hdmi_vs_de1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hdmi_vs_de1_carry_n_0,
      CO(3) => hdmi_vs_de1,
      CO(2) => \hdmi_vs_de1_carry__0_n_1\,
      CO(1) => \hdmi_vs_de1_carry__0_n_2\,
      CO(0) => \hdmi_vs_de1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \hdmi_vs_de1_carry__0_i_1_n_0\,
      DI(2) => \hdmi_vs_de1_carry__0_i_2_n_0\,
      DI(1) => \hdmi_vs_de1_carry__0_i_3_n_0\,
      DI(0) => \hdmi_vs_de1_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_hdmi_vs_de1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_int_reg[79]\(3 downto 0)
    );
\hdmi_vs_de1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(15),
      I1 => d_data_cntrl(79),
      I2 => \^hdmi_vs_count_reg[15]_0\(14),
      I3 => d_data_cntrl(78),
      O => \hdmi_vs_de1_carry__0_i_1_n_0\
    );
\hdmi_vs_de1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(13),
      I1 => d_data_cntrl(77),
      I2 => \^hdmi_vs_count_reg[15]_0\(12),
      I3 => d_data_cntrl(76),
      O => \hdmi_vs_de1_carry__0_i_2_n_0\
    );
\hdmi_vs_de1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(11),
      I1 => d_data_cntrl(75),
      I2 => \^hdmi_vs_count_reg[15]_0\(10),
      I3 => d_data_cntrl(74),
      O => \hdmi_vs_de1_carry__0_i_3_n_0\
    );
\hdmi_vs_de1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(9),
      I1 => d_data_cntrl(73),
      I2 => \^hdmi_vs_count_reg[15]_0\(8),
      I3 => d_data_cntrl(72),
      O => \hdmi_vs_de1_carry__0_i_4_n_0\
    );
hdmi_vs_de1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(7),
      I1 => d_data_cntrl(71),
      I2 => \^hdmi_vs_count_reg[15]_0\(6),
      I3 => d_data_cntrl(70),
      O => hdmi_vs_de1_carry_i_1_n_0
    );
hdmi_vs_de1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(5),
      I1 => d_data_cntrl(69),
      I2 => \^hdmi_vs_count_reg[15]_0\(4),
      I3 => d_data_cntrl(68),
      O => hdmi_vs_de1_carry_i_2_n_0
    );
hdmi_vs_de1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(3),
      I1 => d_data_cntrl(67),
      I2 => \^hdmi_vs_count_reg[15]_0\(2),
      I3 => d_data_cntrl(66),
      O => hdmi_vs_de1_carry_i_3_n_0
    );
hdmi_vs_de1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(1),
      I1 => d_data_cntrl(65),
      I2 => \^hdmi_vs_count_reg[15]_0\(0),
      I3 => d_data_cntrl(64),
      O => hdmi_vs_de1_carry_i_4_n_0
    );
\hdmi_vs_de1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdmi_vs_de1_inferred__0/i__carry_n_0\,
      CO(2) => \hdmi_vs_de1_inferred__0/i__carry_n_1\,
      CO(1) => \hdmi_vs_de1_inferred__0/i__carry_n_2\,
      CO(0) => \hdmi_vs_de1_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3_n_0\,
      DI(0) => \i__carry_i_4_n_0\,
      O(3 downto 0) => \NLW_hdmi_vs_de1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_int_reg[55]\(3 downto 0)
    );
\hdmi_vs_de1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdmi_vs_de1_inferred__0/i__carry_n_0\,
      CO(3) => hdmi_vs_de10_in,
      CO(2) => \hdmi_vs_de1_inferred__0/i__carry__0_n_1\,
      CO(1) => \hdmi_vs_de1_inferred__0/i__carry__0_n_2\,
      CO(0) => \hdmi_vs_de1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1_n_0\,
      DI(2) => \i__carry__0_i_2_n_0\,
      DI(1) => \i__carry__0_i_3_n_0\,
      DI(0) => \i__carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_hdmi_vs_de1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \d_data_cntrl_int_reg[63]\(3 downto 0)
    );
hdmi_vs_de_2d_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => hdmi_clk,
      D => hdmi_vs_de,
      Q => hdmi_vs_de_2d_reg_srl2_n_0
    );
hdmi_vs_de_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => hdmi_vs_de10_in,
      I1 => \^hdmi_enable\,
      I2 => hdmi_vs_de1,
      O => hdmi_vs_de_i_1_n_0
    );
hdmi_vs_de_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_vs_de_i_1_n_0,
      Q => hdmi_vs_de,
      R => '0'
    );
hdmi_vsync_data_e_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_vs_de_2d_reg_srl2_n_0,
      Q => hdmi_vsync_data_e,
      R => '0'
    );
hdmi_vsync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D => hdmi_vs_2d_reg_srl3_n_0,
      Q => hdmi_vsync,
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(15),
      I1 => d_data_cntrl(63),
      I2 => d_data_cntrl(62),
      I3 => \^hdmi_vs_count_reg[15]_0\(14),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(15),
      I1 => d_data_cntrl(126),
      I2 => d_data_cntrl(125),
      I3 => \^out\(14),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(13),
      I1 => d_data_cntrl(61),
      I2 => d_data_cntrl(60),
      I3 => \^hdmi_vs_count_reg[15]_0\(12),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(13),
      I1 => d_data_cntrl(124),
      I2 => d_data_cntrl(123),
      I3 => \^out\(12),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(11),
      I1 => d_data_cntrl(59),
      I2 => d_data_cntrl(58),
      I3 => \^hdmi_vs_count_reg[15]_0\(10),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(11),
      I1 => d_data_cntrl(122),
      I2 => d_data_cntrl(121),
      I3 => \^out\(10),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(9),
      I1 => d_data_cntrl(57),
      I2 => d_data_cntrl(56),
      I3 => \^hdmi_vs_count_reg[15]_0\(8),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(9),
      I1 => d_data_cntrl(120),
      I2 => d_data_cntrl(119),
      I3 => \^out\(8),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(7),
      I1 => d_data_cntrl(55),
      I2 => d_data_cntrl(54),
      I3 => \^hdmi_vs_count_reg[15]_0\(6),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(7),
      I1 => d_data_cntrl(118),
      I2 => d_data_cntrl(117),
      I3 => \^out\(6),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(6),
      I1 => d_data_cntrl(30),
      I2 => d_data_cntrl(31),
      I3 => \^hdmi_clip_data_reg[23]_0\(7),
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(14),
      I1 => d_data_cntrl(38),
      I2 => d_data_cntrl(39),
      I3 => \^hdmi_clip_data_reg[23]_0\(15),
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(22),
      I1 => d_data_cntrl(46),
      I2 => d_data_cntrl(47),
      I3 => \^hdmi_clip_data_reg[23]_0\(23),
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(5),
      I1 => d_data_cntrl(53),
      I2 => d_data_cntrl(52),
      I3 => \^hdmi_vs_count_reg[15]_0\(4),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(5),
      I1 => d_data_cntrl(116),
      I2 => d_data_cntrl(115),
      I3 => \^out\(4),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(4),
      I1 => d_data_cntrl(28),
      I2 => d_data_cntrl(29),
      I3 => \^hdmi_clip_data_reg[23]_0\(5),
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(12),
      I1 => d_data_cntrl(36),
      I2 => d_data_cntrl(37),
      I3 => \^hdmi_clip_data_reg[23]_0\(13),
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(20),
      I1 => d_data_cntrl(44),
      I2 => d_data_cntrl(45),
      I3 => \^hdmi_clip_data_reg[23]_0\(21),
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(3),
      I1 => d_data_cntrl(51),
      I2 => d_data_cntrl(50),
      I3 => \^hdmi_vs_count_reg[15]_0\(2),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(3),
      I1 => d_data_cntrl(114),
      I2 => d_data_cntrl(113),
      I3 => \^out\(2),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(2),
      I1 => d_data_cntrl(26),
      I2 => d_data_cntrl(27),
      I3 => \^hdmi_clip_data_reg[23]_0\(3),
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(10),
      I1 => d_data_cntrl(34),
      I2 => d_data_cntrl(35),
      I3 => \^hdmi_clip_data_reg[23]_0\(11),
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(18),
      I1 => d_data_cntrl(42),
      I2 => d_data_cntrl(43),
      I3 => \^hdmi_clip_data_reg[23]_0\(19),
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^hdmi_vs_count_reg[15]_0\(1),
      I1 => d_data_cntrl(49),
      I2 => d_data_cntrl(48),
      I3 => \^hdmi_vs_count_reg[15]_0\(0),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^out\(1),
      I1 => d_data_cntrl(112),
      I2 => d_data_cntrl(111),
      I3 => \^out\(0),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(0),
      I1 => d_data_cntrl(24),
      I2 => d_data_cntrl(25),
      I3 => \^hdmi_clip_data_reg[23]_0\(1),
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(8),
      I1 => d_data_cntrl(32),
      I2 => d_data_cntrl(33),
      I3 => \^hdmi_clip_data_reg[23]_0\(9),
      O => \i__carry_i_4__4_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(16),
      I1 => d_data_cntrl(40),
      I2 => d_data_cntrl(41),
      I3 => \^hdmi_clip_data_reg[23]_0\(17),
      O => \i__carry_i_4__5_n_0\
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(6),
      I1 => d_data_cntrl(30),
      I2 => \^hdmi_clip_data_reg[23]_0\(7),
      I3 => d_data_cntrl(31),
      O => \i__carry_i_5__3_n_0\
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(14),
      I1 => d_data_cntrl(38),
      I2 => \^hdmi_clip_data_reg[23]_0\(15),
      I3 => d_data_cntrl(39),
      O => \i__carry_i_5__4_n_0\
    );
\i__carry_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(22),
      I1 => d_data_cntrl(46),
      I2 => \^hdmi_clip_data_reg[23]_0\(23),
      I3 => d_data_cntrl(47),
      O => \i__carry_i_5__5_n_0\
    );
\i__carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(4),
      I1 => d_data_cntrl(28),
      I2 => \^hdmi_clip_data_reg[23]_0\(5),
      I3 => d_data_cntrl(29),
      O => \i__carry_i_6__3_n_0\
    );
\i__carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(12),
      I1 => d_data_cntrl(36),
      I2 => \^hdmi_clip_data_reg[23]_0\(13),
      I3 => d_data_cntrl(37),
      O => \i__carry_i_6__4_n_0\
    );
\i__carry_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(20),
      I1 => d_data_cntrl(44),
      I2 => \^hdmi_clip_data_reg[23]_0\(21),
      I3 => d_data_cntrl(45),
      O => \i__carry_i_6__5_n_0\
    );
\i__carry_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(2),
      I1 => d_data_cntrl(26),
      I2 => \^hdmi_clip_data_reg[23]_0\(3),
      I3 => d_data_cntrl(27),
      O => \i__carry_i_7__3_n_0\
    );
\i__carry_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(10),
      I1 => d_data_cntrl(34),
      I2 => \^hdmi_clip_data_reg[23]_0\(11),
      I3 => d_data_cntrl(35),
      O => \i__carry_i_7__4_n_0\
    );
\i__carry_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(18),
      I1 => d_data_cntrl(42),
      I2 => \^hdmi_clip_data_reg[23]_0\(19),
      I3 => d_data_cntrl(43),
      O => \i__carry_i_7__5_n_0\
    );
\i__carry_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(0),
      I1 => d_data_cntrl(24),
      I2 => \^hdmi_clip_data_reg[23]_0\(1),
      I3 => d_data_cntrl(25),
      O => \i__carry_i_8__3_n_0\
    );
\i__carry_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(8),
      I1 => d_data_cntrl(32),
      I2 => \^hdmi_clip_data_reg[23]_0\(9),
      I3 => d_data_cntrl(33),
      O => \i__carry_i_8__4_n_0\
    );
\i__carry_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^hdmi_clip_data_reg[23]_0\(16),
      I1 => d_data_cntrl(40),
      I2 => \^hdmi_clip_data_reg[23]_0\(17),
      I3 => d_data_cntrl(41),
      O => \i__carry_i_8__5_n_0\
    );
i_csc_RGB2CrYCb: entity work.system_axi_hdmi_core_0_ad_csc_RGB2CrYCb
     port map (
      CrYCb_data(23 downto 0) => hdmi_csc_data_s(23 downto 0),
      Q(23 downto 0) => hdmi_data(23 downto 0),
      d_data_cntrl(0) => d_data_cntrl(174),
      hdmi_24_csc_data_e_reg => i_csc_RGB2CrYCb_n_2,
      hdmi_24_csc_hsync_data_e_reg => i_csc_RGB2CrYCb_n_4,
      hdmi_24_csc_hsync_reg => i_csc_RGB2CrYCb_n_0,
      hdmi_24_csc_vsync_data_e_reg => i_csc_RGB2CrYCb_n_3,
      hdmi_24_csc_vsync_reg => i_csc_RGB2CrYCb_n_1,
      hdmi_clk => hdmi_clk,
      hdmi_data_e => hdmi_data_e,
      hdmi_hsync => hdmi_hsync,
      hdmi_hsync_data_e => hdmi_hsync_data_e,
      hdmi_vsync => hdmi_vsync,
      hdmi_vsync_data_e => hdmi_vsync_data_e
    );
i_es: entity work.system_axi_hdmi_core_0_axi_hdmi_tx_es
     port map (
      D(15 downto 0) => hdmi_es_data_s(15 downto 0),
      Q(15 downto 0) => hdmi_es_data(15 downto 0),
      hdmi_clk => hdmi_clk,
      hdmi_es_hs_de => hdmi_es_hs_de,
      hdmi_es_vs_de => hdmi_es_vs_de
    );
i_mem: entity work.system_axi_hdmi_core_0_ad_mem
     port map (
      ADDRARDADDR(8) => \hdmi_raddr_reg_n_0_[9]\,
      ADDRARDADDR(7) => p_7_in,
      ADDRARDADDR(6) => p_6_in,
      ADDRARDADDR(5) => p_5_in,
      ADDRARDADDR(4) => p_4_in,
      ADDRARDADDR(3) => p_3_in,
      ADDRARDADDR(2) => p_2_in,
      ADDRARDADDR(1) => \hdmi_raddr_reg_n_0_[2]\,
      ADDRARDADDR(0) => \hdmi_raddr_reg_n_0_[1]\,
      CO(0) => \hdmi_tpm_oos0_carry__0_n_0\,
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      S(3) => i_mem_n_0,
      S(2) => i_mem_n_1,
      S(1) => i_mem_n_2,
      S(0) => i_mem_n_3,
      hdmi_clk => hdmi_clk,
      \hdmi_data_reg[0]\ => \hdmi_data_reg[0]_0\,
      \hdmi_data_reg[10]\ => \hdmi_data_reg[10]_0\,
      \hdmi_data_reg[11]\ => \hdmi_data_reg[11]_0\,
      \hdmi_data_reg[12]\ => \hdmi_data_reg[12]_0\,
      \hdmi_data_reg[13]\ => \hdmi_data_reg[13]_0\,
      \hdmi_data_reg[14]\ => \hdmi_data_reg[14]_0\,
      \hdmi_data_reg[15]\ => \hdmi_data_reg[15]_0\,
      \hdmi_data_reg[16]\ => \hdmi_data_reg[16]_0\,
      \hdmi_data_reg[17]\ => \hdmi_data_reg[17]_0\,
      \hdmi_data_reg[18]\ => \hdmi_data_reg[18]_0\,
      \hdmi_data_reg[19]\ => \hdmi_data_reg[19]_0\,
      \hdmi_data_reg[1]\ => \hdmi_data_reg[1]_0\,
      \hdmi_data_reg[20]\ => \hdmi_data_reg[20]_0\,
      \hdmi_data_reg[21]\ => \hdmi_data_reg[21]_0\,
      \hdmi_data_reg[22]\ => \hdmi_data_reg[22]_0\,
      \hdmi_data_reg[23]\ => \hdmi_data_reg[23]_0\,
      \hdmi_data_reg[2]\ => \hdmi_data_reg[2]_0\,
      \hdmi_data_reg[3]\ => \hdmi_data_reg[3]_0\,
      \hdmi_data_reg[4]\ => \hdmi_data_reg[4]_0\,
      \hdmi_data_reg[5]\ => \hdmi_data_reg[5]_0\,
      \hdmi_data_reg[6]\ => \hdmi_data_reg[6]_0\,
      \hdmi_data_reg[7]\ => \hdmi_data_reg[7]_0\,
      \hdmi_data_reg[8]\ => \hdmi_data_reg[8]_0\,
      \hdmi_data_reg[9]\ => \hdmi_data_reg[9]_0\,
      hdmi_data_sel_2d => hdmi_data_sel_2d,
      hdmi_de_2d => hdmi_de_2d,
      \hdmi_tpm_data_reg[23]\(23 downto 0) => \^hdmi_tpm_data_reg[23]_0\(23 downto 0),
      hdmi_tpm_oos_reg(3) => i_mem_n_16,
      hdmi_tpm_oos_reg(2) => i_mem_n_17,
      hdmi_tpm_oos_reg(1) => i_mem_n_18,
      hdmi_tpm_oos_reg(0) => i_mem_n_19,
      hdmi_tpm_oos_reg_0 => i_mem_n_32,
      vdma_clk => vdma_clk,
      \vdma_wdata_reg[47]\(47 downto 0) => \vdma_wdata_reg[47]\(47 downto 0)
    );
i_ss_444to422: entity work.system_axi_hdmi_core_0_ad_ss_444to422
     port map (
      E(0) => hdmi_clip_de_d,
      Q(23 downto 0) => hdmi_clip_data(23 downto 0),
      d_data_cntrl(0) => d_data_cntrl(175),
      hdmi_16_data_e_d_reg => i_ss_444to422_n_2,
      hdmi_16_hsync_d_reg => i_ss_444to422_n_0,
      hdmi_16_hsync_data_e_d_reg => i_ss_444to422_n_3,
      hdmi_16_vsync_d_reg => i_ss_444to422_n_1,
      hdmi_16_vsync_data_e_d_reg => i_ss_444to422_n_4,
      hdmi_clip_hs_d => hdmi_clip_hs_d,
      hdmi_clip_hs_de_d => hdmi_clip_hs_de_d,
      hdmi_clip_vs_d => hdmi_clip_vs_d,
      hdmi_clip_vs_de_d => hdmi_clip_vs_de_d,
      hdmi_clk => hdmi_clk,
      s422_data(15 downto 0) => hdmi_ss_data_s(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0_axi_hdmi_tx is
  port (
    hdmi_clk : in STD_LOGIC;
    hdmi_out_clk : out STD_LOGIC;
    hdmi_16_hsync : out STD_LOGIC;
    hdmi_16_vsync : out STD_LOGIC;
    hdmi_16_data_e : out STD_LOGIC;
    hdmi_16_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    hdmi_16_es_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    hdmi_24_hsync : out STD_LOGIC;
    hdmi_24_vsync : out STD_LOGIC;
    hdmi_24_data_e : out STD_LOGIC;
    hdmi_24_data : out STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_36_hsync : out STD_LOGIC;
    hdmi_36_vsync : out STD_LOGIC;
    hdmi_36_data_e : out STD_LOGIC;
    hdmi_36_data : out STD_LOGIC_VECTOR ( 35 downto 0 );
    vdma_clk : in STD_LOGIC;
    vdma_fs : out STD_LOGIC;
    vdma_fs_ret : in STD_LOGIC;
    vdma_valid : in STD_LOGIC;
    vdma_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    vdma_ready : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute ALTERA_5SERIES : integer;
  attribute ALTERA_5SERIES of system_axi_hdmi_core_0_axi_hdmi_tx : entity is 16;
  attribute CR_CB_N : integer;
  attribute CR_CB_N of system_axi_hdmi_core_0_axi_hdmi_tx : entity is 0;
  attribute DEVICE_TYPE : integer;
  attribute DEVICE_TYPE of system_axi_hdmi_core_0_axi_hdmi_tx : entity is 0;
  attribute EMBEDDED_SYNC : integer;
  attribute EMBEDDED_SYNC of system_axi_hdmi_core_0_axi_hdmi_tx : entity is 0;
  attribute ID : integer;
  attribute ID of system_axi_hdmi_core_0_axi_hdmi_tx : entity is 0;
  attribute OUT_CLK_POLARITY : integer;
  attribute OUT_CLK_POLARITY of system_axi_hdmi_core_0_axi_hdmi_tx : entity is 0;
  attribute XILINX_7SERIES : integer;
  attribute XILINX_7SERIES of system_axi_hdmi_core_0_axi_hdmi_tx : entity is 0;
  attribute XILINX_ULTRASCALE : integer;
  attribute XILINX_ULTRASCALE of system_axi_hdmi_core_0_axi_hdmi_tx : entity is 1;
end system_axi_hdmi_core_0_axi_hdmi_tx;

architecture STRUCTURE of system_axi_hdmi_core_0_axi_hdmi_tx is
  signal \<const0>\ : STD_LOGIC;
  signal \^hdmi_24_data_e\ : STD_LOGIC;
  signal \^hdmi_24_hsync\ : STD_LOGIC;
  signal \^hdmi_24_vsync\ : STD_LOGIC;
  signal \^hdmi_36_data\ : STD_LOGIC_VECTOR ( 35 downto 4 );
  signal hdmi_clip_max_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal hdmi_clip_min_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal hdmi_csc_bypass_s : STD_LOGIC;
  signal hdmi_enable : STD_LOGIC;
  signal hdmi_fs_toggle_s : STD_LOGIC;
  signal hdmi_he_max_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_he_min_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_hl_width_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal hdmi_hs_count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_hs_width_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_raddr_g_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal hdmi_rst : STD_LOGIC;
  signal hdmi_ss_bypass_s : STD_LOGIC;
  signal hdmi_status_s : STD_LOGIC;
  signal hdmi_tpm_data_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal hdmi_tpm_oos_s : STD_LOGIC;
  signal hdmi_ve_max_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_ve_min_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_vf_width_s : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal hdmi_vs1 : STD_LOGIC;
  signal hdmi_vs_count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hdmi_vs_width_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i_tx_core_n_100 : STD_LOGIC;
  signal i_tx_core_n_101 : STD_LOGIC;
  signal i_tx_core_n_102 : STD_LOGIC;
  signal i_tx_core_n_103 : STD_LOGIC;
  signal i_tx_core_n_104 : STD_LOGIC;
  signal i_tx_core_n_105 : STD_LOGIC;
  signal i_tx_core_n_106 : STD_LOGIC;
  signal i_tx_core_n_107 : STD_LOGIC;
  signal i_tx_core_n_108 : STD_LOGIC;
  signal i_tx_core_n_109 : STD_LOGIC;
  signal i_tx_core_n_110 : STD_LOGIC;
  signal i_tx_core_n_111 : STD_LOGIC;
  signal i_tx_core_n_112 : STD_LOGIC;
  signal i_tx_core_n_113 : STD_LOGIC;
  signal i_tx_core_n_114 : STD_LOGIC;
  signal i_tx_core_n_131 : STD_LOGIC;
  signal i_tx_core_n_132 : STD_LOGIC;
  signal i_tx_core_n_133 : STD_LOGIC;
  signal i_tx_core_n_134 : STD_LOGIC;
  signal i_tx_core_n_135 : STD_LOGIC;
  signal i_tx_core_n_136 : STD_LOGIC;
  signal i_tx_core_n_137 : STD_LOGIC;
  signal i_tx_core_n_138 : STD_LOGIC;
  signal i_tx_core_n_91 : STD_LOGIC;
  signal i_tx_core_n_92 : STD_LOGIC;
  signal i_tx_core_n_93 : STD_LOGIC;
  signal i_tx_core_n_94 : STD_LOGIC;
  signal i_tx_core_n_95 : STD_LOGIC;
  signal i_tx_core_n_96 : STD_LOGIC;
  signal i_tx_core_n_97 : STD_LOGIC;
  signal i_tx_core_n_98 : STD_LOGIC;
  signal i_tx_core_n_99 : STD_LOGIC;
  signal i_up_axi_n_18 : STD_LOGIC;
  signal i_up_axi_n_20 : STD_LOGIC;
  signal i_up_axi_n_21 : STD_LOGIC;
  signal i_up_axi_n_22 : STD_LOGIC;
  signal i_up_axi_n_23 : STD_LOGIC;
  signal i_up_axi_n_24 : STD_LOGIC;
  signal i_up_axi_n_25 : STD_LOGIC;
  signal i_up_axi_n_26 : STD_LOGIC;
  signal i_up_axi_n_27 : STD_LOGIC;
  signal i_up_axi_n_28 : STD_LOGIC;
  signal i_up_axi_n_29 : STD_LOGIC;
  signal i_up_axi_n_30 : STD_LOGIC;
  signal i_up_axi_n_31 : STD_LOGIC;
  signal i_up_axi_n_32 : STD_LOGIC;
  signal i_up_axi_n_33 : STD_LOGIC;
  signal i_up_axi_n_34 : STD_LOGIC;
  signal i_up_axi_n_35 : STD_LOGIC;
  signal i_up_axi_n_36 : STD_LOGIC;
  signal i_up_axi_n_37 : STD_LOGIC;
  signal i_up_axi_n_38 : STD_LOGIC;
  signal i_up_axi_n_39 : STD_LOGIC;
  signal i_up_axi_n_40 : STD_LOGIC;
  signal i_up_axi_n_41 : STD_LOGIC;
  signal i_up_axi_n_42 : STD_LOGIC;
  signal i_up_axi_n_43 : STD_LOGIC;
  signal i_up_axi_n_44 : STD_LOGIC;
  signal i_up_axi_n_45 : STD_LOGIC;
  signal i_up_axi_n_46 : STD_LOGIC;
  signal i_up_axi_n_47 : STD_LOGIC;
  signal i_up_axi_n_48 : STD_LOGIC;
  signal i_up_axi_n_49 : STD_LOGIC;
  signal i_up_axi_n_50 : STD_LOGIC;
  signal i_up_axi_n_51 : STD_LOGIC;
  signal i_up_axi_n_52 : STD_LOGIC;
  signal i_up_axi_n_53 : STD_LOGIC;
  signal i_up_axi_n_54 : STD_LOGIC;
  signal i_up_axi_n_55 : STD_LOGIC;
  signal i_up_axi_n_57 : STD_LOGIC;
  signal i_up_axi_n_58 : STD_LOGIC;
  signal i_up_axi_n_59 : STD_LOGIC;
  signal i_up_axi_n_6 : STD_LOGIC;
  signal i_up_axi_n_60 : STD_LOGIC;
  signal i_up_axi_n_61 : STD_LOGIC;
  signal i_up_axi_n_62 : STD_LOGIC;
  signal i_up_axi_n_63 : STD_LOGIC;
  signal i_up_axi_n_64 : STD_LOGIC;
  signal i_up_axi_n_65 : STD_LOGIC;
  signal i_up_axi_n_66 : STD_LOGIC;
  signal i_up_axi_n_67 : STD_LOGIC;
  signal i_up_axi_n_68 : STD_LOGIC;
  signal i_up_axi_n_69 : STD_LOGIC;
  signal i_up_axi_n_70 : STD_LOGIC;
  signal i_up_axi_n_71 : STD_LOGIC;
  signal i_up_axi_n_72 : STD_LOGIC;
  signal i_up_axi_n_73 : STD_LOGIC;
  signal i_up_axi_n_74 : STD_LOGIC;
  signal i_up_axi_n_75 : STD_LOGIC;
  signal i_up_axi_n_76 : STD_LOGIC;
  signal i_up_axi_n_77 : STD_LOGIC;
  signal i_up_axi_n_78 : STD_LOGIC;
  signal i_up_axi_n_79 : STD_LOGIC;
  signal i_up_axi_n_80 : STD_LOGIC;
  signal i_up_axi_n_81 : STD_LOGIC;
  signal i_up_axi_n_82 : STD_LOGIC;
  signal i_up_axi_n_83 : STD_LOGIC;
  signal i_up_axi_n_84 : STD_LOGIC;
  signal i_up_axi_n_85 : STD_LOGIC;
  signal i_up_axi_n_86 : STD_LOGIC;
  signal i_up_axi_n_88 : STD_LOGIC;
  signal i_up_axi_n_89 : STD_LOGIC;
  signal i_up_axi_n_90 : STD_LOGIC;
  signal i_up_axi_n_91 : STD_LOGIC;
  signal i_up_axi_n_92 : STD_LOGIC;
  signal i_up_axi_n_93 : STD_LOGIC;
  signal i_up_axi_n_94 : STD_LOGIC;
  signal i_up_axi_n_95 : STD_LOGIC;
  signal i_up_n_335 : STD_LOGIC;
  signal i_up_n_370 : STD_LOGIC;
  signal i_up_n_372 : STD_LOGIC;
  signal i_up_n_379 : STD_LOGIC;
  signal i_up_n_380 : STD_LOGIC;
  signal i_up_n_381 : STD_LOGIC;
  signal i_up_n_382 : STD_LOGIC;
  signal i_up_n_383 : STD_LOGIC;
  signal i_up_n_384 : STD_LOGIC;
  signal i_up_n_385 : STD_LOGIC;
  signal i_up_n_386 : STD_LOGIC;
  signal i_up_n_387 : STD_LOGIC;
  signal i_up_n_388 : STD_LOGIC;
  signal i_up_n_389 : STD_LOGIC;
  signal i_up_n_390 : STD_LOGIC;
  signal i_up_n_391 : STD_LOGIC;
  signal i_up_n_392 : STD_LOGIC;
  signal i_up_n_393 : STD_LOGIC;
  signal i_up_n_394 : STD_LOGIC;
  signal i_up_n_395 : STD_LOGIC;
  signal i_up_n_396 : STD_LOGIC;
  signal i_up_n_397 : STD_LOGIC;
  signal i_up_n_398 : STD_LOGIC;
  signal i_up_n_399 : STD_LOGIC;
  signal i_up_n_400 : STD_LOGIC;
  signal i_up_n_401 : STD_LOGIC;
  signal i_up_n_402 : STD_LOGIC;
  signal i_up_n_403 : STD_LOGIC;
  signal i_up_n_404 : STD_LOGIC;
  signal i_up_n_405 : STD_LOGIC;
  signal i_up_n_406 : STD_LOGIC;
  signal i_up_n_407 : STD_LOGIC;
  signal i_up_n_408 : STD_LOGIC;
  signal i_up_n_409 : STD_LOGIC;
  signal i_up_n_410 : STD_LOGIC;
  signal i_up_n_411 : STD_LOGIC;
  signal i_up_n_412 : STD_LOGIC;
  signal i_up_n_413 : STD_LOGIC;
  signal i_up_n_414 : STD_LOGIC;
  signal i_up_n_415 : STD_LOGIC;
  signal i_up_n_416 : STD_LOGIC;
  signal i_up_n_417 : STD_LOGIC;
  signal i_up_n_418 : STD_LOGIC;
  signal i_up_n_419 : STD_LOGIC;
  signal i_up_n_420 : STD_LOGIC;
  signal i_up_n_421 : STD_LOGIC;
  signal i_up_n_422 : STD_LOGIC;
  signal i_up_n_423 : STD_LOGIC;
  signal i_up_n_424 : STD_LOGIC;
  signal i_up_n_425 : STD_LOGIC;
  signal i_up_n_426 : STD_LOGIC;
  signal i_up_n_427 : STD_LOGIC;
  signal i_up_n_428 : STD_LOGIC;
  signal i_up_n_429 : STD_LOGIC;
  signal i_up_n_430 : STD_LOGIC;
  signal i_up_n_431 : STD_LOGIC;
  signal i_up_n_432 : STD_LOGIC;
  signal i_up_n_433 : STD_LOGIC;
  signal i_up_n_434 : STD_LOGIC;
  signal i_up_n_435 : STD_LOGIC;
  signal i_up_n_436 : STD_LOGIC;
  signal i_up_n_437 : STD_LOGIC;
  signal i_up_n_438 : STD_LOGIC;
  signal i_up_n_439 : STD_LOGIC;
  signal i_up_n_440 : STD_LOGIC;
  signal i_up_n_441 : STD_LOGIC;
  signal i_up_n_442 : STD_LOGIC;
  signal i_up_n_443 : STD_LOGIC;
  signal i_up_n_444 : STD_LOGIC;
  signal i_up_n_445 : STD_LOGIC;
  signal i_up_n_446 : STD_LOGIC;
  signal i_up_n_447 : STD_LOGIC;
  signal i_up_n_448 : STD_LOGIC;
  signal i_up_n_449 : STD_LOGIC;
  signal i_up_n_450 : STD_LOGIC;
  signal i_up_n_451 : STD_LOGIC;
  signal i_up_n_452 : STD_LOGIC;
  signal i_up_n_453 : STD_LOGIC;
  signal i_up_n_454 : STD_LOGIC;
  signal i_up_n_455 : STD_LOGIC;
  signal i_up_n_456 : STD_LOGIC;
  signal i_up_n_457 : STD_LOGIC;
  signal i_up_n_458 : STD_LOGIC;
  signal i_up_n_459 : STD_LOGIC;
  signal i_up_n_460 : STD_LOGIC;
  signal i_up_n_461 : STD_LOGIC;
  signal i_up_n_462 : STD_LOGIC;
  signal i_up_n_463 : STD_LOGIC;
  signal i_up_n_464 : STD_LOGIC;
  signal i_up_n_465 : STD_LOGIC;
  signal i_up_n_466 : STD_LOGIC;
  signal i_up_n_467 : STD_LOGIC;
  signal i_up_n_468 : STD_LOGIC;
  signal i_up_n_469 : STD_LOGIC;
  signal i_up_n_470 : STD_LOGIC;
  signal i_up_n_471 : STD_LOGIC;
  signal i_up_n_472 : STD_LOGIC;
  signal i_up_n_473 : STD_LOGIC;
  signal i_up_n_474 : STD_LOGIC;
  signal i_up_n_475 : STD_LOGIC;
  signal i_up_n_476 : STD_LOGIC;
  signal i_up_n_477 : STD_LOGIC;
  signal i_up_n_478 : STD_LOGIC;
  signal i_up_n_479 : STD_LOGIC;
  signal i_up_n_480 : STD_LOGIC;
  signal i_up_n_481 : STD_LOGIC;
  signal i_up_n_482 : STD_LOGIC;
  signal i_up_n_483 : STD_LOGIC;
  signal i_up_n_484 : STD_LOGIC;
  signal i_up_n_485 : STD_LOGIC;
  signal i_up_n_486 : STD_LOGIC;
  signal i_up_n_487 : STD_LOGIC;
  signal i_up_n_488 : STD_LOGIC;
  signal i_up_n_489 : STD_LOGIC;
  signal i_up_n_490 : STD_LOGIC;
  signal i_up_n_491 : STD_LOGIC;
  signal i_up_n_492 : STD_LOGIC;
  signal i_up_n_493 : STD_LOGIC;
  signal i_up_n_494 : STD_LOGIC;
  signal i_up_n_495 : STD_LOGIC;
  signal i_up_n_496 : STD_LOGIC;
  signal i_up_n_497 : STD_LOGIC;
  signal i_up_n_498 : STD_LOGIC;
  signal i_up_n_499 : STD_LOGIC;
  signal i_up_n_500 : STD_LOGIC;
  signal i_up_n_501 : STD_LOGIC;
  signal i_up_n_502 : STD_LOGIC;
  signal i_up_n_503 : STD_LOGIC;
  signal i_up_n_504 : STD_LOGIC;
  signal i_up_n_505 : STD_LOGIC;
  signal i_up_n_506 : STD_LOGIC;
  signal i_up_n_507 : STD_LOGIC;
  signal i_up_n_508 : STD_LOGIC;
  signal i_up_n_509 : STD_LOGIC;
  signal i_up_n_510 : STD_LOGIC;
  signal i_up_n_511 : STD_LOGIC;
  signal i_up_n_512 : STD_LOGIC;
  signal i_up_n_513 : STD_LOGIC;
  signal i_up_n_514 : STD_LOGIC;
  signal i_up_n_515 : STD_LOGIC;
  signal i_up_n_516 : STD_LOGIC;
  signal i_up_n_542 : STD_LOGIC;
  signal i_up_n_543 : STD_LOGIC;
  signal i_up_n_544 : STD_LOGIC;
  signal i_up_n_545 : STD_LOGIC;
  signal i_up_n_546 : STD_LOGIC;
  signal i_up_n_547 : STD_LOGIC;
  signal i_up_n_548 : STD_LOGIC;
  signal i_up_n_549 : STD_LOGIC;
  signal i_up_n_550 : STD_LOGIC;
  signal i_up_n_551 : STD_LOGIC;
  signal i_up_n_552 : STD_LOGIC;
  signal i_up_n_553 : STD_LOGIC;
  signal i_up_n_554 : STD_LOGIC;
  signal i_up_n_555 : STD_LOGIC;
  signal i_up_n_556 : STD_LOGIC;
  signal i_up_n_557 : STD_LOGIC;
  signal i_up_n_558 : STD_LOGIC;
  signal i_up_n_559 : STD_LOGIC;
  signal i_up_n_560 : STD_LOGIC;
  signal i_up_n_561 : STD_LOGIC;
  signal i_up_n_562 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_11_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_4_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_6_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_9_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal up_clip_max : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal up_clip_max0 : STD_LOGIC;
  signal up_clip_min : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal up_clip_min0 : STD_LOGIC;
  signal up_const_rgb : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal up_const_rgb0 : STD_LOGIC;
  signal up_hdmi_clk_count_s : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_he_max0 : STD_LOGIC;
  signal up_hl_active0 : STD_LOGIC;
  signal up_hs_width : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal up_hs_width0 : STD_LOGIC;
  signal up_rack_s : STD_LOGIC;
  signal up_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_resetn : STD_LOGIC;
  signal up_rreq_s : STD_LOGIC;
  signal up_scratch : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_scratch0 : STD_LOGIC;
  signal up_srcsel : STD_LOGIC_VECTOR ( 1 to 1 );
  signal up_vdma_ovf_s : STD_LOGIC;
  signal up_vdma_unf_s : STD_LOGIC;
  signal up_ve_max0 : STD_LOGIC;
  signal up_vf_active0 : STD_LOGIC;
  signal up_vs_width : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal up_vs_width0 : STD_LOGIC;
  signal up_wack_s : STD_LOGIC;
  signal up_waddr_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal up_wreq_s : STD_LOGIC;
  signal vdma_fs_ret_toggle_s : STD_LOGIC;
  signal vdma_fs_waddr_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal vdma_ovf_s : STD_LOGIC;
  signal vdma_rst : STD_LOGIC;
  signal vdma_tpm_oos_s : STD_LOGIC;
  signal vdma_unf_s : STD_LOGIC;
  signal vdma_waddr_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal vdma_wdata_s : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal vdma_wr_s : STD_LOGIC;
  signal NLW_i_clk_oddr_R_UNCONNECTED : STD_LOGIC;
  signal NLW_i_clk_oddr_S_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_clk_oddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_clk_oddr : label is "TRUE";
begin
  hdmi_24_data(23 downto 16) <= \^hdmi_36_data\(35 downto 28);
  hdmi_24_data(15 downto 8) <= \^hdmi_36_data\(23 downto 16);
  hdmi_24_data(7 downto 0) <= \^hdmi_36_data\(11 downto 4);
  hdmi_24_data_e <= \^hdmi_24_data_e\;
  hdmi_24_hsync <= \^hdmi_24_hsync\;
  hdmi_24_vsync <= \^hdmi_24_vsync\;
  hdmi_36_data(35 downto 28) <= \^hdmi_36_data\(35 downto 28);
  hdmi_36_data(27 downto 24) <= \^hdmi_36_data\(35 downto 32);
  hdmi_36_data(23 downto 16) <= \^hdmi_36_data\(23 downto 16);
  hdmi_36_data(15 downto 12) <= \^hdmi_36_data\(23 downto 20);
  hdmi_36_data(11 downto 4) <= \^hdmi_36_data\(11 downto 4);
  hdmi_36_data(3 downto 0) <= \^hdmi_36_data\(11 downto 8);
  hdmi_36_data_e <= \^hdmi_24_data_e\;
  hdmi_36_hsync <= \^hdmi_24_hsync\;
  hdmi_36_vsync <= \^hdmi_24_vsync\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_clk_oddr: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => hdmi_clk,
      CE => '1',
      D1 => '1',
      D2 => '0',
      Q => hdmi_out_clk,
      R => NLW_i_clk_oddr_R_UNCONNECTED,
      S => NLW_i_clk_oddr_S_UNCONNECTED
    );
i_tx_core: entity work.system_axi_hdmi_core_0_axi_hdmi_tx_core
     port map (
      CO(0) => hdmi_vs1,
      D(23) => i_up_n_463,
      D(22) => i_up_n_464,
      D(21) => i_up_n_465,
      D(20) => i_up_n_466,
      D(19) => i_up_n_467,
      D(18) => i_up_n_468,
      D(17) => i_up_n_469,
      D(16) => i_up_n_470,
      D(15) => i_up_n_471,
      D(14) => i_up_n_472,
      D(13) => i_up_n_473,
      D(12) => i_up_n_474,
      D(11) => i_up_n_475,
      D(10) => i_up_n_476,
      D(9) => i_up_n_477,
      D(8) => i_up_n_478,
      D(7) => i_up_n_479,
      D(6) => i_up_n_480,
      D(5) => i_up_n_481,
      D(4) => i_up_n_482,
      D(3) => i_up_n_483,
      D(2) => i_up_n_484,
      D(1) => i_up_n_485,
      D(0) => i_up_n_486,
      DI(3) => i_up_n_398,
      DI(2) => i_up_n_399,
      DI(1) => i_up_n_400,
      DI(0) => i_up_n_401,
      E(0) => vdma_wr_s,
      Q(8 downto 0) => vdma_waddr_s(8 downto 0),
      S(3) => i_up_n_390,
      S(2) => i_up_n_391,
      S(1) => i_up_n_392,
      S(0) => i_up_n_393,
      d_data_cntrl(175) => hdmi_ss_bypass_s,
      d_data_cntrl(174) => hdmi_csc_bypass_s,
      d_data_cntrl(173 downto 159) => hdmi_hl_width_s(14 downto 0),
      d_data_cntrl(158 downto 143) => hdmi_hs_width_s(15 downto 0),
      d_data_cntrl(142 downto 127) => hdmi_he_max_s(15 downto 0),
      d_data_cntrl(126 downto 111) => hdmi_he_min_s(15 downto 0),
      d_data_cntrl(110 downto 96) => hdmi_vf_width_s(14 downto 0),
      d_data_cntrl(95 downto 80) => hdmi_vs_width_s(15 downto 0),
      d_data_cntrl(79 downto 64) => hdmi_ve_max_s(15 downto 0),
      d_data_cntrl(63 downto 48) => hdmi_ve_min_s(15 downto 0),
      d_data_cntrl(47 downto 24) => hdmi_clip_max_s(23 downto 0),
      d_data_cntrl(23 downto 0) => hdmi_clip_min_s(23 downto 0),
      \d_data_cntrl_int_reg[100]\(3) => i_up_n_427,
      \d_data_cntrl_int_reg[100]\(2) => i_up_n_428,
      \d_data_cntrl_int_reg[100]\(1) => i_up_n_429,
      \d_data_cntrl_int_reg[100]\(0) => i_up_n_430,
      \d_data_cntrl_int_reg[104]\(3) => i_up_n_423,
      \d_data_cntrl_int_reg[104]\(2) => i_up_n_424,
      \d_data_cntrl_int_reg[104]\(1) => i_up_n_425,
      \d_data_cntrl_int_reg[104]\(0) => i_up_n_426,
      \d_data_cntrl_int_reg[108]\(3) => i_up_n_419,
      \d_data_cntrl_int_reg[108]\(2) => i_up_n_420,
      \d_data_cntrl_int_reg[108]\(1) => i_up_n_421,
      \d_data_cntrl_int_reg[108]\(0) => i_up_n_422,
      \d_data_cntrl_int_reg[111]\(2) => i_up_n_416,
      \d_data_cntrl_int_reg[111]\(1) => i_up_n_417,
      \d_data_cntrl_int_reg[111]\(0) => i_up_n_418,
      \d_data_cntrl_int_reg[135]\(3) => i_up_n_455,
      \d_data_cntrl_int_reg[135]\(2) => i_up_n_456,
      \d_data_cntrl_int_reg[135]\(1) => i_up_n_457,
      \d_data_cntrl_int_reg[135]\(0) => i_up_n_458,
      \d_data_cntrl_int_reg[143]\(3) => i_up_n_459,
      \d_data_cntrl_int_reg[143]\(2) => i_up_n_460,
      \d_data_cntrl_int_reg[143]\(1) => i_up_n_461,
      \d_data_cntrl_int_reg[143]\(0) => i_up_n_462,
      \d_data_cntrl_int_reg[14]\(3) => i_up_n_500,
      \d_data_cntrl_int_reg[14]\(2) => i_up_n_501,
      \d_data_cntrl_int_reg[14]\(1) => i_up_n_502,
      \d_data_cntrl_int_reg[14]\(0) => i_up_n_503,
      \d_data_cntrl_int_reg[14]_0\(3) => i_up_n_496,
      \d_data_cntrl_int_reg[14]_0\(2) => i_up_n_497,
      \d_data_cntrl_int_reg[14]_0\(1) => i_up_n_498,
      \d_data_cntrl_int_reg[14]_0\(0) => i_up_n_499,
      \d_data_cntrl_int_reg[151]\(3) => i_up_n_447,
      \d_data_cntrl_int_reg[151]\(2) => i_up_n_448,
      \d_data_cntrl_int_reg[151]\(1) => i_up_n_449,
      \d_data_cntrl_int_reg[151]\(0) => i_up_n_450,
      \d_data_cntrl_int_reg[159]\(3) => i_up_n_451,
      \d_data_cntrl_int_reg[159]\(2) => i_up_n_452,
      \d_data_cntrl_int_reg[159]\(1) => i_up_n_453,
      \d_data_cntrl_int_reg[159]\(0) => i_up_n_454,
      \d_data_cntrl_int_reg[167]\(3) => i_up_n_408,
      \d_data_cntrl_int_reg[167]\(2) => i_up_n_409,
      \d_data_cntrl_int_reg[167]\(1) => i_up_n_410,
      \d_data_cntrl_int_reg[167]\(0) => i_up_n_411,
      \d_data_cntrl_int_reg[175]\(3) => i_up_n_412,
      \d_data_cntrl_int_reg[175]\(2) => i_up_n_413,
      \d_data_cntrl_int_reg[175]\(1) => i_up_n_414,
      \d_data_cntrl_int_reg[175]\(0) => i_up_n_415,
      \d_data_cntrl_int_reg[184]\(3) => i_up_n_386,
      \d_data_cntrl_int_reg[184]\(2) => i_up_n_387,
      \d_data_cntrl_int_reg[184]\(1) => i_up_n_388,
      \d_data_cntrl_int_reg[184]\(0) => i_up_n_389,
      \d_data_cntrl_int_reg[188]\(3) => i_up_n_382,
      \d_data_cntrl_int_reg[188]\(2) => i_up_n_383,
      \d_data_cntrl_int_reg[188]\(1) => i_up_n_384,
      \d_data_cntrl_int_reg[188]\(0) => i_up_n_385,
      \d_data_cntrl_int_reg[191]\(2) => i_up_n_379,
      \d_data_cntrl_int_reg[191]\(1) => i_up_n_380,
      \d_data_cntrl_int_reg[191]\(0) => i_up_n_381,
      \d_data_cntrl_int_reg[22]\(3) => i_up_n_508,
      \d_data_cntrl_int_reg[22]\(2) => i_up_n_509,
      \d_data_cntrl_int_reg[22]\(1) => i_up_n_510,
      \d_data_cntrl_int_reg[22]\(0) => i_up_n_511,
      \d_data_cntrl_int_reg[22]_0\(3) => i_up_n_504,
      \d_data_cntrl_int_reg[22]_0\(2) => i_up_n_505,
      \d_data_cntrl_int_reg[22]_0\(1) => i_up_n_506,
      \d_data_cntrl_int_reg[22]_0\(0) => i_up_n_507,
      \d_data_cntrl_int_reg[233]\ => i_up_n_512,
      \d_data_cntrl_int_reg[55]\(3) => i_up_n_439,
      \d_data_cntrl_int_reg[55]\(2) => i_up_n_440,
      \d_data_cntrl_int_reg[55]\(1) => i_up_n_441,
      \d_data_cntrl_int_reg[55]\(0) => i_up_n_442,
      \d_data_cntrl_int_reg[63]\(3) => i_up_n_443,
      \d_data_cntrl_int_reg[63]\(2) => i_up_n_444,
      \d_data_cntrl_int_reg[63]\(1) => i_up_n_445,
      \d_data_cntrl_int_reg[63]\(0) => i_up_n_446,
      \d_data_cntrl_int_reg[6]\(3) => i_up_n_492,
      \d_data_cntrl_int_reg[6]\(2) => i_up_n_493,
      \d_data_cntrl_int_reg[6]\(1) => i_up_n_494,
      \d_data_cntrl_int_reg[6]\(0) => i_up_n_495,
      \d_data_cntrl_int_reg[6]_0\(3) => i_up_n_488,
      \d_data_cntrl_int_reg[6]_0\(2) => i_up_n_489,
      \d_data_cntrl_int_reg[6]_0\(1) => i_up_n_490,
      \d_data_cntrl_int_reg[6]_0\(0) => i_up_n_491,
      \d_data_cntrl_int_reg[71]\(3) => i_up_n_431,
      \d_data_cntrl_int_reg[71]\(2) => i_up_n_432,
      \d_data_cntrl_int_reg[71]\(1) => i_up_n_433,
      \d_data_cntrl_int_reg[71]\(0) => i_up_n_434,
      \d_data_cntrl_int_reg[79]\(3) => i_up_n_435,
      \d_data_cntrl_int_reg[79]\(2) => i_up_n_436,
      \d_data_cntrl_int_reg[79]\(1) => i_up_n_437,
      \d_data_cntrl_int_reg[79]\(0) => i_up_n_438,
      \d_data_cntrl_int_reg[90]\(3) => i_up_n_394,
      \d_data_cntrl_int_reg[90]\(2) => i_up_n_395,
      \d_data_cntrl_int_reg[90]\(1) => i_up_n_396,
      \d_data_cntrl_int_reg[90]\(0) => i_up_n_397,
      \d_data_cntrl_int_reg[93]\(2) => i_up_n_402,
      \d_data_cntrl_int_reg[93]\(1) => i_up_n_403,
      \d_data_cntrl_int_reg[93]\(0) => i_up_n_404,
      \d_data_cntrl_int_reg[95]\(0) => i_up_n_407,
      \d_data_cntrl_int_reg[95]_0\(1) => i_up_n_405,
      \d_data_cntrl_int_reg[95]_0\(0) => i_up_n_406,
      d_data_status(1) => hdmi_status_s,
      d_data_status(0) => hdmi_tpm_oos_s,
      hdmi_16_data(15 downto 0) => hdmi_16_data(15 downto 0),
      hdmi_16_data_e => hdmi_16_data_e,
      hdmi_16_es_data(15 downto 0) => hdmi_16_es_data(15 downto 0),
      hdmi_16_hsync => hdmi_16_hsync,
      hdmi_16_vsync => hdmi_16_vsync,
      hdmi_24_data_e => \^hdmi_24_data_e\,
      hdmi_24_hsync => \^hdmi_24_hsync\,
      hdmi_24_vsync => \^hdmi_24_vsync\,
      hdmi_36_data(23 downto 16) => \^hdmi_36_data\(35 downto 28),
      hdmi_36_data(15 downto 8) => \^hdmi_36_data\(23 downto 16),
      hdmi_36_data(7 downto 0) => \^hdmi_36_data\(11 downto 4),
      \hdmi_clip_data_reg[23]_0\(23 downto 16) => p_1_in2_in(7 downto 0),
      \hdmi_clip_data_reg[23]_0\(15 downto 8) => p_1_in(7 downto 0),
      \hdmi_clip_data_reg[23]_0\(7) => i_tx_core_n_131,
      \hdmi_clip_data_reg[23]_0\(6) => i_tx_core_n_132,
      \hdmi_clip_data_reg[23]_0\(5) => i_tx_core_n_133,
      \hdmi_clip_data_reg[23]_0\(4) => i_tx_core_n_134,
      \hdmi_clip_data_reg[23]_0\(3) => i_tx_core_n_135,
      \hdmi_clip_data_reg[23]_0\(2) => i_tx_core_n_136,
      \hdmi_clip_data_reg[23]_0\(1) => i_tx_core_n_137,
      \hdmi_clip_data_reg[23]_0\(0) => i_tx_core_n_138,
      hdmi_clk => hdmi_clk,
      \hdmi_data_reg[0]_0\ => i_tx_core_n_91,
      \hdmi_data_reg[10]_0\ => i_tx_core_n_102,
      \hdmi_data_reg[11]_0\ => i_tx_core_n_100,
      \hdmi_data_reg[12]_0\ => i_tx_core_n_104,
      \hdmi_data_reg[13]_0\ => i_tx_core_n_105,
      \hdmi_data_reg[14]_0\ => i_tx_core_n_103,
      \hdmi_data_reg[15]_0\ => i_tx_core_n_107,
      \hdmi_data_reg[16]_0\ => i_tx_core_n_108,
      \hdmi_data_reg[17]_0\ => i_tx_core_n_106,
      \hdmi_data_reg[18]_0\ => i_tx_core_n_110,
      \hdmi_data_reg[19]_0\ => i_tx_core_n_111,
      \hdmi_data_reg[1]_0\ => i_tx_core_n_92,
      \hdmi_data_reg[20]_0\ => i_tx_core_n_109,
      \hdmi_data_reg[21]_0\ => i_tx_core_n_113,
      \hdmi_data_reg[22]_0\ => i_tx_core_n_114,
      \hdmi_data_reg[23]_0\ => i_tx_core_n_112,
      \hdmi_data_reg[2]_0\ => i_tx_core_n_93,
      \hdmi_data_reg[3]_0\ => i_tx_core_n_95,
      \hdmi_data_reg[4]_0\ => i_tx_core_n_96,
      \hdmi_data_reg[5]_0\ => i_tx_core_n_94,
      \hdmi_data_reg[6]_0\ => i_tx_core_n_98,
      \hdmi_data_reg[7]_0\ => i_tx_core_n_99,
      \hdmi_data_reg[8]_0\ => i_tx_core_n_97,
      \hdmi_data_reg[9]_0\ => i_tx_core_n_101,
      hdmi_enable => hdmi_enable,
      hdmi_enable_reg_0 => i_up_n_487,
      hdmi_fs_toggle_s => hdmi_fs_toggle_s,
      \hdmi_tpm_data_reg[23]_0\(23 downto 0) => hdmi_tpm_data_reg(23 downto 0),
      \hdmi_vs_count_reg[15]_0\(15 downto 0) => hdmi_vs_count_reg(15 downto 0),
      \out\(15 downto 0) => hdmi_hs_count_reg(15 downto 0),
      rst => hdmi_rst,
      rst_reg => i_up_n_513,
      vdma_clk => vdma_clk,
      vdma_fs_ret_toggle_s => vdma_fs_ret_toggle_s,
      \vdma_fs_waddr_reg[8]\(8 downto 0) => vdma_fs_waddr_s(8 downto 0),
      \vdma_raddr_g_m1_reg[8]\(8 downto 0) => hdmi_raddr_g_s(8 downto 0),
      \vdma_wdata_reg[47]\(47 downto 0) => vdma_wdata_s(47 downto 0)
    );
i_up: entity work.system_axi_hdmi_core_0_up_hdmi_tx
     port map (
      CO(0) => hdmi_vs1,
      D(23) => i_up_n_463,
      D(22) => i_up_n_464,
      D(21) => i_up_n_465,
      D(20) => i_up_n_466,
      D(19) => i_up_n_467,
      D(18) => i_up_n_468,
      D(17) => i_up_n_469,
      D(16) => i_up_n_470,
      D(15) => i_up_n_471,
      D(14) => i_up_n_472,
      D(13) => i_up_n_473,
      D(12) => i_up_n_474,
      D(11) => i_up_n_475,
      D(10) => i_up_n_476,
      D(9) => i_up_n_477,
      D(8) => i_up_n_478,
      D(7) => i_up_n_479,
      D(6) => i_up_n_480,
      D(5) => i_up_n_481,
      D(4) => i_up_n_482,
      D(3) => i_up_n_483,
      D(2) => i_up_n_484,
      D(1) => i_up_n_485,
      D(0) => i_up_n_486,
      DI(3) => i_up_n_398,
      DI(2) => i_up_n_399,
      DI(1) => i_up_n_400,
      DI(0) => i_up_n_401,
      E(0) => up_scratch0,
      Q(3) => i_up_axi_n_52,
      Q(2) => i_up_axi_n_53,
      Q(1) => i_up_axi_n_54,
      Q(0) => i_up_axi_n_55,
      S(3) => i_up_n_390,
      S(2) => i_up_n_391,
      S(1) => i_up_n_392,
      S(0) => i_up_n_393,
      SR(0) => vdma_rst,
      d_data_cntrl(175) => hdmi_ss_bypass_s,
      d_data_cntrl(174) => hdmi_csc_bypass_s,
      d_data_cntrl(173 downto 159) => hdmi_hl_width_s(14 downto 0),
      d_data_cntrl(158 downto 143) => hdmi_hs_width_s(15 downto 0),
      d_data_cntrl(142 downto 127) => hdmi_he_max_s(15 downto 0),
      d_data_cntrl(126 downto 111) => hdmi_he_min_s(15 downto 0),
      d_data_cntrl(110 downto 96) => hdmi_vf_width_s(14 downto 0),
      d_data_cntrl(95 downto 80) => hdmi_vs_width_s(15 downto 0),
      d_data_cntrl(79 downto 64) => hdmi_ve_max_s(15 downto 0),
      d_data_cntrl(63 downto 48) => hdmi_ve_min_s(15 downto 0),
      d_data_cntrl(47 downto 24) => hdmi_clip_max_s(23 downto 0),
      d_data_cntrl(23 downto 0) => hdmi_clip_min_s(23 downto 0),
      d_data_status(1) => hdmi_status_s,
      d_data_status(0) => hdmi_tpm_oos_s,
      \hdmi_24_csc_data_reg[23]\(23 downto 16) => p_1_in2_in(7 downto 0),
      \hdmi_24_csc_data_reg[23]\(15 downto 8) => p_1_in(7 downto 0),
      \hdmi_24_csc_data_reg[23]\(7) => i_tx_core_n_131,
      \hdmi_24_csc_data_reg[23]\(6) => i_tx_core_n_132,
      \hdmi_24_csc_data_reg[23]\(5) => i_tx_core_n_133,
      \hdmi_24_csc_data_reg[23]\(4) => i_tx_core_n_134,
      \hdmi_24_csc_data_reg[23]\(3) => i_tx_core_n_135,
      \hdmi_24_csc_data_reg[23]\(2) => i_tx_core_n_136,
      \hdmi_24_csc_data_reg[23]\(1) => i_tx_core_n_137,
      \hdmi_24_csc_data_reg[23]\(0) => i_tx_core_n_138,
      \hdmi_clip_data_reg[15]\(3) => i_up_n_496,
      \hdmi_clip_data_reg[15]\(2) => i_up_n_497,
      \hdmi_clip_data_reg[15]\(1) => i_up_n_498,
      \hdmi_clip_data_reg[15]\(0) => i_up_n_499,
      \hdmi_clip_data_reg[15]_0\(3) => i_up_n_500,
      \hdmi_clip_data_reg[15]_0\(2) => i_up_n_501,
      \hdmi_clip_data_reg[15]_0\(1) => i_up_n_502,
      \hdmi_clip_data_reg[15]_0\(0) => i_up_n_503,
      \hdmi_clip_data_reg[23]\(3) => i_up_n_504,
      \hdmi_clip_data_reg[23]\(2) => i_up_n_505,
      \hdmi_clip_data_reg[23]\(1) => i_up_n_506,
      \hdmi_clip_data_reg[23]\(0) => i_up_n_507,
      \hdmi_clip_data_reg[23]_0\(3) => i_up_n_508,
      \hdmi_clip_data_reg[23]_0\(2) => i_up_n_509,
      \hdmi_clip_data_reg[23]_0\(1) => i_up_n_510,
      \hdmi_clip_data_reg[23]_0\(0) => i_up_n_511,
      \hdmi_clip_data_reg[7]\(3) => i_up_n_488,
      \hdmi_clip_data_reg[7]\(2) => i_up_n_489,
      \hdmi_clip_data_reg[7]\(1) => i_up_n_490,
      \hdmi_clip_data_reg[7]\(0) => i_up_n_491,
      \hdmi_clip_data_reg[7]_0\(3) => i_up_n_492,
      \hdmi_clip_data_reg[7]_0\(2) => i_up_n_493,
      \hdmi_clip_data_reg[7]_0\(1) => i_up_n_494,
      \hdmi_clip_data_reg[7]_0\(0) => i_up_n_495,
      hdmi_clk => hdmi_clk,
      hdmi_enable => hdmi_enable,
      hdmi_enable_reg => i_up_n_512,
      hdmi_fs_reg(3) => i_up_n_394,
      hdmi_fs_reg(2) => i_up_n_395,
      hdmi_fs_reg(1) => i_up_n_396,
      hdmi_fs_reg(0) => i_up_n_397,
      hdmi_fs_reg_0(1) => i_up_n_405,
      hdmi_fs_reg_0(0) => i_up_n_406,
      hdmi_hs_de_reg(3) => i_up_n_447,
      hdmi_hs_de_reg(2) => i_up_n_448,
      hdmi_hs_de_reg(1) => i_up_n_449,
      hdmi_hs_de_reg(0) => i_up_n_450,
      hdmi_hs_de_reg_0(3) => i_up_n_451,
      hdmi_hs_de_reg_0(2) => i_up_n_452,
      hdmi_hs_de_reg_0(1) => i_up_n_453,
      hdmi_hs_de_reg_0(0) => i_up_n_454,
      hdmi_hs_de_reg_1(3) => i_up_n_455,
      hdmi_hs_de_reg_1(2) => i_up_n_456,
      hdmi_hs_de_reg_1(1) => i_up_n_457,
      hdmi_hs_de_reg_1(0) => i_up_n_458,
      hdmi_hs_de_reg_2(3) => i_up_n_459,
      hdmi_hs_de_reg_2(2) => i_up_n_460,
      hdmi_hs_de_reg_2(1) => i_up_n_461,
      hdmi_hs_de_reg_2(0) => i_up_n_462,
      hdmi_hsync_reg(3) => i_up_n_408,
      hdmi_hsync_reg(2) => i_up_n_409,
      hdmi_hsync_reg(1) => i_up_n_410,
      hdmi_hsync_reg(0) => i_up_n_411,
      hdmi_hsync_reg_0(3) => i_up_n_412,
      hdmi_hsync_reg_0(2) => i_up_n_413,
      hdmi_hsync_reg_0(1) => i_up_n_414,
      hdmi_hsync_reg_0(0) => i_up_n_415,
      hdmi_status_reg => i_up_n_513,
      \hdmi_tpm_data_reg[23]\(23 downto 0) => hdmi_tpm_data_reg(23 downto 0),
      \hdmi_vs_count_reg[0]\(2) => i_up_n_379,
      \hdmi_vs_count_reg[0]\(1) => i_up_n_380,
      \hdmi_vs_count_reg[0]\(0) => i_up_n_381,
      \hdmi_vs_count_reg[0]_0\(3) => i_up_n_382,
      \hdmi_vs_count_reg[0]_0\(2) => i_up_n_383,
      \hdmi_vs_count_reg[0]_0\(1) => i_up_n_384,
      \hdmi_vs_count_reg[0]_0\(0) => i_up_n_385,
      \hdmi_vs_count_reg[0]_1\(3) => i_up_n_386,
      \hdmi_vs_count_reg[0]_1\(2) => i_up_n_387,
      \hdmi_vs_count_reg[0]_1\(1) => i_up_n_388,
      \hdmi_vs_count_reg[0]_1\(0) => i_up_n_389,
      \hdmi_vs_count_reg[0]_2\(2) => i_up_n_416,
      \hdmi_vs_count_reg[0]_2\(1) => i_up_n_417,
      \hdmi_vs_count_reg[0]_2\(0) => i_up_n_418,
      \hdmi_vs_count_reg[0]_3\(3) => i_up_n_419,
      \hdmi_vs_count_reg[0]_3\(2) => i_up_n_420,
      \hdmi_vs_count_reg[0]_3\(1) => i_up_n_421,
      \hdmi_vs_count_reg[0]_3\(0) => i_up_n_422,
      \hdmi_vs_count_reg[0]_4\(3) => i_up_n_423,
      \hdmi_vs_count_reg[0]_4\(2) => i_up_n_424,
      \hdmi_vs_count_reg[0]_4\(1) => i_up_n_425,
      \hdmi_vs_count_reg[0]_4\(0) => i_up_n_426,
      \hdmi_vs_count_reg[0]_5\(3) => i_up_n_427,
      \hdmi_vs_count_reg[0]_5\(2) => i_up_n_428,
      \hdmi_vs_count_reg[0]_5\(1) => i_up_n_429,
      \hdmi_vs_count_reg[0]_5\(0) => i_up_n_430,
      \hdmi_vs_count_reg[15]\(15 downto 0) => hdmi_vs_count_reg(15 downto 0),
      hdmi_vs_de_reg(3) => i_up_n_431,
      hdmi_vs_de_reg(2) => i_up_n_432,
      hdmi_vs_de_reg(1) => i_up_n_433,
      hdmi_vs_de_reg(0) => i_up_n_434,
      hdmi_vs_de_reg_0(3) => i_up_n_435,
      hdmi_vs_de_reg_0(2) => i_up_n_436,
      hdmi_vs_de_reg_0(1) => i_up_n_437,
      hdmi_vs_de_reg_0(0) => i_up_n_438,
      hdmi_vs_de_reg_1(3) => i_up_n_439,
      hdmi_vs_de_reg_1(2) => i_up_n_440,
      hdmi_vs_de_reg_1(1) => i_up_n_441,
      hdmi_vs_de_reg_1(0) => i_up_n_442,
      hdmi_vs_de_reg_2(3) => i_up_n_443,
      hdmi_vs_de_reg_2(2) => i_up_n_444,
      hdmi_vs_de_reg_2(1) => i_up_n_445,
      hdmi_vs_de_reg_2(0) => i_up_n_446,
      hdmi_vsync_reg(2) => i_up_n_402,
      hdmi_vsync_reg(1) => i_up_n_403,
      hdmi_vsync_reg(0) => i_up_n_404,
      hdmi_vsync_reg_0(0) => i_up_n_407,
      hdmi_vsync_reg_1 => i_up_n_487,
      m_ram_reg => i_tx_core_n_92,
      m_ram_reg_0 => i_tx_core_n_93,
      m_ram_reg_1 => i_tx_core_n_91,
      m_ram_reg_10 => i_tx_core_n_101,
      m_ram_reg_11 => i_tx_core_n_105,
      m_ram_reg_12 => i_tx_core_n_103,
      m_ram_reg_13 => i_tx_core_n_104,
      m_ram_reg_14 => i_tx_core_n_108,
      m_ram_reg_15 => i_tx_core_n_106,
      m_ram_reg_16 => i_tx_core_n_107,
      m_ram_reg_17 => i_tx_core_n_111,
      m_ram_reg_18 => i_tx_core_n_109,
      m_ram_reg_19 => i_tx_core_n_110,
      m_ram_reg_2 => i_tx_core_n_96,
      m_ram_reg_20 => i_tx_core_n_114,
      m_ram_reg_21 => i_tx_core_n_112,
      m_ram_reg_22 => i_tx_core_n_113,
      m_ram_reg_3 => i_tx_core_n_94,
      m_ram_reg_4 => i_tx_core_n_95,
      m_ram_reg_5 => i_tx_core_n_99,
      m_ram_reg_6 => i_tx_core_n_97,
      m_ram_reg_7 => i_tx_core_n_98,
      m_ram_reg_8 => i_tx_core_n_102,
      m_ram_reg_9 => i_tx_core_n_100,
      \out\(15 downto 0) => hdmi_hs_count_reg(15 downto 0),
      p_10_in(1 downto 0) => p_10_in(1 downto 0),
      p_9_in(1 downto 0) => p_9_in(1 downto 0),
      rst => hdmi_rst,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      up_d_count(31 downto 0) => up_hdmi_clk_count_s(31 downto 0),
      \up_d_count_reg[31]\(31) => i_up_axi_n_20,
      \up_d_count_reg[31]\(30) => i_up_axi_n_21,
      \up_d_count_reg[31]\(29) => i_up_axi_n_22,
      \up_d_count_reg[31]\(28) => i_up_axi_n_23,
      \up_d_count_reg[31]\(27) => i_up_axi_n_24,
      \up_d_count_reg[31]\(26) => i_up_axi_n_25,
      \up_d_count_reg[31]\(25) => i_up_axi_n_26,
      \up_d_count_reg[31]\(24) => i_up_axi_n_27,
      \up_d_count_reg[31]\(23) => i_up_axi_n_28,
      \up_d_count_reg[31]\(22) => i_up_axi_n_29,
      \up_d_count_reg[31]\(21) => i_up_axi_n_30,
      \up_d_count_reg[31]\(20) => i_up_axi_n_31,
      \up_d_count_reg[31]\(19) => i_up_axi_n_32,
      \up_d_count_reg[31]\(18) => i_up_axi_n_33,
      \up_d_count_reg[31]\(17) => i_up_axi_n_34,
      \up_d_count_reg[31]\(16) => i_up_axi_n_35,
      \up_d_count_reg[31]\(15) => i_up_axi_n_36,
      \up_d_count_reg[31]\(14) => i_up_axi_n_37,
      \up_d_count_reg[31]\(13) => i_up_axi_n_38,
      \up_d_count_reg[31]\(12) => i_up_axi_n_39,
      \up_d_count_reg[31]\(11) => i_up_axi_n_40,
      \up_d_count_reg[31]\(10) => i_up_axi_n_41,
      \up_d_count_reg[31]\(9) => i_up_axi_n_42,
      \up_d_count_reg[31]\(8) => i_up_axi_n_43,
      \up_d_count_reg[31]\(7) => i_up_axi_n_44,
      \up_d_count_reg[31]\(6) => i_up_axi_n_45,
      \up_d_count_reg[31]\(5) => i_up_axi_n_46,
      \up_d_count_reg[31]\(4) => i_up_axi_n_47,
      \up_d_count_reg[31]\(3) => i_up_axi_n_48,
      \up_d_count_reg[31]\(2) => i_up_axi_n_49,
      \up_d_count_reg[31]\(1) => i_up_axi_n_50,
      \up_d_count_reg[31]\(0) => i_up_axi_n_51,
      up_data_cntrl(155) => p_14_in(2),
      up_data_cntrl(154) => p_14_in(0),
      up_data_cntrl(153) => up_srcsel(1),
      up_data_cntrl(152 downto 136) => up_const_rgb(23 downto 7),
      up_data_cntrl(135 downto 132) => up_const_rgb(4 downto 1),
      up_data_cntrl(131) => p_6_in(31),
      up_data_cntrl(130 downto 123) => p_6_in(23 downto 16),
      up_data_cntrl(122 downto 121) => p_6_in(6 downto 5),
      up_data_cntrl(120 downto 119) => p_6_in(1 downto 0),
      up_data_cntrl(118 downto 117) => up_hs_width(1 downto 0),
      up_data_cntrl(116 downto 92) => p_4_in(31 downto 7),
      up_data_cntrl(91 downto 90) => p_4_in(4 downto 3),
      up_data_cntrl(89 downto 88) => p_4_in(1 downto 0),
      up_data_cntrl(87) => p_3_in(31),
      up_data_cntrl(86 downto 79) => p_3_in(23 downto 16),
      up_data_cntrl(78 downto 77) => p_3_in(1 downto 0),
      up_data_cntrl(76 downto 75) => up_vs_width(1 downto 0),
      up_data_cntrl(74 downto 50) => p_1_in_0(31 downto 7),
      up_data_cntrl(49 downto 48) => p_1_in_0(4 downto 3),
      up_data_cntrl(47 downto 46) => p_1_in_0(1 downto 0),
      up_data_cntrl(45 downto 23) => up_clip_max(23 downto 1),
      up_data_cntrl(22 downto 0) => up_clip_min(23 downto 1),
      up_data_status(1) => p_11_in,
      up_data_status(0) => i_up_n_335,
      \up_data_status_int_reg[2]\(2) => up_vdma_ovf_s,
      \up_data_status_int_reg[2]\(1) => up_vdma_unf_s,
      \up_data_status_int_reg[2]\(0) => i_up_n_370,
      up_rack_s => up_rack_s,
      \up_rdata_d_reg[31]\(31 downto 0) => up_rdata(31 downto 0),
      \up_rdata_reg[0]_0\ => i_up_n_560,
      \up_rdata_reg[0]_1\ => i_up_n_561,
      \up_rdata_reg[10]_0\ => i_up_n_553,
      \up_rdata_reg[11]_0\ => i_up_n_554,
      \up_rdata_reg[12]_0\ => i_up_n_555,
      \up_rdata_reg[13]_0\ => i_up_n_556,
      \up_rdata_reg[14]_0\ => i_up_n_557,
      \up_rdata_reg[15]_0\ => i_up_n_558,
      \up_rdata_reg[24]_0\ => i_up_n_516,
      \up_rdata_reg[25]_0\ => i_up_n_542,
      \up_rdata_reg[26]_0\ => i_up_n_543,
      \up_rdata_reg[27]_0\ => i_up_n_544,
      \up_rdata_reg[28]_0\ => i_up_n_545,
      \up_rdata_reg[29]_0\ => i_up_n_546,
      \up_rdata_reg[2]_0\ => i_up_n_559,
      \up_rdata_reg[30]_0\ => i_up_n_547,
      \up_rdata_reg[31]_0\(24) => up_scratch(31),
      \up_rdata_reg[31]_0\(23 downto 0) => up_scratch(23 downto 0),
      \up_rdata_reg[3]_0\ => i_up_n_548,
      \up_rdata_reg[4]_0\ => i_up_n_549,
      \up_rdata_reg[5]_0\ => i_up_n_514,
      \up_rdata_reg[6]_0\ => i_up_n_515,
      \up_rdata_reg[7]_0\ => i_up_n_550,
      \up_rdata_reg[8]_0\ => i_up_n_551,
      \up_rdata_reg[9]_0\ => i_up_n_552,
      up_resetn => up_resetn,
      up_resetn_reg_0 => i_up_n_372,
      up_rreq_s => up_rreq_s,
      up_wack_s => up_wack_s,
      \up_waddr_int_reg[0]\(0) => up_hs_width0,
      \up_waddr_int_reg[1]\ => i_up_axi_n_6,
      \up_waddr_int_reg[4]\(0) => up_clip_max0,
      \up_waddr_int_reg[4]_0\(0) => up_vs_width0,
      \up_waddr_int_reg[5]\ => i_up_axi_n_18,
      \up_waddr_int_reg[5]_0\(0) => up_clip_min0,
      \up_waddr_int_reg[5]_1\(0) => up_hl_active0,
      \up_waddr_int_reg[5]_2\(0) => up_he_max0,
      \up_waddr_int_reg[6]\(0) => up_const_rgb0,
      \up_waddr_int_reg[8]\(1) => up_waddr_s(8),
      \up_waddr_int_reg[8]\(0) => up_waddr_s(0),
      \up_waddr_int_reg[8]_0\(0) => up_vf_active0,
      \up_waddr_int_reg[8]_1\(0) => up_ve_max0,
      \up_wdata_int_reg[0]\ => i_up_axi_n_57,
      \up_wdata_int_reg[0]_0\ => i_up_axi_n_95,
      \up_wdata_int_reg[0]_1\ => i_up_axi_n_90,
      \up_wdata_int_reg[0]_2\ => i_up_axi_n_92,
      \up_wdata_int_reg[1]\ => i_up_axi_n_91,
      \up_wdata_int_reg[1]_0\ => i_up_axi_n_93,
      \up_wdata_int_reg[2]\ => i_up_axi_n_94,
      \up_wdata_int_reg[31]\(31) => i_up_axi_n_58,
      \up_wdata_int_reg[31]\(30) => i_up_axi_n_59,
      \up_wdata_int_reg[31]\(29) => i_up_axi_n_60,
      \up_wdata_int_reg[31]\(28) => i_up_axi_n_61,
      \up_wdata_int_reg[31]\(27) => i_up_axi_n_62,
      \up_wdata_int_reg[31]\(26) => i_up_axi_n_63,
      \up_wdata_int_reg[31]\(25) => i_up_axi_n_64,
      \up_wdata_int_reg[31]\(24) => i_up_axi_n_65,
      \up_wdata_int_reg[31]\(23) => i_up_axi_n_66,
      \up_wdata_int_reg[31]\(22) => i_up_axi_n_67,
      \up_wdata_int_reg[31]\(21) => i_up_axi_n_68,
      \up_wdata_int_reg[31]\(20) => i_up_axi_n_69,
      \up_wdata_int_reg[31]\(19) => i_up_axi_n_70,
      \up_wdata_int_reg[31]\(18) => i_up_axi_n_71,
      \up_wdata_int_reg[31]\(17) => i_up_axi_n_72,
      \up_wdata_int_reg[31]\(16) => i_up_axi_n_73,
      \up_wdata_int_reg[31]\(15) => i_up_axi_n_74,
      \up_wdata_int_reg[31]\(14) => i_up_axi_n_75,
      \up_wdata_int_reg[31]\(13) => i_up_axi_n_76,
      \up_wdata_int_reg[31]\(12) => i_up_axi_n_77,
      \up_wdata_int_reg[31]\(11) => i_up_axi_n_78,
      \up_wdata_int_reg[31]\(10) => i_up_axi_n_79,
      \up_wdata_int_reg[31]\(9) => i_up_axi_n_80,
      \up_wdata_int_reg[31]\(8) => i_up_axi_n_81,
      \up_wdata_int_reg[31]\(7) => i_up_axi_n_82,
      \up_wdata_int_reg[31]\(6) => i_up_axi_n_83,
      \up_wdata_int_reg[31]\(5) => i_up_axi_n_84,
      \up_wdata_int_reg[31]\(4) => i_up_axi_n_85,
      \up_wdata_int_reg[31]\(3) => i_up_axi_n_86,
      \up_wdata_int_reg[31]\(2) => p_0_in,
      \up_wdata_int_reg[31]\(1) => i_up_axi_n_88,
      \up_wdata_int_reg[31]\(0) => i_up_axi_n_89,
      up_wreq_s => up_wreq_s,
      vdma_clk => vdma_clk,
      vdma_fs_ret => vdma_fs_ret,
      vdma_ovf_reg(2) => vdma_ovf_s,
      vdma_ovf_reg(1) => vdma_unf_s,
      vdma_ovf_reg(0) => vdma_tpm_oos_s,
      \vdma_tpm_data_reg[22]\ => i_up_n_562
    );
i_up_axi: entity work.system_axi_hdmi_core_0_up_axi
     port map (
      E(0) => up_scratch0,
      Q(1) => up_waddr_s(8),
      Q(0) => up_waddr_s(0),
      p_10_in(1 downto 0) => p_10_in(1 downto 0),
      p_9_in(1 downto 0) => p_9_in(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(13 downto 0) => s_axi_araddr(15 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => i_up_n_372,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(13 downto 0) => s_axi_awaddr(15 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      \up_clip_max_reg[23]\(0) => up_clip_max0,
      \up_clip_min_reg[0]\ => i_up_n_560,
      \up_clip_min_reg[23]\(0) => up_clip_min0,
      \up_const_rgb_reg[0]\ => i_up_n_561,
      \up_const_rgb_reg[23]\(0) => up_const_rgb0,
      \up_const_rgb_reg[23]_0\ => i_up_axi_n_6,
      up_csc_bypass_reg => i_up_axi_n_95,
      up_d_count(31 downto 0) => up_hdmi_clk_count_s(31 downto 0),
      up_data_cntrl(155) => p_14_in(2),
      up_data_cntrl(154) => p_14_in(0),
      up_data_cntrl(153) => up_srcsel(1),
      up_data_cntrl(152 downto 136) => up_const_rgb(23 downto 7),
      up_data_cntrl(135 downto 132) => up_const_rgb(4 downto 1),
      up_data_cntrl(131) => p_6_in(31),
      up_data_cntrl(130 downto 123) => p_6_in(23 downto 16),
      up_data_cntrl(122 downto 121) => p_6_in(6 downto 5),
      up_data_cntrl(120 downto 119) => p_6_in(1 downto 0),
      up_data_cntrl(118 downto 117) => up_hs_width(1 downto 0),
      up_data_cntrl(116 downto 92) => p_4_in(31 downto 7),
      up_data_cntrl(91 downto 90) => p_4_in(4 downto 3),
      up_data_cntrl(89 downto 88) => p_4_in(1 downto 0),
      up_data_cntrl(87) => p_3_in(31),
      up_data_cntrl(86 downto 79) => p_3_in(23 downto 16),
      up_data_cntrl(78 downto 77) => p_3_in(1 downto 0),
      up_data_cntrl(76 downto 75) => up_vs_width(1 downto 0),
      up_data_cntrl(74 downto 50) => p_1_in_0(31 downto 7),
      up_data_cntrl(49 downto 48) => p_1_in_0(4 downto 3),
      up_data_cntrl(47 downto 46) => p_1_in_0(1 downto 0),
      up_data_cntrl(45 downto 23) => up_clip_max(23 downto 1),
      up_data_cntrl(22 downto 0) => up_clip_min(23 downto 1),
      up_data_status(1) => p_11_in,
      up_data_status(0) => i_up_n_335,
      \up_data_status_int_reg[2]\(2) => up_vdma_ovf_s,
      \up_data_status_int_reg[2]\(1) => up_vdma_unf_s,
      \up_data_status_int_reg[2]\(0) => i_up_n_370,
      up_hdmi_tpm_oos_reg => i_up_axi_n_93,
      \up_he_min_reg[15]\(0) => up_he_max0,
      \up_hl_width_reg[15]\(0) => up_hl_active0,
      \up_hs_width_reg[10]\ => i_up_n_553,
      \up_hs_width_reg[11]\ => i_up_n_554,
      \up_hs_width_reg[12]\ => i_up_n_555,
      \up_hs_width_reg[13]\ => i_up_n_556,
      \up_hs_width_reg[14]\ => i_up_n_557,
      \up_hs_width_reg[15]\(0) => up_hs_width0,
      \up_hs_width_reg[15]_0\ => i_up_n_558,
      \up_hs_width_reg[3]\ => i_up_n_548,
      \up_hs_width_reg[4]\ => i_up_n_549,
      \up_hs_width_reg[7]\ => i_up_n_550,
      \up_hs_width_reg[8]\ => i_up_n_551,
      \up_hs_width_reg[9]\ => i_up_n_552,
      up_rack_s => up_rack_s,
      \up_raddr_int_reg[0]_0\ => i_up_n_514,
      \up_raddr_int_reg[0]_1\ => i_up_n_515,
      \up_raddr_int_reg[4]_0\ => i_up_n_559,
      \up_rdata_reg[2]\(3) => i_up_axi_n_52,
      \up_rdata_reg[2]\(2) => i_up_axi_n_53,
      \up_rdata_reg[2]\(1) => i_up_axi_n_54,
      \up_rdata_reg[2]\(0) => i_up_axi_n_55,
      \up_rdata_reg[31]\(31) => i_up_axi_n_20,
      \up_rdata_reg[31]\(30) => i_up_axi_n_21,
      \up_rdata_reg[31]\(29) => i_up_axi_n_22,
      \up_rdata_reg[31]\(28) => i_up_axi_n_23,
      \up_rdata_reg[31]\(27) => i_up_axi_n_24,
      \up_rdata_reg[31]\(26) => i_up_axi_n_25,
      \up_rdata_reg[31]\(25) => i_up_axi_n_26,
      \up_rdata_reg[31]\(24) => i_up_axi_n_27,
      \up_rdata_reg[31]\(23) => i_up_axi_n_28,
      \up_rdata_reg[31]\(22) => i_up_axi_n_29,
      \up_rdata_reg[31]\(21) => i_up_axi_n_30,
      \up_rdata_reg[31]\(20) => i_up_axi_n_31,
      \up_rdata_reg[31]\(19) => i_up_axi_n_32,
      \up_rdata_reg[31]\(18) => i_up_axi_n_33,
      \up_rdata_reg[31]\(17) => i_up_axi_n_34,
      \up_rdata_reg[31]\(16) => i_up_axi_n_35,
      \up_rdata_reg[31]\(15) => i_up_axi_n_36,
      \up_rdata_reg[31]\(14) => i_up_axi_n_37,
      \up_rdata_reg[31]\(13) => i_up_axi_n_38,
      \up_rdata_reg[31]\(12) => i_up_axi_n_39,
      \up_rdata_reg[31]\(11) => i_up_axi_n_40,
      \up_rdata_reg[31]\(10) => i_up_axi_n_41,
      \up_rdata_reg[31]\(9) => i_up_axi_n_42,
      \up_rdata_reg[31]\(8) => i_up_axi_n_43,
      \up_rdata_reg[31]\(7) => i_up_axi_n_44,
      \up_rdata_reg[31]\(6) => i_up_axi_n_45,
      \up_rdata_reg[31]\(5) => i_up_axi_n_46,
      \up_rdata_reg[31]\(4) => i_up_axi_n_47,
      \up_rdata_reg[31]\(3) => i_up_axi_n_48,
      \up_rdata_reg[31]\(2) => i_up_axi_n_49,
      \up_rdata_reg[31]\(1) => i_up_axi_n_50,
      \up_rdata_reg[31]\(0) => i_up_axi_n_51,
      \up_rdata_reg[31]_0\(31 downto 0) => up_rdata(31 downto 0),
      up_resetn => up_resetn,
      up_resetn_reg => i_up_axi_n_18,
      up_resetn_reg_0 => i_up_axi_n_57,
      up_rreq_s => up_rreq_s,
      \up_scratch_reg[25]\ => i_up_n_542,
      \up_scratch_reg[31]\(24) => up_scratch(31),
      \up_scratch_reg[31]\(23 downto 0) => up_scratch(23 downto 0),
      up_ss_bypass_reg => i_up_axi_n_94,
      up_vdma_ovf_reg => i_up_axi_n_91,
      up_vdma_tpm_oos_reg => i_up_axi_n_92,
      up_vdma_unf_reg => i_up_axi_n_90,
      \up_ve_max_reg[15]\(31) => i_up_axi_n_58,
      \up_ve_max_reg[15]\(30) => i_up_axi_n_59,
      \up_ve_max_reg[15]\(29) => i_up_axi_n_60,
      \up_ve_max_reg[15]\(28) => i_up_axi_n_61,
      \up_ve_max_reg[15]\(27) => i_up_axi_n_62,
      \up_ve_max_reg[15]\(26) => i_up_axi_n_63,
      \up_ve_max_reg[15]\(25) => i_up_axi_n_64,
      \up_ve_max_reg[15]\(24) => i_up_axi_n_65,
      \up_ve_max_reg[15]\(23) => i_up_axi_n_66,
      \up_ve_max_reg[15]\(22) => i_up_axi_n_67,
      \up_ve_max_reg[15]\(21) => i_up_axi_n_68,
      \up_ve_max_reg[15]\(20) => i_up_axi_n_69,
      \up_ve_max_reg[15]\(19) => i_up_axi_n_70,
      \up_ve_max_reg[15]\(18) => i_up_axi_n_71,
      \up_ve_max_reg[15]\(17) => i_up_axi_n_72,
      \up_ve_max_reg[15]\(16) => i_up_axi_n_73,
      \up_ve_max_reg[15]\(15) => i_up_axi_n_74,
      \up_ve_max_reg[15]\(14) => i_up_axi_n_75,
      \up_ve_max_reg[15]\(13) => i_up_axi_n_76,
      \up_ve_max_reg[15]\(12) => i_up_axi_n_77,
      \up_ve_max_reg[15]\(11) => i_up_axi_n_78,
      \up_ve_max_reg[15]\(10) => i_up_axi_n_79,
      \up_ve_max_reg[15]\(9) => i_up_axi_n_80,
      \up_ve_max_reg[15]\(8) => i_up_axi_n_81,
      \up_ve_max_reg[15]\(7) => i_up_axi_n_82,
      \up_ve_max_reg[15]\(6) => i_up_axi_n_83,
      \up_ve_max_reg[15]\(5) => i_up_axi_n_84,
      \up_ve_max_reg[15]\(4) => i_up_axi_n_85,
      \up_ve_max_reg[15]\(3) => i_up_axi_n_86,
      \up_ve_max_reg[15]\(2) => p_0_in,
      \up_ve_max_reg[15]\(1) => i_up_axi_n_88,
      \up_ve_max_reg[15]\(0) => i_up_axi_n_89,
      \up_ve_min_reg[15]\(0) => up_ve_max0,
      \up_vf_active_reg[10]\ => i_up_n_543,
      \up_vf_active_reg[11]\ => i_up_n_544,
      \up_vf_active_reg[12]\ => i_up_n_545,
      \up_vf_active_reg[13]\ => i_up_n_546,
      \up_vf_active_reg[14]\ => i_up_n_547,
      \up_vf_active_reg[8]\ => i_up_n_516,
      \up_vf_width_reg[15]\(0) => up_vf_active0,
      \up_vs_width_reg[15]\(0) => up_vs_width0,
      up_wack_s => up_wack_s,
      up_wreq_s => up_wreq_s
    );
i_vdma: entity work.system_axi_hdmi_core_0_axi_hdmi_tx_vdma
     port map (
      D(8 downto 0) => hdmi_raddr_g_s(8 downto 0),
      E(0) => vdma_wr_s,
      Q(8 downto 0) => vdma_waddr_s(8 downto 0),
      SR(0) => vdma_rst,
      \d_acc_data_reg[2]\(2) => vdma_ovf_s,
      \d_acc_data_reg[2]\(1) => vdma_unf_s,
      \d_acc_data_reg[2]\(0) => vdma_tpm_oos_s,
      hdmi_fs_toggle_s => hdmi_fs_toggle_s,
      \hdmi_fs_waddr_reg[8]\(8 downto 0) => vdma_fs_waddr_s(8 downto 0),
      m_ram_reg(47 downto 0) => vdma_wdata_s(47 downto 0),
      rst_reg => i_up_n_562,
      vdma_clk => vdma_clk,
      vdma_data(47 downto 24) => vdma_data(55 downto 32),
      vdma_data(23 downto 0) => vdma_data(23 downto 0),
      vdma_fs => vdma_fs,
      vdma_fs_ret => vdma_fs_ret,
      vdma_fs_ret_toggle_s => vdma_fs_ret_toggle_s,
      vdma_ready => vdma_ready,
      vdma_valid => vdma_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_hdmi_core_0 is
  port (
    hdmi_clk : in STD_LOGIC;
    hdmi_out_clk : out STD_LOGIC;
    hdmi_16_hsync : out STD_LOGIC;
    hdmi_16_vsync : out STD_LOGIC;
    hdmi_16_data_e : out STD_LOGIC;
    hdmi_16_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    hdmi_16_es_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    hdmi_24_hsync : out STD_LOGIC;
    hdmi_24_vsync : out STD_LOGIC;
    hdmi_24_data_e : out STD_LOGIC;
    hdmi_24_data : out STD_LOGIC_VECTOR ( 23 downto 0 );
    hdmi_36_hsync : out STD_LOGIC;
    hdmi_36_vsync : out STD_LOGIC;
    hdmi_36_data_e : out STD_LOGIC;
    hdmi_36_data : out STD_LOGIC_VECTOR ( 35 downto 0 );
    vdma_clk : in STD_LOGIC;
    vdma_fs : out STD_LOGIC;
    vdma_fs_ret : in STD_LOGIC;
    vdma_valid : in STD_LOGIC;
    vdma_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    vdma_ready : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_axi_hdmi_core_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_axi_hdmi_core_0 : entity is "system_axi_hdmi_core_0,axi_hdmi_tx,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_axi_hdmi_core_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_axi_hdmi_core_0 : entity is "axi_hdmi_tx,Vivado 2018.1";
end system_axi_hdmi_core_0;

architecture STRUCTURE of system_axi_hdmi_core_0 is
  attribute ALTERA_5SERIES : integer;
  attribute ALTERA_5SERIES of inst : label is 16;
  attribute CR_CB_N : integer;
  attribute CR_CB_N of inst : label is 0;
  attribute DEVICE_TYPE : integer;
  attribute DEVICE_TYPE of inst : label is 0;
  attribute EMBEDDED_SYNC : integer;
  attribute EMBEDDED_SYNC of inst : label is 0;
  attribute ID : integer;
  attribute ID of inst : label is 0;
  attribute OUT_CLK_POLARITY : integer;
  attribute OUT_CLK_POLARITY of inst : label is 0;
  attribute XILINX_7SERIES : integer;
  attribute XILINX_7SERIES of inst : label is 0;
  attribute XILINX_ULTRASCALE : integer;
  attribute XILINX_ULTRASCALE of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of hdmi_clk : signal is "xilinx.com:signal:clock:1.0 hdmi_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of hdmi_clk : signal is "XIL_INTERFACENAME hdmi_clk, FREQ_HZ 148484848.4848485, PHASE 0.000, CLK_DOMAIN system_axi_hdmi_clkgen_0_clk_0";
  attribute X_INTERFACE_INFO of hdmi_out_clk : signal is "xilinx.com:signal:clock:1.0 hdmi_out_clk CLK";
  attribute X_INTERFACE_PARAMETER of hdmi_out_clk : signal is "XIL_INTERFACENAME hdmi_out_clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_axi_hdmi_core_0_hdmi_out_clk";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of vdma_clk : signal is "xilinx.com:signal:clock:1.0 vdma_clk CLK";
  attribute X_INTERFACE_PARAMETER of vdma_clk : signal is "XIL_INTERFACENAME vdma_clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
begin
inst: entity work.system_axi_hdmi_core_0_axi_hdmi_tx
     port map (
      hdmi_16_data(15 downto 0) => hdmi_16_data(15 downto 0),
      hdmi_16_data_e => hdmi_16_data_e,
      hdmi_16_es_data(15 downto 0) => hdmi_16_es_data(15 downto 0),
      hdmi_16_hsync => hdmi_16_hsync,
      hdmi_16_vsync => hdmi_16_vsync,
      hdmi_24_data(23 downto 0) => hdmi_24_data(23 downto 0),
      hdmi_24_data_e => hdmi_24_data_e,
      hdmi_24_hsync => hdmi_24_hsync,
      hdmi_24_vsync => hdmi_24_vsync,
      hdmi_36_data(35 downto 0) => hdmi_36_data(35 downto 0),
      hdmi_36_data_e => hdmi_36_data_e,
      hdmi_36_hsync => hdmi_36_hsync,
      hdmi_36_vsync => hdmi_36_vsync,
      hdmi_clk => hdmi_clk,
      hdmi_out_clk => hdmi_out_clk,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 0) => s_axi_araddr(15 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(15 downto 0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      vdma_clk => vdma_clk,
      vdma_data(63 downto 0) => vdma_data(63 downto 0),
      vdma_fs => vdma_fs,
      vdma_fs_ret => vdma_fs_ret,
      vdma_ready => vdma_ready,
      vdma_valid => vdma_valid
    );
end STRUCTURE;
