
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max 3.33

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.40 source latency prescale_reg[6]$_SDFFE_PP0P_/CLK ^
  -0.40 target latency m_axis_tdata_reg[6]$_SDFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: prescale_reg[9]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: prescale_reg[9]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.22    0.24    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    0.40 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.06    0.24    0.49    0.89 ^ prescale_reg[9]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         prescale_reg[9] (net)
                  0.24    0.00    0.89 ^ _616_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.10    0.08    0.96 v _616_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _042_ (net)
                  0.10    0.00    0.96 v prescale_reg[9]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.96   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.14    0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.22    0.24    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    0.40 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.40   clock reconvergence pessimism
                          0.10    0.50   library hold time
                                  0.50   data required time
-----------------------------------------------------------------------------
                                  0.50   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: prescale_reg[14]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.02    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.05    0.14    0.18    1.38 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.14    0.00    1.38 v _315_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.11    0.10    1.47 ^ _315_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _310_[0] (net)
                  0.11    0.00    1.47 ^ _622_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.05    0.19    0.26    1.73 ^ _622_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _312_[0] (net)
                  0.19    0.00    1.73 ^ _433_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     8    0.10    0.14    0.11    1.85 v _433_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _132_ (net)
                  0.14    0.00    1.85 v _466_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
    10    0.10    0.21    0.37    2.21 v _466_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _163_ (net)
                  0.21    0.00    2.21 v _490_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.32    2.53 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _185_ (net)
                  0.11    0.00    2.53 v _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.21    2.74 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _186_ (net)
                  0.08    0.00    2.74 v _495_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.31    0.22    2.96 ^ _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.31    0.00    2.96 ^ prescale_reg[14]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.96   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     1    0.04    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.14    0.16    6.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00    6.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.22    0.24    6.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    6.40 ^ prescale_reg[14]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    6.40   clock reconvergence pessimism
                         -0.12    6.28   library setup time
                                  6.28   data required time
-----------------------------------------------------------------------------
                                  6.28   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  3.33   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: prescale_reg[14]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.02    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.05    0.14    0.18    1.38 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.14    0.00    1.38 v _315_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.11    0.10    1.47 ^ _315_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _310_[0] (net)
                  0.11    0.00    1.47 ^ _622_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.05    0.19    0.26    1.73 ^ _622_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _312_[0] (net)
                  0.19    0.00    1.73 ^ _433_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
     8    0.10    0.14    0.11    1.85 v _433_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _132_ (net)
                  0.14    0.00    1.85 v _466_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
    10    0.10    0.21    0.37    2.21 v _466_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _163_ (net)
                  0.21    0.00    2.21 v _490_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.32    2.53 v _490_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _185_ (net)
                  0.11    0.00    2.53 v _491_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.21    2.74 v _491_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _186_ (net)
                  0.08    0.00    2.74 v _495_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.31    0.22    2.96 ^ _495_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.31    0.00    2.96 ^ prescale_reg[14]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  2.96   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     1    0.04    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.07    0.14    0.16    6.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_0_clk (net)
                  0.14    0.00    6.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.11    0.22    0.24    6.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    6.40 ^ prescale_reg[14]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    6.40   clock reconvergence pessimism
                         -0.12    6.28   library setup time
                                  6.28   data required time
-----------------------------------------------------------------------------
                                  6.28   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  3.33   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.6773761510849

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5991

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.19061166048049927

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8544

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: prescale_reg[9]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: prescale_reg[17]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.40 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.48    0.89 v prescale_reg[9]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.42    1.31 v _335_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
   0.71    2.02 ^ _379_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
   0.44    2.45 ^ _422_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.18    2.64 v _527_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.29    2.93 v _537_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.00    2.93 v prescale_reg[17]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.93   data arrival time

   6.00    6.00   clock clk (rise edge)
   0.00    6.00   clock source latency
   0.00    6.00 ^ clk (in)
   0.16    6.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24    6.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    6.40 ^ prescale_reg[17]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    6.40   clock reconvergence pessimism
  -0.06    6.34   library setup time
           6.34   data required time
---------------------------------------------------------
           6.34   data required time
          -2.93   data arrival time
---------------------------------------------------------
           3.41   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: prescale_reg[9]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: prescale_reg[9]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.40 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.49    0.89 ^ prescale_reg[9]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.08    0.96 v _616_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.00    0.96 v prescale_reg[9]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.96   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.24    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.00    0.40 ^ prescale_reg[9]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.40   clock reconvergence pessimism
   0.10    0.50   library hold time
           0.50   data required time
---------------------------------------------------------
           0.50   data required time
          -0.96   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.4006

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.4017

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.9565

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
3.3255

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
112.480974

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.91e-03   2.66e-03   2.61e-08   1.26e-02  20.7%
Combinational          2.51e-02   1.74e-02   7.52e-08   4.25e-02  69.9%
Clock                  3.10e-03   2.62e-03   1.06e-08   5.72e-03   9.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-02   2.27e-02   1.12e-07   6.08e-02 100.0%
                          62.7%      37.3%       0.0%
