{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531733349631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531733349631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 16 17:29:08 2018 " "Processing started: Mon Jul 16 17:29:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531733349631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1531733349631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta yuequ -c yuequ " "Command: quartus_sta yuequ -c yuequ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1531733349631 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1531733349928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1531733350640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1531733350640 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733350702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733350702 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1531733350890 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "yuequ.sdc " "Synopsys Design Constraints File file not found: 'yuequ.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1531733350984 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733350984 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name speakera:inst2\|\\divideclk:count4\[2\] speakera:inst2\|\\divideclk:count4\[2\] " "create_clock -period 1.000 -name speakera:inst2\|\\divideclk:count4\[2\] speakera:inst2\|\\divideclk:count4\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name notetabs:inst\|counter\[0\] notetabs:inst\|counter\[0\] " "create_clock -period 1.000 -name notetabs:inst\|counter\[0\] notetabs:inst\|counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk25MHz clk25MHz " "create_clock -period 1.000 -name clk25MHz clk25MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name speakera:inst2\|fullspks speakera:inst2\|fullspks " "create_clock -period 1.000 -name speakera:inst2\|fullspks speakera:inst2\|fullspks" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531733350984 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux4~0  from: datab  to: combout " "Cell: inst1\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux4~0  from: datad  to: combout " "Cell: inst1\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~0  from: datac  to: combout " "Cell: inst\|U1\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~1  from: datac  to: combout " "Cell: inst\|U1\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~2  from: datac  to: combout " "Cell: inst\|U1\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~4  from: datac  to: combout " "Cell: inst\|U1\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~5  from: datad  to: combout " "Cell: inst\|U1\|Mux0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~6  from: datac  to: combout " "Cell: inst\|U1\|Mux0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~1  from: datac  to: combout " "Cell: inst\|U1\|Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~2  from: datac  to: combout " "Cell: inst\|U1\|Mux1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~5  from: datac  to: combout " "Cell: inst\|U1\|Mux1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~6  from: datad  to: combout " "Cell: inst\|U1\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~0  from: datab  to: combout " "Cell: inst\|U1\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~2  from: datac  to: combout " "Cell: inst\|U1\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~3  from: datac  to: combout " "Cell: inst\|U1\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~4  from: datac  to: combout " "Cell: inst\|U1\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: dataa  to: combout " "Cell: inst\|U1\|Mux2~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: datac  to: combout " "Cell: inst\|U1\|Mux2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: datad  to: combout " "Cell: inst\|U1\|Mux2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~6  from: datab  to: combout " "Cell: inst\|U1\|Mux2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~6  from: datac  to: combout " "Cell: inst\|U1\|Mux2~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datab  to: combout " "Cell: inst\|U1\|Mux2~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datac  to: combout " "Cell: inst\|U1\|Mux2~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datad  to: combout " "Cell: inst\|U1\|Mux2~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~0  from: datac  to: combout " "Cell: inst\|U1\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~1  from: datac  to: combout " "Cell: inst\|U1\|Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~2  from: datab  to: combout " "Cell: inst\|U1\|Mux3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~5  from: datab  to: combout " "Cell: inst\|U1\|Mux3~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733350984 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1531733350984 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1531733350999 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531733350999 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1531733350999 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1531733351077 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1531733351249 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1531733351249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.185 " "Worst-case setup slack is -7.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.185            -104.252 notetabs:inst\|counter\[0\]  " "   -7.185            -104.252 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.221             -46.779 speakera:inst2\|\\divideclk:count4\[2\]  " "   -4.221             -46.779 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.794              -3.362 clk25MHz  " "   -1.794              -3.362 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.742             -10.157 clk  " "   -1.742             -10.157 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 speakera:inst2\|fullspks  " "    0.024               0.000 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733351343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk25MHz  " "    0.453               0.000 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 speakera:inst2\|fullspks  " "    0.465               0.000 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 notetabs:inst\|counter\[0\]  " "    0.492               0.000 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 speakera:inst2\|\\divideclk:count4\[2\]  " "    0.492               0.000 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.760               0.000 clk  " "    0.760               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733351391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.364 " "Worst-case recovery slack is -3.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.364             -23.539 clk  " "   -3.364             -23.539 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.381              -7.391 clk25MHz  " "   -2.381              -7.391 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733351468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.194 " "Worst-case removal slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 clk25MHz  " "    0.194               0.000 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.008               0.000 clk  " "    1.008               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733351500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.409 clk  " "   -3.000             -13.409 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.948 clk25MHz  " "   -3.000              -8.948 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 speakera:inst2\|\\divideclk:count4\[2\]  " "   -1.487             -17.844 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 speakera:inst2\|fullspks  " "   -1.487              -2.974 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.215            -100.094 notetabs:inst\|counter\[0\]  " "   -1.215            -100.094 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733351515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733351515 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1531733352109 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1531733352156 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1531733352546 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux4~0  from: datab  to: combout " "Cell: inst1\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux4~0  from: datad  to: combout " "Cell: inst1\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~0  from: datac  to: combout " "Cell: inst\|U1\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~1  from: datac  to: combout " "Cell: inst\|U1\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~2  from: datac  to: combout " "Cell: inst\|U1\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~4  from: datac  to: combout " "Cell: inst\|U1\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~5  from: datad  to: combout " "Cell: inst\|U1\|Mux0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~6  from: datac  to: combout " "Cell: inst\|U1\|Mux0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~1  from: datac  to: combout " "Cell: inst\|U1\|Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~2  from: datac  to: combout " "Cell: inst\|U1\|Mux1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~5  from: datac  to: combout " "Cell: inst\|U1\|Mux1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~6  from: datad  to: combout " "Cell: inst\|U1\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~0  from: datab  to: combout " "Cell: inst\|U1\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~2  from: datac  to: combout " "Cell: inst\|U1\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~3  from: datac  to: combout " "Cell: inst\|U1\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~4  from: datac  to: combout " "Cell: inst\|U1\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: dataa  to: combout " "Cell: inst\|U1\|Mux2~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: datac  to: combout " "Cell: inst\|U1\|Mux2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: datad  to: combout " "Cell: inst\|U1\|Mux2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~6  from: datab  to: combout " "Cell: inst\|U1\|Mux2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~6  from: datac  to: combout " "Cell: inst\|U1\|Mux2~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datab  to: combout " "Cell: inst\|U1\|Mux2~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datac  to: combout " "Cell: inst\|U1\|Mux2~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datad  to: combout " "Cell: inst\|U1\|Mux2~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~0  from: datac  to: combout " "Cell: inst\|U1\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~1  from: datac  to: combout " "Cell: inst\|U1\|Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~2  from: datab  to: combout " "Cell: inst\|U1\|Mux3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~5  from: datab  to: combout " "Cell: inst\|U1\|Mux3~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733352890 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1531733352890 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531733352890 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1531733352984 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1531733352984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.771 " "Worst-case setup slack is -6.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.771             -98.374 notetabs:inst\|counter\[0\]  " "   -6.771             -98.374 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.970             -43.796 speakera:inst2\|\\divideclk:count4\[2\]  " "   -3.970             -43.796 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.625              -2.895 clk25MHz  " "   -1.625              -2.895 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.489              -8.655 clk  " "   -1.489              -8.655 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 speakera:inst2\|fullspks  " "    0.115               0.000 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733353015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 notetabs:inst\|counter\[0\]  " "    0.312               0.000 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk25MHz  " "    0.401               0.000 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 speakera:inst2\|fullspks  " "    0.418               0.000 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 speakera:inst2\|\\divideclk:count4\[2\]  " "    0.455               0.000 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 clk  " "    0.682               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733353046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.094 " "Worst-case recovery slack is -3.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.094             -21.651 clk  " "   -3.094             -21.651 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.047              -6.301 clk25MHz  " "   -2.047              -6.301 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733353077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.154 " "Worst-case removal slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 clk25MHz  " "    0.154               0.000 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.007               0.000 clk  " "    1.007               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733353093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.409 clk  " "   -3.000             -13.409 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.948 clk25MHz  " "   -3.000              -8.948 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 speakera:inst2\|\\divideclk:count4\[2\]  " "   -1.487             -17.844 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 speakera:inst2\|fullspks  " "   -1.487              -2.974 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.317             -90.153 notetabs:inst\|counter\[0\]  " "   -1.317             -90.153 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733353110 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1531733353532 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux4~0  from: datab  to: combout " "Cell: inst1\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux4~0  from: datad  to: combout " "Cell: inst1\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~0  from: datac  to: combout " "Cell: inst\|U1\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~1  from: datac  to: combout " "Cell: inst\|U1\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~2  from: datac  to: combout " "Cell: inst\|U1\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~4  from: datac  to: combout " "Cell: inst\|U1\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~5  from: datad  to: combout " "Cell: inst\|U1\|Mux0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~6  from: datac  to: combout " "Cell: inst\|U1\|Mux0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~1  from: datac  to: combout " "Cell: inst\|U1\|Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~2  from: datac  to: combout " "Cell: inst\|U1\|Mux1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~5  from: datac  to: combout " "Cell: inst\|U1\|Mux1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~6  from: datad  to: combout " "Cell: inst\|U1\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~0  from: datab  to: combout " "Cell: inst\|U1\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~2  from: datac  to: combout " "Cell: inst\|U1\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~3  from: datac  to: combout " "Cell: inst\|U1\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~4  from: datac  to: combout " "Cell: inst\|U1\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: dataa  to: combout " "Cell: inst\|U1\|Mux2~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: datac  to: combout " "Cell: inst\|U1\|Mux2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: datad  to: combout " "Cell: inst\|U1\|Mux2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~6  from: datab  to: combout " "Cell: inst\|U1\|Mux2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~6  from: datac  to: combout " "Cell: inst\|U1\|Mux2~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datab  to: combout " "Cell: inst\|U1\|Mux2~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datac  to: combout " "Cell: inst\|U1\|Mux2~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datad  to: combout " "Cell: inst\|U1\|Mux2~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~0  from: datac  to: combout " "Cell: inst\|U1\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~1  from: datac  to: combout " "Cell: inst\|U1\|Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~2  from: datab  to: combout " "Cell: inst\|U1\|Mux3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~5  from: datab  to: combout " "Cell: inst\|U1\|Mux3~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531733353734 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1531733353734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531733353734 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1531733353734 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1531733353734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.026 " "Worst-case setup slack is -3.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.026             -43.511 notetabs:inst\|counter\[0\]  " "   -3.026             -43.511 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.420             -15.370 speakera:inst2\|\\divideclk:count4\[2\]  " "   -1.420             -15.370 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681              -3.639 clk  " "   -0.681              -3.639 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.309              -0.534 clk25MHz  " "   -0.309              -0.534 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 speakera:inst2\|fullspks  " "    0.580               0.000 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733353765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk25MHz  " "    0.186               0.000 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 speakera:inst2\|fullspks  " "    0.193               0.000 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 speakera:inst2\|\\divideclk:count4\[2\]  " "    0.198               0.000 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 clk  " "    0.294               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 notetabs:inst\|counter\[0\]  " "    0.426               0.000 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733353781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.837 " "Worst-case recovery slack is -0.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.837              -5.855 clk  " "   -0.837              -5.855 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.555              -1.164 clk25MHz  " "   -0.555              -1.164 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733353812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.048 " "Worst-case removal slack is 0.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 clk25MHz  " "    0.048               0.000 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 clk  " "    0.280               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733353843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.217 clk  " "   -3.000             -10.217 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.239 clk25MHz  " "   -3.000              -7.239 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 speakera:inst2\|\\divideclk:count4\[2\]  " "   -1.000             -12.000 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 speakera:inst2\|fullspks  " "   -1.000              -2.000 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.352             -11.760 notetabs:inst\|counter\[0\]  " "   -0.352             -11.760 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531733353859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531733353859 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1531733354969 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1531733354969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531733355142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 16 17:29:15 2018 " "Processing ended: Mon Jul 16 17:29:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531733355142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531733355142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531733355142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1531733355142 ""}
