#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002192ede4d60 .scope module, "lab5_tb" "lab5_tb" 2 2;
 .timescale -9 -12;
P_000002192ec099b0 .param/l "BASE_ADDR" 0 2 11, +C4<00000000000000000000000000000000>;
P_000002192ec099e8 .param/l "CLK_DIV" 0 2 12, +C4<00000000000000000000000000001010>;
v000002192f26ed00_0 .net "HADDR", 31 0, v000002192ee52aa0_0;  1 drivers
v000002192f26ee40_0 .net "HRDATA", 31 0, v000002192f26aba0_0;  1 drivers
v000002192f26eda0_0 .net "HWDATA", 31 0, v000002192ee52280_0;  1 drivers
v000002192f26f020_0 .net "HWRITE", 0 0, v000002192ee528c0_0;  1 drivers
v000002192f26fca0_0 .var "clk", 0 0;
v000002192f26e120_0 .net "cs", 0 0, v000002192f26bbe0_0;  1 drivers
v000002192f26f2a0_0 .net "miso", 0 0, v000002192f26b960_0;  1 drivers
v000002192f26fde0_0 .net "mosi", 0 0, v000002192f26a6a0_0;  1 drivers
v000002192f26eee0_0 .var "rst", 0 0;
v000002192f26e300_0 .net "sclk", 0 0, v000002192f26ab00_0;  1 drivers
S_000002192ede4ae0 .scope module, "muut" "master" 2 17, 3 1 0, S_000002192ede4d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "HCLK_i";
    .port_info 1 /INPUT 1 "HRESETn_i";
    .port_info 2 /INPUT 32 "HRDATA_bi";
    .port_info 3 /OUTPUT 32 "HADDR_bo";
    .port_info 4 /OUTPUT 32 "HWDATA_bo";
    .port_info 5 /OUTPUT 1 "HWRITE_o";
P_000002192ec0ad30 .param/l "OP_ADDR" 1 3 13, C4<00000001>;
P_000002192ec0ad68 .param/l "STATUS_ADDR" 1 3 12, C4<00000000>;
v000002192ee52aa0_0 .var "HADDR_bo", 31 0;
v000002192ee52640_0 .net "HCLK_i", 0 0, v000002192f26fca0_0;  1 drivers
v000002192ee51c40_0 .net "HRDATA_bi", 31 0, v000002192f26aba0_0;  alias, 1 drivers
v000002192ee51e20_0 .net "HRESETn_i", 0 0, v000002192f26eee0_0;  1 drivers
v000002192ee52280_0 .var "HWDATA_bo", 31 0;
v000002192ee528c0_0 .var "HWRITE_o", 0 0;
v000002192ee51ec0_0 .var "data", 31 0;
S_000002192edfa850 .scope task, "read" "read" 3 33, 3 33 0, S_000002192ede4ae0;
 .timescale -9 -12;
v000002192ee52140_0 .var "addr", 31 0;
v000002192ee51d80_0 .var "data", 31 0;
E_000002192ee45fa0 .event posedge, v000002192ee52640_0;
TD_lab5_tb.muut.read ;
    %wait E_000002192ee45fa0;
    %load/vec4 v000002192ee52140_0;
    %assign/vec4 v000002192ee52aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192ee528c0_0, 0;
    %wait E_000002192ee45fa0;
    %wait E_000002192ee45fa0;
    %load/vec4 v000002192ee51c40_0;
    %assign/vec4 v000002192ee51d80_0, 0;
    %wait E_000002192ee45fa0;
    %end;
S_000002192edfa9e0 .scope task, "wait_ready" "wait_ready" 3 51, 3 51 0, S_000002192ede4ae0;
 .timescale -9 -12;
TD_lab5_tb.muut.wait_ready ;
    %fork t_1, S_000002192edf4a70;
    %jmp t_0;
    .scope S_000002192edf4a70;
t_1 ;
T_1.0 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.1, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee52140_0, 0, 32;
    %fork TD_lab5_tb.muut.read, S_000002192edfa850;
    %join;
    %load/vec4 v000002192ee51d80_0;
    %store/vec4 v000002192ee51ec0_0, 0, 32;
    %load/vec4 v000002192ee51ec0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %disable S_000002192edf4a70;
T_1.2 ;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_000002192edfa9e0;
t_0 %join;
    %fork t_3, S_000002192edf4c00;
    %jmp t_2;
    .scope S_000002192edf4c00;
t_3 ;
T_1.4 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee52140_0, 0, 32;
    %fork TD_lab5_tb.muut.read, S_000002192edfa850;
    %join;
    %load/vec4 v000002192ee51d80_0;
    %store/vec4 v000002192ee51ec0_0, 0, 32;
    %load/vec4 v000002192ee51ec0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %disable S_000002192edf4c00;
T_1.6 ;
    %jmp T_1.4;
T_1.5 ;
    %end;
    .scope S_000002192edfa9e0;
t_2 %join;
    %end;
S_000002192edf4a70 .scope begin, "wait_busy" "wait_busy" 3 55, 3 55 0, S_000002192edfa9e0;
 .timescale -9 -12;
S_000002192edf4c00 .scope begin, "wait_ready" "wait_ready" 3 63, 3 63 0, S_000002192edfa9e0;
 .timescale -9 -12;
S_000002192ee11420 .scope task, "write" "write" 3 15, 3 15 0, S_000002192ede4ae0;
 .timescale -9 -12;
v000002192ee52000_0 .var "addr", 31 0;
v000002192ee51ce0_0 .var "data", 31 0;
TD_lab5_tb.muut.write ;
    %wait E_000002192ee45fa0;
    %load/vec4 v000002192ee52000_0;
    %assign/vec4 v000002192ee52aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002192ee528c0_0, 0;
    %wait E_000002192ee45fa0;
    %load/vec4 v000002192ee51ce0_0;
    %assign/vec4 v000002192ee52280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002192ee528c0_0, 0;
    %wait E_000002192ee45fa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192ee528c0_0, 0;
    %end;
S_000002192ee115b0 .scope module, "pdev" "periph_dev" 2 41, 4 1 0, S_000002192ede4d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sclk_i";
    .port_info 1 /INPUT 1 "mosi_i";
    .port_info 2 /OUTPUT 1 "miso_o";
    .port_info 3 /INPUT 1 "cs_i";
P_000002192ee11740 .param/l "ADDR_CTR_VAL" 1 4 46, +C4<00000000000000000000000000001111>;
P_000002192ee11778 .param/l "DATA_CTR_VAL" 1 4 47, +C4<00000000000000000000000000011110>;
P_000002192ee117b0 .param/l "OP_ADDR" 1 4 9, C4<00000001>;
P_000002192ee117e8 .param/l "RESET_ADDR" 1 4 8, C4<00000000>;
P_000002192ee11820 .param/l "STATE0" 1 4 38, +C4<00000000000000000000000000000000>;
P_000002192ee11858 .param/l "STATE1" 1 4 39, +C4<00000000000000000000000000000001>;
v000002192ee9d210_0 .net *"_ivl_1", 30 0, L_000002192f26e620;  1 drivers
v000002192ee9d2b0_0 .var "a_r", 7 0;
v000002192ee9d670_0 .var "addr_r", 7 0;
v000002192ee9d350_0 .var "b_r", 7 0;
v000002192ee9d3f0_0 .net "busy", 0 0, v000002192ee9c8b0_0;  1 drivers
v000002192f26a060_0 .net "cs_i", 0 0, v000002192f26bbe0_0;  alias, 1 drivers
v000002192f26a4c0_0 .var "ctr_r", 6 0;
v000002192f26b960_0 .var "miso_o", 0 0;
v000002192f26a1a0_0 .net "mosi_i", 0 0, v000002192f26a6a0_0;  alias, 1 drivers
v000002192f26b0a0_0 .var "rst_r", 0 0;
v000002192f26b6e0_0 .net "rx_data_buf_next", 31 0, L_000002192f26f700;  1 drivers
v000002192f26bd20_0 .var "rx_data_buf_r", 31 0;
v000002192f26a560_0 .net "sclk_i", 0 0, v000002192f26ab00_0;  alias, 1 drivers
v000002192f26baa0_0 .var "start_r", 0 0;
v000002192f26bdc0_0 .var "state_r", 0 0;
v000002192f26a380_0 .var "tx_data_buf_r", 31 0;
v000002192f26a740_0 .net "y", 15 0, v000002192ee9d0d0_0;  1 drivers
E_000002192ee45ca0 .event negedge, v000002192ee9c810_0;
L_000002192f26e620 .part v000002192f26bd20_0, 0, 31;
L_000002192f26f700 .concat [ 1 31 0 0], v000002192f26a6a0_0, L_000002192f26e620;
S_000002192ee1bc60 .scope module, "calc_unit" "dev" 4 25, 5 1 0, S_000002192ee115b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 8 "x_bi";
    .port_info 3 /INPUT 8 "y_bi";
    .port_info 4 /INPUT 1 "start_i";
    .port_info 5 /OUTPUT 16 "y_bo";
    .port_info 6 /OUTPUT 1 "busy_bo";
P_000002192ee1bdf0 .param/l "CALC_B" 1 5 54, +C4<00000000000000000000000000000110>;
P_000002192ee1be28 .param/l "CALC_MULT_S1" 1 5 51, +C4<00000000000000000000000000000011>;
P_000002192ee1be60 .param/l "CALC_MULT_S1_START" 1 5 50, +C4<00000000000000000000000000000010>;
P_000002192ee1be98 .param/l "CALC_MULT_S2" 1 5 53, +C4<00000000000000000000000000000101>;
P_000002192ee1bed0 .param/l "CALC_MULT_S2_START" 1 5 52, +C4<00000000000000000000000000000100>;
P_000002192ee1bf08 .param/l "CALC_MULT_S3" 1 5 57, +C4<00000000000000000000000000001001>;
P_000002192ee1bf40 .param/l "CALC_S" 1 5 56, +C4<00000000000000000000000000001000>;
P_000002192ee1bf78 .param/l "CMP_B" 1 5 55, +C4<00000000000000000000000000000111>;
P_000002192ee1bfb0 .param/l "CMP_S" 1 5 49, +C4<00000000000000000000000000000001>;
P_000002192ee1bfe8 .param/l "FINISH" 1 5 59, +C4<00000000000000000000000000001011>;
P_000002192ee1c020 .param/l "FINISH_START" 1 5 58, +C4<00000000000000000000000000001010>;
P_000002192ee1c058 .param/l "IDLE" 1 5 48, +C4<00000000000000000000000000000000>;
P_000002192ee1c090 .param/l "N" 1 5 46, +C4<00000000000000000000000000100000>;
L_000002192f270120 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002192ee9cdb0_0 .net/2u *"_ivl_0", 15 0, L_000002192f270120;  1 drivers
v000002192ee9c450_0 .var/s "a1_op1", 31 0;
v000002192ee9cf90_0 .var/s "a1_op2", 31 0;
v000002192ee9c270_0 .net/s "a1_res", 31 0, L_000002192f26f3e0;  1 drivers
v000002192ee9c770_0 .var/s "a2_op1", 31 0;
v000002192ee9bff0_0 .var/s "a2_op2", 31 0;
v000002192ee9c090_0 .net/s "a2_res", 31 0, L_000002192f26e080;  1 drivers
v000002192ee9c130_0 .var "b_r", 31 0;
v000002192ee9c8b0_0 .var "busy_bo", 0 0;
v000002192ee9d030_0 .net "clk_i", 0 0, v000002192f26ab00_0;  alias, 1 drivers
v000002192ee9c1d0_0 .net "m1_busy", 0 0, v000002192ee9bd70_0;  1 drivers
v000002192ee9c310_0 .var "m1_op1", 31 0;
v000002192ee9c950_0 .var "m1_op2", 31 0;
v000002192ee9d8f0_0 .net "m1_res", 31 0, L_000002192f26fa20;  1 drivers
v000002192ee9cb30_0 .net "m1_res16", 15 0, v000002192ee9c3b0_0;  1 drivers
v000002192ee9c9f0_0 .var "m1_start", 0 0;
v000002192ee9c4f0_0 .net "rst_i", 0 0, v000002192f26b0a0_0;  1 drivers
v000002192ee9d710_0 .var/s "s_r", 31 0;
v000002192ee9d990_0 .net "start_i", 0 0, v000002192f26baa0_0;  1 drivers
v000002192ee9ca90_0 .var "state_r", 3 0;
v000002192ee9cc70_0 .net "x_bi", 7 0, v000002192ee9d350_0;  1 drivers
v000002192ee9cd10_0 .var "x_r", 31 0;
v000002192ee9ce50_0 .var "y1", 31 0;
v000002192ee9cef0_0 .net "y_bi", 7 0, v000002192ee9d2b0_0;  1 drivers
v000002192ee9d0d0_0 .var "y_bo", 15 0;
v000002192ee9d5d0_0 .var "y_r", 31 0;
L_000002192f26fa20 .concat [ 16 16 0 0], v000002192ee9c3b0_0, L_000002192f270120;
L_000002192f26f520 .part v000002192ee9c310_0, 0, 8;
L_000002192f26e580 .part v000002192ee9c950_0, 0, 8;
S_000002192ec0df50 .scope module, "a1" "adder" 5 17, 6 1 0, S_000002192ee1bc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a_bi";
    .port_info 1 /INPUT 32 "b_bi";
    .port_info 2 /OUTPUT 32 "c_bo";
v000002192ee52500_0 .net "a_bi", 31 0, v000002192ee9c450_0;  1 drivers
v000002192ee521e0_0 .net "b_bi", 31 0, v000002192ee9cf90_0;  1 drivers
v000002192ee526e0_0 .net "c_bo", 31 0, L_000002192f26f3e0;  alias, 1 drivers
L_000002192f26f3e0 .arith/sum 32, v000002192ee9c450_0, v000002192ee9cf90_0;
S_000002192ec0e0e0 .scope module, "a2" "adder" 5 23, 6 1 0, S_000002192ee1bc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a_bi";
    .port_info 1 /INPUT 32 "b_bi";
    .port_info 2 /OUTPUT 32 "c_bo";
v000002192ee52780_0 .net "a_bi", 31 0, v000002192ee9c770_0;  1 drivers
v000002192ee52820_0 .net "b_bi", 31 0, v000002192ee9bff0_0;  1 drivers
v000002192ee9da30_0 .net "c_bo", 31 0, L_000002192f26e080;  alias, 1 drivers
L_000002192f26e080 .arith/sum 32, v000002192ee9c770_0, v000002192ee9bff0_0;
S_000002192ee23b30 .scope module, "m1" "mult" 5 34, 7 1 0, S_000002192ee1bc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 8 "a_bi";
    .port_info 4 /INPUT 8 "b_bi";
    .port_info 5 /OUTPUT 16 "y_bo";
    .port_info 6 /OUTPUT 1 "busy_o";
P_000002192ee60a80 .param/l "END" 1 7 17, C4<10>;
P_000002192ee60ab8 .param/l "IDLE" 1 7 15, C4<00>;
P_000002192ee60af0 .param/l "WORK" 1 7 16, C4<01>;
L_000002192ee38d80 .functor AND 8, v000002192ee9d850_0, L_000002192f26f480, C4<11111111>, C4<11111111>;
v000002192ee9d7b0_0 .net *"_ivl_1", 0 0, L_000002192f26f340;  1 drivers
v000002192ee9bf50_0 .net *"_ivl_2", 7 0, L_000002192f26f480;  1 drivers
v000002192ee9d170_0 .net *"_ivl_6", 15 0, L_000002192f26e1c0;  1 drivers
L_000002192f270168 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002192ee9c590_0 .net *"_ivl_9", 7 0, L_000002192f270168;  1 drivers
v000002192ee9d850_0 .var "a", 7 0;
v000002192ee9cbd0_0 .net "a_bi", 7 0, L_000002192f26f520;  1 drivers
v000002192ee9dc10_0 .var "b", 7 0;
v000002192ee9c6d0_0 .net "b_bi", 7 0, L_000002192f26e580;  1 drivers
v000002192ee9bd70_0 .var "busy_o", 0 0;
v000002192ee9c810_0 .net "clk_i", 0 0, v000002192f26ab00_0;  alias, 1 drivers
v000002192ee9d530_0 .var "ctr", 2 0;
v000002192ee9dad0_0 .var "part_res", 15 0;
v000002192ee9db70_0 .net "part_sum", 7 0, L_000002192ee38d80;  1 drivers
v000002192ee9c630_0 .net "rst_i", 0 0, v000002192f26b0a0_0;  alias, 1 drivers
v000002192ee9be10_0 .net "shifted_part_sum", 15 0, L_000002192f26e4e0;  1 drivers
v000002192ee9d490_0 .net "start_i", 0 0, v000002192ee9c9f0_0;  1 drivers
v000002192ee9beb0_0 .var "state", 1 0;
v000002192ee9c3b0_0 .var "y_bo", 15 0;
E_000002192ee47360 .event posedge, v000002192ee9c810_0;
L_000002192f26f340 .part/v v000002192ee9dc10_0, v000002192ee9d530_0, 1;
LS_000002192f26f480_0_0 .concat [ 1 1 1 1], L_000002192f26f340, L_000002192f26f340, L_000002192f26f340, L_000002192f26f340;
LS_000002192f26f480_0_4 .concat [ 1 1 1 1], L_000002192f26f340, L_000002192f26f340, L_000002192f26f340, L_000002192f26f340;
L_000002192f26f480 .concat [ 4 4 0 0], LS_000002192f26f480_0_0, LS_000002192f26f480_0_4;
L_000002192f26e1c0 .concat [ 8 8 0 0], L_000002192ee38d80, L_000002192f270168;
L_000002192f26e4e0 .shift/l 16, L_000002192f26e1c0, v000002192ee9d530_0;
S_000002192ee23cc0 .scope module, "suut" "slave" 2 27, 8 1 0, S_000002192ede4d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "HCLK_i";
    .port_info 1 /INPUT 1 "HRESETn_i";
    .port_info 2 /OUTPUT 32 "HRDATA_bo";
    .port_info 3 /INPUT 32 "HADDR_bi";
    .port_info 4 /INPUT 32 "HWDATA_bi";
    .port_info 5 /INPUT 1 "HWRITE_i";
    .port_info 6 /OUTPUT 1 "sclk_o";
    .port_info 7 /OUTPUT 1 "mosi_o";
    .port_info 8 /INPUT 1 "miso_i";
    .port_info 9 /OUTPUT 1 "cs_o";
P_000002192ec0afb0 .param/l "BASE_ADDR" 0 8 16, +C4<00000000000000000000000000000000>;
P_000002192ec0afe8 .param/l "CLK_DIV" 0 8 17, +C4<00000000000000000000000000000101>;
v000002192f26b1e0_0 .net "HADDR_bi", 31 0, v000002192ee52aa0_0;  alias, 1 drivers
v000002192f26b280_0 .net "HCLK_i", 0 0, v000002192f26fca0_0;  alias, 1 drivers
v000002192f26e6c0_0 .net "HRDATA_bo", 31 0, v000002192f26aba0_0;  alias, 1 drivers
v000002192f26f0c0_0 .net "HRESETn_i", 0 0, v000002192f26eee0_0;  alias, 1 drivers
v000002192f26f160_0 .net "HWDATA_bi", 31 0, v000002192ee52280_0;  alias, 1 drivers
v000002192f26e9e0_0 .net "HWRITE_i", 0 0, v000002192ee528c0_0;  alias, 1 drivers
v000002192f26ec60_0 .net "busy", 0 0, v000002192f26a920_0;  1 drivers
v000002192f26e3a0_0 .net "cs_o", 0 0, v000002192f26bbe0_0;  alias, 1 drivers
v000002192f26fac0_0 .net "data_rx", 31 0, v000002192f26b320_0;  1 drivers
v000002192f26e260_0 .net "data_rx_wr", 0 0, v000002192f26b460_0;  1 drivers
v000002192f26fe80_0 .net "data_tx", 31 0, v000002192f26b640_0;  1 drivers
v000002192f26ff20_0 .net "data_tx_wr", 0 0, v000002192f26b140_0;  1 drivers
v000002192f26e440_0 .net "miso_i", 0 0, v000002192f26b960_0;  alias, 1 drivers
v000002192f26fb60_0 .net "mosi_o", 0 0, v000002192f26a6a0_0;  alias, 1 drivers
v000002192f26fc00_0 .net "sclk_o", 0 0, v000002192f26ab00_0;  alias, 1 drivers
L_000002192f26f5c0 .reduce/nor v000002192f26eee0_0;
S_000002192ee07630 .scope module, "bus_ctrl" "bus_slave" 8 43, 9 1 0, S_000002192ee23cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "HCLK_i";
    .port_info 1 /INPUT 1 "HRESETn_i";
    .port_info 2 /OUTPUT 32 "HRDATA_bo";
    .port_info 3 /INPUT 32 "HADDR_bi";
    .port_info 4 /INPUT 32 "HWDATA_bi";
    .port_info 5 /INPUT 1 "HWRITE_i";
    .port_info 6 /INPUT 32 "data_rx_bi";
    .port_info 7 /INPUT 1 "data_rx_wr_i";
    .port_info 8 /INPUT 1 "busy_i";
    .port_info 9 /OUTPUT 32 "data_tx_bo";
    .port_info 10 /OUTPUT 1 "data_tx_wr_o";
P_000002192ee518a0 .param/l "BASE_ADDR" 0 9 17, +C4<00000000000000000000000000000000>;
P_000002192ee518d8 .param/l "DATA_RX_ADDR" 1 9 21, +C4<000000000000000000000000000000010>;
P_000002192ee51910 .param/l "DATA_TX_ADDR" 1 9 20, +C4<000000000000000000000000000000001>;
P_000002192ee51948 .param/l "STATUS_REG_ADDR" 1 9 19, +C4<000000000000000000000000000000000>;
v000002192f26bb40_0 .net "HADDR_bi", 31 0, v000002192ee52aa0_0;  alias, 1 drivers
v000002192f26ad80_0 .net "HCLK_i", 0 0, v000002192f26fca0_0;  alias, 1 drivers
v000002192f26aba0_0 .var "HRDATA_bo", 31 0;
v000002192f26a7e0_0 .net "HRESETn_i", 0 0, v000002192f26eee0_0;  alias, 1 drivers
v000002192f26bf00_0 .net "HWDATA_bi", 31 0, v000002192ee52280_0;  alias, 1 drivers
v000002192f26a420_0 .net "HWRITE_i", 0 0, v000002192ee528c0_0;  alias, 1 drivers
v000002192f26ae20_0 .net "busy_i", 0 0, v000002192f26a920_0;  alias, 1 drivers
v000002192f26bc80_0 .net "data_rx_bi", 31 0, v000002192f26b320_0;  alias, 1 drivers
v000002192f26b500_0 .var "data_rx_r", 31 0;
v000002192f26be60_0 .net "data_rx_wr_i", 0 0, v000002192f26b460_0;  alias, 1 drivers
v000002192f26b640_0 .var "data_tx_bo", 31 0;
v000002192f26b140_0 .var "data_tx_wr_o", 0 0;
v000002192f26a880_0 .var "status_r", 7 0;
S_000002192ee077c0 .scope module, "spimaster" "spi_master" 8 25, 10 1 0, S_000002192ee23cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /OUTPUT 1 "sclk_o";
    .port_info 3 /OUTPUT 1 "mosi_o";
    .port_info 4 /INPUT 1 "miso_i";
    .port_info 5 /OUTPUT 1 "cs_o";
    .port_info 6 /OUTPUT 32 "data_rx_bo";
    .port_info 7 /OUTPUT 1 "data_rx_wr_o";
    .port_info 8 /OUTPUT 1 "busy_o";
    .port_info 9 /INPUT 32 "data_tx_bi";
    .port_info 10 /INPUT 1 "data_tx_wr_i";
P_000002192ee07950 .param/l "CLK_DIV" 0 10 18, +C4<00000000000000000000000000000101>;
P_000002192ee07988 .param/l "IDLE" 1 10 20, +C4<00000000000000000000000000000000>;
P_000002192ee079c0 .param/l "TRANS" 1 10 21, +C4<00000000000000000000000000000001>;
L_000002192ee399c0 .functor AND 1, L_000002192f26ef80, L_000002192f26f200, C4<1>, C4<1>;
L_000002192f270048 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000002192f26b780_0 .net/2u *"_ivl_0", 31 0, L_000002192f270048;  1 drivers
v000002192f26b820_0 .net *"_ivl_10", 0 0, L_000002192f26f200;  1 drivers
v000002192f26ac40_0 .net *"_ivl_2", 0 0, L_000002192f26ef80;  1 drivers
v000002192f26b5a0_0 .net *"_ivl_4", 31 0, L_000002192f26fd40;  1 drivers
L_000002192f270090 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002192f26b000_0 .net *"_ivl_7", 30 0, L_000002192f270090;  1 drivers
L_000002192f2700d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002192f26a600_0 .net/2u *"_ivl_8", 31 0, L_000002192f2700d8;  1 drivers
v000002192f26a920_0 .var "busy_o", 0 0;
v000002192f26a240_0 .var "clk_div_r", 31 0;
v000002192f26aec0_0 .net "clk_i", 0 0, v000002192f26fca0_0;  alias, 1 drivers
v000002192f26bbe0_0 .var "cs_o", 0 0;
v000002192f26b3c0_0 .var "ctr_r", 6 0;
v000002192f26b320_0 .var "data_rx_bo", 31 0;
v000002192f26a100_0 .var "data_rx_buf_r", 31 0;
v000002192f26b460_0 .var "data_rx_wr_o", 0 0;
v000002192f26b8c0_0 .net "data_tx_bi", 31 0, v000002192f26b640_0;  alias, 1 drivers
v000002192f26a9c0_0 .var "data_tx_buf_r", 31 0;
v000002192f26aa60_0 .net "data_tx_wr_i", 0 0, v000002192f26b140_0;  alias, 1 drivers
v000002192f26a2e0_0 .net "miso_i", 0 0, v000002192f26b960_0;  alias, 1 drivers
v000002192f26a6a0_0 .var "mosi_o", 0 0;
v000002192f26ba00_0 .net "rst_i", 0 0, L_000002192f26f5c0;  1 drivers
v000002192f26ab00_0 .var "sclk_o", 0 0;
v000002192f26ace0_0 .net "sclk_posedge", 0 0, L_000002192ee399c0;  1 drivers
v000002192f26af60_0 .var "state_r", 1 0;
L_000002192f26ef80 .cmp/eq 32, v000002192f26a240_0, L_000002192f270048;
L_000002192f26fd40 .concat [ 1 31 0 0], v000002192f26ab00_0, L_000002192f270090;
L_000002192f26f200 .cmp/eq 32, L_000002192f26fd40, L_000002192f2700d8;
    .scope S_000002192ede4ae0;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee51ec0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_000002192ede4ae0;
T_4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 66568, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002192ee52140_0, 0, 32;
    %fork TD_lab5_tb.muut.read, S_000002192edfa850;
    %join;
    %load/vec4 v000002192ee51d80_0;
    %store/vec4 v000002192ee51ec0_0, 0, 32;
    %vpi_call 3 107 "$display", "READ DATA | data: %h", v000002192ee51ec0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 66052, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002192ee52000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002192ee51ce0_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002192ee11420;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_000002192edfa9e0;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002192ee52140_0, 0, 32;
    %fork TD_lab5_tb.muut.read, S_000002192edfa850;
    %join;
    %load/vec4 v000002192ee51d80_0;
    %store/vec4 v000002192ee51ec0_0, 0, 32;
    %vpi_call 3 116 "$display", "READ DATA | data: %h", v000002192ee51ec0_0 {0 0 0};
    %vpi_call 3 118 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002192ee077c0;
T_5 ;
    %wait E_000002192ee45fa0;
    %load/vec4 v000002192f26ba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192f26a240_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002192f26b3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192f26a100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192f26ab00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002192f26a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002192f26a240_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002192f26a240_0, 0;
    %load/vec4 v000002192f26a240_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v000002192f26ab00_0;
    %inv;
    %assign/vec4 v000002192f26ab00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192f26a240_0, 0;
    %load/vec4 v000002192f26ab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v000002192f26b3c0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000002192f26b3c0_0, 0;
    %load/vec4 v000002192f26a100_0;
    %parti/s 31, 0, 2;
    %load/vec4 v000002192f26a2e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002192f26a100_0, 0;
T_5.6 ;
T_5.4 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002192ee077c0;
T_6 ;
    %wait E_000002192ee45fa0;
    %load/vec4 v000002192f26ba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192f26a9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192f26a6a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002192f26aa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002192f26b8c0_0;
    %assign/vec4 v000002192f26a9c0_0, 0;
T_6.2 ;
    %load/vec4 v000002192f26ace0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000002192f26a9c0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v000002192f26a6a0_0, 0;
    %load/vec4 v000002192f26a9c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002192f26a9c0_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002192ee077c0;
T_7 ;
    %wait E_000002192ee45fa0;
    %load/vec4 v000002192f26ba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002192f26af60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192f26a920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002192f26bbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192f26b460_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002192f26af60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002192f26af60_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192f26b460_0, 0;
    %load/vec4 v000002192f26aa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002192f26a920_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002192f26af60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192f26bbe0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002192f26b3c0_0, 0;
T_7.6 ;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v000002192f26b3c0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002192f26bbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192f26a920_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002192f26b3c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002192f26af60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002192f26b460_0, 0;
    %load/vec4 v000002192f26a100_0;
    %assign/vec4 v000002192f26b320_0, 0;
T_7.8 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002192ee07630;
T_8 ;
    %wait E_000002192ee45fa0;
    %load/vec4 v000002192f26a7e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192f26aba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192f26b640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192f26b140_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192f26b140_0, 0;
    %load/vec4 v000002192f26a420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000002192f26bb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000002192f26bf00_0;
    %assign/vec4 v000002192f26b640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002192f26b140_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000002192f26bb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192f26aba0_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002192f26a880_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002192f26aba0_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v000002192f26b640_0;
    %assign/vec4 v000002192f26aba0_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v000002192f26b500_0;
    %assign/vec4 v000002192f26aba0_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002192ee07630;
T_9 ;
    %wait E_000002192ee45fa0;
    %load/vec4 v000002192f26a7e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002192f26a880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192f26b500_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v000002192f26ae20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002192f26a880_0, 0;
    %load/vec4 v000002192f26be60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000002192f26bc80_0;
    %assign/vec4 v000002192f26b500_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002192ee23b30;
T_10 ;
    %wait E_000002192ee47360;
    %load/vec4 v000002192ee9c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002192ee9d530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192ee9bd70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002192ee9dad0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002192ee9beb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002192ee9beb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002192ee9beb0_0, 0;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v000002192ee9d490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002192ee9beb0_0, 0;
    %load/vec4 v000002192ee9cbd0_0;
    %assign/vec4 v000002192ee9d850_0, 0;
    %load/vec4 v000002192ee9c6d0_0;
    %assign/vec4 v000002192ee9dc10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002192ee9d530_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002192ee9dad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002192ee9bd70_0, 0;
T_10.7 ;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v000002192ee9d530_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002192ee9beb0_0, 0;
T_10.9 ;
    %load/vec4 v000002192ee9dad0_0;
    %load/vec4 v000002192ee9be10_0;
    %add;
    %assign/vec4 v000002192ee9dad0_0, 0;
    %load/vec4 v000002192ee9d530_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002192ee9d530_0, 0;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v000002192ee9dad0_0;
    %assign/vec4 v000002192ee9c3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192ee9bd70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002192ee9beb0_0, 0;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002192ee1bc60;
T_11 ;
    %wait E_000002192ee47360;
    %load/vec4 v000002192ee9c4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192ee9cd10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192ee9c310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192ee9c950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192ee9c9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192ee9c450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192ee9cf90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192ee9c770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192ee9bff0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002192ee9d0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192ee9d5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192ee9c8b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192ee9d710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192ee9ce50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002192ee9ca90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002192ee9ca90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %jmp T_11.14;
T_11.2 ;
    %load/vec4 v000002192ee9d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %load/vec4 v000002192ee9cc70_0;
    %pad/u 32;
    %assign/vec4 v000002192ee9cd10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192ee9d5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002192ee9c8b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192ee9c130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002192ee9d710_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v000002192ee9c450_0, 0;
    %pushi/vec4 4294967294, 0, 32;
    %assign/vec4 v000002192ee9cf90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002192ee9ca90_0, 0;
T_11.15 ;
    %jmp T_11.14;
T_11.3 ;
    %load/vec4 v000002192ee9c270_0;
    %assign/vec4 v000002192ee9d710_0, 0;
    %load/vec4 v000002192ee9c270_0;
    %cmpi/s 4294967293, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.17, 5;
    %load/vec4 v000002192ee9d5d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002192ee9d5d0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000002192ee9c310_0, 0;
    %load/vec4 v000002192ee9d5d0_0;
    %assign/vec4 v000002192ee9c950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002192ee9c9f0_0, 0;
    %load/vec4 v000002192ee9d5d0_0;
    %assign/vec4 v000002192ee9c450_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002192ee9cf90_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002192ee9ca90_0, 0;
    %jmp T_11.18;
T_11.17 ;
    %load/vec4 v000002192ee9d5d0_0;
    %assign/vec4 v000002192ee9ce50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192ee9c9f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002192ee9ca90_0, 0;
T_11.18 ;
    %jmp T_11.14;
T_11.4 ;
    %load/vec4 v000002192ee9c1d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.19, 4;
    %load/vec4 v000002192ee9ce50_0;
    %assign/vec4 v000002192ee9c310_0, 0;
    %load/vec4 v000002192ee9cef0_0;
    %pad/u 32;
    %assign/vec4 v000002192ee9c950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002192ee9c9f0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000002192ee9ca90_0, 0;
T_11.19 ;
    %jmp T_11.14;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192ee9c9f0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000002192ee9ca90_0, 0;
    %jmp T_11.14;
T_11.6 ;
    %load/vec4 v000002192ee9c1d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.21, 4;
    %load/vec4 v000002192ee9d8f0_0;
    %pad/u 16;
    %assign/vec4 v000002192ee9d0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192ee9c8b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002192ee9ca90_0, 0;
T_11.21 ;
    %jmp T_11.14;
T_11.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192ee9c9f0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002192ee9ca90_0, 0;
    %jmp T_11.14;
T_11.8 ;
    %load/vec4 v000002192ee9c1d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.23, 4;
    %load/vec4 v000002192ee9d8f0_0;
    %assign/vec4 v000002192ee9c310_0, 0;
    %load/vec4 v000002192ee9c270_0;
    %assign/vec4 v000002192ee9c950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002192ee9c9f0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002192ee9ca90_0, 0;
T_11.23 ;
    %jmp T_11.14;
T_11.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192ee9c9f0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002192ee9ca90_0, 0;
    %jmp T_11.14;
T_11.10 ;
    %load/vec4 v000002192ee9c1d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.25, 4;
    %load/vec4 v000002192ee9d8f0_0;
    %assign/vec4 v000002192ee9c450_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002192ee9cf90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002192ee9ca90_0, 0;
T_11.25 ;
    %jmp T_11.14;
T_11.11 ;
    %load/vec4 v000002192ee9c270_0;
    %load/vec4 v000002192ee9d710_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v000002192ee9c130_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002192ee9ca90_0, 0;
    %jmp T_11.14;
T_11.12 ;
    %load/vec4 v000002192ee9c130_0;
    %load/vec4 v000002192ee9cd10_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_11.27, 5;
    %load/vec4 v000002192ee9cd10_0;
    %assign/vec4 v000002192ee9c450_0, 0;
    %load/vec4 v000002192ee9c130_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %assign/vec4 v000002192ee9cf90_0, 0;
    %load/vec4 v000002192ee9d5d0_0;
    %assign/vec4 v000002192ee9c770_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002192ee9bff0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002192ee9ca90_0, 0;
    %jmp T_11.28;
T_11.27 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002192ee9ca90_0, 0;
T_11.28 ;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v000002192ee9c130_0;
    %load/vec4 v000002192ee9cd10_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_11.29, 5;
    %load/vec4 v000002192ee9c270_0;
    %assign/vec4 v000002192ee9cd10_0, 0;
    %load/vec4 v000002192ee9c090_0;
    %assign/vec4 v000002192ee9d5d0_0, 0;
T_11.29 ;
    %load/vec4 v000002192ee9d710_0;
    %assign/vec4 v000002192ee9c450_0, 0;
    %pushi/vec4 4294967293, 0, 32;
    %assign/vec4 v000002192ee9cf90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002192ee9ca90_0, 0;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002192ee115b0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002192f26bdc0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002192f26a4c0_0, 0, 7;
    %end;
    .thread T_12;
    .scope S_000002192ee115b0;
T_13 ;
    %wait E_000002192ee47360;
    %load/vec4 v000002192f26a380_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v000002192f26b960_0, 0;
    %load/vec4 v000002192f26bdc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 14;
    %load/vec4 v000002192ee9d3f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002192f26a740_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000002192f26a380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192f26b960_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002192f26a380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002192f26a380_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002192ee115b0;
T_14 ;
    %wait E_000002192ee45ca0;
    %load/vec4 v000002192f26a060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v000002192f26bdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192f26baa0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002192f26a4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192f26b0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002192f26bdc0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002192f26a4c0_0, 0;
    %load/vec4 v000002192f26b6e0_0;
    %assign/vec4 v000002192f26bd20_0, 0;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v000002192f26a4c0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000002192f26a4c0_0, 0;
    %load/vec4 v000002192f26b6e0_0;
    %assign/vec4 v000002192f26bd20_0, 0;
    %load/vec4 v000002192f26a4c0_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 7;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v000002192f26bd20_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000002192ee9d670_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002192f26bdc0_0, 0;
    %load/vec4 v000002192ee9d670_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v000002192ee9d3f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.11, 4;
    %load/vec4 v000002192f26b6e0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v000002192ee9d2b0_0, 0;
    %load/vec4 v000002192f26b6e0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000002192ee9d350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002192f26baa0_0, 0;
T_14.11 ;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v000002192f26b6e0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002192f26b0a0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002192ede4d60;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v000002192f26fca0_0;
    %inv;
    %store/vec4 v000002192f26fca0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_000002192ede4d60;
T_16 ;
    %vpi_call 2 52 "$dumpfile", "time.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002192ede4d60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002192f26fca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002192f26eee0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002192f26eee0_0, 0, 1;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "lab5_tb.v";
    "master.v";
    "periph_dev.v";
    "dev.v";
    "adder.v";
    "mult.v";
    "slave.v";
    "bus_slave.v";
    "spi_master.v";
