{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715186806022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715186806022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 11:46:45 2024 " "Processing started: Wed May 08 11:46:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715186806022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1715186806022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off usage_MAX7219 -c usage_MAX7219 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off usage_MAX7219 -c usage_MAX7219 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1715186806022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1715186806338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1715186806338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sebas/documents/repositorios/entrega-1-proyecto-grupo25-2024-1/scr/max7219/usage_max7219.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sebas/documents/repositorios/entrega-1-proyecto-grupo25-2024-1/scr/max7219/usage_max7219.v" { { "Info" "ISGN_ENTITY_NAME" "1 usage_MAX7219 " "Found entity 1: usage_MAX7219" {  } { { "../usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Max7219/usage_MAX7219.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715186814146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715186814146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sebas/documents/repositorios/entrega-1-proyecto-grupo25-2024-1/scr/max7219/tb_max7219.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sebas/documents/repositorios/entrega-1-proyecto-grupo25-2024-1/scr/max7219/tb_max7219.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB_MAX7219 " "Found entity 1: TB_MAX7219" {  } { { "../TB_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Max7219/TB_MAX7219.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715186814146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715186814146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sebas/documents/repositorios/entrega-1-proyecto-grupo25-2024-1/scr/max7219/max7219.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sebas/documents/repositorios/entrega-1-proyecto-grupo25-2024-1/scr/max7219/max7219.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX7219 " "Found entity 1: MAX7219" {  } { { "../MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Max7219/MAX7219.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715186814146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715186814146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busy usage_MAX7219.v(12) " "Verilog HDL Implicit Net warning at usage_MAX7219.v(12): created implicit net for \"busy\"" {  } { { "../usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Max7219/usage_MAX7219.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1715186814146 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MAX7219 MAX7219.v(18) " "Verilog HDL Parameter Declaration warning at MAX7219.v(18): Parameter Declaration in module \"MAX7219\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Max7219/MAX7219.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1715186814146 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MAX7219 MAX7219.v(19) " "Verilog HDL Parameter Declaration warning at MAX7219.v(19): Parameter Declaration in module \"MAX7219\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Max7219/MAX7219.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1715186814146 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MAX7219 MAX7219.v(20) " "Verilog HDL Parameter Declaration warning at MAX7219.v(20): Parameter Declaration in module \"MAX7219\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Max7219/MAX7219.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1715186814146 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MAX7219 MAX7219.v(21) " "Verilog HDL Parameter Declaration warning at MAX7219.v(21): Parameter Declaration in module \"MAX7219\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Max7219/MAX7219.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1715186814146 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MAX7219 MAX7219.v(22) " "Verilog HDL Parameter Declaration warning at MAX7219.v(22): Parameter Declaration in module \"MAX7219\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Max7219/MAX7219.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1715186814146 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MAX7219 MAX7219.v(23) " "Verilog HDL Parameter Declaration warning at MAX7219.v(23): Parameter Declaration in module \"MAX7219\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Max7219/MAX7219.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1715186814146 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "usage_MAX7219 " "Elaborating entity \"usage_MAX7219\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1715186814177 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "<multi-bit expression> usage_MAX7219.v(33) " "Verilog HDL Event Control warning at usage_MAX7219.v(33): posedge or negedge of vector \"<multi-bit expression>\" depends solely on its least-significant bit" {  } { { "../usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Max7219/usage_MAX7219.v" 33 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1715186814177 "|usage_MAX7219"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 usage_MAX7219.v(87) " "Verilog HDL assignment warning at usage_MAX7219.v(87): truncated value with size 32 to match size of target (4)" {  } { { "../usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Max7219/usage_MAX7219.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715186814177 "|usage_MAX7219"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shutdown usage_MAX7219.v(104) " "Verilog HDL Always Construct warning at usage_MAX7219.v(104): variable \"shutdown\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Max7219/usage_MAX7219.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715186814177 "|usage_MAX7219"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX7219 MAX7219:U0 " "Elaborating entity \"MAX7219\" for hierarchy \"MAX7219:U0\"" {  } { { "../usage_MAX7219.v" "U0" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Max7219/usage_MAX7219.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715186814177 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MAX7219.v(29) " "Verilog HDL assignment warning at MAX7219.v(29): truncated value with size 32 to match size of target (1)" {  } { { "../MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Max7219/MAX7219.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715186814177 "|usage_MAX7219|MAX7219:U0"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "_rst MAX7219.v(31) " "Verilog HDL Event Control warning at MAX7219.v(31): posedge or negedge of vector \"_rst\" depends solely on its least-significant bit" {  } { { "../MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Max7219/MAX7219.v" 31 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1715186814177 "|usage_MAX7219|MAX7219:U0"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "_rst MAX7219.v(49) " "Verilog HDL Event Control warning at MAX7219.v(49): posedge or negedge of vector \"_rst\" depends solely on its least-significant bit" {  } { { "../MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Max7219/MAX7219.v" 49 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1715186814177 "|usage_MAX7219|MAX7219:U0"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715186814259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 11:46:54 2024 " "Processing ended: Wed May 08 11:46:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715186814259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715186814259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715186814259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1715186814259 ""}
