 Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
project open {E:/Dedee/MAVEN/100 Days of rtl/Day1/sim/basic_gates}
# Loading project basic_gates
vsim -gui work.basic_gates_tb
# vsim -gui work.basic_gates_tb 
# Start time: 11:12:31 on Apr 18,2025
# Loading work.basic_gates_tb
# Loading work.basic_gates
add wave -r sim:/basic_gates_tb/DUT/*
run -all
# a=0,b=0,out_and=x,out_or=x,out_not=x
# a=1,b=0,out_and=0,out_or=0,out_not=1
# a=1,b=0,out_and=0,out_or=1,out_not=0
# a=1,b=1,out_and=0,out_or=1,out_not=0
# ** Note: $finish    : E:/Dedee/MAVEN/100 Days of rtl/Day1/tb/basic_gates_tb.v(27)
#    Time: 35 ps  Iteration: 0  Instance: /basic_gates_tb
# 1
# Break in Module basic_gates_tb at E:/Dedee/MAVEN/100 Days of rtl/Day1/tb/basic_gates_tb.v line 27