# Harsha_vardhan_RISC_V_SOC_Tapeout_Program
RISC-V SoC Tapeout Program: End-to-end chip design &amp; silicon fabrication using Synopsys tools &amp; SCL180 process, combining RTL â†’ GDSII with hands-on training.


<div align="center">

[![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)](https://riscv.org/)
[![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)](https://vsdiat.vlsisystemdesign.com/)
![Participants](https://img.shields.io/badge/Participants-3500%2B-success?style=for-the-badge)
![Made in India](https://img.shields.io/badge/Made%20in-India-ff9933?style=for-the-badge)

</div>

---

## ðŸ“Œ Overview

This repository documents my journey through the **RISC-V SoC Tapeout Program** by **VSD (VLSI System Design)** â€” an initiative that enables participants to take a **System-on-Chip (SoC)** from **RTL to GDSII** using only **open-source tools**.

Over 3500+ engineers across India are part of this collaborative program to build real silicon using the **Sky130 process node** and the **RISC-V ISA**.

---

## ðŸ§° Week 0 â€“ Environment Setup & Tool Installation

| Task | Description | Status |
|------|-------------|--------|
| [Task 0](Week0/Task0/README.md) | ðŸ› ï¸ Installed `Icarus Verilog`, `Yosys`, and `GTKWave` | âœ… Completed |

### ðŸ” Key Learnings

- Installed and configured key open-source EDA tools:
  - **Icarus Verilog** â€“ for simulation
  - **Yosys** â€“ for RTL synthesis
  - **GTKWave** â€“ for waveform viewing
- Verified installations with test cases.
- Prepared the environment for the complete SoC design flow.

---

## ðŸ™ Acknowledgments

I would like to thank:

- [**Kunal Ghosh**](https://github.com/kunalg123) and the **VSD team** for creating and managing this impactful program.
- [**RISC-V International**](https://riscv.org/)
- [**Efabless**](https://efabless.com/)
- [**India Semiconductor Mission (ISM)**](https://ism.gov.in/)
- **VLSI Society of India (VSI)**

for supporting open-source semiconductor education and innovation.

---

## ðŸ”— Useful Resources

- ðŸŒ [VSD Official Website](https://vsdiat.vlsisystemdesign.com/)
- ðŸ“˜ [RISC-V International](https://riscv.org/)
- ðŸ§ª [Efabless Platform](https://efabless.com/)
- ðŸ”§ [OpenROAD Project](https://theopenroadproject.org/)
- ðŸ“º [VSD YouTube Channel](https://www.youtube.com/@kunalg123)

---

## ðŸš€ Whatâ€™s Next?

In the following stages, Iâ€™ll be working on:

- RTL design in Verilog  
- Simulation and debugging  
- Logic synthesis and formal verification  
- Floorplanning, placement, and routing  
- GDSII generation for physical tapeout

Each step will be documented in its respective folder.

---

> ðŸ’¬ *â€œSilicon is the new software. Open-source is the new silicon.â€*  
> â€” VSD Community
