rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/MemoryPort/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/MemoryPort/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/MemoryPort/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/MemoryPort/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] UHDM-integration-tests/tests/MemoryPort/top.sv:3:3: Compile generate block "work@top.genblk1[0]".

[INF:CP0335] UHDM-integration-tests/tests/MemoryPort/top.sv:3:3: Compile generate block "work@top.genblk1[1]".

[INF:CP0335] UHDM-integration-tests/tests/MemoryPort/top.sv:3:3: Compile generate block "work@top.genblk1[2]".

[INF:CP0335] UHDM-integration-tests/tests/MemoryPort/top.sv:3:3: Compile generate block "work@top.genblk1[3]".

[INF:CP0335] UHDM-integration-tests/tests/MemoryPort/top.sv:3:3: Compile generate block "work@top.genblk1[4]".

[INF:CP0335] UHDM-integration-tests/tests/MemoryPort/top.sv:3:3: Compile generate block "work@top.genblk1[5]".

[INF:CP0335] UHDM-integration-tests/tests/MemoryPort/top.sv:3:3: Compile generate block "work@top.genblk1[6]".

[INF:CP0335] UHDM-integration-tests/tests/MemoryPort/top.sv:3:3: Compile generate block "work@top.genblk1[7]".

[INF:CP0335] UHDM-integration-tests/tests/MemoryPort/top.sv:3:3: Compile generate block "work@top.genblk1[8]".

[INF:CP0335] UHDM-integration-tests/tests/MemoryPort/top.sv:3:3: Compile generate block "work@top.genblk1[9]".

[NTE:EL0503] UHDM-integration-tests/tests/MemoryPort/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:1:32, endln:1:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.b), line:2:16, endln:2:17
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiPort:
  \_port: (a), line:1:32, endln:1:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.a), line:1:32, endln:1:33
    |vpiTypedef:
    \_array_typespec: , line:1:19, endln:1:37
      |vpiParent:
      \_port: (a), line:1:32, endln:1:33
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:1:35, endln:1:37
        |vpiLeftRange:
        \_constant: , line:1:35, endln:1:36
          |vpiParent:
          \_range: , line:1:35, endln:1:37
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiParent:
          \_range: , line:1:35, endln:1:37
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:1:35, endln:1:37
            |vpiDecompile:10
            |vpiSize:64
            |UINT:10
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiElemTypespec:
      \_logic_typespec: , line:1:19, endln:1:31
        |vpiRange:
        \_range: , line:1:25, endln:1:31
          |vpiLeftRange:
          \_constant: , line:1:26, endln:1:28
            |vpiParent:
            \_range: , line:1:25, endln:1:31
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:1:29, endln:1:30
            |vpiParent:
            \_range: , line:1:25, endln:1:31
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
  |vpiProcess:
  \_always: , line:7:3, endln:9:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiStmt:
    \_begin: (work@top), line:7:15, endln:9:6
      |vpiParent:
      \_always: , line:7:3, endln:9:6
      |vpiFullName:work@top
      |vpiStmt:
      \_immediate_assert: , line:8:5, endln:8:55
        |vpiParent:
        \_begin: (work@top), line:7:15, endln:9:6
        |vpiExpr:
        \_operation: , line:8:12, endln:8:53
          |vpiParent:
          \_immediate_assert: , line:8:5, endln:8:55
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.b), line:8:12, endln:8:13
            |vpiParent:
            \_begin: (work@top), line:7:15, endln:9:6
            |vpiName:b
            |vpiFullName:work@top.b
            |vpiActual:
            \_logic_var: (work@top.b), line:2:16, endln:2:17
          |vpiOperand:
          \_constant: , line:8:17, endln:8:53
            |vpiParent:
            \_operation: , line:8:12, endln:8:53
            |vpiDecompile:32'b00000000000000000000000000001001
            |vpiSize:32
            |BIN:00000000000000000000000000001001
            |vpiConstType:3
    |vpiAlwaysType:2
  |vpiContAssign:
  \_cont_assign: , line:6:10, endln:6:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_bit_select: (work@top.a), line:6:14, endln:6:18
      |vpiParent:
      \_ref_obj: (work@top.a)
        |vpiParent:
        \_cont_assign: , line:6:10, endln:6:18
        |vpiName:a
        |vpiFullName:work@top.a
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiIndex:
      \_constant: , line:6:16, endln:6:17
        |vpiParent:
        \_bit_select: (work@top.a), line:6:14, endln:6:18
        |vpiDecompile:9
        |vpiSize:64
        |UINT:9
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.b), line:6:10, endln:6:11
      |vpiParent:
      \_cont_assign: , line:6:10, endln:6:18
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_var: (work@top.b), line:2:16, endln:2:17
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.b), line:2:16, endln:2:17
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_logic_typespec: , line:2:3, endln:2:15
      |vpiRange:
      \_range: , line:2:9, endln:2:15
        |vpiLeftRange:
        \_constant: , line:2:10, endln:2:12
          |vpiParent:
          \_range: , line:2:9, endln:2:15
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:13, endln:2:14
          |vpiParent:
          \_range: , line:2:9, endln:2:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:2:9, endln:2:15
      |vpiLeftRange:
      \_constant: , line:2:10, endln:2:12
        |vpiParent:
        \_range: , line:2:9, endln:2:15
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:13, endln:2:14
        |vpiParent:
        \_range: , line:2:9, endln:2:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:work@top
  |vpiTop:1
  |vpiArrayNet:
  \_array_net: (work@top.a), line:1:32, endln:1:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiSize:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiRange:
    \_range: , line:1:35, endln:1:37
      |vpiLeftRange:
      \_constant: , line:1:35, endln:1:36
        |vpiParent:
        \_range: , line:1:35, endln:1:37
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: 
        |vpiParent:
        \_range: , line:1:35, endln:1:37
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:1:35, endln:1:37
          |vpiDecompile:10
          |vpiSize:64
          |UINT:10
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiNet:
    \_logic_net: (work@top.a), line:1:32, endln:1:33
      |vpiParent:
      \_array_net: (work@top.a), line:1:32, endln:1:33
      |vpiTypespec:
      \_logic_typespec: , line:1:19, endln:1:31
        |vpiRange:
        \_range: , line:1:25, endln:1:31
          |vpiLeftRange:
          \_constant: , line:1:26, endln:1:28
            |vpiParent:
            \_range: , line:1:25, endln:1:31
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:1:29, endln:1:30
            |vpiParent:
            \_range: , line:1:25, endln:1:31
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiFullName:work@top.a
      |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:1:32, endln:1:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.a), line:1:32, endln:1:33
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_array_net: (work@top.a), line:1:32, endln:1:33
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:31
      |vpiRange:
      \_range: , line:1:25, endln:1:31
        |vpiParent:
        \_port: (a), line:1:32, endln:1:33
        |vpiLeftRange:
        \_constant: , line:1:26, endln:1:28
          |vpiParent:
          \_range: , line:1:25, endln:1:31
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:29, endln:1:30
          |vpiParent:
          \_range: , line:1:25, endln:1:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiProcess:
  \_always: , line:7:3, endln:9:6
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[0]), line:3:34, endln:5:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiName:genblk1[0]
    |vpiFullName:work@top.genblk1[0]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[0])
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1[0]), line:3:34, endln:5:6
      |vpiFullName:work@top.genblk1[0]
      |vpiParameter:
      \_parameter: (work@top.genblk1[0].i), line:3:0
        |vpiParent:
        \_gen_scope: (work@top.genblk1[0])
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk1[0].i
      |vpiContAssign:
      \_cont_assign: , line:4:13, endln:4:21
        |vpiParent:
        \_gen_scope: (work@top.genblk1[0])
        |vpiRhs:
        \_constant: 
          |vpiParent:
          \_cont_assign: , line:4:13, endln:4:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@top.genblk1[0].a), line:4:13, endln:4:17
          |vpiParent:
          \_ref_obj: (work@top.genblk1[0].a)
            |vpiParent:
            \_cont_assign: , line:4:13, endln:4:21
            |vpiName:a
            |vpiFullName:work@top.genblk1[0].a
          |vpiName:a
          |vpiFullName:work@top.genblk1[0].a
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[0].a.i), line:4:15, endln:4:16
            |vpiParent:
            \_bit_select: (work@top.genblk1[0].a), line:4:13, endln:4:17
            |vpiName:i
            |vpiFullName:work@top.genblk1[0].a.i
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[1]), line:3:34, endln:5:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiName:genblk1[1]
    |vpiFullName:work@top.genblk1[1]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[1])
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1[1]), line:3:34, endln:5:6
      |vpiFullName:work@top.genblk1[1]
      |vpiParameter:
      \_parameter: (work@top.genblk1[1].i), line:3:0
        |vpiParent:
        \_gen_scope: (work@top.genblk1[1])
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk1[1].i
      |vpiContAssign:
      \_cont_assign: , line:4:13, endln:4:21
        |vpiParent:
        \_gen_scope: (work@top.genblk1[1])
        |vpiRhs:
        \_constant: 
          |vpiParent:
          \_cont_assign: , line:4:13, endln:4:21
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@top.genblk1[1].a), line:4:13, endln:4:17
          |vpiParent:
          \_ref_obj: (work@top.genblk1[1].a)
            |vpiParent:
            \_cont_assign: , line:4:13, endln:4:21
            |vpiName:a
            |vpiFullName:work@top.genblk1[1].a
          |vpiName:a
          |vpiFullName:work@top.genblk1[1].a
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[1].a.i), line:4:15, endln:4:16
            |vpiParent:
            \_bit_select: (work@top.genblk1[1].a), line:4:13, endln:4:17
            |vpiName:i
            |vpiFullName:work@top.genblk1[1].a.i
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[2]), line:3:34, endln:5:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiName:genblk1[2]
    |vpiFullName:work@top.genblk1[2]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[2])
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1[2]), line:3:34, endln:5:6
      |vpiFullName:work@top.genblk1[2]
      |vpiParameter:
      \_parameter: (work@top.genblk1[2].i), line:3:0
        |vpiParent:
        \_gen_scope: (work@top.genblk1[2])
        |UINT:2
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk1[2].i
      |vpiContAssign:
      \_cont_assign: , line:4:13, endln:4:21
        |vpiParent:
        \_gen_scope: (work@top.genblk1[2])
        |vpiRhs:
        \_constant: 
          |vpiParent:
          \_cont_assign: , line:4:13, endln:4:21
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@top.genblk1[2].a), line:4:13, endln:4:17
          |vpiParent:
          \_ref_obj: (work@top.genblk1[2].a)
            |vpiParent:
            \_cont_assign: , line:4:13, endln:4:21
            |vpiName:a
            |vpiFullName:work@top.genblk1[2].a
          |vpiName:a
          |vpiFullName:work@top.genblk1[2].a
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[2].a.i), line:4:15, endln:4:16
            |vpiParent:
            \_bit_select: (work@top.genblk1[2].a), line:4:13, endln:4:17
            |vpiName:i
            |vpiFullName:work@top.genblk1[2].a.i
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[3]), line:3:34, endln:5:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiName:genblk1[3]
    |vpiFullName:work@top.genblk1[3]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[3])
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1[3]), line:3:34, endln:5:6
      |vpiFullName:work@top.genblk1[3]
      |vpiParameter:
      \_parameter: (work@top.genblk1[3].i), line:3:0
        |vpiParent:
        \_gen_scope: (work@top.genblk1[3])
        |UINT:3
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk1[3].i
      |vpiContAssign:
      \_cont_assign: , line:4:13, endln:4:21
        |vpiParent:
        \_gen_scope: (work@top.genblk1[3])
        |vpiRhs:
        \_constant: 
          |vpiParent:
          \_cont_assign: , line:4:13, endln:4:21
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@top.genblk1[3].a), line:4:13, endln:4:17
          |vpiParent:
          \_ref_obj: (work@top.genblk1[3].a)
            |vpiParent:
            \_cont_assign: , line:4:13, endln:4:21
            |vpiName:a
            |vpiFullName:work@top.genblk1[3].a
          |vpiName:a
          |vpiFullName:work@top.genblk1[3].a
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[3].a.i), line:4:15, endln:4:16
            |vpiParent:
            \_bit_select: (work@top.genblk1[3].a), line:4:13, endln:4:17
            |vpiName:i
            |vpiFullName:work@top.genblk1[3].a.i
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[4]), line:3:34, endln:5:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiName:genblk1[4]
    |vpiFullName:work@top.genblk1[4]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[4])
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1[4]), line:3:34, endln:5:6
      |vpiFullName:work@top.genblk1[4]
      |vpiParameter:
      \_parameter: (work@top.genblk1[4].i), line:3:0
        |vpiParent:
        \_gen_scope: (work@top.genblk1[4])
        |UINT:4
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk1[4].i
      |vpiContAssign:
      \_cont_assign: , line:4:13, endln:4:21
        |vpiParent:
        \_gen_scope: (work@top.genblk1[4])
        |vpiRhs:
        \_constant: 
          |vpiParent:
          \_cont_assign: , line:4:13, endln:4:21
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@top.genblk1[4].a), line:4:13, endln:4:17
          |vpiParent:
          \_ref_obj: (work@top.genblk1[4].a)
            |vpiParent:
            \_cont_assign: , line:4:13, endln:4:21
            |vpiName:a
            |vpiFullName:work@top.genblk1[4].a
          |vpiName:a
          |vpiFullName:work@top.genblk1[4].a
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[4].a.i), line:4:15, endln:4:16
            |vpiParent:
            \_bit_select: (work@top.genblk1[4].a), line:4:13, endln:4:17
            |vpiName:i
            |vpiFullName:work@top.genblk1[4].a.i
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[5]), line:3:34, endln:5:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiName:genblk1[5]
    |vpiFullName:work@top.genblk1[5]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[5])
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1[5]), line:3:34, endln:5:6
      |vpiFullName:work@top.genblk1[5]
      |vpiParameter:
      \_parameter: (work@top.genblk1[5].i), line:3:0
        |vpiParent:
        \_gen_scope: (work@top.genblk1[5])
        |UINT:5
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk1[5].i
      |vpiContAssign:
      \_cont_assign: , line:4:13, endln:4:21
        |vpiParent:
        \_gen_scope: (work@top.genblk1[5])
        |vpiRhs:
        \_constant: 
          |vpiParent:
          \_cont_assign: , line:4:13, endln:4:21
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@top.genblk1[5].a), line:4:13, endln:4:17
          |vpiParent:
          \_ref_obj: (work@top.genblk1[5].a)
            |vpiParent:
            \_cont_assign: , line:4:13, endln:4:21
            |vpiName:a
            |vpiFullName:work@top.genblk1[5].a
          |vpiName:a
          |vpiFullName:work@top.genblk1[5].a
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[5].a.i), line:4:15, endln:4:16
            |vpiParent:
            \_bit_select: (work@top.genblk1[5].a), line:4:13, endln:4:17
            |vpiName:i
            |vpiFullName:work@top.genblk1[5].a.i
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[6]), line:3:34, endln:5:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiName:genblk1[6]
    |vpiFullName:work@top.genblk1[6]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[6])
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1[6]), line:3:34, endln:5:6
      |vpiFullName:work@top.genblk1[6]
      |vpiParameter:
      \_parameter: (work@top.genblk1[6].i), line:3:0
        |vpiParent:
        \_gen_scope: (work@top.genblk1[6])
        |UINT:6
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk1[6].i
      |vpiContAssign:
      \_cont_assign: , line:4:13, endln:4:21
        |vpiParent:
        \_gen_scope: (work@top.genblk1[6])
        |vpiRhs:
        \_constant: 
          |vpiParent:
          \_cont_assign: , line:4:13, endln:4:21
          |vpiDecompile:6
          |vpiSize:64
          |UINT:6
          |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@top.genblk1[6].a), line:4:13, endln:4:17
          |vpiParent:
          \_ref_obj: (work@top.genblk1[6].a)
            |vpiParent:
            \_cont_assign: , line:4:13, endln:4:21
            |vpiName:a
            |vpiFullName:work@top.genblk1[6].a
          |vpiName:a
          |vpiFullName:work@top.genblk1[6].a
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[6].a.i), line:4:15, endln:4:16
            |vpiParent:
            \_bit_select: (work@top.genblk1[6].a), line:4:13, endln:4:17
            |vpiName:i
            |vpiFullName:work@top.genblk1[6].a.i
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[7]), line:3:34, endln:5:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiName:genblk1[7]
    |vpiFullName:work@top.genblk1[7]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[7])
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1[7]), line:3:34, endln:5:6
      |vpiFullName:work@top.genblk1[7]
      |vpiParameter:
      \_parameter: (work@top.genblk1[7].i), line:3:0
        |vpiParent:
        \_gen_scope: (work@top.genblk1[7])
        |UINT:7
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk1[7].i
      |vpiContAssign:
      \_cont_assign: , line:4:13, endln:4:21
        |vpiParent:
        \_gen_scope: (work@top.genblk1[7])
        |vpiRhs:
        \_constant: 
          |vpiParent:
          \_cont_assign: , line:4:13, endln:4:21
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@top.genblk1[7].a), line:4:13, endln:4:17
          |vpiParent:
          \_ref_obj: (work@top.genblk1[7].a)
            |vpiParent:
            \_cont_assign: , line:4:13, endln:4:21
            |vpiName:a
            |vpiFullName:work@top.genblk1[7].a
          |vpiName:a
          |vpiFullName:work@top.genblk1[7].a
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[7].a.i), line:4:15, endln:4:16
            |vpiParent:
            \_bit_select: (work@top.genblk1[7].a), line:4:13, endln:4:17
            |vpiName:i
            |vpiFullName:work@top.genblk1[7].a.i
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[8]), line:3:34, endln:5:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiName:genblk1[8]
    |vpiFullName:work@top.genblk1[8]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[8])
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1[8]), line:3:34, endln:5:6
      |vpiFullName:work@top.genblk1[8]
      |vpiParameter:
      \_parameter: (work@top.genblk1[8].i), line:3:0
        |vpiParent:
        \_gen_scope: (work@top.genblk1[8])
        |UINT:8
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk1[8].i
      |vpiContAssign:
      \_cont_assign: , line:4:13, endln:4:21
        |vpiParent:
        \_gen_scope: (work@top.genblk1[8])
        |vpiRhs:
        \_constant: 
          |vpiParent:
          \_cont_assign: , line:4:13, endln:4:21
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@top.genblk1[8].a), line:4:13, endln:4:17
          |vpiParent:
          \_ref_obj: (work@top.genblk1[8].a)
            |vpiParent:
            \_cont_assign: , line:4:13, endln:4:21
            |vpiName:a
            |vpiFullName:work@top.genblk1[8].a
          |vpiName:a
          |vpiFullName:work@top.genblk1[8].a
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[8].a.i), line:4:15, endln:4:16
            |vpiParent:
            \_bit_select: (work@top.genblk1[8].a), line:4:13, endln:4:17
            |vpiName:i
            |vpiFullName:work@top.genblk1[8].a.i
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1[9]), line:3:34, endln:5:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MemoryPort/top.sv, line:1:1, endln:10:10
    |vpiName:genblk1[9]
    |vpiFullName:work@top.genblk1[9]
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1[9])
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1[9]), line:3:34, endln:5:6
      |vpiFullName:work@top.genblk1[9]
      |vpiParameter:
      \_parameter: (work@top.genblk1[9].i), line:3:0
        |vpiParent:
        \_gen_scope: (work@top.genblk1[9])
        |UINT:9
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@top.genblk1[9].i
      |vpiContAssign:
      \_cont_assign: , line:4:13, endln:4:21
        |vpiParent:
        \_gen_scope: (work@top.genblk1[9])
        |vpiRhs:
        \_constant: 
          |vpiParent:
          \_cont_assign: , line:4:13, endln:4:21
          |vpiDecompile:9
          |vpiSize:64
          |UINT:9
          |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@top.genblk1[9].a), line:4:13, endln:4:17
          |vpiParent:
          \_ref_obj: (work@top.genblk1[9].a)
            |vpiParent:
            \_cont_assign: , line:4:13, endln:4:21
            |vpiName:a
            |vpiFullName:work@top.genblk1[9].a
          |vpiName:a
          |vpiFullName:work@top.genblk1[9].a
          |vpiIndex:
          \_ref_obj: (work@top.genblk1[9].a.i), line:4:15, endln:4:16
            |vpiParent:
            \_bit_select: (work@top.genblk1[9].a), line:4:13, endln:4:17
            |vpiName:i
            |vpiFullName:work@top.genblk1[9].a.i
  |vpiContAssign:
  \_cont_assign: , line:6:10, endln:6:18
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'a' of type 'logic_net'
    Object 'b' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'begin'
        Object '' of type 'immediate_assert'
          Object '' of type 'operation'
            Object 'b' of type 'ref_obj'
            Object '' of type 'constant'
  Object 'work@top' of type 'module_inst'
    Object 'a' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'a' of type 'array_net'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'operation'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'genblk1[0]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'i' of type 'parameter'
        Object '' of type 'cont_assign'
          Object 'a' of type 'bit_select'
            Object 'i' of type 'ref_obj'
          Object '' of type 'constant'
    Object 'genblk1[1]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'i' of type 'parameter'
        Object '' of type 'cont_assign'
          Object 'a' of type 'bit_select'
            Object 'i' of type 'ref_obj'
          Object '' of type 'constant'
    Object 'genblk1[2]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'i' of type 'parameter'
        Object '' of type 'cont_assign'
          Object 'a' of type 'bit_select'
            Object 'i' of type 'ref_obj'
          Object '' of type 'constant'
    Object 'genblk1[3]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'i' of type 'parameter'
        Object '' of type 'cont_assign'
          Object 'a' of type 'bit_select'
            Object 'i' of type 'ref_obj'
          Object '' of type 'constant'
    Object 'genblk1[4]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'i' of type 'parameter'
        Object '' of type 'cont_assign'
          Object 'a' of type 'bit_select'
            Object 'i' of type 'ref_obj'
          Object '' of type 'constant'
    Object 'genblk1[5]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'i' of type 'parameter'
        Object '' of type 'cont_assign'
          Object 'a' of type 'bit_select'
            Object 'i' of type 'ref_obj'
          Object '' of type 'constant'
    Object 'genblk1[6]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'i' of type 'parameter'
        Object '' of type 'cont_assign'
          Object 'a' of type 'bit_select'
            Object 'i' of type 'ref_obj'
          Object '' of type 'constant'
    Object 'genblk1[7]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'i' of type 'parameter'
        Object '' of type 'cont_assign'
          Object 'a' of type 'bit_select'
            Object 'i' of type 'ref_obj'
          Object '' of type 'constant'
    Object 'genblk1[8]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'i' of type 'parameter'
        Object '' of type 'cont_assign'
          Object 'a' of type 'bit_select'
            Object 'i' of type 'ref_obj'
          Object '' of type 'constant'
    Object 'genblk1[9]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'i' of type 'parameter'
        Object '' of type 'cont_assign'
          Object 'a' of type 'bit_select'
            Object 'i' of type 'ref_obj'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'b' of type 'ref_obj'
      Object 'a' of type 'bit_select'
        Object '' of type 'constant'
    Object 'b' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
