{
  "module_name": "clk-mt2701-hif.c",
  "hash_id": "a5a1782546768408ee19f375124f1fb7e97a69b4f0a2c820f8d6c694e7e01d9e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt2701-hif.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mt2701-clk.h>\n\nstatic const struct mtk_gate_regs hif_cg_regs = {\n\t.sta_ofs = 0x0030,\n};\n\n#define GATE_HIF(_id, _name, _parent, _shift)\t\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &hif_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)\n\nstatic const struct mtk_gate hif_clks[] = {\n\tGATE_DUMMY(CLK_DUMMY, \"hif_dummy\"),\n\tGATE_HIF(CLK_HIFSYS_USB0PHY, \"usb0_phy_clk\", \"ethpll_500m_ck\", 21),\n\tGATE_HIF(CLK_HIFSYS_USB1PHY, \"usb1_phy_clk\", \"ethpll_500m_ck\", 22),\n\tGATE_HIF(CLK_HIFSYS_PCIE0, \"pcie0_clk\", \"ethpll_500m_ck\", 24),\n\tGATE_HIF(CLK_HIFSYS_PCIE1, \"pcie1_clk\", \"ethpll_500m_ck\", 25),\n\tGATE_HIF(CLK_HIFSYS_PCIE2, \"pcie2_clk\", \"ethpll_500m_ck\", 26),\n};\n\nstatic u16 rst_ofs[] = { 0x34, };\n\nstatic const struct mtk_clk_rst_desc clk_rst_desc = {\n\t.version = MTK_RST_SIMPLE,\n\t.rst_bank_ofs = rst_ofs,\n\t.rst_bank_nr = ARRAY_SIZE(rst_ofs),\n};\n\nstatic const struct mtk_clk_desc hif_desc = {\n\t.clks = hif_clks,\n\t.num_clks = ARRAY_SIZE(hif_clks),\n\t.rst_desc = &clk_rst_desc,\n};\n\nstatic const struct of_device_id of_match_clk_mt2701_hif[] = {\n\t{ .compatible = \"mediatek,mt2701-hifsys\", .data = &hif_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt2701_hif);\n\nstatic struct platform_driver clk_mt2701_hif_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt2701-hif\",\n\t\t.of_match_table = of_match_clk_mt2701_hif,\n\t},\n};\nmodule_platform_driver(clk_mt2701_hif_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}