#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0087ADE8 .scope module, "teste" "teste" 2 26;
 .timescale 0 0;
L_00738270 .functor NAND 1, L_00774458, L_00738350, L_007383F8, L_00774560;
L_00738350 .functor NOT 1, L_007744B0, C4<0>, C4<0>, C4<0>;
L_007383F8 .functor NOT 1, L_00774508, C4<0>, C4<0>, C4<0>;
v00773980_0 .net *"_s36", 0 0, L_00774458; 1 drivers
v007739D8_0 .net *"_s38", 0 0, L_007744B0; 1 drivers
v00773A30_0 .net *"_s39", 0 0, L_00738350; 1 drivers
v00773A88_0 .net *"_s42", 0 0, L_00774508; 1 drivers
v00773AE0_0 .net *"_s43", 0 0, L_007383F8; 1 drivers
v00773B38_0 .net *"_s46", 0 0, L_00774560; 1 drivers
v00773B90_0 .net "clock", 0 0, v00773928_0; 1 drivers
v00773BE8_0 .var "clr", 0 0;
v00773C40_0 .net "clr1", 0 0, L_00738270; 1 drivers
v00773C98_0 .net "clr2", 0 0, v0087E900_0; 1 drivers
v00773CF0_0 .var "j", 0 0;
v00773D48_0 .var "k", 0 0;
RS_0074C274/0/0 .resolv tri, L_00773E50, L_00773F00, L_00774038, L_00774140;
RS_0074C274/0/4 .resolv tri, L_00774248, L_00774350, C4<zzzzzz>, C4<zzzzzz>;
RS_0074C274 .resolv tri, RS_0074C274/0/0, RS_0074C274/0/4, C4<zzzzzz>, C4<zzzzzz>;
v00773DA0_0 .net8 "s", 5 0, RS_0074C274; 6 drivers
RS_0074C28C/0/0 .resolv tri, L_00773EA8, L_00773F58, L_00774090, L_00774198;
RS_0074C28C/0/4 .resolv tri, L_007742A0, L_007743A8, C4<zzzzzz>, C4<zzzzzz>;
RS_0074C28C .resolv tri, RS_0074C28C/0/0, RS_0074C28C/0/4, C4<zzzzzz>, C4<zzzzzz>;
v00773DF8_0 .net8 "snot", 5 0, RS_0074C28C; 6 drivers
L_00773E50 .part/pv v00773878_0, 0, 1, 6;
L_00773EA8 .part/pv v007738D0_0, 0, 1, 6;
L_00773F00 .part/pv v00773668_0, 1, 1, 6;
L_00773F58 .part/pv v007736C0_0, 1, 1, 6;
L_00773FE0 .part RS_0074C28C, 0, 1;
L_00774038 .part/pv v00773458_0, 2, 1, 6;
L_00774090 .part/pv v007734B0_0, 2, 1, 6;
L_007740E8 .part RS_0074C28C, 1, 1;
L_00774140 .part/pv v00773248_0, 3, 1, 6;
L_00774198 .part/pv v007732A0_0, 3, 1, 6;
L_007741F0 .part RS_0074C28C, 2, 1;
L_00774248 .part/pv v00773038_0, 4, 1, 6;
L_007742A0 .part/pv v00773090_0, 4, 1, 6;
L_007742F8 .part RS_0074C28C, 3, 1;
L_00774350 .part/pv v00873098_0, 5, 1, 6;
L_007743A8 .part/pv v0087DE38_0, 5, 1, 6;
L_00774400 .part RS_0074C28C, 4, 1;
L_00774458 .part RS_0074C274, 0, 1;
L_007744B0 .part RS_0074C274, 1, 1;
L_00774508 .part RS_0074C274, 2, 1;
L_00774560 .part RS_0074C274, 3, 1;
S_0087B1A0 .scope module, "clk" "clock" 2 28, 3 1, S_0087ADE8;
 .timescale 0 0;
v00773928_0 .var "clk", 0 0;
S_0087B228 .scope module, "j1" "jkff" 2 36, 4 1, S_0087ADE8;
 .timescale 0 0;
v00773718_0 .alias "clk", 0 0, v00773B90_0;
v00773770_0 .alias "clr", 0 0, v00773C98_0;
v007737C8_0 .net "j", 0 0, v00773CF0_0; 1 drivers
v00773820_0 .net "k", 0 0, v00773D48_0; 1 drivers
v00773878_0 .var "q", 0 0;
v007738D0_0 .var "qnot", 0 0;
E_0087CB10 .event posedge, v0087E8A8_0;
S_0087B2B0 .scope module, "j2" "jkff" 2 37, 4 1, S_0087ADE8;
 .timescale 0 0;
v00773508_0 .net "clk", 0 0, L_00773FE0; 1 drivers
v00773560_0 .alias "clr", 0 0, v00773C98_0;
v007735B8_0 .alias "j", 0 0, v007737C8_0;
v00773610_0 .alias "k", 0 0, v00773820_0;
v00773668_0 .var "q", 0 0;
v007736C0_0 .var "qnot", 0 0;
E_0087CB70 .event posedge, v00773508_0;
S_0087B338 .scope module, "j3" "jkff" 2 38, 4 1, S_0087ADE8;
 .timescale 0 0;
v007732F8_0 .net "clk", 0 0, L_007740E8; 1 drivers
v00773350_0 .alias "clr", 0 0, v00773C98_0;
v007733A8_0 .alias "j", 0 0, v007737C8_0;
v00773400_0 .alias "k", 0 0, v00773820_0;
v00773458_0 .var "q", 0 0;
v007734B0_0 .var "qnot", 0 0;
E_0087C670 .event posedge, v007732F8_0;
S_0087B3C0 .scope module, "j4" "jkff" 2 39, 4 1, S_0087ADE8;
 .timescale 0 0;
v007730E8_0 .net "clk", 0 0, L_007741F0; 1 drivers
v00773140_0 .alias "clr", 0 0, v00773C98_0;
v00773198_0 .alias "j", 0 0, v007737C8_0;
v007731F0_0 .alias "k", 0 0, v00773820_0;
v00773248_0 .var "q", 0 0;
v007732A0_0 .var "qnot", 0 0;
E_0087CBD0 .event posedge, v007730E8_0;
S_0087B448 .scope module, "j5" "jkff" 2 40, 4 1, S_0087ADE8;
 .timescale 0 0;
v0087DE90_0 .net "clk", 0 0, L_007742F8; 1 drivers
v0087DEE8_0 .alias "clr", 0 0, v00773C98_0;
v0087DF40_0 .alias "j", 0 0, v007737C8_0;
v00772FE0_0 .alias "k", 0 0, v00773820_0;
v00773038_0 .var "q", 0 0;
v00773090_0 .var "qnot", 0 0;
E_0087C6D0 .event posedge, v0087DE90_0;
S_0087B4D0 .scope module, "j6" "jkff" 2 41, 4 1, S_0087ADE8;
 .timescale 0 0;
v00873A28_0 .net "clk", 0 0, L_00774400; 1 drivers
v00873A80_0 .alias "clr", 0 0, v00773C98_0;
v00872FE8_0 .alias "j", 0 0, v007737C8_0;
v00873040_0 .alias "k", 0 0, v00773820_0;
v00873098_0 .var "q", 0 0;
v0087DE38_0 .var "qnot", 0 0;
E_0087C730 .event posedge, v00873A28_0;
S_0087AD60 .scope module, "clear1" "clear" 2 43, 2 10, S_0087ADE8;
 .timescale 0 0;
v0087E8A8_0 .alias "clock", 0 0, v00773B90_0;
v0087E900_0 .var "clr", 0 0;
v0087E958_0 .net "clr0", 0 0, v00773BE8_0; 1 drivers
v008739D0_0 .alias "clr1", 0 0, v00773C40_0;
E_0087C710 .event negedge, v0087E8A8_0;
    .scope S_0087B1A0;
T_0 ;
    %set/v v00773928_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0087B1A0;
T_1 ;
    %delay 12, 0;
    %load/v 8, v00773928_0, 1;
    %inv 8, 1;
    %set/v v00773928_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0087B228;
T_2 ;
    %wait E_0087CB10;
    %load/v 8, v00773770_0, 1;
    %load/v 9, v007737C8_0, 1;
    %inv 9, 1;
    %load/v 10, v00773820_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00773878_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007738D0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v007737C8_0, 1;
    %load/v 9, v00773820_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00773878_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007738D0_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v007737C8_0, 1;
    %load/v 9, v00773820_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v00773878_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00773878_0, 0, 8;
    %load/v 8, v007738D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007738D0_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0087B2B0;
T_3 ;
    %wait E_0087CB70;
    %load/v 8, v00773560_0, 1;
    %load/v 9, v007735B8_0, 1;
    %inv 9, 1;
    %load/v 10, v00773610_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00773668_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007736C0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v007735B8_0, 1;
    %load/v 9, v00773610_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00773668_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007736C0_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v007735B8_0, 1;
    %load/v 9, v00773610_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v00773668_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00773668_0, 0, 8;
    %load/v 8, v007736C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007736C0_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0087B338;
T_4 ;
    %wait E_0087C670;
    %load/v 8, v00773350_0, 1;
    %load/v 9, v007733A8_0, 1;
    %inv 9, 1;
    %load/v 10, v00773400_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00773458_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007734B0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v007733A8_0, 1;
    %load/v 9, v00773400_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00773458_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007734B0_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v007733A8_0, 1;
    %load/v 9, v00773400_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v00773458_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00773458_0, 0, 8;
    %load/v 8, v007734B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007734B0_0, 0, 8;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0087B3C0;
T_5 ;
    %wait E_0087CBD0;
    %load/v 8, v00773140_0, 1;
    %load/v 9, v00773198_0, 1;
    %inv 9, 1;
    %load/v 10, v007731F0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00773248_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007732A0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v00773198_0, 1;
    %load/v 9, v007731F0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00773248_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007732A0_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v00773198_0, 1;
    %load/v 9, v007731F0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v00773248_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00773248_0, 0, 8;
    %load/v 8, v007732A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007732A0_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0087B448;
T_6 ;
    %wait E_0087C6D0;
    %load/v 8, v0087DEE8_0, 1;
    %load/v 9, v0087DF40_0, 1;
    %inv 9, 1;
    %load/v 10, v00772FE0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00773038_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00773090_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0087DF40_0, 1;
    %load/v 9, v00772FE0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00773038_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00773090_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v0087DF40_0, 1;
    %load/v 9, v00772FE0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v00773038_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00773038_0, 0, 8;
    %load/v 8, v00773090_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00773090_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0087B4D0;
T_7 ;
    %wait E_0087C730;
    %load/v 8, v00873A80_0, 1;
    %load/v 9, v00872FE8_0, 1;
    %inv 9, 1;
    %load/v 10, v00873040_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00873098_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0087DE38_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v00872FE8_0, 1;
    %load/v 9, v00873040_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00873098_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0087DE38_0, 0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v00872FE8_0, 1;
    %load/v 9, v00873040_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v00873098_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00873098_0, 0, 8;
    %load/v 8, v0087DE38_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0087DE38_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0087AD60;
T_8 ;
    %wait E_0087C710;
    %load/v 8, v008739D0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v0087E900_0, 1, 1;
    %jmp T_8.1;
T_8.0 ;
    %set/v v0087E900_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0087ADE8;
T_9 ;
    %set/v v00773BE8_0, 1, 1;
    %set/v v00773CF0_0, 0, 1;
    %set/v v00773D48_0, 1, 1;
    %delay 13, 0;
    %set/v v00773CF0_0, 1, 1;
    %set/v v00773D48_0, 1, 1;
    %vpi_call 2 51 "$monitor", "%b, %b, %b, %b, %b, %b", v00773C40_0, &PV<v00773DA0_0, 4, 1>, &PV<v00773DA0_0, 3, 1>, &PV<v00773DA0_0, 2, 1>, &PV<v00773DA0_0, 1, 1>, &PV<v00773DA0_0, 0, 1>;
    %delay 896, 0;
    %vpi_call 2 52 "$finish";
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Exercicio03.v";
    "./Clock.v";
    "./FlipFlopJK.v";
