#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Oct 18 08:54:17 2023
# Process ID: 5404
# Current directory: D:/CODE/FPGA/BTTH/Bai11/Bai11.runs/impl_1
# Command line: vivado.exe -log bai11_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bai11_wrapper.tcl -notrace
# Log file: D:/CODE/FPGA/BTTH/Bai11/Bai11.runs/impl_1/bai11_wrapper.vdi
# Journal file: D:/CODE/FPGA/BTTH/Bai11/Bai11.runs/impl_1\vivado.jou
# Running On: Dao_Duc_Phu, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 8268 MB
#-----------------------------------------------------------
source bai11_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1495.645 ; gain = 95.176
Command: link_design -top bai11_wrapper -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_axi_gpio_0_0/bai11_axi_gpio_0_0.dcp' for cell 'bai11_i/RGB_SW'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_axi_smc_0/bai11_axi_smc_0.dcp' for cell 'bai11_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_axi_uartlite_0_0/bai11_axi_uartlite_0_0.dcp' for cell 'bai11_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_clk_wiz_0_0/bai11_clk_wiz_0_0.dcp' for cell 'bai11_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_mdm_1_0/bai11_mdm_1_0.dcp' for cell 'bai11_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_microblaze_0_0/bai11_microblaze_0_0.dcp' for cell 'bai11_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_mig_7series_0_0_1/bai11_mig_7series_0_0.dcp' for cell 'bai11_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_rst_mig_7series_0_83M_0/bai11_rst_mig_7series_0_83M_0.dcp' for cell 'bai11_i/rst_mig_7series_0_83M'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_dlmb_bram_if_cntlr_0/bai11_dlmb_bram_if_cntlr_0.dcp' for cell 'bai11_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_dlmb_v10_0/bai11_dlmb_v10_0.dcp' for cell 'bai11_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_ilmb_bram_if_cntlr_0/bai11_ilmb_bram_if_cntlr_0.dcp' for cell 'bai11_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_ilmb_v10_0/bai11_ilmb_v10_0.dcp' for cell 'bai11_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_lmb_bram_0/bai11_lmb_bram_0.dcp' for cell 'bai11_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2035.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1074 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_mig_7series_0_0_1/bai11_mig_7series_0_0/user_design/constraints/bai11_mig_7series_0_0.xdc] for cell 'bai11_i/mig_7series_0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_mig_7series_0_0_1/bai11_mig_7series_0_0/user_design/constraints/bai11_mig_7series_0_0.xdc] for cell 'bai11_i/mig_7series_0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_mig_7series_0_0_1/bai11_mig_7series_0_0_board.xdc] for cell 'bai11_i/mig_7series_0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_mig_7series_0_0_1/bai11_mig_7series_0_0_board.xdc] for cell 'bai11_i/mig_7series_0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_clk_wiz_0_0/bai11_clk_wiz_0_0_board.xdc] for cell 'bai11_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_clk_wiz_0_0/bai11_clk_wiz_0_0_board.xdc] for cell 'bai11_i/clk_wiz_0/inst'
Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_clk_wiz_0_0/bai11_clk_wiz_0_0.xdc] for cell 'bai11_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_clk_wiz_0_0/bai11_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_clk_wiz_0_0/bai11_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2843.020 ; gain = 569.012
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_clk_wiz_0_0/bai11_clk_wiz_0_0.xdc] for cell 'bai11_i/clk_wiz_0/inst'
Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_microblaze_0_0/bai11_microblaze_0_0.xdc] for cell 'bai11_i/microblaze_0/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_microblaze_0_0/bai11_microblaze_0_0.xdc] for cell 'bai11_i/microblaze_0/U0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_rst_mig_7series_0_83M_0/bai11_rst_mig_7series_0_83M_0_board.xdc] for cell 'bai11_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_rst_mig_7series_0_83M_0/bai11_rst_mig_7series_0_83M_0_board.xdc] for cell 'bai11_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_rst_mig_7series_0_83M_0/bai11_rst_mig_7series_0_83M_0.xdc] for cell 'bai11_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_rst_mig_7series_0_83M_0/bai11_rst_mig_7series_0_83M_0.xdc] for cell 'bai11_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_axi_smc_0/bd_0/ip/ip_1/bd_cbed_psr_aclk_0_board.xdc] for cell 'bai11_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_axi_smc_0/bd_0/ip/ip_1/bd_cbed_psr_aclk_0_board.xdc] for cell 'bai11_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_axi_smc_0/bd_0/ip/ip_1/bd_cbed_psr_aclk_0.xdc] for cell 'bai11_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_axi_smc_0/bd_0/ip/ip_1/bd_cbed_psr_aclk_0.xdc] for cell 'bai11_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_axi_uartlite_0_0/bai11_axi_uartlite_0_0_board.xdc] for cell 'bai11_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_axi_uartlite_0_0/bai11_axi_uartlite_0_0_board.xdc] for cell 'bai11_i/axi_uartlite_0/U0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_axi_uartlite_0_0/bai11_axi_uartlite_0_0.xdc] for cell 'bai11_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_axi_uartlite_0_0/bai11_axi_uartlite_0_0.xdc] for cell 'bai11_i/axi_uartlite_0/U0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_axi_gpio_0_0/bai11_axi_gpio_0_0_board.xdc] for cell 'bai11_i/RGB_SW/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_axi_gpio_0_0/bai11_axi_gpio_0_0_board.xdc] for cell 'bai11_i/RGB_SW/U0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_axi_gpio_0_0/bai11_axi_gpio_0_0.xdc] for cell 'bai11_i/RGB_SW/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_axi_gpio_0_0/bai11_axi_gpio_0_0.xdc] for cell 'bai11_i/RGB_SW/U0'
Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_mdm_1_0/bai11_mdm_1_0.xdc] for cell 'bai11_i/mdm_1/U0'
Finished Parsing XDC File [d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_mdm_1_0/bai11_mdm_1_0.xdc] for cell 'bai11_i/mdm_1/U0'
INFO: [Project 1-1714] 112 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'bai11_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/CODE/FPGA/BTTH/Bai11/Bai11.gen/sources_1/bd/bai11/ip/bai11_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2843.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 697 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 12 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 554 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 42 instances

27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 2843.020 ; gain = 1347.375
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2843.020 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8918fbd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2870.094 ; gain = 27.074

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter bai11_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rlast_INST_0 into driver instance bai11_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rlast_INST_0_i_1, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter bai11_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rlast_INST_0 into driver instance bai11_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rlast_INST_0_i_1, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter bai11_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance bai11_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter bai11_i/microblaze_0/U0/MicroBlaze_Core_I/Using_FPGA.Native_i_1__1 into driver instance bai11_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready_INST_0, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_1 into driver instance bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[3]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_full[5]_i_3 into driver instance bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_empty[7]_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_1 into driver instance bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_2__2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_2__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_1 into driver instance bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 38 inverter(s) to 184 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bc2266b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3220.586 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 222 cells and removed 382 cells
INFO: [Opt 31-1021] In phase Retarget, 119 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 13 load pin(s).
Phase 2 Constant propagation | Checksum: 193a4ddc1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3220.586 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 377 cells and removed 2009 cells
INFO: [Opt 31-1021] In phase Constant propagation, 109 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18bda5b26

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3220.586 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2341 cells
INFO: [Opt 31-1021] In phase Sweep, 136 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG bai11_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 39 load(s) on clock net bai11_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 167cfc610

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3220.586 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 167cfc610

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3220.586 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1bbd60004

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3220.586 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 82 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             222  |             382  |                                            119  |
|  Constant propagation         |             377  |            2009  |                                            109  |
|  Sweep                        |               0  |            2341  |                                            136  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             82  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 3220.586 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f7af391f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3220.586 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 2 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 15d6cc86b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 3407.973 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15d6cc86b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3407.973 ; gain = 187.387

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1328f4168

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3407.973 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1328f4168

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3407.973 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3407.973 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1328f4168

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3407.973 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 3407.973 ; gain = 564.953
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 3407.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CODE/FPGA/BTTH/Bai11/Bai11.runs/impl_1/bai11_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3407.973 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file bai11_wrapper_drc_opted.rpt -pb bai11_wrapper_drc_opted.pb -rpx bai11_wrapper_drc_opted.rpx
Command: report_drc -file bai11_wrapper_drc_opted.rpt -pb bai11_wrapper_drc_opted.pb -rpx bai11_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/CODE/FPGA/BTTH/Bai11/Bai11.runs/impl_1/bai11_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3407.973 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e17a11ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 3407.973 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d4ee6ec2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 5462d6f7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 5462d6f7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 3407.973 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 5462d6f7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a8b47d69

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: adbd5bc8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: adbd5bc8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: eeec0910

Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1552 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 668 nets or LUTs. Breaked 0 LUT, combined 668 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3407.973 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            668  |                   668  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            668  |                   668  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1dac0b21d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 3407.973 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 13aa42ff6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 3407.973 ; gain = 0.000
Phase 2 Global Placement | Checksum: 13aa42ff6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22edba13f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c1bf966e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f2f5f2f4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 225633bc9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a2598410

Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18b157719

Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19b4fb357

Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 3407.973 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 19b4fb357

Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 207df97e3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.274 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 167ad9bce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3407.973 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f872b806

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3407.973 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 207df97e3

Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.274. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d7028610

Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 3407.973 ; gain = 0.000

Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 3407.973 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d7028610

Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d7028610

Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d7028610

Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 3407.973 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1d7028610

Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 3407.973 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3407.973 ; gain = 0.000

Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 3407.973 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c90ce451

Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 3407.973 ; gain = 0.000
Ending Placer Task | Checksum: 19967e68d

Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 3407.973 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:13 . Memory (MB): peak = 3407.973 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3407.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CODE/FPGA/BTTH/Bai11/Bai11.runs/impl_1/bai11_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3407.973 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file bai11_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 3407.973 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bai11_wrapper_utilization_placed.rpt -pb bai11_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bai11_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 3407.973 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3407.973 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3407.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CODE/FPGA/BTTH/Bai11/Bai11.runs/impl_1/bai11_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3407.973 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f1472bcf ConstDB: 0 ShapeSum: a820babe RouteDB: 0
Post Restoration Checksum: NetGraph: 339a1a6c NumContArr: be63bbd8 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: f1fdd644

Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3446.941 ; gain = 38.969

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f1fdd644

Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3450.375 ; gain = 42.402

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f1fdd644

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 3450.375 ; gain = 42.402
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2a5a27e2c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3484.531 ; gain = 76.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.274  | TNS=0.000  | WHS=-1.382 | THS=-689.819|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00669696 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23434
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23433
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2988a0767

Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3508.688 ; gain = 100.715

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2988a0767

Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3508.688 ; gain = 100.715
Phase 3 Initial Routing | Checksum: 25f623dac

Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 3511.258 ; gain = 103.285

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2313
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.274  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20f400856

Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 3511.258 ; gain = 103.285

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.274  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c4f89519

Time (s): cpu = 00:00:49 ; elapsed = 00:01:06 . Memory (MB): peak = 3511.258 ; gain = 103.285
Phase 4 Rip-up And Reroute | Checksum: 1c4f89519

Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 3511.258 ; gain = 103.285

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 132da06d7

Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 3511.258 ; gain = 103.285
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.274  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 132da06d7

Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 3511.258 ; gain = 103.285

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 132da06d7

Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 3511.258 ; gain = 103.285
Phase 5 Delay and Skew Optimization | Checksum: 132da06d7

Time (s): cpu = 00:00:51 ; elapsed = 00:01:10 . Memory (MB): peak = 3511.258 ; gain = 103.285

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 204aa13f9

Time (s): cpu = 00:00:53 ; elapsed = 00:01:13 . Memory (MB): peak = 3511.258 ; gain = 103.285
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.274  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15691af4c

Time (s): cpu = 00:00:53 ; elapsed = 00:01:13 . Memory (MB): peak = 3511.258 ; gain = 103.285
Phase 6 Post Hold Fix | Checksum: 15691af4c

Time (s): cpu = 00:00:53 ; elapsed = 00:01:13 . Memory (MB): peak = 3511.258 ; gain = 103.285

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.96779 %
  Global Horizontal Routing Utilization  = 9.97501 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 147497433

Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 3511.258 ; gain = 103.285

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 147497433

Time (s): cpu = 00:00:54 ; elapsed = 00:01:14 . Memory (MB): peak = 3511.258 ; gain = 103.285

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c730fc48

Time (s): cpu = 00:00:56 ; elapsed = 00:01:17 . Memory (MB): peak = 3511.258 ; gain = 103.285

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.274  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c730fc48

Time (s): cpu = 00:00:57 ; elapsed = 00:01:21 . Memory (MB): peak = 3511.258 ; gain = 103.285
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:01:21 . Memory (MB): peak = 3511.258 ; gain = 103.285

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:23 . Memory (MB): peak = 3511.258 ; gain = 103.285
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3520.906 ; gain = 9.648
INFO: [Common 17-1381] The checkpoint 'D:/CODE/FPGA/BTTH/Bai11/Bai11.runs/impl_1/bai11_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3520.906 ; gain = 9.648
INFO: [runtcl-4] Executing : report_drc -file bai11_wrapper_drc_routed.rpt -pb bai11_wrapper_drc_routed.pb -rpx bai11_wrapper_drc_routed.rpx
Command: report_drc -file bai11_wrapper_drc_routed.rpt -pb bai11_wrapper_drc_routed.pb -rpx bai11_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/CODE/FPGA/BTTH/Bai11/Bai11.runs/impl_1/bai11_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bai11_wrapper_methodology_drc_routed.rpt -pb bai11_wrapper_methodology_drc_routed.pb -rpx bai11_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bai11_wrapper_methodology_drc_routed.rpt -pb bai11_wrapper_methodology_drc_routed.pb -rpx bai11_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/CODE/FPGA/BTTH/Bai11/Bai11.runs/impl_1/bai11_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3530.008 ; gain = 1.004
INFO: [runtcl-4] Executing : report_power -file bai11_wrapper_power_routed.rpt -pb bai11_wrapper_power_summary_routed.pb -rpx bai11_wrapper_power_routed.rpx
Command: report_power -file bai11_wrapper_power_routed.rpt -pb bai11_wrapper_power_summary_routed.pb -rpx bai11_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
141 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 3588.871 ; gain = 58.863
INFO: [runtcl-4] Executing : report_route_status -file bai11_wrapper_route_status.rpt -pb bai11_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bai11_wrapper_timing_summary_routed.rpt -pb bai11_wrapper_timing_summary_routed.pb -rpx bai11_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bai11_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bai11_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bai11_wrapper_bus_skew_routed.rpt -pb bai11_wrapper_bus_skew_routed.pb -rpx bai11_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block bai11_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the bai11_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force bai11_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of bai11_i/mig_7series_0/u_bai11_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bai11_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 4084.184 ; gain = 478.688
INFO: [Common 17-206] Exiting Vivado at Wed Oct 18 09:00:30 2023...
