{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 08 22:52:13 2012 " "Info: Processing started: Tue May 08 22:52:13 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NoCSimp -c rev8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NoCSimp -c rev8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 696 -120 48 712 "clk" "" } } } } { "d:/programfilesxp/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programfilesxp/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register NoCSimp3_sw:sw3\|InPort:Input\|port\[2\] register NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\] 455 ps " "Info: Slack time is 455 ps for clock \"clk\" between source register \"NoCSimp3_sw:sw3\|InPort:Input\|port\[2\]\" and destination register \"NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "196.08 MHz 5.1 ns " "Info: Fmax is 196.08 MHz (period= 5.1 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.341 ns + Largest register register " "Info: + Largest register to register requirement is 5.341 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.555 ns + " "Info: + Setup relationship between source and destination is 5.555 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.555 ns " "Info: + Latch edge is 5.555 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 5.555 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 5.555 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 5.555 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 5.555 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.652 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 696 -120 48 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 1236 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1236; COMB Node = 'clk~clkctrl'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 696 -120 48 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.652 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\] 3 REG LCFF_X44_Y26_N13 6 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X44_Y26_N13; Fanout = 6; REG Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.92 % ) " "Info: Total cell delay = 1.536 ns ( 57.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.116 ns ( 42.08 % ) " "Info: Total interconnect delay = 1.116 ns ( 42.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.652 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 696 -120 48 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 1236 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1236; COMB Node = 'clk~clkctrl'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 696 -120 48 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.652 ns NoCSimp3_sw:sw3\|InPort:Input\|port\[2\] 3 REG LCFF_X45_Y26_N1 5 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X45_Y26_N1; Fanout = 5; REG Node = 'NoCSimp3_sw:sw3\|InPort:Input\|port\[2\]'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|port[2] } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.92 % ) " "Info: Total cell delay = 1.536 ns ( 57.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.116 ns ( 42.08 % ) " "Info: Total interconnect delay = 1.116 ns ( 42.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|port[2] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw3|InPort:Input|port[2] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|port[2] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw3|InPort:Input|port[2] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|port[2] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw3|InPort:Input|port[2] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.886 ns - Longest register register " "Info: - Longest register to register delay is 4.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NoCSimp3_sw:sw3\|InPort:Input\|port\[2\] 1 REG LCFF_X45_Y26_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y26_N1; Fanout = 5; REG Node = 'NoCSimp3_sw:sw3\|InPort:Input\|port\[2\]'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NoCSimp3_sw:sw3|InPort:Input|port[2] } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.275 ns) 0.803 ns NoCSimp3_sw:sw3\|InPort:Input\|Mux0~0 2 COMB LCCOMB_X45_Y26_N18 5 " "Info: 2: + IC(0.528 ns) + CELL(0.275 ns) = 0.803 ns; Loc. = LCCOMB_X45_Y26_N18; Fanout = 5; COMB Node = 'NoCSimp3_sw:sw3\|InPort:Input\|Mux0~0'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { NoCSimp3_sw:sw3|InPort:Input|port[2] NoCSimp3_sw:sw3|InPort:Input|Mux0~0 } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.150 ns) 1.638 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[2\]~1 3 COMB LCCOMB_X45_Y26_N16 1 " "Info: 3: + IC(0.685 ns) + CELL(0.150 ns) = 1.638 ns; Loc. = LCCOMB_X45_Y26_N16; Fanout = 1; COMB Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[2\]~1'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { NoCSimp3_sw:sw3|InPort:Input|Mux0~0 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~1 } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.150 ns) 2.216 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[2\]~0 4 COMB LCCOMB_X45_Y26_N8 79 " "Info: 4: + IC(0.428 ns) + CELL(0.150 ns) = 2.216 ns; Loc. = LCCOMB_X45_Y26_N8; Fanout = 79; COMB Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[2\]~0'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~1 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~0 } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.275 ns) 3.222 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]~2 5 COMB LCCOMB_X44_Y26_N4 1 " "Info: 5: + IC(0.731 ns) + CELL(0.275 ns) = 3.222 ns; Loc. = LCCOMB_X44_Y26_N4; Fanout = 1; COMB Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]~2'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~0 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~2 } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.438 ns) 4.134 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]~3 6 COMB LCCOMB_X44_Y26_N22 1 " "Info: 6: + IC(0.474 ns) + CELL(0.438 ns) = 4.134 ns; Loc. = LCCOMB_X44_Y26_N22; Fanout = 1; COMB Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]~3'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~2 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~3 } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.419 ns) 4.802 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]~5 7 COMB LCCOMB_X44_Y26_N12 1 " "Info: 7: + IC(0.249 ns) + CELL(0.419 ns) = 4.802 ns; Loc. = LCCOMB_X44_Y26_N12; Fanout = 1; COMB Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]~5'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~3 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.886 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\] 8 REG LCFF_X44_Y26_N13 6 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 4.886 ns; Loc. = LCFF_X44_Y26_N13; Fanout = 6; REG Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.791 ns ( 36.66 % ) " "Info: Total cell delay = 1.791 ns ( 36.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.095 ns ( 63.34 % ) " "Info: Total interconnect delay = 3.095 ns ( 63.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.886 ns" { NoCSimp3_sw:sw3|InPort:Input|port[2] NoCSimp3_sw:sw3|InPort:Input|Mux0~0 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~1 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~0 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~2 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~3 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "4.886 ns" { NoCSimp3_sw:sw3|InPort:Input|port[2] {} NoCSimp3_sw:sw3|InPort:Input|Mux0~0 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~1 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~0 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~2 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~3 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} } { 0.000ns 0.528ns 0.685ns 0.428ns 0.731ns 0.474ns 0.249ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.275ns 0.438ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|port[2] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw3|InPort:Input|port[2] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.886 ns" { NoCSimp3_sw:sw3|InPort:Input|port[2] NoCSimp3_sw:sw3|InPort:Input|Mux0~0 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~1 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~0 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~2 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~3 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "4.886 ns" { NoCSimp3_sw:sw3|InPort:Input|port[2] {} NoCSimp3_sw:sw3|InPort:Input|Mux0~0 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~1 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~0 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~2 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~3 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} } { 0.000ns 0.528ns 0.685ns 0.428ns 0.731ns 0.474ns 0.249ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.275ns 0.438ns 0.419ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\] register NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"clk\" between source register \"NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]\" and destination register \"NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\] 1 REG LCFF_X44_Y26_N13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y26_N13; Fanout = 6; REG Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]~5 2 COMB LCCOMB_X44_Y26_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X44_Y26_N12; Fanout = 1; COMB Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]~5'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\] 3 REG LCFF_X44_Y26_N13 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X44_Y26_N13; Fanout = 6; REG Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 5.555 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 5.555 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 5.555 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 5.555 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.652 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 696 -120 48 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 1236 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1236; COMB Node = 'clk~clkctrl'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 696 -120 48 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.652 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\] 3 REG LCFF_X44_Y26_N13 6 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X44_Y26_N13; Fanout = 6; REG Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.92 % ) " "Info: Total cell delay = 1.536 ns ( 57.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.116 ns ( 42.08 % ) " "Info: Total interconnect delay = 1.116 ns ( 42.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.652 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 696 -120 48 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 1236 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1236; COMB Node = 'clk~clkctrl'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 696 -120 48 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.652 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\] 3 REG LCFF_X44_Y26_N13 6 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X44_Y26_N13; Fanout = 6; REG Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.92 % ) " "Info: Total cell delay = 1.536 ns ( 57.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.116 ns ( 42.08 % ) " "Info: Total interconnect delay = 1.116 ns ( 42.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\] Inr_L31 clk 7.926 ns register " "Info: tsu for register \"NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]\" (data pin = \"Inr_L31\", clock pin = \"clk\") is 7.926 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.614 ns + Longest pin register " "Info: + Longest pin to register delay is 10.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Inr_L31 1 PIN PIN_F15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F15; Fanout = 4; PIN Node = 'Inr_L31'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Inr_L31 } "NODE_NAME" } } { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 624 576 744 640 "Inr_L31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.263 ns) + CELL(0.438 ns) 6.531 ns NoCSimp3_sw:sw3\|InPort:Input\|Mux0~0 2 COMB LCCOMB_X45_Y26_N18 5 " "Info: 2: + IC(5.263 ns) + CELL(0.438 ns) = 6.531 ns; Loc. = LCCOMB_X45_Y26_N18; Fanout = 5; COMB Node = 'NoCSimp3_sw:sw3\|InPort:Input\|Mux0~0'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { Inr_L31 NoCSimp3_sw:sw3|InPort:Input|Mux0~0 } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.150 ns) 7.366 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[2\]~1 3 COMB LCCOMB_X45_Y26_N16 1 " "Info: 3: + IC(0.685 ns) + CELL(0.150 ns) = 7.366 ns; Loc. = LCCOMB_X45_Y26_N16; Fanout = 1; COMB Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[2\]~1'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { NoCSimp3_sw:sw3|InPort:Input|Mux0~0 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~1 } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.150 ns) 7.944 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[2\]~0 4 COMB LCCOMB_X45_Y26_N8 79 " "Info: 4: + IC(0.428 ns) + CELL(0.150 ns) = 7.944 ns; Loc. = LCCOMB_X45_Y26_N8; Fanout = 79; COMB Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[2\]~0'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~1 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~0 } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.275 ns) 8.950 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]~2 5 COMB LCCOMB_X44_Y26_N4 1 " "Info: 5: + IC(0.731 ns) + CELL(0.275 ns) = 8.950 ns; Loc. = LCCOMB_X44_Y26_N4; Fanout = 1; COMB Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]~2'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~0 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~2 } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.438 ns) 9.862 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]~3 6 COMB LCCOMB_X44_Y26_N22 1 " "Info: 6: + IC(0.474 ns) + CELL(0.438 ns) = 9.862 ns; Loc. = LCCOMB_X44_Y26_N22; Fanout = 1; COMB Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]~3'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~2 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~3 } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.419 ns) 10.530 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]~5 7 COMB LCCOMB_X44_Y26_N12 1 " "Info: 7: + IC(0.249 ns) + CELL(0.419 ns) = 10.530 ns; Loc. = LCCOMB_X44_Y26_N12; Fanout = 1; COMB Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]~5'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~3 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.614 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\] 8 REG LCFF_X44_Y26_N13 6 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 10.614 ns; Loc. = LCFF_X44_Y26_N13; Fanout = 6; REG Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.784 ns ( 26.23 % ) " "Info: Total cell delay = 2.784 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.830 ns ( 73.77 % ) " "Info: Total interconnect delay = 7.830 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.614 ns" { Inr_L31 NoCSimp3_sw:sw3|InPort:Input|Mux0~0 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~1 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~0 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~2 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~3 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "10.614 ns" { Inr_L31 {} Inr_L31~combout {} NoCSimp3_sw:sw3|InPort:Input|Mux0~0 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~1 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~0 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~2 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~3 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} } { 0.000ns 0.000ns 5.263ns 0.685ns 0.428ns 0.731ns 0.474ns 0.249ns 0.000ns } { 0.000ns 0.830ns 0.438ns 0.150ns 0.150ns 0.275ns 0.438ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.652 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 696 -120 48 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 1236 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1236; COMB Node = 'clk~clkctrl'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 696 -120 48 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.652 ns NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\] 3 REG LCFF_X44_Y26_N13 6 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X44_Y26_N13; Fanout = 6; REG Node = 'NoCSimp3_sw:sw3\|InPort:Input\|DataFiFo\[4\]'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.92 % ) " "Info: Total cell delay = 1.536 ns ( 57.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.116 ns ( 42.08 % ) " "Info: Total interconnect delay = 1.116 ns ( 42.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.614 ns" { Inr_L31 NoCSimp3_sw:sw3|InPort:Input|Mux0~0 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~1 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~0 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~2 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~3 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "10.614 ns" { Inr_L31 {} Inr_L31~combout {} NoCSimp3_sw:sw3|InPort:Input|Mux0~0 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~1 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[2]~0 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~2 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~3 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4]~5 {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} } { 0.000ns 0.000ns 5.263ns 0.685ns 0.428ns 0.731ns 0.474ns 0.249ns 0.000ns } { 0.000ns 0.830ns 0.438ns 0.150ns 0.150ns 0.275ns 0.438ns 0.419ns 0.084ns } "" } } { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw3|InPort:Input|DataFiFo[4] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Inw_L18 NoCSimp3_sw:sw2\|InPort:Input\|Inw\[4\] 9.334 ns register " "Info: tco from clock \"clk\" to destination pin \"Inw_L18\" through register \"NoCSimp3_sw:sw2\|InPort:Input\|Inw\[4\]\" is 9.334 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.644 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 696 -120 48 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 1236 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1236; COMB Node = 'clk~clkctrl'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 696 -120 48 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.644 ns NoCSimp3_sw:sw2\|InPort:Input\|Inw\[4\] 3 REG LCFF_X49_Y27_N21 1 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X49_Y27_N21; Fanout = 1; REG Node = 'NoCSimp3_sw:sw2\|InPort:Input\|Inw\[4\]'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clk~clkctrl NoCSimp3_sw:sw2|InPort:Input|Inw[4] } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.09 % ) " "Info: Total cell delay = 1.536 ns ( 58.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.108 ns ( 41.91 % ) " "Info: Total interconnect delay = 1.108 ns ( 41.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { clk clk~clkctrl NoCSimp3_sw:sw2|InPort:Input|Inw[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw2|InPort:Input|Inw[4] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.440 ns + Longest register pin " "Info: + Longest register to pin delay is 6.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NoCSimp3_sw:sw2\|InPort:Input\|Inw\[4\] 1 REG LCFF_X49_Y27_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y27_N21; Fanout = 1; REG Node = 'NoCSimp3_sw:sw2\|InPort:Input\|Inw\[4\]'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NoCSimp3_sw:sw2|InPort:Input|Inw[4] } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.808 ns) + CELL(2.632 ns) 6.440 ns Inw_L18 2 PIN PIN_J4 0 " "Info: 2: + IC(3.808 ns) + CELL(2.632 ns) = 6.440 ns; Loc. = PIN_J4; Fanout = 0; PIN Node = 'Inw_L18'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.440 ns" { NoCSimp3_sw:sw2|InPort:Input|Inw[4] Inw_L18 } "NODE_NAME" } } { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 464 400 576 480 "Inw_L18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 40.87 % ) " "Info: Total cell delay = 2.632 ns ( 40.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.808 ns ( 59.13 % ) " "Info: Total interconnect delay = 3.808 ns ( 59.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.440 ns" { NoCSimp3_sw:sw2|InPort:Input|Inw[4] Inw_L18 } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "6.440 ns" { NoCSimp3_sw:sw2|InPort:Input|Inw[4] {} Inw_L18 {} } { 0.000ns 3.808ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { clk clk~clkctrl NoCSimp3_sw:sw2|InPort:Input|Inw[4] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw2|InPort:Input|Inw[4] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.440 ns" { NoCSimp3_sw:sw2|InPort:Input|Inw[4] Inw_L18 } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "6.440 ns" { NoCSimp3_sw:sw2|InPort:Input|Inw[4] {} Inw_L18 {} } { 0.000ns 3.808ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "NoCSimp3_sw:sw0\|InPort:Input\|DataFiFo\[9\] dataInL\[9\] clk -0.429 ns register " "Info: th for register \"NoCSimp3_sw:sw0\|InPort:Input\|DataFiFo\[9\]\" (data pin = \"dataInL\[9\]\", clock pin = \"clk\") is -0.429 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.661 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 696 -120 48 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 1236 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1236; COMB Node = 'clk~clkctrl'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 696 -120 48 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.661 ns NoCSimp3_sw:sw0\|InPort:Input\|DataFiFo\[9\] 3 REG LCFF_X46_Y25_N9 1 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X46_Y25_N9; Fanout = 1; REG Node = 'NoCSimp3_sw:sw0\|InPort:Input\|DataFiFo\[9\]'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { clk~clkctrl NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9] } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.72 % ) " "Info: Total cell delay = 1.536 ns ( 57.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 42.28 % ) " "Info: Total interconnect delay = 1.125 ns ( 42.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.356 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns dataInL\[9\] 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'dataInL\[9\]'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataInL[9] } "NODE_NAME" } } { "4sw_1.bdf" "" { Schematic "C:/data/training/NoCSimp_stat/4sw_1.bdf" { { 160 8 176 176 "dataInL\[36..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.245 ns) 2.606 ns NoCSimp3_sw:sw0\|InPort:Input\|DataFiFo\[9\]~104 2 COMB LCCOMB_X46_Y25_N22 1 " "Info: 2: + IC(1.362 ns) + CELL(0.245 ns) = 2.606 ns; Loc. = LCCOMB_X46_Y25_N22; Fanout = 1; COMB Node = 'NoCSimp3_sw:sw0\|InPort:Input\|DataFiFo\[9\]~104'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { dataInL[9] NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9]~104 } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.420 ns) 3.272 ns NoCSimp3_sw:sw0\|InPort:Input\|DataFiFo\[9\]~29 3 COMB LCCOMB_X46_Y25_N8 1 " "Info: 3: + IC(0.246 ns) + CELL(0.420 ns) = 3.272 ns; Loc. = LCCOMB_X46_Y25_N8; Fanout = 1; COMB Node = 'NoCSimp3_sw:sw0\|InPort:Input\|DataFiFo\[9\]~29'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9]~104 NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9]~29 } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.356 ns NoCSimp3_sw:sw0\|InPort:Input\|DataFiFo\[9\] 4 REG LCFF_X46_Y25_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.356 ns; Loc. = LCFF_X46_Y25_N9; Fanout = 1; REG Node = 'NoCSimp3_sw:sw0\|InPort:Input\|DataFiFo\[9\]'" {  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9]~29 NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9] } "NODE_NAME" } } { "input_m.v" "" { Text "C:/data/training/NoCSimp_stat/input_m.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.748 ns ( 52.09 % ) " "Info: Total cell delay = 1.748 ns ( 52.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.608 ns ( 47.91 % ) " "Info: Total interconnect delay = 1.608 ns ( 47.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { dataInL[9] NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9]~104 NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9]~29 NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "3.356 ns" { dataInL[9] {} dataInL[9]~combout {} NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9]~104 {} NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9]~29 {} NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9] {} } { 0.000ns 0.000ns 1.362ns 0.246ns 0.000ns } { 0.000ns 0.999ns 0.245ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { clk clk~clkctrl NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { clk {} clk~combout {} clk~clkctrl {} NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9] {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfilesxp/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.356 ns" { dataInL[9] NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9]~104 NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9]~29 NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9] } "NODE_NAME" } } { "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfilesxp/altera/91/quartus/bin/Technology_Viewer.qrui" "3.356 ns" { dataInL[9] {} dataInL[9]~combout {} NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9]~104 {} NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9]~29 {} NoCSimp3_sw:sw0|InPort:Input|DataFiFo[9] {} } { 0.000ns 0.000ns 1.362ns 0.246ns 0.000ns } { 0.000ns 0.999ns 0.245ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "145 " "Info: Peak virtual memory: 145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 08 22:52:16 2012 " "Info: Processing ended: Tue May 08 22:52:16 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
