JDF B
// Created by Version 2.0 
PROJECT hw10
DESIGN hw10 Normal
DEVKIT LC4128V-10T100I
ENTRY ABEL/Schematic
STIMULUS testvec.abv
MODULE CPU.abl
MODSTYLE CPU Normal
MODULE ProgramAccess.abl
MODSTYLE ProgramAccess Normal
MODULE ControlUnit.abl
MODSTYLE ControlUnit Normal
MODULE DataAccess.abl
MODSTYLE DataAccess Normal
MODULE ALU.abl
MODSTYLE ALU Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE CPU
