Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 15:52:53 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file operator_float_div3_control_sets_placed.rpt
| Design       : operator_float_div3
| Device       : xc7k160t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            4 |
|     12 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             310 |           47 |
| Yes          | No                    | No                     |             370 |           54 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------+------------------+------------------+----------------+
| Clock Signal |                       Enable Signal                       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------+------------------+------------------+----------------+
|  ap_clk      | grp_lut_div3_chunk_fu_94/D[6]                             |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_94/D[8]                             |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_94/D[10]                            |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_94/D[12]                            |                  |                2 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_94/q3_U/lut_div3_chunk_q3_rom_U/ce0 |                  |                3 |             12 |
|  ap_clk      |                                                           |                  |                7 |             24 |
|  ap_clk      | ap_CS_fsm_state2                                          |                  |                7 |             34 |
|  ap_clk      | tmp_2_reg_5500                                            |                  |                7 |             46 |
|  ap_clk      | ap_CS_fsm_state7                                          |                  |                7 |             46 |
|  ap_clk      | tmp_12_reg_5550                                           |                  |                7 |             52 |
|  ap_clk      | ap_CS_fsm_state8                                          |                  |                8 |             52 |
|  ap_clk      | ap_NS_fsm19_out                                           |                  |               10 |             96 |
|  ap_clk      |                                                           | ap_rst           |               47 |            310 |
+--------------+-----------------------------------------------------------+------------------+------------------+----------------+


