---Dinero IV cache simulator, version 7
---Written by Jan Edler and Mark D. Hill
---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
---All rights reserved.
---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
---See -copyright option for details

---Summary of options (-help option gives usage information).

-l2-usize 262144
-l1-isize 32768
-l1-dsize 32768
-l2-ubsize 64
-l1-ibsize 64
-l1-dbsize 64
-l2-usbsize 64
-l1-isbsize 64
-l1-dsbsize 64
-l2-uassoc 4
-l1-iassoc 1
-l1-dassoc 1
-l2-urepl r
-l1-irepl r
-l1-drepl r
-l2-ufetch d
-l1-ifetch d
-l1-dfetch d
-l2-uwalloc a
-l1-dwalloc a
-l2-uwback a
-l1-dwback a
-skipcount 0
-flushcount 0
-maxcount 0
-stat-interval 0
-informat D
-on-trigger 0x0
-off-trigger 0x0

---Simulation begins.
---Simulation complete.
l1-icache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      615544	      615544	           0	           0	           0	           0
  Fraction of total	      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000

 Demand Misses		          88	          88	           0	           0	           0	           0
  Demand miss rate	      0.0001	      0.0001	      0.0000	      0.0000	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	        5632
 ( / Demand Fetches)	      0.0091
 Bytes To Memory	           0
 ( / Demand Writes)	      0.0000
 Total Bytes r/w Mem	        5632
 ( / Demand Fetches)	      0.0091

l1-dcache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      384462	           0	      384462	      253726	      130736	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.6600	      0.3400	      0.0000

 Demand Misses		       10322	           0	       10322	        1281	        9041	           0
  Demand miss rate	      0.0268	      0.0000	      0.0268	      0.0050	      0.0692	      0.0000

 Multi-block refs                 6
 Bytes From Memory	      660608
 ( / Demand Fetches)	      1.7183
 Bytes To Memory	      589056
 ( / Demand Writes)	      4.5057
 Total Bytes r/w Mem	     1249664
 ( / Demand Fetches)	      3.2504

l2-ucache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		       19614	          88	       19526	       10322	        9204	           0
  Fraction of total	      1.0000	      0.0045	      0.9955	      0.5263	      0.4693	      0.0000

 Demand Misses		        9402	          81	        9321	        8567	         754	           0
  Demand miss rate	      0.4794	      0.9205	      0.4774	      0.8300	      0.0819	      0.0000

 Multi-block refs                 0
 Bytes From Memory	      553472
 ( / Demand Fetches)	     28.2182
 Bytes To Memory	      545728
 ( / Demand Writes)	     59.2925
 Total Bytes r/w Mem	     1099200
 ( / Demand Fetches)	     56.0416

---Execution complete.
