
---------- Begin Simulation Statistics ----------
final_tick                                  452472500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93952                       # Simulator instruction rate (inst/s)
host_mem_usage                                 699476                       # Number of bytes of host memory used
host_op_rate                                   176292                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.26                       # Real time elapsed on the host
host_tick_rate                              138692532                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      306500                       # Number of instructions simulated
sim_ops                                        575136                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000452                       # Number of seconds simulated
sim_ticks                                   452472500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    427721                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   273204                       # number of cc regfile writes
system.cpu.committedInsts                      306500                       # Number of Instructions Simulated
system.cpu.committedOps                        575136                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.952515                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.952515                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     39350                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22705                       # number of floating regfile writes
system.cpu.idleCycles                          143270                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                12047                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    83816                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.931214                       # Inst execution rate
system.cpu.iew.exec_refs                       168107                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      41516                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  193686                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                140261                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                398                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                53292                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1064597                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                126591                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18323                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                842698                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    942                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 11845                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  10681                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14876                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            121                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         9990                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2057                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1063343                       # num instructions consuming a value
system.cpu.iew.wb_count                        818469                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.587871                       # average fanout of values written-back
system.cpu.iew.wb_producers                    625109                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.904440                       # insts written-back per cycle
system.cpu.iew.wb_sent                         822990                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1186999                       # number of integer regfile reads
system.cpu.int_regfile_writes                  668506                       # number of integer regfile writes
system.cpu.ipc                               0.338694                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.338694                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             14315      1.66%      1.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                649636     75.45%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   85      0.01%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3034      0.35%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2465      0.29%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 737      0.09%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1469      0.17%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4906      0.57%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4297      0.50%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2635      0.31%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                756      0.09%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              17      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             10      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               123373     14.33%     93.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               37018      4.30%     98.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            9987      1.16%     99.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6275      0.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 861021                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   45723                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               81766                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        30947                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              79083                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      179566                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.208550                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  137924     76.81%     76.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     18      0.01%     76.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     820      0.46%     77.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2121      1.18%     78.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   679      0.38%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     12      0.01%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1013      0.56%     79.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    310      0.17%     79.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    67      0.04%     79.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   18      0.01%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 5      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                6      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16583      9.24%     88.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 13272      7.39%     96.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2443      1.36%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4275      2.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 980549                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2616485                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       787522                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1475088                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1064093                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    861021                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 504                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          489454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             34967                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       761634                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        761676                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.130429                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.621128                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              471665     61.92%     61.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               44541      5.85%     67.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               42313      5.56%     73.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              114223     15.00%     88.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               59937      7.87%     96.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               24709      3.24%     99.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4139      0.54%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 134      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  15      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          761676                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.951461                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3365                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2067                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               140261                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               53292                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1365385                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    324                       # number of misc regfile writes
system.cpu.numCycles                           904946                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1575                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    96                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5810                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  166834                       # Number of BP lookups
system.cpu.branchPred.condPredicted            131549                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11223                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                52058                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   47965                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             92.137616                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    5495                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            5771                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                784                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4987                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          890                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          452589                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             456                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10301                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       694242                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.828437                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.983013                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          533786     76.89%     76.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           49768      7.17%     84.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           25866      3.73%     87.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           26707      3.85%     91.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           10325      1.49%     93.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            5303      0.76%     93.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            4429      0.64%     94.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            5338      0.77%     95.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           32720      4.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       694242                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted               306500                       # Number of instructions committed
system.cpu.commit.opsCommitted                 575136                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      108644                       # Number of memory references committed
system.cpu.commit.loads                         77037                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                      65010                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21977                       # Number of committed floating point instructions.
system.cpu.commit.integer                      559762                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  2343                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         5746      1.00%      1.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       446691     77.67%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           48      0.01%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2858      0.50%     79.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          979      0.17%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          576      0.10%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1278      0.22%     79.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2452      0.43%     80.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     80.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2840      0.49%     80.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2347      0.41%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          671      0.12%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        72070     12.53%     93.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        26340      4.58%     98.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4967      0.86%     99.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5267      0.92%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       575136                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         32720                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       121886                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           121886                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       121886                       # number of overall hits
system.cpu.dcache.overall_hits::total          121886                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16870                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16870                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16870                       # number of overall misses
system.cpu.dcache.overall_misses::total         16870                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1023492448                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1023492448                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1023492448                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1023492448                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       138756                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       138756                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       138756                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       138756                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121580                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121580                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121580                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60669.380439                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60669.380439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60669.380439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60669.380439                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       108628                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1155                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    94.050216                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3670                       # number of writebacks
system.cpu.dcache.writebacks::total              3670                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12173                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12173                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4697                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4697                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    312668448                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    312668448                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    312668448                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    312668448                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033851                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033851                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033851                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033851                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66567.691718                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66567.691718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66567.691718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66567.691718                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3670                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        91335                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91335                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15806                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15806                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    954774500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    954774500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       107141                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       107141                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.147525                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.147525                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60405.826901                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60405.826901                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12167                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12167                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    245294000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    245294000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033965                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033965                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67406.979940                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67406.979940                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        30551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          30551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     68717948                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68717948                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        31615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        31615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033655                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033655                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64584.537594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64584.537594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1058                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1058                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     67374448                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67374448                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033465                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033465                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63680.952741                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63680.952741                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    452472500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           881.321703                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              126583                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4694                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.966979                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   881.321703                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.860666                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.860666                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          543                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            282206                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           282206                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    452472500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   119646                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                373346                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    233846                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 24157                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  10681                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                40985                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1705                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                1168220                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 81567                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      113782                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       41524                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1300                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           233                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    452472500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    452472500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    452472500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              94818                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                         765931                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      166834                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              54244                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        646244                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   24612                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  802                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7388                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    230902                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2080                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             761676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.913865                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.852643                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   475226     62.39%     62.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    27199      3.57%     65.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    24875      3.27%     69.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    27878      3.66%     72.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    34691      4.55%     77.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    39498      5.19%     82.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    31844      4.18%     86.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    33876      4.45%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    66589      8.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               761676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.184358                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.846383                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       227340                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           227340                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       227340                       # number of overall hits
system.cpu.icache.overall_hits::total          227340                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3561                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3561                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3561                       # number of overall misses
system.cpu.icache.overall_misses::total          3561                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    212088999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    212088999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    212088999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    212088999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       230901                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       230901                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       230901                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       230901                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015422                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015422                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015422                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015422                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59558.831508                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59558.831508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59558.831508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59558.831508                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          876                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   109.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2137                       # number of writebacks
system.cpu.icache.writebacks::total              2137                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          911                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          911                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          911                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          911                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2650                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2650                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2650                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2650                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    166107499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    166107499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    166107499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    166107499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011477                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011477                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011477                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011477                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62682.075094                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62682.075094                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62682.075094                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62682.075094                       # average overall mshr miss latency
system.cpu.icache.replacements                   2137                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       227340                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          227340                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3561                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3561                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    212088999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    212088999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       230901                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       230901                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015422                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015422                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59558.831508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59558.831508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          911                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          911                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2650                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2650                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    166107499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    166107499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011477                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011477                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62682.075094                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62682.075094                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    452472500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           471.198247                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              229990                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2650                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.788679                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   471.198247                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.920309                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.920309                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            464452                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           464452                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    452472500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      231819                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1270                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    452472500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    452472500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    452472500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        5343                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   63224                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   27                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 121                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  21685                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1122                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    452472500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  10681                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   152839                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  294489                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7616                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    223626                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 72425                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                1097204                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 31384                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4451                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  16217                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  47406                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             792                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands             1311549                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     2791291                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  1619950                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     76903                       # Number of floating rename lookups
system.cpu.rename.committedMaps                695500                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   616040                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     387                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 349                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     65557                       # count of insts added to the skid buffer
system.cpu.rob.reads                          1685698                       # The number of ROB reads
system.cpu.rob.writes                         2123179                       # The number of ROB writes
system.cpu.thread_0.numInsts                   306500                       # Number of Instructions committed
system.cpu.thread_0.numOps                     575136                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000034953500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          351                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          351                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19177                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5413                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7341                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5805                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7341                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5805                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    195                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7341                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5805                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.319088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.795303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.079621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            331     94.30%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            16      4.56%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           351                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.415954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.388303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              291     82.91%     82.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      1.71%     84.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               32      9.12%     93.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      4.27%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      1.42%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.28%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           351                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   12480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  469824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               371520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1038.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    821.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     452467000                       # Total gap between requests
system.mem_ctrls.avgGap                      34418.61                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       160064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       297280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       368768                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 353754095.552768409252                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 657012304.615197658539                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 815006436.855278491974                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2647                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4694                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5805                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     84369250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    161555250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  10681951500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31873.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34417.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1840129.46                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       169408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       300416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        469824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       169408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       169408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        64960                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        64960                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2647                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4694                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7341                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1015                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1015                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    374405074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    663943113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1038348187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    374405074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    374405074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    143566736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       143566736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    143566736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    374405074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    663943113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1181914923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7146                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5762                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          337                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          672                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          453                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          251                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          527                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          323                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          382                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               111937000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35730000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          245924500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15664.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34414.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5233                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3969                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.23                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3703                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   222.919795                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   147.963346                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   241.189506                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1419     38.32%     38.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1231     33.24%     71.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          403     10.88%     82.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          216      5.83%     88.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          102      2.75%     91.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           89      2.40%     93.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           50      1.35%     94.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           38      1.03%     95.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          155      4.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3703                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                457344                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             368768                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1010.766400                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              815.006437                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    452472500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13980120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7426815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       26603640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14485500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 35649120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    200539680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      4873920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     303558795                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   670.888938                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     10937000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     15080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    426455500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        12480720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6626070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       24418800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15592140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 35649120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    201365610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy      4178400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     300310860                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   663.710745                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      9122250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     15080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    428270250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    452472500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6288                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1015                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4792                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1056                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1056                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2650                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3638                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7434                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7434                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        13061                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        13061                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20495                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       306176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       306176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       535296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       535296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  841472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7347                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001225                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034981                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7338     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7347                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    452472500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            38664500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14093500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           24963500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
