---
layout: post
title: "OpenSERDES – Open Hardware Serializer/Deserializer (SerDes) in Verilog"
date: 2025-06-18 06:38:23 +0000
categories: GitHub
---

### [OpenSERDES – Open Hardware Serializer/Deserializer (SerDes) in Verilog](https://github.com/SparcLab/OpenSERDES)

> Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology. - SparcLab/OpenSERDES
![Preview Image](https://opengraph.githubassets.com/571ad9f4fbb914fd2d47b1d334df399b8dca7f605541473cbf93460874df747b/SparcLab/OpenSERDES)

