#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55dbf9b53f60 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v0x55dbf9bbb080_0 .var "clk", 0 0;
v0x55dbf9bbb120_0 .var/i "count", 31 0;
v0x55dbf9bbb1c0_0 .var/i "fp_w", 31 0;
v0x55dbf9bbb280_0 .var "rst_n", 0 0;
S_0x55dbf9b3cf00 .scope module, "CPU" "Pipeline_CPU" 2 10, 3 2 0, S_0x55dbf9b53f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
L_0x55dbf9bbb430 .functor NOT 1, v0x55dbf9baa360_0, C4<0>, C4<0>, C4<0>;
v0x55dbf9bb7410_0 .net "ALUOp", 1 0, v0x55dbf9baa100_0;  1 drivers
v0x55dbf9bb74f0_0 .net "ALUResult", 31 0, v0x55dbf9bb6f00_0;  1 drivers
v0x55dbf9bb75e0_0 .net "ALUSrc", 0 0, v0x55dbf9baa200_0;  1 drivers
v0x55dbf9bb76b0_0 .net "ALUSrc1_o", 31 0, v0x55dbf9bb2750_0;  1 drivers
v0x55dbf9bb77a0_0 .net "ALUSrc2_o", 31 0, v0x55dbf9bb2ed0_0;  1 drivers
v0x55dbf9bb7890_0 .net "ALU_Ctrl_o", 3 0, v0x55dbf9b39e40_0;  1 drivers
v0x55dbf9bb79a0_0 .net "ALU_zero", 0 0, v0x55dbf9bb72b0_0;  1 drivers
v0x55dbf9bb7a90_0 .net "Branch", 0 0, v0x55dbf9baa2c0_0;  1 drivers
v0x55dbf9bb7b30_0 .net "Branch_zero", 0 0, v0x55dbf9bb6280_0;  1 drivers
v0x55dbf9bb7bd0_0 .net "DM_o", 31 0, L_0x55dbf9bd2a20;  1 drivers
v0x55dbf9bb7cc0_0 .net "EXEMEM_ALUResult_o", 31 0, v0x55dbf9bab6b0_0;  1 drivers
v0x55dbf9bb7e10_0 .net "EXEMEM_Instr_11_7_o", 4 0, v0x55dbf9bab4f0_0;  1 drivers
v0x55dbf9bb7ed0_0 .net "EXEMEM_Instr_o", 31 0, v0x55dbf9bab8b0_0;  1 drivers
v0x55dbf9bb7f90_0 .net "EXEMEM_Mem_o", 1 0, v0x55dbf9bab140_0;  1 drivers
v0x55dbf9bb8030_0 .net "EXEMEM_PC_Add4_o", 31 0, v0x55dbf9baba70_0;  1 drivers
v0x55dbf9bb8120_0 .net "EXEMEM_RTdata_o", 31 0, v0x55dbf9babcf0_0;  1 drivers
v0x55dbf9bb81e0_0 .net "EXEMEM_WB_o", 2 0, v0x55dbf9bab2e0_0;  1 drivers
v0x55dbf9bb8400_0 .net "EXEMEM_Zero_o", 0 0, v0x55dbf9babf60_0;  1 drivers
v0x55dbf9bb84a0_0 .net "ForwardA", 1 0, v0x55dbf9bac770_0;  1 drivers
v0x55dbf9bb8590_0 .net "ForwardB", 1 0, v0x55dbf9bac860_0;  1 drivers
v0x55dbf9bb86a0_0 .net "IDEXE_Exe_o", 2 0, v0x55dbf9badd90_0;  1 drivers
v0x55dbf9bb8760_0 .net "IDEXE_ImmGen_o", 31 0, v0x55dbf9bae9f0_0;  1 drivers
v0x55dbf9bb8800_0 .net "IDEXE_Instr_11_7_o", 4 0, v0x55dbf9bae280_0;  1 drivers
v0x55dbf9bb88a0_0 .net "IDEXE_Instr_30_14_12_o", 3 0, v0x55dbf9bae340_0;  1 drivers
v0x55dbf9bb8960_0 .net "IDEXE_Instr_o", 31 0, v0x55dbf9baeca0_0;  1 drivers
v0x55dbf9bb8a70_0 .net "IDEXE_Mem_o", 1 0, v0x55dbf9badf30_0;  1 drivers
v0x55dbf9bb8b80_0 .net "IDEXE_PC_add4_o", 31 0, v0x55dbf9baee30_0;  1 drivers
v0x55dbf9bb8c40_0 .net "IDEXE_RSdata_o", 31 0, v0x55dbf9bae670_0;  1 drivers
v0x55dbf9bb8d30_0 .net "IDEXE_RTdata_o", 31 0, v0x55dbf9bae830_0;  1 drivers
v0x55dbf9bb8df0_0 .net "IDEXE_WB_o", 2 0, v0x55dbf9bae100_0;  1 drivers
v0x55dbf9bb8ee0_0 .net "IFID_Flush", 0 0, v0x55dbf9baa360_0;  1 drivers
v0x55dbf9bb8fd0_0 .net "IFID_Instr_i", 31 0, L_0x55dbf9bcb6d0;  1 drivers
v0x55dbf9bb90e0_0 .net "IFID_Instr_o", 31 0, v0x55dbf9baf9e0_0;  1 drivers
v0x55dbf9bb9230_0 .net "IFID_PC_Add4_o", 31 0, v0x55dbf9bafbb0_0;  1 drivers
v0x55dbf9bb92f0_0 .net "IFID_PC_o", 31 0, v0x55dbf9baf710_0;  1 drivers
v0x55dbf9bb93b0_0 .net "IFID_Write", 0 0, v0x55dbf9bad4f0_0;  1 drivers
v0x55dbf9bb94a0_0 .net "Imm_Gen_o", 31 0, v0x55dbf9bb09f0_0;  1 drivers
v0x55dbf9bb95d0_0 .net "Jump", 0 0, v0x55dbf9baa420_0;  1 drivers
v0x55dbf9bb9670_0 .net "MEMWB_ALUresult_o", 31 0, v0x55dbf9bb15b0_0;  1 drivers
v0x55dbf9bb9710_0 .net "MEMWB_DM_o", 31 0, v0x55dbf9bb1060_0;  1 drivers
v0x55dbf9bb9820_0 .net "MEMWB_Instr_11_7_o", 4 0, v0x55dbf9bb13f0_0;  1 drivers
v0x55dbf9bb98e0_0 .net "MEMWB_PC_Add4_o", 31 0, v0x55dbf9bb1910_0;  1 drivers
v0x55dbf9bb99a0_0 .net "MEMWB_WB_o", 2 0, v0x55dbf9bb1220_0;  1 drivers
v0x55dbf9bb9a40_0 .net "MUXALUSrc_o", 31 0, v0x55dbf9bb1fd0_0;  1 drivers
v0x55dbf9bb9b30_0 .net "MUXControl", 0 0, v0x55dbf9bad6c0_0;  1 drivers
v0x55dbf9bb9c20_0 .net "MUXMemtoReg_o", 31 0, v0x55dbf9bb3570_0;  1 drivers
v0x55dbf9bb9d70_0 .net "MUX_control_o", 7 0, L_0x55dbf9bcbe00;  1 drivers
v0x55dbf9bb9e50_0 .net "MemRead", 0 0, v0x55dbf9baa530_0;  1 drivers
v0x55dbf9bb9ef0_0 .net "MemWrite", 0 0, v0x55dbf9baa5f0_0;  1 drivers
v0x55dbf9bb9f90_0 .net "MemtoReg", 0 0, v0x55dbf9baa6b0_0;  1 drivers
v0x55dbf9bba030_0 .net "PC_Add4", 31 0, v0x55dbf9bb5170_0;  1 drivers
v0x55dbf9bba160_0 .net "PC_Add_Immediate", 31 0, v0x55dbf9b94ab0_0;  1 drivers
v0x55dbf9bba200_0 .net "PC_i", 31 0, v0x55dbf9bb3d10_0;  1 drivers
v0x55dbf9bba2a0_0 .net "PC_o", 31 0, v0x55dbf9bb4aa0_0;  1 drivers
v0x55dbf9bba360_0 .net "PC_write", 0 0, v0x55dbf9bad600_0;  1 drivers
v0x55dbf9bba450_0 .net "RSdata_o", 31 0, L_0x55dbf9bcc160;  1 drivers
v0x55dbf9bba560_0 .net "RTdata_o", 31 0, L_0x55dbf9bcc480;  1 drivers
v0x55dbf9bba620_0 .net "RegWrite", 0 0, v0x55dbf9baa770_0;  1 drivers
v0x55dbf9bba6c0_0 .net "SL1_o", 31 0, v0x55dbf9bb69d0_0;  1 drivers
v0x55dbf9bba7b0_0 .net *"_s10", 7 0, L_0x55dbf9bcb970;  1 drivers
L_0x7fdfccf3c0a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dbf9bba890_0 .net *"_s15", 23 0, L_0x7fdfccf3c0a8;  1 drivers
v0x55dbf9bba970_0 .net *"_s39", 0 0, L_0x55dbf9bccd60;  1 drivers
v0x55dbf9bbaa50_0 .net *"_s41", 2 0, L_0x55dbf9bcce00;  1 drivers
v0x55dbf9bbab30_0 .net "clk_i", 0 0, v0x55dbf9bbb080_0;  1 drivers
v0x55dbf9bbabd0_0 .net "rst_i", 0 0, v0x55dbf9bbb280_0;  1 drivers
L_0x55dbf9bcb790 .part v0x55dbf9baf9e0_0, 15, 5;
L_0x55dbf9bcb830 .part v0x55dbf9baf9e0_0, 20, 5;
L_0x55dbf9bcb8d0 .part v0x55dbf9badf30_0, 1, 1;
LS_0x55dbf9bcb970_0_0 .concat [ 1 2 1 1], v0x55dbf9baa200_0, v0x55dbf9baa100_0, v0x55dbf9baa5f0_0, v0x55dbf9baa530_0;
LS_0x55dbf9bcb970_0_4 .concat [ 1 1 1 0], v0x55dbf9baa420_0, v0x55dbf9baa770_0, v0x55dbf9baa6b0_0;
L_0x55dbf9bcb970 .concat [ 5 3 0 0], LS_0x55dbf9bcb970_0_0, LS_0x55dbf9bcb970_0_4;
L_0x55dbf9bcbcc0 .concat [ 8 24 0 0], L_0x55dbf9bcb970, L_0x7fdfccf3c0a8;
L_0x55dbf9bcbe00 .part v0x55dbf9bb4370_0, 0, 8;
L_0x55dbf9bcc4f0 .part v0x55dbf9baf9e0_0, 15, 5;
L_0x55dbf9bcc6f0 .part v0x55dbf9baf9e0_0, 20, 5;
L_0x55dbf9bcc830 .part v0x55dbf9bb1220_0, 1, 1;
L_0x55dbf9bcca60 .part L_0x55dbf9bcbe00, 5, 3;
L_0x55dbf9bccbb0 .part L_0x55dbf9bcbe00, 3, 2;
L_0x55dbf9bccc50 .part L_0x55dbf9bcbe00, 0, 3;
L_0x55dbf9bccd60 .part v0x55dbf9baf9e0_0, 30, 1;
L_0x55dbf9bcce00 .part v0x55dbf9baf9e0_0, 12, 3;
L_0x55dbf9bccf50 .concat [ 3 1 0 0], L_0x55dbf9bcce00, L_0x55dbf9bccd60;
L_0x55dbf9bcd020 .part v0x55dbf9baf9e0_0, 7, 5;
L_0x55dbf9bcd150 .part v0x55dbf9badd90_0, 0, 1;
L_0x55dbf9bcd240 .part v0x55dbf9baeca0_0, 15, 5;
L_0x55dbf9bcd380 .part v0x55dbf9baeca0_0, 20, 5;
L_0x55dbf9bcd450 .part v0x55dbf9bab2e0_0, 0, 2;
L_0x55dbf9bcd2e0 .part v0x55dbf9bb1220_0, 0, 2;
L_0x55dbf9bcd6d0 .part v0x55dbf9badd90_0, 1, 2;
L_0x55dbf9bd2cd0 .part v0x55dbf9bab140_0, 1, 1;
L_0x55dbf9bd2e10 .part v0x55dbf9bab140_0, 0, 1;
L_0x55dbf9bd2f80 .part v0x55dbf9bb1220_0, 2, 1;
S_0x55dbf9a91400 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 248, 4 3 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o"
v0x55dbf9b8c5e0_0 .net "ALUOp", 1 0, L_0x55dbf9bcd6d0;  1 drivers
v0x55dbf9b39e40_0 .var "ALU_Ctrl_o", 3 0;
v0x55dbf9b4f0d0_0 .net "func3", 2 0, L_0x55dbf9bcd600;  1 drivers
v0x55dbf9b5a140_0 .net "instr", 3 0, v0x55dbf9bae340_0;  alias, 1 drivers
E_0x55dbf9ba3ce0 .event edge, v0x55dbf9b8c5e0_0, v0x55dbf9b5a140_0;
L_0x55dbf9bcd600 .part v0x55dbf9bae340_0, 0, 3;
S_0x55dbf9ba66e0 .scope module, "Branch_Adder" "Adder" 3 182, 5 3 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x55dbf9b3d6d0_0 .net "src1_i", 31 0, v0x55dbf9bb69d0_0;  alias, 1 drivers
v0x55dbf9b3d2f0_0 .net "src2_i", 31 0, v0x55dbf9bb4aa0_0;  alias, 1 drivers
v0x55dbf9b94ab0_0 .var "sum_o", 31 0;
E_0x55dbf9ba3e20 .event edge, v0x55dbf9b3d6d0_0, v0x55dbf9b3d2f0_0;
S_0x55dbf9ba6a80 .scope module, "Data_Memory" "Data_Memory" 3 286, 6 3 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "data_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x55dbf9ba6d10 .array "Mem", 127 0, 7 0;
v0x55dbf9ba81e0_0 .net "MemRead_i", 0 0, L_0x55dbf9bd2cd0;  1 drivers
v0x55dbf9ba82a0_0 .net "MemWrite_i", 0 0, L_0x55dbf9bd2e10;  1 drivers
v0x55dbf9ba8340_0 .net *"_s224", 7 0, L_0x55dbf9bd18f0;  1 drivers
v0x55dbf9ba8420_0 .net *"_s226", 32 0, L_0x55dbf9bd19f0;  1 drivers
L_0x7fdfccf3c180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dbf9ba8550_0 .net *"_s229", 0 0, L_0x7fdfccf3c180;  1 drivers
L_0x7fdfccf3c1c8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55dbf9ba8630_0 .net/2u *"_s230", 32 0, L_0x7fdfccf3c1c8;  1 drivers
v0x55dbf9ba8710_0 .net *"_s232", 32 0, L_0x55dbf9bd1c10;  1 drivers
v0x55dbf9ba87f0_0 .net *"_s234", 7 0, L_0x55dbf9bd1d50;  1 drivers
v0x55dbf9ba88d0_0 .net *"_s236", 32 0, L_0x55dbf9bd1af0;  1 drivers
L_0x7fdfccf3c210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dbf9ba89b0_0 .net *"_s239", 0 0, L_0x7fdfccf3c210;  1 drivers
L_0x7fdfccf3c258 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55dbf9ba8a90_0 .net/2u *"_s240", 32 0, L_0x7fdfccf3c258;  1 drivers
v0x55dbf9ba8b70_0 .net *"_s242", 32 0, L_0x55dbf9bd1f20;  1 drivers
v0x55dbf9ba8c50_0 .net *"_s244", 7 0, L_0x55dbf9bd21a0;  1 drivers
v0x55dbf9ba8d30_0 .net *"_s246", 32 0, L_0x55dbf9bd2240;  1 drivers
L_0x7fdfccf3c2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dbf9ba8e10_0 .net *"_s249", 0 0, L_0x7fdfccf3c2a0;  1 drivers
L_0x7fdfccf3c2e8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55dbf9ba8ef0_0 .net/2u *"_s250", 32 0, L_0x7fdfccf3c2e8;  1 drivers
v0x55dbf9ba8fd0_0 .net *"_s252", 32 0, L_0x55dbf9bd24b0;  1 drivers
v0x55dbf9ba90b0_0 .net *"_s254", 7 0, L_0x55dbf9bd2640;  1 drivers
v0x55dbf9ba9190_0 .net *"_s256", 31 0, L_0x55dbf9bd2840;  1 drivers
L_0x7fdfccf3c330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dbf9ba9270_0 .net/2u *"_s258", 31 0, L_0x7fdfccf3c330;  1 drivers
v0x55dbf9ba9350_0 .net "addr_i", 31 0, v0x55dbf9bab6b0_0;  alias, 1 drivers
v0x55dbf9ba9430_0 .net "clk_i", 0 0, v0x55dbf9bbb080_0;  alias, 1 drivers
v0x55dbf9ba94f0_0 .net "data_i", 31 0, v0x55dbf9babcf0_0;  alias, 1 drivers
v0x55dbf9ba95d0_0 .net "data_o", 31 0, L_0x55dbf9bd2a20;  alias, 1 drivers
v0x55dbf9ba96b0_0 .var/i "i", 31 0;
v0x55dbf9ba9790 .array "memory", 31 0;
v0x55dbf9ba9790_0 .net v0x55dbf9ba9790 0, 31 0, L_0x55dbf9bcd860; 1 drivers
v0x55dbf9ba9790_1 .net v0x55dbf9ba9790 1, 31 0, L_0x55dbf9bcda20; 1 drivers
v0x55dbf9ba9790_2 .net v0x55dbf9ba9790 2, 31 0, L_0x55dbf9bcdbe0; 1 drivers
v0x55dbf9ba9790_3 .net v0x55dbf9ba9790 3, 31 0, L_0x55dbf9bcdda0; 1 drivers
v0x55dbf9ba9790_4 .net v0x55dbf9ba9790 4, 31 0, L_0x55dbf9bcdf90; 1 drivers
v0x55dbf9ba9790_5 .net v0x55dbf9ba9790 5, 31 0, L_0x55dbf9bce150; 1 drivers
v0x55dbf9ba9790_6 .net v0x55dbf9ba9790 6, 31 0, L_0x55dbf9bce350; 1 drivers
v0x55dbf9ba9790_7 .net v0x55dbf9ba9790 7, 31 0, L_0x55dbf9bce4e0; 1 drivers
v0x55dbf9ba9790_8 .net v0x55dbf9ba9790 8, 31 0, L_0x55dbf9bce6f0; 1 drivers
v0x55dbf9ba9790_9 .net v0x55dbf9ba9790 9, 31 0, L_0x55dbf9bce8b0; 1 drivers
v0x55dbf9ba9790_10 .net v0x55dbf9ba9790 10, 31 0, L_0x55dbf9bcead0; 1 drivers
v0x55dbf9ba9790_11 .net v0x55dbf9ba9790 11, 31 0, L_0x55dbf9bcec90; 1 drivers
v0x55dbf9ba9790_12 .net v0x55dbf9ba9790 12, 31 0, L_0x55dbf9bceec0; 1 drivers
v0x55dbf9ba9790_13 .net v0x55dbf9ba9790 13, 31 0, L_0x55dbf9bcf080; 1 drivers
v0x55dbf9ba9790_14 .net v0x55dbf9ba9790 14, 31 0, L_0x55dbf9bcf2c0; 1 drivers
v0x55dbf9ba9790_15 .net v0x55dbf9ba9790 15, 31 0, L_0x55dbf9bcf480; 1 drivers
v0x55dbf9ba9790_16 .net v0x55dbf9ba9790 16, 31 0, L_0x55dbf9bcf6d0; 1 drivers
v0x55dbf9ba9790_17 .net v0x55dbf9ba9790 17, 31 0, L_0x55dbf9bcf890; 1 drivers
v0x55dbf9ba9790_18 .net v0x55dbf9ba9790 18, 31 0, L_0x55dbf9bcfaf0; 1 drivers
v0x55dbf9ba9790_19 .net v0x55dbf9ba9790 19, 31 0, L_0x55dbf9bcfcb0; 1 drivers
v0x55dbf9ba9790_20 .net v0x55dbf9ba9790 20, 31 0, L_0x55dbf9bcfa50; 1 drivers
v0x55dbf9ba9790_21 .net v0x55dbf9ba9790 21, 31 0, L_0x55dbf9bd0040; 1 drivers
v0x55dbf9ba9790_22 .net v0x55dbf9ba9790 22, 31 0, L_0x55dbf9bd02c0; 1 drivers
v0x55dbf9ba9790_23 .net v0x55dbf9ba9790 23, 31 0, L_0x55dbf9bd0480; 1 drivers
v0x55dbf9ba9790_24 .net v0x55dbf9ba9790 24, 31 0, L_0x55dbf9bd0710; 1 drivers
v0x55dbf9ba9790_25 .net v0x55dbf9ba9790 25, 31 0, L_0x55dbf9bd08d0; 1 drivers
v0x55dbf9ba9790_26 .net v0x55dbf9ba9790 26, 31 0, L_0x55dbf9bd0b70; 1 drivers
v0x55dbf9ba9790_27 .net v0x55dbf9ba9790 27, 31 0, L_0x55dbf9bd0d30; 1 drivers
v0x55dbf9ba9790_28 .net v0x55dbf9ba9790 28, 31 0, L_0x55dbf9bd0fe0; 1 drivers
v0x55dbf9ba9790_29 .net v0x55dbf9ba9790 29, 31 0, L_0x55dbf9bd11a0; 1 drivers
v0x55dbf9ba9790_30 .net v0x55dbf9ba9790 30, 31 0, L_0x55dbf9bd1460; 1 drivers
v0x55dbf9ba9790_31 .net v0x55dbf9ba9790 31, 31 0, L_0x55dbf9bd1620; 1 drivers
E_0x55dbf9ba3ec0 .event posedge, v0x55dbf9ba9430_0;
v0x55dbf9ba6d10_0 .array/port v0x55dbf9ba6d10, 0;
v0x55dbf9ba6d10_1 .array/port v0x55dbf9ba6d10, 1;
v0x55dbf9ba6d10_2 .array/port v0x55dbf9ba6d10, 2;
v0x55dbf9ba6d10_3 .array/port v0x55dbf9ba6d10, 3;
L_0x55dbf9bcd860 .concat [ 8 8 8 8], v0x55dbf9ba6d10_0, v0x55dbf9ba6d10_1, v0x55dbf9ba6d10_2, v0x55dbf9ba6d10_3;
v0x55dbf9ba6d10_4 .array/port v0x55dbf9ba6d10, 4;
v0x55dbf9ba6d10_5 .array/port v0x55dbf9ba6d10, 5;
v0x55dbf9ba6d10_6 .array/port v0x55dbf9ba6d10, 6;
v0x55dbf9ba6d10_7 .array/port v0x55dbf9ba6d10, 7;
L_0x55dbf9bcda20 .concat [ 8 8 8 8], v0x55dbf9ba6d10_4, v0x55dbf9ba6d10_5, v0x55dbf9ba6d10_6, v0x55dbf9ba6d10_7;
v0x55dbf9ba6d10_8 .array/port v0x55dbf9ba6d10, 8;
v0x55dbf9ba6d10_9 .array/port v0x55dbf9ba6d10, 9;
v0x55dbf9ba6d10_10 .array/port v0x55dbf9ba6d10, 10;
v0x55dbf9ba6d10_11 .array/port v0x55dbf9ba6d10, 11;
L_0x55dbf9bcdbe0 .concat [ 8 8 8 8], v0x55dbf9ba6d10_8, v0x55dbf9ba6d10_9, v0x55dbf9ba6d10_10, v0x55dbf9ba6d10_11;
v0x55dbf9ba6d10_12 .array/port v0x55dbf9ba6d10, 12;
v0x55dbf9ba6d10_13 .array/port v0x55dbf9ba6d10, 13;
v0x55dbf9ba6d10_14 .array/port v0x55dbf9ba6d10, 14;
v0x55dbf9ba6d10_15 .array/port v0x55dbf9ba6d10, 15;
L_0x55dbf9bcdda0 .concat [ 8 8 8 8], v0x55dbf9ba6d10_12, v0x55dbf9ba6d10_13, v0x55dbf9ba6d10_14, v0x55dbf9ba6d10_15;
v0x55dbf9ba6d10_16 .array/port v0x55dbf9ba6d10, 16;
v0x55dbf9ba6d10_17 .array/port v0x55dbf9ba6d10, 17;
v0x55dbf9ba6d10_18 .array/port v0x55dbf9ba6d10, 18;
v0x55dbf9ba6d10_19 .array/port v0x55dbf9ba6d10, 19;
L_0x55dbf9bcdf90 .concat [ 8 8 8 8], v0x55dbf9ba6d10_16, v0x55dbf9ba6d10_17, v0x55dbf9ba6d10_18, v0x55dbf9ba6d10_19;
v0x55dbf9ba6d10_20 .array/port v0x55dbf9ba6d10, 20;
v0x55dbf9ba6d10_21 .array/port v0x55dbf9ba6d10, 21;
v0x55dbf9ba6d10_22 .array/port v0x55dbf9ba6d10, 22;
v0x55dbf9ba6d10_23 .array/port v0x55dbf9ba6d10, 23;
L_0x55dbf9bce150 .concat [ 8 8 8 8], v0x55dbf9ba6d10_20, v0x55dbf9ba6d10_21, v0x55dbf9ba6d10_22, v0x55dbf9ba6d10_23;
v0x55dbf9ba6d10_24 .array/port v0x55dbf9ba6d10, 24;
v0x55dbf9ba6d10_25 .array/port v0x55dbf9ba6d10, 25;
v0x55dbf9ba6d10_26 .array/port v0x55dbf9ba6d10, 26;
v0x55dbf9ba6d10_27 .array/port v0x55dbf9ba6d10, 27;
L_0x55dbf9bce350 .concat [ 8 8 8 8], v0x55dbf9ba6d10_24, v0x55dbf9ba6d10_25, v0x55dbf9ba6d10_26, v0x55dbf9ba6d10_27;
v0x55dbf9ba6d10_28 .array/port v0x55dbf9ba6d10, 28;
v0x55dbf9ba6d10_29 .array/port v0x55dbf9ba6d10, 29;
v0x55dbf9ba6d10_30 .array/port v0x55dbf9ba6d10, 30;
v0x55dbf9ba6d10_31 .array/port v0x55dbf9ba6d10, 31;
L_0x55dbf9bce4e0 .concat [ 8 8 8 8], v0x55dbf9ba6d10_28, v0x55dbf9ba6d10_29, v0x55dbf9ba6d10_30, v0x55dbf9ba6d10_31;
v0x55dbf9ba6d10_32 .array/port v0x55dbf9ba6d10, 32;
v0x55dbf9ba6d10_33 .array/port v0x55dbf9ba6d10, 33;
v0x55dbf9ba6d10_34 .array/port v0x55dbf9ba6d10, 34;
v0x55dbf9ba6d10_35 .array/port v0x55dbf9ba6d10, 35;
L_0x55dbf9bce6f0 .concat [ 8 8 8 8], v0x55dbf9ba6d10_32, v0x55dbf9ba6d10_33, v0x55dbf9ba6d10_34, v0x55dbf9ba6d10_35;
v0x55dbf9ba6d10_36 .array/port v0x55dbf9ba6d10, 36;
v0x55dbf9ba6d10_37 .array/port v0x55dbf9ba6d10, 37;
v0x55dbf9ba6d10_38 .array/port v0x55dbf9ba6d10, 38;
v0x55dbf9ba6d10_39 .array/port v0x55dbf9ba6d10, 39;
L_0x55dbf9bce8b0 .concat [ 8 8 8 8], v0x55dbf9ba6d10_36, v0x55dbf9ba6d10_37, v0x55dbf9ba6d10_38, v0x55dbf9ba6d10_39;
v0x55dbf9ba6d10_40 .array/port v0x55dbf9ba6d10, 40;
v0x55dbf9ba6d10_41 .array/port v0x55dbf9ba6d10, 41;
v0x55dbf9ba6d10_42 .array/port v0x55dbf9ba6d10, 42;
v0x55dbf9ba6d10_43 .array/port v0x55dbf9ba6d10, 43;
L_0x55dbf9bcead0 .concat [ 8 8 8 8], v0x55dbf9ba6d10_40, v0x55dbf9ba6d10_41, v0x55dbf9ba6d10_42, v0x55dbf9ba6d10_43;
v0x55dbf9ba6d10_44 .array/port v0x55dbf9ba6d10, 44;
v0x55dbf9ba6d10_45 .array/port v0x55dbf9ba6d10, 45;
v0x55dbf9ba6d10_46 .array/port v0x55dbf9ba6d10, 46;
v0x55dbf9ba6d10_47 .array/port v0x55dbf9ba6d10, 47;
L_0x55dbf9bcec90 .concat [ 8 8 8 8], v0x55dbf9ba6d10_44, v0x55dbf9ba6d10_45, v0x55dbf9ba6d10_46, v0x55dbf9ba6d10_47;
v0x55dbf9ba6d10_48 .array/port v0x55dbf9ba6d10, 48;
v0x55dbf9ba6d10_49 .array/port v0x55dbf9ba6d10, 49;
v0x55dbf9ba6d10_50 .array/port v0x55dbf9ba6d10, 50;
v0x55dbf9ba6d10_51 .array/port v0x55dbf9ba6d10, 51;
L_0x55dbf9bceec0 .concat [ 8 8 8 8], v0x55dbf9ba6d10_48, v0x55dbf9ba6d10_49, v0x55dbf9ba6d10_50, v0x55dbf9ba6d10_51;
v0x55dbf9ba6d10_52 .array/port v0x55dbf9ba6d10, 52;
v0x55dbf9ba6d10_53 .array/port v0x55dbf9ba6d10, 53;
v0x55dbf9ba6d10_54 .array/port v0x55dbf9ba6d10, 54;
v0x55dbf9ba6d10_55 .array/port v0x55dbf9ba6d10, 55;
L_0x55dbf9bcf080 .concat [ 8 8 8 8], v0x55dbf9ba6d10_52, v0x55dbf9ba6d10_53, v0x55dbf9ba6d10_54, v0x55dbf9ba6d10_55;
v0x55dbf9ba6d10_56 .array/port v0x55dbf9ba6d10, 56;
v0x55dbf9ba6d10_57 .array/port v0x55dbf9ba6d10, 57;
v0x55dbf9ba6d10_58 .array/port v0x55dbf9ba6d10, 58;
v0x55dbf9ba6d10_59 .array/port v0x55dbf9ba6d10, 59;
L_0x55dbf9bcf2c0 .concat [ 8 8 8 8], v0x55dbf9ba6d10_56, v0x55dbf9ba6d10_57, v0x55dbf9ba6d10_58, v0x55dbf9ba6d10_59;
v0x55dbf9ba6d10_60 .array/port v0x55dbf9ba6d10, 60;
v0x55dbf9ba6d10_61 .array/port v0x55dbf9ba6d10, 61;
v0x55dbf9ba6d10_62 .array/port v0x55dbf9ba6d10, 62;
v0x55dbf9ba6d10_63 .array/port v0x55dbf9ba6d10, 63;
L_0x55dbf9bcf480 .concat [ 8 8 8 8], v0x55dbf9ba6d10_60, v0x55dbf9ba6d10_61, v0x55dbf9ba6d10_62, v0x55dbf9ba6d10_63;
v0x55dbf9ba6d10_64 .array/port v0x55dbf9ba6d10, 64;
v0x55dbf9ba6d10_65 .array/port v0x55dbf9ba6d10, 65;
v0x55dbf9ba6d10_66 .array/port v0x55dbf9ba6d10, 66;
v0x55dbf9ba6d10_67 .array/port v0x55dbf9ba6d10, 67;
L_0x55dbf9bcf6d0 .concat [ 8 8 8 8], v0x55dbf9ba6d10_64, v0x55dbf9ba6d10_65, v0x55dbf9ba6d10_66, v0x55dbf9ba6d10_67;
v0x55dbf9ba6d10_68 .array/port v0x55dbf9ba6d10, 68;
v0x55dbf9ba6d10_69 .array/port v0x55dbf9ba6d10, 69;
v0x55dbf9ba6d10_70 .array/port v0x55dbf9ba6d10, 70;
v0x55dbf9ba6d10_71 .array/port v0x55dbf9ba6d10, 71;
L_0x55dbf9bcf890 .concat [ 8 8 8 8], v0x55dbf9ba6d10_68, v0x55dbf9ba6d10_69, v0x55dbf9ba6d10_70, v0x55dbf9ba6d10_71;
v0x55dbf9ba6d10_72 .array/port v0x55dbf9ba6d10, 72;
v0x55dbf9ba6d10_73 .array/port v0x55dbf9ba6d10, 73;
v0x55dbf9ba6d10_74 .array/port v0x55dbf9ba6d10, 74;
v0x55dbf9ba6d10_75 .array/port v0x55dbf9ba6d10, 75;
L_0x55dbf9bcfaf0 .concat [ 8 8 8 8], v0x55dbf9ba6d10_72, v0x55dbf9ba6d10_73, v0x55dbf9ba6d10_74, v0x55dbf9ba6d10_75;
v0x55dbf9ba6d10_76 .array/port v0x55dbf9ba6d10, 76;
v0x55dbf9ba6d10_77 .array/port v0x55dbf9ba6d10, 77;
v0x55dbf9ba6d10_78 .array/port v0x55dbf9ba6d10, 78;
v0x55dbf9ba6d10_79 .array/port v0x55dbf9ba6d10, 79;
L_0x55dbf9bcfcb0 .concat [ 8 8 8 8], v0x55dbf9ba6d10_76, v0x55dbf9ba6d10_77, v0x55dbf9ba6d10_78, v0x55dbf9ba6d10_79;
v0x55dbf9ba6d10_80 .array/port v0x55dbf9ba6d10, 80;
v0x55dbf9ba6d10_81 .array/port v0x55dbf9ba6d10, 81;
v0x55dbf9ba6d10_82 .array/port v0x55dbf9ba6d10, 82;
v0x55dbf9ba6d10_83 .array/port v0x55dbf9ba6d10, 83;
L_0x55dbf9bcfa50 .concat [ 8 8 8 8], v0x55dbf9ba6d10_80, v0x55dbf9ba6d10_81, v0x55dbf9ba6d10_82, v0x55dbf9ba6d10_83;
v0x55dbf9ba6d10_84 .array/port v0x55dbf9ba6d10, 84;
v0x55dbf9ba6d10_85 .array/port v0x55dbf9ba6d10, 85;
v0x55dbf9ba6d10_86 .array/port v0x55dbf9ba6d10, 86;
v0x55dbf9ba6d10_87 .array/port v0x55dbf9ba6d10, 87;
L_0x55dbf9bd0040 .concat [ 8 8 8 8], v0x55dbf9ba6d10_84, v0x55dbf9ba6d10_85, v0x55dbf9ba6d10_86, v0x55dbf9ba6d10_87;
v0x55dbf9ba6d10_88 .array/port v0x55dbf9ba6d10, 88;
v0x55dbf9ba6d10_89 .array/port v0x55dbf9ba6d10, 89;
v0x55dbf9ba6d10_90 .array/port v0x55dbf9ba6d10, 90;
v0x55dbf9ba6d10_91 .array/port v0x55dbf9ba6d10, 91;
L_0x55dbf9bd02c0 .concat [ 8 8 8 8], v0x55dbf9ba6d10_88, v0x55dbf9ba6d10_89, v0x55dbf9ba6d10_90, v0x55dbf9ba6d10_91;
v0x55dbf9ba6d10_92 .array/port v0x55dbf9ba6d10, 92;
v0x55dbf9ba6d10_93 .array/port v0x55dbf9ba6d10, 93;
v0x55dbf9ba6d10_94 .array/port v0x55dbf9ba6d10, 94;
v0x55dbf9ba6d10_95 .array/port v0x55dbf9ba6d10, 95;
L_0x55dbf9bd0480 .concat [ 8 8 8 8], v0x55dbf9ba6d10_92, v0x55dbf9ba6d10_93, v0x55dbf9ba6d10_94, v0x55dbf9ba6d10_95;
v0x55dbf9ba6d10_96 .array/port v0x55dbf9ba6d10, 96;
v0x55dbf9ba6d10_97 .array/port v0x55dbf9ba6d10, 97;
v0x55dbf9ba6d10_98 .array/port v0x55dbf9ba6d10, 98;
v0x55dbf9ba6d10_99 .array/port v0x55dbf9ba6d10, 99;
L_0x55dbf9bd0710 .concat [ 8 8 8 8], v0x55dbf9ba6d10_96, v0x55dbf9ba6d10_97, v0x55dbf9ba6d10_98, v0x55dbf9ba6d10_99;
v0x55dbf9ba6d10_100 .array/port v0x55dbf9ba6d10, 100;
v0x55dbf9ba6d10_101 .array/port v0x55dbf9ba6d10, 101;
v0x55dbf9ba6d10_102 .array/port v0x55dbf9ba6d10, 102;
v0x55dbf9ba6d10_103 .array/port v0x55dbf9ba6d10, 103;
L_0x55dbf9bd08d0 .concat [ 8 8 8 8], v0x55dbf9ba6d10_100, v0x55dbf9ba6d10_101, v0x55dbf9ba6d10_102, v0x55dbf9ba6d10_103;
v0x55dbf9ba6d10_104 .array/port v0x55dbf9ba6d10, 104;
v0x55dbf9ba6d10_105 .array/port v0x55dbf9ba6d10, 105;
v0x55dbf9ba6d10_106 .array/port v0x55dbf9ba6d10, 106;
v0x55dbf9ba6d10_107 .array/port v0x55dbf9ba6d10, 107;
L_0x55dbf9bd0b70 .concat [ 8 8 8 8], v0x55dbf9ba6d10_104, v0x55dbf9ba6d10_105, v0x55dbf9ba6d10_106, v0x55dbf9ba6d10_107;
v0x55dbf9ba6d10_108 .array/port v0x55dbf9ba6d10, 108;
v0x55dbf9ba6d10_109 .array/port v0x55dbf9ba6d10, 109;
v0x55dbf9ba6d10_110 .array/port v0x55dbf9ba6d10, 110;
v0x55dbf9ba6d10_111 .array/port v0x55dbf9ba6d10, 111;
L_0x55dbf9bd0d30 .concat [ 8 8 8 8], v0x55dbf9ba6d10_108, v0x55dbf9ba6d10_109, v0x55dbf9ba6d10_110, v0x55dbf9ba6d10_111;
v0x55dbf9ba6d10_112 .array/port v0x55dbf9ba6d10, 112;
v0x55dbf9ba6d10_113 .array/port v0x55dbf9ba6d10, 113;
v0x55dbf9ba6d10_114 .array/port v0x55dbf9ba6d10, 114;
v0x55dbf9ba6d10_115 .array/port v0x55dbf9ba6d10, 115;
L_0x55dbf9bd0fe0 .concat [ 8 8 8 8], v0x55dbf9ba6d10_112, v0x55dbf9ba6d10_113, v0x55dbf9ba6d10_114, v0x55dbf9ba6d10_115;
v0x55dbf9ba6d10_116 .array/port v0x55dbf9ba6d10, 116;
v0x55dbf9ba6d10_117 .array/port v0x55dbf9ba6d10, 117;
v0x55dbf9ba6d10_118 .array/port v0x55dbf9ba6d10, 118;
v0x55dbf9ba6d10_119 .array/port v0x55dbf9ba6d10, 119;
L_0x55dbf9bd11a0 .concat [ 8 8 8 8], v0x55dbf9ba6d10_116, v0x55dbf9ba6d10_117, v0x55dbf9ba6d10_118, v0x55dbf9ba6d10_119;
v0x55dbf9ba6d10_120 .array/port v0x55dbf9ba6d10, 120;
v0x55dbf9ba6d10_121 .array/port v0x55dbf9ba6d10, 121;
v0x55dbf9ba6d10_122 .array/port v0x55dbf9ba6d10, 122;
v0x55dbf9ba6d10_123 .array/port v0x55dbf9ba6d10, 123;
L_0x55dbf9bd1460 .concat [ 8 8 8 8], v0x55dbf9ba6d10_120, v0x55dbf9ba6d10_121, v0x55dbf9ba6d10_122, v0x55dbf9ba6d10_123;
v0x55dbf9ba6d10_124 .array/port v0x55dbf9ba6d10, 124;
v0x55dbf9ba6d10_125 .array/port v0x55dbf9ba6d10, 125;
v0x55dbf9ba6d10_126 .array/port v0x55dbf9ba6d10, 126;
v0x55dbf9ba6d10_127 .array/port v0x55dbf9ba6d10, 127;
L_0x55dbf9bd1620 .concat [ 8 8 8 8], v0x55dbf9ba6d10_124, v0x55dbf9ba6d10_125, v0x55dbf9ba6d10_126, v0x55dbf9ba6d10_127;
L_0x55dbf9bd18f0 .array/port v0x55dbf9ba6d10, L_0x55dbf9bd1c10;
L_0x55dbf9bd19f0 .concat [ 32 1 0 0], v0x55dbf9bab6b0_0, L_0x7fdfccf3c180;
L_0x55dbf9bd1c10 .arith/sum 33, L_0x55dbf9bd19f0, L_0x7fdfccf3c1c8;
L_0x55dbf9bd1d50 .array/port v0x55dbf9ba6d10, L_0x55dbf9bd1f20;
L_0x55dbf9bd1af0 .concat [ 32 1 0 0], v0x55dbf9bab6b0_0, L_0x7fdfccf3c210;
L_0x55dbf9bd1f20 .arith/sum 33, L_0x55dbf9bd1af0, L_0x7fdfccf3c258;
L_0x55dbf9bd21a0 .array/port v0x55dbf9ba6d10, L_0x55dbf9bd24b0;
L_0x55dbf9bd2240 .concat [ 32 1 0 0], v0x55dbf9bab6b0_0, L_0x7fdfccf3c2a0;
L_0x55dbf9bd24b0 .arith/sum 33, L_0x55dbf9bd2240, L_0x7fdfccf3c2e8;
L_0x55dbf9bd2640 .array/port v0x55dbf9ba6d10, v0x55dbf9bab6b0_0;
L_0x55dbf9bd2840 .concat [ 8 8 8 8], L_0x55dbf9bd2640, L_0x55dbf9bd21a0, L_0x55dbf9bd1d50, L_0x55dbf9bd18f0;
L_0x55dbf9bd2a20 .functor MUXZ 32, L_0x7fdfccf3c330, L_0x55dbf9bd2840, L_0x55dbf9bd2cd0, C4<>;
S_0x55dbf9ba9e20 .scope module, "Decoder" "Decoder" 3 145, 7 3 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /INPUT 1 "branch_i"
    .port_info 2 /OUTPUT 1 "Branch"
    .port_info 3 /OUTPUT 1 "ALUSrc"
    .port_info 4 /OUTPUT 1 "RegWrite"
    .port_info 5 /OUTPUT 2 "ALUOp"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemWrite"
    .port_info 8 /OUTPUT 1 "MemtoReg"
    .port_info 9 /OUTPUT 1 "Jump"
    .port_info 10 /OUTPUT 1 "Flush"
v0x55dbf9baa100_0 .var "ALUOp", 1 0;
v0x55dbf9baa200_0 .var "ALUSrc", 0 0;
v0x55dbf9baa2c0_0 .var "Branch", 0 0;
v0x55dbf9baa360_0 .var "Flush", 0 0;
v0x55dbf9baa420_0 .var "Jump", 0 0;
v0x55dbf9baa530_0 .var "MemRead", 0 0;
v0x55dbf9baa5f0_0 .var "MemWrite", 0 0;
v0x55dbf9baa6b0_0 .var "MemtoReg", 0 0;
v0x55dbf9baa770_0 .var "RegWrite", 0 0;
v0x55dbf9baa830_0 .net "branch_i", 0 0, v0x55dbf9bb6280_0;  alias, 1 drivers
v0x55dbf9baa8f0_0 .net "instr_i", 31 0, v0x55dbf9baf9e0_0;  alias, 1 drivers
v0x55dbf9baa9d0_0 .net "opcode", 6 0, L_0x55dbf9bcbee0;  1 drivers
E_0x55dbf9ba3e60 .event edge, v0x55dbf9baa9d0_0, v0x55dbf9baa830_0, v0x55dbf9baa2c0_0, v0x55dbf9baa420_0;
L_0x55dbf9bcbee0 .part v0x55dbf9baf9e0_0, 0, 7;
S_0x55dbf9baac10 .scope module, "EXEtoMEM" "EXEMEM_register" 3 263, 8 2 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 1 "zero_i"
    .port_info 6 /INPUT 32 "alu_ans_i"
    .port_info 7 /INPUT 32 "rtdata_i"
    .port_info 8 /INPUT 5 "WBreg_i"
    .port_info 9 /INPUT 32 "pc_add4_i"
    .port_info 10 /OUTPUT 32 "instr_o"
    .port_info 11 /OUTPUT 3 "WB_o"
    .port_info 12 /OUTPUT 2 "Mem_o"
    .port_info 13 /OUTPUT 1 "zero_o"
    .port_info 14 /OUTPUT 32 "alu_ans_o"
    .port_info 15 /OUTPUT 32 "rtdata_o"
    .port_info 16 /OUTPUT 5 "WBreg_o"
    .port_info 17 /OUTPUT 32 "pc_add4_o"
v0x55dbf9bab040_0 .net "Mem_i", 1 0, v0x55dbf9badf30_0;  alias, 1 drivers
v0x55dbf9bab140_0 .var "Mem_o", 1 0;
v0x55dbf9bab220_0 .net "WB_i", 2 0, v0x55dbf9bae100_0;  alias, 1 drivers
v0x55dbf9bab2e0_0 .var "WB_o", 2 0;
v0x55dbf9bab3c0_0 .net "WBreg_i", 4 0, v0x55dbf9bae280_0;  alias, 1 drivers
v0x55dbf9bab4f0_0 .var "WBreg_o", 4 0;
v0x55dbf9bab5d0_0 .net "alu_ans_i", 31 0, v0x55dbf9bb6f00_0;  alias, 1 drivers
v0x55dbf9bab6b0_0 .var "alu_ans_o", 31 0;
v0x55dbf9bab770_0 .net "clk_i", 0 0, v0x55dbf9bbb080_0;  alias, 1 drivers
v0x55dbf9bab810_0 .net "instr_i", 31 0, v0x55dbf9baeca0_0;  alias, 1 drivers
v0x55dbf9bab8b0_0 .var "instr_o", 31 0;
v0x55dbf9bab990_0 .net "pc_add4_i", 31 0, v0x55dbf9bb5170_0;  alias, 1 drivers
v0x55dbf9baba70_0 .var "pc_add4_o", 31 0;
v0x55dbf9babb50_0 .net "rst_i", 0 0, v0x55dbf9bbb280_0;  alias, 1 drivers
v0x55dbf9babc10_0 .net "rtdata_i", 31 0, v0x55dbf9bb2ed0_0;  alias, 1 drivers
v0x55dbf9babcf0_0 .var "rtdata_o", 31 0;
v0x55dbf9babdb0_0 .net "zero_i", 0 0, v0x55dbf9bb72b0_0;  alias, 1 drivers
v0x55dbf9babf60_0 .var "zero_o", 0 0;
S_0x55dbf9bac300 .scope module, "FWUnit" "ForwardingUnit" 3 221, 9 2 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IDEXE_RS1"
    .port_info 1 /INPUT 5 "IDEXE_RS2"
    .port_info 2 /INPUT 5 "EXEMEM_RD"
    .port_info 3 /INPUT 5 "MEMWB_RD"
    .port_info 4 /INPUT 2 "EXEMEM_RegWrite"
    .port_info 5 /INPUT 2 "MEMWB_RegWrite"
    .port_info 6 /OUTPUT 2 "ForwardA"
    .port_info 7 /OUTPUT 2 "ForwardB"
v0x55dbf9baade0_0 .net "EXEMEM_RD", 4 0, v0x55dbf9bae280_0;  alias, 1 drivers
v0x55dbf9bac6b0_0 .net "EXEMEM_RegWrite", 1 0, L_0x55dbf9bcd450;  1 drivers
v0x55dbf9bac770_0 .var "ForwardA", 1 0;
v0x55dbf9bac860_0 .var "ForwardB", 1 0;
v0x55dbf9bac940_0 .net "IDEXE_RS1", 4 0, L_0x55dbf9bcd240;  1 drivers
v0x55dbf9baca70_0 .net "IDEXE_RS2", 4 0, L_0x55dbf9bcd380;  1 drivers
v0x55dbf9bacb50_0 .net "MEMWB_RD", 4 0, v0x55dbf9bb13f0_0;  alias, 1 drivers
v0x55dbf9bacc30_0 .net "MEMWB_RegWrite", 1 0, L_0x55dbf9bcd2e0;  1 drivers
E_0x55dbf9bac5a0/0 .event edge, v0x55dbf9bac6b0_0, v0x55dbf9bab3c0_0, v0x55dbf9bac940_0, v0x55dbf9bacc30_0;
E_0x55dbf9bac5a0/1 .event edge, v0x55dbf9bacb50_0, v0x55dbf9baca70_0;
E_0x55dbf9bac5a0 .event/or E_0x55dbf9bac5a0/0, E_0x55dbf9bac5a0/1;
S_0x55dbf9bace60 .scope module, "Hazard_detection_obj" "Hazard_detection" 3 128, 10 2 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IFID_regRs"
    .port_info 1 /INPUT 5 "IFID_regRt"
    .port_info 2 /INPUT 5 "IDEXE_regRd"
    .port_info 3 /INPUT 1 "IDEXE_memRead"
    .port_info 4 /OUTPUT 1 "PC_write"
    .port_info 5 /OUTPUT 1 "IFID_write"
    .port_info 6 /OUTPUT 1 "control_output_select"
v0x55dbf9bad160_0 .net "IDEXE_memRead", 0 0, L_0x55dbf9bcb8d0;  1 drivers
v0x55dbf9bad240_0 .net "IDEXE_regRd", 4 0, v0x55dbf9bae280_0;  alias, 1 drivers
v0x55dbf9bad350_0 .net "IFID_regRs", 4 0, L_0x55dbf9bcb790;  1 drivers
v0x55dbf9bad410_0 .net "IFID_regRt", 4 0, L_0x55dbf9bcb830;  1 drivers
v0x55dbf9bad4f0_0 .var "IFID_write", 0 0;
v0x55dbf9bad600_0 .var "PC_write", 0 0;
v0x55dbf9bad6c0_0 .var "control_output_select", 0 0;
E_0x55dbf9bad0d0 .event edge, v0x55dbf9bad160_0, v0x55dbf9bab3c0_0, v0x55dbf9bad350_0, v0x55dbf9bad410_0;
S_0x55dbf9bad8a0 .scope module, "IDtoEXE" "IDEXE_register" 3 188, 11 2 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 3 "Exe_i"
    .port_info 6 /INPUT 32 "data1_i"
    .port_info 7 /INPUT 32 "data2_i"
    .port_info 8 /INPUT 32 "immgen_i"
    .port_info 9 /INPUT 4 "alu_ctrl_instr"
    .port_info 10 /INPUT 5 "WBreg_i"
    .port_info 11 /INPUT 32 "pc_add4_i"
    .port_info 12 /OUTPUT 32 "instr_o"
    .port_info 13 /OUTPUT 3 "WB_o"
    .port_info 14 /OUTPUT 2 "Mem_o"
    .port_info 15 /OUTPUT 3 "Exe_o"
    .port_info 16 /OUTPUT 32 "data1_o"
    .port_info 17 /OUTPUT 32 "data2_o"
    .port_info 18 /OUTPUT 32 "immgen_o"
    .port_info 19 /OUTPUT 4 "alu_ctrl_input"
    .port_info 20 /OUTPUT 5 "WBreg_o"
    .port_info 21 /OUTPUT 32 "pc_add4_o"
v0x55dbf9badc90_0 .net "Exe_i", 2 0, L_0x55dbf9bccc50;  1 drivers
v0x55dbf9badd90_0 .var "Exe_o", 2 0;
v0x55dbf9bade70_0 .net "Mem_i", 1 0, L_0x55dbf9bccbb0;  1 drivers
v0x55dbf9badf30_0 .var "Mem_o", 1 0;
v0x55dbf9badff0_0 .net "WB_i", 2 0, L_0x55dbf9bcca60;  1 drivers
v0x55dbf9bae100_0 .var "WB_o", 2 0;
v0x55dbf9bae1c0_0 .net "WBreg_i", 4 0, L_0x55dbf9bcd020;  1 drivers
v0x55dbf9bae280_0 .var "WBreg_o", 4 0;
v0x55dbf9bae340_0 .var "alu_ctrl_input", 3 0;
v0x55dbf9bae430_0 .net "alu_ctrl_instr", 3 0, L_0x55dbf9bccf50;  1 drivers
v0x55dbf9bae4f0_0 .net "clk_i", 0 0, v0x55dbf9bbb080_0;  alias, 1 drivers
v0x55dbf9bae590_0 .net "data1_i", 31 0, L_0x55dbf9bcc160;  alias, 1 drivers
v0x55dbf9bae670_0 .var "data1_o", 31 0;
v0x55dbf9bae750_0 .net "data2_i", 31 0, L_0x55dbf9bcc480;  alias, 1 drivers
v0x55dbf9bae830_0 .var "data2_o", 31 0;
v0x55dbf9bae910_0 .net "immgen_i", 31 0, v0x55dbf9bb09f0_0;  alias, 1 drivers
v0x55dbf9bae9f0_0 .var "immgen_o", 31 0;
v0x55dbf9baebe0_0 .net "instr_i", 31 0, v0x55dbf9baf9e0_0;  alias, 1 drivers
v0x55dbf9baeca0_0 .var "instr_o", 31 0;
v0x55dbf9baed70_0 .net "pc_add4_i", 31 0, v0x55dbf9bafbb0_0;  alias, 1 drivers
v0x55dbf9baee30_0 .var "pc_add4_o", 31 0;
v0x55dbf9baef10_0 .net "rst_i", 0 0, v0x55dbf9bbb280_0;  alias, 1 drivers
S_0x55dbf9baf280 .scope module, "IFtoID" "IFID_register" 3 113, 12 2 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "flush"
    .port_info 3 /INPUT 1 "IFID_write"
    .port_info 4 /INPUT 32 "address_i"
    .port_info 5 /INPUT 32 "instr_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 32 "address_o"
    .port_info 8 /OUTPUT 32 "instr_o"
    .port_info 9 /OUTPUT 32 "pc_add4_o"
v0x55dbf9baf550_0 .net "IFID_write", 0 0, v0x55dbf9bad4f0_0;  alias, 1 drivers
v0x55dbf9baf640_0 .net "address_i", 31 0, v0x55dbf9bb4aa0_0;  alias, 1 drivers
v0x55dbf9baf710_0 .var "address_o", 31 0;
v0x55dbf9baf7e0_0 .net "clk_i", 0 0, v0x55dbf9bbb080_0;  alias, 1 drivers
v0x55dbf9baf880_0 .net "flush", 0 0, v0x55dbf9baa360_0;  alias, 1 drivers
v0x55dbf9baf920_0 .net "instr_i", 31 0, L_0x55dbf9bcb6d0;  alias, 1 drivers
v0x55dbf9baf9e0_0 .var "instr_o", 31 0;
v0x55dbf9bafaf0_0 .net "pc_add4_i", 31 0, v0x55dbf9bb5170_0;  alias, 1 drivers
v0x55dbf9bafbb0_0 .var "pc_add4_o", 31 0;
v0x55dbf9bafd10_0 .net "rst_i", 0 0, v0x55dbf9bbb280_0;  alias, 1 drivers
S_0x55dbf9bafed0 .scope module, "IM" "Instr_Memory" 3 108, 13 3 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x55dbf9bcb6d0 .functor BUFZ 32, L_0x55dbf9bcb4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbf9bb00c0_0 .net *"_s0", 31 0, L_0x55dbf9bcb4d0;  1 drivers
L_0x7fdfccf3c060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55dbf9bb01c0_0 .net/2u *"_s2", 31 0, L_0x7fdfccf3c060;  1 drivers
v0x55dbf9bb02a0_0 .net *"_s4", 31 0, L_0x55dbf9bcb590;  1 drivers
v0x55dbf9bb0360_0 .net "addr_i", 31 0, v0x55dbf9bb4aa0_0;  alias, 1 drivers
v0x55dbf9bb0470_0 .var/i "i", 31 0;
v0x55dbf9bb05a0_0 .net "instr_o", 31 0, L_0x55dbf9bcb6d0;  alias, 1 drivers
v0x55dbf9bb0660 .array "instruction_file", 31 0, 31 0;
L_0x55dbf9bcb4d0 .array/port v0x55dbf9bb0660, L_0x55dbf9bcb590;
L_0x55dbf9bcb590 .arith/div 32, v0x55dbf9bb4aa0_0, L_0x7fdfccf3c060;
S_0x55dbf9bb0760 .scope module, "ImmGen" "Imm_Gen" 3 172, 14 3 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /OUTPUT 32 "Imm_Gen_o"
v0x55dbf9bb09f0_0 .var "Imm_Gen_o", 31 0;
v0x55dbf9bb0ad0_0 .net "func3", 2 0, L_0x55dbf9bcc9c0;  1 drivers
v0x55dbf9bb0b90_0 .net "instr_i", 31 0, v0x55dbf9baf9e0_0;  alias, 1 drivers
v0x55dbf9bb0c60_0 .net "opcode", 6 0, L_0x55dbf9bcc920;  1 drivers
E_0x55dbf9bb0970 .event edge, v0x55dbf9bb0c60_0, v0x55dbf9baa8f0_0;
L_0x55dbf9bcc920 .part v0x55dbf9baf9e0_0, 0, 7;
L_0x55dbf9bcc9c0 .part v0x55dbf9baf9e0_0, 12, 3;
S_0x55dbf9bb0da0 .scope module, "MEMtoWB" "MEMWB_register" 3 295, 15 2 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 3 "WB_i"
    .port_info 3 /INPUT 32 "DM_i"
    .port_info 4 /INPUT 32 "alu_ans_i"
    .port_info 5 /INPUT 5 "WBreg_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 3 "WB_o"
    .port_info 8 /OUTPUT 32 "DM_o"
    .port_info 9 /OUTPUT 32 "alu_ans_o"
    .port_info 10 /OUTPUT 5 "WBreg_o"
    .port_info 11 /OUTPUT 32 "pc_add4_o"
v0x55dbf9bb0f70_0 .net "DM_i", 31 0, L_0x55dbf9bd2a20;  alias, 1 drivers
v0x55dbf9bb1060_0 .var "DM_o", 31 0;
v0x55dbf9bb1120_0 .net "WB_i", 2 0, v0x55dbf9bab2e0_0;  alias, 1 drivers
v0x55dbf9bb1220_0 .var "WB_o", 2 0;
v0x55dbf9bb12e0_0 .net "WBreg_i", 4 0, v0x55dbf9bab4f0_0;  alias, 1 drivers
v0x55dbf9bb13f0_0 .var "WBreg_o", 4 0;
v0x55dbf9bb14c0_0 .net "alu_ans_i", 31 0, v0x55dbf9babcf0_0;  alias, 1 drivers
v0x55dbf9bb15b0_0 .var "alu_ans_o", 31 0;
v0x55dbf9bb1690_0 .net "clk_i", 0 0, v0x55dbf9bbb080_0;  alias, 1 drivers
v0x55dbf9bb1850_0 .net "pc_add4_i", 31 0, v0x55dbf9baba70_0;  alias, 1 drivers
v0x55dbf9bb1910_0 .var "pc_add4_o", 31 0;
v0x55dbf9bb19d0_0 .net "rst_i", 0 0, v0x55dbf9bbb280_0;  alias, 1 drivers
S_0x55dbf9bb1bf0 .scope module, "MUX_ALUSrc" "MUX_2to1" 3 214, 16 3 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55dbf9bb1e20_0 .net "data0_i", 31 0, L_0x55dbf9bcc480;  alias, 1 drivers
v0x55dbf9bb1f30_0 .net "data1_i", 31 0, v0x55dbf9bb09f0_0;  alias, 1 drivers
v0x55dbf9bb1fd0_0 .var "data_o", 31 0;
v0x55dbf9bb2090_0 .net "select_i", 0 0, L_0x55dbf9bcd150;  1 drivers
E_0x55dbf9bb1da0 .event edge, v0x55dbf9bb2090_0, v0x55dbf9bae750_0, v0x55dbf9bae910_0;
S_0x55dbf9bb2200 .scope module, "MUX_ALU_src1" "MUX_3to1" 3 232, 17 3 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x55dbf9bb2460_0 .net "data0_i", 31 0, v0x55dbf9bae670_0;  alias, 1 drivers
v0x55dbf9bb2570_0 .net "data1_i", 31 0, v0x55dbf9bb3570_0;  alias, 1 drivers
v0x55dbf9bb2630_0 .net "data2_i", 31 0, v0x55dbf9bab6b0_0;  alias, 1 drivers
v0x55dbf9bb2750_0 .var "data_o", 31 0;
v0x55dbf9bb2830_0 .net "select_i", 1 0, v0x55dbf9bac770_0;  alias, 1 drivers
E_0x55dbf9bb23d0 .event edge, v0x55dbf9bac770_0, v0x55dbf9bae670_0, v0x55dbf9bb2570_0, v0x55dbf9ba9350_0;
S_0x55dbf9bb29c0 .scope module, "MUX_ALU_src2" "MUX_3to1" 3 240, 17 3 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x55dbf9bb2c20_0 .net "data0_i", 31 0, v0x55dbf9bb1fd0_0;  alias, 1 drivers
v0x55dbf9bb2d30_0 .net "data1_i", 31 0, v0x55dbf9bb3570_0;  alias, 1 drivers
v0x55dbf9bb2e00_0 .net "data2_i", 31 0, v0x55dbf9bab6b0_0;  alias, 1 drivers
v0x55dbf9bb2ed0_0 .var "data_o", 31 0;
v0x55dbf9bb2fa0_0 .net "select_i", 1 0, v0x55dbf9bac860_0;  alias, 1 drivers
E_0x55dbf9bb2b90 .event edge, v0x55dbf9bac860_0, v0x55dbf9bb1fd0_0, v0x55dbf9bb2570_0, v0x55dbf9ba9350_0;
S_0x55dbf9bb3140 .scope module, "MUX_MemtoReg" "MUX_2to1" 3 312, 16 3 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55dbf9bb3390_0 .net "data0_i", 31 0, v0x55dbf9bb15b0_0;  alias, 1 drivers
v0x55dbf9bb34a0_0 .net "data1_i", 31 0, v0x55dbf9bb1060_0;  alias, 1 drivers
v0x55dbf9bb3570_0 .var "data_o", 31 0;
v0x55dbf9bb3690_0 .net "select_i", 0 0, L_0x55dbf9bd2f80;  1 drivers
E_0x55dbf9bb3310 .event edge, v0x55dbf9bb3690_0, v0x55dbf9bb15b0_0, v0x55dbf9bb1060_0;
S_0x55dbf9bb37b0 .scope module, "MUX_PCSrc" "MUX_2to1" 3 87, 16 3 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55dbf9bb3b10_0 .net "data0_i", 31 0, v0x55dbf9b94ab0_0;  alias, 1 drivers
v0x55dbf9bb3c20_0 .net "data1_i", 31 0, v0x55dbf9bb5170_0;  alias, 1 drivers
v0x55dbf9bb3d10_0 .var "data_o", 31 0;
v0x55dbf9bb3dd0_0 .net "select_i", 0 0, L_0x55dbf9bbb430;  1 drivers
E_0x55dbf9bb3a90 .event edge, v0x55dbf9bb3dd0_0, v0x55dbf9b94ab0_0, v0x55dbf9bab990_0;
S_0x55dbf9bb3f40 .scope module, "MUX_control" "MUX_2to1" 3 138, 16 3 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55dbf9bb4190_0 .net "data0_i", 31 0, L_0x55dbf9bcbcc0;  1 drivers
L_0x7fdfccf3c378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dbf9bb4290_0 .net "data1_i", 31 0, L_0x7fdfccf3c378;  1 drivers
v0x55dbf9bb4370_0 .var "data_o", 31 0;
v0x55dbf9bb4460_0 .net "select_i", 0 0, v0x55dbf9bad6c0_0;  alias, 1 drivers
E_0x55dbf9bb4110 .event edge, v0x55dbf9bad6c0_0, v0x55dbf9bb4190_0, v0x55dbf9bb4290_0;
S_0x55dbf9bb45c0 .scope module, "PC" "ProgramCounter" 3 94, 18 3 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "PCWrite"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x55dbf9bb4810_0 .net "PCWrite", 0 0, v0x55dbf9bad600_0;  alias, 1 drivers
v0x55dbf9bb4900_0 .net "clk_i", 0 0, v0x55dbf9bbb080_0;  alias, 1 drivers
v0x55dbf9bb49a0_0 .net "pc_i", 31 0, v0x55dbf9bb3d10_0;  alias, 1 drivers
v0x55dbf9bb4aa0_0 .var "pc_o", 31 0;
v0x55dbf9bb4b40_0 .net "rst_i", 0 0, v0x55dbf9bbb280_0;  alias, 1 drivers
S_0x55dbf9bb4cb0 .scope module, "PC_plus_4_Adder" "Adder" 3 102, 5 3 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x55dbf9bb4f20_0 .net "src1_i", 31 0, v0x55dbf9bb4aa0_0;  alias, 1 drivers
L_0x7fdfccf3c018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55dbf9bb5090_0 .net "src2_i", 31 0, L_0x7fdfccf3c018;  1 drivers
v0x55dbf9bb5170_0 .var "sum_o", 31 0;
E_0x55dbf9bb4ea0 .event edge, v0x55dbf9b3d2f0_0, v0x55dbf9bb5090_0;
S_0x55dbf9bb5290 .scope module, "RF" "Reg_File" 3 159, 19 3 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 5 "RSaddr_i"
    .port_info 3 /INPUT 5 "RTaddr_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 32 "RDdata_i"
    .port_info 6 /INPUT 1 "RegWrite_i"
    .port_info 7 /OUTPUT 32 "RSdata_o"
    .port_info 8 /OUTPUT 32 "RTdata_o"
    .port_info 9 /OUTPUT 1 "branch_o"
L_0x55dbf9bcc160 .functor BUFZ 32, L_0x55dbf9bcbf80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dbf9bcc480 .functor BUFZ 32, L_0x55dbf9bcc220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dbf9bb5570_0 .net "RDaddr_i", 4 0, v0x55dbf9bb13f0_0;  alias, 1 drivers
v0x55dbf9bb56a0_0 .net "RDdata_i", 31 0, v0x55dbf9bb3570_0;  alias, 1 drivers
v0x55dbf9bb5760_0 .net "RSaddr_i", 4 0, L_0x55dbf9bcc4f0;  1 drivers
v0x55dbf9bb5820_0 .net "RSdata_o", 31 0, L_0x55dbf9bcc160;  alias, 1 drivers
v0x55dbf9bb5910_0 .net "RTaddr_i", 4 0, L_0x55dbf9bcc6f0;  1 drivers
v0x55dbf9bb5a20_0 .net "RTdata_o", 31 0, L_0x55dbf9bcc480;  alias, 1 drivers
v0x55dbf9bb5b30_0 .net "RegWrite_i", 0 0, L_0x55dbf9bcc830;  1 drivers
v0x55dbf9bb5bf0 .array/s "Reg_File", 31 0, 31 0;
v0x55dbf9bb5cb0_0 .net *"_s0", 31 0, L_0x55dbf9bcbf80;  1 drivers
v0x55dbf9bb5e20_0 .net *"_s10", 6 0, L_0x55dbf9bcc2c0;  1 drivers
L_0x7fdfccf3c138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbf9bb5f00_0 .net *"_s13", 1 0, L_0x7fdfccf3c138;  1 drivers
v0x55dbf9bb5fe0_0 .net *"_s2", 6 0, L_0x55dbf9bcc020;  1 drivers
L_0x7fdfccf3c0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dbf9bb60c0_0 .net *"_s5", 1 0, L_0x7fdfccf3c0f0;  1 drivers
v0x55dbf9bb61a0_0 .net *"_s8", 31 0, L_0x55dbf9bcc220;  1 drivers
v0x55dbf9bb6280_0 .var "branch_o", 0 0;
v0x55dbf9bb6320_0 .net "clk_i", 0 0, v0x55dbf9bbb080_0;  alias, 1 drivers
v0x55dbf9bb63c0_0 .net "rst_i", 0 0, v0x55dbf9bbb280_0;  alias, 1 drivers
E_0x55dbf9bb5510 .event negedge, v0x55dbf9ba9430_0;
L_0x55dbf9bcbf80 .array/port v0x55dbf9bb5bf0, L_0x55dbf9bcc020;
L_0x55dbf9bcc020 .concat [ 5 2 0 0], L_0x55dbf9bcc4f0, L_0x7fdfccf3c0f0;
L_0x55dbf9bcc220 .array/port v0x55dbf9bb5bf0, L_0x55dbf9bcc2c0;
L_0x55dbf9bcc2c0 .concat [ 5 2 0 0], L_0x55dbf9bcc6f0, L_0x7fdfccf3c138;
S_0x55dbf9bb6690 .scope module, "SL1" "Shift_Left_1" 3 177, 20 3 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x55dbf9bb68f0_0 .net "data_i", 31 0, v0x55dbf9bb09f0_0;  alias, 1 drivers
v0x55dbf9bb69d0_0 .var "data_o", 31 0;
E_0x55dbf9bb6870 .event edge, v0x55dbf9bae910_0;
S_0x55dbf9bb6ad0 .scope module, "alu" "alu" 3 254, 21 3 0, S_0x55dbf9b3cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 32 "src1"
    .port_info 2 /INPUT 32 "src2"
    .port_info 3 /INPUT 4 "ALU_control"
    .port_info 4 /OUTPUT 32 "result"
    .port_info 5 /OUTPUT 1 "zero"
v0x55dbf9bb6df0_0 .net "ALU_control", 3 0, v0x55dbf9b39e40_0;  alias, 1 drivers
v0x55dbf9bb6f00_0 .var "result", 31 0;
v0x55dbf9bb6fd0_0 .net "rst_n", 0 0, v0x55dbf9bbb280_0;  alias, 1 drivers
v0x55dbf9bb70a0_0 .net "src1", 31 0, v0x55dbf9bb2750_0;  alias, 1 drivers
v0x55dbf9bb7170_0 .net "src2", 31 0, v0x55dbf9bb2ed0_0;  alias, 1 drivers
v0x55dbf9bb72b0_0 .var "zero", 0 0;
E_0x55dbf9bb6d80/0 .event edge, v0x55dbf9babb50_0, v0x55dbf9b39e40_0, v0x55dbf9bb2750_0, v0x55dbf9babc10_0;
E_0x55dbf9bb6d80/1 .event edge, v0x55dbf9bab5d0_0;
E_0x55dbf9bb6d80 .event/or E_0x55dbf9bb6d80/0, E_0x55dbf9bb6d80/1;
    .scope S_0x55dbf9bb37b0;
T_0 ;
    %wait E_0x55dbf9bb3a90;
    %load/vec4 v0x55dbf9bb3dd0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x55dbf9bb3b10_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x55dbf9bb3c20_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x55dbf9bb3d10_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55dbf9bb45c0;
T_1 ;
    %wait E_0x55dbf9ba3ec0;
    %load/vec4 v0x55dbf9bb4b40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9bb4aa0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55dbf9bb4810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55dbf9bb49a0_0;
    %assign/vec4 v0x55dbf9bb4aa0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55dbf9bb4cb0;
T_2 ;
    %wait E_0x55dbf9bb4ea0;
    %load/vec4 v0x55dbf9bb4f20_0;
    %load/vec4 v0x55dbf9bb5090_0;
    %add;
    %assign/vec4 v0x55dbf9bb5170_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55dbf9bafed0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbf9bb0470_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55dbf9bb0470_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55dbf9bb0470_0;
    %store/vec4a v0x55dbf9bb0660, 4, 0;
    %load/vec4 v0x55dbf9bb0470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dbf9bb0470_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 13 14 "$readmemb", "test_data/CO_test_data13.txt", v0x55dbf9bb0660 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55dbf9baf280;
T_4 ;
    %wait E_0x55dbf9ba3ec0;
    %load/vec4 v0x55dbf9bafd10_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v0x55dbf9baf550_0;
    %inv;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55dbf9baf880_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9baf710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9baf9e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9bafbb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55dbf9baf640_0;
    %assign/vec4 v0x55dbf9baf710_0, 0;
    %load/vec4 v0x55dbf9baf920_0;
    %assign/vec4 v0x55dbf9baf9e0_0, 0;
    %load/vec4 v0x55dbf9bafaf0_0;
    %assign/vec4 v0x55dbf9bafbb0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55dbf9bace60;
T_5 ;
    %wait E_0x55dbf9bad0d0;
    %load/vec4 v0x55dbf9bad160_0;
    %load/vec4 v0x55dbf9bad240_0;
    %load/vec4 v0x55dbf9bad350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dbf9bad240_0;
    %load/vec4 v0x55dbf9bad410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbf9bad600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbf9bad4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbf9bad6c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbf9bad600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbf9bad4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbf9bad6c0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55dbf9bb3f40;
T_6 ;
    %wait E_0x55dbf9bb4110;
    %load/vec4 v0x55dbf9bb4460_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x55dbf9bb4190_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x55dbf9bb4290_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x55dbf9bb4370_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55dbf9ba9e20;
T_7 ;
    %wait E_0x55dbf9ba3e60;
    %load/vec4 v0x55dbf9baa9d0_0;
    %parti/s 4, 2, 3;
    %cmpi/e 8, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %assign/vec4 v0x55dbf9baa770_0, 0;
    %load/vec4 v0x55dbf9baa9d0_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dbf9baa830_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %assign/vec4 v0x55dbf9baa2c0_0, 0;
    %load/vec4 v0x55dbf9baa9d0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x55dbf9baa420_0, 0;
    %load/vec4 v0x55dbf9baa9d0_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %pad/s 1;
    %assign/vec4 v0x55dbf9baa6b0_0, 0;
    %load/vec4 v0x55dbf9baa9d0_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %assign/vec4 v0x55dbf9baa530_0, 0;
    %load/vec4 v0x55dbf9baa9d0_0;
    %cmpi/e 35, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %pad/s 1;
    %assign/vec4 v0x55dbf9baa5f0_0, 0;
    %load/vec4 v0x55dbf9baa9d0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x55dbf9baa9d0_0;
    %parti/s 3, 4, 4;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %assign/vec4 v0x55dbf9baa200_0, 0;
    %load/vec4 v0x55dbf9baa9d0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %load/vec4 v0x55dbf9baa9d0_0;
    %parti/s 2, 4, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_7.14, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.15, 9;
T_7.14 ; End of true expr.
    %load/vec4 v0x55dbf9baa9d0_0;
    %parti/s 1, 4, 4;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_7.16, 10;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.17, 10;
T_7.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.17, 10;
 ; End of false expr.
    %blend;
T_7.17;
    %jmp/0 T_7.15, 9;
 ; End of false expr.
    %blend;
T_7.15;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %assign/vec4 v0x55dbf9baa100_0, 0;
    %load/vec4 v0x55dbf9baa2c0_0;
    %load/vec4 v0x55dbf9baa420_0;
    %or;
    %assign/vec4 v0x55dbf9baa360_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55dbf9bb5290;
T_8 ;
    %wait E_0x55dbf9bb5510;
    %load/vec4 v0x55dbf9bb63c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55dbf9bb5b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55dbf9bb56a0_0;
    %load/vec4 v0x55dbf9bb5570_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55dbf9bb5570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55dbf9bb5bf0, 4;
    %load/vec4 v0x55dbf9bb5570_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9bb5bf0, 0, 4;
T_8.3 ;
    %load/vec4 v0x55dbf9bb5760_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55dbf9bb5bf0, 4;
    %load/vec4 v0x55dbf9bb5910_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55dbf9bb5bf0, 4;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbf9bb6280_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbf9bb6280_0, 0;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55dbf9bb0760;
T_9 ;
    %wait E_0x55dbf9bb0970;
    %load/vec4 v0x55dbf9bb0c60_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9bb09f0_0, 0;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x55dbf9bb0b90_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55dbf9bb0b90_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55dbf9bb09f0_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x55dbf9bb0b90_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55dbf9bb0b90_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55dbf9bb09f0_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x55dbf9bb0b90_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55dbf9bb0b90_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55dbf9bb09f0_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x55dbf9bb0b90_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55dbf9bb0b90_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dbf9bb0b90_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55dbf9bb09f0_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x55dbf9bb0b90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55dbf9bb0b90_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dbf9bb0b90_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dbf9bb0b90_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55dbf9bb09f0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x55dbf9bb0b90_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x55dbf9bb0b90_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dbf9bb0b90_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55dbf9bb0b90_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55dbf9bb09f0_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55dbf9bb6690;
T_10 ;
    %wait E_0x55dbf9bb6870;
    %load/vec4 v0x55dbf9bb68f0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55dbf9bb69d0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55dbf9ba66e0;
T_11 ;
    %wait E_0x55dbf9ba3e20;
    %load/vec4 v0x55dbf9b3d6d0_0;
    %load/vec4 v0x55dbf9b3d2f0_0;
    %add;
    %assign/vec4 v0x55dbf9b94ab0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55dbf9bad8a0;
T_12 ;
    %wait E_0x55dbf9ba3ec0;
    %load/vec4 v0x55dbf9baef10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9baeca0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dbf9bae100_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dbf9badf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dbf9badd90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9bae670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9bae830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9bae9f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55dbf9bae340_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dbf9bae280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9baee30_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55dbf9baebe0_0;
    %assign/vec4 v0x55dbf9baeca0_0, 0;
    %load/vec4 v0x55dbf9badff0_0;
    %assign/vec4 v0x55dbf9bae100_0, 0;
    %load/vec4 v0x55dbf9bade70_0;
    %assign/vec4 v0x55dbf9badf30_0, 0;
    %load/vec4 v0x55dbf9badc90_0;
    %assign/vec4 v0x55dbf9badd90_0, 0;
    %load/vec4 v0x55dbf9bae590_0;
    %assign/vec4 v0x55dbf9bae670_0, 0;
    %load/vec4 v0x55dbf9bae750_0;
    %assign/vec4 v0x55dbf9bae830_0, 0;
    %load/vec4 v0x55dbf9bae910_0;
    %assign/vec4 v0x55dbf9bae9f0_0, 0;
    %load/vec4 v0x55dbf9bae430_0;
    %assign/vec4 v0x55dbf9bae340_0, 0;
    %load/vec4 v0x55dbf9bae1c0_0;
    %assign/vec4 v0x55dbf9bae280_0, 0;
    %load/vec4 v0x55dbf9baed70_0;
    %assign/vec4 v0x55dbf9baee30_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55dbf9bb1bf0;
T_13 ;
    %wait E_0x55dbf9bb1da0;
    %load/vec4 v0x55dbf9bb2090_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_13.0, 8;
    %load/vec4 v0x55dbf9bb1e20_0;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x55dbf9bb1f30_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %assign/vec4 v0x55dbf9bb1fd0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55dbf9bac300;
T_14 ;
    %wait E_0x55dbf9bac5a0;
    %load/vec4 v0x55dbf9bac6b0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dbf9baade0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55dbf9bac940_0;
    %load/vec4 v0x55dbf9baade0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55dbf9bac770_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55dbf9bacc30_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dbf9baade0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55dbf9bac940_0;
    %load/vec4 v0x55dbf9bacb50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55dbf9bac770_0, 0, 2;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbf9bac770_0, 0, 2;
T_14.3 ;
T_14.1 ;
    %load/vec4 v0x55dbf9bac6b0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dbf9baade0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55dbf9baca70_0;
    %load/vec4 v0x55dbf9baade0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55dbf9bac860_0, 0, 2;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x55dbf9bacc30_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dbf9baade0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55dbf9baca70_0;
    %load/vec4 v0x55dbf9bacb50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55dbf9bac860_0, 0, 2;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55dbf9bac860_0, 0, 2;
T_14.7 ;
T_14.5 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55dbf9bb2200;
T_15 ;
    %wait E_0x55dbf9bb23d0;
    %load/vec4 v0x55dbf9bb2830_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0x55dbf9bb2460_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x55dbf9bb2830_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x55dbf9bb2570_0;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0x55dbf9bb2630_0;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %assign/vec4 v0x55dbf9bb2750_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55dbf9bb29c0;
T_16 ;
    %wait E_0x55dbf9bb2b90;
    %load/vec4 v0x55dbf9bb2fa0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_16.0, 8;
    %load/vec4 v0x55dbf9bb2c20_0;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x55dbf9bb2fa0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x55dbf9bb2d30_0;
    %jmp/1 T_16.3, 9;
T_16.2 ; End of true expr.
    %load/vec4 v0x55dbf9bb2e00_0;
    %jmp/0 T_16.3, 9;
 ; End of false expr.
    %blend;
T_16.3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %assign/vec4 v0x55dbf9bb2ed0_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55dbf9a91400;
T_17 ;
    %wait E_0x55dbf9ba3ce0;
    %load/vec4 v0x55dbf9b8c5e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55dbf9b39e40_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55dbf9b39e40_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x55dbf9b5a140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %jmp T_17.10;
T_17.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55dbf9b39e40_0, 0;
    %jmp T_17.10;
T_17.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55dbf9b39e40_0, 0;
    %jmp T_17.10;
T_17.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55dbf9b39e40_0, 0;
    %jmp T_17.10;
T_17.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55dbf9b39e40_0, 0;
    %jmp T_17.10;
T_17.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55dbf9b39e40_0, 0;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %jmp T_17.4;
T_17.3 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55dbf9b39e40_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55dbf9bb6ad0;
T_18 ;
    %wait E_0x55dbf9bb6d80;
    %load/vec4 v0x55dbf9bb6fd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9bb6f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbf9bb72b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55dbf9bb6df0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %jmp T_18.7;
T_18.2 ;
    %load/vec4 v0x55dbf9bb70a0_0;
    %load/vec4 v0x55dbf9bb7170_0;
    %add;
    %assign/vec4 v0x55dbf9bb6f00_0, 0;
    %jmp T_18.7;
T_18.3 ;
    %load/vec4 v0x55dbf9bb70a0_0;
    %load/vec4 v0x55dbf9bb7170_0;
    %sub;
    %assign/vec4 v0x55dbf9bb6f00_0, 0;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v0x55dbf9bb70a0_0;
    %load/vec4 v0x55dbf9bb7170_0;
    %and;
    %assign/vec4 v0x55dbf9bb6f00_0, 0;
    %jmp T_18.7;
T_18.5 ;
    %load/vec4 v0x55dbf9bb70a0_0;
    %load/vec4 v0x55dbf9bb7170_0;
    %or;
    %assign/vec4 v0x55dbf9bb6f00_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 0, 0, 31;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55dbf9bb6f00_0, 4, 5;
    %load/vec4 v0x55dbf9bb70a0_0;
    %load/vec4 v0x55dbf9bb7170_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55dbf9bb6f00_0, 4, 5;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55dbf9bb6f00_0;
    %or/r;
    %inv;
    %assign/vec4 v0x55dbf9bb72b0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55dbf9baac10;
T_19 ;
    %wait E_0x55dbf9ba3ec0;
    %load/vec4 v0x55dbf9babb50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9bab8b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dbf9bab2e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dbf9bab140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbf9babf60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9bab6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9babcf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dbf9bab4f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9baba70_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55dbf9bab810_0;
    %assign/vec4 v0x55dbf9bab8b0_0, 0;
    %load/vec4 v0x55dbf9bab220_0;
    %assign/vec4 v0x55dbf9bab2e0_0, 0;
    %load/vec4 v0x55dbf9bab040_0;
    %assign/vec4 v0x55dbf9bab140_0, 0;
    %load/vec4 v0x55dbf9babdb0_0;
    %assign/vec4 v0x55dbf9babf60_0, 0;
    %load/vec4 v0x55dbf9bab5d0_0;
    %assign/vec4 v0x55dbf9bab6b0_0, 0;
    %load/vec4 v0x55dbf9babc10_0;
    %assign/vec4 v0x55dbf9babcf0_0, 0;
    %load/vec4 v0x55dbf9bab3c0_0;
    %assign/vec4 v0x55dbf9bab4f0_0, 0;
    %load/vec4 v0x55dbf9bab990_0;
    %assign/vec4 v0x55dbf9baba70_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55dbf9ba6a80;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbf9ba96b0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x55dbf9ba96b0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55dbf9ba96b0_0;
    %store/vec4a v0x55dbf9ba6d10, 4, 0;
    %load/vec4 v0x55dbf9ba96b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dbf9ba96b0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dbf9ba6d10, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x55dbf9ba6a80;
T_21 ;
    %wait E_0x55dbf9ba3ec0;
    %load/vec4 v0x55dbf9ba82a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x55dbf9ba94f0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55dbf9ba9350_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9ba6d10, 0, 4;
    %load/vec4 v0x55dbf9ba94f0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55dbf9ba9350_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9ba6d10, 0, 4;
    %load/vec4 v0x55dbf9ba94f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55dbf9ba9350_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9ba6d10, 0, 4;
    %load/vec4 v0x55dbf9ba94f0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x55dbf9ba9350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbf9ba6d10, 0, 4;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55dbf9bb0da0;
T_22 ;
    %wait E_0x55dbf9ba3ec0;
    %load/vec4 v0x55dbf9bb19d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dbf9bb1220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9bb1060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9bb15b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dbf9bb13f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dbf9bb1910_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55dbf9bb1120_0;
    %assign/vec4 v0x55dbf9bb1220_0, 0;
    %load/vec4 v0x55dbf9bb1060_0;
    %assign/vec4 v0x55dbf9bb1060_0, 0;
    %load/vec4 v0x55dbf9bb14c0_0;
    %assign/vec4 v0x55dbf9bb15b0_0, 0;
    %load/vec4 v0x55dbf9bb12e0_0;
    %assign/vec4 v0x55dbf9bb13f0_0, 0;
    %load/vec4 v0x55dbf9bb1850_0;
    %assign/vec4 v0x55dbf9bb1910_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55dbf9bb3140;
T_23 ;
    %wait E_0x55dbf9bb3310;
    %load/vec4 v0x55dbf9bb3690_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_23.0, 8;
    %load/vec4 v0x55dbf9bb3390_0;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0x55dbf9bb34a0_0;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %assign/vec4 v0x55dbf9bb3570_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55dbf9b53f60;
T_24 ;
    %delay 25000, 0;
    %load/vec4 v0x55dbf9bbb080_0;
    %inv;
    %store/vec4 v0x55dbf9bbb080_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55dbf9b53f60;
T_25 ;
    %vpi_call 2 18 "$dumpfile", "lab5.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55dbf9b53f60 {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x55dbf9b53f60;
T_26 ;
    %vpi_func 2 24 "$fopen" 32, "result.txt", "w" {0 0 0};
    %store/vec4 v0x55dbf9bbb1c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbf9bbb080_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dbf9bbb120_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dbf9bbb280_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dbf9bbb280_0, 0, 1;
    %delay 1750000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %vpi_call 2 31 "$fclose", v0x55dbf9bbb1c0_0 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x55dbf9b53f60;
T_27 ;
    %wait E_0x55dbf9ba3ec0;
    %load/vec4 v0x55dbf9bbb120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dbf9bbb120_0, 0, 32;
    %load/vec4 v0x55dbf9bbb120_0;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 37 "$display", "PC = %d", v0x55dbf9bb4aa0_0 {0 0 0};
    %vpi_call 2 38 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55dbf9ba9790_0, v0x55dbf9ba9790_1, v0x55dbf9ba9790_2, v0x55dbf9ba9790_3, v0x55dbf9ba9790_4, v0x55dbf9ba9790_5, v0x55dbf9ba9790_6, v0x55dbf9ba9790_7 {0 0 0};
    %vpi_call 2 39 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55dbf9ba9790_8, v0x55dbf9ba9790_9, v0x55dbf9ba9790_10, v0x55dbf9ba9790_11, v0x55dbf9ba9790_12, v0x55dbf9ba9790_13, v0x55dbf9ba9790_14, v0x55dbf9ba9790_15 {0 0 0};
    %vpi_call 2 40 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55dbf9ba9790_16, v0x55dbf9ba9790_17, v0x55dbf9ba9790_18, v0x55dbf9ba9790_19, v0x55dbf9ba9790_20, v0x55dbf9ba9790_21, v0x55dbf9ba9790_22, v0x55dbf9ba9790_23 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55dbf9ba9790_24, v0x55dbf9ba9790_25, v0x55dbf9ba9790_26, v0x55dbf9ba9790_27, v0x55dbf9ba9790_28, v0x55dbf9ba9790_29, v0x55dbf9ba9790_30, v0x55dbf9ba9790_31 {0 0 0};
    %vpi_call 2 42 "$display", "Registers" {0 0 0};
    %vpi_call 2 43 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v0x55dbf9bb5bf0, 0>, &A<v0x55dbf9bb5bf0, 1>, &A<v0x55dbf9bb5bf0, 2>, &A<v0x55dbf9bb5bf0, 3>, &A<v0x55dbf9bb5bf0, 4>, &A<v0x55dbf9bb5bf0, 5>, &A<v0x55dbf9bb5bf0, 6>, &A<v0x55dbf9bb5bf0, 7> {0 0 0};
    %vpi_call 2 44 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v0x55dbf9bb5bf0, 8>, &A<v0x55dbf9bb5bf0, 9>, &A<v0x55dbf9bb5bf0, 10>, &A<v0x55dbf9bb5bf0, 11>, &A<v0x55dbf9bb5bf0, 12>, &A<v0x55dbf9bb5bf0, 13>, &A<v0x55dbf9bb5bf0, 14>, &A<v0x55dbf9bb5bf0, 15> {0 0 0};
    %vpi_call 2 45 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v0x55dbf9bb5bf0, 16>, &A<v0x55dbf9bb5bf0, 17>, &A<v0x55dbf9bb5bf0, 18>, &A<v0x55dbf9bb5bf0, 19>, &A<v0x55dbf9bb5bf0, 20>, &A<v0x55dbf9bb5bf0, 21>, &A<v0x55dbf9bb5bf0, 22>, &A<v0x55dbf9bb5bf0, 23> {0 0 0};
    %vpi_call 2 46 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x55dbf9bb5bf0, 24>, &A<v0x55dbf9bb5bf0, 25>, &A<v0x55dbf9bb5bf0, 26>, &A<v0x55dbf9bb5bf0, 27>, &A<v0x55dbf9bb5bf0, 28>, &A<v0x55dbf9bb5bf0, 29>, &A<v0x55dbf9bb5bf0, 30>, &A<v0x55dbf9bb5bf0, 31> {0 0 0};
    %vpi_call 2 47 "$fwrite", v0x55dbf9bbb1c0_0, "PC = %d\012", v0x55dbf9bb4aa0_0 {0 0 0};
    %vpi_call 2 48 "$fwrite", v0x55dbf9bbb1c0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55dbf9ba9790_0, v0x55dbf9ba9790_1, v0x55dbf9ba9790_2, v0x55dbf9ba9790_3, v0x55dbf9ba9790_4, v0x55dbf9ba9790_5, v0x55dbf9ba9790_6, v0x55dbf9ba9790_7 {0 0 0};
    %vpi_call 2 49 "$fwrite", v0x55dbf9bbb1c0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55dbf9ba9790_8, v0x55dbf9ba9790_9, v0x55dbf9ba9790_10, v0x55dbf9ba9790_11, v0x55dbf9ba9790_12, v0x55dbf9ba9790_13, v0x55dbf9ba9790_14, v0x55dbf9ba9790_15 {0 0 0};
    %vpi_call 2 50 "$fwrite", v0x55dbf9bbb1c0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55dbf9ba9790_16, v0x55dbf9ba9790_17, v0x55dbf9ba9790_18, v0x55dbf9ba9790_19, v0x55dbf9ba9790_20, v0x55dbf9ba9790_21, v0x55dbf9ba9790_22, v0x55dbf9ba9790_23 {0 0 0};
    %vpi_call 2 51 "$fwrite", v0x55dbf9bbb1c0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55dbf9ba9790_24, v0x55dbf9ba9790_25, v0x55dbf9ba9790_26, v0x55dbf9ba9790_27, v0x55dbf9ba9790_28, v0x55dbf9ba9790_29, v0x55dbf9ba9790_30, v0x55dbf9ba9790_31 {0 0 0};
    %vpi_call 2 52 "$fwrite", v0x55dbf9bbb1c0_0, "Registers\012" {0 0 0};
    %vpi_call 2 53 "$fwrite", v0x55dbf9bbb1c0_0, "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d\012", &A<v0x55dbf9bb5bf0, 0>, &A<v0x55dbf9bb5bf0, 1>, &A<v0x55dbf9bb5bf0, 2>, &A<v0x55dbf9bb5bf0, 3>, &A<v0x55dbf9bb5bf0, 4>, &A<v0x55dbf9bb5bf0, 5>, &A<v0x55dbf9bb5bf0, 6>, &A<v0x55dbf9bb5bf0, 7> {0 0 0};
    %vpi_call 2 54 "$fwrite", v0x55dbf9bbb1c0_0, "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d\012", &A<v0x55dbf9bb5bf0, 8>, &A<v0x55dbf9bb5bf0, 9>, &A<v0x55dbf9bb5bf0, 10>, &A<v0x55dbf9bb5bf0, 11>, &A<v0x55dbf9bb5bf0, 12>, &A<v0x55dbf9bb5bf0, 13>, &A<v0x55dbf9bb5bf0, 14>, &A<v0x55dbf9bb5bf0, 15> {0 0 0};
    %vpi_call 2 55 "$fwrite", v0x55dbf9bbb1c0_0, "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d\012", &A<v0x55dbf9bb5bf0, 16>, &A<v0x55dbf9bb5bf0, 17>, &A<v0x55dbf9bb5bf0, 18>, &A<v0x55dbf9bb5bf0, 19>, &A<v0x55dbf9bb5bf0, 20>, &A<v0x55dbf9bb5bf0, 21>, &A<v0x55dbf9bb5bf0, 22>, &A<v0x55dbf9bb5bf0, 23> {0 0 0};
    %vpi_call 2 56 "$fwrite", v0x55dbf9bbb1c0_0, "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x55dbf9bb5bf0, 24>, &A<v0x55dbf9bb5bf0, 25>, &A<v0x55dbf9bb5bf0, 26>, &A<v0x55dbf9bb5bf0, 27>, &A<v0x55dbf9bb5bf0, 28>, &A<v0x55dbf9bb5bf0, 29>, &A<v0x55dbf9bb5bf0, 30>, &A<v0x55dbf9bb5bf0, 31> {0 0 0};
T_27.0 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Pipeline_CPU.v";
    "ALU_Ctrl.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "EXEMEM_register.v";
    "ForwardingUnit.v";
    "Hazard_detection.v";
    "IDEXE_register.v";
    "IFID_register.v";
    "Instr_Memory.v";
    "Imm_Gen.v";
    "MEMWB_register.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Shift_Left_1.v";
    "alu.v";
