{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634129168816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634129168816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 13 18:16:08 2021 " "Processing started: Wed Oct 13 18:16:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634129168816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129168816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM-LCD -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM-LCD -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129168816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634129169323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634129169323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-Behavioral " "Found design unit 1: lcd_controller-Behavioral" {  } { { "lcd_controller.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/lcd_controller.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634129183032 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/lcd_controller.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634129183032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file test.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-behave " "Found design unit 1: test-behave" {  } { { "test.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/test.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634129183034 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/test.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634129183034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "krypton.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file krypton.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 krypton-rch " "Found design unit 1: krypton-rch" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634129183036 ""} { "Info" "ISGN_ENTITY_NAME" "1 krypton " "Found entity 1: krypton" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634129183036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634129183083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "krypton krypton:krypton_det_instance " "Elaborating entity \"krypton\" for hierarchy \"krypton:krypton_det_instance\"" {  } { { "test.vhdl" "krypton_det_instance" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/test.vhdl" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634129183122 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_sig krypton.vhdl(42) " "VHDL Process Statement warning at krypton.vhdl(42): signal \"out_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634129183123 "|test|krypton:krypton_det_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_ascii krypton.vhdl(34) " "VHDL Process Statement warning at krypton.vhdl(34): inferring latch(es) for signal or variable \"out_ascii\", which holds its previous value in one or more paths through the process" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634129183126 "|test|krypton:krypton_det_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_sig krypton.vhdl(34) " "VHDL Process Statement warning at krypton.vhdl(34): inferring latch(es) for signal or variable \"out_sig\", which holds its previous value in one or more paths through the process" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634129183126 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_sig krypton.vhdl(34) " "Inferred latch for \"out_sig\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183129 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[0\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[0\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183129 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[1\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[1\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183130 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[2\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[2\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183130 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[3\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[3\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183130 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[4\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[4\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183130 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[5\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[5\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183130 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[6\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[6\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183131 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[7\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[7\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183131 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[8\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[8\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183131 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[9\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[9\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183131 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[10\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[10\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183131 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[11\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[11\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183132 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[12\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[12\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183132 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[13\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[13\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183132 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[14\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[14\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183132 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[15\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[15\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183132 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[16\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[16\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183132 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[17\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[17\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183132 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[18\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[18\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183133 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[19\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[19\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183133 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[20\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[20\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183133 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[21\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[21\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183133 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[22\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[22\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183133 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[23\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[23\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183134 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[24\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[24\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183134 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[25\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[25\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183134 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[26\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[26\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183134 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[27\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[27\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183135 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[28\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[28\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183135 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[29\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[29\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183135 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[30\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[30\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183136 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[31\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[31\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183136 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[32\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[32\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183136 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[33\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[33\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183136 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[34\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[34\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183136 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[35\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[35\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183136 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[36\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[36\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183136 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[37\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[37\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183137 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[38\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[38\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183137 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[39\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[39\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183137 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[40\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[40\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183137 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[41\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[41\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183137 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[42\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[42\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183138 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[43\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[43\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183138 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[44\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[44\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183138 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[45\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[45\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183138 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[46\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[46\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183138 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[47\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[47\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183138 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[48\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[48\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183138 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[49\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[49\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183138 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[50\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[50\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183139 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[51\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[51\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183139 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[52\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[52\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183139 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[53\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[53\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183139 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[54\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[54\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183139 "|test|krypton:krypton_det_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_ascii\[55\] krypton.vhdl(34) " "Inferred latch for \"out_ascii\[55\]\" at krypton.vhdl(34)" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129183139 "|test|krypton:krypton_det_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:lcd_instance " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:lcd_instance\"" {  } { { "test.vhdl" "lcd_instance" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/test.vhdl" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634129183149 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_next_data lcd_controller.vhdl(32) " "Verilog HDL or VHDL warning at lcd_controller.vhdl(32): object \"count_next_data\" assigned a value but never read" {  } { { "lcd_controller.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/lcd_controller.vhdl" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634129183152 "|test|lcd_controller:lcd_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_next_data1 lcd_controller.vhdl(33) " "Verilog HDL or VHDL warning at lcd_controller.vhdl(33): object \"count_next_data1\" assigned a value but never read" {  } { { "lcd_controller.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/lcd_controller.vhdl" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634129183152 "|test|lcd_controller:lcd_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_line_next lcd_controller.vhdl(34) " "Verilog HDL or VHDL warning at lcd_controller.vhdl(34): object \"cmd_line_next\" assigned a value but never read" {  } { { "lcd_controller.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/lcd_controller.vhdl" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634129183152 "|test|lcd_controller:lcd_instance"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[14\] krypton:krypton_det_instance\|out_ascii\[8\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[14\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[8\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[11\] krypton:krypton_det_instance\|out_ascii\[8\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[11\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[8\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[10\] krypton:krypton_det_instance\|out_ascii\[8\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[10\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[8\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[9\] krypton:krypton_det_instance\|out_ascii\[8\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[9\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[8\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[38\] krypton:krypton_det_instance\|out_ascii\[32\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[38\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[32\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[36\] krypton:krypton_det_instance\|out_ascii\[32\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[36\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[32\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[35\] krypton:krypton_det_instance\|out_ascii\[32\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[35\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[32\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[54\] krypton:krypton_det_instance\|out_ascii\[48\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[54\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[48\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[51\] krypton:krypton_det_instance\|out_ascii\[48\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[51\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[48\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[49\] krypton:krypton_det_instance\|out_ascii\[48\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[49\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[48\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[6\] krypton:krypton_det_instance\|out_ascii\[1\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[6\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[1\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[3\] krypton:krypton_det_instance\|out_ascii\[1\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[3\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[1\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[2\] krypton:krypton_det_instance\|out_ascii\[1\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[2\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[1\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[46\] krypton:krypton_det_instance\|out_ascii\[41\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[46\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[41\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[44\] krypton:krypton_det_instance\|out_ascii\[41\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[44\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[41\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[22\] krypton:krypton_det_instance\|out_ascii\[18\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[22\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[18\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[20\] krypton:krypton_det_instance\|out_ascii\[18\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[20\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[18\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "krypton:krypton_det_instance\|out_ascii\[30\] krypton:krypton_det_instance\|out_ascii\[28\] " "Duplicate LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[30\]\" merged with LATCH primitive \"krypton:krypton_det_instance\|out_ascii\[28\]\"" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634129183690 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1634129183690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "krypton:krypton_det_instance\|out_sig " "Latch krypton:krypton_det_instance\|out_sig has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA krypton:krypton_det_instance\|y_present.s6 " "Ports D and ENA on the latch are fed by the same signal krypton:krypton_det_instance\|y_present.s6" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634129183692 ""}  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634129183692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "krypton:krypton_det_instance\|out_ascii\[8\] " "Latch krypton:krypton_det_instance\|out_ascii\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA krypton:krypton_det_instance\|y_present.s6 " "Ports D and ENA on the latch are fed by the same signal krypton:krypton_det_instance\|y_present.s6" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634129183692 ""}  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634129183692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "krypton:krypton_det_instance\|out_ascii\[32\] " "Latch krypton:krypton_det_instance\|out_ascii\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA krypton:krypton_det_instance\|y_present.s5 " "Ports D and ENA on the latch are fed by the same signal krypton:krypton_det_instance\|y_present.s5" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634129183692 ""}  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634129183692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "krypton:krypton_det_instance\|out_ascii\[48\] " "Latch krypton:krypton_det_instance\|out_ascii\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inp\[0\] " "Ports D and ENA on the latch are fed by the same signal inp\[0\]" {  } { { "test.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/test.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634129183693 ""}  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634129183693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "krypton:krypton_det_instance\|out_ascii\[1\] " "Latch krypton:krypton_det_instance\|out_ascii\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inp\[0\] " "Ports D and ENA on the latch are fed by the same signal inp\[0\]" {  } { { "test.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/test.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634129183693 ""}  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634129183693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "krypton:krypton_det_instance\|out_ascii\[41\] " "Latch krypton:krypton_det_instance\|out_ascii\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA krypton:krypton_det_instance\|y_present.s5 " "Ports D and ENA on the latch are fed by the same signal krypton:krypton_det_instance\|y_present.s5" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634129183693 ""}  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634129183693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "krypton:krypton_det_instance\|out_ascii\[18\] " "Latch krypton:krypton_det_instance\|out_ascii\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA krypton:krypton_det_instance\|y_present.s6 " "Ports D and ENA on the latch are fed by the same signal krypton:krypton_det_instance\|y_present.s6" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634129183693 ""}  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634129183693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "krypton:krypton_det_instance\|out_ascii\[28\] " "Latch krypton:krypton_det_instance\|out_ascii\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA krypton:krypton_det_instance\|y_present.s5 " "Ports D and ENA on the latch are fed by the same signal krypton:krypton_det_instance\|y_present.s5" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634129183693 ""}  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634129183693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "krypton:krypton_det_instance\|out_ascii\[37\] " "Latch krypton:krypton_det_instance\|out_ascii\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA krypton:krypton_det_instance\|y_present.s2 " "Ports D and ENA on the latch are fed by the same signal krypton:krypton_det_instance\|y_present.s2" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634129183693 ""}  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634129183693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "krypton:krypton_det_instance\|out_ascii\[45\] " "Latch krypton:krypton_det_instance\|out_ascii\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA krypton:krypton_det_instance\|y_present.s1 " "Ports D and ENA on the latch are fed by the same signal krypton:krypton_det_instance\|y_present.s1" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634129183693 ""}  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634129183693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "krypton:krypton_det_instance\|out_ascii\[13\] " "Latch krypton:krypton_det_instance\|out_ascii\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA krypton:krypton_det_instance\|y_present.s6 " "Ports D and ENA on the latch are fed by the same signal krypton:krypton_det_instance\|y_present.s6" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634129183694 ""}  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634129183694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "krypton:krypton_det_instance\|out_ascii\[21\] " "Latch krypton:krypton_det_instance\|out_ascii\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA krypton:krypton_det_instance\|y_present.s5 " "Ports D and ENA on the latch are fed by the same signal krypton:krypton_det_instance\|y_present.s5" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634129183694 ""}  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634129183694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "krypton:krypton_det_instance\|out_ascii\[5\] " "Latch krypton:krypton_det_instance\|out_ascii\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inp\[0\] " "Ports D and ENA on the latch are fed by the same signal inp\[0\]" {  } { { "test.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/test.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634129183694 ""}  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634129183694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "krypton:krypton_det_instance\|out_ascii\[29\] " "Latch krypton:krypton_det_instance\|out_ascii\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA krypton:krypton_det_instance\|y_present.s5 " "Ports D and ENA on the latch are fed by the same signal krypton:krypton_det_instance\|y_present.s5" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634129183694 ""}  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634129183694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "krypton:krypton_det_instance\|out_ascii\[53\] " "Latch krypton:krypton_det_instance\|out_ascii\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inp\[0\] " "Ports D and ENA on the latch are fed by the same signal inp\[0\]" {  } { { "test.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/test.vhdl" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634129183694 ""}  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634129183694 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "test.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/test.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634129183837 "|test|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "b11 VCC " "Pin \"b11\" is stuck at VCC" {  } { { "test.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/test.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634129183837 "|test|b11"} { "Warning" "WMLS_MLS_STUCK_PIN" "b12 GND " "Pin \"b12\" is stuck at GND" {  } { { "test.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/test.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634129183837 "|test|b12"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634129183837 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634129183999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "311 " "Implemented 311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634129184016 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634129184016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "289 " "Implemented 289 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634129184016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634129184016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634129184092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 13 18:16:24 2021 " "Processing ended: Wed Oct 13 18:16:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634129184092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634129184092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634129184092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634129184092 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1634129185632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634129185633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 13 18:16:25 2021 " "Processing started: Wed Oct 13 18:16:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634129185633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1634129185633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FSM-LCD -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FSM-LCD -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1634129185633 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1634129185793 ""}
{ "Info" "0" "" "Project  = FSM-LCD" {  } {  } 0 0 "Project  = FSM-LCD" 0 0 "Fitter" 0 0 1634129185795 ""}
{ "Info" "0" "" "Revision = test" {  } {  } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1634129185795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1634129185857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1634129185857 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1634129185862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634129185933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634129185933 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1634129185997 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1634129186004 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634129186178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634129186178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634129186178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634129186178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1634129186178 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1634129186178 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1634129186238 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1634129186239 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1634129186240 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1634129186246 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1634129186246 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634129186246 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634129186246 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634129186246 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     clk_slow " "   1.000     clk_slow" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634129186246 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       inp\[0\] " "   1.000       inp\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634129186246 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 krypton:krypton_det_instance\|y_present.rst " "   1.000 krypton:krypton_det_instance\|y_present.rst" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634129186246 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      lcd_clk " "   1.000      lcd_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1634129186246 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1634129186246 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634129186257 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1634129186257 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1634129186266 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 89 " "Automatically promoted signal \"clk\" to use Global clock in PIN 89" {  } { { "test.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/test.vhdl" 10 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1634129186276 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_slow Global clock in PIN 18 " "Automatically promoted signal \"clk_slow\" to use Global clock in PIN 18" {  } { { "test.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/test.vhdl" 8 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1634129186277 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "lcd_clk Global clock " "Automatically promoted some destinations of signal \"lcd_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd_clk~0 " "Destination \"lcd_clk~0\" may be non-global or may not use global clock" {  } { { "test.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/test.vhdl" 37 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1634129186277 ""}  } { { "test.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/test.vhdl" 37 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1634129186277 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "krypton:krypton_det_instance\|Selector23~3 Global clock " "Automatically promoted signal \"krypton:krypton_det_instance\|Selector23~3\" to use Global clock" {  } { { "krypton.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/krypton.vhdl" 36 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1634129186277 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1634129186277 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1634129186281 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1634129186309 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1634129186351 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1634129186352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1634129186352 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1634129186352 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634129186369 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1634129186379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1634129186539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634129186815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1634129186819 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1634129187819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634129187819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1634129187852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "8e+01 ns 1.2% " "8e+01 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1634129188107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1634129188147 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1634129188147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1634129189063 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1634129189063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634129189064 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1634129189082 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634129189093 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1634129189129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/output_files/test.fit.smsg " "Generated suppressed messages file D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1634129189178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5086 " "Peak virtual memory: 5086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634129189221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 13 18:16:29 2021 " "Processing ended: Wed Oct 13 18:16:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634129189221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634129189221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634129189221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634129189221 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1634129190504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634129190504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 13 18:16:30 2021 " "Processing started: Wed Oct 13 18:16:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634129190504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1634129190504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FSM-LCD -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FSM-LCD -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1634129190504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1634129190868 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1634129190925 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1634129190932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634129191109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 13 18:16:31 2021 " "Processing ended: Wed Oct 13 18:16:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634129191109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634129191109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634129191109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1634129191109 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1634129191760 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1634129192614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634129192614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 13 18:16:32 2021 " "Processing started: Wed Oct 13 18:16:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634129192614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1634129192614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FSM-LCD -c test " "Command: quartus_sta FSM-LCD -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1634129192615 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1634129192776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1634129192978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1634129192979 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634129193050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634129193050 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1634129193121 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1634129193464 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1634129193511 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1634129193537 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1634129193538 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcd_clk lcd_clk " "create_clock -period 1.000 -name lcd_clk lcd_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634129193541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inp\[0\] inp\[0\] " "create_clock -period 1.000 -name inp\[0\] inp\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634129193541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634129193541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_slow clk_slow " "create_clock -period 1.000 -name clk_slow clk_slow" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634129193541 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name krypton:krypton_det_instance\|y_present.rst krypton:krypton_det_instance\|y_present.rst " "create_clock -period 1.000 -name krypton:krypton_det_instance\|y_present.rst krypton:krypton_det_instance\|y_present.rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634129193541 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634129193541 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1634129193546 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1634129193559 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1634129193563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.869 " "Worst-case setup slack is -16.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.869            -647.964 lcd_clk  " "  -16.869            -647.964 lcd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.631            -247.587 clk  " "  -11.631            -247.587 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.920             -63.726 inp\[0\]  " "   -6.920             -63.726 inp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.343             -24.422 clk_slow  " "   -4.343             -24.422 clk_slow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.834              -2.834 krypton:krypton_det_instance\|y_present.rst  " "   -2.834              -2.834 krypton:krypton_det_instance\|y_present.rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634129193568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -10.669 " "Worst-case hold slack is -10.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.669            -108.227 inp\[0\]  " "  -10.669            -108.227 inp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.001              -1.853 clk_slow  " "   -1.001              -1.853 clk_slow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094              -0.094 clk  " "   -0.094              -0.094 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 lcd_clk  " "    1.078               0.000 lcd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.799               0.000 krypton:krypton_det_instance\|y_present.rst  " "    1.799               0.000 krypton:krypton_det_instance\|y_present.rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634129193574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634129193585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1634129193588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.423 " "Worst-case minimum pulse width slack is -4.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.423            -266.099 inp\[0\]  " "   -4.423            -266.099 inp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk_slow  " "   -2.289              -2.289 clk_slow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 lcd_clk  " "    0.234               0.000 lcd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 krypton:krypton_det_instance\|y_present.rst  " "    0.500               0.000 krypton:krypton_det_instance\|y_present.rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634129193600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634129193600 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1634129193692 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634129193714 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634129193715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634129193802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 13 18:16:33 2021 " "Processing ended: Wed Oct 13 18:16:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634129193802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634129193802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634129193802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1634129193802 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1634129195033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634129195033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 13 18:16:34 2021 " "Processing started: Wed Oct 13 18:16:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634129195033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1634129195033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FSM-LCD -c test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FSM-LCD -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1634129195034 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1634129195611 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test.vho D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/simulation/modelsim/ simulation " "Generated file test.vho in folder \"D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/EXP-7/FSM-LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634129195724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634129195762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 13 18:16:35 2021 " "Processing ended: Wed Oct 13 18:16:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634129195762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634129195762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634129195762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1634129195762 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus Prime Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1634129196413 ""}
