
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Mon Jul 07 05:52:04 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:374:159)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:374:163)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:349:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.27 seconds. CPU system time: 1.28 seconds. Elapsed time: 12.26 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68,735 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,077 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,227 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 10>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel3<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 3, 10>(int, int, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:199:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_382_1' (firmware/hls_dummy.cpp:382:23) in function 'hls_dummy' completely with a factor of 30 (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-186] Unrolling loop 'HashOutLoop' (firmware/hls_dummy.cpp:266:5) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 3, 2>' completely with a factor of 10 (firmware/hls_dummy.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_dummy.cpp:274:9) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 3, 2>' completely with a factor of 3 (firmware/hls_dummy.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'HashInLoop' (firmware/hls_dummy.cpp:280:13) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 3, 2>' completely with a factor of 10 (firmware/hls_dummy.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_1' (firmware/hls_dummy.cpp:258:20) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 3, 2>' completely with a factor of 30 (firmware/hls_dummy.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ComputePooledLoc' (firmware/hls_dummy.cpp:246:5) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 3, 2>' completely with a factor of 10 (firmware/hls_dummy.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:174:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>' completely with a factor of 10 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:179:9) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>' completely with a factor of 3 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:192:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>' completely with a factor of 10 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:131:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_dummy.cpp:185:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 10>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:366:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:367:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:372:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_pool1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:376:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_pool1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:377:17)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 24.47 seconds. CPU system time: 1.03 seconds. Elapsed time: 28.52 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.503 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.515 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:366:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 10>4'
	 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>'
	 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 3, 2>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:224:32) to (firmware/hls_dummy.cpp:304:1) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 3, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:207:1) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>'... converting 1891 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 3>' (firmware/hls_dummy.cpp:141:35)...510 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.98 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.09 seconds; current allocated memory: 1.562 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 1.623 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 10>4' to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,10,1,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_pooling_avg<ap_fixed,ap_fixed<10,2,5,3,0>,ap_uint<10>,10,3,2>' to 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.626 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.641 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 25.13 seconds. CPU system time: 0.09 seconds. Elapsed time: 25.37 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.86 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.39 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10ns_18_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_18_1_1': 280 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_8s_18_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.59 seconds; current allocated memory: 1.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.39 seconds. CPU system time: 0.42 seconds. Elapsed time: 18.04 seconds; current allocated memory: 1.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.26 seconds; current allocated memory: 1.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_25_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_26_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_27_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_28_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_29_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_25_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_26_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_27_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_28_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_29_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.09 seconds. Elapsed time: 17.81 seconds; current allocated memory: 1.992 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 15.74 seconds. CPU system time: 0.11 seconds. Elapsed time: 15.97 seconds; current allocated memory: 1.999 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.87 seconds; current allocated memory: 1.999 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.65 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 116.2 seconds. CPU system time: 3.67 seconds. Elapsed time: 152.57 seconds; current allocated memory: 563.762 MB.
***** C/RTL SYNTHESIS COMPLETED IN 0h2m32s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.184 ; gain = 114.992 ; free physical = 338813 ; free virtual = 432569
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17222
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2825.570 ; gain = 393.531 ; free physical = 337875 ; free virtual = 431724
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_8s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_8s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c3-s2/avgpool-p10-c3-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3069.953 ; gain = 637.914 ; free physical = 337439 ; free virtual = 431375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3081.828 ; gain = 649.789 ; free physical = 337424 ; free virtual = 431377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3089.832 ; gain = 657.793 ; free physical = 337423 ; free virtual = 431376
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3908.660 ; gain = 1476.621 ; free physical = 336370 ; free virtual = 430423
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 20    
	   2 Input   12 Bit       Adders := 20    
	   2 Input   10 Bit       Adders := 84    
	   3 Input   10 Bit       Adders := 84    
	   5 Input   10 Bit       Adders := 30    
	   4 Input   10 Bit       Adders := 21    
	   3 Input    5 Bit       Adders := 180   
	   2 Input    5 Bit       Adders := 40    
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 220   
+---XORs : 
	   2 Input      1 Bit         XORs := 721   
+---Registers : 
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 571   
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 117   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 110   
	                1 Bit    Registers := 908   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 207   
	   2 Input   10 Bit        Muxes := 535   
	   4 Input   10 Bit        Muxes := 90    
	   6 Input   10 Bit        Muxes := 36    
	   7 Input   10 Bit        Muxes := 234   
	   3 Input   10 Bit        Muxes := 180   
	   2 Input    9 Bit        Muxes := 330   
	   2 Input    7 Bit        Muxes := 4     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 238   
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 113   
	   2 Input    1 Bit        Muxes := 640   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U30/tmp_product, operation Mode is: A*(B:0x111).
DSP Report: operator mul_10s_10ns_18_1_1_U30/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U60/tmp_product, operation Mode is: A*(B:0x111).
DSP Report: operator mul_10s_10ns_18_1_1_U60/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U90/tmp_product, operation Mode is: A*(B:0x111).
DSP Report: operator mul_10s_10ns_18_1_1_U90/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U120/tmp_product, operation Mode is: A*(B:0x111).
DSP Report: operator mul_10s_10ns_18_1_1_U120/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U120/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U150/tmp_product, operation Mode is: A*(B:0x111).
DSP Report: operator mul_10s_10ns_18_1_1_U150/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U150/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U180/tmp_product, operation Mode is: A*(B:0x111).
DSP Report: operator mul_10s_10ns_18_1_1_U180/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U210/tmp_product, operation Mode is: A*(B:0x111).
DSP Report: operator mul_10s_10ns_18_1_1_U210/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U240/tmp_product, operation Mode is: A*(B:0x111).
DSP Report: operator mul_10s_10ns_18_1_1_U240/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U240/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U270/tmp_product, operation Mode is: A*(B:0x111).
DSP Report: operator mul_10s_10ns_18_1_1_U270/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U270/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U300/tmp_product, operation Mode is: A*(B:0x111).
DSP Report: operator mul_10s_10ns_18_1_1_U300/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U300/tmp_product.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:11 . Memory (MB): peak = 4591.270 ; gain = 2159.230 ; free physical = 332795 ; free virtual = 428326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1 | A*(B:0x111) | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1 | A*(B:0x111) | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1 | A*(B:0x111) | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1 | A*(B:0x111) | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1 | A*(B:0x111) | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1 | A*(B:0x111) | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1 | A*(B:0x111) | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1 | A*(B:0x111) | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1 | A*(B:0x111) | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1 | A*(B:0x111) | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:23 ; elapsed = 00:03:19 . Memory (MB): peak = 4591.270 ; gain = 2159.230 ; free physical = 330889 ; free virtual = 427587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:43 ; elapsed = 00:03:39 . Memory (MB): peak = 5390.270 ; gain = 2958.230 ; free physical = 329776 ; free virtual = 426728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:50 ; elapsed = 00:03:46 . Memory (MB): peak = 5390.270 ; gain = 2958.230 ; free physical = 329644 ; free virtual = 426692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:50 ; elapsed = 00:03:46 . Memory (MB): peak = 5390.270 ; gain = 2958.230 ; free physical = 329639 ; free virtual = 426691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:55 ; elapsed = 00:03:52 . Memory (MB): peak = 5390.270 ; gain = 2958.230 ; free physical = 329556 ; free virtual = 426672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:58 ; elapsed = 00:03:54 . Memory (MB): peak = 5390.270 ; gain = 2958.230 ; free physical = 329509 ; free virtual = 426654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:00 ; elapsed = 00:03:56 . Memory (MB): peak = 5390.270 ; gain = 2958.230 ; free physical = 329486 ; free virtual = 426663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:01 ; elapsed = 00:03:57 . Memory (MB): peak = 5390.270 ; gain = 2958.230 ; free physical = 329475 ; free virtual = 426660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1 | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1 | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1 | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1 | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1 | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1 | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1 | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1 | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1 | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_10s_10ns_18_1_1 | (A*B)'      | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |  3009|
|3     |DSP48E2 |    10|
|4     |LUT1    |  1003|
|5     |LUT2    |  8373|
|6     |LUT3    |  6330|
|7     |LUT4    | 10454|
|8     |LUT5    |  3694|
|9     |LUT6    | 23294|
|10    |MUXF7   |    15|
|11    |FDRE    |  6804|
|12    |FDSE    |   333|
|13    |IBUF    |  1004|
|14    |OBUF    |   333|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+------+
|      |Instance                                                               |Module                                                                        |Cells |
+------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+------+
|1     |top                                                                    |                                                                              | 64657|
|2     |  Block_entry28_proc_U0                                                |hls_dummy_Block_entry28_proc                                                  |   246|
|3     |  sparse_arr_feat_conv1_out_10_U                                       |hls_dummy_fifo_w10_d2_S                                                       |    50|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_512                                          |    40|
|5     |  sparse_arr_feat_conv1_out_11_U                                       |hls_dummy_fifo_w10_d2_S_0                                                     |    49|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_511                                          |    40|
|7     |  sparse_arr_feat_conv1_out_12_U                                       |hls_dummy_fifo_w10_d2_S_1                                                     |    41|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_510                                          |    30|
|9     |  sparse_arr_feat_conv1_out_13_U                                       |hls_dummy_fifo_w10_d2_S_2                                                     |    39|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_509                                          |    30|
|11    |  sparse_arr_feat_conv1_out_14_U                                       |hls_dummy_fifo_w10_d2_S_3                                                     |    39|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_508                                          |    30|
|13    |  sparse_arr_feat_conv1_out_15_U                                       |hls_dummy_fifo_w10_d2_S_4                                                     |    40|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_507                                          |    30|
|15    |  sparse_arr_feat_conv1_out_16_U                                       |hls_dummy_fifo_w10_d2_S_5                                                     |    41|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_506                                          |    30|
|17    |  sparse_arr_feat_conv1_out_17_U                                       |hls_dummy_fifo_w10_d2_S_6                                                     |    44|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_505                                          |    30|
|19    |  sparse_arr_feat_conv1_out_18_U                                       |hls_dummy_fifo_w10_d2_S_7                                                     |    39|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_504                                          |    30|
|21    |  sparse_arr_feat_conv1_out_19_U                                       |hls_dummy_fifo_w10_d2_S_8                                                     |    40|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_503                                          |    30|
|23    |  sparse_arr_feat_conv1_out_1_U                                        |hls_dummy_fifo_w10_d2_S_9                                                     |    39|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_502                                          |    30|
|25    |  sparse_arr_feat_conv1_out_20_U                                       |hls_dummy_fifo_w10_d2_S_10                                                    |    39|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_501                                          |    30|
|27    |  sparse_arr_feat_conv1_out_21_U                                       |hls_dummy_fifo_w10_d2_S_11                                                    |    40|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_500                                          |    30|
|29    |  sparse_arr_feat_conv1_out_22_U                                       |hls_dummy_fifo_w10_d2_S_12                                                    |    42|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_499                                          |    30|
|31    |  sparse_arr_feat_conv1_out_23_U                                       |hls_dummy_fifo_w10_d2_S_13                                                    |    40|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_498                                          |    30|
|33    |  sparse_arr_feat_conv1_out_24_U                                       |hls_dummy_fifo_w10_d2_S_14                                                    |    39|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_497                                          |    30|
|35    |  sparse_arr_feat_conv1_out_25_U                                       |hls_dummy_fifo_w10_d2_S_15                                                    |    40|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_496                                          |    30|
|37    |  sparse_arr_feat_conv1_out_26_U                                       |hls_dummy_fifo_w10_d2_S_16                                                    |    39|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_495                                          |    30|
|39    |  sparse_arr_feat_conv1_out_27_U                                       |hls_dummy_fifo_w10_d2_S_17                                                    |    51|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_494                                          |    40|
|41    |  sparse_arr_feat_conv1_out_28_U                                       |hls_dummy_fifo_w10_d2_S_18                                                    |    50|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_493                                          |    40|
|43    |  sparse_arr_feat_conv1_out_29_U                                       |hls_dummy_fifo_w10_d2_S_19                                                    |    50|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_492                                          |    41|
|45    |  sparse_arr_feat_conv1_out_2_U                                        |hls_dummy_fifo_w10_d2_S_20                                                    |    40|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_491                                          |    30|
|47    |  sparse_arr_feat_conv1_out_3_U                                        |hls_dummy_fifo_w10_d2_S_21                                                    |    39|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_490                                          |    30|
|49    |  sparse_arr_feat_conv1_out_4_U                                        |hls_dummy_fifo_w10_d2_S_22                                                    |    40|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_489                                          |    30|
|51    |  sparse_arr_feat_conv1_out_5_U                                        |hls_dummy_fifo_w10_d2_S_23                                                    |    45|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_488                                          |    30|
|53    |  sparse_arr_feat_conv1_out_6_U                                        |hls_dummy_fifo_w10_d2_S_24                                                    |    40|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_487                                          |    30|
|55    |  sparse_arr_feat_conv1_out_7_U                                        |hls_dummy_fifo_w10_d2_S_25                                                    |    40|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_486                                          |    30|
|57    |  sparse_arr_feat_conv1_out_8_U                                        |hls_dummy_fifo_w10_d2_S_26                                                    |    41|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_485                                          |    30|
|59    |  sparse_arr_feat_conv1_out_9_U                                        |hls_dummy_fifo_w10_d2_S_27                                                    |    49|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_484                                          |    40|
|61    |  sparse_arr_feat_conv1_out_U                                          |hls_dummy_fifo_w10_d2_S_28                                                    |    42|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_483                                          |    30|
|63    |  sparse_arr_feat_pool1_out_10_U                                       |hls_dummy_fifo_w10_d2_S_29                                                    |    44|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_482                                          |    32|
|65    |  sparse_arr_feat_pool1_out_11_U                                       |hls_dummy_fifo_w10_d2_S_30                                                    |    41|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_481                                          |    32|
|67    |  sparse_arr_feat_pool1_out_12_U                                       |hls_dummy_fifo_w10_d2_S_31                                                    |    42|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_480                                          |    32|
|69    |  sparse_arr_feat_pool1_out_13_U                                       |hls_dummy_fifo_w10_d2_S_32                                                    |    41|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_479                                          |    32|
|71    |  sparse_arr_feat_pool1_out_14_U                                       |hls_dummy_fifo_w10_d2_S_33                                                    |    42|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_478                                          |    32|
|73    |  sparse_arr_feat_pool1_out_15_U                                       |hls_dummy_fifo_w10_d2_S_34                                                    |    41|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_477                                          |    32|
|75    |  sparse_arr_feat_pool1_out_16_U                                       |hls_dummy_fifo_w10_d2_S_35                                                    |    44|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_476                                          |    32|
|77    |  sparse_arr_feat_pool1_out_17_U                                       |hls_dummy_fifo_w10_d2_S_36                                                    |    43|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_475                                          |    32|
|79    |  sparse_arr_feat_pool1_out_18_U                                       |hls_dummy_fifo_w10_d2_S_37                                                    |    41|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_474                                          |    32|
|81    |  sparse_arr_feat_pool1_out_19_U                                       |hls_dummy_fifo_w10_d2_S_38                                                    |    42|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_473                                          |    32|
|83    |  sparse_arr_feat_pool1_out_1_U                                        |hls_dummy_fifo_w10_d2_S_39                                                    |    41|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_472                                          |    32|
|85    |  sparse_arr_feat_pool1_out_20_U                                       |hls_dummy_fifo_w10_d2_S_40                                                    |    42|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_471                                          |    32|
|87    |  sparse_arr_feat_pool1_out_21_U                                       |hls_dummy_fifo_w10_d2_S_41                                                    |    42|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_470                                          |    32|
|89    |  sparse_arr_feat_pool1_out_22_U                                       |hls_dummy_fifo_w10_d2_S_42                                                    |    42|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_469                                          |    32|
|91    |  sparse_arr_feat_pool1_out_23_U                                       |hls_dummy_fifo_w10_d2_S_43                                                    |    42|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_468                                          |    32|
|93    |  sparse_arr_feat_pool1_out_24_U                                       |hls_dummy_fifo_w10_d2_S_44                                                    |    43|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_467                                          |    32|
|95    |  sparse_arr_feat_pool1_out_25_U                                       |hls_dummy_fifo_w10_d2_S_45                                                    |    42|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_466                                          |    32|
|97    |  sparse_arr_feat_pool1_out_26_U                                       |hls_dummy_fifo_w10_d2_S_46                                                    |    41|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_465                                          |    32|
|99    |  sparse_arr_feat_pool1_out_27_U                                       |hls_dummy_fifo_w10_d2_S_47                                                    |    51|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_464                                          |    40|
|101   |  sparse_arr_feat_pool1_out_28_U                                       |hls_dummy_fifo_w10_d2_S_48                                                    |    50|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_463                                          |    40|
|103   |  sparse_arr_feat_pool1_out_29_U                                       |hls_dummy_fifo_w10_d2_S_49                                                    |    49|
|104   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_462                                          |    40|
|105   |  sparse_arr_feat_pool1_out_2_U                                        |hls_dummy_fifo_w10_d2_S_50                                                    |    43|
|106   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_461                                          |    32|
|107   |  sparse_arr_feat_pool1_out_3_U                                        |hls_dummy_fifo_w10_d2_S_51                                                    |    41|
|108   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_460                                          |    32|
|109   |  sparse_arr_feat_pool1_out_4_U                                        |hls_dummy_fifo_w10_d2_S_52                                                    |    41|
|110   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_459                                          |    32|
|111   |  sparse_arr_feat_pool1_out_5_U                                        |hls_dummy_fifo_w10_d2_S_53                                                    |    46|
|112   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_458                                          |    32|
|113   |  sparse_arr_feat_pool1_out_6_U                                        |hls_dummy_fifo_w10_d2_S_54                                                    |    43|
|114   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_457                                          |    32|
|115   |  sparse_arr_feat_pool1_out_7_U                                        |hls_dummy_fifo_w10_d2_S_55                                                    |    42|
|116   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_456                                          |    32|
|117   |  sparse_arr_feat_pool1_out_8_U                                        |hls_dummy_fifo_w10_d2_S_56                                                    |    42|
|118   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_455                                          |    32|
|119   |  sparse_arr_feat_pool1_out_9_U                                        |hls_dummy_fifo_w10_d2_S_57                                                    |    41|
|120   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_454                                          |    32|
|121   |  sparse_arr_feat_pool1_out_U                                          |hls_dummy_fifo_w10_d2_S_58                                                    |    43|
|122   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_453                                          |    32|
|123   |  sparse_arr_feat_reduce_out_1_U                                       |hls_dummy_fifo_w10_d2_S_59                                                    |  1479|
|124   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_452                                          |  1470|
|125   |  sparse_arr_feat_reduce_out_2_U                                       |hls_dummy_fifo_w10_d2_S_60                                                    |  1395|
|126   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_451                                          |  1385|
|127   |  sparse_arr_feat_reduce_out_3_U                                       |hls_dummy_fifo_w10_d2_S_61                                                    |  1511|
|128   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_450                                          |  1502|
|129   |  sparse_arr_feat_reduce_out_4_U                                       |hls_dummy_fifo_w10_d2_S_62                                                    |  1473|
|130   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_449                                          |  1462|
|131   |  sparse_arr_feat_reduce_out_5_U                                       |hls_dummy_fifo_w10_d2_S_63                                                    |  1400|
|132   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_448                                          |  1391|
|133   |  sparse_arr_feat_reduce_out_6_U                                       |hls_dummy_fifo_w10_d2_S_64                                                    |  1700|
|134   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_447                                          |  1691|
|135   |  sparse_arr_feat_reduce_out_7_U                                       |hls_dummy_fifo_w10_d2_S_65                                                    |  2251|
|136   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_446                                          |  2240|
|137   |  sparse_arr_feat_reduce_out_8_U                                       |hls_dummy_fifo_w10_d2_S_66                                                    |  2031|
|138   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_445                                          |  2021|
|139   |  sparse_arr_feat_reduce_out_9_U                                       |hls_dummy_fifo_w10_d2_S_67                                                    |  1564|
|140   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_444                                          |  1553|
|141   |  sparse_arr_feat_reduce_out_U                                         |hls_dummy_fifo_w10_d2_S_68                                                    |  2127|
|142   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg                                              |  2117|
|143   |  sparse_arr_hash_reduce_out_10_c22_channel_U                          |hls_dummy_fifo_w4_d2_S                                                        |    88|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_443                                           |    77|
|145   |  sparse_arr_hash_reduce_out_10_c_U                                    |hls_dummy_fifo_w4_d2_S_69                                                     |    22|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_442                                           |    13|
|147   |  sparse_arr_hash_reduce_out_11_c23_channel_U                          |hls_dummy_fifo_w4_d2_S_70                                                     |    98|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_441                                           |    88|
|149   |  sparse_arr_hash_reduce_out_11_c_U                                    |hls_dummy_fifo_w4_d2_S_71                                                     |    23|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_440                                           |    13|
|151   |  sparse_arr_hash_reduce_out_12_c24_channel_U                          |hls_dummy_fifo_w4_d2_S_72                                                     |    88|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_439                                           |    78|
|153   |  sparse_arr_hash_reduce_out_12_c_U                                    |hls_dummy_fifo_w4_d2_S_73                                                     |    22|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_438                                           |    13|
|155   |  sparse_arr_hash_reduce_out_13_c25_channel_U                          |hls_dummy_fifo_w4_d2_S_74                                                     |   105|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_437                                           |    96|
|157   |  sparse_arr_hash_reduce_out_13_c_U                                    |hls_dummy_fifo_w4_d2_S_75                                                     |    22|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_436                                           |    13|
|159   |  sparse_arr_hash_reduce_out_14_c26_channel_U                          |hls_dummy_fifo_w4_d2_S_76                                                     |    43|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_435                                           |    33|
|161   |  sparse_arr_hash_reduce_out_14_c_U                                    |hls_dummy_fifo_w4_d2_S_77                                                     |    22|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_434                                           |    13|
|163   |  sparse_arr_hash_reduce_out_15_c27_channel_U                          |hls_dummy_fifo_w4_d2_S_78                                                     |    26|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_433                                           |    17|
|165   |  sparse_arr_hash_reduce_out_15_c_U                                    |hls_dummy_fifo_w4_d2_S_79                                                     |    49|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_432                                           |    13|
|167   |  sparse_arr_hash_reduce_out_16_c28_channel_U                          |hls_dummy_fifo_w4_d2_S_80                                                     |    41|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_431                                           |    31|
|169   |  sparse_arr_hash_reduce_out_16_c_U                                    |hls_dummy_fifo_w4_d2_S_81                                                     |    24|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_430                                           |    13|
|171   |  sparse_arr_hash_reduce_out_17_c29_channel_U                          |hls_dummy_fifo_w4_d2_S_82                                                     |    33|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_429                                           |    23|
|173   |  sparse_arr_hash_reduce_out_17_c_U                                    |hls_dummy_fifo_w4_d2_S_83                                                     |    22|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_428                                           |    13|
|175   |  sparse_arr_hash_reduce_out_18_c30_channel_U                          |hls_dummy_fifo_w4_d2_S_84                                                     |    75|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_427                                           |    65|
|177   |  sparse_arr_hash_reduce_out_18_c_U                                    |hls_dummy_fifo_w4_d2_S_85                                                     |    22|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_426                                           |    13|
|179   |  sparse_arr_hash_reduce_out_19_c31_channel_U                          |hls_dummy_fifo_w4_d2_S_86                                                     |    83|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_425                                           |    74|
|181   |  sparse_arr_hash_reduce_out_19_c_U                                    |hls_dummy_fifo_w4_d2_S_87                                                     |    22|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_424                                           |    13|
|183   |  sparse_arr_hash_reduce_out_1_c13_channel_U                           |hls_dummy_fifo_w4_d2_S_88                                                     |    95|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_423                                           |    85|
|185   |  sparse_arr_hash_reduce_out_1_c_U                                     |hls_dummy_fifo_w4_d2_S_89                                                     |    28|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_422                                           |    19|
|187   |  sparse_arr_hash_reduce_out_2_c14_channel_U                           |hls_dummy_fifo_w4_d2_S_90                                                     |    64|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_421                                           |    54|
|189   |  sparse_arr_hash_reduce_out_2_c_U                                     |hls_dummy_fifo_w4_d2_S_91                                                     |    28|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_420                                           |    19|
|191   |  sparse_arr_hash_reduce_out_3_c15_channel_U                           |hls_dummy_fifo_w4_d2_S_92                                                     |    63|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_419                                           |    54|
|193   |  sparse_arr_hash_reduce_out_3_c_U                                     |hls_dummy_fifo_w4_d2_S_93                                                     |    29|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_418                                           |    19|
|195   |  sparse_arr_hash_reduce_out_4_c16_channel_U                           |hls_dummy_fifo_w4_d2_S_94                                                     |    66|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_417                                           |    55|
|197   |  sparse_arr_hash_reduce_out_4_c_U                                     |hls_dummy_fifo_w4_d2_S_95                                                     |    30|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_416                                           |    19|
|199   |  sparse_arr_hash_reduce_out_5_c17_channel_U                           |hls_dummy_fifo_w4_d2_S_96                                                     |    64|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_415                                           |    52|
|201   |  sparse_arr_hash_reduce_out_5_c_U                                     |hls_dummy_fifo_w4_d2_S_97                                                     |    29|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_414                                           |    19|
|203   |  sparse_arr_hash_reduce_out_6_c18_channel_U                           |hls_dummy_fifo_w4_d2_S_98                                                     |    54|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_413                                           |    43|
|205   |  sparse_arr_hash_reduce_out_6_c_U                                     |hls_dummy_fifo_w4_d2_S_99                                                     |    22|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_412                                           |    13|
|207   |  sparse_arr_hash_reduce_out_7_c19_channel_U                           |hls_dummy_fifo_w4_d2_S_100                                                    |    75|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_411                                           |    66|
|209   |  sparse_arr_hash_reduce_out_7_c_U                                     |hls_dummy_fifo_w4_d2_S_101                                                    |    24|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_410                                           |    13|
|211   |  sparse_arr_hash_reduce_out_8_c20_channel_U                           |hls_dummy_fifo_w4_d2_S_102                                                    |   103|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_409                                           |    93|
|213   |  sparse_arr_hash_reduce_out_8_c_U                                     |hls_dummy_fifo_w4_d2_S_103                                                    |    23|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_408                                           |    13|
|215   |  sparse_arr_hash_reduce_out_9_c21_channel_U                           |hls_dummy_fifo_w4_d2_S_104                                                    |   111|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_407                                           |   100|
|217   |  sparse_arr_hash_reduce_out_9_c_U                                     |hls_dummy_fifo_w4_d2_S_105                                                    |    23|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_406                                           |    13|
|219   |  sparse_arr_hash_reduce_out_c12_channel_U                             |hls_dummy_fifo_w4_d2_S_106                                                    |   122|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_405                                           |   112|
|221   |  sparse_arr_hash_reduce_out_c_U                                       |hls_dummy_fifo_w4_d2_S_107                                                    |    29|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg                                               |    19|
|223   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_U0    |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_3_s    | 32691|
|224   |    mul_10s_10ns_18_1_1_U120                                           |hls_dummy_mul_10s_10ns_18_1_1                                                 |    54|
|225   |    mul_10s_10ns_18_1_1_U150                                           |hls_dummy_mul_10s_10ns_18_1_1_108                                             |    54|
|226   |    mul_10s_10ns_18_1_1_U180                                           |hls_dummy_mul_10s_10ns_18_1_1_109                                             |    54|
|227   |    mul_10s_10ns_18_1_1_U210                                           |hls_dummy_mul_10s_10ns_18_1_1_110                                             |    54|
|228   |    mul_10s_10ns_18_1_1_U240                                           |hls_dummy_mul_10s_10ns_18_1_1_111                                             |    54|
|229   |    mul_10s_10ns_18_1_1_U270                                           |hls_dummy_mul_10s_10ns_18_1_1_112                                             |    54|
|230   |    mul_10s_10ns_18_1_1_U30                                            |hls_dummy_mul_10s_10ns_18_1_1_113                                             |    54|
|231   |    mul_10s_10ns_18_1_1_U300                                           |hls_dummy_mul_10s_10ns_18_1_1_114                                             |    54|
|232   |    mul_10s_10ns_18_1_1_U60                                            |hls_dummy_mul_10s_10ns_18_1_1_115                                             |    54|
|233   |    mul_10s_10ns_18_1_1_U90                                            |hls_dummy_mul_10s_10ns_18_1_1_116                                             |    54|
|234   |    mul_10s_10s_18_1_1_U101                                            |hls_dummy_mul_10s_10s_18_1_1                                                  |    71|
|235   |    mul_10s_10s_18_1_1_U102                                            |hls_dummy_mul_10s_10s_18_1_1_117                                              |   126|
|236   |    mul_10s_10s_18_1_1_U103                                            |hls_dummy_mul_10s_10s_18_1_1_118                                              |   126|
|237   |    mul_10s_10s_18_1_1_U104                                            |hls_dummy_mul_10s_10s_18_1_1_119                                              |   135|
|238   |    mul_10s_10s_18_1_1_U105                                            |hls_dummy_mul_10s_10s_18_1_1_120                                              |   126|
|239   |    mul_10s_10s_18_1_1_U106                                            |hls_dummy_mul_10s_10s_18_1_1_121                                              |   126|
|240   |    mul_10s_10s_18_1_1_U107                                            |hls_dummy_mul_10s_10s_18_1_1_122                                              |    75|
|241   |    mul_10s_10s_18_1_1_U108                                            |hls_dummy_mul_10s_10s_18_1_1_123                                              |    71|
|242   |    mul_10s_10s_18_1_1_U109                                            |hls_dummy_mul_10s_10s_18_1_1_124                                              |   135|
|243   |    mul_10s_10s_18_1_1_U11                                             |hls_dummy_mul_10s_10s_18_1_1_125                                              |   104|
|244   |    mul_10s_10s_18_1_1_U110                                            |hls_dummy_mul_10s_10s_18_1_1_126                                              |    20|
|245   |    mul_10s_10s_18_1_1_U111                                            |hls_dummy_mul_10s_10s_18_1_1_127                                              |    65|
|246   |    mul_10s_10s_18_1_1_U112                                            |hls_dummy_mul_10s_10s_18_1_1_128                                              |    84|
|247   |    mul_10s_10s_18_1_1_U113                                            |hls_dummy_mul_10s_10s_18_1_1_129                                              |    84|
|248   |    mul_10s_10s_18_1_1_U114                                            |hls_dummy_mul_10s_10s_18_1_1_130                                              |    93|
|249   |    mul_10s_10s_18_1_1_U115                                            |hls_dummy_mul_10s_10s_18_1_1_131                                              |    84|
|250   |    mul_10s_10s_18_1_1_U116                                            |hls_dummy_mul_10s_10s_18_1_1_132                                              |    84|
|251   |    mul_10s_10s_18_1_1_U117                                            |hls_dummy_mul_10s_10s_18_1_1_133                                              |    69|
|252   |    mul_10s_10s_18_1_1_U118                                            |hls_dummy_mul_10s_10s_18_1_1_134                                              |    65|
|253   |    mul_10s_10s_18_1_1_U119                                            |hls_dummy_mul_10s_10s_18_1_1_135                                              |    93|
|254   |    mul_10s_10s_18_1_1_U12                                             |hls_dummy_mul_10s_10s_18_1_1_136                                              |   149|
|255   |    mul_10s_10s_18_1_1_U121                                            |hls_dummy_mul_10s_10s_18_1_1_137                                              |    67|
|256   |    mul_10s_10s_18_1_1_U122                                            |hls_dummy_mul_10s_10s_18_1_1_138                                              |   134|
|257   |    mul_10s_10s_18_1_1_U123                                            |hls_dummy_mul_10s_10s_18_1_1_139                                              |   133|
|258   |    mul_10s_10s_18_1_1_U124                                            |hls_dummy_mul_10s_10s_18_1_1_140                                              |   152|
|259   |    mul_10s_10s_18_1_1_U125                                            |hls_dummy_mul_10s_10s_18_1_1_141                                              |   134|
|260   |    mul_10s_10s_18_1_1_U126                                            |hls_dummy_mul_10s_10s_18_1_1_142                                              |   133|
|261   |    mul_10s_10s_18_1_1_U127                                            |hls_dummy_mul_10s_10s_18_1_1_143                                              |    71|
|262   |    mul_10s_10s_18_1_1_U128                                            |hls_dummy_mul_10s_10s_18_1_1_144                                              |    67|
|263   |    mul_10s_10s_18_1_1_U129                                            |hls_dummy_mul_10s_10s_18_1_1_145                                              |   152|
|264   |    mul_10s_10s_18_1_1_U13                                             |hls_dummy_mul_10s_10s_18_1_1_146                                              |   148|
|265   |    mul_10s_10s_18_1_1_U131                                            |hls_dummy_mul_10s_10s_18_1_1_147                                              |    71|
|266   |    mul_10s_10s_18_1_1_U132                                            |hls_dummy_mul_10s_10s_18_1_1_148                                              |   126|
|267   |    mul_10s_10s_18_1_1_U133                                            |hls_dummy_mul_10s_10s_18_1_1_149                                              |   126|
|268   |    mul_10s_10s_18_1_1_U134                                            |hls_dummy_mul_10s_10s_18_1_1_150                                              |   135|
|269   |    mul_10s_10s_18_1_1_U135                                            |hls_dummy_mul_10s_10s_18_1_1_151                                              |   126|
|270   |    mul_10s_10s_18_1_1_U136                                            |hls_dummy_mul_10s_10s_18_1_1_152                                              |   126|
|271   |    mul_10s_10s_18_1_1_U137                                            |hls_dummy_mul_10s_10s_18_1_1_153                                              |    75|
|272   |    mul_10s_10s_18_1_1_U138                                            |hls_dummy_mul_10s_10s_18_1_1_154                                              |    71|
|273   |    mul_10s_10s_18_1_1_U139                                            |hls_dummy_mul_10s_10s_18_1_1_155                                              |   135|
|274   |    mul_10s_10s_18_1_1_U14                                             |hls_dummy_mul_10s_10s_18_1_1_156                                              |   167|
|275   |    mul_10s_10s_18_1_1_U140                                            |hls_dummy_mul_10s_10s_18_1_1_157                                              |    20|
|276   |    mul_10s_10s_18_1_1_U141                                            |hls_dummy_mul_10s_10s_18_1_1_158                                              |    65|
|277   |    mul_10s_10s_18_1_1_U142                                            |hls_dummy_mul_10s_10s_18_1_1_159                                              |    84|
|278   |    mul_10s_10s_18_1_1_U143                                            |hls_dummy_mul_10s_10s_18_1_1_160                                              |    84|
|279   |    mul_10s_10s_18_1_1_U144                                            |hls_dummy_mul_10s_10s_18_1_1_161                                              |    93|
|280   |    mul_10s_10s_18_1_1_U145                                            |hls_dummy_mul_10s_10s_18_1_1_162                                              |    84|
|281   |    mul_10s_10s_18_1_1_U146                                            |hls_dummy_mul_10s_10s_18_1_1_163                                              |    84|
|282   |    mul_10s_10s_18_1_1_U147                                            |hls_dummy_mul_10s_10s_18_1_1_164                                              |    69|
|283   |    mul_10s_10s_18_1_1_U148                                            |hls_dummy_mul_10s_10s_18_1_1_165                                              |    65|
|284   |    mul_10s_10s_18_1_1_U149                                            |hls_dummy_mul_10s_10s_18_1_1_166                                              |    93|
|285   |    mul_10s_10s_18_1_1_U15                                             |hls_dummy_mul_10s_10s_18_1_1_167                                              |   149|
|286   |    mul_10s_10s_18_1_1_U151                                            |hls_dummy_mul_10s_10s_18_1_1_168                                              |    67|
|287   |    mul_10s_10s_18_1_1_U152                                            |hls_dummy_mul_10s_10s_18_1_1_169                                              |   134|
|288   |    mul_10s_10s_18_1_1_U153                                            |hls_dummy_mul_10s_10s_18_1_1_170                                              |   133|
|289   |    mul_10s_10s_18_1_1_U154                                            |hls_dummy_mul_10s_10s_18_1_1_171                                              |   152|
|290   |    mul_10s_10s_18_1_1_U155                                            |hls_dummy_mul_10s_10s_18_1_1_172                                              |   134|
|291   |    mul_10s_10s_18_1_1_U156                                            |hls_dummy_mul_10s_10s_18_1_1_173                                              |   133|
|292   |    mul_10s_10s_18_1_1_U157                                            |hls_dummy_mul_10s_10s_18_1_1_174                                              |    71|
|293   |    mul_10s_10s_18_1_1_U158                                            |hls_dummy_mul_10s_10s_18_1_1_175                                              |    67|
|294   |    mul_10s_10s_18_1_1_U159                                            |hls_dummy_mul_10s_10s_18_1_1_176                                              |   152|
|295   |    mul_10s_10s_18_1_1_U16                                             |hls_dummy_mul_10s_10s_18_1_1_177                                              |   148|
|296   |    mul_10s_10s_18_1_1_U161                                            |hls_dummy_mul_10s_10s_18_1_1_178                                              |    71|
|297   |    mul_10s_10s_18_1_1_U162                                            |hls_dummy_mul_10s_10s_18_1_1_179                                              |   126|
|298   |    mul_10s_10s_18_1_1_U163                                            |hls_dummy_mul_10s_10s_18_1_1_180                                              |   126|
|299   |    mul_10s_10s_18_1_1_U164                                            |hls_dummy_mul_10s_10s_18_1_1_181                                              |   135|
|300   |    mul_10s_10s_18_1_1_U165                                            |hls_dummy_mul_10s_10s_18_1_1_182                                              |   126|
|301   |    mul_10s_10s_18_1_1_U166                                            |hls_dummy_mul_10s_10s_18_1_1_183                                              |   126|
|302   |    mul_10s_10s_18_1_1_U167                                            |hls_dummy_mul_10s_10s_18_1_1_184                                              |    75|
|303   |    mul_10s_10s_18_1_1_U168                                            |hls_dummy_mul_10s_10s_18_1_1_185                                              |    71|
|304   |    mul_10s_10s_18_1_1_U169                                            |hls_dummy_mul_10s_10s_18_1_1_186                                              |   135|
|305   |    mul_10s_10s_18_1_1_U17                                             |hls_dummy_mul_10s_10s_18_1_1_187                                              |   116|
|306   |    mul_10s_10s_18_1_1_U170                                            |hls_dummy_mul_10s_10s_18_1_1_188                                              |    20|
|307   |    mul_10s_10s_18_1_1_U171                                            |hls_dummy_mul_10s_10s_18_1_1_189                                              |    65|
|308   |    mul_10s_10s_18_1_1_U172                                            |hls_dummy_mul_10s_10s_18_1_1_190                                              |    84|
|309   |    mul_10s_10s_18_1_1_U173                                            |hls_dummy_mul_10s_10s_18_1_1_191                                              |    84|
|310   |    mul_10s_10s_18_1_1_U174                                            |hls_dummy_mul_10s_10s_18_1_1_192                                              |    93|
|311   |    mul_10s_10s_18_1_1_U175                                            |hls_dummy_mul_10s_10s_18_1_1_193                                              |    84|
|312   |    mul_10s_10s_18_1_1_U176                                            |hls_dummy_mul_10s_10s_18_1_1_194                                              |    84|
|313   |    mul_10s_10s_18_1_1_U177                                            |hls_dummy_mul_10s_10s_18_1_1_195                                              |    69|
|314   |    mul_10s_10s_18_1_1_U178                                            |hls_dummy_mul_10s_10s_18_1_1_196                                              |    65|
|315   |    mul_10s_10s_18_1_1_U179                                            |hls_dummy_mul_10s_10s_18_1_1_197                                              |    93|
|316   |    mul_10s_10s_18_1_1_U18                                             |hls_dummy_mul_10s_10s_18_1_1_198                                              |   104|
|317   |    mul_10s_10s_18_1_1_U181                                            |hls_dummy_mul_10s_10s_18_1_1_199                                              |    67|
|318   |    mul_10s_10s_18_1_1_U182                                            |hls_dummy_mul_10s_10s_18_1_1_200                                              |   134|
|319   |    mul_10s_10s_18_1_1_U183                                            |hls_dummy_mul_10s_10s_18_1_1_201                                              |   133|
|320   |    mul_10s_10s_18_1_1_U184                                            |hls_dummy_mul_10s_10s_18_1_1_202                                              |   152|
|321   |    mul_10s_10s_18_1_1_U185                                            |hls_dummy_mul_10s_10s_18_1_1_203                                              |   134|
|322   |    mul_10s_10s_18_1_1_U186                                            |hls_dummy_mul_10s_10s_18_1_1_204                                              |   133|
|323   |    mul_10s_10s_18_1_1_U187                                            |hls_dummy_mul_10s_10s_18_1_1_205                                              |    71|
|324   |    mul_10s_10s_18_1_1_U188                                            |hls_dummy_mul_10s_10s_18_1_1_206                                              |    67|
|325   |    mul_10s_10s_18_1_1_U189                                            |hls_dummy_mul_10s_10s_18_1_1_207                                              |   152|
|326   |    mul_10s_10s_18_1_1_U19                                             |hls_dummy_mul_10s_10s_18_1_1_208                                              |   167|
|327   |    mul_10s_10s_18_1_1_U191                                            |hls_dummy_mul_10s_10s_18_1_1_209                                              |    71|
|328   |    mul_10s_10s_18_1_1_U192                                            |hls_dummy_mul_10s_10s_18_1_1_210                                              |   126|
|329   |    mul_10s_10s_18_1_1_U193                                            |hls_dummy_mul_10s_10s_18_1_1_211                                              |   126|
|330   |    mul_10s_10s_18_1_1_U194                                            |hls_dummy_mul_10s_10s_18_1_1_212                                              |   135|
|331   |    mul_10s_10s_18_1_1_U195                                            |hls_dummy_mul_10s_10s_18_1_1_213                                              |   126|
|332   |    mul_10s_10s_18_1_1_U196                                            |hls_dummy_mul_10s_10s_18_1_1_214                                              |   126|
|333   |    mul_10s_10s_18_1_1_U197                                            |hls_dummy_mul_10s_10s_18_1_1_215                                              |    68|
|334   |    mul_10s_10s_18_1_1_U198                                            |hls_dummy_mul_10s_10s_18_1_1_216                                              |    64|
|335   |    mul_10s_10s_18_1_1_U199                                            |hls_dummy_mul_10s_10s_18_1_1_217                                              |   135|
|336   |    mul_10s_10s_18_1_1_U20                                             |hls_dummy_mul_10s_10s_18_1_1_218                                              |    20|
|337   |    mul_10s_10s_18_1_1_U200                                            |hls_dummy_mul_10s_10s_18_1_1_219                                              |    20|
|338   |    mul_10s_10s_18_1_1_U201                                            |hls_dummy_mul_10s_10s_18_1_1_220                                              |    65|
|339   |    mul_10s_10s_18_1_1_U202                                            |hls_dummy_mul_10s_10s_18_1_1_221                                              |    84|
|340   |    mul_10s_10s_18_1_1_U203                                            |hls_dummy_mul_10s_10s_18_1_1_222                                              |    84|
|341   |    mul_10s_10s_18_1_1_U204                                            |hls_dummy_mul_10s_10s_18_1_1_223                                              |    93|
|342   |    mul_10s_10s_18_1_1_U205                                            |hls_dummy_mul_10s_10s_18_1_1_224                                              |    84|
|343   |    mul_10s_10s_18_1_1_U206                                            |hls_dummy_mul_10s_10s_18_1_1_225                                              |    84|
|344   |    mul_10s_10s_18_1_1_U207                                            |hls_dummy_mul_10s_10s_18_1_1_226                                              |    64|
|345   |    mul_10s_10s_18_1_1_U208                                            |hls_dummy_mul_10s_10s_18_1_1_227                                              |    60|
|346   |    mul_10s_10s_18_1_1_U209                                            |hls_dummy_mul_10s_10s_18_1_1_228                                              |    93|
|347   |    mul_10s_10s_18_1_1_U21                                             |hls_dummy_mul_10s_10s_18_1_1_229                                              |    60|
|348   |    mul_10s_10s_18_1_1_U211                                            |hls_dummy_mul_10s_10s_18_1_1_230                                              |    67|
|349   |    mul_10s_10s_18_1_1_U212                                            |hls_dummy_mul_10s_10s_18_1_1_231                                              |   134|
|350   |    mul_10s_10s_18_1_1_U213                                            |hls_dummy_mul_10s_10s_18_1_1_232                                              |   133|
|351   |    mul_10s_10s_18_1_1_U214                                            |hls_dummy_mul_10s_10s_18_1_1_233                                              |   152|
|352   |    mul_10s_10s_18_1_1_U215                                            |hls_dummy_mul_10s_10s_18_1_1_234                                              |   134|
|353   |    mul_10s_10s_18_1_1_U216                                            |hls_dummy_mul_10s_10s_18_1_1_235                                              |   133|
|354   |    mul_10s_10s_18_1_1_U217                                            |hls_dummy_mul_10s_10s_18_1_1_236                                              |    69|
|355   |    mul_10s_10s_18_1_1_U218                                            |hls_dummy_mul_10s_10s_18_1_1_237                                              |    65|
|356   |    mul_10s_10s_18_1_1_U219                                            |hls_dummy_mul_10s_10s_18_1_1_238                                              |   152|
|357   |    mul_10s_10s_18_1_1_U22                                             |hls_dummy_mul_10s_10s_18_1_1_239                                              |    85|
|358   |    mul_10s_10s_18_1_1_U221                                            |hls_dummy_mul_10s_10s_18_1_1_240                                              |    64|
|359   |    mul_10s_10s_18_1_1_U222                                            |hls_dummy_mul_10s_10s_18_1_1_241                                              |   126|
|360   |    mul_10s_10s_18_1_1_U223                                            |hls_dummy_mul_10s_10s_18_1_1_242                                              |   126|
|361   |    mul_10s_10s_18_1_1_U224                                            |hls_dummy_mul_10s_10s_18_1_1_243                                              |   135|
|362   |    mul_10s_10s_18_1_1_U225                                            |hls_dummy_mul_10s_10s_18_1_1_244                                              |   126|
|363   |    mul_10s_10s_18_1_1_U226                                            |hls_dummy_mul_10s_10s_18_1_1_245                                              |   126|
|364   |    mul_10s_10s_18_1_1_U227                                            |hls_dummy_mul_10s_10s_18_1_1_246                                              |    68|
|365   |    mul_10s_10s_18_1_1_U228                                            |hls_dummy_mul_10s_10s_18_1_1_247                                              |    64|
|366   |    mul_10s_10s_18_1_1_U229                                            |hls_dummy_mul_10s_10s_18_1_1_248                                              |   135|
|367   |    mul_10s_10s_18_1_1_U23                                             |hls_dummy_mul_10s_10s_18_1_1_249                                              |    85|
|368   |    mul_10s_10s_18_1_1_U230                                            |hls_dummy_mul_10s_10s_18_1_1_250                                              |    20|
|369   |    mul_10s_10s_18_1_1_U231                                            |hls_dummy_mul_10s_10s_18_1_1_251                                              |    60|
|370   |    mul_10s_10s_18_1_1_U232                                            |hls_dummy_mul_10s_10s_18_1_1_252                                              |    84|
|371   |    mul_10s_10s_18_1_1_U233                                            |hls_dummy_mul_10s_10s_18_1_1_253                                              |    84|
|372   |    mul_10s_10s_18_1_1_U234                                            |hls_dummy_mul_10s_10s_18_1_1_254                                              |    93|
|373   |    mul_10s_10s_18_1_1_U235                                            |hls_dummy_mul_10s_10s_18_1_1_255                                              |    84|
|374   |    mul_10s_10s_18_1_1_U236                                            |hls_dummy_mul_10s_10s_18_1_1_256                                              |    84|
|375   |    mul_10s_10s_18_1_1_U237                                            |hls_dummy_mul_10s_10s_18_1_1_257                                              |    64|
|376   |    mul_10s_10s_18_1_1_U238                                            |hls_dummy_mul_10s_10s_18_1_1_258                                              |    60|
|377   |    mul_10s_10s_18_1_1_U239                                            |hls_dummy_mul_10s_10s_18_1_1_259                                              |    93|
|378   |    mul_10s_10s_18_1_1_U24                                             |hls_dummy_mul_10s_10s_18_1_1_260                                              |    94|
|379   |    mul_10s_10s_18_1_1_U241                                            |hls_dummy_mul_10s_10s_18_1_1_261                                              |    65|
|380   |    mul_10s_10s_18_1_1_U242                                            |hls_dummy_mul_10s_10s_18_1_1_262                                              |   134|
|381   |    mul_10s_10s_18_1_1_U243                                            |hls_dummy_mul_10s_10s_18_1_1_263                                              |   133|
|382   |    mul_10s_10s_18_1_1_U244                                            |hls_dummy_mul_10s_10s_18_1_1_264                                              |   152|
|383   |    mul_10s_10s_18_1_1_U245                                            |hls_dummy_mul_10s_10s_18_1_1_265                                              |   134|
|384   |    mul_10s_10s_18_1_1_U246                                            |hls_dummy_mul_10s_10s_18_1_1_266                                              |   133|
|385   |    mul_10s_10s_18_1_1_U247                                            |hls_dummy_mul_10s_10s_18_1_1_267                                              |    69|
|386   |    mul_10s_10s_18_1_1_U248                                            |hls_dummy_mul_10s_10s_18_1_1_268                                              |    65|
|387   |    mul_10s_10s_18_1_1_U249                                            |hls_dummy_mul_10s_10s_18_1_1_269                                              |   152|
|388   |    mul_10s_10s_18_1_1_U25                                             |hls_dummy_mul_10s_10s_18_1_1_270                                              |    85|
|389   |    mul_10s_10s_18_1_1_U251                                            |hls_dummy_mul_10s_10s_18_1_1_271                                              |    64|
|390   |    mul_10s_10s_18_1_1_U252                                            |hls_dummy_mul_10s_10s_18_1_1_272                                              |   126|
|391   |    mul_10s_10s_18_1_1_U253                                            |hls_dummy_mul_10s_10s_18_1_1_273                                              |   126|
|392   |    mul_10s_10s_18_1_1_U254                                            |hls_dummy_mul_10s_10s_18_1_1_274                                              |   135|
|393   |    mul_10s_10s_18_1_1_U255                                            |hls_dummy_mul_10s_10s_18_1_1_275                                              |   126|
|394   |    mul_10s_10s_18_1_1_U256                                            |hls_dummy_mul_10s_10s_18_1_1_276                                              |   126|
|395   |    mul_10s_10s_18_1_1_U257                                            |hls_dummy_mul_10s_10s_18_1_1_277                                              |    68|
|396   |    mul_10s_10s_18_1_1_U258                                            |hls_dummy_mul_10s_10s_18_1_1_278                                              |    64|
|397   |    mul_10s_10s_18_1_1_U259                                            |hls_dummy_mul_10s_10s_18_1_1_279                                              |   135|
|398   |    mul_10s_10s_18_1_1_U26                                             |hls_dummy_mul_10s_10s_18_1_1_280                                              |    85|
|399   |    mul_10s_10s_18_1_1_U260                                            |hls_dummy_mul_10s_10s_18_1_1_281                                              |    20|
|400   |    mul_10s_10s_18_1_1_U261                                            |hls_dummy_mul_10s_10s_18_1_1_282                                              |    60|
|401   |    mul_10s_10s_18_1_1_U262                                            |hls_dummy_mul_10s_10s_18_1_1_283                                              |    84|
|402   |    mul_10s_10s_18_1_1_U263                                            |hls_dummy_mul_10s_10s_18_1_1_284                                              |    84|
|403   |    mul_10s_10s_18_1_1_U264                                            |hls_dummy_mul_10s_10s_18_1_1_285                                              |    93|
|404   |    mul_10s_10s_18_1_1_U265                                            |hls_dummy_mul_10s_10s_18_1_1_286                                              |    84|
|405   |    mul_10s_10s_18_1_1_U266                                            |hls_dummy_mul_10s_10s_18_1_1_287                                              |    84|
|406   |    mul_10s_10s_18_1_1_U267                                            |hls_dummy_mul_10s_10s_18_1_1_288                                              |    64|
|407   |    mul_10s_10s_18_1_1_U268                                            |hls_dummy_mul_10s_10s_18_1_1_289                                              |    60|
|408   |    mul_10s_10s_18_1_1_U269                                            |hls_dummy_mul_10s_10s_18_1_1_290                                              |    93|
|409   |    mul_10s_10s_18_1_1_U27                                             |hls_dummy_mul_10s_10s_18_1_1_291                                              |    64|
|410   |    mul_10s_10s_18_1_1_U271                                            |hls_dummy_mul_10s_10s_18_1_1_292                                              |    65|
|411   |    mul_10s_10s_18_1_1_U272                                            |hls_dummy_mul_10s_10s_18_1_1_293                                              |   134|
|412   |    mul_10s_10s_18_1_1_U273                                            |hls_dummy_mul_10s_10s_18_1_1_294                                              |   133|
|413   |    mul_10s_10s_18_1_1_U274                                            |hls_dummy_mul_10s_10s_18_1_1_295                                              |   152|
|414   |    mul_10s_10s_18_1_1_U275                                            |hls_dummy_mul_10s_10s_18_1_1_296                                              |   134|
|415   |    mul_10s_10s_18_1_1_U276                                            |hls_dummy_mul_10s_10s_18_1_1_297                                              |   133|
|416   |    mul_10s_10s_18_1_1_U277                                            |hls_dummy_mul_10s_10s_18_1_1_298                                              |    69|
|417   |    mul_10s_10s_18_1_1_U278                                            |hls_dummy_mul_10s_10s_18_1_1_299                                              |    65|
|418   |    mul_10s_10s_18_1_1_U279                                            |hls_dummy_mul_10s_10s_18_1_1_300                                              |   152|
|419   |    mul_10s_10s_18_1_1_U28                                             |hls_dummy_mul_10s_10s_18_1_1_301                                              |    60|
|420   |    mul_10s_10s_18_1_1_U281                                            |hls_dummy_mul_10s_10s_18_1_1_302                                              |    71|
|421   |    mul_10s_10s_18_1_1_U282                                            |hls_dummy_mul_10s_10s_18_1_1_303                                              |   126|
|422   |    mul_10s_10s_18_1_1_U283                                            |hls_dummy_mul_10s_10s_18_1_1_304                                              |   126|
|423   |    mul_10s_10s_18_1_1_U284                                            |hls_dummy_mul_10s_10s_18_1_1_305                                              |   135|
|424   |    mul_10s_10s_18_1_1_U285                                            |hls_dummy_mul_10s_10s_18_1_1_306                                              |   126|
|425   |    mul_10s_10s_18_1_1_U286                                            |hls_dummy_mul_10s_10s_18_1_1_307                                              |   126|
|426   |    mul_10s_10s_18_1_1_U287                                            |hls_dummy_mul_10s_10s_18_1_1_308                                              |    75|
|427   |    mul_10s_10s_18_1_1_U288                                            |hls_dummy_mul_10s_10s_18_1_1_309                                              |    71|
|428   |    mul_10s_10s_18_1_1_U289                                            |hls_dummy_mul_10s_10s_18_1_1_310                                              |   135|
|429   |    mul_10s_10s_18_1_1_U29                                             |hls_dummy_mul_10s_10s_18_1_1_311                                              |    94|
|430   |    mul_10s_10s_18_1_1_U290                                            |hls_dummy_mul_10s_10s_18_1_1_312                                              |    20|
|431   |    mul_10s_10s_18_1_1_U291                                            |hls_dummy_mul_10s_10s_18_1_1_313                                              |    65|
|432   |    mul_10s_10s_18_1_1_U292                                            |hls_dummy_mul_10s_10s_18_1_1_314                                              |    84|
|433   |    mul_10s_10s_18_1_1_U293                                            |hls_dummy_mul_10s_10s_18_1_1_315                                              |    84|
|434   |    mul_10s_10s_18_1_1_U294                                            |hls_dummy_mul_10s_10s_18_1_1_316                                              |    93|
|435   |    mul_10s_10s_18_1_1_U295                                            |hls_dummy_mul_10s_10s_18_1_1_317                                              |    84|
|436   |    mul_10s_10s_18_1_1_U296                                            |hls_dummy_mul_10s_10s_18_1_1_318                                              |    84|
|437   |    mul_10s_10s_18_1_1_U297                                            |hls_dummy_mul_10s_10s_18_1_1_319                                              |    69|
|438   |    mul_10s_10s_18_1_1_U298                                            |hls_dummy_mul_10s_10s_18_1_1_320                                              |    65|
|439   |    mul_10s_10s_18_1_1_U299                                            |hls_dummy_mul_10s_10s_18_1_1_321                                              |    93|
|440   |    mul_10s_10s_18_1_1_U301                                            |hls_dummy_mul_10s_10s_18_1_1_322                                              |    67|
|441   |    mul_10s_10s_18_1_1_U302                                            |hls_dummy_mul_10s_10s_18_1_1_323                                              |   135|
|442   |    mul_10s_10s_18_1_1_U303                                            |hls_dummy_mul_10s_10s_18_1_1_324                                              |   134|
|443   |    mul_10s_10s_18_1_1_U304                                            |hls_dummy_mul_10s_10s_18_1_1_325                                              |   153|
|444   |    mul_10s_10s_18_1_1_U305                                            |hls_dummy_mul_10s_10s_18_1_1_326                                              |   135|
|445   |    mul_10s_10s_18_1_1_U306                                            |hls_dummy_mul_10s_10s_18_1_1_327                                              |   134|
|446   |    mul_10s_10s_18_1_1_U307                                            |hls_dummy_mul_10s_10s_18_1_1_328                                              |    71|
|447   |    mul_10s_10s_18_1_1_U308                                            |hls_dummy_mul_10s_10s_18_1_1_329                                              |    67|
|448   |    mul_10s_10s_18_1_1_U309                                            |hls_dummy_mul_10s_10s_18_1_1_330                                              |   153|
|449   |    mul_10s_10s_18_1_1_U31                                             |hls_dummy_mul_10s_10s_18_1_1_331                                              |    65|
|450   |    mul_10s_10s_18_1_1_U32                                             |hls_dummy_mul_10s_10s_18_1_1_332                                              |   135|
|451   |    mul_10s_10s_18_1_1_U33                                             |hls_dummy_mul_10s_10s_18_1_1_333                                              |   134|
|452   |    mul_10s_10s_18_1_1_U34                                             |hls_dummy_mul_10s_10s_18_1_1_334                                              |   153|
|453   |    mul_10s_10s_18_1_1_U35                                             |hls_dummy_mul_10s_10s_18_1_1_335                                              |   135|
|454   |    mul_10s_10s_18_1_1_U36                                             |hls_dummy_mul_10s_10s_18_1_1_336                                              |   134|
|455   |    mul_10s_10s_18_1_1_U37                                             |hls_dummy_mul_10s_10s_18_1_1_337                                              |    69|
|456   |    mul_10s_10s_18_1_1_U38                                             |hls_dummy_mul_10s_10s_18_1_1_338                                              |    65|
|457   |    mul_10s_10s_18_1_1_U39                                             |hls_dummy_mul_10s_10s_18_1_1_339                                              |   153|
|458   |    mul_10s_10s_18_1_1_U41                                             |hls_dummy_mul_10s_10s_18_1_1_340                                              |    64|
|459   |    mul_10s_10s_18_1_1_U42                                             |hls_dummy_mul_10s_10s_18_1_1_341                                              |   126|
|460   |    mul_10s_10s_18_1_1_U43                                             |hls_dummy_mul_10s_10s_18_1_1_342                                              |   126|
|461   |    mul_10s_10s_18_1_1_U44                                             |hls_dummy_mul_10s_10s_18_1_1_343                                              |   135|
|462   |    mul_10s_10s_18_1_1_U45                                             |hls_dummy_mul_10s_10s_18_1_1_344                                              |   126|
|463   |    mul_10s_10s_18_1_1_U46                                             |hls_dummy_mul_10s_10s_18_1_1_345                                              |   126|
|464   |    mul_10s_10s_18_1_1_U47                                             |hls_dummy_mul_10s_10s_18_1_1_346                                              |    75|
|465   |    mul_10s_10s_18_1_1_U48                                             |hls_dummy_mul_10s_10s_18_1_1_347                                              |    71|
|466   |    mul_10s_10s_18_1_1_U49                                             |hls_dummy_mul_10s_10s_18_1_1_348                                              |   135|
|467   |    mul_10s_10s_18_1_1_U50                                             |hls_dummy_mul_10s_10s_18_1_1_349                                              |    20|
|468   |    mul_10s_10s_18_1_1_U51                                             |hls_dummy_mul_10s_10s_18_1_1_350                                              |    60|
|469   |    mul_10s_10s_18_1_1_U52                                             |hls_dummy_mul_10s_10s_18_1_1_351                                              |    84|
|470   |    mul_10s_10s_18_1_1_U53                                             |hls_dummy_mul_10s_10s_18_1_1_352                                              |    84|
|471   |    mul_10s_10s_18_1_1_U54                                             |hls_dummy_mul_10s_10s_18_1_1_353                                              |    93|
|472   |    mul_10s_10s_18_1_1_U55                                             |hls_dummy_mul_10s_10s_18_1_1_354                                              |    84|
|473   |    mul_10s_10s_18_1_1_U56                                             |hls_dummy_mul_10s_10s_18_1_1_355                                              |    84|
|474   |    mul_10s_10s_18_1_1_U57                                             |hls_dummy_mul_10s_10s_18_1_1_356                                              |    69|
|475   |    mul_10s_10s_18_1_1_U58                                             |hls_dummy_mul_10s_10s_18_1_1_357                                              |    65|
|476   |    mul_10s_10s_18_1_1_U59                                             |hls_dummy_mul_10s_10s_18_1_1_358                                              |    93|
|477   |    mul_10s_10s_18_1_1_U61                                             |hls_dummy_mul_10s_10s_18_1_1_359                                              |    65|
|478   |    mul_10s_10s_18_1_1_U62                                             |hls_dummy_mul_10s_10s_18_1_1_360                                              |   134|
|479   |    mul_10s_10s_18_1_1_U63                                             |hls_dummy_mul_10s_10s_18_1_1_361                                              |   133|
|480   |    mul_10s_10s_18_1_1_U64                                             |hls_dummy_mul_10s_10s_18_1_1_362                                              |   152|
|481   |    mul_10s_10s_18_1_1_U65                                             |hls_dummy_mul_10s_10s_18_1_1_363                                              |   134|
|482   |    mul_10s_10s_18_1_1_U66                                             |hls_dummy_mul_10s_10s_18_1_1_364                                              |   133|
|483   |    mul_10s_10s_18_1_1_U67                                             |hls_dummy_mul_10s_10s_18_1_1_365                                              |    71|
|484   |    mul_10s_10s_18_1_1_U68                                             |hls_dummy_mul_10s_10s_18_1_1_366                                              |    67|
|485   |    mul_10s_10s_18_1_1_U69                                             |hls_dummy_mul_10s_10s_18_1_1_367                                              |   152|
|486   |    mul_10s_10s_18_1_1_U71                                             |hls_dummy_mul_10s_10s_18_1_1_368                                              |    71|
|487   |    mul_10s_10s_18_1_1_U72                                             |hls_dummy_mul_10s_10s_18_1_1_369                                              |   126|
|488   |    mul_10s_10s_18_1_1_U73                                             |hls_dummy_mul_10s_10s_18_1_1_370                                              |   126|
|489   |    mul_10s_10s_18_1_1_U74                                             |hls_dummy_mul_10s_10s_18_1_1_371                                              |   135|
|490   |    mul_10s_10s_18_1_1_U75                                             |hls_dummy_mul_10s_10s_18_1_1_372                                              |   126|
|491   |    mul_10s_10s_18_1_1_U76                                             |hls_dummy_mul_10s_10s_18_1_1_373                                              |   126|
|492   |    mul_10s_10s_18_1_1_U77                                             |hls_dummy_mul_10s_10s_18_1_1_374                                              |    75|
|493   |    mul_10s_10s_18_1_1_U78                                             |hls_dummy_mul_10s_10s_18_1_1_375                                              |    71|
|494   |    mul_10s_10s_18_1_1_U79                                             |hls_dummy_mul_10s_10s_18_1_1_376                                              |   135|
|495   |    mul_10s_10s_18_1_1_U80                                             |hls_dummy_mul_10s_10s_18_1_1_377                                              |    20|
|496   |    mul_10s_10s_18_1_1_U81                                             |hls_dummy_mul_10s_10s_18_1_1_378                                              |    65|
|497   |    mul_10s_10s_18_1_1_U82                                             |hls_dummy_mul_10s_10s_18_1_1_379                                              |    84|
|498   |    mul_10s_10s_18_1_1_U83                                             |hls_dummy_mul_10s_10s_18_1_1_380                                              |    84|
|499   |    mul_10s_10s_18_1_1_U84                                             |hls_dummy_mul_10s_10s_18_1_1_381                                              |    93|
|500   |    mul_10s_10s_18_1_1_U85                                             |hls_dummy_mul_10s_10s_18_1_1_382                                              |    84|
|501   |    mul_10s_10s_18_1_1_U86                                             |hls_dummy_mul_10s_10s_18_1_1_383                                              |    84|
|502   |    mul_10s_10s_18_1_1_U87                                             |hls_dummy_mul_10s_10s_18_1_1_384                                              |    69|
|503   |    mul_10s_10s_18_1_1_U88                                             |hls_dummy_mul_10s_10s_18_1_1_385                                              |    65|
|504   |    mul_10s_10s_18_1_1_U89                                             |hls_dummy_mul_10s_10s_18_1_1_386                                              |    93|
|505   |    mul_10s_10s_18_1_1_U91                                             |hls_dummy_mul_10s_10s_18_1_1_387                                              |    67|
|506   |    mul_10s_10s_18_1_1_U92                                             |hls_dummy_mul_10s_10s_18_1_1_388                                              |   134|
|507   |    mul_10s_10s_18_1_1_U93                                             |hls_dummy_mul_10s_10s_18_1_1_389                                              |   133|
|508   |    mul_10s_10s_18_1_1_U94                                             |hls_dummy_mul_10s_10s_18_1_1_390                                              |   152|
|509   |    mul_10s_10s_18_1_1_U95                                             |hls_dummy_mul_10s_10s_18_1_1_391                                              |   134|
|510   |    mul_10s_10s_18_1_1_U96                                             |hls_dummy_mul_10s_10s_18_1_1_392                                              |   133|
|511   |    mul_10s_10s_18_1_1_U97                                             |hls_dummy_mul_10s_10s_18_1_1_393                                              |    71|
|512   |    mul_10s_10s_18_1_1_U98                                             |hls_dummy_mul_10s_10s_18_1_1_394                                              |    67|
|513   |    mul_10s_10s_18_1_1_U99                                             |hls_dummy_mul_10s_10s_18_1_1_395                                              |   152|
|514   |    mul_10s_8s_18_1_1_U10                                              |hls_dummy_mul_10s_8s_18_1_1                                                   |     8|
|515   |    mul_10s_8s_18_1_1_U100                                             |hls_dummy_mul_10s_8s_18_1_1_396                                               |     8|
|516   |    mul_10s_8s_18_1_1_U130                                             |hls_dummy_mul_10s_8s_18_1_1_397                                               |     8|
|517   |    mul_10s_8s_18_1_1_U160                                             |hls_dummy_mul_10s_8s_18_1_1_398                                               |     8|
|518   |    mul_10s_8s_18_1_1_U190                                             |hls_dummy_mul_10s_8s_18_1_1_399                                               |     8|
|519   |    mul_10s_8s_18_1_1_U220                                             |hls_dummy_mul_10s_8s_18_1_1_400                                               |     8|
|520   |    mul_10s_8s_18_1_1_U250                                             |hls_dummy_mul_10s_8s_18_1_1_401                                               |     8|
|521   |    mul_10s_8s_18_1_1_U280                                             |hls_dummy_mul_10s_8s_18_1_1_402                                               |     8|
|522   |    mul_10s_8s_18_1_1_U40                                              |hls_dummy_mul_10s_8s_18_1_1_403                                               |     8|
|523   |    mul_10s_8s_18_1_1_U70                                              |hls_dummy_mul_10s_8s_18_1_1_404                                               |     8|
|524   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4     |  4416|
|525   |  sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_U0 |hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_10_3_2_s |  4378|
+------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:01 ; elapsed = 00:03:57 . Memory (MB): peak = 5390.270 ; gain = 2958.230 ; free physical = 329471 ; free virtual = 426660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 163 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:01 ; elapsed = 00:03:57 . Memory (MB): peak = 5390.270 ; gain = 2958.230 ; free physical = 329463 ; free virtual = 426652
Synthesis Optimization Complete : Time (s): cpu = 00:04:01 ; elapsed = 00:03:57 . Memory (MB): peak = 5390.277 ; gain = 2958.230 ; free physical = 329463 ; free virtual = 426652
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.9 . Memory (MB): peak = 5390.277 ; gain = 0.000 ; free physical = 329456 ; free virtual = 426757
INFO: [Netlist 29-17] Analyzing 4039 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5446.297 ; gain = 0.000 ; free physical = 327850 ; free virtual = 425276
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1015 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 10 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: fc49de09
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:25 ; elapsed = 00:04:17 . Memory (MB): peak = 5446.297 ; gain = 3038.113 ; free physical = 328032 ; free virtual = 425458
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 5042.649; main = 4762.646; forked = 369.040
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 6357.637; main = 5446.301; forked = 967.363
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5510.328 ; gain = 64.031 ; free physical = 328018 ; free virtual = 425461

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 195788a37

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5549.906 ; gain = 39.578 ; free physical = 327893 ; free virtual = 425375

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 181 inverters resulting in an inversion of 733 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8805bd04

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 5549.906 ; gain = 0.000 ; free physical = 327526 ; free virtual = 425069
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 183 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a064f241

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5549.906 ; gain = 0.000 ; free physical = 327223 ; free virtual = 424778
INFO: [Opt 31-389] Phase Constant propagation created 42 cells and removed 141 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: feb97009

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5549.906 ; gain = 0.000 ; free physical = 327088 ; free virtual = 424653
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: f2639410

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 5549.906 ; gain = 0.000 ; free physical = 326865 ; free virtual = 424466
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 128939345

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5549.906 ; gain = 0.000 ; free physical = 326842 ; free virtual = 424452
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             183  |                                              0  |
|  Constant propagation         |              42  |             141  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12d2fcf5b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5549.906 ; gain = 0.000 ; free physical = 326842 ; free virtual = 424451

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12d2fcf5b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5549.906 ; gain = 0.000 ; free physical = 326833 ; free virtual = 424450

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12d2fcf5b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5549.906 ; gain = 0.000 ; free physical = 326833 ; free virtual = 424450

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5549.906 ; gain = 0.000 ; free physical = 326833 ; free virtual = 424450
Ending Netlist Obfuscation Task | Checksum: 12d2fcf5b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5549.906 ; gain = 0.000 ; free physical = 326833 ; free virtual = 424450
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 5549.906 ; gain = 103.609 ; free physical = 326833 ; free virtual = 424450
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 05:59:33 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h5m2s *****
INFO: [HLS 200-112] Total CPU user time: 425.84 seconds. Total CPU system time: 19.64 seconds. Total elapsed time: 461.44 seconds; peak allocated memory: 1.999 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jul  7 05:59:45 2025...
