Search.setIndex({"alltitles": {"<UNAME> -  Introduction to TheSyDeKick-Part-0": [[0, null]], "<UNAME> - Introduction to TheSyDeKick-Part-1": [[1, null]], "<UNAME> - Introduction to TheSyDeKick-Part-2": [[2, null]], "<UNAME> - Introduction to TheSyDeKick-Part-3": [[3, null]], "<UNAME> - Introduction to TheSyDeKick-Part-4": [[4, null]], "AC Simulation": [[19, "ac-simulation"]], "ADS interface": [[16, null]], "ADS interface Initial setup tutorial": [[15, null]], "Bootcamp": [[5, null]], "Class organization guideline": [[11, "class-organization-guideline"]], "Configuration quickstart": [[11, "configuration-quickstart"]], "Contents:": [[9, null], [16, null]], "Continuous Implementation build process for documentation": [[6, "continuous-implementation-build-process-for-documentation"]], "Default": [[17, "default"]], "Documentation instructions": [[6, null]], "Eldo": [[20, "eldo"]], "Eldo Testbench": [[20, "eldo-testbench"]], "Example": [[8, "example"]], "Example2": [[8, "example2"]], "Examples": [[7, null]], "Frequency domain analysis": [[19, "frequency-domain-analysis"]], "Further reading and related information": [[11, "further-reading-and-related-information"]], "Guidelines to follow": [[11, "guidelines-to-follow"]], "How to create and test new entity": [[11, "how-to-create-and-test-new-entity"]], "How to use TheSyDeKick": [[11, "how-to-use-thesydekick"]], "Icarus": [[17, "icarus"]], "Indices and tables": [[10, null]], "Introduction to TheSyDeKick": [[11, null]], "Inverter": [[12, "inverter"], [14, "inverter"]], "Inverter class": [[12, null]], "Inverter testbench": [[13, "inverter-testbench"]], "Inverter testbench class": [[13, null]], "Inverter tests class": [[14, null]], "Iofile package": [[22, "iofile-package"]], "Issues in intended order of completion": [[5, null]], "Modular system description with objects": [[11, "modular-system-description-with-objects"]], "Module": [[17, "module"]], "Module common": [[17, "module-common"]], "Naming and structure": [[11, "naming-and-structure"]], "Ngspice": [[20, "ngspice"]], "Ngspice Testbench": [[20, "ngspice-testbench"]], "Noise simulation": [[19, "noise-simulation"]], "Notes for developers": [[20, "notes-for-developers"]], "Operation principle": [[11, "operation-principle"]], "Pole-Zero analysis": [[19, "pole-zero-analysis"]], "Project status and releases": [[11, "project-status-and-releases"]], "Questasim": [[17, "questasim"]], "RTL IOfile module": [[17, "rtl-iofile-module"]], "RTL interface classes": [[17, null]], "RTL package": [[17, "rtl-package"]], "Release history": [[11, "release-history"]], "Release schedule": [[11, "release-schedule"]], "Role of section \u2018if __name__==\u201d__main__\u201d\u2019": [[12, "role-of-section-if-name-main"], [14, "role-of-section-if-name-main"]], "Shell scripts": [[18, null]], "Spectre": [[20, "spectre"]], "Spectre Testbench": [[20, "spectre-testbench"]], "Spice": [[20, "spice"]], "Spice Common": [[20, "spice-common"]], "Spice DC Source": [[20, "spice-dc-source"]], "Spice IO-file": [[20, "spice-io-file"]], "Spice Module": [[20, "spice-module"]], "Spice Simulation Command": [[20, "spice-simulation-command"]], "Spice Testbench": [[20, "spice-testbench"], [20, "module-spice.testbench_common"]], "Spice simulation examples": [[19, null]], "Spice simulator interface classess": [[20, null]], "Stability analysis": [[19, "stability-analysis"]], "Structure": [[6, "structure"]], "System modeling and design exploration": [[11, "system-modeling-and-design-exploration"]], "System verilog class": [[17, "system-verilog-class"]], "Testbench": [[17, "testbench"]], "Testbench_common": [[17, "testbench-common"]], "TheSyDeKick - Complete kit for Sytem-on-Chip development": [[9, null]], "Thesdk": [[22, "thesdk"]], "Thesdk core classes": [[22, null]], "Transient simulation": [[19, "transient-simulation"]], "VHDL class": [[17, "vhdl-class"]], "VHDL_entity": [[17, "vhdl-entity"]], "Verilog Module": [[17, "verilog-module"]], "Verilog connector": [[17, "verilog-connector"]], "What is the TheSydeKick": [[11, "what-is-the-thesydekick"]], "What next?": [[11, "what-next"]], "bash2rst.sh": [[8, null]], "doc/shell": [[18, "doc-shell"]], "verilog_testbench": [[17, "verilog-testbench"]]}, "docnames": ["bootcamp/Issue-0", "bootcamp/Issue-1", "bootcamp/Issue-2", "bootcamp/Issue-3", "bootcamp/Issue-4", "bootcamp/bootcamp", "documentation_instructions", "examples", "generated/doc/shell/bash2rst", "index", "indices_and_tables", "introduction", "inverter/sections", "inverter_testbench/sections", "inverter_tests/sections", "momem/initial_setup_tutorial", "momem/sections", "rtl/sections", "shell_scripts", "spice/examples", "spice/interface_classes", "spice/sections", "thesdk/sections"], "envversion": {"sphinx": 64, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.intersphinx": 1, "sphinx.ext.viewcode": 1}, "filenames": ["bootcamp/Issue-0.md", "bootcamp/Issue-1.md", "bootcamp/Issue-2.md", "bootcamp/Issue-3.md", "bootcamp/Issue-4.md", "bootcamp/bootcamp.rst", "documentation_instructions.rst", "examples.rst", "generated/doc/shell/bash2rst.rst", "index.rst", "indices_and_tables.rst", "introduction.rst", "inverter/sections.rst", "inverter_testbench/sections.rst", "inverter_tests/sections.rst", "momem/initial_setup_tutorial.rst", "momem/sections.rst", "rtl/sections.rst", "shell_scripts.rst", "spice/examples.rst", "spice/interface_classes.rst", "spice/sections.rst", "thesdk/sections.rst"], "indexentries": {"__init__() (inverter.inverter method)": [[12, "inverter.inverter.__init__", false], [14, "inverter.inverter.__init__", false]], "__init__() (inverter_testbench.inverter_testbench method)": [[13, "inverter_testbench.inverter_testbench.__init__", false]], "_classfile (thesdk.io property)": [[22, "thesdk.IO._classfile", false]], "_classfile (thesdk.thesdk property)": [[22, "thesdk.thesdk._classfile", false]], "_read_state() (thesdk.thesdk method)": [[22, "thesdk.thesdk._read_state", false]], "_write_state() (thesdk.thesdk method)": [[22, "thesdk.thesdk._write_state", false]], "add_connectors() (rtl.rtl method)": [[17, "rtl.rtl.add_connectors", false]], "add_tb_timescale (rtl.rtl property)": [[17, "rtl.rtl.add_tb_timescale", false]], "adopt() (thesdk.iofile.iofile method)": [[22, "thesdk.iofile.iofile.adopt", false]], "after (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.after", false]], "append_to_data() (spice.spice_iofile.spice_iofile method)": [[20, "spice.spice_iofile.spice_iofile.append_to_data", false]], "assignment (rtl.sv.verilog_connector.verilog_connector property)": [[17, "rtl.sv.verilog_connector.verilog_connector.assignment", false]], "assignment_matchlist (rtl.rtl property)": [[17, "rtl.rtl.assignment_matchlist", false]], "assignment_matchlist (rtl.testbench.testbench property)": [[17, "rtl.testbench.testbench.assignment_matchlist", false]], "assignment_matchlist (rtl.testbench_common.testbench_common property)": [[17, "rtl.testbench_common.testbench_common.assignment_matchlist", false]], "assignments() (rtl.sv.verilog_testbench.verilog_testbench method)": [[17, "rtl.sv.verilog_testbench.verilog_testbench.assignments", false]], "assignments() (rtl.testbench.testbench method)": [[17, "rtl.testbench.testbench.assignments", false]], "bassign() (rtl.sv.verilog_connector.verilog_connector method)": [[17, "rtl.sv.verilog_connector.verilog_connector.bassign", false]], "big_endian (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.big_endian", false]], "clock_definition (rtl.sv.verilog_testbench.verilog_testbench property)": [[17, "rtl.sv.verilog_testbench.verilog_testbench.clock_definition", false]], "clock_definition (rtl.testbench.testbench property)": [[17, "rtl.testbench.testbench.clock_definition", false]], "cmdfile_ext (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.cmdfile_ext", false]], "cmdfile_ext (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.cmdfile_ext", false]], "cmdfile_ext (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.cmdfile_ext", false]], "cmin (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.cmin", false]], "commentchar (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.commentchar", false]], "commentchar (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.commentchar", false]], "commentchar (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.commentchar", false]], "commentline (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.commentline", false]], "commentline (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.commentline", false]], "commentline (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.commentline", false]], "configfile (thesdk.thesdk attribute)": [[22, "thesdk.thesdk.CONFIGFILE", false]], "connect_inputs() (rtl.rtl method)": [[17, "rtl.rtl.connect_inputs", false]], "connect_inputs() (rtl.sv.verilog_testbench.verilog_testbench method)": [[17, "rtl.sv.verilog_testbench.verilog_testbench.connect_inputs", false]], "connect_inputs() (rtl.testbench.testbench method)": [[17, "rtl.testbench.testbench.connect_inputs", false]], "connect_outputs() (rtl.rtl method)": [[17, "rtl.rtl.connect_outputs", false]], "connect_spice_inputs() (spice.spice method)": [[20, "spice.spice.connect_spice_inputs", false]], "connect_spice_outputs() (spice.spice method)": [[20, "spice.spice.connect_spice_outputs", false]], "connector_datamap() (rtl.rtl_iofile.rtl_iofile method)": [[17, "rtl.rtl_iofile.rtl_iofile.connector_datamap", false]], "connector_definitions (rtl.sv.verilog_testbench.verilog_testbench property)": [[17, "rtl.sv.verilog_testbench.verilog_testbench.connector_definitions", false]], "connector_definitions (rtl.testbench.testbench property)": [[17, "rtl.testbench.testbench.connector_definitions", false]], "connectors (rtl.testbench.testbench property)": [[17, "rtl.testbench.testbench.connectors", false]], "connectors (rtl.testbench_common.testbench_common property)": [[17, "rtl.testbench_common.testbench_common.connectors", false]], "content_parameters (rtl.sv.verilog_testbench.verilog_testbench property)": [[17, "rtl.sv.verilog_testbench.verilog_testbench.content_parameters", false]], "content_parameters (rtl.testbench.testbench property)": [[17, "rtl.testbench.testbench.content_parameters", false]], "contents (rtl.module.module property)": [[17, "rtl.module.module.contents", false]], "contents (rtl.module_common.module_common property)": [[17, "rtl.module_common.module_common.contents", false]], "contents (rtl.sv.verilog_module.verilog_module property)": [[17, "rtl.sv.verilog_module.verilog_module.contents", false]], "contents (rtl.vhdl.vhdl_entity.vhdl_entity property)": [[17, "rtl.vhdl.vhdl_entity.vhdl_entity.contents", false]], "copy_dspf() (spice.testbench.testbench method)": [[20, "spice.testbench.testbench.copy_dspf", false]], "copy_or_relink() (rtl.rtl method)": [[17, "rtl.rtl.copy_or_relink", false]], "copy_propval() (thesdk.thesdk method)": [[22, "thesdk.thesdk.copy_propval", false]], "copy_propval_verbosity (thesdk.thesdk property)": [[22, "thesdk.thesdk.copy_propval_verbosity", false]], "copy_rtl_sources() (rtl.rtl method)": [[17, "rtl.rtl.copy_rtl_sources", false]], "create_connectors() (rtl.rtl method)": [[17, "rtl.rtl.create_connectors", false]], "create_nested_sweepresult_dict() (spice.eldo.eldo.eldo method)": [[20, "spice.eldo.eldo.eldo.create_nested_sweepresult_dict", false]], "create_nested_sweepresult_dict() (spice.ngspice.ngspice.ngspice method)": [[20, "spice.ngspice.ngspice.ngspice.create_nested_sweepresult_dict", false]], "create_nested_sweepresult_dict() (spice.spectre.spectre.spectre method)": [[20, "spice.spectre.spectre.spectre.create_nested_sweepresult_dict", false]], "csvskip (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.csvskip", false]], "csvskip (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.csvskip", false]], "csvskip (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.csvskip", false]], "custom_connectors (rtl.rtl property)": [[17, "rtl.rtl.custom_connectors", false]], "custom_subckt_name (spice.spice_module.spice_module property)": [[20, "spice.spice_module.spice_module.custom_subckt_name", false]], "data (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.Data", false]], "data (thesdk.io property)": [[22, "thesdk.IO.Data", false]], "datatype (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.datatype", false]], "datatype (thesdk.iofile.iofile property)": [[22, "thesdk.iofile.iofile.datatype", false]], "dcsource_bundle (spice.spice property)": [[20, "spice.spice.dcsource_bundle", false]], "dcsource_declaration (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.dcsource_declaration", false]], "dcsource_declaration (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.dcsource_declaration", false]], "dcsource_declaration (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.dcsource_declaration", false]], "dcsources (spice.testbench_common.testbench_common property)": [[20, "spice.testbench_common.testbench_common.dcsources", false]], "dcsourcestr (spice.eldo.eldo_testbench.eldo_testbench property)": [[20, "spice.eldo.eldo_testbench.eldo_testbench.dcsourcestr", false]], "dcsourcestr (spice.ngspice.ngspice_testbench.ngspice_testbench property)": [[20, "spice.ngspice.ngspice_testbench.ngspice_testbench.dcsourcestr", false]], "dcsourcestr (spice.spectre.spectre_testbench.spectre_testbench property)": [[20, "spice.spectre.spectre_testbench.spectre_testbench.dcsourcestr", false]], "dcsourcestr (spice.testbench.testbench property)": [[20, "spice.testbench.testbench.dcsourcestr", false]], "debug (spice.spice_iofile.spice_iofile property)": [[20, "spice.spice_iofile.spice_iofile.DEBUG", false]], "debug (spice.testbench.testbench property)": [[20, "spice.testbench.testbench.DEBUG", false]], "debug (thesdk.thesdk property)": [[22, "thesdk.thesdk.DEBUG", false]], "define_io_conditions() (inverter.inverter method)": [[12, "inverter.inverter.define_io_conditions", false], [14, "inverter.inverter.define_io_conditions", false]], "define_testbench() (rtl.sv.verilog_testbench.verilog_testbench method)": [[17, "rtl.sv.verilog_testbench.verilog_testbench.define_testbench", false]], "define_testbench() (rtl.testbench.testbench method)": [[17, "rtl.testbench.testbench.define_testbench", false]], "definition (rtl.module.module property)": [[17, "rtl.module.module.definition", false]], "definition (rtl.module_common.module_common property)": [[17, "rtl.module_common.module_common.definition", false]], "definition (rtl.sv.verilog_connector.verilog_connector property)": [[17, "rtl.sv.verilog_connector.verilog_connector.definition", false]], "definition (rtl.sv.verilog_module.verilog_module property)": [[17, "rtl.sv.verilog_module.verilog_module.definition", false]], "definition (rtl.vhdl.vhdl_entity.vhdl_entity property)": [[17, "rtl.vhdl.vhdl_entity.vhdl_entity.definition", false]], "delete_iofile_bundle() (thesdk.thesdk method)": [[22, "thesdk.thesdk.delete_iofile_bundle", false]], "delete_rtlsimpath() (rtl.rtl method)": [[17, "rtl.rtl.delete_rtlsimpath", false]], "delete_rtlworkpath() (rtl.rtl method)": [[17, "rtl.rtl.delete_rtlworkpath", false]], "delete_spicesimpath() (spice.spice method)": [[20, "spice.spice.delete_spicesimpath", false]], "devname (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.devname", false]], "dictdata (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.DictData", false]], "dir (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.dir", false]], "dir (thesdk.iofile.iofile property)": [[22, "thesdk.iofile.iofile.dir", false]], "directives (rtl.module.module property)": [[17, "rtl.module.module.directives", false]], "distributed_run (spice.spice property)": [[20, "spice.spice.distributed_run", false]], "dspf (spice.spice property)": [[20, "spice.spice.dspf", false]], "dspfinclude (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.dspfinclude", false]], "dspfinclude (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.dspfinclude", false]], "dspfinclude (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.dspfinclude", false]], "dspfincludecmd (spice.testbench.testbench property)": [[20, "spice.testbench.testbench.dspfincludecmd", false]], "dumpfile (rtl.testbench_common.testbench_common property)": [[17, "rtl.testbench_common.testbench_common.dumpfile", false]], "dut (spice.testbench.testbench property)": [[20, "spice.testbench.testbench.dut", false]], "dut_instance (rtl.testbench_common.testbench_common property)": [[17, "rtl.testbench_common.testbench_common.dut_instance", false]], "edgetype (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.edgetype", false]], "eldo (class in spice.eldo.eldo)": [[20, "spice.eldo.eldo.eldo", false]], "eldo_testbench (class in spice.eldo.eldo_testbench)": [[20, "spice.eldo.eldo_testbench.eldo_testbench", false]], "end_condition (rtl.sv.verilog_testbench.verilog_testbench property)": [[17, "rtl.sv.verilog_testbench.verilog_testbench.end_condition", false]], "end_condition (rtl.testbench.testbench property)": [[17, "rtl.testbench.testbench.end_condition", false]], "entitypath (thesdk.thesdk property)": [[22, "thesdk.thesdk.entitypath", false]], "errpreset (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.errpreset", false]], "errpreset (spice.spice property)": [[20, "spice.spice.errpreset", false]], "esc_bus() (spice.testbench_common.testbench_common method)": [[20, "spice.testbench_common.testbench_common.esc_bus", false]], "eventoutdelim (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.eventoutdelim", false]], "eventoutdelim (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.eventoutdelim", false]], "eventoutdelim (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.eventoutdelim", false]], "excludelist (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.excludelist", false]], "execute_rtl_sim() (rtl.rtl method)": [[17, "rtl.rtl.execute_rtl_sim", false]], "execute_spice_sim() (spice.spice method)": [[20, "spice.spice.execute_spice_sim", false]], "export() (rtl.module.module method)": [[17, "rtl.module.module.export", false]], "export() (rtl.module_common.module_common method)": [[17, "rtl.module_common.module_common.export", false]], "export() (rtl.sv.verilog_module.verilog_module method)": [[17, "rtl.sv.verilog_module.verilog_module.export", false]], "export() (rtl.vhdl.vhdl_entity.vhdl_entity method)": [[17, "rtl.vhdl.vhdl_entity.vhdl_entity.export", false]], "export() (spice.testbench.testbench method)": [[20, "spice.testbench.testbench.export", false]], "export_subckts() (spice.spice_module.spice_module method)": [[20, "spice.spice_module.spice_module.export_subckts", false]], "ext_file (spice.spice_dcsource.spice_dcsource property)": [[20, "spice.spice_dcsource.spice_dcsource.ext_file", false]], "ext_start (spice.spice_dcsource.spice_dcsource attribute)": [[20, "spice.spice_dcsource.spice_dcsource.ext_start", false]], "ext_stop (spice.spice_dcsource.spice_dcsource attribute)": [[20, "spice.spice_dcsource.spice_dcsource.ext_stop", false]], "extract (spice.spice_dcsource.spice_dcsource attribute)": [[20, "spice.spice_dcsource.spice_dcsource.extract", false]], "extract_powers() (spice.spice method)": [[20, "spice.spice.extract_powers", false]], "extract_vhdlfiles() (rtl.rtl method)": [[17, "rtl.rtl.extract_vhdlfiles", false]], "extract_vlogfiles() (rtl.rtl method)": [[17, "rtl.rtl.extract_vlogfiles", false]], "extracts (spice.spice property)": [[20, "spice.spice.extracts", false]], "extracts (spice.spice_common.spice_common property)": [[20, "spice.spice_common.spice_common.extracts", false]], "extracts (thesdk.thesdk property)": [[22, "thesdk.thesdk.extracts", false]], "fc (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.fc", false]], "file (spice.spice_iofile.spice_iofile property)": [[20, "spice.spice_iofile.spice_iofile.file", false]], "file (spice.spice_module.spice_module property)": [[20, "spice.spice_module.spice_module.file", false]], "file (thesdk.iofile.iofile property)": [[22, "thesdk.iofile.iofile.file", false]], "fmax (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.fmax", false]], "fmin (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.fmin", false]], "format_ios() (rtl.rtl method)": [[17, "rtl.rtl.format_ios", false]], "fpoints (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.fpoints", false]], "fscale (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.fscale", false]], "fsig (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.fsig", false]], "fstepsize (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.fstepsize", false]], "generate_contents() (rtl.sv.verilog_testbench.verilog_testbench method)": [[17, "rtl.sv.verilog_testbench.verilog_testbench.generate_contents", false]], "generate_contents() (rtl.testbench.testbench method)": [[17, "rtl.testbench.testbench.generate_contents", false]], "generate_contents() (spice.testbench.testbench method)": [[20, "spice.testbench.testbench.generate_contents", false]], "get_input_noise_data() (spice.spectre.spectre.spectre method)": [[20, "spice.spectre.spectre.spectre.get_input_noise_data", false]], "get_ocnprint_data() (spice.spectre.spectre.spectre method)": [[20, "spice.spectre.spectre.spectre.get_ocnPrint_data", false]], "get_output_noise_data() (spice.spectre.spectre.spectre method)": [[20, "spice.spectre.spectre.spectre.get_output_noise_data", false]], "global_parameters (thesdk.thesdk attribute)": [[22, "thesdk.thesdk.global_parameters", false]], "globals (thesdk.thesdk attribute)": [[22, "thesdk.thesdk.GLOBALS", false]], "harmonics (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.harmonics", false]], "has_lsf (thesdk.thesdk property)": [[22, "thesdk.thesdk.has_lsf", false]], "header (rtl.module.module property)": [[17, "rtl.module.module.header", false]], "header (rtl.sv.verilog_module.verilog_module property)": [[17, "rtl.sv.verilog_module.verilog_module.header", false]], "header (rtl.vhdl.vhdl_entity.vhdl_entity property)": [[17, "rtl.vhdl.vhdl_entity.vhdl_entity.header", false]], "header (spice.testbench_common.testbench_common property)": [[20, "spice.testbench_common.testbench_common.header", false]], "home (thesdk.thesdk attribute)": [[22, "thesdk.thesdk.HOME", false]], "icarus (class in rtl.icarus.icarus)": [[17, "rtl.icarus.icarus.icarus", false]], "icarus_controlfilepaths (rtl.icarus.icarus.icarus property)": [[17, "rtl.icarus.icarus.icarus.icarus_controlfilepaths", false]], "icarus_dofilepaths (rtl.icarus.icarus.icarus property)": [[17, "rtl.icarus.icarus.icarus.icarus_dofilepaths", false]], "icarus_rtlcmd (rtl.icarus.icarus.icarus property)": [[17, "rtl.icarus.icarus.icarus.icarus_rtlcmd", false]], "icarus_simdut (rtl.icarus.icarus.icarus property)": [[17, "rtl.icarus.icarus.icarus.icarus_simdut", false]], "icarus_simtb (rtl.icarus.icarus.icarus property)": [[17, "rtl.icarus.icarus.icarus.icarus_simtb", false]], "include (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.include", false]], "include (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.include", false]], "include (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.include", false]], "includecmd (spice.testbench.testbench property)": [[20, "spice.testbench.testbench.includecmd", false]], "init() (inverter.inverter method)": [[12, "inverter.inverter.init", false], [14, "inverter.inverter.init", false]], "init() (inverter_testbench.inverter_testbench method)": [[13, "inverter_testbench.inverter_testbench.init", false]], "initialization (rtl.sv.verilog_connector.verilog_connector property)": [[17, "rtl.sv.verilog_connector.verilog_connector.initialization", false]], "initlog() (thesdk.thesdk class method)": [[22, "thesdk.thesdk.initlog", false]], "inputsignals (spice.eldo.eldo_testbench.eldo_testbench property)": [[20, "spice.eldo.eldo_testbench.eldo_testbench.inputsignals", false]], "inputsignals (spice.ngspice.ngspice_testbench.ngspice_testbench property)": [[20, "spice.ngspice.ngspice_testbench.ngspice_testbench.inputsignals", false]], "inputsignals (spice.spectre.spectre_testbench.spectre_testbench property)": [[20, "spice.spectre.spectre_testbench.spectre_testbench.inputsignals", false]], "inputsignals (spice.testbench.testbench property)": [[20, "spice.testbench.testbench.inputsignals", false]], "instance (rtl.module.module property)": [[17, "rtl.module.module.instance", false]], "instance (spice.spice_module.spice_module property)": [[20, "spice.spice_module.spice_module.instance", false]], "instname (rtl.module_common.module_common property)": [[17, "rtl.module_common.module_common.instname", false]], "interactive_control_contents (rtl.rtl property)": [[17, "rtl.rtl.interactive_control_contents", false]], "interactive_controlfile (rtl.rtl property)": [[17, "rtl.rtl.interactive_controlfile", false]], "interactive_rtl (rtl.rtl property)": [[17, "rtl.rtl.interactive_rtl", false]], "interactive_spice (spice.spice property)": [[20, "spice.spice.interactive_spice", false]], "interp_crossings() (spice.spice_iofile.spice_iofile method)": [[20, "spice.spice_iofile.spice_iofile.interp_crossings", false]], "inverter": [[12, "module-inverter", false], [14, "module-inverter", false]], "inverter (class in inverter)": [[12, "inverter.inverter", false], [14, "inverter.inverter", false]], "inverter_testbench": [[13, "module-inverter_testbench", false]], "inverter_testbench (class in inverter_testbench)": [[13, "inverter_testbench.inverter_testbench", false]], "io (class in thesdk)": [[22, "thesdk.IO", false]], "io_signals (rtl.module.module property)": [[17, "rtl.module.module.io_signals", false]], "io_signals (rtl.module_common.module_common property)": [[17, "rtl.module_common.module_common.io_signals", false]], "io_signals (rtl.sv.verilog_module.verilog_module property)": [[17, "rtl.sv.verilog_module.verilog_module.io_signals", false]], "io_signals (rtl.vhdl.vhdl_entity.vhdl_entity property)": [[17, "rtl.vhdl.vhdl_entity.vhdl_entity.io_signals", false]], "iofile (class in thesdk.iofile)": [[22, "thesdk.iofile.iofile", false]], "iofile_bundle (thesdk.thesdk property)": [[22, "thesdk.thesdk.iofile_bundle", false]], "iofile_close (rtl.sv.verilog_testbench.verilog_testbench property)": [[17, "rtl.sv.verilog_testbench.verilog_testbench.iofile_close", false]], "iofile_close (rtl.testbench.testbench property)": [[17, "rtl.testbench.testbench.iofile_close", false]], "iofile_definitions (rtl.sv.verilog_testbench.verilog_testbench property)": [[17, "rtl.sv.verilog_testbench.verilog_testbench.iofile_definitions", false]], "iofile_definitions (rtl.testbench.testbench property)": [[17, "rtl.testbench.testbench.iofile_definitions", false]], "iofile_eventdict (spice.spice property)": [[20, "spice.spice.iofile_eventdict", false]], "iofiles (rtl.testbench.testbench property)": [[17, "rtl.testbench.testbench.iofiles", false]], "iofiles (spice.testbench_common.testbench_common property)": [[20, "spice.testbench_common.testbench_common.iofiles", false]], "ioformat (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.ioformat", false]], "ioformat (rtl.sv.verilog_connector.verilog_connector property)": [[17, "rtl.sv.verilog_connector.verilog_connector.ioformat", false]], "ioformat (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.ioformat", false]], "ionames (spice.spice_iofile.spice_iofile property)": [[20, "spice.spice_iofile.spice_iofile.ionames", false]], "ionames (thesdk.iofile.iofile property)": [[22, "thesdk.iofile.iofile.ionames", false]], "ios (inverter.inverter attribute)": [[12, "id3", false], [12, "inverter.inverter.IOS", false], [14, "id3", false], [14, "inverter.inverter.IOS", false]], "ios (rtl.module.module property)": [[17, "rtl.module.module.ios", false]], "ios (rtl.module_common.module_common property)": [[17, "rtl.module_common.module_common.ios", false]], "ios (rtl.sv.verilog_module.verilog_module property)": [[17, "rtl.sv.verilog_module.verilog_module.ios", false]], "ios (rtl.vhdl.vhdl_entity.vhdl_entity property)": [[17, "rtl.vhdl.vhdl_entity.vhdl_entity.ios", false]], "ios (thesdk.thesdk property)": [[22, "thesdk.thesdk.IOS", false]], "iotype (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.iotype", false]], "iotype (thesdk.iofile.iofile property)": [[22, "thesdk.iofile.iofile.iotype", false]], "iprobe (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.iprobe", false]], "is_strobed (spice.spice_common.spice_common property)": [[20, "spice.spice_common.spice_common.is_strobed", false]], "lang (rtl.module_common.module_common property)": [[17, "rtl.module_common.module_common.lang", false]], "lang (rtl.rtl property)": [[17, "rtl.rtl.lang", false]], "lang (rtl.testbench_common.testbench_common property)": [[17, "rtl.testbench_common.testbench_common.lang", false]], "langmodule (rtl.module.module property)": [[17, "rtl.module.module.langmodule", false]], "langmodule (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.langmodule", false]], "langmodule (rtl.testbench.testbench property)": [[17, "rtl.testbench.testbench.langmodule", false]], "lastline (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.lastline", false]], "lastline (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.lastline", false]], "lastline (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.lastline", false]], "libcmd (spice.eldo.eldo_testbench.eldo_testbench property)": [[20, "spice.eldo.eldo_testbench.eldo_testbench.libcmd", false]], "libcmd (spice.ngspice.ngspice_testbench.ngspice_testbench property)": [[20, "spice.ngspice.ngspice_testbench.ngspice_testbench.libcmd", false]], "libcmd (spice.spectre.spectre_testbench.spectre_testbench property)": [[20, "spice.spectre.spectre_testbench.spectre_testbench.libcmd", false]], "libcmd (spice.testbench.testbench property)": [[20, "spice.testbench.testbench.libcmd", false]], "load_output_file (spice.spice property)": [[20, "spice.spice.load_output_file", false]], "load_state (spice.spice property)": [[20, "spice.spice.load_state", false]], "load_state (thesdk.thesdk property)": [[22, "thesdk.thesdk.load_state", false]], "load_state_full (thesdk.thesdk property)": [[22, "thesdk.thesdk.load_state_full", false]], "logfile (thesdk.thesdk attribute)": [[22, "thesdk.thesdk.logfile", false]], "lsf_submission (rtl.rtl property)": [[17, "rtl.rtl.lsf_submission", false]], "main() (inverter.inverter method)": [[12, "inverter.inverter.main", false], [14, "inverter.inverter.main", false]], "main() (inverter_testbench.inverter_testbench method)": [[13, "inverter_testbench.inverter_testbench.main", false]], "maxstep (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.maxstep", false]], "mc (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.mc", false]], "mc_seed (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.mc_seed", false]], "method (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.method", false]], "misccmd (rtl.sv.verilog_testbench.verilog_testbench property)": [[17, "rtl.sv.verilog_testbench.verilog_testbench.misccmd", false]], "misccmd (rtl.testbench.testbench property)": [[17, "rtl.testbench.testbench.misccmd", false]], "misccmd (spice.testbench.testbench property)": [[20, "spice.testbench.testbench.misccmd", false]], "model (inverter.inverter attribute)": [[12, "id4", false], [12, "inverter.inverter.model", false], [14, "id4", false], [14, "inverter.inverter.model", false]], "model (thesdk.thesdk property)": [[22, "thesdk.thesdk.model", false]], "model_info (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.model_info", false]], "module": [[12, "module-inverter", false], [13, "module-inverter_testbench", false], [14, "module-inverter", false], [17, "module-rtl", false], [17, "module-rtl.icarus.icarus", false], [17, "module-rtl.module", false], [17, "module-rtl.module_common", false], [17, "module-rtl.questasim.questasim", false], [17, "module-rtl.rtl_iofile", false], [17, "module-rtl.sv.sv", false], [17, "module-rtl.sv.verilog_connector", false], [17, "module-rtl.sv.verilog_module", false], [17, "module-rtl.sv.verilog_testbench", false], [17, "module-rtl.testbench", false], [17, "module-rtl.testbench_common", false], [17, "module-rtl.vhdl.vhdl", false], [17, "module-rtl.vhdl.vhdl_entity", false], [20, "module-spice", false], [20, "module-spice.eldo.eldo", false], [20, "module-spice.eldo.eldo_testbench", false], [20, "module-spice.ngspice.ngspice", false], [20, "module-spice.ngspice.ngspice_testbench", false], [20, "module-spice.spectre.spectre", false], [20, "module-spice.spectre.spectre_testbench", false], [20, "module-spice.spice_common", false], [20, "module-spice.spice_dcsource", false], [20, "module-spice.spice_iofile", false], [20, "module-spice.spice_module", false], [20, "module-spice.spice_simcmd", false], [20, "module-spice.testbench", false], [20, "module-spice.testbench_common", false], [22, "module-thesdk", false], [22, "module-thesdk.iofile", false]], "module (class in rtl.module)": [[17, "rtl.module.module", false]], "module_common (class in rtl.module_common)": [[17, "rtl.module_common.module_common", false]], "modulepaths (thesdk.thesdk attribute)": [[22, "thesdk.thesdk.MODULEPATHS", false]], "name (rtl.module_common.module_common property)": [[17, "rtl.module_common.module_common.name", false]], "name (rtl.rtl property)": [[17, "rtl.rtl.name", false]], "name (spice.spice property)": [[20, "spice.spice.name", false]], "name (spice.spice_dcsource.spice_dcsource attribute)": [[20, "spice.spice_dcsource.spice_dcsource.name", false]], "name (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.name", false]], "name (spice.spice_module.spice_module property)": [[20, "spice.spice_module.spice_module.name", false]], "nbassign() (rtl.sv.verilog_connector.verilog_connector method)": [[17, "rtl.sv.verilog_connector.verilog_connector.nbassign", false]], "neg (spice.spice_dcsource.spice_dcsource attribute)": [[20, "spice.spice_dcsource.spice_dcsource.neg", false]], "netlist_params (thesdk.thesdk property)": [[22, "thesdk.thesdk.netlist_params", false]], "ngspice (class in spice.ngspice.ngspice)": [[20, "spice.ngspice.ngspice.ngspice", false]], "ngspice_testbench (class in spice.ngspice.ngspice_testbench)": [[20, "spice.ngspice.ngspice_testbench.ngspice_testbench", false]], "noise (spice.spice_dcsource.spice_dcsource attribute)": [[20, "spice.spice_dcsource.spice_dcsource.noise", false]], "noise (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.noise", false]], "nproc (spice.spice property)": [[20, "spice.spice.nproc", false]], "nprocflag (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.nprocflag", false]], "nprocflag (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.nprocflag", false]], "nprocflag (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.nprocflag", false]], "num_cols (spice.spectre.spectre_testbench.spectre_testbench property)": [[20, "spice.spectre.spectre_testbench.spectre_testbench.num_cols", false]], "num_processes (spice.spice property)": [[20, "spice.spice.num_processes", false]], "option (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.option", false]], "option (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.option", false]], "option (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.option", false]], "options (spice.eldo.eldo_testbench.eldo_testbench property)": [[20, "spice.eldo.eldo_testbench.eldo_testbench.options", false]], "options (spice.ngspice.ngspice_testbench.ngspice_testbench property)": [[20, "spice.ngspice.ngspice_testbench.ngspice_testbench.options", false]], "options (spice.spectre.spectre_testbench.spectre_testbench property)": [[20, "spice.spectre.spectre_testbench.spectre_testbench.options", false]], "options (spice.testbench_common.testbench_common property)": [[20, "spice.testbench_common.testbench_common.options", false]], "par (thesdk.thesdk property)": [[22, "thesdk.thesdk.par", false]], "parallel() (inverter_testbench.inverter_testbench method)": [[13, "inverter_testbench.inverter_testbench.parallel", false]], "parameter (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.parameter", false]], "parameter (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.parameter", false]], "parameter (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.parameter", false]], "parameter_definitions (rtl.sv.verilog_testbench.verilog_testbench property)": [[17, "rtl.sv.verilog_testbench.verilog_testbench.parameter_definitions", false]], "parameter_definitions (rtl.testbench.testbench property)": [[17, "rtl.testbench.testbench.parameter_definitions", false]], "parameters (rtl.module.module property)": [[17, "rtl.module.module.parameters", false]], "parameters (rtl.module_common.module_common property)": [[17, "rtl.module_common.module_common.parameters", false]], "parameters (rtl.sv.verilog_module.verilog_module property)": [[17, "rtl.sv.verilog_module.verilog_module.parameters", false]], "parameters (rtl.vhdl.vhdl_entity.vhdl_entity property)": [[17, "rtl.vhdl.vhdl_entity.vhdl_entity.parameters", false]], "parameters (spice.testbench.testbench property)": [[20, "spice.testbench.testbench.parameters", false]], "paramname (spice.spice_dcsource.spice_dcsource attribute)": [[20, "spice.spice_dcsource.spice_dcsource.paramname", false]], "parent (spice.spice_dcsource.spice_dcsource attribute)": [[20, "spice.spice_dcsource.spice_dcsource.parent", false]], "parent (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.parent", false]], "parent (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.parent", false]], "parse_io_from_file() (spice.spice_iofile.spice_iofile method)": [[20, "spice.spice_iofile.spice_iofile.parse_io_from_file", false]], "pickle_excludes (thesdk.thesdk property)": [[22, "thesdk.thesdk.pickle_excludes", false]], "plflag (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.plflag", false]], "plflag (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.plflag", false]], "plflag (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.plflag", false]], "plflag (spice.spice property)": [[20, "spice.spice.plflag", false]], "plflag_simcmd_prefix (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.plflag_simcmd_prefix", false]], "plflag_simcmd_prefix (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.plflag_simcmd_prefix", false]], "plflag_simcmd_prefix (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.plflag_simcmd_prefix", false]], "plotcmd (spice.eldo.eldo_testbench.eldo_testbench property)": [[20, "spice.eldo.eldo_testbench.eldo_testbench.plotcmd", false]], "plotcmd (spice.ngspice.ngspice_testbench.ngspice_testbench property)": [[20, "spice.ngspice.ngspice_testbench.ngspice_testbench.plotcmd", false]], "plotcmd (spice.spectre.spectre_testbench.spectre_testbench property)": [[20, "spice.spectre.spectre_testbench.spectre_testbench.plotcmd", false]], "plotcmd (spice.testbench.testbench property)": [[20, "spice.testbench.testbench.plotcmd", false]], "plotlist (spice.spice property)": [[20, "spice.spice.plotlist", false]], "plotlist (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.plotlist", false]], "plotprogcmd (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.plotprogcmd", false]], "plotprogcmd (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.plotprogcmd", false]], "plotprogcmd (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.plotprogcmd", false]], "plotprogcmd (spice.spice property)": [[20, "spice.spice.plotprogcmd", false]], "plotprogram (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.plotprogram", false]], "plotprogram (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.plotprogram", false]], "plotprogram (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.plotprogram", false]], "plotprogram (spice.spice property)": [[20, "spice.spice.plotprogram", false]], "portsrcstr (spice.eldo.eldo_testbench.eldo_testbench property)": [[20, "spice.eldo.eldo_testbench.eldo_testbench.portsrcstr", false]], "portsrcstr (spice.ngspice.ngspice_testbench.ngspice_testbench property)": [[20, "spice.ngspice.ngspice_testbench.ngspice_testbench.portsrcstr", false]], "portsrcstr (spice.spectre.spectre_testbench.spectre_testbench property)": [[20, "spice.spectre.spectre_testbench.spectre_testbench.portsrcstr", false]], "portsrcstr (spice.testbench.testbench property)": [[20, "spice.testbench.testbench.portsrcstr", false]], "pos (spice.spice_dcsource.spice_dcsource attribute)": [[20, "spice.spice_dcsource.spice_dcsource.pos", false]], "postlayout (spice.spice property)": [[20, "spice.spice.postlayout", false]], "postlayout_subckts (spice.spice property)": [[20, "spice.spice.postlayout_subckts", false]], "preserve_iofiles (thesdk.thesdk property)": [[22, "thesdk.thesdk.preserve_iofiles", false]], "preserve_rtlfiles (rtl.rtl property)": [[17, "rtl.rtl.preserve_rtlfiles", false]], "preserve_spicefiles (spice.spice property)": [[20, "spice.spice.preserve_spicefiles", false]], "print_colors (thesdk.thesdk property)": [[22, "thesdk.thesdk.print_colors", false]], "print_log() (thesdk.thesdk method)": [[22, "thesdk.thesdk.print_log", false]], "print_relative_path (thesdk.thesdk property)": [[22, "thesdk.thesdk.print_relative_path", false]], "proplist (inverter.inverter attribute)": [[12, "id0", false], [12, "inverter.inverter.proplist", false], [14, "id0", false], [14, "inverter.inverter.proplist", false]], "questasim (class in rtl.questasim.questasim)": [[17, "rtl.questasim.questasim.questasim", false]], "questasim_controlfilepaths (rtl.questasim.questasim.questasim property)": [[17, "rtl.questasim.questasim.questasim.questasim_controlfilepaths", false]], "questasim_dofilepaths (rtl.questasim.questasim.questasim property)": [[17, "rtl.questasim.questasim.questasim.questasim_dofilepaths", false]], "questasim_rtlcmd (rtl.questasim.questasim.questasim property)": [[17, "rtl.questasim.questasim.questasim.questasim_rtlcmd", false]], "questasim_sim_opt_dict (rtl.questasim.questasim.questasim property)": [[17, "rtl.questasim.questasim.questasim.questasim_sim_opt_dict", false]], "questasim_simdut (rtl.questasim.questasim.questasim property)": [[17, "rtl.questasim.questasim.questasim.questasim_simdut", false]], "questasim_simtb (rtl.questasim.questasim.questasim property)": [[17, "rtl.questasim.questasim.questasim.questasim_simtb", false]], "queue (thesdk.thesdk property)": [[22, "thesdk.thesdk.queue", false]], "ramp (spice.spice_dcsource.spice_dcsource attribute)": [[20, "spice.spice_dcsource.spice_dcsource.ramp", false]], "read() (spice.spice_iofile.spice_iofile method)": [[20, "spice.spice_iofile.spice_iofile.read", false]], "read() (thesdk.iofile.iofile method)": [[22, "thesdk.iofile.iofile.read", false]], "read_noise_result() (spice.eldo.eldo.eldo method)": [[20, "spice.eldo.eldo.eldo.read_noise_result", false]], "read_noise_result() (spice.ngspice.ngspice.ngspice method)": [[20, "spice.ngspice.ngspice.ngspice.read_noise_result", false]], "read_noise_result() (spice.spectre.spectre.spectre method)": [[20, "spice.spectre.spectre.spectre.read_noise_result", false]], "read_noise_result() (spice.spice method)": [[20, "spice.spice.read_noise_result", false]], "read_oppts() (spice.eldo.eldo.eldo method)": [[20, "spice.eldo.eldo.eldo.read_oppts", false]], "read_oppts() (spice.ngspice.ngspice.ngspice method)": [[20, "spice.ngspice.ngspice.ngspice.read_oppts", false]], "read_oppts() (spice.spectre.spectre.spectre method)": [[20, "spice.spectre.spectre.spectre.read_oppts", false]], "read_oppts() (spice.spice method)": [[20, "spice.spice.read_oppts", false]], "read_outfile() (rtl.rtl method)": [[17, "rtl.rtl.read_outfile", false]], "read_sp_result() (spice.eldo.eldo.eldo method)": [[20, "spice.eldo.eldo.eldo.read_sp_result", false]], "read_sp_result() (spice.ngspice.ngspice.ngspice method)": [[20, "spice.ngspice.ngspice.ngspice.read_sp_result", false]], "read_sp_result() (spice.spectre.spectre.spectre method)": [[20, "spice.spectre.spectre.spectre.read_sp_result", false]], "read_sparams() (spice.spice method)": [[20, "spice.spice.read_sparams", false]], "read_spice_outputs() (spice.spice method)": [[20, "spice.spice.read_spice_outputs", false]], "read_stb_result() (spice.eldo.eldo.eldo method)": [[20, "spice.eldo.eldo.eldo.read_stb_result", false]], "read_stb_result() (spice.ngspice.ngspice.ngspice method)": [[20, "spice.ngspice.ngspice.ngspice.read_stb_result", false]], "read_stb_result() (spice.spectre.spectre.spectre method)": [[20, "spice.spectre.spectre.spectre.read_stb_result", false]], "read_stb_result() (spice.spice method)": [[20, "spice.spice.read_stb_result", false]], "remove() (spice.spice_iofile.spice_iofile method)": [[20, "spice.spice_iofile.spice_iofile.remove", false]], "remove() (thesdk.iofile.iofile method)": [[22, "thesdk.iofile.iofile.remove", false]], "resultfile_ext (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.resultfile_ext", false]], "resultfile_ext (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.resultfile_ext", false]], "resultfile_ext (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.resultfile_ext", false]], "rs (inverter.inverter attribute)": [[12, "id1", false], [12, "inverter.inverter.Rs", false], [14, "id1", false], [14, "inverter.inverter.Rs", false]], "rs (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.rs", false]], "rtl": [[17, "module-rtl", false]], "rtl (class in rtl)": [[17, "rtl.rtl", false]], "rtl.icarus.icarus": [[17, "module-rtl.icarus.icarus", false]], "rtl.module": [[17, "module-rtl.module", false]], "rtl.module_common": [[17, "module-rtl.module_common", false]], "rtl.questasim.questasim": [[17, "module-rtl.questasim.questasim", false]], "rtl.rtl_iofile": [[17, "module-rtl.rtl_iofile", false]], "rtl.sv.sv": [[17, "module-rtl.sv.sv", false]], "rtl.sv.verilog_connector": [[17, "module-rtl.sv.verilog_connector", false]], "rtl.sv.verilog_module": [[17, "module-rtl.sv.verilog_module", false]], "rtl.sv.verilog_testbench": [[17, "module-rtl.sv.verilog_testbench", false]], "rtl.testbench": [[17, "module-rtl.testbench", false]], "rtl.testbench_common": [[17, "module-rtl.testbench_common", false]], "rtl.vhdl.vhdl": [[17, "module-rtl.vhdl.vhdl", false]], "rtl.vhdl.vhdl_entity": [[17, "module-rtl.vhdl.vhdl_entity", false]], "rtl_connectors (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.rtl_connectors", false]], "rtl_ctstamp (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.rtl_ctstamp", false]], "rtl_fclose (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.rtl_fclose", false]], "rtl_fopen (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.rtl_fopen", false]], "rtl_fptr (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.rtl_fptr", false]], "rtl_io (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.rtl_io", false]], "rtl_io_condition (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.rtl_io_condition", false]], "rtl_io_condition_append() (rtl.rtl_iofile.rtl_iofile method)": [[17, "rtl.rtl_iofile.rtl_iofile.rtl_io_condition_append", false]], "rtl_io_sync (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.rtl_io_sync", false]], "rtl_iofile (class in rtl.rtl_iofile)": [[17, "rtl.rtl_iofile.rtl_iofile", false]], "rtl_pstamp (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.rtl_pstamp", false]], "rtl_stat (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.rtl_stat", false]], "rtl_statdef (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.rtl_statdef", false]], "rtl_tdiff (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.rtl_tdiff", false]], "rtl_timeprecision (rtl.rtl property)": [[17, "rtl.rtl.rtl_timeprecision", false]], "rtl_timeprecision (rtl.testbench_common.testbench_common property)": [[17, "rtl.testbench_common.testbench_common.rtl_timeprecision", false]], "rtl_timeprecision_num (rtl.rtl property)": [[17, "rtl.rtl.rtl_timeprecision_num", false]], "rtl_timeprecision_num (rtl.testbench_common.testbench_common property)": [[17, "rtl.testbench_common.testbench_common.rtl_timeprecision_num", false]], "rtl_timescale (rtl.rtl property)": [[17, "rtl.rtl.rtl_timescale", false]], "rtl_timescale (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.rtl_timescale", false]], "rtl_timescale (rtl.testbench_common.testbench_common property)": [[17, "rtl.testbench_common.testbench_common.rtl_timescale", false]], "rtl_timescale_num (rtl.rtl property)": [[17, "rtl.rtl.rtl_timescale_num", false]], "rtl_timescale_num (rtl.testbench_common.testbench_common property)": [[17, "rtl.testbench_common.testbench_common.rtl_timescale_num", false]], "rtl_timeunit (rtl.rtl property)": [[17, "rtl.rtl.rtl_timeunit", false]], "rtlcmd (rtl.rtl property)": [[17, "rtl.rtl.rtlcmd", false]], "rtlfiles (rtl.rtl property)": [[17, "rtl.rtl.rtlfiles", false]], "rtlmisc (rtl.rtl property)": [[17, "rtl.rtl.rtlmisc", false]], "rtlparam (rtl.rtl_iofile.rtl_iofile property)": [[17, "rtl.rtl_iofile.rtl_iofile.rtlparam", false]], "rtlparameters (rtl.rtl property)": [[17, "rtl.rtl.rtlparameters", false]], "rtlsimpath (rtl.rtl property)": [[17, "rtl.rtl.rtlsimpath", false]], "rtlworkpath (rtl.rtl property)": [[17, "rtl.rtl.rtlworkpath", false]], "run() (inverter.inverter method)": [[12, "inverter.inverter.run", false], [14, "inverter.inverter.run", false]], "run() (inverter_testbench.inverter_testbench method)": [[13, "inverter_testbench.inverter_testbench.run", false]], "run_parallel() (thesdk.thesdk method)": [[22, "thesdk.thesdk.run_parallel", false]], "run_plotprogram() (spice.eldo.eldo.eldo method)": [[20, "spice.eldo.eldo.eldo.run_plotprogram", false]], "run_plotprogram() (spice.ngspice.ngspice.ngspice method)": [[20, "spice.ngspice.ngspice.ngspice.run_plotprogram", false]], "run_plotprogram() (spice.spectre.spectre.spectre method)": [[20, "spice.spectre.spectre.spectre.run_plotprogram", false]], "run_plotprogram() (spice.spice method)": [[20, "spice.spice.run_plotprogram", false]], "run_rtl() (rtl.rtl method)": [[17, "rtl.rtl.run_rtl", false]], "run_spice() (spice.spice method)": [[20, "spice.spice.run_spice", false]], "runname (thesdk.thesdk property)": [[22, "thesdk.thesdk.runname", false]], "sample_signal() (spice.spice_iofile.spice_iofile method)": [[20, "spice.spice_iofile.spice_iofile.sample_signal", false]], "save_database (spice.spice property)": [[20, "spice.spice.save_database", false]], "save_output_file (spice.spice property)": [[20, "spice.spice.save_output_file", false]], "save_state (thesdk.thesdk property)": [[22, "thesdk.thesdk.save_state", false]], "seed (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.seed", false]], "serial() (inverter_testbench.inverter_testbench method)": [[13, "inverter_testbench.inverter_testbench.serial", false]], "set_control_data() (rtl.rtl_iofile.rtl_iofile method)": [[17, "rtl.rtl_iofile.rtl_iofile.set_control_data", false]], "si_prefix_mult (spice.spice property)": [[20, "spice.spice.si_prefix_mult", false]], "silence() (thesdk.thesdk method)": [[22, "thesdk.thesdk.silence", false]], "sim (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.sim", false]], "sim_opt_dict (rtl.rtl property)": [[17, "rtl.rtl.sim_opt_dict", false]], "sim_optimization (rtl.rtl property)": [[17, "rtl.rtl.sim_optimization", false]], "simcmd_bundle (spice.spice property)": [[20, "spice.spice.simcmd_bundle", false]], "simcmds (spice.testbench_common.testbench_common property)": [[20, "spice.testbench_common.testbench_common.simcmds", false]], "simcmdstr (spice.eldo.eldo_testbench.eldo_testbench property)": [[20, "spice.eldo.eldo_testbench.eldo_testbench.simcmdstr", false]], "simcmdstr (spice.ngspice.ngspice_testbench.ngspice_testbench property)": [[20, "spice.ngspice.ngspice_testbench.ngspice_testbench.simcmdstr", false]], "simcmdstr (spice.spectre.spectre_testbench.spectre_testbench property)": [[20, "spice.spectre.spectre_testbench.spectre_testbench.simcmdstr", false]], "simcmdstr (spice.testbench.testbench property)": [[20, "spice.testbench.testbench.simcmdstr", false]], "simdut (rtl.rtl property)": [[17, "rtl.rtl.simdut", false]], "simpath (thesdk.thesdk property)": [[22, "thesdk.thesdk.simpath", false]], "simpathroot (thesdk.thesdk property)": [[22, "thesdk.thesdk.simpathroot", false]], "simtb (rtl.rtl property)": [[17, "rtl.rtl.simtb", false]], "simulator_control_contents (rtl.rtl property)": [[17, "rtl.rtl.simulator_control_contents", false]], "simulator_controlfile (rtl.rtl property)": [[17, "rtl.rtl.simulator_controlfile", false]], "simulatorcmd (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.simulatorcmd", false]], "simulatorcmd (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.simulatorcmd", false]], "simulatorcmd (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.simulatorcmd", false]], "skipstart (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.skipstart", false]], "sourcetype (spice.spice_dcsource.spice_dcsource attribute)": [[20, "spice.spice_dcsource.spice_dcsource.sourcetype", false]], "sourcetype (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.sourcetype", false]], "spectre (class in spice.spectre.spectre)": [[20, "spice.spectre.spectre.spectre", false]], "spectre_testbench (class in spice.spectre.spectre_testbench)": [[20, "spice.spectre.spectre_testbench.spectre_testbench", false]], "spice": [[20, "module-spice", false]], "spice (class in spice)": [[20, "spice.spice", false]], "spice.eldo.eldo": [[20, "module-spice.eldo.eldo", false]], "spice.eldo.eldo_testbench": [[20, "module-spice.eldo.eldo_testbench", false]], "spice.ngspice.ngspice": [[20, "module-spice.ngspice.ngspice", false]], "spice.ngspice.ngspice_testbench": [[20, "module-spice.ngspice.ngspice_testbench", false]], "spice.spectre.spectre": [[20, "module-spice.spectre.spectre", false]], "spice.spectre.spectre_testbench": [[20, "module-spice.spectre.spectre_testbench", false]], "spice.spice_common": [[20, "module-spice.spice_common", false]], "spice.spice_dcsource": [[20, "module-spice.spice_dcsource", false]], "spice.spice_iofile": [[20, "module-spice.spice_iofile", false]], "spice.spice_module": [[20, "module-spice.spice_module", false]], "spice.spice_simcmd": [[20, "module-spice.spice_simcmd", false]], "spice.testbench": [[20, "module-spice.testbench", false]], "spice.testbench_common": [[20, "module-spice.testbench_common", false]], "spice_common (class in spice.spice_common)": [[20, "spice.spice_common.spice_common", false]], "spice_dcsource (class in spice.spice_dcsource)": [[20, "spice.spice_dcsource.spice_dcsource", false]], "spice_iofile (class in spice.spice_iofile)": [[20, "spice.spice_iofile.spice_iofile", false]], "spice_module (class in spice.spice_module)": [[20, "spice.spice_module.spice_module", false]], "spice_ports (spice.spice property)": [[20, "spice.spice.spice_ports", false]], "spice_simcmd (class in spice.spice_simcmd)": [[20, "spice.spice_simcmd.spice_simcmd", false]], "spice_simulator (spice.spice property)": [[20, "spice.spice.spice_simulator", false]], "spice_submission (spice.spice property)": [[20, "spice.spice.spice_submission", false]], "spice_tb (spice.spice property)": [[20, "spice.spice.spice_tb", false]], "spicecmd (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.spicecmd", false]], "spicecmd (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.spicecmd", false]], "spicecmd (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.spicecmd", false]], "spicecmd (spice.spice property)": [[20, "spice.spice.spicecmd", false]], "spicecorner (spice.spice property)": [[20, "spice.spice.spicecorner", false]], "spicedbpath (spice.spice property)": [[20, "spice.spice.spicedbpath", false]], "spicemisc (spice.spice property)": [[20, "spice.spice.spicemisc", false]], "spiceoptions (spice.spice property)": [[20, "spice.spice.spiceoptions", false]], "spiceparameters (spice.spice property)": [[20, "spice.spice.spiceparameters", false]], "spicesimpath (spice.spice property)": [[20, "spice.spice.spicesimpath", false]], "spicesrc (spice.spice property)": [[20, "spice.spice.spicesrc", false]], "spicesrcpath (spice.spice property)": [[20, "spice.spice.spicesrcpath", false]], "spicesubcktsrc (spice.spice property)": [[20, "spice.spice.spicesubcktsrc", false]], "spicetbsrc (spice.spice property)": [[20, "spice.spice.spicetbsrc", false]], "sprobes (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.sprobes", false]], "statedir (thesdk.thesdk property)": [[22, "thesdk.thesdk.statedir", false]], "statepath (thesdk.thesdk property)": [[22, "thesdk.thesdk.statepath", false]], "step (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.step", false]], "strobe (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.strobe", false]], "strobe_indices (spice.spice_common.spice_common property)": [[20, "spice.spice_common.spice_common.strobe_indices", false]], "strobedelay (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.strobedelay", false]], "strobeperiod (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.strobeperiod", false]], "subckt (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.subckt", false]], "subckt (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.subckt", false]], "subckt (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.subckt", false]], "subckt (spice.spice_module.spice_module property)": [[20, "spice.spice_module.spice_module.subckt", false]], "subcktname (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.subcktname", false]], "supress_output (thesdk.thesdk property)": [[22, "thesdk.thesdk.supress_output", false]], "sv (class in rtl.sv.sv)": [[17, "rtl.sv.sv.sv", false]], "sv_create_connectors() (rtl.sv.sv.sv method)": [[17, "rtl.sv.sv.sv.sv_create_connectors", false]], "sweep (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.sweep", false]], "swpstart (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.swpstart", false]], "swpstep (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.swpstep", false]], "swpstop (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.swpstop", false]], "syntaxdict (spice.eldo.eldo.eldo property)": [[20, "spice.eldo.eldo.eldo.syntaxdict", false]], "syntaxdict (spice.ngspice.ngspice.ngspice property)": [[20, "spice.ngspice.ngspice.ngspice.syntaxdict", false]], "syntaxdict (spice.spectre.spectre.spectre property)": [[20, "spice.spectre.spectre.spectre.syntaxdict", false]], "syntaxdict (spice.spice property)": [[20, "spice.spice.syntaxdict", false]], "testbench (class in rtl.testbench)": [[17, "rtl.testbench.testbench", false]], "testbench (class in spice.testbench)": [[20, "spice.testbench.testbench", false]], "testbench_common (class in rtl.testbench_common)": [[17, "rtl.testbench_common.testbench_common", false]], "testbench_common (class in spice.testbench_common)": [[20, "spice.testbench_common.testbench_common", false]], "testbench_simulator (spice.testbench.testbench property)": [[20, "spice.testbench.testbench.testbench_simulator", false]], "tfall (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.tfall", false]], "thesdk": [[22, "module-thesdk", false]], "thesdk (class in thesdk)": [[22, "thesdk.thesdk", false]], "thesdk.iofile": [[22, "module-thesdk.iofile", false]], "timer() (thesdk.thesdk method)": [[22, "thesdk.thesdk.timer", false]], "tprint (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.tprint", false]], "trigger (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.trigger", false]], "trise (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.trise", false]], "tstop (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.tstop", false]], "type (rtl.sv.verilog_connector.verilog_connector property)": [[17, "rtl.sv.verilog_connector.verilog_connector.type", false]], "uic (spice.spice_simcmd.spice_simcmd attribute)": [[20, "spice.spice_simcmd.spice_simcmd.uic", false]], "value (spice.spice_dcsource.spice_dcsource attribute)": [[20, "spice.spice_dcsource.spice_dcsource.value", false]], "vdd (inverter.inverter attribute)": [[12, "id2", false], [12, "inverter.inverter.vdd", false], [14, "id2", false], [14, "inverter.inverter.vdd", false]], "verilog_connector (class in rtl.sv.verilog_connector)": [[17, "rtl.sv.verilog_connector.verilog_connector", false]], "verilog_instance (rtl.module_common.module_common property)": [[17, "rtl.module_common.module_common.verilog_instance", false]], "verilog_instance (rtl.sv.verilog_module.verilog_module property)": [[17, "rtl.sv.verilog_module.verilog_module.verilog_instance", false]], "verilog_instance_add() (rtl.testbench.testbench method)": [[17, "rtl.testbench.testbench.verilog_instance_add", false]], "verilog_instance_add() (rtl.testbench_common.testbench_common method)": [[17, "rtl.testbench_common.testbench_common.verilog_instance_add", false]], "verilog_instances (rtl.testbench.testbench property)": [[17, "rtl.testbench.testbench.verilog_instances", false]], "verilog_instances (rtl.testbench_common.testbench_common property)": [[17, "rtl.testbench_common.testbench_common.verilog_instances", false]], "verilog_module (class in rtl.sv.verilog_module)": [[17, "rtl.sv.verilog_module.verilog_module", false]], "verilog_testbench (class in rtl.sv.verilog_testbench)": [[17, "rtl.sv.verilog_testbench.verilog_testbench", false]], "vhdl (class in rtl.vhdl.vhdl)": [[17, "rtl.vhdl.vhdl.vhdl", false]], "vhdl_entity (class in rtl.vhdl.vhdl_entity)": [[17, "rtl.vhdl.vhdl_entity.vhdl_entity", false]], "vhdl_instance (rtl.module_common.module_common property)": [[17, "rtl.module_common.module_common.vhdl_instance", false]], "vhdlcompargs (rtl.vhdl.vhdl.vhdl property)": [[17, "rtl.vhdl.vhdl.vhdl.vhdlcompargs", false]], "vhdlentityfiles (rtl.rtl property)": [[17, "rtl.rtl.vhdlentityfiles", false]], "vhdlentityfiles (rtl.vhdl.vhdl.vhdl property)": [[17, "rtl.vhdl.vhdl.vhdl.vhdlentityfiles", false]], "vhdlext (rtl.vhdl.vhdl.vhdl property)": [[17, "rtl.vhdl.vhdl.vhdl.vhdlext", false]], "vhdllibfileentities (rtl.rtl property)": [[17, "rtl.rtl.vhdllibfileentities", false]], "vhdlsimargs (rtl.vhdl.vhdl.vhdl property)": [[17, "rtl.vhdl.vhdl.vhdl.vhdlsimargs", false]], "vhdlsimtb (rtl.vhdl.vhdl.vhdl property)": [[17, "rtl.vhdl.vhdl.vhdl.vhdlsimtb", false]], "vhdlsrc (rtl.vhdl.vhdl.vhdl property)": [[17, "rtl.vhdl.vhdl.vhdl.vhdlsrc", false]], "vhdlsrcpath (rtl.vhdl.vhdl.vhdl property)": [[17, "rtl.vhdl.vhdl.vhdl.vhdlsrcpath", false]], "vhi (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.vhi", false]], "vlo (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.vlo", false]], "vlogcompargs (rtl.sv.sv.sv property)": [[17, "rtl.sv.sv.sv.vlogcompargs", false]], "vlogext (rtl.sv.sv.sv property)": [[17, "rtl.sv.sv.sv.vlogext", false]], "vloglibfilemodules (rtl.rtl property)": [[17, "rtl.rtl.vloglibfilemodules", false]], "vlogmodulefiles (rtl.rtl property)": [[17, "rtl.rtl.vlogmodulefiles", false]], "vlogmodulefiles (rtl.sv.sv.sv property)": [[17, "rtl.sv.sv.sv.vlogmodulefiles", false]], "vlogsimargs (rtl.sv.sv.sv property)": [[17, "rtl.sv.sv.sv.vlogsimargs", false]], "vlogsimtb (rtl.sv.sv.sv property)": [[17, "rtl.sv.sv.sv.vlogsimtb", false]], "vlogsrc (rtl.sv.sv.sv property)": [[17, "rtl.sv.sv.sv.vlogsrc", false]], "vlogsrcpath (rtl.sv.sv.sv property)": [[17, "rtl.sv.sv.sv.vlogsrcpath", false]], "vth (spice.spice_iofile.spice_iofile attribute)": [[20, "spice.spice_iofile.spice_iofile.vth", false]], "workdir (rtl.rtl property)": [[17, "rtl.rtl.workdir", false]], "write() (spice.spice_iofile.spice_iofile method)": [[20, "spice.spice_iofile.spice_iofile.write", false]], "write() (thesdk.iofile.iofile method)": [[22, "thesdk.iofile.iofile.write", false]], "write_infile() (rtl.rtl method)": [[17, "rtl.rtl.write_infile", false]], "write_spice_inputs() (spice.spice method)": [[20, "spice.spice.write_spice_inputs", false]]}, "objects": {"": [[14, 0, 0, "-", "inverter"], [13, 0, 0, "-", "inverter_testbench"], [17, 0, 0, "-", "rtl"], [20, 0, 0, "-", "spice"], [22, 0, 0, "-", "thesdk"]], "inverter": [[14, 1, 1, "", "inverter"]], "inverter.inverter": [[14, 2, 1, "id3", "IOS"], [14, 2, 1, "id1", "Rs"], [14, 3, 1, "", "__init__"], [14, 3, 1, "", "define_io_conditions"], [14, 3, 1, "", "init"], [14, 3, 1, "", "main"], [14, 2, 1, "id4", "model"], [14, 2, 1, "id0", "proplist"], [14, 3, 1, "", "run"], [14, 2, 1, "id2", "vdd"]], "inverter_testbench": [[13, 1, 1, "", "inverter_testbench"]], "inverter_testbench.inverter_testbench": [[13, 3, 1, "", "__init__"], [13, 3, 1, "", "init"], [13, 3, 1, "", "main"], [13, 3, 1, "", "parallel"], [13, 3, 1, "", "run"], [13, 3, 1, "", "serial"]], "rtl": [[17, 0, 0, "-", "module"], [17, 0, 0, "-", "module_common"], [17, 1, 1, "", "rtl"], [17, 0, 0, "-", "rtl_iofile"], [17, 0, 0, "-", "testbench"], [17, 0, 0, "-", "testbench_common"]], "rtl.icarus": [[17, 0, 0, "-", "icarus"]], "rtl.icarus.icarus": [[17, 1, 1, "", "icarus"]], "rtl.icarus.icarus.icarus": [[17, 4, 1, "", "icarus_controlfilepaths"], [17, 4, 1, "", "icarus_dofilepaths"], [17, 4, 1, "", "icarus_rtlcmd"], [17, 4, 1, "", "icarus_simdut"], [17, 4, 1, "", "icarus_simtb"]], "rtl.module": [[17, 1, 1, "", "module"]], "rtl.module.module": [[17, 4, 1, "", "contents"], [17, 4, 1, "", "definition"], [17, 4, 1, "", "directives"], [17, 3, 1, "", "export"], [17, 4, 1, "", "header"], [17, 4, 1, "", "instance"], [17, 4, 1, "", "io_signals"], [17, 4, 1, "", "ios"], [17, 4, 1, "", "langmodule"], [17, 4, 1, "", "parameters"]], "rtl.module_common": [[17, 1, 1, "", "module_common"]], "rtl.module_common.module_common": [[17, 4, 1, "", "contents"], [17, 4, 1, "", "definition"], [17, 3, 1, "", "export"], [17, 4, 1, "", "instname"], [17, 4, 1, "", "io_signals"], [17, 4, 1, "", "ios"], [17, 4, 1, "", "lang"], [17, 4, 1, "", "name"], [17, 4, 1, "", "parameters"], [17, 4, 1, "", "verilog_instance"], [17, 4, 1, "", "vhdl_instance"]], "rtl.questasim": [[17, 0, 0, "-", "questasim"]], "rtl.questasim.questasim": [[17, 1, 1, "", "questasim"]], "rtl.questasim.questasim.questasim": [[17, 4, 1, "", "questasim_controlfilepaths"], [17, 4, 1, "", "questasim_dofilepaths"], [17, 4, 1, "", "questasim_rtlcmd"], [17, 4, 1, "", "questasim_sim_opt_dict"], [17, 4, 1, "", "questasim_simdut"], [17, 4, 1, "", "questasim_simtb"]], "rtl.rtl": [[17, 3, 1, "", "add_connectors"], [17, 4, 1, "", "add_tb_timescale"], [17, 4, 1, "", "assignment_matchlist"], [17, 3, 1, "", "connect_inputs"], [17, 3, 1, "", "connect_outputs"], [17, 3, 1, "", "copy_or_relink"], [17, 3, 1, "", "copy_rtl_sources"], [17, 3, 1, "", "create_connectors"], [17, 4, 1, "", "custom_connectors"], [17, 3, 1, "", "delete_rtlsimpath"], [17, 3, 1, "", "delete_rtlworkpath"], [17, 3, 1, "", "execute_rtl_sim"], [17, 3, 1, "", "extract_vhdlfiles"], [17, 3, 1, "", "extract_vlogfiles"], [17, 3, 1, "", "format_ios"], [17, 4, 1, "", "interactive_control_contents"], [17, 4, 1, "", "interactive_controlfile"], [17, 4, 1, "", "interactive_rtl"], [17, 4, 1, "", "lang"], [17, 4, 1, "", "lsf_submission"], [17, 4, 1, "", "name"], [17, 4, 1, "", "preserve_rtlfiles"], [17, 3, 1, "", "read_outfile"], [17, 4, 1, "", "rtl_timeprecision"], [17, 4, 1, "", "rtl_timeprecision_num"], [17, 4, 1, "", "rtl_timescale"], [17, 4, 1, "", "rtl_timescale_num"], [17, 4, 1, "", "rtl_timeunit"], [17, 4, 1, "", "rtlcmd"], [17, 4, 1, "", "rtlfiles"], [17, 4, 1, "", "rtlmisc"], [17, 4, 1, "", "rtlparameters"], [17, 4, 1, "", "rtlsimpath"], [17, 4, 1, "", "rtlworkpath"], [17, 3, 1, "", "run_rtl"], [17, 4, 1, "", "sim_opt_dict"], [17, 4, 1, "", "sim_optimization"], [17, 4, 1, "", "simdut"], [17, 4, 1, "", "simtb"], [17, 4, 1, "", "simulator_control_contents"], [17, 4, 1, "", "simulator_controlfile"], [17, 4, 1, "", "vhdlentityfiles"], [17, 4, 1, "", "vhdllibfileentities"], [17, 4, 1, "", "vloglibfilemodules"], [17, 4, 1, "", "vlogmodulefiles"], [17, 4, 1, "", "workdir"], [17, 3, 1, "", "write_infile"]], "rtl.rtl_iofile": [[17, 1, 1, "", "rtl_iofile"]], "rtl.rtl_iofile.rtl_iofile": [[17, 4, 1, "", "Data"], [17, 4, 1, "", "DictData"], [17, 3, 1, "", "connector_datamap"], [17, 4, 1, "", "ioformat"], [17, 4, 1, "", "langmodule"], [17, 4, 1, "", "rtl_connectors"], [17, 4, 1, "", "rtl_ctstamp"], [17, 4, 1, "", "rtl_fclose"], [17, 4, 1, "", "rtl_fopen"], [17, 4, 1, "", "rtl_fptr"], [17, 4, 1, "", "rtl_io"], [17, 4, 1, "", "rtl_io_condition"], [17, 3, 1, "", "rtl_io_condition_append"], [17, 4, 1, "", "rtl_io_sync"], [17, 4, 1, "", "rtl_pstamp"], [17, 4, 1, "", "rtl_stat"], [17, 4, 1, "", "rtl_statdef"], [17, 4, 1, "", "rtl_tdiff"], [17, 4, 1, "", "rtl_timescale"], [17, 4, 1, "", "rtlparam"], [17, 3, 1, "", "set_control_data"]], "rtl.sv": [[17, 0, 0, "-", "sv"], [17, 0, 0, "-", "verilog_connector"], [17, 0, 0, "-", "verilog_module"], [17, 0, 0, "-", "verilog_testbench"]], "rtl.sv.sv": [[17, 1, 1, "", "sv"]], "rtl.sv.sv.sv": [[17, 3, 1, "", "sv_create_connectors"], [17, 4, 1, "", "vlogcompargs"], [17, 4, 1, "", "vlogext"], [17, 4, 1, "", "vlogmodulefiles"], [17, 4, 1, "", "vlogsimargs"], [17, 4, 1, "", "vlogsimtb"], [17, 4, 1, "", "vlogsrc"], [17, 4, 1, "", "vlogsrcpath"]], "rtl.sv.verilog_connector": [[17, 1, 1, "", "verilog_connector"]], "rtl.sv.verilog_connector.verilog_connector": [[17, 4, 1, "", "assignment"], [17, 3, 1, "", "bassign"], [17, 4, 1, "", "definition"], [17, 4, 1, "", "initialization"], [17, 4, 1, "", "ioformat"], [17, 3, 1, "", "nbassign"], [17, 4, 1, "", "type"]], "rtl.sv.verilog_module": [[17, 1, 1, "", "verilog_module"]], "rtl.sv.verilog_module.verilog_module": [[17, 4, 1, "", "contents"], [17, 4, 1, "", "definition"], [17, 3, 1, "", "export"], [17, 4, 1, "", "header"], [17, 4, 1, "", "io_signals"], [17, 4, 1, "", "ios"], [17, 4, 1, "", "parameters"], [17, 4, 1, "", "verilog_instance"]], "rtl.sv.verilog_testbench": [[17, 1, 1, "", "verilog_testbench"]], "rtl.sv.verilog_testbench.verilog_testbench": [[17, 3, 1, "", "assignments"], [17, 4, 1, "", "clock_definition"], [17, 3, 1, "", "connect_inputs"], [17, 4, 1, "", "connector_definitions"], [17, 4, 1, "", "content_parameters"], [17, 3, 1, "", "define_testbench"], [17, 4, 1, "", "end_condition"], [17, 3, 1, "", "generate_contents"], [17, 4, 1, "", "iofile_close"], [17, 4, 1, "", "iofile_definitions"], [17, 4, 1, "", "misccmd"], [17, 4, 1, "", "parameter_definitions"]], "rtl.testbench": [[17, 1, 1, "", "testbench"]], "rtl.testbench.testbench": [[17, 4, 1, "", "assignment_matchlist"], [17, 3, 1, "", "assignments"], [17, 4, 1, "", "clock_definition"], [17, 3, 1, "", "connect_inputs"], [17, 4, 1, "", "connector_definitions"], [17, 4, 1, "", "connectors"], [17, 4, 1, "", "content_parameters"], [17, 3, 1, "", "define_testbench"], [17, 4, 1, "", "end_condition"], [17, 3, 1, "", "generate_contents"], [17, 4, 1, "", "iofile_close"], [17, 4, 1, "", "iofile_definitions"], [17, 4, 1, "", "iofiles"], [17, 4, 1, "", "langmodule"], [17, 4, 1, "", "misccmd"], [17, 4, 1, "", "parameter_definitions"], [17, 3, 1, "", "verilog_instance_add"], [17, 4, 1, "", "verilog_instances"]], "rtl.testbench_common": [[17, 1, 1, "", "testbench_common"]], "rtl.testbench_common.testbench_common": [[17, 4, 1, "", "assignment_matchlist"], [17, 4, 1, "", "connectors"], [17, 4, 1, "", "dumpfile"], [17, 4, 1, "", "dut_instance"], [17, 4, 1, "", "lang"], [17, 4, 1, "", "rtl_timeprecision"], [17, 4, 1, "", "rtl_timeprecision_num"], [17, 4, 1, "", "rtl_timescale"], [17, 4, 1, "", "rtl_timescale_num"], [17, 3, 1, "", "verilog_instance_add"], [17, 4, 1, "", "verilog_instances"]], "rtl.vhdl": [[17, 0, 0, "-", "vhdl"], [17, 0, 0, "-", "vhdl_entity"]], "rtl.vhdl.vhdl": [[17, 1, 1, "", "vhdl"]], "rtl.vhdl.vhdl.vhdl": [[17, 4, 1, "", "vhdlcompargs"], [17, 4, 1, "", "vhdlentityfiles"], [17, 4, 1, "", "vhdlext"], [17, 4, 1, "", "vhdlsimargs"], [17, 4, 1, "", "vhdlsimtb"], [17, 4, 1, "", "vhdlsrc"], [17, 4, 1, "", "vhdlsrcpath"]], "rtl.vhdl.vhdl_entity": [[17, 1, 1, "", "vhdl_entity"]], "rtl.vhdl.vhdl_entity.vhdl_entity": [[17, 4, 1, "", "contents"], [17, 4, 1, "", "definition"], [17, 3, 1, "", "export"], [17, 4, 1, "", "header"], [17, 4, 1, "", "io_signals"], [17, 4, 1, "", "ios"], [17, 4, 1, "", "parameters"]], "spice": [[20, 1, 1, "", "spice"], [20, 0, 0, "-", "spice_common"], [20, 0, 0, "-", "spice_dcsource"], [20, 0, 0, "-", "spice_iofile"], [20, 0, 0, "-", "spice_module"], [20, 0, 0, "-", "spice_simcmd"], [20, 0, 0, "-", "testbench"], [20, 0, 0, "-", "testbench_common"]], "spice.eldo": [[20, 0, 0, "-", "eldo"], [20, 0, 0, "-", "eldo_testbench"]], "spice.eldo.eldo": [[20, 1, 1, "", "eldo"]], "spice.eldo.eldo.eldo": [[20, 4, 1, "", "cmdfile_ext"], [20, 4, 1, "", "commentchar"], [20, 4, 1, "", "commentline"], [20, 3, 1, "", "create_nested_sweepresult_dict"], [20, 4, 1, "", "csvskip"], [20, 4, 1, "", "dcsource_declaration"], [20, 4, 1, "", "dspfinclude"], [20, 4, 1, "", "eventoutdelim"], [20, 4, 1, "", "include"], [20, 4, 1, "", "lastline"], [20, 4, 1, "", "nprocflag"], [20, 4, 1, "", "option"], [20, 4, 1, "", "parameter"], [20, 4, 1, "", "plflag"], [20, 4, 1, "", "plflag_simcmd_prefix"], [20, 4, 1, "", "plotprogcmd"], [20, 4, 1, "", "plotprogram"], [20, 3, 1, "", "read_noise_result"], [20, 3, 1, "", "read_oppts"], [20, 3, 1, "", "read_sp_result"], [20, 3, 1, "", "read_stb_result"], [20, 4, 1, "", "resultfile_ext"], [20, 3, 1, "", "run_plotprogram"], [20, 4, 1, "", "simulatorcmd"], [20, 4, 1, "", "spicecmd"], [20, 4, 1, "", "subckt"], [20, 4, 1, "", "syntaxdict"]], "spice.eldo.eldo_testbench": [[20, 1, 1, "", "eldo_testbench"]], "spice.eldo.eldo_testbench.eldo_testbench": [[20, 4, 1, "", "dcsourcestr"], [20, 4, 1, "", "inputsignals"], [20, 4, 1, "", "libcmd"], [20, 4, 1, "", "options"], [20, 4, 1, "", "plotcmd"], [20, 4, 1, "", "portsrcstr"], [20, 4, 1, "", "simcmdstr"]], "spice.ngspice": [[20, 0, 0, "-", "ngspice"], [20, 0, 0, "-", "ngspice_testbench"]], "spice.ngspice.ngspice": [[20, 1, 1, "", "ngspice"]], "spice.ngspice.ngspice.ngspice": [[20, 4, 1, "", "cmdfile_ext"], [20, 4, 1, "", "commentchar"], [20, 4, 1, "", "commentline"], [20, 3, 1, "", "create_nested_sweepresult_dict"], [20, 4, 1, "", "csvskip"], [20, 4, 1, "", "dcsource_declaration"], [20, 4, 1, "", "dspfinclude"], [20, 4, 1, "", "eventoutdelim"], [20, 4, 1, "", "include"], [20, 4, 1, "", "lastline"], [20, 4, 1, "", "nprocflag"], [20, 4, 1, "", "option"], [20, 4, 1, "", "parameter"], [20, 4, 1, "", "plflag"], [20, 4, 1, "", "plflag_simcmd_prefix"], [20, 4, 1, "", "plotprogcmd"], [20, 4, 1, "", "plotprogram"], [20, 3, 1, "", "read_noise_result"], [20, 3, 1, "", "read_oppts"], [20, 3, 1, "", "read_sp_result"], [20, 3, 1, "", "read_stb_result"], [20, 4, 1, "", "resultfile_ext"], [20, 3, 1, "", "run_plotprogram"], [20, 4, 1, "", "simulatorcmd"], [20, 4, 1, "", "spicecmd"], [20, 4, 1, "", "subckt"], [20, 4, 1, "", "syntaxdict"]], "spice.ngspice.ngspice_testbench": [[20, 1, 1, "", "ngspice_testbench"]], "spice.ngspice.ngspice_testbench.ngspice_testbench": [[20, 4, 1, "", "dcsourcestr"], [20, 4, 1, "", "inputsignals"], [20, 4, 1, "", "libcmd"], [20, 4, 1, "", "options"], [20, 4, 1, "", "plotcmd"], [20, 4, 1, "", "portsrcstr"], [20, 4, 1, "", "simcmdstr"]], "spice.spectre": [[20, 0, 0, "-", "spectre"], [20, 0, 0, "-", "spectre_testbench"]], "spice.spectre.spectre": [[20, 1, 1, "", "spectre"]], "spice.spectre.spectre.spectre": [[20, 4, 1, "", "cmdfile_ext"], [20, 4, 1, "", "commentchar"], [20, 4, 1, "", "commentline"], [20, 3, 1, "", "create_nested_sweepresult_dict"], [20, 4, 1, "", "csvskip"], [20, 4, 1, "", "dcsource_declaration"], [20, 4, 1, "", "dspfinclude"], [20, 4, 1, "", "errpreset"], [20, 4, 1, "", "eventoutdelim"], [20, 3, 1, "", "get_input_noise_data"], [20, 3, 1, "", "get_ocnPrint_data"], [20, 3, 1, "", "get_output_noise_data"], [20, 4, 1, "", "include"], [20, 4, 1, "", "lastline"], [20, 4, 1, "", "nprocflag"], [20, 4, 1, "", "option"], [20, 4, 1, "", "parameter"], [20, 4, 1, "", "plflag"], [20, 4, 1, "", "plflag_simcmd_prefix"], [20, 4, 1, "", "plotprogcmd"], [20, 4, 1, "", "plotprogram"], [20, 3, 1, "", "read_noise_result"], [20, 3, 1, "", "read_oppts"], [20, 3, 1, "", "read_sp_result"], [20, 3, 1, "", "read_stb_result"], [20, 4, 1, "", "resultfile_ext"], [20, 3, 1, "", "run_plotprogram"], [20, 4, 1, "", "simulatorcmd"], [20, 4, 1, "", "spicecmd"], [20, 4, 1, "", "subckt"], [20, 4, 1, "", "syntaxdict"]], "spice.spectre.spectre_testbench": [[20, 1, 1, "", "spectre_testbench"]], "spice.spectre.spectre_testbench.spectre_testbench": [[20, 4, 1, "", "dcsourcestr"], [20, 4, 1, "", "inputsignals"], [20, 4, 1, "", "libcmd"], [20, 4, 1, "", "num_cols"], [20, 4, 1, "", "options"], [20, 4, 1, "", "plotcmd"], [20, 4, 1, "", "portsrcstr"], [20, 4, 1, "", "simcmdstr"]], "spice.spice": [[20, 3, 1, "", "connect_spice_inputs"], [20, 3, 1, "", "connect_spice_outputs"], [20, 4, 1, "", "dcsource_bundle"], [20, 3, 1, "", "delete_spicesimpath"], [20, 4, 1, "", "distributed_run"], [20, 4, 1, "", "dspf"], [20, 4, 1, "", "errpreset"], [20, 3, 1, "", "execute_spice_sim"], [20, 3, 1, "", "extract_powers"], [20, 4, 1, "", "extracts"], [20, 4, 1, "", "interactive_spice"], [20, 4, 1, "", "iofile_eventdict"], [20, 4, 1, "", "load_output_file"], [20, 4, 1, "", "load_state"], [20, 4, 1, "", "name"], [20, 4, 1, "", "nproc"], [20, 4, 1, "", "num_processes"], [20, 4, 1, "", "plflag"], [20, 4, 1, "", "plotlist"], [20, 4, 1, "", "plotprogcmd"], [20, 4, 1, "", "plotprogram"], [20, 4, 1, "", "postlayout"], [20, 4, 1, "", "postlayout_subckts"], [20, 4, 1, "", "preserve_spicefiles"], [20, 3, 1, "", "read_noise_result"], [20, 3, 1, "", "read_oppts"], [20, 3, 1, "", "read_sparams"], [20, 3, 1, "", "read_spice_outputs"], [20, 3, 1, "", "read_stb_result"], [20, 3, 1, "", "run_plotprogram"], [20, 3, 1, "", "run_spice"], [20, 4, 1, "", "save_database"], [20, 4, 1, "", "save_output_file"], [20, 4, 1, "", "si_prefix_mult"], [20, 4, 1, "", "simcmd_bundle"], [20, 4, 1, "", "spice_ports"], [20, 4, 1, "", "spice_simulator"], [20, 4, 1, "", "spice_submission"], [20, 4, 1, "", "spice_tb"], [20, 4, 1, "", "spicecmd"], [20, 4, 1, "", "spicecorner"], [20, 4, 1, "", "spicedbpath"], [20, 4, 1, "", "spicemisc"], [20, 4, 1, "", "spiceoptions"], [20, 4, 1, "", "spiceparameters"], [20, 4, 1, "", "spicesimpath"], [20, 4, 1, "", "spicesrc"], [20, 4, 1, "", "spicesrcpath"], [20, 4, 1, "", "spicesubcktsrc"], [20, 4, 1, "", "spicetbsrc"], [20, 4, 1, "", "syntaxdict"], [20, 3, 1, "", "write_spice_inputs"]], "spice.spice_common": [[20, 1, 1, "", "spice_common"]], "spice.spice_common.spice_common": [[20, 4, 1, "", "extracts"], [20, 4, 1, "", "is_strobed"], [20, 4, 1, "", "strobe_indices"]], "spice.spice_dcsource": [[20, 1, 1, "", "spice_dcsource"]], "spice.spice_dcsource.spice_dcsource": [[20, 4, 1, "", "ext_file"], [20, 2, 1, "", "ext_start"], [20, 2, 1, "", "ext_stop"], [20, 2, 1, "", "extract"], [20, 2, 1, "", "name"], [20, 2, 1, "", "neg"], [20, 2, 1, "", "noise"], [20, 2, 1, "", "paramname"], [20, 2, 1, "", "parent"], [20, 2, 1, "", "pos"], [20, 2, 1, "", "ramp"], [20, 2, 1, "", "sourcetype"], [20, 2, 1, "", "value"]], "spice.spice_iofile": [[20, 1, 1, "", "spice_iofile"]], "spice.spice_iofile.spice_iofile": [[20, 4, 1, "", "DEBUG"], [20, 2, 1, "", "after"], [20, 3, 1, "", "append_to_data"], [20, 2, 1, "", "big_endian"], [20, 2, 1, "", "datatype"], [20, 2, 1, "", "dir"], [20, 2, 1, "", "edgetype"], [20, 4, 1, "", "file"], [20, 3, 1, "", "interp_crossings"], [20, 2, 1, "", "ioformat"], [20, 4, 1, "", "ionames"], [20, 2, 1, "", "iotype"], [20, 2, 1, "", "name"], [20, 2, 1, "", "parent"], [20, 3, 1, "", "parse_io_from_file"], [20, 3, 1, "", "read"], [20, 3, 1, "", "remove"], [20, 2, 1, "", "rs"], [20, 3, 1, "", "sample_signal"], [20, 2, 1, "", "sourcetype"], [20, 2, 1, "", "strobe"], [20, 2, 1, "", "tfall"], [20, 2, 1, "", "trigger"], [20, 2, 1, "", "trise"], [20, 2, 1, "", "vhi"], [20, 2, 1, "", "vlo"], [20, 2, 1, "", "vth"], [20, 3, 1, "", "write"]], "spice.spice_module": [[20, 1, 1, "", "spice_module"]], "spice.spice_module.spice_module": [[20, 4, 1, "", "custom_subckt_name"], [20, 3, 1, "", "export_subckts"], [20, 4, 1, "", "file"], [20, 4, 1, "", "instance"], [20, 4, 1, "", "name"], [20, 4, 1, "", "subckt"]], "spice.spice_simcmd": [[20, 1, 1, "", "spice_simcmd"]], "spice.spice_simcmd.spice_simcmd": [[20, 2, 1, "", "cmin"], [20, 2, 1, "", "devname"], [20, 2, 1, "", "excludelist"], [20, 2, 1, "", "fc"], [20, 2, 1, "", "fmax"], [20, 2, 1, "", "fmin"], [20, 2, 1, "", "fpoints"], [20, 2, 1, "", "fscale"], [20, 2, 1, "", "fsig"], [20, 2, 1, "", "fstepsize"], [20, 2, 1, "", "harmonics"], [20, 2, 1, "", "iprobe"], [20, 2, 1, "", "maxstep"], [20, 2, 1, "", "mc"], [20, 2, 1, "", "mc_seed"], [20, 2, 1, "", "method"], [20, 2, 1, "", "model_info"], [20, 2, 1, "", "noise"], [20, 2, 1, "", "parent"], [20, 2, 1, "", "plotlist"], [20, 2, 1, "", "seed"], [20, 2, 1, "", "sim"], [20, 2, 1, "", "skipstart"], [20, 2, 1, "", "sprobes"], [20, 2, 1, "", "step"], [20, 2, 1, "", "strobedelay"], [20, 2, 1, "", "strobeperiod"], [20, 2, 1, "", "subcktname"], [20, 2, 1, "", "sweep"], [20, 2, 1, "", "swpstart"], [20, 2, 1, "", "swpstep"], [20, 2, 1, "", "swpstop"], [20, 2, 1, "", "tprint"], [20, 2, 1, "", "tstop"], [20, 2, 1, "", "uic"]], "spice.testbench": [[20, 1, 1, "", "testbench"]], "spice.testbench.testbench": [[20, 4, 1, "", "DEBUG"], [20, 3, 1, "", "copy_dspf"], [20, 4, 1, "", "dcsourcestr"], [20, 4, 1, "", "dspfincludecmd"], [20, 4, 1, "", "dut"], [20, 3, 1, "", "export"], [20, 3, 1, "", "generate_contents"], [20, 4, 1, "", "includecmd"], [20, 4, 1, "", "inputsignals"], [20, 4, 1, "", "libcmd"], [20, 4, 1, "", "misccmd"], [20, 4, 1, "", "parameters"], [20, 4, 1, "", "plotcmd"], [20, 4, 1, "", "portsrcstr"], [20, 4, 1, "", "simcmdstr"], [20, 4, 1, "", "testbench_simulator"]], "spice.testbench_common": [[20, 1, 1, "", "testbench_common"]], "spice.testbench_common.testbench_common": [[20, 4, 1, "", "dcsources"], [20, 3, 1, "", "esc_bus"], [20, 4, 1, "", "header"], [20, 4, 1, "", "iofiles"], [20, 4, 1, "", "options"], [20, 4, 1, "", "simcmds"]], "thesdk": [[22, 1, 1, "", "IO"], [22, 0, 0, "-", "iofile"], [22, 1, 1, "", "thesdk"]], "thesdk.IO": [[22, 4, 1, "", "Data"], [22, 4, 1, "", "_classfile"]], "thesdk.iofile": [[22, 1, 1, "", "iofile"]], "thesdk.iofile.iofile": [[22, 3, 1, "", "adopt"], [22, 4, 1, "", "datatype"], [22, 4, 1, "", "dir"], [22, 4, 1, "", "file"], [22, 4, 1, "", "ionames"], [22, 4, 1, "", "iotype"], [22, 3, 1, "", "read"], [22, 3, 1, "", "remove"], [22, 3, 1, "", "write"]], "thesdk.thesdk": [[22, 2, 1, "", "CONFIGFILE"], [22, 4, 1, "", "DEBUG"], [22, 2, 1, "", "GLOBALS"], [22, 2, 1, "", "HOME"], [22, 4, 1, "", "IOS"], [22, 2, 1, "", "MODULEPATHS"], [22, 4, 1, "", "_classfile"], [22, 3, 1, "", "_read_state"], [22, 3, 1, "", "_write_state"], [22, 3, 1, "", "copy_propval"], [22, 4, 1, "", "copy_propval_verbosity"], [22, 3, 1, "", "delete_iofile_bundle"], [22, 4, 1, "", "entitypath"], [22, 4, 1, "", "extracts"], [22, 2, 1, "", "global_parameters"], [22, 4, 1, "", "has_lsf"], [22, 3, 1, "", "initlog"], [22, 4, 1, "", "iofile_bundle"], [22, 4, 1, "", "load_state"], [22, 4, 1, "", "load_state_full"], [22, 2, 1, "", "logfile"], [22, 4, 1, "", "model"], [22, 4, 1, "", "netlist_params"], [22, 4, 1, "", "par"], [22, 4, 1, "", "pickle_excludes"], [22, 4, 1, "", "preserve_iofiles"], [22, 4, 1, "", "print_colors"], [22, 3, 1, "", "print_log"], [22, 4, 1, "", "print_relative_path"], [22, 4, 1, "", "queue"], [22, 3, 1, "", "run_parallel"], [22, 4, 1, "", "runname"], [22, 4, 1, "", "save_state"], [22, 3, 1, "", "silence"], [22, 4, 1, "", "simpath"], [22, 4, 1, "", "simpathroot"], [22, 4, 1, "", "statedir"], [22, 4, 1, "", "statepath"], [22, 4, 1, "", "supress_output"], [22, 3, 1, "", "timer"]]}, "objnames": {"0": ["py", "module", "Python module"], "1": ["py", "class", "Python class"], "2": ["py", "attribute", "Python attribute"], "3": ["py", "method", "Python method"], "4": ["py", "property", "Python property"]}, "objtypes": {"0": "py:module", "1": "py:class", "2": "py:attribute", "3": "py:method", "4": "py:property"}, "terms": {"": [11, 12, 14, 17, 20, 22], "0": [1, 5, 8, 9, 12, 14, 15, 17, 20, 22], "03": 8, "05": 20, "07": 8, "08": 8, "0e6": [12, 14], "1": [2, 5, 8, 9, 11, 12, 14, 17, 20, 22], "10": [11, 17, 20, 22], "100": [12, 14], "100e": 20, "10n": 20, "10u": 20, "11": 11, "12": [11, 17, 20], "1212": 15, "13": 11, "14": 11, "14u": 20, "15": [11, 20], "16": 11, "17": 22, "18": 8, "1d": 20, "1e": [17, 20], "1e6": 20, "1p": [17, 20], "1u": 20, "2": [3, 5, 9, 11, 12, 14, 17, 20], "20": 11, "2014": 8, "2017": [12, 14, 17, 22], "2018": 22, "2019": [17, 20, 22], "20190108": 17, "20190109": 17, "2020": [11, 20], "20200": 17, "20201002103638_tmpdbw11nr4": [20, 22], "2021": [11, 20], "2022": [11, 13, 15, 17], "20221030": 17, "20221119": 17, "2023": [11, 17], "2024": [8, 11], "2025": 11, "22222": 15, "24": 11, "25": 22, "25e": 20, "27": 20, "28": [11, 17], "2d": 20, "3": [4, 5, 9, 11, 12, 14, 20], "30": [11, 17], "33333": 15, "4": [5, 9, 11, 20], "42": 22, "44444": 15, "5": [11, 20], "5e": 20, "5e9": 20, "6": [11, 20], "60": 22, "7": [11, 20], "758": 22, "8": [11, 20], "87": 20, "9": [11, 20], "A": [11, 12, 14, 17, 20, 22], "As": 11, "BE": 11, "By": [11, 12, 14], "FOR": 11, "For": [11, 12, 14, 17, 20, 22], "If": [5, 11, 12, 14, 17, 20, 22], "In": [11, 12, 14, 15, 17, 19, 22], "It": [6, 8, 11, 12, 14, 15, 17, 20, 22], "NOT": [11, 20], "No": 17, "Not": 17, "THE": [11, 20], "TO": 11, "That": 2, "The": [6, 8, 11, 12, 14, 15, 17, 18, 19, 20, 22], "Then": [1, 15], "There": 20, "These": [5, 11, 17, 20], "To": [5, 6, 11, 12, 14, 20, 22], "With": 19, "_": [17, 20, 22], "__init__": [9, 11, 12, 13, 14, 20, 22], "__init__pi": 11, "__main__": 9, "__name__": 9, "_classfil": [9, 17, 22], "_par": 22, "_queue": 22, "_read_stat": [9, 22], "_spice_simcmd": 20, "_write_st": [9, 22], "aalto": [12, 13, 14, 17, 22], "about": 5, "abov": 11, "absolut": 22, "abstract": 17, "ac": [9, 11, 20, 21], "access": [17, 20, 22], "accesss": 20, "accord": [13, 20], "accordingli": 11, "accuraci": 20, "acquaint": 11, "act": 17, "actual": [11, 17, 22], "ad": [9, 11, 17, 20, 22], "adc_top_level": 20, "add": [15, 17, 20, 22], "add_connector": [9, 17], "add_tb_timescal": [9, 17], "addit": [11, 17], "addition": 20, "addtion": 17, "adjac": 22, "administr": 18, "adn": 22, "adopt": [9, 22], "ads_templ": 15, "adsfil": 15, "adssubstratefil": 15, "aesthet": 20, "affect": 17, "aforement": [6, 20], "afrect": 22, "after": [1, 2, 3, 4, 9, 11, 12, 14, 15, 17, 20, 21, 22], "again": [8, 22], "agnost": 11, "aim": [11, 12, 14], "alia": 17, "all": [11, 12, 14, 15, 17, 20, 22], "allevi": 11, "allow": [11, 20], "almost": 11, "alphabet": 18, "alreadi": 11, "also": [4, 11, 15, 17, 20, 22], "alter": 11, "alwai": [11, 12, 14, 17], "amplitud": 20, "an": [5, 6, 8, 11, 15, 17, 20, 22], "analog": [11, 12, 14, 20], "analys": 11, "analysi": [9, 11, 20, 21], "analyz": 11, "ani": [6, 12, 14, 20, 22], "annual": 11, "anoth": 6, "anyth": 11, "ap": 20, "append": [17, 20, 22], "append_to_data": [9, 20, 21], "appli": [11, 20, 22], "applic": 20, "ar": [5, 6, 7, 8, 11, 12, 14, 15, 17, 19, 20, 22], "arbitrari": 17, "arg": [12, 13, 14, 22], "argpars": 11, "argument": [11, 12, 14, 17, 20], "arr": 20, "arrai": [17, 20], "array_lik": [12, 14], "ass": 17, "assig": [12, 14], "assign": [5, 9, 11, 12, 14, 17, 20, 22], "assignment_matchlist": [9, 17], "assing": 17, "associ": [17, 20], "assum": [8, 12, 14, 17, 22], "asynchron": 22, "attach": 20, "attribut": [11, 12, 14, 17, 20, 22], "auto": 15, "autom": [6, 11, 18, 20], "automat": [18, 20, 22], "avail": [20, 22], "averag": 20, "avoid": [12, 14, 20], "awesom": 19, "b": [17, 20], "b0": 17, "back": 11, "backward": 11, "bag": 11, "bare": 11, "base": [11, 17], "bash": 8, "bash2rst": [9, 18], "basi": [3, 4], "basic": [6, 11], "bassign": [9, 17], "batch": 11, "becaus": [11, 17, 22], "becom": 20, "been": [11, 18], "befor": [17, 20], "begin": [8, 11], "belong": 22, "below": [5, 11, 15, 18, 20], "bench": 11, "berkelei": 11, "better": [11, 12, 14, 22], "between": [8, 11, 20], "bia": 20, "bias": 20, "big": 20, "big_endian": [9, 20, 21], "bin": 20, "binari": [11, 20, 22], "bit": [2, 11, 20], "blob": 1, "block": [8, 11], "bone": 11, "bool": [17, 20, 22], "bootcamp": 9, "bootcamp_gener": 5, "both": [3, 4, 20, 22], "bottom": 15, "branch": [6, 11], "browsabl": 11, "bsub": [17, 20], "bu": [12, 14, 17, 20], "buffer": 11, "bugfix": 11, "build": [9, 11, 18], "build_doc": 6, "bundl": [12, 14, 17, 20, 22], "buse": 20, "buswidth": 20, "bypass": 22, "c_t": 17, "c_ts2": 17, "cach": 11, "cadenc": [11, 20], "cadence_blogs_8": 20, "calc": 22, "calcul": 22, "calculate_someth": 22, "call": [11, 12, 14, 15, 17, 20, 22], "can": [5, 6, 11, 13, 17, 20, 22], "candid": 11, "cap": 20, "captur": 20, "carlo": 20, "carri": 11, "case": [7, 11, 17, 19, 20, 22], "cast": 20, "caus": 11, "caution": 20, "cd": [6, 11, 15, 17], "cell": 15, "cell_placehold": 15, "center": 20, "chain": 13, "chang": [11, 12, 14, 15, 20], "charact": 20, "check": 20, "child": [20, 22], "chisel": [11, 17], "choos": [11, 13], "ci": [6, 11], "cic": 20, "cir": 11, "circuit": [11, 20], "circuitri": 11, "clariti": 11, "clase": 7, "class": [9, 20], "classess": [9, 21], "classfil": 22, "classmethod": 22, "clean": [11, 17, 20, 22], "cleanup": 11, "clk": 20, "clk_rise": 20, "clock": [17, 20, 22], "clock2": 17, "clock_definit": [9, 17], "clone": [1, 11, 15], "close": [1, 2, 3, 4, 11, 17, 20], "closest": 20, "cluster": [11, 20], "cmdfile_ext": [9, 20, 21], "cmin": [9, 20, 21], "cocotb": 11, "code": [2, 17, 22], "collect": [11, 17, 22], "color": [11, 22], "colum": 22, "column": [17, 20, 22], "com": [1, 6, 11, 20], "combin": 22, "come": 20, "command": [9, 11, 17, 21, 22], "comment": [8, 20], "commentchar": [9, 20, 21], "commentlin": [9, 20, 21], "commment": 8, "commmon": 22, "common": [9, 11, 21, 22], "commun": 20, "compat": [11, 20], "compet": 11, "compil": [6, 11, 17], "complet": [12, 14], "complex": [7, 11, 19, 20, 22], "compliant": 11, "compon": 11, "comput": [11, 20], "concurr": 22, "cond": 17, "condit": [11, 12, 14, 17, 20], "conf": 6, "config": [11, 17, 20, 22], "configfil": [9, 22], "configur": [6, 9, 13, 15, 17], "congratul": 15, "conlus": 6, "connect": [11, 12, 14, 17, 20], "connect_input": [9, 17], "connect_output": [9, 17], "connect_spice_input": [9, 20, 21], "connect_spice_output": [9, 20, 21], "connector": 9, "connector_common": 17, "connector_datamap": [9, 17], "connector_definit": [9, 17], "conserv": 20, "consist": 20, "construct": [2, 11, 13, 17], "constructor": 11, "consum": 22, "consumpt": [11, 20], "contain": [8, 11, 12, 14, 15, 17, 19, 20, 22], "conten": 17, "content": [5, 6, 11, 12, 14, 17, 20], "content_paramet": [9, 17], "context": 22, "continu": [8, 9, 20], "contribut": 20, "control": [4, 5, 6, 11, 12, 14, 17, 22], "control_writ": [12, 14], "controlfil": 17, "conveni": 7, "convent": 11, "convers": [17, 20], "convert": 20, "copi": [11, 12, 14, 17, 20, 22], "copy_dspf": [9, 20, 21], "copy_or_relink": [9, 17], "copy_propv": [9, 22], "copy_propval_verbos": [9, 22], "copy_rtl_sourc": [9, 17], "core": [6, 9, 11], "corner": [15, 20], "correct": [11, 15, 17], "correpond": 17, "correspond": [6, 15, 17, 20], "count": 22, "creat": [0, 8, 9, 15, 17, 20, 22], "create_connector": [9, 17], "create_nested_sweepresult_dict": [9, 20, 21], "creation": [12, 14, 17, 20], "crete": 17, "cross": [11, 17, 20], "csf": 22, "csh": 11, "csvskip": [9, 20, 21], "ctrl": 20, "curr_tran": 20, "current": [5, 6, 11, 12, 14, 17, 20, 22], "custom": [11, 17, 20], "custom_connector": [9, 17], "custom_invert": 20, "custom_subckt_nam": [9, 20, 21], "d": [17, 20, 22], "dai": [12, 14, 22], "data": [9, 11, 12, 14, 17, 20, 22], "databas": [17, 20], "datamap": 17, "datatyp": [9, 20, 21, 22], "date": 11, "dc": [9, 21], "dcsourc": [9, 20, 21], "dcsource_bundl": [9, 20, 21], "dcsource_declar": [9, 20, 21], "dcsourcestr": [9, 20, 21], "debug": [9, 17, 20, 21, 22], "dec": [17, 20], "decad": 20, "decid": [11, 17], "decim": 20, "decis": 11, "declar": 20, "decor": [17, 22], "def": 22, "defaul": 22, "default": [11, 12, 14, 15, 20, 22], "defin": [6, 11, 12, 13, 14, 17, 20, 22], "define_io_condit": [9, 12, 14], "define_testbench": [9, 17], "definit": [6, 9, 11, 17, 20], "defint": 20, "degre": 20, "delai": [17, 20], "delet": [17, 20, 22], "delete_iofile_bundl": [9, 22], "delete_rtlsimpath": [9, 17], "delete_rtlworkpath": [9, 17], "delete_spicesimpath": [9, 20, 21], "delimit": 20, "demonstr": [11, 13], "densiti": 15, "depenc": 13, "depend": [6, 11, 15, 17, 20], "depict": 11, "deriv": 17, "describ": [11, 17], "descript": [8, 9, 12, 14, 17, 18], "design": [5, 9, 12, 14, 15, 18, 19, 20], "desir": [17, 20, 22], "destin": 17, "detail": [11, 12, 14, 17], "determin": [11, 15, 17], "dev": 22, "develop": [11, 12, 14, 17, 19, 21, 22], "devic": [17, 20], "deviceswp": 20, "devnam": [9, 20, 21], "dict": [11, 17, 20, 22], "dictdata": [9, 17], "dictionari": [17, 20, 22], "differ": [11, 17, 20], "differencec": 17, "difficult": 15, "digit": [11, 20], "dir": [9, 20, 21, 22], "direct": [9, 17, 20, 22], "directori": [0, 1, 11, 15, 17, 20, 22], "disabl": 11, "discret": 20, "disk": [20, 22], "distribut": [11, 20], "distributed_run": [9, 20, 21], "do": [8, 11, 12, 14, 17, 19, 20, 22], "doc": [2, 6, 9, 11, 12, 14, 19], "docker": 6, "docsr": 6, "docstr": [6, 7, 11, 12, 14, 22], "documen": 6, "document": [2, 7, 9, 11, 12, 14, 17, 18, 20, 22], "documentaion": 6, "docutil": [12, 14], "doe": [11, 17], "dofil": 17, "domain": [9, 20, 21], "done": 15, "dosc": 6, "dout": 20, "driver": 11, "drop": 11, "dspf": [9, 20, 21], "dspfinclud": [9, 20, 21], "dspfincludecmd": [9, 20, 21], "dst": 17, "dtype": [20, 22], "due": [6, 17], "dummi": 20, "dummy_id": 20, "dumpfil": [9, 17], "durat": 20, "dure": [6, 12, 14, 17, 20, 22], "dut": [9, 11, 17, 20, 21, 22], "dut_inst": [9, 17], "e": [11, 17, 20, 22], "each": [11, 17, 20, 22], "earlier": 15, "easili": 15, "ecd_method": 22, "edg": [15, 17, 20], "edgetyp": [9, 20, 21], "edit": [6, 11], "effect": 17, "effici": 17, "either": 20, "eldo": [9, 11, 21, 22], "eldo_testbench": [9, 20, 21], "eldolibfil": 20, "electromagnet": 11, "electron": 11, "element": [20, 22], "els": 22, "em": 15, "empti": [17, 22], "emsetup": 15, "emstatefil": 15, "emx": 22, "en": [6, 12, 14, 22], "enabl": [11, 15, 20, 22], "encourag": 11, "end": [11, 20, 22], "end_condit": [9, 11, 17], "endian": 20, "endpoint": 20, "enforc": 17, "enough": [11, 20], "entiti": [3, 4, 6, 9, 12, 13, 14, 15, 17, 19, 20, 22], "entitit": 20, "entity1": 11, "entity2": 11, "entity3": 11, "entitynam": 20, "entitypath": [9, 17, 22], "environ": [6, 11, 15, 17, 20], "equal": 17, "equip": 11, "error": 22, "errpreset": [9, 20, 21], "esc_bu": [9, 20, 21], "esc_colon": 20, "escap": 20, "especi": 20, "etc": [11, 20], "even": [12, 14, 22], "event": [11, 17, 20, 22], "eventoutdelim": [9, 20, 21], "everi": [11, 12, 14, 22], "everyth": [3, 8, 20], "evid": 11, "exampl": [6, 9, 11, 12, 14, 17, 20, 21, 22], "excess": 20, "exclud": [20, 22], "excludelist": [9, 20, 21], "execut": [2, 3, 4, 6, 11, 12, 13, 14, 17, 20, 22], "execute_rtl_sim": [9, 17], "execute_spice_sim": [9, 20, 21], "exercis": 5, "exist": [20, 22], "exit": 20, "expect": 20, "explicitli": 17, "explor": 9, "export": [9, 17, 20, 21], "export_subckt": [9, 20, 21], "ext_fil": [9, 20, 21], "ext_start": [9, 20, 21], "ext_stop": [9, 20, 21], "extend": 17, "extens": [17, 20], "extern": [11, 17, 20, 22], "extract": [9, 11, 17, 20, 21, 22], "extract_pow": [9, 20, 21], "extract_vhdlfil": [9, 17], "extract_vlogfil": [9, 17], "extrem": 11, "ezwav": 20, "f": 22, "fact": 17, "factor": 20, "fail": 6, "failur": 11, "fall": 20, "falltim": 20, "fals": [17, 20, 22], "familiar": 5, "faster": 11, "fatal": 22, "favourit": 11, "fc": [9, 20, 21], "feartur": 19, "featur": [11, 17, 20, 22], "fedora34": 6, "feedback": 11, "feel": [11, 22], "fetch": 17, "fi": [12, 13, 14, 17, 22], "field": [11, 20], "figur": [15, 19], "file": [0, 6, 8, 9, 11, 12, 14, 15, 17, 21, 22], "file_cont": 11, "file_nam": 20, "filenam": [15, 20], "filepath": [17, 20], "fileptr": 20, "fill": 22, "filter": [20, 22], "find": [12, 14, 18, 20, 22], "finish": [17, 22], "firefox": 11, "first": [8, 11, 12, 14, 15, 17, 20, 22], "fix": [11, 20], "flag": [20, 22], "float": [12, 14, 17, 20], "flow": 20, "flush": 11, "fmax": [9, 20, 21], "fmin": [9, 20, 21], "folder": 15, "follow": [6, 8, 9, 12, 14, 15, 17, 19, 20, 22], "foobar": [17, 20, 22], "forc": [17, 20], "fork": 5, "form": [11, 20, 22], "formal": 2, "format": [6, 12, 14, 17, 20, 22], "format_io": [9, 17], "found": [11, 20, 22], "fpoint": [9, 20, 21], "framework": 11, "free": 11, "freedom": 11, "freeli": 11, "frequenc": [9, 15, 20, 21], "fro": 17, "from": [6, 11, 12, 13, 14, 15, 17, 18, 20, 22], "fscale": [9, 20, 21], "fsig": [9, 20, 21], "fstart": 15, "fstepsiz": [9, 20, 21], "fstop": 15, "full": [11, 17, 22], "fulli": [12, 14, 17], "function": [11, 12, 14, 20, 22], "fundament": 20, "further": 9, "futur": 11, "g": [17, 20, 22], "g_file": [20, 22], "g_file_": 17, "g_r": 17, "gain": 13, "garbag": 22, "gener": [5, 6, 11, 15, 17, 18, 20, 22], "generate_bootcamp": 5, "generate_cont": [9, 17, 20, 21], "get": [5, 11, 12, 14, 15, 17, 20, 22], "get_input_noise_data": [9, 20, 21], "get_ocnprint_data": [9, 20, 21], "get_output_noise_data": [9, 20, 21], "get_param": 22, "ghdl": [11, 17, 22], "ghz": 15, "git": 11, "github": [1, 2, 6, 11], "gitlab": 5, "give": [2, 5, 11, 20, 22], "given": [15, 17, 20, 22], "global": [9, 17, 20, 22], "global_paramet": [9, 22], "glossari": 6, "gm": 20, "gnuplot": 20, "go": [0, 1, 11, 15], "good": 11, "gradual": 11, "graphic": 11, "great": 19, "ground": 20, "group": 20, "gtkwave": 17, "gui": [15, 17], "guidelin": [9, 12, 13, 14], "h": [8, 11], "ha": [6, 11, 15, 20, 22], "handl": [11, 12, 14, 17, 20, 22], "happen": 11, "hardwar": 11, "harmon": [9, 20, 21], "has_lsf": [9, 22], "have": [11, 17, 18, 19, 20], "hdl": 17, "header": [9, 17, 20, 21], "help": [8, 11, 18, 22], "helper": [6, 20], "henc": 20, "here": [8, 11, 12, 14, 20, 22], "hierarchi": [11, 17], "high": [11, 20], "highli": 20, "hold": 22, "home": [9, 22], "how": [2, 9, 12, 13, 14, 17, 19, 20], "howev": [12, 14, 22], "html": [2, 6, 11, 12, 14, 22], "http": [1, 2, 6, 11, 12, 14, 20, 22], "hw": [11, 22], "hz": [12, 14, 15, 20], "i": [0, 3, 4, 5, 6, 7, 8, 9, 12, 14, 15, 17, 18, 19, 20, 22], "ibia": 20, "ic": 20, "icaru": [9, 11, 22], "icarus_controlfilepath": [9, 17], "icarus_dofilepath": [9, 17], "icarus_rtlcmd": [9, 17], "icarus_simdut": [9, 17], "icarus_simtb": [9, 17], "idea": [2, 5, 6], "identifi": [11, 20], "ignor": 20, "imag": [6, 22], "imaginari": 22, "immedi": 11, "implement": [9, 11, 13, 15, 17, 20, 22], "import": [12, 14, 15, 17, 20, 22], "improv": [11, 18], "includ": [6, 9, 17, 20, 21, 22], "includecmd": [9, 20, 21], "inclus": 20, "incomplet": [12, 14, 22], "increment": 20, "independ": 11, "index": [2, 6, 10, 11, 17], "indic": [8, 9, 20], "indices_and_t": 6, "infer": 20, "info": 22, "inform": [9, 17, 18, 19, 20, 22], "inherit": [11, 17, 20, 22], "init": [9, 11, 12, 13, 14, 17, 20], "init_submodul": 11, "initent": 11, "initi": [9, 11, 12, 13, 14, 16, 17, 20, 22], "initlog": [9, 22], "inject": 17, "inn": 20, "inp": 20, "input": [11, 12, 14, 15, 17, 20, 22], "input_a": 22, "inputsign": [9, 20, 21], "insatnc": 22, "insert": 17, "insertpoint": 17, "insid": [11, 17, 20], "instal": [6, 11], "instanc": [9, 11, 12, 14, 17, 20, 21, 22], "instant": 20, "instanti": [11, 17, 20], "instantio": 17, "instead": [11, 15, 17], "instnam": [9, 17], "instruct": [9, 15, 22], "int": [17, 20, 22], "integ": [17, 20, 22], "integr": [11, 17, 20], "intend": [11, 17, 20, 22], "intent": 22, "interact": [4, 11, 17, 20], "interactive_control": 17, "interactive_control_cont": [9, 17], "interactive_control_fil": 17, "interactive_control_file_cont": 11, "interactive_controlfil": [9, 17], "interactive_rtl": [9, 17], "interactive_spic": [9, 20, 21], "interconnect": 11, "interefac": 17, "interfac": [5, 9, 11, 12, 14, 21], "intermedi": [11, 13, 17], "intern": [12, 14, 20, 22], "interp_cross": [9, 20, 21], "interpol": 20, "interpret": 17, "interv": 20, "introduc": [11, 15], "introduct": [5, 9], "inv_sim": 11, "inv_v2": 20, "invert": [2, 3, 9, 11, 19], "inverter_test": [3, 11], "inverter_testbench": [3, 9, 11, 13], "invoc": [11, 12, 14, 17], "io": [2, 6, 9, 11, 12, 14, 17, 21, 22], "io_sign": [9, 17], "iofil": [9, 20, 21], "iofile_bundl": [9, 17, 20, 22], "iofile_clos": [9, 17], "iofile_definit": [9, 17], "iofile_eventdict": [9, 20, 21], "ioformat": [9, 17, 20, 21], "ionam": [9, 17, 20, 21, 22], "iotyp": [9, 20, 21, 22], "iprob": [9, 20, 21], "is_strob": [9, 20, 21], "isol": [12, 14], "issu": [1, 11], "isub": 20, "item": [17, 20], "its": [11, 17, 20], "itself": 8, "januari": 11, "job": 22, "june": 11, "just": 17, "j\u00e4rvinen": 20, "k": [17, 20], "keep": [11, 17, 22], "kei": [11, 17, 20, 22], "keyword": 20, "kit": [12, 14, 15, 17, 22], "know": 17, "known": 22, "kosunen": [8, 12, 13, 14, 17, 20, 22], "kwarg": [17, 20, 22], "label": 20, "lahtinen": 15, "lambda": 22, "lang": [9, 11, 17, 20], "langmodul": [9, 17, 20], "languag": [11, 17, 20], "larg": 20, "last": [20, 22], "lastlin": [9, 20, 21], "later": [11, 20], "latest": [6, 12, 14, 20, 22], "launc": 6, "launch": [17, 20], "layout": [11, 15, 20], "learn": 19, "len": 22, "lenght": 17, "length": 20, "less": [11, 17], "let": [20, 22], "level": [11, 17, 20, 22], "lib": 15, "libcmd": [9, 20, 21], "liber": 20, "librari": [11, 15, 17, 20], "like": [11, 17, 20], "lin": 20, "line": [8, 11, 15, 17, 20, 22], "linear": [15, 20], "linebreak": [17, 20], "link": 17, "link_oa_design": 15, "list": [12, 14, 17, 20, 22], "load": [20, 22], "load_output_fil": [9, 20, 21], "load_stat": [9, 20, 21, 22], "load_state_ful": [9, 22], "local": [12, 14, 17], "locat": [0, 6, 11, 20, 22], "log": [11, 17, 20, 22], "logarithm": 20, "logfil": [9, 22], "longer": 11, "longest": 20, "look": [11, 19, 20], "loop": 11, "lose": 17, "lot": 17, "love": 19, "low": 20, "lsf": [11, 20], "lsf_submiss": [9, 17], "lsfinteract": [20, 22], "lsfsubmiss": [17, 20, 22], "lvlpub": 20, "m0": 20, "machin": 17, "made": 20, "mai": [11, 12, 14, 15, 17, 22], "main": [6, 9, 11, 12, 13, 14, 20], "mainguard": 13, "mainli": 11, "maintain": 20, "major": 11, "make": [6, 11], "makefil": [6, 11], "manag": [5, 22], "mandatori": [17, 20], "mani": 18, "manipul": [11, 17], "manual": [11, 15, 17, 20, 22], "manufactur": 11, "map": [17, 20], "marko": [8, 12, 13, 14, 17, 20, 22], "markup": [12, 14], "master": [1, 6, 11], "match": [20, 22], "matchlist": 17, "max_job": 22, "maximum": [20, 22], "maxstep": [9, 20, 21], "mc": [9, 20, 21], "mc_seed": [9, 20, 21], "mean": [12, 14], "meant": 22, "measur": 11, "mechan": 17, "member": [12, 14, 17, 20, 22], "mene": 17, "mention": 22, "mentor": 11, "merg": [11, 22], "mesh": 15, "messag": [11, 22], "messg": 22, "method": [7, 9, 11, 12, 13, 14, 17, 20, 21, 22], "mhz": 20, "microelectron": 11, "might": [17, 20], "minimum": [11, 20], "misccmd": [9, 17, 20, 21], "miscellan": [17, 20], "mismatch": 20, "miss": [6, 18, 20], "mix": [11, 20], "mixin": 17, "mode": [4, 20], "model": [2, 9, 12, 13, 14, 17, 20, 22], "model_info": [9, 20, 21], "modelsim": 17, "moder": 20, "modif": [11, 22], "modifi": [6, 11], "modul": [9, 10, 11, 21, 22], "modular": 9, "module_common": [9, 17], "modulepath": [9, 22], "mom": 15, "momem": 11, "momentum": [11, 15], "mont": 20, "more": [11, 12, 13, 14, 17, 19, 22], "most": [11, 17, 20, 22], "move": [11, 15, 20], "msg": 22, "mt": 20, "much": [20, 22], "multi": 11, "multilanguag": 17, "multipl": [2, 20], "multipli": 20, "multithread": 20, "must": [17, 22], "myentiti": 11, "mynam": 22, "n": 20, "name": [0, 9, 12, 14, 15, 17, 20, 21, 22], "name_dut": 17, "nan": 20, "natur": 11, "nbassign": [9, 17], "ndarrai": 20, "need": [6, 11, 12, 14, 17, 20, 22], "neg": [9, 20, 21], "nest": 20, "nestlvl": 20, "net": 20, "netlist": [11, 20, 22], "netlist_param": [9, 22], "netllist": 11, "never": 11, "new": [9, 15, 17], "next": 9, "nf": 22, "nf_nmo": 20, "nf_pmo": 20, "ngspice": [9, 11, 21, 22], "ngspice_testbench": [9, 20, 21], "ngspicelibfil": 20, "nint": 20, "node": [15, 20], "nois": [9, 11, 20, 21], "non": [4, 11, 17, 20, 22], "none": [17, 20, 22], "normal": [15, 22], "note": [9, 21], "noth": [20, 22], "now": [11, 20], "np": 20, "nproc": [9, 20, 21], "nprocflag": [9, 20, 21], "null": 22, "num_col": [9, 20, 21], "num_process": [9, 20, 21], "num_thread": 20, "number": [17, 20, 22], "numpi": [6, 12, 14, 17, 22], "numpy_arrai": 22, "numpydoc": [6, 12, 14, 22], "o": 22, "ob": 11, "object": [9, 17, 20, 22], "obsolet": [17, 20, 22], "obsolit": 22, "occur": 17, "off": 11, "often": 11, "okko": 20, "omit": 20, "onc": [11, 15, 19], "one": [12, 14, 17, 22], "ones": [15, 20], "onli": [11, 17, 20, 22], "open": [11, 15, 17, 20], "oper": [5, 8, 9, 12, 14, 17, 20], "opt": 17, "optim": [11, 17, 20], "option": [8, 9, 11, 15, 17, 20, 21, 22], "oputput": [12, 14, 17], "order": [6, 11, 15, 17, 18, 20, 22], "org": 6, "organ": 9, "orient": 11, "origin": [11, 17, 20, 22], "other": [11, 17, 22], "other_modul": 11, "otherwis": [17, 20, 22], "ouput": [17, 20], "out": [2, 11, 12, 14, 19, 20, 22], "outdat": [12, 14, 22], "outermost": 20, "output": [8, 11, 12, 13, 14, 17, 20, 22], "outputfil": 17, "over": [11, 17, 22], "overload": [12, 14, 17, 20], "overrid": [11, 17, 22], "overridden": [17, 22], "own": [17, 20], "p": 17, "pac": 20, "packag": [9, 11, 12, 14, 20], "pad": 20, "page": [10, 11], "pair": [20, 22], "par": [9, 12, 14, 22], "parallel": [9, 11, 12, 13, 14, 20, 22], "param": [12, 14, 17, 20, 22], "paramet": [9, 11, 12, 14, 17, 20, 21, 22], "parameter": 20, "parameter_definit": [9, 17], "parametr": 11, "paramnam": [9, 17, 20, 21], "parasit": 20, "paremet": 20, "parent": [9, 11, 12, 14, 17, 20, 21, 22], "pars": [8, 11, 17, 20], "parse_io_from_fil": [9, 20, 21], "part": [5, 9, 17, 22], "particular": 11, "pass": [11, 12, 14, 17, 20, 22], "past": [17, 20, 22], "path": [11, 15, 17, 20, 22], "path_to_process_substrate_fil": 15, "pdf": [1, 11], "pdffile": [1, 11], "per": [20, 22], "perform": [6, 15, 20], "period": 11, "pex": 20, "pickl": 22, "pickle_exclud": [9, 22], "pictur": 11, "piec": 11, "pikki": 8, "pip3userinstal": [6, 11], "piter": [12, 14], "place": [20, 22], "placehold": 11, "plai": 11, "plan": [11, 15], "pleas": [11, 18, 19], "plflag": [9, 20, 21], "plflag_simcmd_prefix": [9, 20, 21], "plot": [11, 13, 20], "plotcmd": [9, 20, 21], "plotlist": [9, 20, 21], "plotprogcmd": [9, 20, 21], "plotprogram": [9, 20, 21], "plotter": 13, "po": [9, 20, 21], "point": [17, 20, 22], "pointer": [11, 12, 14, 17], "pole": [9, 11, 21], "popul": 22, "port": 20, "portsrcstr": [9, 20, 21], "posit": [17, 20], "possibl": [11, 20, 22], "possibli": 11, "post": [11, 20], "postfix": 20, "postlayout": [9, 20, 21], "postlayout_subckt": [9, 20, 21], "power": [11, 20], "preced": 17, "precis": 17, "prefer": 11, "prefix": [17, 20], "present": [1, 11, 19], "preserve_iofil": [9, 22], "preserve_rtlfil": [9, 17], "preserve_spicefil": [9, 20, 21], "preset": 17, "prevent": 22, "previou": [20, 22], "primarili": 11, "principl": 9, "print": [20, 22], "print_color": [9, 22], "print_log": [9, 22], "print_relative_path": [9, 22], "prior": 17, "probabl": 20, "probe": 20, "procedur": [12, 14, 17], "process": [9, 11, 12, 14, 15, 20], "produc": 8, "program": [11, 20], "progress": 11, "project": [0, 1, 5, 9, 15, 18], "propag": [11, 20], "proper": [0, 8, 17], "properti": [11, 17, 20, 22], "proplist": [9, 11, 12, 14, 22], "proprietari": 11, "provid": [5, 11, 13, 17, 18, 19, 20, 22], "prune": 20, "psf": 20, "pss": 20, "pull": 11, "push": [6, 11], "put": 22, "pwr": 20, "py": [4, 5, 6, 11, 12, 14, 20, 22], "pyhon3": [12, 14], "python": [5, 6, 11, 12, 14, 17, 20, 22], "quantiti": 20, "questasim": [9, 11], "questasim_controlfilepath": [9, 17], "questasim_dofilepath": [9, 17], "questasim_rtlcmd": [9, 17], "questasim_sim_opt_dict": [9, 17], "questasim_simdut": [9, 17], "questasim_simtb": [9, 17], "queue": [9, 12, 14, 20, 22], "quickli": 20, "quickref": [12, 14], "quickstart": 9, "quit": [5, 11, 22], "r": [9, 12, 14, 20, 21], "ramp": [9, 20, 21], "random": [17, 20, 22], "rang": 20, "rate": [12, 14, 20], "rather": 11, "raw": [11, 20], "rc": 20, "re": [11, 12, 14, 15, 20, 22], "read": [2, 9, 12, 14, 17, 20, 21, 22], "read_noise_result": [9, 20, 21], "read_oppt": [9, 20, 21], "read_outfil": [9, 17], "read_sp_result": [9, 20, 21], "read_sparam": [9, 20, 21], "read_spice_output": [9, 20, 21], "read_stb_result": [9, 20, 21], "read_typ": 20, "readthedoc": [6, 12, 14, 22], "real": [11, 22], "reason": 20, "recent": [20, 22], "recip": [6, 11], "recommend": 20, "reconfigur": 6, "reconstruct": 17, "redefin": 22, "redirect": 22, "reduc": [20, 22], "reduct": 20, "refactor": [11, 17], "refer": [11, 12, 14, 15, 22], "reflect": 11, "reg": 17, "regardless": [11, 12, 14, 22], "regist": 17, "register_templ": 4, "registri": 6, "rel": [11, 22], "relat": [3, 9, 17, 20, 22], "releas": [8, 9], "releleas": 6, "relev": 17, "reloc": 22, "remain": 17, "remind": [12, 14, 22], "remov": [9, 20, 21, 22], "renam": [11, 20], "repeat": 6, "repetit": 18, "replac": [11, 20], "report": 20, "repositori": 11, "repres": [17, 22], "represent": 17, "request": 20, "requir": [11, 15, 17], "reset": 17, "resid": 5, "resolut": 11, "respect": 20, "restrict": 11, "restructur": 17, "restructuredtext": 6, "result": [11, 20, 22], "resultfile_ext": [9, 20, 21], "ret_dict": 22, "retain": 11, "return": [17, 20, 22], "revov": 8, "rewrit": 20, "rf": 15, "right": 15, "rise": 20, "risetim": 20, "roadmap": 11, "roadshow": 11, "role": 9, "root": [15, 22], "round": [11, 20], "routin": 17, "row": 22, "rst": [6, 8, 12, 14, 19], "rtl": [4, 6, 9, 11, 12, 14, 22], "rtl_": 11, "rtl_connector": [9, 17], "rtl_connector_bundl": 17, "rtl_ctstamp": [9, 17], "rtl_fclose": [9, 17], "rtl_fopen": [9, 17], "rtl_fptr": [9, 17], "rtl_io": [9, 17], "rtl_io_condit": [9, 17], "rtl_io_condition_append": [9, 17], "rtl_io_sync": [9, 17], "rtl_iofil": [9, 17], "rtl_pstamp": [9, 17], "rtl_stat": [9, 17], "rtl_statdef": [9, 17], "rtl_tdiff": [9, 17], "rtl_timeprecis": [9, 17], "rtl_timeprecision_num": [9, 17], "rtl_timescal": [9, 17], "rtl_timescale_num": [9, 17], "rtl_timeunit": [9, 17], "rtlcmd": [9, 17], "rtlfile": [9, 17], "rtlmisc": [9, 17], "rtlparam": [9, 17], "rtlparamet": [9, 17], "rtlsim": 11, "rtlsimpath": [9, 17], "rtlworkpath": [9, 17], "rule": 11, "run": [8, 9, 11, 12, 13, 14, 15, 17, 20, 22], "run_parallel": [9, 20, 22], "run_plotprogram": [9, 20, 21], "run_rtl": [9, 12, 14, 17], "run_spic": [9, 20, 21], "runnam": [9, 20, 22], "runset": 20, "said": 20, "same": [11, 17, 20], "sampl": [11, 12, 14, 17, 20, 22], "sample_sign": [9, 20, 21], "sampled_input": 20, "save": [11, 15, 17, 20, 22], "save_databas": [9, 20, 21], "save_output_fil": [9, 20, 21], "save_st": [9, 20, 22], "savefilt": 20, "savestatepath": 22, "sc": 20, "scale": 20, "scaveng": 20, "scomplex": 22, "script": [5, 6, 8, 9, 11, 12, 14, 15], "search": [10, 17], "second": 20, "section": [6, 7, 9, 17, 18, 20, 22], "see": [11, 12, 14, 17, 18, 20], "seed": [9, 20, 21], "seem": 20, "select": [11, 15, 20], "self": [3, 12, 13, 14, 17, 20, 22], "sens": 17, "separ": [6, 11, 20], "sepecif": 20, "sequenc": 11, "seri": 5, "serial": [9, 11, 13], "serializ": 22, "server": [5, 11], "set": [11, 12, 14, 15, 17, 20, 22], "set_control_data": [9, 17], "setter": 17, "settl": 20, "setup": [9, 11, 16, 19], "sever": [11, 22], "sh": [6, 9, 11, 15, 18], "shell": [9, 11], "should": [5, 6, 11, 12, 14, 15, 17, 20, 22], "shouldn": 20, "show": 8, "show_error": 22, "shown": [15, 17], "si": 20, "si_prefix_mult": [9, 20, 21], "side": 20, "sign": [17, 22], "signal": [11, 13, 17, 20, 22], "silenc": [9, 22], "sim": [9, 11, 17, 20, 21], "sim_opt_dict": [9, 17], "sim_optim": [9, 17], "simcmd": [9, 20, 21], "simcmd_bundl": [9, 20, 21], "simcmdstr": [9, 20, 21], "simdut": [9, 17], "similar": [15, 20], "simparam": 17, "simpath": [9, 17, 20, 22], "simpathroot": [9, 22], "simpl": [11, 19, 20], "simplest": 11, "simtb": [9, 17], "simul": [2, 3, 4, 9, 11, 12, 14, 15, 17, 21, 22], "simulator_control": 11, "simulator_control_cont": [9, 17], "simulator_controlfil": [9, 17], "simulatorcmd": [9, 20, 21], "simulatormodul": 20, "sinal": 17, "singl": [11, 17, 20], "sint": 22, "site": 11, "size": 20, "skip": 20, "skipstart": [9, 20, 21], "slide": 11, "smallest": 17, "sndr": 22, "so": [6, 11, 18], "sof": 20, "softwar": 6, "sole": 20, "some": [2, 11, 15, 20, 22], "some_nam": 20, "some_thesdk_class": 22, "some_thesdkclass": 22, "someth": [17, 18, 20, 22], "sort": 11, "sourc": [6, 8, 9, 11, 12, 13, 14, 17, 19, 21, 22], "source_fil": 8, "sourceforg": [12, 14], "sourcem": 11, "sourcetyp": [9, 20, 21], "spawn": 20, "specif": [11, 17, 20, 22], "specifi": 20, "specifii": 20, "spectr": [9, 11, 21, 22], "spectre_testbench": [9, 20, 21], "spectrelibfil": 20, "speed": [11, 20], "speedup": 11, "sphinx": [6, 8], "spice": [6, 9, 11, 21], "spice_common": [9, 20, 21], "spice_dcsourc": [9, 20, 21], "spice_iofil": [9, 20, 21], "spice_langmodul": 20, "spice_method": 20, "spice_modul": [9, 20, 21], "spice_port": [9, 20, 21], "spice_simcmd": [9, 20, 21], "spice_simul": [9, 20, 21], "spice_simulatormodul": 20, "spice_submiss": [9, 20, 21], "spice_tb": [9, 20, 21], "spice_testbench": 20, "spicecmd": [9, 20, 21], "spicecorn": [9, 20, 21], "spicedbpath": [9, 20, 21], "spicemisc": [9, 20, 21], "spiceopt": [9, 20, 21], "spiceparamet": [9, 20, 21], "spicesimpath": [9, 20, 21], "spicesrc": [9, 20, 21], "spicesrcpath": [9, 20, 21], "spicesubcktsrc": [9, 20, 21], "spicetbsrc": [9, 20, 21], "split": 22, "sprobe": [9, 20, 21], "src": 17, "stabil": [9, 11, 21], "stabl": 11, "stage": 17, "stamp": [17, 20], "start": [8, 11, 20], "state": [11, 20, 22], "statedir": [9, 20, 22], "statefil": 15, "statement": 20, "statepath": [9, 22], "statist": 20, "statu": [9, 17], "stb": 20, "stdout": [8, 22], "steadi": 11, "step": [9, 15, 17, 20, 21], "still": [11, 20, 22], "sting": 17, "stop": [8, 20], "store": [17, 20, 22], "str": [17, 20, 22], "straightforward": 5, "strict": 11, "string": [11, 12, 14, 17, 20, 22], "strobe": [9, 20, 21], "strobe_indic": [9, 20, 21], "strobedelai": [9, 20, 21], "strobeperiod": [9, 20, 21], "strongli": 11, "structur": [3, 4, 9, 12, 14, 17, 20], "studi": [2, 3, 4, 5, 11], "style": [6, 12, 14, 22], "sub": [11, 17], "subcircuit": 20, "subckt": [9, 20, 21], "subckt_": 20, "subckt_entitynam": 20, "subckt_fil": 20, "subcktnam": [9, 20, 21], "subclass": [11, 17], "subcompon": 11, "submiss": [11, 17, 20], "submodul": [11, 17], "subprocess": 20, "substrat": 15, "suffic": 17, "suffici": 3, "suffix": 20, "super": 11, "superclass": [11, 17, 22], "suppli": [12, 14, 20], "support": [2, 11, 17, 19, 20, 22], "supress": 22, "supress_output": [9, 22], "sutomat": 17, "sv": [9, 11, 17, 22], "sv_create_connector": [9, 17], "sweep": [9, 20, 21], "sweeps_ran_dict": 20, "swept": 20, "switch_v3": 20, "swpstart": [9, 20, 21], "swpstep": [9, 20, 21], "swpstop": [9, 20, 21], "sy": 22, "symlink": 17, "synchron": [17, 22], "synopsi": 8, "syntax": [8, 12, 14, 17, 20], "syntaxdict": [9, 20, 21], "system": [0, 3, 9, 12, 14, 22], "system_parameter_class": 11, "system_test": 11, "system_testbench": 11, "sytax": 17, "t": [11, 20], "tabl": 9, "tag": 22, "take": [11, 17, 20, 22], "target": [11, 17], "task": [11, 18], "tb": 17, "tb_": 20, "tb_entity1": 11, "tb_entitynam": 20, "tb_invert": 17, "tcsh": 11, "tech_file_nam": 15, "technologi": 15, "temp": 20, "temperatur": 20, "templat": [11, 12, 14, 15], "temporari": 17, "term": [11, 20], "tesbench": 17, "test": [3, 9, 12, 13, 17, 20, 22], "testbech": 13, "testbench": [3, 9, 11, 21, 22], "testbench_commom": 17, "testbench_common": [9, 20, 21], "testbench_simul": [9, 20, 21], "text": [12, 14, 22], "tfall": [9, 20, 21], "than": 17, "thei": 11, "them": [11, 17, 20, 22], "therefor": 15, "thesdk": [6, 9, 11, 17, 20], "thesdk_file_io_complet": 17, "thesdk_help": 11, "thesdk_randomstr_uname_yyyymmddhhmm": 22, "thesdk_simulation_complet": 17, "thesdk_templ": [5, 11], "thesdkclass": 22, "thesdkhom": [6, 15], "thesdktestimag": 6, "thesydekick": [5, 6, 12, 14, 15, 17, 19, 20, 22], "thesydekick_tutori": [1, 11], "thesydekinck": 22, "thesystemdevelopmentkit": [1, 2, 6, 11], "thi": [0, 1, 3, 4, 6, 8, 11, 12, 13, 14, 15, 17, 19, 20, 22], "thing": 11, "this_does_not_exist": [20, 22], "those": 11, "thought": 11, "thread": 20, "threshold": 20, "through": [2, 11, 17, 20, 22], "thsdk": [12, 14], "thsdk_helper": 5, "thu": [17, 20], "time": [11, 17, 18, 20, 22], "timer": [9, 22], "timescal": [11, 17], "timestamp": 20, "timestamp_randomtag": 22, "titl": 6, "tmp": 22, "todo": [17, 20], "togeth": [11, 20], "token": 5, "too": [7, 17, 20], "tool": [11, 20], "toool": 19, "top": [11, 17, 20], "top_tt": 20, "toplevel": 17, "total": 20, "tprint": [9, 20, 21], "trade": 11, "tran": 20, "transfer": [11, 17], "transient": [9, 20, 21], "transistor": 20, "transmiss": 15, "treat": 22, "trigger": [9, 20, 21], "trise": [9, 20, 21], "true": [12, 14, 17, 20, 22], "try": [2, 3], "tstop": [9, 20, 21], "tthe": 5, "tutori": [1, 9, 11, 16], "two": [11, 20, 22], "type": [8, 9, 11, 12, 14, 15, 17, 19, 20, 22], "typic": [11, 22], "u": 18, "uic": [9, 20, 21], "ultim": 11, "unchang": [17, 20], "undefin": 17, "under": [6, 11, 17, 20, 22], "understand": 3, "unfortun": 19, "unifi": 11, "uniformli": 11, "unit": [15, 17], "univers": 22, "unless": [6, 20], "unlik": 19, "unlimit": 22, "unsign": [17, 20, 22], "up": [11, 12, 14, 15, 17, 20, 22], "updat": 22, "upgrad": 11, "uppercas": 20, "us": [5, 6, 7, 9, 12, 14, 15, 17, 20, 22], "usag": [6, 22], "user": [11, 12, 14, 20], "usernam": 0, "usual": [11, 17, 20], "util": [8, 17, 20, 22], "uuuu": 20, "uw": 15, "v": [12, 14, 17, 20], "v1": 11, "v3": 11, "val": 17, "valid": [17, 20], "valu": [9, 11, 12, 14, 15, 17, 20, 21, 22], "valua": 22, "variabl": [11, 12, 14, 15, 17, 20, 22], "variou": [2, 11, 17, 20], "vb": 20, "vcd": 17, "vdd": [9, 12, 14, 20], "vector": [17, 20], "veeti": 15, "velogsimarg": 17, "verbos": 22, "veri": [11, 15, 19], "veriabl": 22, "verif": [3, 4], "veril": [11, 17, 22], "verilog": [9, 11, 22], "verilog_": 11, "verilog_connector": [9, 17], "verilog_init": 17, "verilog_inst": [9, 17], "verilog_instance_add": [9, 17], "verilog_instance_memb": 17, "verilog_iofil": 17, "verilog_modul": [9, 17], "verilog_testbench": 9, "verilogfil": 17, "versatilyti": 13, "vhd": [11, 17], "vhdl": [9, 11, 22], "vhdl_entiti": 9, "vhdl_instanc": [9, 17], "vhdlcomparg": [9, 17], "vhdlentityfil": [9, 17], "vhdlext": [9, 17], "vhdllibfil": 17, "vhdllibfileent": [9, 17], "vhdlsimarg": [9, 17], "vhdlsimtb": [9, 17], "vhdlsrc": [9, 17], "vhdlsrcpath": [9, 17], "vhi": [9, 20, 21], "view": 15, "viewer": [17, 20], "virtuoso": 15, "virtuoso_dir": 15, "virtuoso_interfac": 22, "visibl": [17, 20], "visual": [11, 20], "viva": 20, "vlo": [9, 20, 21], "vlogcomparg": [9, 17], "vlogext": [9, 17], "vloglibfil": 17, "vloglibfilemodul": [9, 17], "vlogmodulefil": [9, 17], "vlogsimarg": [9, 17], "vlogsimtb": [9, 17], "vlogsrc": [9, 17], "vlogsrcpath": [9, 17], "volt": 20, "voltag": [12, 14, 20], "vsim": 11, "vss": 20, "vth": [9, 20, 21], "w": [20, 22], "wa": [11, 20], "wai": [11, 12, 14, 17, 20, 22], "want": 22, "warn": [20, 22], "wave": 17, "waveform": [11, 17, 20], "wavelength": 15, "wdb": 20, "we": [8, 11, 12, 14, 17, 22], "well": 20, "were": [19, 22], "what": [9, 12, 14, 17, 19], "when": [17, 20, 22], "where": [17, 20, 22], "wherea": 20, "whether": [20, 22], "which": [6, 11, 12, 14, 15, 17, 20, 22], "while": 17, "whole": [11, 17], "whose": [12, 14, 20], "why": 3, "wide": [17, 20], "width": [15, 20], "wildcard": 20, "willing": 19, "wire": 17, "wish": [8, 11, 17], "within": [11, 17], "without": 11, "work": [0, 1, 11, 17, 20], "workdir": [9, 17], "workflow": 6, "workspac": 15, "workspace_placehold": 15, "workspace_placeholder_lib": 15, "would": [20, 22], "wrap": 20, "write": [9, 11, 12, 14, 17, 20, 21, 22], "write_infil": [9, 17], "write_spice_input": [9, 20, 21], "written": [8, 11, 12, 13, 14, 15, 17, 18, 20, 22], "www": 6, "x": 20, "xml": 15, "xnmo": 20, "xsubckt": 20, "xtb_name": 20, "xx_rc": 11, "y": 20, "yaml": 6, "yet": 17, "you": [5, 6, 8, 11, 12, 13, 14, 15, 17, 18, 19, 20, 22], "your": [0, 11, 13, 15, 22], "youu": [12, 14], "yue": 22, "z": [12, 14, 17], "zero": [9, 11, 17, 20, 21], "zoom": 17}, "titles": ["<UNAME> -  Introduction to TheSyDeKick-Part-0", "<UNAME> - Introduction to TheSyDeKick-Part-1", "<UNAME> - Introduction to TheSyDeKick-Part-2", "<UNAME> - Introduction to TheSyDeKick-Part-3", "<UNAME> - Introduction to TheSyDeKick-Part-4", "Bootcamp", "Documentation instructions", "Examples", "bash2rst.sh", "TheSyDeKick - Complete kit for Sytem-on-Chip development", "Indices and tables", "Introduction to TheSyDeKick", "Inverter class", "Inverter testbench class", "Inverter tests class", "ADS interface Initial setup tutorial", "ADS interface", "RTL interface classes", "Shell scripts", "Spice simulation examples", "Spice simulator interface classess", "&lt;no title&gt;", "Thesdk core classes"], "titleterms": {"0": 0, "1": 1, "2": 2, "3": 3, "4": 4, "__main__": [12, 14], "__name__": [12, 14], "ac": 19, "ad": [15, 16], "analysi": 19, "bash2rst": 8, "bootcamp": 5, "build": 6, "chip": 9, "class": [11, 12, 13, 14, 17, 22], "classess": 20, "command": 20, "common": [17, 20], "complet": [5, 9], "configur": 11, "connector": 17, "content": [9, 16], "continu": 6, "core": 22, "creat": 11, "dc": 20, "default": 17, "descript": 11, "design": 11, "develop": [9, 20], "doc": 18, "document": 6, "domain": 19, "eldo": 20, "entiti": 11, "exampl": [7, 8, 19], "example2": 8, "explor": 11, "file": 20, "follow": 11, "frequenc": 19, "further": 11, "guidelin": 11, "histori": 11, "how": 11, "i": 11, "icaru": 17, "implement": 6, "indic": 10, "inform": 11, "initi": 15, "instruct": 6, "intend": 5, "interfac": [15, 16, 17, 20], "introduct": [0, 1, 2, 3, 4, 11], "invert": [12, 13, 14], "io": 20, "iofil": [17, 22], "issu": 5, "kit": 9, "model": 11, "modul": [17, 20], "modular": 11, "name": 11, "new": 11, "next": 11, "ngspice": 20, "nois": 19, "note": 20, "object": 11, "oper": 11, "order": 5, "organ": 11, "packag": [17, 22], "part": [0, 1, 2, 3, 4], "pole": 19, "principl": 11, "process": 6, "project": 11, "questasim": 17, "quickstart": 11, "read": 11, "relat": 11, "releas": 11, "role": [12, 14], "rtl": 17, "schedul": 11, "script": 18, "section": [12, 14], "setup": 15, "sh": 8, "shell": 18, "simul": [19, 20], "sourc": 20, "spectr": 20, "spice": [19, 20], "stabil": 19, "statu": 11, "structur": [6, 11], "system": [11, 17], "sytem": 9, "tabl": 10, "test": [11, 14], "testbench": [13, 17, 20], "testbench_common": 17, "thesdk": 22, "thesydekick": [0, 1, 2, 3, 4, 9, 11], "transient": 19, "tutori": 15, "unam": [0, 1, 2, 3, 4], "us": 11, "verilog": 17, "verilog_testbench": 17, "vhdl": 17, "vhdl_entiti": 17, "what": 11, "zero": 19}})