// Seed: 4131595771
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_4(
      .id_0(id_3),
      .id_1(id_1),
      .id_2(id_3),
      .id_3(1),
      .id_4(id_2),
      .id_5(id_1),
      .id_6(id_1),
      .id_7(1),
      .id_8(id_2)
  );
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wand id_2,
    output wand id_3,
    output tri1 id_4,
    output tri1 id_5,
    output wor id_6,
    input wand id_7,
    output tri0 id_8,
    output supply0 id_9,
    input wor id_10
    , id_15,
    input wor id_11,
    input tri0 id_12,
    output supply0 id_13
);
  wire id_16;
  and (id_5, id_11, id_1, id_16, id_12, id_7);
  module_0(
      id_16, id_15, id_15
  );
endmodule
