==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.2 seconds; current allocated memory: 0.348 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.425 seconds; peak allocated memory: 88.832 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.945 seconds; current allocated memory: 0.312 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.129 seconds; peak allocated memory: 88.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.936 seconds; current allocated memory: 0.277 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.171 seconds; peak allocated memory: 88.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.207 seconds; current allocated memory: 0.426 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.305 seconds; peak allocated memory: 88.793 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.994 seconds; current allocated memory: 0.332 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.472 seconds; peak allocated memory: 90.223 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.128 seconds; current allocated memory: 88.742 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.433 seconds; current allocated memory: 89.453 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.814 seconds; current allocated memory: 90.094 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 90.094 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 95.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 96.984 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_2' (../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:13) in function 'kernel_2mm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_5' (../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:13) in function 'kernel_2mm' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_16_2' (../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:13) in function 'kernel_2mm' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_5' (../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:13) in function 'kernel_2mm' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_3' (../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:13) in function 'kernel_2mm' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_26_6' (../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:13) in function 'kernel_2mm' completely with a factor of 10.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_2mm' (../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:11)...19 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 119.043 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_1' (../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:13:7) in function 'kernel_2mm'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_4' (../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:13:7) in function 'kernel_2mm'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 131.547 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_2mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to schedule 'load' operation ('B_load_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20) on array 'B' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'B'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to schedule 'load' operation ('B_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20) on array 'B' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'B'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to schedule 'load' operation ('B_load_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20) on array 'B' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'B'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to schedule 'load' operation ('B_load_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20) on array 'B' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'B'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 20, loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.644 seconds; current allocated memory: 138.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 139.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_4_VITIS_LOOP_23_5'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5' (loop 'VITIS_LOOP_22_4_VITIS_LOOP_23_5'): Unable to schedule 'load' operation ('C_load_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27) on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5' (loop 'VITIS_LOOP_22_4_VITIS_LOOP_23_5'): Unable to schedule 'load' operation ('C_load_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27) on array 'C' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5' (loop 'VITIS_LOOP_22_4_VITIS_LOOP_23_5'): Unable to schedule 'load' operation ('empty_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22) on array 'tmp' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'tmp'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5' (loop 'VITIS_LOOP_22_4_VITIS_LOOP_23_5'): Unable to schedule 'load' operation ('C_load_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27) on array 'C' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 15, loop 'VITIS_LOOP_22_4_VITIS_LOOP_23_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 140.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 141.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 141.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 141.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2' pipeline 'VITIS_LOOP_15_1_VITIS_LOOP_16_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 145.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5' pipeline 'VITIS_LOOP_22_4_VITIS_LOOP_23_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.05 seconds; current allocated memory: 149.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_2mm/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_2mm/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_2mm/tmp' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_2mm/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_2mm/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_2mm/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_2mm/D' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_2mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_5_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_2mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.085 seconds; current allocated memory: 153.277 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 158.699 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.859 seconds; current allocated memory: 163.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_2mm.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_2mm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 293.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 13.801 seconds; current allocated memory: 74.297 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 25.829 seconds; peak allocated memory: 163.090 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: cosim_design -rtl vhdl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 24.723 seconds; current allocated memory: 5.062 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 36.867 seconds; peak allocated memory: 94.469 MB.
