# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 9.srcs/sources_1/new/P_counter.vhd" \
"../../../../Lab 9.srcs/sim_1/imports/new/P_Counter_Sim.vhd" \

# Do not sort compile order
nosort
