cocci_test_suite() {
	const char *cocci_id/* drivers/media/tuners/mt2063.c 990 */[];
	enum mt2063_delivery_sys{MT2063_CABLE_QAM=0, MT2063_CABLE_ANALOG, MT2063_OFFAIR_COFDM, MT2063_OFFAIR_COFDM_SAWLESS, MT2063_OFFAIR_ANALOG, MT2063_OFFAIR_8VSB, MT2063_NUM_RCVR_MODES,} cocci_id/* drivers/media/tuners/mt2063.c 980 */;
	struct MT2063_AvoidSpursData_t {
		u32 f_ref;
		u32 f_in;
		u32 f_LO1;
		u32 f_if1_Center;
		u32 f_if1_Request;
		u32 f_if1_bw;
		u32 f_LO2;
		u32 f_out;
		u32 f_out_bw;
		u32 f_LO1_Step;
		u32 f_LO2_Step;
		u32 f_LO1_FracN_Avoid;
		u32 f_LO2_FracN_Avoid;
		u32 f_zif_bw;
		u32 f_min_LO_Separation;
		u32 maxH1;
		u32 maxH2;
		enum MT2063_DECT_Avoid_Type avoidDECT;
		u32 bSpurPresent;
		u32 bSpurAvoided;
		u32 nSpursFound;
		u32 nZones;
		struct MT2063_ExclZone_t *freeZones;
		struct MT2063_ExclZone_t *usedZones;
		struct MT2063_ExclZone_t MT2063_ExclZones[MT2063_MAX_ZONES];
	} cocci_id/* drivers/media/tuners/mt2063.c 83 */;
	int cocci_id/* drivers/media/tuners/mt2063.c 789 */;
	struct MT2063_ExclZone_t {
		u32 min_;
		u32 max_;
		struct MT2063_ExclZone_t *next_;
	} cocci_id/* drivers/media/tuners/mt2063.c 74 */;
	s32 cocci_id/* drivers/media/tuners/mt2063.c 691 */;
	const u32 cocci_id/* drivers/media/tuners/mt2063.c 685 */;
	u32 *cocci_id/* drivers/media/tuners/mt2063.c 679 */;
	enum MT2063_DECT_Avoid_Type{MT2063_NO_DECT_AVOIDANCE=0, MT2063_AVOID_US_DECT=MT2063_DECT_AVOID_US_FREQS, MT2063_AVOID_EURO_DECT=MT2063_DECT_AVOID_EURO_FREQS, MT2063_AVOID_BOTH,} cocci_id/* drivers/media/tuners/mt2063.c 65 */;
	struct MT2063_FIFZone_t cocci_id/* drivers/media/tuners/mt2063.c 577 */[MT2063_MAX_ZONES];
	void cocci_id/* drivers/media/tuners/mt2063.c 425 */;
	struct MT2063_ExclZone_t *cocci_id/* drivers/media/tuners/mt2063.c 362 */;
	struct MT2063_AvoidSpursData_t *cocci_id/* drivers/media/tuners/mt2063.c 362 */;
	struct MT2063_FIFZone_t {
		s32 min_;
		s32 max_;
	} cocci_id/* drivers/media/tuners/mt2063.c 357 */;
	struct dvb_frontend *cocci_id/* drivers/media/tuners/mt2063.c 339 */;
	struct i2c_msg cocci_id/* drivers/media/tuners/mt2063.c 306 */[];
	u8 cocci_id/* drivers/media/tuners/mt2063.c 305 */[];
	u8 *cocci_id/* drivers/media/tuners/mt2063.c 293 */;
	struct i2c_msg cocci_id/* drivers/media/tuners/mt2063.c 244 */;
	u8 cocci_id/* drivers/media/tuners/mt2063.c 243 */[60];
	struct mt2063_state cocci_id/* drivers/media/tuners/mt2063.c 2216 */;
	struct i2c_adapter *cocci_id/* drivers/media/tuners/mt2063.c 2210 */;
	struct mt2063_config *cocci_id/* drivers/media/tuners/mt2063.c 2209 */;
	unsigned int cocci_id/* drivers/media/tuners/mt2063.c 22 */;
	const struct dvb_tuner_ops cocci_id/* drivers/media/tuners/mt2063.c 2191 */;
	struct mt2063_state {
		struct i2c_adapter *i2c;
		bool init;
		const struct mt2063_config *config;
		struct dvb_tuner_ops ops;
		struct dvb_frontend *frontend;
		u32 frequency;
		u32 srate;
		u32 bandwidth;
		u32 reference;
		u32 tuner_id;
		struct MT2063_AvoidSpursData_t AS_Data;
		u32 f_IF1_actual;
		u32 rcvr_mode;
		u32 ctfilt_sw;
		u32 CTFiltMax[31];
		u32 num_regs;
		u8 reg[MT2063_REG_END_REGS];
	} cocci_id/* drivers/media/tuners/mt2063.c 212 */;
	struct dtv_frontend_properties *cocci_id/* drivers/media/tuners/mt2063.c 2097 */;
	struct analog_parameters *cocci_id/* drivers/media/tuners/mt2063.c 2022 */;
	char *cocci_id/* drivers/media/tuners/mt2063.c 1778 */;
	const u8 *cocci_id/* drivers/media/tuners/mt2063.c 1777 */;
	const u8 cocci_id/* drivers/media/tuners/mt2063.c 1520 */;
	u32 cocci_id/* drivers/media/tuners/mt2063.c 1487 */;
	struct mt2063_state *cocci_id/* drivers/media/tuners/mt2063.c 1487 */;
	enum MT2063_Register_Offsets{MT2063_REG_PART_REV=0, MT2063_REG_LO1CQ_1, MT2063_REG_LO1CQ_2, MT2063_REG_LO2CQ_1, MT2063_REG_LO2CQ_2, MT2063_REG_LO2CQ_3, MT2063_REG_RSVD_06, MT2063_REG_LO_STATUS, MT2063_REG_FIFFC, MT2063_REG_CLEARTUNE, MT2063_REG_ADC_OUT, MT2063_REG_LO1C_1, MT2063_REG_LO1C_2, MT2063_REG_LO2C_1, MT2063_REG_LO2C_2, MT2063_REG_LO2C_3, MT2063_REG_RSVD_10, MT2063_REG_PWR_1, MT2063_REG_PWR_2, MT2063_REG_TEMP_STATUS, MT2063_REG_XO_STATUS, MT2063_REG_RF_STATUS, MT2063_REG_FIF_STATUS, MT2063_REG_LNA_OV, MT2063_REG_RF_OV, MT2063_REG_FIF_OV, MT2063_REG_LNA_TGT, MT2063_REG_PD1_TGT, MT2063_REG_PD2_TGT, MT2063_REG_RSVD_1D, MT2063_REG_RSVD_1E, MT2063_REG_RSVD_1F, MT2063_REG_RSVD_20, MT2063_REG_BYP_CTRL, MT2063_REG_RSVD_22, MT2063_REG_RSVD_23, MT2063_REG_RSVD_24, MT2063_REG_RSVD_25, MT2063_REG_RSVD_26, MT2063_REG_RSVD_27, MT2063_REG_FIFF_CTRL, MT2063_REG_FIFF_OFFSET, MT2063_REG_CTUNE_CTRL, MT2063_REG_CTUNE_OV, MT2063_REG_CTRL_2C, MT2063_REG_FIFF_CTRL2, MT2063_REG_RSVD_2E, MT2063_REG_DNC_GAIN, MT2063_REG_VGA_GAIN, MT2063_REG_RSVD_31, MT2063_REG_TEMP_SEL, MT2063_REG_RSVD_33, MT2063_REG_RSVD_34, MT2063_REG_RSVD_35, MT2063_REG_RSVD_36, MT2063_REG_RSVD_37, MT2063_REG_RSVD_38, MT2063_REG_RSVD_39, MT2063_REG_RSVD_3A, MT2063_REG_RSVD_3B, MT2063_REG_RSVD_3C, MT2063_REG_END_REGS,} cocci_id/* drivers/media/tuners/mt2063.c 147 */;
	enum MT2063_DNC_Output_Enable{MT2063_DNC_NONE=0, MT2063_DNC_1, MT2063_DNC_2, MT2063_DNC_BOTH,} cocci_id/* drivers/media/tuners/mt2063.c 136 */;
	u8 cocci_id/* drivers/media/tuners/mt2063.c 1323 */;
	enum MT2063_Mask_Bits cocci_id/* drivers/media/tuners/mt2063.c 1316 */;
	enum mt2063_delivery_sys cocci_id/* drivers/media/tuners/mt2063.c 1174 */;
	enum MT2063_Mask_Bits{MT2063_REG_SD=0x0040, MT2063_SRO_SD=0x0020, MT2063_AFC_SD=0x0010, MT2063_PD_SD=0x0002, MT2063_PDADC_SD=0x0001, MT2063_VCO_SD=0x8000, MT2063_LTX_SD=0x4000, MT2063_LT1_SD=0x2000, MT2063_LNA_SD=0x1000, MT2063_UPC_SD=0x0800, MT2063_DNC_SD=0x0400, MT2063_VGA_SD=0x0200, MT2063_AMP_SD=0x0100, MT2063_ALL_SD=0xFF73, MT2063_NONE_SD=0x0000,} cocci_id/* drivers/media/tuners/mt2063.c 115 */;
	enum MT2063_DNC_Output_Enable cocci_id/* drivers/media/tuners/mt2063.c 1040 */;
	enum MT2063_DNC_Output_Enable *cocci_id/* drivers/media/tuners/mt2063.c 1018 */;
	const u8 cocci_id/* drivers/media/tuners/mt2063.c 1011 */[];
}
