// Seed: 2359262648
`define pp_6 0
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3,
    output logic id_4,
    output id_5
);
  logic id_6 = 1;
  assign id_5 = id_0;
  logic id_7;
  assign id_6 = 1 && {1{id_0}} == id_7;
endmodule
