
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202409031137]     |
 |  Copyright (C) 2012 - 2024 YosysHQ GmbH                                    |
 |  For support, please contact support@yosyshq.com                           |
 \----------------------------------------------------------------------------/
 Yosys 0.45 (git sha1 9ed031ddd, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `design_prep.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module rename.
Found 0 SCCs in module ram_2x483.
Found 0 SCCs in module free_list.
Found 0 SCCs in module WAW_handler.
Found 0 SCCs in module RAT.
Found 0 SCCs in module Queue2_decoded_fetch_packet.
Found 0 SCCs.

3. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

5. Executing ASYNC2SYNC pass.
Replacing rename.$auto$verificsva.cc:1820:import$9995 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$9991, Q=$auto$verificsva.cc:1818:import$9993
Replacing rename.$auto$verificsva.cc:1820:import$9966 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$9962, Q=$auto$verificsva.cc:1818:import$9964
Replacing rename.$auto$verificsva.cc:1820:import$10290 ($adff): ARST=\hasBeenReset, D=\io_flush, Q=$auto$verificsva.cc:1818:import$10288
Replacing rename.$auto$verificsva.cc:1820:import$10279 ($adff): ARST=\hasBeenReset, D=\_fire_T_1, Q=$auto$verificsva.cc:1818:import$10277
Replacing rename.$auto$verificsva.cc:1820:import$10268 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10260, Q=$auto$verificsva.cc:1818:import$10266
Replacing rename.$auto$verificsva.cc:1820:import$10257 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10249, Q=$auto$verificsva.cc:1818:import$10255
Replacing rename.$auto$verificsva.cc:1820:import$10246 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10238, Q=$auto$verificsva.cc:1818:import$10244
Replacing rename.$auto$verificsva.cc:1820:import$10235 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10227, Q=$auto$verificsva.cc:1818:import$10233
Replacing rename.$auto$verificsva.cc:1820:import$10224 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10216, Q=$auto$verificsva.cc:1818:import$10222
Replacing rename.$auto$verificsva.cc:1820:import$10213 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10205, Q=$auto$verificsva.cc:1818:import$10211
Replacing rename.$auto$verificsva.cc:1820:import$10202 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10194, Q=$auto$verificsva.cc:1818:import$10200
Replacing rename.$auto$verificsva.cc:1820:import$10191 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10183, Q=$auto$verificsva.cc:1818:import$10189
Replacing rename.$auto$verificsva.cc:1820:import$10180 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10172, Q=$auto$verificsva.cc:1818:import$10178
Replacing rename.$auto$verificsva.cc:1820:import$10169 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$10165, Q=$auto$verificsva.cc:1818:import$10167
Replacing rename.$auto$verificsva.cc:1820:import$10140 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$10136, Q=$auto$verificsva.cc:1818:import$10138
Replacing rename.$auto$verificsva.cc:1820:import$10111 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$10107, Q=$auto$verificsva.cc:1818:import$10109
Replacing rename.$auto$verificsva.cc:1820:import$10082 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$10078, Q=$auto$verificsva.cc:1818:import$10080
Replacing rename.$auto$verificsva.cc:1820:import$10053 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$10049, Q=$auto$verificsva.cc:1818:import$10051
Replacing rename.$auto$verificsva.cc:1820:import$10024 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$10020, Q=$auto$verificsva.cc:1818:import$10022
Replacing rename.$auto$verificsva.cc:1819:import$9994 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$9989, Q=$auto$verificsva.cc:1817:import$9992
Replacing rename.$auto$verificsva.cc:1819:import$9965 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$9960, Q=$auto$verificsva.cc:1817:import$9963
Replacing rename.$auto$verificsva.cc:1819:import$10289 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10284, Q=$auto$verificsva.cc:1817:import$10287
Replacing rename.$auto$verificsva.cc:1819:import$10278 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10273, Q=$auto$verificsva.cc:1817:import$10276
Replacing rename.$auto$verificsva.cc:1819:import$10267 ($adff): ARST=\hasBeenReset, D=\io_renamed_decoded_fetch_packet_ready, Q=$auto$verificsva.cc:1817:import$10265
Replacing rename.$auto$verificsva.cc:1819:import$10256 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10251, Q=$auto$verificsva.cc:1817:import$10254
Replacing rename.$auto$verificsva.cc:1819:import$10245 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10240, Q=$auto$verificsva.cc:1817:import$10243
Replacing rename.$auto$verificsva.cc:1819:import$10234 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10229, Q=$auto$verificsva.cc:1817:import$10232
Replacing rename.$auto$verificsva.cc:1819:import$10223 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10218, Q=$auto$verificsva.cc:1817:import$10221
Replacing rename.$auto$verificsva.cc:1819:import$10212 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10207, Q=$auto$verificsva.cc:1817:import$10210
Replacing rename.$auto$verificsva.cc:1819:import$10201 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10196, Q=$auto$verificsva.cc:1817:import$10199
Replacing rename.$auto$verificsva.cc:1819:import$10190 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10185, Q=$auto$verificsva.cc:1817:import$10188
Replacing rename.$auto$verificsva.cc:1819:import$10179 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10174, Q=$auto$verificsva.cc:1817:import$10177
Replacing rename.$auto$verificsva.cc:1819:import$10168 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10163, Q=$auto$verificsva.cc:1817:import$10166
Replacing rename.$auto$verificsva.cc:1819:import$10139 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10134, Q=$auto$verificsva.cc:1817:import$10137
Replacing rename.$auto$verificsva.cc:1819:import$10110 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10105, Q=$auto$verificsva.cc:1817:import$10108
Replacing rename.$auto$verificsva.cc:1819:import$10081 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10076, Q=$auto$verificsva.cc:1817:import$10079
Replacing rename.$auto$verificsva.cc:1819:import$10052 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10047, Q=$auto$verificsva.cc:1817:import$10050
Replacing rename.$auto$verificsva.cc:1819:import$10023 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$10018, Q=$auto$verificsva.cc:1817:import$10021
Replacing free_list.$auto$verificsva.cc:363:getAccept$39432 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2515:And$39427, Q=$auto$verificsva.cc:294:getAccept$39421
Replacing free_list.$auto$verificsva.cc:363:getAccept$39399 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2515:And$39394, Q=$auto$verificsva.cc:294:getAccept$39388
Replacing free_list.$auto$verificsva.cc:363:getAccept$39366 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2515:And$39361, Q=$auto$verificsva.cc:294:getAccept$39355
Replacing free_list.$auto$verificsva.cc:363:getAccept$39333 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2515:And$39328, Q=$auto$verificsva.cc:294:getAccept$39322
Replacing free_list.$auto$verificsva.cc:1820:import$39677 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$39673, Q=$auto$verificsva.cc:1818:import$39675
Replacing free_list.$auto$verificsva.cc:1820:import$39648 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$39644, Q=$auto$verificsva.cc:1818:import$39646
Replacing free_list.$auto$verificsva.cc:1820:import$39619 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$39615, Q=$auto$verificsva.cc:1818:import$39617
Replacing free_list.$auto$verificsva.cc:1820:import$39590 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$39586, Q=$auto$verificsva.cc:1818:import$39588
Replacing free_list.$auto$verificsva.cc:1820:import$39561 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$39557, Q=$auto$verificsva.cc:1818:import$39559
Replacing free_list.$auto$verificsva.cc:1820:import$39532 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$39528, Q=$auto$verificsva.cc:1818:import$39530
Replacing free_list.$auto$verificsva.cc:1820:import$39503 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$39499, Q=$auto$verificsva.cc:1818:import$39501
Replacing free_list.$auto$verificsva.cc:1820:import$39474 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$39470, Q=$auto$verificsva.cc:1818:import$39472
Replacing free_list.$auto$verificsva.cc:1820:import$39445 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$39441, Q=$auto$verificsva.cc:1818:import$39443
Replacing free_list.$auto$verificsva.cc:1820:import$39412 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$39408, Q=$auto$verificsva.cc:1818:import$39410
Replacing free_list.$auto$verificsva.cc:1820:import$39379 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$39375, Q=$auto$verificsva.cc:1818:import$39377
Replacing free_list.$auto$verificsva.cc:1820:import$39346 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2516:Or$39342, Q=$auto$verificsva.cc:1818:import$39344
Replacing free_list.$auto$verificsva.cc:1819:import$39676 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$39671, Q=$auto$verificsva.cc:1817:import$39674
Replacing free_list.$auto$verificsva.cc:1819:import$39647 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$39642, Q=$auto$verificsva.cc:1817:import$39645
Replacing free_list.$auto$verificsva.cc:1819:import$39618 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$39613, Q=$auto$verificsva.cc:1817:import$39616
Replacing free_list.$auto$verificsva.cc:1819:import$39589 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$39584, Q=$auto$verificsva.cc:1817:import$39587
Replacing free_list.$auto$verificsva.cc:1819:import$39560 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$39555, Q=$auto$verificsva.cc:1817:import$39558
Replacing free_list.$auto$verificsva.cc:1819:import$39531 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$39526, Q=$auto$verificsva.cc:1817:import$39529
Replacing free_list.$auto$verificsva.cc:1819:import$39502 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$39497, Q=$auto$verificsva.cc:1817:import$39500
Replacing free_list.$auto$verificsva.cc:1819:import$39473 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$39468, Q=$auto$verificsva.cc:1817:import$39471
Replacing free_list.$auto$verificsva.cc:1819:import$39444 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$39439, Q=$auto$verificsva.cc:1817:import$39442
Replacing free_list.$auto$verificsva.cc:1819:import$39411 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$39406, Q=$auto$verificsva.cc:1817:import$39409
Replacing free_list.$auto$verificsva.cc:1819:import$39378 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$39373, Q=$auto$verificsva.cc:1817:import$39376
Replacing free_list.$auto$verificsva.cc:1819:import$39345 ($adff): ARST=\hasBeenReset, D=$auto$rtlil.cc:2485:Not$39340, Q=$auto$verificsva.cc:1817:import$39343

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rename..
Finding unused cells or wires in module \ram_2x483..
Finding unused cells or wires in module \free_list..
Finding unused cells or wires in module \WAW_handler..
Finding unused cells or wires in module \RAT..
Finding unused cells or wires in module \Queue2_decoded_fetch_packet..

7. Executing FORMALFF pass.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Queue2_decoded_fetch_packet..
Finding unused cells or wires in module \RAT..
Finding unused cells or wires in module \WAW_handler..
Finding unused cells or wires in module \free_list..
Finding unused cells or wires in module \ram_2x483..
Finding unused cells or wires in module \rename..
Removed 4 unused cells and 4 unused wires.
<suppressed ~8 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module Queue2_decoded_fetch_packet...
Checking module RAT...
Checking module WAW_handler...
Checking module free_list...
Checking module ram_2x483...
Checking module rename...
Found and reported 0 problems.

10. Executing SETUNDEF pass (replace undef values with defined constants).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Queue2_decoded_fetch_packet.
<suppressed ~2 debug messages>
Optimizing module RAT.
Optimizing module WAW_handler.
Optimizing module free_list.
Optimizing module ram_2x483.
Optimizing module rename.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Queue2_decoded_fetch_packet'.
Finding identical cells in module `\RAT'.
Finding identical cells in module `\WAW_handler'.
Finding identical cells in module `\free_list'.
Finding identical cells in module `\ram_2x483'.
Finding identical cells in module `\rename'.
Removed a total of 0 cells.

11.3. Executing OPT_DFF pass (perform DFF optimizations).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Queue2_decoded_fetch_packet..
Finding unused cells or wires in module \RAT..
Finding unused cells or wires in module \WAW_handler..
Finding unused cells or wires in module \free_list..
Finding unused cells or wires in module \ram_2x483..
Finding unused cells or wires in module \rename..
Removed 15 unused cells and 17 unused wires.
<suppressed ~19 debug messages>

11.5. Finished fast OPT passes.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Queue2_decoded_fetch_packet..
Finding unused cells or wires in module \RAT..
Finding unused cells or wires in module \WAW_handler..
Finding unused cells or wires in module \free_list..
Finding unused cells or wires in module \ram_2x483..
Finding unused cells or wires in module \rename..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

13. Executing RTLIL backend.
Output filename: ../model/design_prep.il

End of script. Logfile hash: 64344747c5, CPU: user 0.53s system 0.02s, MEM: 61.44 MB peak
Yosys 0.45 (git sha1 9ed031ddd, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 36% 4x opt_clean (0 sec), 13% 2x read_ilang (0 sec), ...
