verilog xil_defaultlib --include "../../../../template.gen/sources_1/ip/jtag_axi_ip/hdl/verilog" \
"../../../../template.gen/sources_1/ip/jtag_axi_ip/sim/jtag_axi_ip.v" \

verilog xil_defaultlib "glbl.v"

nosort
