library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Contador_2_bits is
	port(
			cnt_CLK : in std_logic;
			cnt_Q : out std_logic_vector(1 downto 0);
			);
end Contador_2_bits;

architecture arch of Contador_2_bits is	
	begin

	process (cnt_CLK) is
		variable cnt : integer(1 downto 0) := 0;
		begin
			if (cnt_RESET = '1') then
				cnt := 0;
			elsif (rising_edge(cnt_CLK)) then
				cnt := cnt + 1;
			end if;
			
			cnt_Q <= cnt;
			
			
	end process;
	
end arch;

