$date
	Sun Apr 13 15:37:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 2 ! grants [1:0] $end
$var reg 1 " clk $end
$var reg 2 # expected_grants [1:0] $end
$var reg 2 $ requests [1:0] $end
$var reg 1 % rst $end
$scope module arbiter $end
$var wire 1 " clk $end
$var wire 2 & grants [1:0] $end
$var wire 2 ' requests [1:0] $end
$var wire 1 % rst $end
$var reg 2 ( grants_saved [1:0] $end
$var reg 2 ) requests_history [1:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
bx )
bx (
bx '
bx &
x%
bx $
bx #
0"
bx !
$end
#500
bx )
1"
#1000
0"
#1500
b0 !
b0 &
b0 (
b0 )
1%
1"
#2000
0"
#2500
1"
#3000
0"
#3500
b0 #
b0 $
b0 '
0%
1"
#4000
0"
#4500
b1 #
b1 $
b1 '
b1 *
1"
#5000
0"
#5500
1"
