/*
 * Copyright (c) 2024 Tenstorrent AI ULC
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef SERDES_SS_REGS_H
#define SERDES_SS_REGS_H

#define PCIE_PHY_SERDES0_BASE (0xFFFFFFFFE0000000)
#define PCIE_PHY_SERDES1_BASE (0xFFFFFFFFE4000000)
#define PCIE_PHY_SERDES2_BASE (0xFFFFFFFFE8000000)

/* sram address for test */
#define PCIE_PHY_SERDES_SRAM_START_REG_ADDR (0x1400000)
#define PCIE_PHY_SERDES_SRAM00_REG_ADDR     (0x14004CC)
#define PCIE_PHY_SERDES_SRAM01_REG_ADDR     (0x14004D0)
#define PCIE_PHY_SERDES_SRAM02_REG_ADDR     (0x14004D4)

#endif
