// Seed: 950474569
module module_0 (
    output logic id_0,
    output reg id_1,
    input id_2,
    inout id_3,
    input id_4,
    output logic id_5,
    output id_6
);
  type_15(
      1, 1'h0, {id_4(1'b0 << 1), 1, 1, id_0, id_4, 1}
  );
  reg id_7;
  generate
    for (id_8 = 1; id_3 - 1; id_0 = id_3.id_7 < 1) begin : id_9
      always @(posedge id_7) begin
        id_8 <= 1;
        id_1 <= 1'b0;
      end
    end
  endgenerate
  reg   id_10 = id_7;
  logic id_11 = !id_2[1] === id_7;
endmodule
