verilog xil_defaultlib --include "../../../../cuckoo_hashing.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../cuckoo_hashing.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../cuckoo_hashing.srcs/sources_1/bd/design_1/ipshared/1313/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../../cuckoo_hashing.srcs/sources_1/bd/design_1/ipshared/5794/hdl/verilog/traffic_generate_and_execute_AXILiteS_s_axi.v" \
"../../../../cuckoo_hashing.srcs/sources_1/bd/design_1/ipshared/5794/hdl/verilog/traffic_generate_and_execute.v" \
"../../../../cuckoo_hashing.srcs/sources_1/bd/design_1/ipshared/5794/hdl/verilog/execute.v" \
"../../../bd/design_1/ip/design_1_traffic_generate_and_execute_0_10/sim/design_1_traffic_generate_and_execute_0_10.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_4/sim/design_1_blk_mem_gen_0_4.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_1_2/sim/design_1_blk_mem_gen_1_2.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_2_2/sim/design_1_blk_mem_gen_2_2.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
