

================================================================
== Vivado HLS Report for 'FNR'
================================================================
* Date:           Fri Jun 22 10:00:52 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        FNR
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      1.70|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	5  / (p_s)
	4  / (!p_s)
4 --> 
	3  / true
5 --> 

* FSM state operations: 

 <State 1> : 1.70ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i81* %stream_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str27, [1 x i8]* @p_str28, [1 x i8]* @p_str29, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str30, [1 x i8]* @p_str31)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i129* %stream_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str20, i32 0, i32 0, [1 x i8]* @p_str21, [1 x i8]* @p_str22, [1 x i8]* @p_str23, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str24, [1 x i8]* @p_str25)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i81* %stream_out_V), !map !117"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i129* %stream_in_V), !map !130"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @FNR_str) nounwind"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../HMPI/HLS_lib/FNR.cpp:65]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i81* %stream_out_V, [1 x i8]* @p_str1, [11 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i129* %stream_in_V, [1 x i8]* @p_str1, [11 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp41 = call i129 @_ssdm_op_Read.ap_fifo.volatile.i129P(i129* %stream_in_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_s = trunc i129 %tmp41 to i64" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:89]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%extraPayload_dest_V = call i8 @_ssdm_op_PartSelect.i8.i129.i32.i32(i129 %tmp41, i32 64, i32 71)" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:89]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%currPayloadOut_keep_s = call i8 @_ssdm_op_PartSelect.i8.i129.i32.i32(i129 %tmp41, i32 72, i32 79)" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:89]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%last_V_1 = call i1 @_ssdm_op_BitSelect.i1.i129.i32(i129 %tmp41, i32 80)" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:89]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_id_V_load_new = call i8 @_ssdm_op_PartSelect.i8.i129.i32.i32(i129 %tmp41, i32 81, i32 88)" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:89]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i129.i32.i32(i129 %tmp41, i32 93, i32 96)" [../HMPI/HLS_lib/FNR.cpp:94]
ST_1 : Operation 21 [1/1] (0.90ns)   --->   "%tmp_1 = icmp eq i4 %p_Result_s, 0" [../HMPI/HLS_lib/FNR.cpp:94]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_1 = call i4 @_ssdm_op_PartSelect.i4.i129.i32.i32(i129 %tmp41, i32 89, i32 92)" [../HMPI/HLS_lib/FNR.cpp:95]
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node currPayloadOut_data_s)   --->   "%loc_V_trunc = zext i4 %p_Result_1 to i8" [../HMPI/HLS_lib/FNR.cpp:95]
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node currPayloadOut_data_s)   --->   "%p_Result_s_46 = call i64 @llvm.part.set.i64.i8(i64 %p_Val2_s, i8 %loc_V_trunc, i32 56, i32 63)" [../HMPI/HLS_lib/FNR.cpp:95]
ST_1 : Operation 25 [1/1] (0.90ns)   --->   "%tmp_2 = icmp eq i4 %p_Result_s, 1" [../HMPI/HLS_lib/FNR.cpp:97]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%loc_V_1_trunc = zext i8 %extraPayload_dest_V to i16" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:89]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_2 = call i16 @_ssdm_op_PartSelect.i16.i129.i32.i32(i129 %tmp41, i32 97, i32 112)" [../HMPI/HLS_lib/FNR.cpp:103]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i48 @_ssdm_op_BitConcatenate.i48.i16.i8.i8.i16(i16 %p_Result_2, i8 2, i8 %tmp_id_V_load_new, i16 %loc_V_1_trunc)" [../HMPI/HLS_lib/FNR.cpp:103]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_6 = zext i48 %tmp to i56" [../HMPI/HLS_lib/FNR.cpp:103]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_7 = call i60 @_ssdm_op_BitConcatenate.i60.i4.i56(i4 %p_Result_1, i56 %tmp_6)" [../HMPI/HLS_lib/FNR.cpp:95]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_4 = zext i60 %tmp_7 to i64" [../HMPI/HLS_lib/FNR.cpp:104]
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node currPayloadOut_data_s)   --->   "%sel_tmp = select i1 %tmp_1, i64 %p_Result_s_46, i64 %p_Val2_s" [../HMPI/HLS_lib/FNR.cpp:127]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp1 = xor i1 %tmp_1, true" [../HMPI/HLS_lib/FNR.cpp:94]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %tmp_2, %sel_tmp1" [../HMPI/HLS_lib/FNR.cpp:97]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.45ns) (out node of the LUT)   --->   "%currPayloadOut_data_s = select i1 %sel_tmp2, i64 %p_Val2_s, i64 %sel_tmp" [../HMPI/HLS_lib/FNR.cpp:127]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %0, label %1" [../HMPI/HLS_lib/FNR.cpp:122]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_320 = call i81 @_ssdm_op_BitConcatenate.i81.i8.i8.i1.i64(i8 %extraPayload_dest_V, i8 %currPayloadOut_keep_s, i1 %last_V_1, i64 %currPayloadOut_data_s)" [../HMPI/HLS_lib/FNR.cpp:127]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %stream_out_V, i81 %tmp_320)" [../HMPI/HLS_lib/FNR.cpp:127]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br label %2"
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_11 = call i81 @_ssdm_op_BitConcatenate.i81.i8.i9.i64(i8 %extraPayload_dest_V, i9 -2, i64 %p_Result_4)" [../HMPI/HLS_lib/FNR.cpp:123]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %stream_out_V, i81 %tmp_11)" [../HMPI/HLS_lib/FNR.cpp:123]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 2> : 0.83ns
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_210 = call i81 @_ssdm_op_BitConcatenate.i81.i8.i8.i1.i64(i8 %extraPayload_dest_V, i8 %currPayloadOut_keep_s, i1 %last_V_1, i64 %currPayloadOut_data_s)" [../HMPI/HLS_lib/FNR.cpp:125]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %stream_out_V, i81 %tmp_210)" [../HMPI/HLS_lib/FNR.cpp:125]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %2" [../HMPI/HLS_lib/FNR.cpp:126]
ST_2 : Operation 45 [1/1] (0.83ns)   --->   "br label %3" [../HMPI/HLS_lib/FNR.cpp:131]

 <State 3> : 0.83ns
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_s = phi i1 [ %last_V_1, %2 ], [ %p_077_1, %._crit_edge481 ]"
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %p_s, label %6, label %4" [../HMPI/HLS_lib/FNR.cpp:131]
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i129P(i129* %stream_in_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 49 [1/1] (0.83ns)   --->   "br i1 %tmp_3, label %5, label %._crit_edge481" [../HMPI/HLS_lib/FNR.cpp:133]
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_4 = call i129 @_ssdm_op_Read.ap_fifo.volatile.i129P(i129* %stream_in_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%currPayloadOut_data_1 = trunc i129 %tmp_4 to i64" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:134]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%currPayloadOut_dest_s = call i8 @_ssdm_op_PartSelect.i8.i129.i32.i32(i129 %tmp_4, i32 64, i32 71)" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:134]
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%currPayloadOut_keep_1 = call i8 @_ssdm_op_PartSelect.i8.i129.i32.i32(i129 %tmp_4, i32 72, i32 79)" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:134]
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%currPayloadOut_last_s = call i1 @_ssdm_op_BitSelect.i1.i129.i32(i129 %tmp_4, i32 80)" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:134]
ST_3 : Operation 55 [1/1] (0.83ns)   --->   "br label %._crit_edge481" [../HMPI/HLS_lib/FNR.cpp:142]
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_077_1 = phi i1 [ %currPayloadOut_last_s, %5 ], [ false, %4 ]"

 <State 4> : 0.00ns
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [../HMPI/HLS_lib/FNR.cpp:131]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../HMPI/HLS_lib/FNR.cpp:132]
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5 = call i81 @_ssdm_op_BitConcatenate.i81.i8.i8.i1.i64(i8 %currPayloadOut_dest_s, i8 %currPayloadOut_keep_1, i1 %currPayloadOut_last_s, i64 %currPayloadOut_data_1)" [../HMPI/HLS_lib/FNR.cpp:140]
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %stream_out_V, i81 %tmp_5)" [../HMPI/HLS_lib/FNR.cpp:140]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_8)" [../HMPI/HLS_lib/FNR.cpp:144]
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %3" [../HMPI/HLS_lib/FNR.cpp:144]

 <State 5> : 0.00ns
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "ret void" [../HMPI/HLS_lib/FNR.cpp:146]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.7ns
The critical path consists of the following:
	fifo read on port 'stream_in_V' [11]  (0 ns)
	'icmp' operation ('tmp_2', ../HMPI/HLS_lib/FNR.cpp:97) [22]  (0.909 ns)
	'and' operation ('sel_tmp2', ../HMPI/HLS_lib/FNR.cpp:97) [31]  (0.337 ns)
	'select' operation ('currPayloadOut.data.V', ../HMPI/HLS_lib/FNR.cpp:127) [32]  (0.457 ns)

 <State 2>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp.last.V') with incoming values : ('last.V', ../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:89) ('currPayloadOut.last.V', ../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:134) [47]  (0.835 ns)

 <State 3>: 0.835ns
The critical path consists of the following:
	fifo request on port 'stream_in_V' [52]  (0 ns)
	multiplexor before 'phi' operation ('currPayloadOut.last.V') with incoming values : ('currPayloadOut.last.V', ../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:134) [64]  (0.835 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
