/*
 * Copyright (C) 2011 Freescale Semiconductor, Inc.
 * Jason Liu <r64343@freescale.com>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Refer doc/README.imximage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */

/* image version */
IMAGE_VERSION 2

/*
 * Boot Device : one of
 * spi, sd (the board has no nand neither onenand)
 */
BOOT_FROM      sd

/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *      Addr-type register length (1,2 or 4 bytes)
 *      Address   absolute address of the register
 *      value     value to be stored in the register
 */
DATA 4 0x020e05a8 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0 
DATA 4 0x020e05b0 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1 
DATA 4 0x020e0524 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2 
DATA 4 0x020e051c 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3  

DATA 4 0x020e0518 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4 
DATA 4 0x020e050c 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5
DATA 4 0x020e05b8 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6 
DATA 4 0x020e05c0 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7

DATA 4 0x020e05ac 0x00000030 // .was 0x00020030 IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
DATA 4 0x020e05b4 0x00000030 // .was 0x00020030 IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
DATA 4 0x020e0528 0x00000030 // .was 0x00020030 IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2
DATA 4 0x020e0520 0x00000030 // .was 0x00020030 IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3

DATA 4 0x020e0514 0x00000030 // .was 0x00020030 IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4
DATA 4 0x020e0510 0x00000030 // .was 0x00020030 IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5
DATA 4 0x020e05bc 0x00000030 // .was 0x00020030 IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6
DATA 4 0x020e05c4 0x00000030 // .was 0x00020030 IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7

DATA 4 0x020e056c 0x00000030 // .was 0x00020030 IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS
DATA 4 0x020e0578 0x00000030 // .was 0x00020030 IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS
DATA 4 0x020e0588 0x00000030 // .was 0x00020030 IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0 
DATA 4 0x020e0594 0x00000030 // .was 0x00020030 IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1

DATA 4 0x020e057c 0x00000030 // .was 0x00020030 IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET
DATA 4 0x020e0590 0x00003000 // not included in the calibration file
DATA 4 0x020e0598 0x00003000 // not included in the calibration file
DATA 4 0x020e058c 0x00000000 // .was 0x00000000 IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 - DSE can be configured using Group Control Register: IOMUXC_SW_PAD_CTL_GRP_CTLDS 

DATA 4 0x020e059c 0x00000030 // .was 0x00003030 IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0
DATA 4 0x020e05a0 0x00000030 // .was 0x00003030 IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1
DATA 4 0x020e0784 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_GRP_B0DS
DATA 4 0x020e0788 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_GRP_B1DS

DATA 4 0x020e0794 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_GRP_B2DS
DATA 4 0x020e079c 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_GRP_B3DS
DATA 4 0x020e07a0 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_GRP_B4DS
DATA 4 0x020e07a4 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_GRP_B5DS

DATA 4 0x020e07a8 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_GRP_B6DS
DATA 4 0x020e0748 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_GRP_B7DS
DATA 4 0x020e074c 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_GRP_ADDDS
DATA 4 0x020e0750 0x00020000 // .was 0x00020000 IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL

DATA 4 0x020e0758 0x00000000 // .was 0x00000000 IOMUXC_SW_PAD_CTL_GRP_DDRPKE
DATA 4 0x020e0774 0x00020000 // .was 0x00020000 IOMUXC_SW_PAD_CTL_GRP_DDRMODE
DATA 4 0x020e078c 0x00000030 // .was 0x00000030 IOMUXC_SW_PAD_CTL_GRP_CTLDS
DATA 4 0x020e0798 0x000C0000 // .was 0x000C0000 IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE

DATA 4 0x021b081c 0x33333333 // .DDR_PHY_P0_MPREDQBY0DL3
DATA 4 0x021b0820 0x33333333 // .DDR_PHY_P0_MPREDQBY1DL3
DATA 4 0x021b0824 0x33333333 // .DDR_PHY_P0_MPREDQBY2DL3
DATA 4 0x021b0828 0x33333333 // .DDR_PHY_P0_MPREDQBY3DL3

DATA 4 0x021b481c 0x33333333 // .DDR_PHY_P1_MPREDQBY0DL3
DATA 4 0x021b4820 0x33333333 // .DDR_PHY_P1_MPREDQBY1DL3
DATA 4 0x021b4824 0x33333333 // .DDR_PHY_P1_MPREDQBY2DL3
DATA 4 0x021b4828 0x33333333 // .DDR_PHY_P1_MPREDQBY3DL3

DATA 4 0x021b0018 0x00001740 // .was 0x00081740 MMDC0_MDMISC

DATA 4 0x021b001c 0x00008000 // .was 0x00008000 MMDC0_MDSCR, set the Configuration request bit during MMDC set up
DATA 4 0x021b000c 0x555A7975 // .was 0x555A7975 MMDC0_MDCFG0
DATA 4 0x021b0010 0xFF538F64 // .was 0xDB538F64 MMDC0_MDCFG1
DATA 4 0x021b0014 0x01FF00DB // .was 0x01FF00DB MMDC0_MDCFG2
DATA 4 0x021b002c 0x000026D2 // .was 0x000026d2 MMDC0_MDRWD; recommend to maintain the default values 

DATA 4 0x021b0030 0x005A1023 // .was 0x005A1023 MMDC0_MDOR
DATA 4 0x021b0008 0x09444040 // .was 0x09444040 MMDC0_MDOTC
DATA 4 0x021b0004 0x00020036 // .was 0x00025576 MMDC0_MDPDC
DATA 4 0x021b0040 0x00000027 // .was 0x00000027 CS0_END 
DATA 4 0x021b0000 0x831A0000 // .was 0x831A0000 MMDC0_MDCTL


DATA 4 0x021b001c 0x04088032   // .was 0x04088032 left as in original file
//DATA 4 0x021b001c 0x0408803A // left as in original file
DATA 4 0x021b001c 0x00008033   // .was 0x00008033 left as in original file
//DATA 4 0x021b001c 0x0000803B // left as in original file
DATA 4 0x021b001c 0x00048031   // .was 0x00428031 left as in original file
//DATA 4 0x021b001c 0x00428039 // left as in original file
DATA 4 0x021b001c 0x09408030   // .was 0x19308030 left as in original file
//DATA 4 0x021b001c 0x19308038 // left as in original file

DATA 4 0x021b001c 0x04008040   // .was 0x04008040 left as in original file
//DATA 4 0x021b001c 0x04008048 // left as in original file

DATA 4 0x021b0800 0xA1390003 // .was 0xA1380003 DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration.
DATA 4 0x021b4800 0xA1380003
DATA 4 0x021b0020 0x00005800 // .was 0x00005800 MMDC0_MDREF
DATA 4 0x021b0818 0x00011117 // .was 0x00022227 DDR_PHY_P0_MPODTCTRL
DATA 4 0x021b4818 0x00011117 // .was 0x00022227 DDR_PHY_P1_MPODTCTRL

//Read DQS Gating calibration
DATA 4 0x021b083c 0x43280328 // .was 0x434B0350, MPDGCTRL0 PHY0
DATA 4 0x021b0840 0x02460318 // .was 0x034C0359, MPDGCTRL1 PHY0
DATA 4 0x021b483c 0x432C0338 // .was 0x434B0350, MPDGCTRL0 PHY1
DATA 4 0x021b4840 0x03280268 // .was 0x03650348, MPDGCTRL1 PHY1

//Read calibration
DATA 4 0x021b0848 0x362E3034 // .was 0x4436383B, MPRDDLCTL PHY0
DATA 4 0x021b4848 0x30322E3A // .was 0x39393341, MPRDDLCTL PHY1

//Write calibration
DATA 4 0x021b0850 0x403C4642 // .was 0x35373933, MPWRDLCTL PHY0
DATA 4 0x021b4850 0x4836483C // .was 0x48254A36, MPWRDLCTL PHY1

// write leveling
DATA 4 0x021b080c 0x00190023 // .was 0x001F001F 
DATA 4 0x021b0810 0x00260019 // .was 0x001F001F

DATA 4 0x021b480c 0x0017001D // .was 0x00440044
DATA 4 0x021b4810 0x000C001F // .was 0x00440044

// Complete calibration by forced measurement:
DATA 4 0x021b08b8 0x00000800 // .DDR_PHY_P0_MPMUR0, frc_msr
DATA 4 0x021b48b8 0x00000800 // .DDR_PHY_P0_MPMUR0, frc_msr

DATA 4 0x021b0004 0x00025576 // .added, 0x00025576 MMDC0_MDPDC

DATA 4 0x021b001c 0x00000000 // .MMDC0_MDSCR, clear this register (especially the configuration bit as initialization is complete) 
DATA 4 0x021b0404 0x00011006 // .MMDC0_MAPSR ADOPT power down enabled, MMDC will enter automatically to self-refresh while the number of idle cycle reached. 

/* set the default clock gate to save power */
DATA 4 0x020c4068 0x00C03F3F
DATA 4 0x020c406c 0x0030FC03 
DATA 4 0x020c4070 0x0FFFC000 
DATA 4 0x020c4074 0x3FF00000 
DATA 4 0x020c4078 0x00FFF300 
DATA 4 0x020c407c 0x0F0000C3 
DATA 4 0x020c4080 0x000003FF 

/* enable AXI cache for VDOA/VPU/IPU */
DATA 4 0x020e0010 0xF00000CF
/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
DATA 4 0x020e0018 0x007F007F
DATA 4 0x020e001c 0x007F007F

/*
 * Setup CCM_CCOSR register as follows:
 *
 * cko1_en  = 1	   --> CKO1 enabled
 * cko1_div = 111  --> divide by 8
 * cko1_sel = 1011 --> ahb_clk_root
 *
 * This sets CKO1 at ahb_clk_root/8 = 132/8 = 16.5 MHz
 */
DATA 4 0x020c4060 0x000000fb
