
---------- Begin Simulation Statistics ----------
final_tick                                83323482500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 289790                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687920                       # Number of bytes of host memory used
host_op_rate                                   290359                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   345.08                       # Real time elapsed on the host
host_tick_rate                              241463222                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083323                       # Number of seconds simulated
sim_ticks                                 83323482500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.617005                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095628                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103685                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728141                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478274                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65361                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.666470                       # CPI: cycles per instruction
system.cpu.discardedOps                        190841                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610706                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403340                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001644                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        34121684                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.600071                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        166646965                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132525281                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106477                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229650                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          167                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708325                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          372                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1417529                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            372                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37997                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72910                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33556                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85187                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37997                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       352833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 352833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25099904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25099904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123184                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123184    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123184                       # Request fanout histogram
system.membus.respLayer1.occupancy         1151710250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           841726000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            419953                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       731012                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           79                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           84071                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289251                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289250                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           445                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419508                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2125763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2126732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    174958080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              175025152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          106837                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9332480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           816041                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000661                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025692                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 815502     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    539      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             816041                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2025126500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1771897495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1112500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   36                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               585979                       # number of demand (read+write) hits
system.l2.demand_hits::total                   586015                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  36                       # number of overall hits
system.l2.overall_hits::.cpu.data              585979                       # number of overall hits
system.l2.overall_hits::total                  586015                       # number of overall hits
system.l2.demand_misses::.cpu.inst                409                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             122780                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123189                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               409                       # number of overall misses
system.l2.overall_misses::.cpu.data            122780                       # number of overall misses
system.l2.overall_misses::total                123189                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35367500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11193802500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11229170000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35367500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11193802500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11229170000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708759                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709204                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708759                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709204                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.919101                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.173232                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173700                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.919101                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.173232                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173700                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86473.105134                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91169.591953                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91153.999140                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86473.105134                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91169.591953                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91153.999140                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               72910                       # number of writebacks
system.l2.writebacks::total                     72910                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        122775                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123184                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       122775                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123184                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31277500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9965715000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9996992500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31277500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9965715000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9996992500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.919101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.173225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173693                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.919101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.173225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173693                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76473.105134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81170.555895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81154.959248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76473.105134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81170.555895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81154.959248                       # average overall mshr miss latency
system.l2.replacements                         106837                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       658102                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           658102                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       658102                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       658102                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           73                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               73                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           73                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           73                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            204064                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                204064                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85187                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7934451000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7934451000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289251                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289251                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.294509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.294509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93141.570897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93141.570897                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7082591000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7082591000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.294509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.294509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83141.688286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83141.688286                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35367500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35367500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.919101                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.919101                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86473.105134                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86473.105134                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          409                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          409                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31277500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31277500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.919101                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.919101                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76473.105134                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76473.105134                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        381915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            381915                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3259351500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3259351500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089612                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089612                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86701.021467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86701.021467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37588                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37588                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2883124000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2883124000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089600                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089600                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76703.309567                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76703.309567                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15946.951376                       # Cycle average of tags in use
system.l2.tags.total_refs                     1417355                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123221                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.502544                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.882693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        46.187589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15890.881094                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973325                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          684                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9060                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6527                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11462117                       # Number of tag accesses
system.l2.tags.data_accesses                 11462117                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15715072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15767424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9332480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9332480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          122774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        72910                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              72910                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            628298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         188603159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             189231457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       628298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           628298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112003000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112003000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112003000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           628298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        188603159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301234457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    145820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003597185500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8785                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8785                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              449821                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137190                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123184                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72910                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145820                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     33                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9150                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4599395000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1231675000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9218176250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18671.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37421.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203224                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116241                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145820                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.425394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.389694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.912729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3476      4.78%      4.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44400     61.12%     65.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4586      6.31%     72.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1577      2.17%     74.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1513      2.08%     76.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1830      2.52%     78.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          833      1.15%     80.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          744      1.02%     81.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13689     18.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72648                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.038361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.289963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.539250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8757     99.68%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           24      0.27%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8785                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.595447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.565987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.016721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6370     72.51%     72.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.34%     72.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2159     24.58%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               45      0.51%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              163      1.86%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.14%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8785                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15765440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9330624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15767552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9332480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       189.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    189.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83323424500                       # Total gap between requests
system.mem_ctrls.avgGap                     424915.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15713088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9330624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 628298.271138631273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 188579347.964722901583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111980725.241530790925                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       245550                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       145820                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26959500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9191216750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1925829294000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32957.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37431.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13206894.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            256768680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136449225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           876927660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          377854920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6577262640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17531435280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17232903360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42989601765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.936210                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  44603337250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2782260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35937885250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            262030860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139249935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           881904240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          383174100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6577262640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17702102970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17089183200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43034907945                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.479948                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44229422000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2782260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36311800500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83323482500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050811                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050811                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050811                       # number of overall hits
system.cpu.icache.overall_hits::total         8050811                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          445                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            445                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          445                       # number of overall misses
system.cpu.icache.overall_misses::total           445                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36903000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36903000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36903000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36903000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051256                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051256                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051256                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051256                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82928.089888                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82928.089888                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82928.089888                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82928.089888                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           79                       # number of writebacks
system.cpu.icache.writebacks::total                79                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          445                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          445                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36458000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36458000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81928.089888                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81928.089888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81928.089888                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81928.089888                       # average overall mshr miss latency
system.cpu.icache.replacements                     79                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050811                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050811                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          445                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           445                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36903000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36903000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051256                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051256                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82928.089888                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82928.089888                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81928.089888                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81928.089888                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           316.264243                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051256                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               445                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18092.710112                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   316.264243                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.308852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.308852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          314                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.357422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8051701                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8051701                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51311978                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51311978                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51312541                       # number of overall hits
system.cpu.dcache.overall_hits::total        51312541                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       740216                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         740216                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       748071                       # number of overall misses
system.cpu.dcache.overall_misses::total        748071                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  21254768500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21254768500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  21254768500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21254768500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52052194                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52052194                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52060612                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52060612                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014221                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014221                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014369                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014369                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28714.278670                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28714.278670                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28412.768975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28412.768975                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       658102                       # number of writebacks
system.cpu.dcache.writebacks::total            658102                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35412                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35412                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35412                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35412                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708759                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708759                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18114746500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18114746500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18447678500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18447678500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013540                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013540                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013614                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013614                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25701.821357                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25701.821357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26028.140031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26028.140031                       # average overall mshr miss latency
system.cpu.dcache.replacements                 708246                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40683959                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40683959                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8161934500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8161934500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41102115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41102115                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19518.874535                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19518.874535                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415553                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415553                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7601372500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7601372500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18292.185353                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18292.185353                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10628019                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10628019                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       322060                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       322060                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13092834000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13092834000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029412                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029412                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40653.399988                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40653.399988                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32809                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32809                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10513374000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10513374000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36346.889034                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36346.889034                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          563                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           563                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7855                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7855                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933120                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933120                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    332932000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    332932000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84180.025284                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84180.025284                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.382914                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021375                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708758                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.397937                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.382914                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104830134                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104830134                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83323482500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
