INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'FFT' already exists in the project. Output products
   for this core may be overwritten.
Resolving generics for 'FFT'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'FFT' already exists in the project. Output products
   for this core may be overwritten.
Applying external generics to 'FFT'...
Finished delivering C-model simulation files.
Delivering associated files for 'FFT'...
WARNING:sim - Component xfft_v8_0 does not have a valid model name for Verilog
   synthesis
Delivering EJava files for 'FFT'...
Generating implementation netlist for 'FFT'...
INFO:sim - Pre-processing HDL files for 'FFT'...
Running synthesis for 'FFT'
Running ngcbuild...
Writing VEO instantiation template for 'FFT'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'FFT'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
X:/Desktop/Project_stuff/music-fpga-master/ipcore_dir/tmp/_cg/FFT
Delivered 1 file into directory
X:/Desktop/Project_stuff/music-fpga-master/ipcore_dir/tmp/_cg/FFT
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'FFT'...
Generating metadata file...
Regenerating ISE project file for 'FFT'...
Generating ISE project...
XCO file found: FFT.xco
XMDF file found: FFT_xmdf.tcl
Adding X:/Desktop/Project_stuff/music-fpga-master/ipcore_dir/tmp/_cg/FFT.asy
-view all -origin_type imported
Adding X:/Desktop/Project_stuff/music-fpga-master/ipcore_dir/tmp/_cg/FFT.ngc
-view all -origin_type created
Checking file
"X:/Desktop/Project_stuff/music-fpga-master/ipcore_dir/tmp/_cg/FFT.ngc" for
project device match ...
File "X:/Desktop/Project_stuff/music-fpga-master/ipcore_dir/tmp/_cg/FFT.ngc"
device information matches project device.
Adding X:/Desktop/Project_stuff/music-fpga-master/ipcore_dir/tmp/_cg/FFT.sym
-view all -origin_type imported
Adding X:/Desktop/Project_stuff/music-fpga-master/ipcore_dir/tmp/_cg/FFT.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "X:/Desktop/Project_stuff/music-fpga-master/ipcore_dir/tmp/_cg/FFT.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding X:/Desktop/Project_stuff/music-fpga-master/ipcore_dir/tmp/_cg/FFT.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/FFT"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'FFT'.
