\hypertarget{structUsbhsDevdma}{}\section{Usbhs\+Devdma Struct Reference}
\label{structUsbhsDevdma}\index{UsbhsDevdma@{UsbhsDevdma}}


\mbox{\hyperlink{structUsbhsDevdma}{Usbhs\+Devdma}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+usbhs.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structUsbhsDevdma_acce0e671da825495bf74fb8f9301678f}\label{structUsbhsDevdma_acce0e671da825495bf74fb8f9301678f}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsbhsDevdma_acce0e671da825495bf74fb8f9301678f}{U\+S\+B\+H\+S\+\_\+\+D\+E\+V\+D\+M\+A\+N\+X\+T\+D\+SC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsbhsDevdma}{Usbhs\+Devdma}} Offset\+: 0x0) Device D\+MA Channel Next Descriptor Address Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsbhsDevdma_a8afd7b98c19ed73eb6ff238c526d8c39}\label{structUsbhsDevdma_a8afd7b98c19ed73eb6ff238c526d8c39}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsbhsDevdma_a8afd7b98c19ed73eb6ff238c526d8c39}{U\+S\+B\+H\+S\+\_\+\+D\+E\+V\+D\+M\+A\+A\+D\+D\+R\+E\+SS}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsbhsDevdma}{Usbhs\+Devdma}} Offset\+: 0x4) Device D\+MA Channel Address Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsbhsDevdma_a8a7ff4ad5e2f1386f873c004d9ff0f15}\label{structUsbhsDevdma_a8a7ff4ad5e2f1386f873c004d9ff0f15}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsbhsDevdma_a8a7ff4ad5e2f1386f873c004d9ff0f15}{U\+S\+B\+H\+S\+\_\+\+D\+E\+V\+D\+M\+A\+C\+O\+N\+T\+R\+OL}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsbhsDevdma}{Usbhs\+Devdma}} Offset\+: 0x8) Device D\+MA Channel Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsbhsDevdma_ae1b6c396eb4d5e6344cac5c45d3b737a}\label{structUsbhsDevdma_ae1b6c396eb4d5e6344cac5c45d3b737a}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsbhsDevdma_ae1b6c396eb4d5e6344cac5c45d3b737a}{U\+S\+B\+H\+S\+\_\+\+D\+E\+V\+D\+M\+A\+S\+T\+A\+T\+US}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsbhsDevdma}{Usbhs\+Devdma}} Offset\+: 0xC) Device D\+MA Channel Status Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structUsbhsDevdma}{Usbhs\+Devdma}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+usbhs.\+h\end{DoxyCompactItemize}
