

================================================================
== Vitis HLS Report for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116'
================================================================
* Date:           Tue Dec  6 19:10:59 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.576 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_116_1  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       8|      4|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      19|     64|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                           Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |skey_U  |ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R  |        0|  8|   4|    0|    32|    8|     1|          256|
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                                            |        0|  8|   4|    0|    32|    8|     1|          256|
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln117_fu_75_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln116_fu_69_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  24|           9|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx70_load  |   9|          2|    4|          8|
    |idx70_fu_30                  |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  36|          8|   10|         20|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |idx70_fu_30              |  4|   0|    4|          0|
    |zext_ln114_reg_101       |  4|   0|   64|         60|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   71|         60|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116|  return value|
|rk_address0  |  out|    8|   ap_memory|                                           rk|         array|
|rk_ce0       |  out|    1|   ap_memory|                                           rk|         array|
|rk_we0       |  out|    1|   ap_memory|                                           rk|         array|
|rk_d0        |  out|    8|   ap_memory|                                           rk|         array|
+-------------+-----+-----+------------+---------------------------------------------+--------------+

