{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730241166855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730241166855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 16:32:46 2024 " "Processing started: Tue Oct 29 16:32:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730241166855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241166855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GroupProject3710 -c GroupProject3710 " "Command: quartus_map --read_settings_files=on --write_settings_files=off GroupProject3710 -c GroupProject3710" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241166855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730241167261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IMM imm datapath.v(2) " "Verilog HDL Declaration information at datapath.v(2): object \"IMM\" differs only in case from object \"imm\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730241173928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IMM Imm datapath.v(2) " "Verilog HDL Declaration information at datapath.v(2): object \"IMM\" differs only in case from object \"Imm\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730241173928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "imm Imm datapath.v(16) " "Verilog HDL Declaration information at datapath.v(16): object \"imm\" differs only in case from object \"Imm\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730241173928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rsrc rsrc datapath.v(22) " "Verilog HDL Declaration information at datapath.v(22): object \"Rsrc\" differs only in case from object \"rsrc\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730241173928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rdest rdest datapath.v(24) " "Verilog HDL Declaration information at datapath.v(24): object \"Rdest\" differs only in case from object \"rdest\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730241173928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730241173929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Regfile_tb " "Found entity 1: ALU_Regfile_tb" {  } { { "ALU_Regfile_tb.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/ALU_Regfile_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730241173931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730241173933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "alucontrol.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alucontrol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730241173934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173934 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(13) " "Verilog HDL information at alu.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1730241173936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730241173936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "groupproject3710.v 1 1 " "Found 1 design units, including 1 entities, in source file groupproject3710.v" { { "Info" "ISGN_ENTITY_NAME" "1 GroupProject3710 " "Found entity 1: GroupProject3710" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730241173937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_memory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_memory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_Memory_tb " "Found entity 1: Datapath_Memory_tb" {  } { { "Datapath_Memory_tb.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/Datapath_Memory_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730241173939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.v 1 1 " "Found 1 design units, including 1 entities, in source file bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "bram.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/bram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730241173941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flops.v 2 2 " "Found 2 design units, including 2 entities, in source file flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flops.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/flops.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730241173942 ""} { "Info" "ISGN_ENTITY_NAME" "2 flopr " "Found entity 2: flopr" {  } { { "flops.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/flops.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730241173942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 2 2 " "Found 2 design units, including 2 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730241173944 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/muxes.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730241173944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/signextend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730241173946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173946 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "datapath.v(46) " "Verilog HDL Instantiation warning at datapath.v(46): instance has no name" {  } { { "datapath.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730241173946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GroupProject3710 " "Elaborating entity \"GroupProject3710\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730241173988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile1\"" {  } { { "GroupProject3710.v" "regfile1" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730241173990 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading register file regfile.v(19) " "Verilog HDL Display System Task info at regfile.v(19): Loading register file" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/regfile.v" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173991 "|GroupProject3710|regfile:regfile1"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done with RF load regfile.v(22) " "Verilog HDL Display System Task info at regfile.v(22): done with RF load" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/regfile.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173991 "|GroupProject3710|regfile:regfile1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(32) " "Verilog HDL assignment warning at regfile.v(32): truncated value with size 32 to match size of target (16)" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/regfile.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730241173991 "|GroupProject3710|regfile:regfile1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(33) " "Verilog HDL assignment warning at regfile.v(33): truncated value with size 32 to match size of target (16)" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/regfile.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730241173991 "|GroupProject3710|regfile:regfile1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol alucontrol:alucontrol1 " "Elaborating entity \"alucontrol\" for hierarchy \"alucontrol:alucontrol1\"" {  } { { "GroupProject3710.v" "alucontrol1" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730241173991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "GroupProject3710.v" "alu1" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730241173992 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PSR alu.v(13) " "Verilog HDL Always Construct warning at alu.v(13): inferring latch(es) for variable \"PSR\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730241173993 "|GroupProject3710|alu:alu1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSR\[5\] alu.v(8) " "Output port \"PSR\[5\]\" at alu.v(8) has no driver" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730241173993 "|GroupProject3710|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR\[0\] alu.v(13) " "Inferred latch for \"PSR\[0\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173993 "|GroupProject3710|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR\[1\] alu.v(13) " "Inferred latch for \"PSR\[1\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173993 "|GroupProject3710|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR\[2\] alu.v(13) " "Inferred latch for \"PSR\[2\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173993 "|GroupProject3710|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram bram:MEM " "Elaborating entity \"bram\" for hierarchy \"bram:MEM\"" {  } { { "GroupProject3710.v" "MEM" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730241173993 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading memory bram.v(18) " "Verilog HDL Display System Task info at bram.v(18): Loading memory" {  } { { "bram.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/bram.v" 18 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173994 "|GroupProject3710|bram:MEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done loading bram.v(20) " "Verilog HDL Display System Task info at bram.v(20): done loading" {  } { { "bram.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/bram.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241173994 "|GroupProject3710|bram:MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr flopenr:flop_a " "Elaborating entity \"flopenr\" for hierarchy \"flopenr:flop_a\"" {  } { { "GroupProject3710.v" "flop_a" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730241173995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux_a " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux_a\"" {  } { { "GroupProject3710.v" "mux_a" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730241173995 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[15\] " "Net \"data_a\[15\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[15\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[14\] " "Net \"data_a\[14\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[14\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[13\] " "Net \"data_a\[13\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[13\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[12\] " "Net \"data_a\[12\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[12\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[11\] " "Net \"data_a\[11\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[11\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[10\] " "Net \"data_a\[10\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[10\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[9\] " "Net \"data_a\[9\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[9\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[8\] " "Net \"data_a\[8\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[8\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[7\] " "Net \"data_a\[7\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[7\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[6\] " "Net \"data_a\[6\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[6\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[5\] " "Net \"data_a\[5\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[5\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[4\] " "Net \"data_a\[4\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[4\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[3\] " "Net \"data_a\[3\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[3\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[2\] " "Net \"data_a\[2\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[2\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[1\] " "Net \"data_a\[1\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[1\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[0\] " "Net \"data_a\[0\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[0\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[15\] " "Net \"data_b\[15\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[15\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[14\] " "Net \"data_b\[14\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[14\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[13\] " "Net \"data_b\[13\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[13\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[12\] " "Net \"data_b\[12\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[12\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[11\] " "Net \"data_b\[11\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[11\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[10\] " "Net \"data_b\[10\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[10\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[9\] " "Net \"data_b\[9\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[9\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[8\] " "Net \"data_b\[8\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[8\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[7\] " "Net \"data_b\[7\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[7\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[6\] " "Net \"data_b\[6\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[6\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[5\] " "Net \"data_b\[5\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[5\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[4\] " "Net \"data_b\[4\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[4\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[3\] " "Net \"data_b\[3\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[3\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[2\] " "Net \"data_b\[2\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[2\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[1\] " "Net \"data_b\[1\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[1\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[0\] " "Net \"data_b\[0\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[0\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174013 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1730241174013 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[15\] " "Net \"data_a\[15\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[15\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[14\] " "Net \"data_a\[14\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[14\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[13\] " "Net \"data_a\[13\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[13\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[12\] " "Net \"data_a\[12\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[12\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[11\] " "Net \"data_a\[11\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[11\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[10\] " "Net \"data_a\[10\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[10\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[9\] " "Net \"data_a\[9\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[9\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[8\] " "Net \"data_a\[8\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[8\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[7\] " "Net \"data_a\[7\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[7\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[6\] " "Net \"data_a\[6\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[6\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[5\] " "Net \"data_a\[5\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[5\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[4\] " "Net \"data_a\[4\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[4\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[3\] " "Net \"data_a\[3\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[3\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[2\] " "Net \"data_a\[2\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[2\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[1\] " "Net \"data_a\[1\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[1\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[0\] " "Net \"data_a\[0\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[0\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[15\] " "Net \"data_b\[15\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[15\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[14\] " "Net \"data_b\[14\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[14\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[13\] " "Net \"data_b\[13\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[13\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[12\] " "Net \"data_b\[12\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[12\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[11\] " "Net \"data_b\[11\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[11\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[10\] " "Net \"data_b\[10\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[10\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[9\] " "Net \"data_b\[9\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[9\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[8\] " "Net \"data_b\[8\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[8\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[7\] " "Net \"data_b\[7\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[7\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[6\] " "Net \"data_b\[6\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[6\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[5\] " "Net \"data_b\[5\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[5\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[4\] " "Net \"data_b\[4\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[4\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[3\] " "Net \"data_b\[3\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[3\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[2\] " "Net \"data_b\[2\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[2\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[1\] " "Net \"data_b\[1\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[1\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[0\] " "Net \"data_b\[0\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[0\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174014 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1730241174014 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[15\] " "Net \"data_a\[15\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[15\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[14\] " "Net \"data_a\[14\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[14\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[13\] " "Net \"data_a\[13\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[13\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[12\] " "Net \"data_a\[12\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[12\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[11\] " "Net \"data_a\[11\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[11\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[10\] " "Net \"data_a\[10\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[10\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[9\] " "Net \"data_a\[9\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[9\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[8\] " "Net \"data_a\[8\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[8\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[7\] " "Net \"data_a\[7\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[7\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[6\] " "Net \"data_a\[6\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[6\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[5\] " "Net \"data_a\[5\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[5\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[4\] " "Net \"data_a\[4\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[4\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[3\] " "Net \"data_a\[3\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[3\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[2\] " "Net \"data_a\[2\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[2\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[1\] " "Net \"data_a\[1\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[1\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[0\] " "Net \"data_a\[0\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[0\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[15\] " "Net \"data_b\[15\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[15\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[14\] " "Net \"data_b\[14\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[14\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[13\] " "Net \"data_b\[13\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[13\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[12\] " "Net \"data_b\[12\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[12\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[11\] " "Net \"data_b\[11\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[11\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[10\] " "Net \"data_b\[10\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[10\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[9\] " "Net \"data_b\[9\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[9\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[8\] " "Net \"data_b\[8\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[8\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[7\] " "Net \"data_b\[7\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[7\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[6\] " "Net \"data_b\[6\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[6\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[5\] " "Net \"data_b\[5\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[5\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[4\] " "Net \"data_b\[4\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[4\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[3\] " "Net \"data_b\[3\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[3\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[2\] " "Net \"data_b\[2\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[2\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[1\] " "Net \"data_b\[1\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[1\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[0\] " "Net \"data_b\[0\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[0\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174015 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1730241174015 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[15\] " "Net \"data_a\[15\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[15\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[14\] " "Net \"data_a\[14\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[14\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[13\] " "Net \"data_a\[13\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[13\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[12\] " "Net \"data_a\[12\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[12\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[11\] " "Net \"data_a\[11\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[11\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[10\] " "Net \"data_a\[10\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[10\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[9\] " "Net \"data_a\[9\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[9\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[8\] " "Net \"data_a\[8\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[8\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[7\] " "Net \"data_a\[7\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[7\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[6\] " "Net \"data_a\[6\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[6\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[5\] " "Net \"data_a\[5\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[5\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[4\] " "Net \"data_a\[4\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[4\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[3\] " "Net \"data_a\[3\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[3\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[2\] " "Net \"data_a\[2\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[2\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[1\] " "Net \"data_a\[1\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[1\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[0\] " "Net \"data_a\[0\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[0\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[15\] " "Net \"data_b\[15\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[15\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[14\] " "Net \"data_b\[14\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[14\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[13\] " "Net \"data_b\[13\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[13\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[12\] " "Net \"data_b\[12\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[12\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[11\] " "Net \"data_b\[11\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[11\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[10\] " "Net \"data_b\[10\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[10\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[9\] " "Net \"data_b\[9\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[9\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[8\] " "Net \"data_b\[8\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[8\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[7\] " "Net \"data_b\[7\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[7\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[6\] " "Net \"data_b\[6\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[6\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[5\] " "Net \"data_b\[5\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[5\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[4\] " "Net \"data_b\[4\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[4\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[3\] " "Net \"data_b\[3\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[3\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[2\] " "Net \"data_b\[2\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[2\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[1\] " "Net \"data_b\[1\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[1\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[0\] " "Net \"data_b\[0\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[0\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730241174016 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1730241174016 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bram:MEM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bram:MEM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/GroupProject3710.ram0_bram_337df6.hdl.mif " "Parameter INIT_FILE set to db/GroupProject3710.ram0_bram_337df6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730241174239 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1730241174239 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1730241174239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bram:MEM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"bram:MEM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730241174291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bram:MEM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"bram:MEM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/GroupProject3710.ram0_bram_337df6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/GroupProject3710.ram0_bram_337df6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730241174292 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730241174292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jf62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jf62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jf62 " "Found entity 1: altsyncram_jf62" {  } { { "db/altsyncram_jf62.tdf" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/db/altsyncram_jf62.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730241174328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241174328 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730241174411 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[0\] GND " "Pin \"LEDs_a\[0\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[1\] GND " "Pin \"LEDs_a\[1\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_a[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[2\] GND " "Pin \"LEDs_a\[2\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_a[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[3\] GND " "Pin \"LEDs_a\[3\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_a[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[4\] GND " "Pin \"LEDs_a\[4\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_a[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[5\] GND " "Pin \"LEDs_a\[5\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_a[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[6\] GND " "Pin \"LEDs_a\[6\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_a[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[7\] GND " "Pin \"LEDs_a\[7\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_a[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[8\] GND " "Pin \"LEDs_a\[8\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_a[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[9\] GND " "Pin \"LEDs_a\[9\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_a[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[0\] GND " "Pin \"LEDs_b\[0\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[1\] GND " "Pin \"LEDs_b\[1\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[2\] GND " "Pin \"LEDs_b\[2\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[3\] GND " "Pin \"LEDs_b\[3\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[4\] GND " "Pin \"LEDs_b\[4\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[5\] GND " "Pin \"LEDs_b\[5\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[6\] GND " "Pin \"LEDs_b\[6\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[7\] GND " "Pin \"LEDs_b\[7\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[8\] GND " "Pin \"LEDs_b\[8\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_b[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[9\] GND " "Pin \"LEDs_b\[9\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730241174461 "|GroupProject3710|LEDs_b[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730241174461 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730241174517 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "bram:MEM\|altsyncram:ram_rtl_0\|altsyncram_jf62:auto_generated\|ALTSYNCRAM 9 " "Removed 9 MSB VCC or GND address nodes from RAM block \"bram:MEM\|altsyncram:ram_rtl_0\|altsyncram_jf62:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_jf62.tdf" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/db/altsyncram_jf62.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 57 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730241174692 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/output_files/GroupProject3710.map.smsg " "Generated suppressed messages file C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/output_files/GroupProject3710.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241174722 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730241174814 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730241174814 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "40 " "Design contains 40 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regwrite " "No output dependent on input pin \"regwrite\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|regwrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1\[0\] " "No output dependent on input pin \"ra1\[0\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|ra1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1\[1\] " "No output dependent on input pin \"ra1\[1\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|ra1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1\[2\] " "No output dependent on input pin \"ra1\[2\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|ra1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1\[3\] " "No output dependent on input pin \"ra1\[3\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|ra1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra2\[0\] " "No output dependent on input pin \"ra2\[0\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|ra2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra2\[1\] " "No output dependent on input pin \"ra2\[1\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|ra2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra2\[2\] " "No output dependent on input pin \"ra2\[2\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|ra2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra2\[3\] " "No output dependent on input pin \"ra2\[3\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|ra2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[0\] " "No output dependent on input pin \"wa\[0\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wa[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[1\] " "No output dependent on input pin \"wa\[1\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wa[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[2\] " "No output dependent on input pin \"wa\[2\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wa[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[3\] " "No output dependent on input pin \"wa\[3\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wa[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[0\] " "No output dependent on input pin \"wd\[0\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[1\] " "No output dependent on input pin \"wd\[1\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[2\] " "No output dependent on input pin \"wd\[2\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[3\] " "No output dependent on input pin \"wd\[3\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[4\] " "No output dependent on input pin \"wd\[4\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[5\] " "No output dependent on input pin \"wd\[5\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[6\] " "No output dependent on input pin \"wd\[6\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[7\] " "No output dependent on input pin \"wd\[7\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[8\] " "No output dependent on input pin \"wd\[8\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[9\] " "No output dependent on input pin \"wd\[9\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[10\] " "No output dependent on input pin \"wd\[10\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[11\] " "No output dependent on input pin \"wd\[11\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[12\] " "No output dependent on input pin \"wd\[12\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[13\] " "No output dependent on input pin \"wd\[13\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[14\] " "No output dependent on input pin \"wd\[14\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[15\] " "No output dependent on input pin \"wd\[15\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|wd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[0\] " "No output dependent on input pin \"switches\[0\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730241174854 "|GroupProject3710|switches[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730241174854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "83 " "Implemented 83 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730241174856 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730241174856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730241174856 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1730241174856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730241174856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 200 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 200 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730241174880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 16:32:54 2024 " "Processing ended: Tue Oct 29 16:32:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730241174880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730241174880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730241174880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730241174880 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1730241176013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730241176013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 16:32:55 2024 " "Processing started: Tue Oct 29 16:32:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730241176013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1730241176013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off GroupProject3710 -c GroupProject3710 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off GroupProject3710 -c GroupProject3710" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1730241176013 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1730241176124 ""}
{ "Info" "0" "" "Project  = GroupProject3710" {  } {  } 0 0 "Project  = GroupProject3710" 0 0 "Fitter" 0 0 1730241176124 ""}
{ "Info" "0" "" "Revision = GroupProject3710" {  } {  } 0 0 "Revision = GroupProject3710" 0 0 "Fitter" 0 0 1730241176124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1730241176218 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GroupProject3710 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"GroupProject3710\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1730241176226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730241176260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730241176260 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1730241176560 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1730241176579 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1730241176700 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1730241176703 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "130 151 " "No exact pin location assignment(s) for 130 pins of 151 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1730241176905 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1730241184309 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 16 global CLKCTRL_G14 " "clk~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G14" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1730241184600 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1730241184600 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1730241184600 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver clk~inputCLKENA0 CLKCTRL_G14 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver clk~inputCLKENA0, placed at CLKCTRL_G14" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk PIN_A9 " "Refclk input I/O pad clk is placed onto PIN_A9" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1730241184600 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1730241184600 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1730241184600 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730241184601 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1730241184604 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730241184604 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730241184606 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1730241184607 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1730241184607 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1730241184607 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1730241184607 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1730241184608 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1730241184608 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730241184678 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GroupProject3710.sdc " "Synopsys Design Constraints File file not found: 'GroupProject3710.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1730241189898 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1730241189899 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1730241189901 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1730241189901 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1730241189901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1730241189906 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1730241190016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730241191070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1730241191961 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1730241192623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730241192624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1730241194125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1730241197831 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1730241197831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1730241198129 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1730241198129 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1730241198129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730241198133 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1730241199247 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730241199278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730241199662 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730241199662 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730241200038 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730241202338 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/output_files/GroupProject3710.fit.smsg " "Generated suppressed messages file C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/output_files/GroupProject3710.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1730241202654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6572 " "Peak virtual memory: 6572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730241203052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 16:33:23 2024 " "Processing ended: Tue Oct 29 16:33:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730241203052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730241203052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730241203052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1730241203052 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1730241204051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730241204052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 16:33:23 2024 " "Processing started: Tue Oct 29 16:33:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730241204052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1730241204052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off GroupProject3710 -c GroupProject3710 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off GroupProject3710 -c GroupProject3710" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1730241204052 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1730241208597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730241208877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 16:33:28 2024 " "Processing ended: Tue Oct 29 16:33:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730241208877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730241208877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730241208877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1730241208877 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1730241209526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1730241210018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730241210019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 16:33:29 2024 " "Processing started: Tue Oct 29 16:33:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730241210019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1730241210019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta GroupProject3710 -c GroupProject3710 " "Command: quartus_sta GroupProject3710 -c GroupProject3710" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1730241210019 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1730241210133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1730241210628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730241210664 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730241210664 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GroupProject3710.sdc " "Synopsys Design Constraints File file not found: 'GroupProject3710.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1730241211067 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1730241211067 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730241211068 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730241211068 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1730241211068 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1730241211068 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1730241211069 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1730241211078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241211080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241211089 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241211092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241211094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241211097 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730241211097 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730241211097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730241211098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730241211098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -135.610 clk  " "   -2.636            -135.610 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730241211098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730241211098 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730241211106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1730241211132 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1730241212110 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1730241212154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241212155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241212159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241212162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241212164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241212166 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730241212166 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730241212166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730241212168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730241212168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -135.660 clk  " "   -2.636            -135.660 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730241212168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730241212168 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1730241212176 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1730241212302 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1730241213133 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1730241213178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241213182 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241213185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241213188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241213190 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730241213190 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730241213190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730241213195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730241213195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -136.206 clk  " "   -2.636            -136.206 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730241213195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730241213195 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730241213203 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1730241213328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241213331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241213334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241213337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730241213339 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730241213340 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730241213340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730241213341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730241213341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -135.914 clk  " "   -2.636            -135.914 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730241213341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730241213341 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730241214807 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730241214809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5172 " "Peak virtual memory: 5172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730241214865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 16:33:34 2024 " "Processing ended: Tue Oct 29 16:33:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730241214865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730241214865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730241214865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1730241214865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1730241215798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730241215799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 16:33:35 2024 " "Processing started: Tue Oct 29 16:33:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730241215799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1730241215799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off GroupProject3710 -c GroupProject3710 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off GroupProject3710 -c GroupProject3710" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1730241215799 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GroupProject3710.vo C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/simulation/questa/ simulation " "Generated file GroupProject3710.vo in folder \"C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1730241216622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730241216655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 16:33:36 2024 " "Processing ended: Tue Oct 29 16:33:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730241216655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730241216655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730241216655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1730241216655 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 211 s " "Quartus Prime Full Compilation was successful. 0 errors, 211 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1730241217279 ""}
