read -sv run_verilog_mid/adder_32b_9_88_59458c5a69afa4b8421fee2f8eb71bb8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_88_59458c5a69afa4b8421fee2f8eb71bb8_yosys.v
