set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Sobel.vo Sobel_v.sdo}}
	{{"Fast Model"} {Sobel_fast.vo Sobel_v_fast.sdo}}
}
