#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Mar 28 17:00:43 2017
# Process ID: 5328
# Current directory: /home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_add_const_0_1_synth_1
# Command line: vivado -log adc2dac_ram_offset_add_const_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adc2dac_ram_offset_add_const_0_1.tcl
# Log file: /home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_add_const_0_1_synth_1/adc2dac_ram_offset_add_const_0_1.vds
# Journal file: /home/bma/git/fpga_design/redpitaya/adc2dac_ram_offset/adc2dac_ram_offset.runs/adc2dac_ram_offset_add_const_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source adc2dac_ram_offset_add_const_0_1.tcl -notrace
