RISCV-pipelined-processor
This repository contains a 5-stage pipelined RISC-V processor, implementing the classic IF, ID, EX, MEM, WB pipeline stages. Designed for efficiency and performance, it supports hazard detection, forwarding, and basic control logic. Perfect for learning and experimenting with RISC-V architecture and pipelining concepts
