// Seed: 2476128534
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input wor id_2,
    output tri1 id_3,
    input tri id_4
);
  wire id_6;
  assign id_1 = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input supply1 id_2,
    input wand id_3,
    input tri0 id_4,
    output logic id_5,
    output uwire id_6,
    input uwire id_7,
    input tri id_8
);
  always @(posedge 1) begin : LABEL_0
    id_5 = id_4;
  end
  module_0 modCall_1 (
      id_3,
      id_6,
      id_1,
      id_6,
      id_3
  );
endmodule
