#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Mar 18 23:38:16 2025
# Process ID: 4272
# Current directory: C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.runs/synth_1
# Command line: vivado.exe -log alchitry_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl
# Log file: C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.runs/synth_1/alchitry_top.vds
# Journal file: C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.runs/synth_1\vivado.jou
# Running On: LAPTOP-7B86POIG, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 34017 MB
#-----------------------------------------------------------
source alchitry_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 452.426 ; gain = 183.969
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1284.129 ; gain = 439.230
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/alchitry_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/reset_conditioner.sv:7]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/reset_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'alu_manual_test' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/alu_manual_test.sv:7]
	Parameter CLK_FREQ bound to: 24'b100110001001011010000000 
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/button_conditioner.sv:7]
	Parameter CLK_FREQ bound to: 24'b100110001001011010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/pipeline.sv:7]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/pipeline.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/button_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'rom_A' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/rom_A.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'rom_A' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/rom_A.sv:7]
INFO: [Synth 8-6157] synthesizing module 'rom_B' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/rom_B.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'rom_B' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/rom_B.sv:7]
INFO: [Synth 8-6157] synthesizing module 'rom_ALUFN' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/rom_ALUFN.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'rom_ALUFN' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/rom_ALUFN.sv:7]
INFO: [Synth 8-6157] synthesizing module 'rom_Output' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/rom_Output.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'rom_Output' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/rom_Output.sv:7]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/mux_4.sv:7]
INFO: [Synth 8-226] default block is never used [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/mux_4.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/mux_4.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/mux_2.sv:7]
INFO: [Synth 8-226] default block is never used [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/mux_2.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/mux_2.sv:7]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/adder.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'rca' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/rca.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'fa' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/fa.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'fa' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/fa.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'rca' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/rca.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/adder.sv:7]
INFO: [Synth 8-6157] synthesizing module 'compare' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/compare.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'compare' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/compare.sv:7]
INFO: [Synth 8-6157] synthesizing module 'boolean' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/boolean.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'boolean' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/boolean.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized0' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 5'b01000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized0' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized1' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 5'b00100 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized1' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized2' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 5'b00010 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized2' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized3' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 5'b00001 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized3' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_right_shifter' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
	Parameter SHIFT bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_right_shifter' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_right_shifter__parameterized0' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
	Parameter SHIFT bound to: 5'b01000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_right_shifter__parameterized0' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_right_shifter__parameterized1' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
	Parameter SHIFT bound to: 5'b00100 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_right_shifter__parameterized1' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_right_shifter__parameterized2' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
	Parameter SHIFT bound to: 5'b00010 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_right_shifter__parameterized2' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_right_shifter__parameterized3' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
	Parameter SHIFT bound to: 5'b00001 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_right_shifter__parameterized3' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_right_arithmetic_shifter' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_arithmetic_shifter.sv:7]
	Parameter SHIFT bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_right_arithmetic_shifter' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_arithmetic_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_right_arithmetic_shifter__parameterized0' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_arithmetic_shifter.sv:7]
	Parameter SHIFT bound to: 5'b01000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_right_arithmetic_shifter__parameterized0' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_arithmetic_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_right_arithmetic_shifter__parameterized1' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_arithmetic_shifter.sv:7]
	Parameter SHIFT bound to: 5'b00100 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_right_arithmetic_shifter__parameterized1' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_arithmetic_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_right_arithmetic_shifter__parameterized2' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_arithmetic_shifter.sv:7]
	Parameter SHIFT bound to: 5'b00010 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_right_arithmetic_shifter__parameterized2' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_arithmetic_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_right_arithmetic_shifter__parameterized3' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_arithmetic_shifter.sv:7]
	Parameter SHIFT bound to: 5'b00001 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_right_arithmetic_shifter__parameterized3' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/x_bit_right_arithmetic_shifter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/multiplier.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/multiplier.sv:7]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/divider.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/divider.sv:7]
INFO: [Synth 8-6157] synthesizing module 'modulo' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/modulo.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'modulo' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/modulo.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector__parameterized0' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector__parameterized0' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/multi_seven_seg.sv:7]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b011 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/seven_seg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/seven_seg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/decoder.sv:7]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/decoder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/multi_seven_seg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/bin_to_dec.sv:7]
	Parameter DIGITS bound to: 3'b100 
	Parameter LEADING_ZEROS bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/bin_to_dec.sv:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/alu_manual_test.sv:246]
INFO: [Synth 8-6155] done synthesizing module 'alu_manual_test' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/alu_manual_test.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/alchitry_top.sv:7]
WARNING: [Synth 8-6014] Unused sequential element D_v_q_reg was removed.  [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.srcs/sources_1/imports/source/alu_manual_test.sv:396]
WARNING: [Synth 8-7129] Port alufn[5] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[0] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[1] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][6] in module alu_manual_test is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.586 ; gain = 575.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.586 ; gain = 575.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.586 ; gain = 575.688
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1420.586 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alchitry_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alchitry_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/constraint/au_props.xdc]
Finished Parsing XDC File [C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/constraint/au_props.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1526.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1526.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1526.195 ; gain = 681.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1526.195 ; gain = 681.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1526.195 ; gain = 681.297
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'D_states_q_reg' in module 'alu_manual_test'
INFO: [Synth 8-802] inferred FSM for state register 'D_states_auto_q_reg' in module 'alu_manual_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              011
                 iSTATE5 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE0 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_states_q_reg' using encoding 'sequential' in module 'alu_manual_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                              000 |                              000
                 iSTATE6 |                              001 |                              001
                  iSTATE |                              010 |                              011
                 iSTATE0 |                              011 |                              010
                 iSTATE1 |                              100 |                              100
                 iSTATE2 |                              101 |                              101
                 iSTATE3 |                              110 |                              110
                 iSTATE5 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_states_auto_q_reg' using encoding 'sequential' in module 'alu_manual_test'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1526.195 ; gain = 681.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 528   
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 11    
	  32 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 4     
	   8 Input   16 Bit        Muxes := 4     
	  10 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 3     
	  10 Input   10 Bit        Muxes := 1     
	  10 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   8 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 3     
	  12 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 528   
	   4 Input    1 Bit        Muxes := 65    
	   5 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 8     
	   8 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP modulo/out1, operation Mode is: A*B.
DSP Report: operator modulo/out1 is absorbed into DSP modulo/out1.
DSP Report: operator modulo/out1 is absorbed into DSP modulo/out1.
DSP Report: Generating DSP modulo/out1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator modulo/out1 is absorbed into DSP modulo/out1.
DSP Report: operator modulo/out1 is absorbed into DSP modulo/out1.
DSP Report: Generating DSP modulo/out1, operation Mode is: A*B.
DSP Report: operator modulo/out1 is absorbed into DSP modulo/out1.
DSP Report: operator modulo/out1 is absorbed into DSP modulo/out1.
DSP Report: Generating DSP modulo/out1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator modulo/out1 is absorbed into DSP modulo/out1.
DSP Report: operator modulo/out1 is absorbed into DSP modulo/out1.
WARNING: [Synth 8-7129] Port io_dip[2][6] in module alu_manual_test is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1526.195 ; gain = 681.297
---------------------------------------------------------------------------------
 Sort Area is  modulo/out1_0 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  modulo/out1_0 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  modulo/out1_3 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  modulo/out1_3 : 0 1 : 2659 5418 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------+------------+---------------+----------------+
|Module Name     | RTL Object | Depth x Width | Implemented As | 
+----------------+------------+---------------+----------------+
|rom_ALUFN       | alu        | 32x6          | LUT            | 
|alu_manual_test | romalu/alu | 32x6          | LUT            | 
+----------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1526.195 ; gain = 681.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 1576.199 ; gain = 731.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1674.148 ; gain = 829.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 1688.656 ; gain = 843.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 1688.656 ; gain = 843.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1688.656 ; gain = 843.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1688.656 ; gain = 843.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1688.656 ; gain = 843.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1688.656 ; gain = 843.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B           | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | PCIN>>17+A*B' | 0      | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   633|
|3     |DSP48E1 |     3|
|5     |LUT1    |   112|
|6     |LUT2    |   630|
|7     |LUT3    |  2137|
|8     |LUT4    |   276|
|9     |LUT5    |   196|
|10    |LUT6    |  1233|
|11    |FDRE    |   252|
|12    |FDSE    |     5|
|13    |IBUF    |    31|
|14    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1688.656 ; gain = 843.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 1688.656 ; gain = 738.148
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 1688.656 ; gain = 843.758
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1688.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 636 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1688.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: adb9abac
INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 1688.656 ; gain = 1236.230
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1688.656 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SUTD/Sem 4/Computation Structures 50.002/alchitry/semifinal/semifinal/build/vivado/alu.runs/synth_1/alchitry_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alchitry_top_utilization_synth.rpt -pb alchitry_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 18 23:40:11 2025...
