[2025-09-15 16:55:49] START suite=spec trace=435.gromacs-111B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/435.gromacs-111B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2119071 heartbeat IPC: 4.719 cumulative IPC: 4.719 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4171526 heartbeat IPC: 4.872 cumulative IPC: 4.794 (Simulation time: 00 hr 01 min 07 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4171526 cumulative IPC: 4.794 (Simulation time: 00 hr 01 min 07 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4171526 cumulative IPC: 4.794 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 9578422 heartbeat IPC: 1.849 cumulative IPC: 1.849 (Simulation time: 00 hr 01 min 58 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 13755509 heartbeat IPC: 2.394 cumulative IPC: 2.087 (Simulation time: 00 hr 02 min 45 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 18894669 heartbeat IPC: 1.946 cumulative IPC: 2.038 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 23615732 heartbeat IPC: 2.118 cumulative IPC: 2.057 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 28197120 heartbeat IPC: 2.183 cumulative IPC: 2.081 (Simulation time: 00 hr 05 min 14 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 33499961 heartbeat IPC: 1.886 cumulative IPC: 2.046 (Simulation time: 00 hr 06 min 00 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 37460735 heartbeat IPC: 2.525 cumulative IPC: 2.103 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 42924074 heartbeat IPC: 1.83 cumulative IPC: 2.064 (Simulation time: 00 hr 07 min 38 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 46734265 heartbeat IPC: 2.625 cumulative IPC: 2.115 (Simulation time: 00 hr 08 min 22 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 47806346 cumulative IPC: 2.092 (Simulation time: 00 hr 09 min 11 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 47806346 cumulative IPC: 2.092 (Simulation time: 00 hr 09 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/435.gromacs-111B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.092 instructions: 100000002 cycles: 47806346
CPU 0 Branch Prediction Accuracy: 88.11% MPKI: 8.112 Average ROB Occupancy at Mispredict: 22.97
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.064
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.04753


====Backend Stall Breakdown====
ROB_STALL: 458267
LQ_STALL: 25239
SQ_STALL: 76445


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 541.4667
REPLAY_LOAD: 68.75
NON_REPLAY_LOAD: 8.812198

== Total ==
ADDR_TRANS: 8122
REPLAY_LOAD: 1375
NON_REPLAY_LOAD: 448770

== Counts ==
ADDR_TRANS: 15
REPLAY_LOAD: 20
NON_REPLAY_LOAD: 50926

cpu0->cpu0_STLB TOTAL        ACCESS:     173581 HIT:     173475 MISS:        106 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     173581 HIT:     173475 MISS:        106 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 586.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1565975 HIT:    1511038 MISS:      54937 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1273831 HIT:    1227215 MISS:      46616 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      42710 HIT:      34629 MISS:       8081 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     249222 HIT:     249145 MISS:         77 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        212 HIT:         49 MISS:        163 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.98 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12219128 HIT:   12219128 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   12219128 HIT:   12219128 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26100106 HIT:   23974706 MISS:    2125400 MSHR_MERGE:     808589
cpu0->cpu0_L1D LOAD         ACCESS:   13678845 HIT:   11679119 MISS:    1999726 MSHR_MERGE:     725866
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12421049 HIT:   12295587 MISS:     125462 MSHR_MERGE:      82723
cpu0->cpu0_L1D TRANSLATION  ACCESS:        212 HIT:          0 MISS:        212 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.69 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8795889 HIT:    8795889 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    8795889 HIT:    8795889 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23388298 HIT:   23103964 MISS:     284334 MSHR_MERGE:     110753
cpu0->cpu0_DTLB LOAD         ACCESS:   23388298 HIT:   23103964 MISS:     284334 MSHR_MERGE:     110753
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.359 cycles
cpu0->LLC TOTAL        ACCESS:      77914 HIT:      71410 MISS:       6504 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      46616 HIT:      43900 MISS:       2716 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8081 HIT:       4436 MISS:       3645 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      23054 HIT:      23054 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        163 HIT:         20 MISS:        143 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 75.39 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          2
  ROW_BUFFER_MISS:       6502
  AVG DBUS CONGESTED CYCLE: 2.843
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       3984
[2025-09-15 17:05:00] END   suite=spec trace=435.gromacs-111B (rc=0)
