===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.5438 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3054 ( 14.4%)    0.3054 ( 19.8%)  FIR Parser
    0.9388 ( 44.3%)    0.5801 ( 37.6%)  'firrtl.circuit' Pipeline
    0.1421 (  6.7%)    0.0752 (  4.9%)    'firrtl.module' Pipeline
    0.1421 (  6.7%)    0.0752 (  4.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0123 (  0.6%)    0.0123 (  0.8%)    InferWidths
    0.1194 (  5.6%)    0.1194 (  7.7%)    LowerBundleVector
    0.6039 ( 28.5%)    0.3225 ( 20.9%)    'firrtl.module' Pipeline
    0.1094 (  5.2%)    0.0553 (  3.6%)      ExpandWhens
    0.4944 ( 23.4%)    0.2684 ( 17.4%)      SimpleCanonicalizer
    0.0474 (  2.2%)    0.0474 (  3.1%)    IMConstProp
    0.0037 (  0.2%)    0.0037 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0052 (  0.2%)    0.0030 (  0.2%)    'firrtl.module' Pipeline
    0.0052 (  0.2%)    0.0030 (  0.2%)      CheckWidths
    0.1778 (  8.4%)    0.1778 ( 11.5%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.3967 ( 18.7%)    0.2106 ( 13.6%)  'hw.module' Pipeline
    0.0071 (  0.3%)    0.0049 (  0.3%)    HWCleanup
    0.1806 (  8.5%)    0.0946 (  6.1%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.2089 (  9.9%)    0.1111 (  7.2%)    SimpleCanonicalizer
    0.0267 (  1.3%)    0.0267 (  1.7%)  HWLegalizeNames
    0.0604 (  2.9%)    0.0320 (  2.1%)  'hw.module' Pipeline
    0.0604 (  2.9%)    0.0319 (  2.1%)    PrettifyVerilog
    0.2103 (  9.9%)    0.2103 ( 13.6%)  Output
    0.0008 (  0.0%)    0.0008 (  0.1%)  Rest
    2.1171 (100.0%)    1.5438 (100.0%)  Total

{
  totalTime: 1.56,
  maxMemory: 88838144
}
