<stg><name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %row1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="row1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:1 %idxprom4_i12_i_i_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %idxprom4_i12_i_i_i

]]></Node>
<StgValue><ssdm name="idxprom4_i12_i_i_i_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %rowt_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rowt_1

]]></Node>
<StgValue><ssdm name="rowt_1_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:3 %store_ln157 = store i31 0, i31 %row1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body.i18.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body.i18.i.i.i:0 %row1_2 = load i31 %row1

]]></Node>
<StgValue><ssdm name="row1_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="31">
<![CDATA[
for.body.i18.i.i.i:1 %zext_ln158 = zext i31 %row1_2

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i18.i.i.i:2 %icmp_ln158 = icmp_slt  i32 %zext_ln158, i32 %rowt_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i18.i.i.i:3 %add_ln158 = add i31 %row1_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i18.i.i.i:4 %br_ln158 = br i1 %icmp_ln158, void %cleanup11.i.i.i.i.split, void %for.body.i18.i.i.split.i

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="27" op_0_bw="31">
<![CDATA[
for.body.i18.i.i.split.i:0 %trunc_ln160 = trunc i31 %row1_2

]]></Node>
<StgValue><ssdm name="trunc_ln160"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="35" op_0_bw="35" op_1_bw="27" op_2_bw="8">
<![CDATA[
for.body.i18.i.i.split.i:1 %p_shl = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln160, i8 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="29" op_0_bw="31">
<![CDATA[
for.body.i18.i.i.split.i:2 %trunc_ln160_1 = trunc i31 %row1_2

]]></Node>
<StgValue><ssdm name="trunc_ln160_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="35" op_0_bw="35" op_1_bw="29" op_2_bw="6">
<![CDATA[
for.body.i18.i.i.split.i:3 %p_shl8 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln160_1, i6 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
for.body.i18.i.i.split.i:4 %add_ln160 = add i35 %p_shl, i35 %p_shl8

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="17" op_0_bw="35">
<![CDATA[
for.body.i18.i.i.split.i:5 %trunc_ln160_2 = trunc i35 %add_ln160

]]></Node>
<StgValue><ssdm name="trunc_ln160_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i18.i.i.split.i:6 %add_ln160_1 = add i17 %trunc_ln160_2, i17 %idxprom4_i12_i_i_i_read

]]></Node>
<StgValue><ssdm name="add_ln160_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="17">
<![CDATA[
for.body.i18.i.i.split.i:7 %zext_ln160 = zext i17 %add_ln160_1

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i18.i.i.split.i:8 %M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="M_e_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="17">
<![CDATA[
for.body.i18.i.i.split.i:11 %v = load i17 %M_e_addr

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i18.i.i.split.i:9 %specpipeline_ln159 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln159"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i18.i.i.split.i:10 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="17">
<![CDATA[
for.body.i18.i.i.split.i:11 %v = load i17 %M_e_addr

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i18.i.i.split.i:12 %icmp_ln161 = icmp_eq  i32 %v, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i18.i.i.split.i:13 %br_ln161 = br i1 %icmp_ln161, void %for.inc.i25.i.i.i, void %cleanup11.i.i.i.i.split

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i25.i.i.i:0 %store_ln157 = store i31 %add_ln158, i31 %row1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i25.i.i.i:1 %br_ln158 = br void %for.body.i18.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
cleanup11.i.i.i.i.split:0 %row1_3_ce = phi i32 %zext_ln158, void %for.body.i18.i.i.split.i, i32 4294967295, void %for.body.i18.i.i.i

]]></Node>
<StgValue><ssdm name="row1_3_ce"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup11.i.i.i.i.split:1 %write_ln158 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %row1_3_ce_out, i32 %row1_3_ce

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
cleanup11.i.i.i.i.split:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
