$date
	Wed Jun 18 20:14:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tROM_tb $end
$var wire 16 ! Wimag [15:0] $end
$var wire 16 " Wreal [15:0] $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 3 % index [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
bx "
bx !
$end
#5
1$
1#
#10
0#
#15
b0 !
b11110000000000 "
1#
b1 %
#20
0#
#25
b1011100110101000 !
b11100110101000 "
1#
b10 %
#30
0#
#35
b1011110000000000 !
b0 "
1#
b11 %
#40
0#
#45
b1011100110101000 !
b1011100110101000 "
1#
b100 %
#50
0#
#55
b0 !
b1011110000000000 "
1#
b101 %
#60
0#
#65
b11100110101000 !
b1011100110101000 "
1#
b110 %
#70
0#
#75
b11110000000000 !
b0 "
1#
b111 %
#80
0#
#85
b11100110101000 !
b11100110101000 "
1#
#90
0#
#95
1#
