```verilog
module top_module( 
    input x3,
    input x2,
    input x1,  // three inputs
    output f   // one output
);

    // Implement the logical expression based on the truth table
    // f = (~x3 & x2 & ~x1) | (~x3 & x2 & x1) | (x3 & ~x2 & x1) | (x3 & x2 & x1);
    
    // Use the assign statement to describe the sum-of-products
    assign f = (~x3 & x2 & ~x1) | 
               (~x3 & x2 & x1)  | 
               (x3 & ~x2 & x1)  | 
               (x3 & x2 & x1);

endmodule
```