# Design-a-CMOS-inverter
Design a inverter using CMOS technology (TCMC65n)
![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image1.png){width="0.3472222222222222in"
height="1.75in"}![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image4.png){width="2.626388888888889in"
height="0.6166010498687664in"}

> 5/19/2022
> ![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image2.png){width="0.20833333333333334in"
> height="0.3194444444444444in"}

![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image3.png){width="2.736111111111111in"
height="8.208333333333334in"}

> Design a inverter using CMOS technology
>
> [By TCMC65n]{.ul}

+---------------------+
| ahmed Moussa |
+---------------------+

> Ahmed Mohammed Mousa Ali 3RD - ECE DEP -- ENG -- ZAGAZIG UNIVERSITY

Aim:

**[Design using cadence virtuouso]{.ul}** a CMOS Inverter using TCMC65n
technology & cal Vth -- TpHL -- TpLH -- Power consumption\
and draw its layout

for NMOS we use W/L = 1.5um/65nm && for PMOS W/L=2um/65nm

![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image5.png){width="7.554166666666666in"
height="5.777777777777778in"}
![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image6.png){width="4.9875in"
height="1.8791655730533683in"}\#create a symbol

![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image7.png){width="7.5736100174978125in"
height="5.869281496062992in"}![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image8.png){width="7.301388888888889in"
height="4.1056660104986875in"}

**[Run Trans simulation]{.ul}**

![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image9.png){width="7.379165573053369in"
height="8.569444444444445in"}

**Run dc simulation with design parameters Vbias**
![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image10.png){width="6.4902766841644794in"
height="4.308333333333334in"}

![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image11.png){width="3.7180555555555554in"
height="2.7138877952755904in"}![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image12.png){width="2.5416666666666665in"
height="2.8541655730533684in"}

+-----------------------------------------------------+
| > **And run dc simulation .. we get total power :** |
| >                                                   |
| > **502.094m 84.2743uW**                            |
+-----------------------------------------------------+

![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image13.png){width="6.719444444444444in"
height="7.784722222222222in"}

**Vth**
![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image14.png){width="2.3in"
height="2.047222222222222in"}![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image15.png){width="6.841666666666667in"
height="7.045832239720035in"}

![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image17.png){width="4.118055555555555in"
height="2.1797626859142607in"}

+---------------------------+
| > **If we use Tpulse=5s** |
| >                         |
| > **TpHL=TpLH =6.4s**     |
+---------------------------+

> ![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image16.png){width="5.9875in"
> height="7.534722222222222in"}

![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image19.png){width="7.4277766841644794in"
height="2.82452646544182in"}

+----------------+
| > **Layout:-** |
+----------------+

> ![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image18.png){width="7.2375in"
> height="3.6555544619422573in"}

![](vertopal_6fc5714930854d8ea7370294bf9d066a/media/image20.png){width="7.113888888888889in"
height="9.011110017497813in"}
