	component tse_w_sfp_4_intercon_rgmii is
		port (
			clk_10_clk                                    : in  std_logic                     := 'X';             -- clk
			clk_100_clk                                   : in  std_logic                     := 'X';             -- clk
			clk_50_clk                                    : in  std_logic                     := 'X';             -- clk
			mm_bridge_0_s0_waitrequest                    : out std_logic;                                        -- waitrequest
			mm_bridge_0_s0_readdata                       : out std_logic_vector(31 downto 0);                    -- readdata
			mm_bridge_0_s0_readdatavalid                  : out std_logic;                                        -- readdatavalid
			mm_bridge_0_s0_burstcount                     : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- burstcount
			mm_bridge_0_s0_writedata                      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			mm_bridge_0_s0_address                        : in  std_logic_vector(18 downto 0) := (others => 'X'); -- address
			mm_bridge_0_s0_write                          : in  std_logic                     := 'X';             -- write
			mm_bridge_0_s0_read                           : in  std_logic                     := 'X';             -- read
			mm_bridge_0_s0_byteenable                     : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable
			mm_bridge_0_s0_debugaccess                    : in  std_logic                     := 'X';             -- debugaccess
			reset_100_reset_n                             : in  std_logic                     := 'X';             -- reset_n
			reset_50_reset_n                              : in  std_logic                     := 'X';             -- reset_n
			tse_sgdma_rx_csr_irq_irq                      : out std_logic;                                        -- irq
			tse_sgdma_rx_m_write_waitrequest              : in  std_logic                     := 'X';             -- waitrequest
			tse_sgdma_rx_m_write_address                  : out std_logic_vector(31 downto 0);                    -- address
			tse_sgdma_rx_m_write_write                    : out std_logic;                                        -- write
			tse_sgdma_rx_m_write_writedata                : out std_logic_vector(31 downto 0);                    -- writedata
			tse_sgdma_rx_m_write_byteenable               : out std_logic_vector(3 downto 0);                     -- byteenable
			tse_sgdma_tx_csr_irq_irq                      : out std_logic;                                        -- irq
			tse_sgdma_tx_m_read_readdata                  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
			tse_sgdma_tx_m_read_readdatavalid             : in  std_logic                     := 'X';             -- readdatavalid
			tse_sgdma_tx_m_read_waitrequest               : in  std_logic                     := 'X';             -- waitrequest
			tse_sgdma_tx_m_read_address                   : out std_logic_vector(31 downto 0);                    -- address
			tse_sgdma_tx_m_read_read                      : out std_logic;                                        -- read
			tse_sgdma_tx_out_data                         : out std_logic_vector(31 downto 0);                    -- data
			tse_sgdma_tx_out_valid                        : out std_logic;                                        -- valid
			tse_sgdma_tx_out_ready                        : in  std_logic                     := 'X';             -- ready
			tse_sgdma_tx_out_endofpacket                  : out std_logic;                                        -- endofpacket
			tse_sgdma_tx_out_startofpacket                : out std_logic;                                        -- startofpacket
			tse_sgdma_tx_out_empty                        : out std_logic_vector(1 downto 0);                     -- empty
			tse_sgdma_tx_out_error                        : out std_logic;                                        -- error
			tse_tse_mac_mac_mdio_connection_mdc           : out std_logic;                                        -- mdc
			tse_tse_mac_mac_mdio_connection_mdio_in       : in  std_logic                     := 'X';             -- mdio_in
			tse_tse_mac_mac_mdio_connection_mdio_out      : out std_logic;                                        -- mdio_out
			tse_tse_mac_mac_mdio_connection_mdio_oen      : out std_logic;                                        -- mdio_oen
			tse_tse_mac_mac_misc_connection_magic_wakeup  : out std_logic;                                        -- magic_wakeup
			tse_tse_mac_mac_misc_connection_magic_sleep_n : in  std_logic                     := 'X';             -- magic_sleep_n
			tse_tse_mac_mac_misc_connection_ff_tx_crc_fwd : in  std_logic                     := 'X';             -- ff_tx_crc_fwd
			tse_tse_mac_mac_misc_connection_ff_tx_septy   : out std_logic;                                        -- ff_tx_septy
			tse_tse_mac_mac_misc_connection_tx_ff_uflow   : out std_logic;                                        -- tx_ff_uflow
			tse_tse_mac_mac_misc_connection_ff_tx_a_full  : out std_logic;                                        -- ff_tx_a_full
			tse_tse_mac_mac_misc_connection_ff_tx_a_empty : out std_logic;                                        -- ff_tx_a_empty
			tse_tse_mac_mac_misc_connection_rx_err_stat   : out std_logic_vector(17 downto 0);                    -- rx_err_stat
			tse_tse_mac_mac_misc_connection_rx_frm_type   : out std_logic_vector(3 downto 0);                     -- rx_frm_type
			tse_tse_mac_mac_misc_connection_ff_rx_dsav    : out std_logic;                                        -- ff_rx_dsav
			tse_tse_mac_mac_misc_connection_ff_rx_a_full  : out std_logic;                                        -- ff_rx_a_full
			tse_tse_mac_mac_misc_connection_ff_rx_a_empty : out std_logic;                                        -- ff_rx_a_empty
			tse_tse_mac_mac_rgmii_connection_rgmii_in     : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- rgmii_in
			tse_tse_mac_mac_rgmii_connection_rgmii_out    : out std_logic_vector(3 downto 0);                     -- rgmii_out
			tse_tse_mac_mac_rgmii_connection_rx_control   : in  std_logic                     := 'X';             -- rx_control
			tse_tse_mac_mac_rgmii_connection_tx_control   : out std_logic;                                        -- tx_control
			tse_tse_mac_mac_status_connection_set_10      : in  std_logic                     := 'X';             -- set_10
			tse_tse_mac_mac_status_connection_set_1000    : in  std_logic                     := 'X';             -- set_1000
			tse_tse_mac_mac_status_connection_eth_mode    : out std_logic;                                        -- eth_mode
			tse_tse_mac_mac_status_connection_ena_10      : out std_logic;                                        -- ena_10
			tse_tse_mac_pcs_mac_rx_clock_connection_clk   : in  std_logic                     := 'X';             -- clk
			tse_tse_mac_pcs_mac_tx_clock_connection_clk   : in  std_logic                     := 'X';             -- clk
			tse_tse_mac_transmit_data                     : in  std_logic_vector(31 downto 0) := (others => 'X'); -- data
			tse_tse_mac_transmit_endofpacket              : in  std_logic                     := 'X';             -- endofpacket
			tse_tse_mac_transmit_error                    : in  std_logic                     := 'X';             -- error
			tse_tse_mac_transmit_empty                    : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- empty
			tse_tse_mac_transmit_ready                    : out std_logic;                                        -- ready
			tse_tse_mac_transmit_startofpacket            : in  std_logic                     := 'X';             -- startofpacket
			tse_tse_mac_transmit_valid                    : in  std_logic                     := 'X'              -- valid
		);
	end component tse_w_sfp_4_intercon_rgmii;

