

================================================================
== Vitis HLS Report for 'A_IO_L2_in_3_x2'
================================================================
* Date:           Sat Sep  3 20:06:00 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    80278|    80278|  0.268 ms|  0.268 ms|  80278|  80278|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L2_in_3_x2_loop_1     |    10580|    10580|      1058|          -|          -|    10|        no|
        | + A_IO_L2_in_3_x2_loop_2    |     1056|     1056|        66|          -|          -|    16|        no|
        |  ++ A_IO_L2_in_3_x2_loop_3  |       64|       64|         2|          -|          -|    32|        no|
        |- A_IO_L2_in_3_x2_loop_4     |    69696|    69696|      2178|          -|          -|    32|        no|
        | + A_IO_L2_in_3_x2_loop_5    |     2176|     2176|        34|          -|          -|    64|        no|
        |  ++ A_IO_L2_in_3_x2_loop_6  |       32|       32|         2|          -|          -|    16|        no|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      181|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        8|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      144|     -|
|Register             |        -|      -|       92|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        8|      0|       92|      325|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_pong_V_U  |A_IO_L2_in_0_x0_local_A_pong_V  |        8|  0|   0|    0|   512|  256|     1|       131072|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                |        8|  0|   0|    0|   512|  256|     1|       131072|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln13118_fu_248_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln13135_fu_310_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln691_1167_fu_264_p2  |         +|   0|  0|  13|           6|           1|
    |add_ln691_1168_fu_208_p2  |         +|   0|  0|  12|           5|           1|
    |add_ln691_1169_fu_280_p2  |         +|   0|  0|  14|           7|           1|
    |add_ln691_1170_fu_292_p2  |         +|   0|  0|  12|           5|           1|
    |add_ln691_1171_fu_238_p2  |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_232_p2       |         +|   0|  0|  12|           4|           1|
    |cmp_i_i72_fu_202_p2       |      icmp|   0|  0|   9|           4|           2|
    |icmp_ln890_931_fu_274_p2  |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_932_fu_226_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_933_fu_286_p2  |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_934_fu_258_p2  |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_935_fu_320_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_196_p2      |      icmp|   0|  0|   9|           4|           3|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state5           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 181|          90|          65|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  54|         10|    1|         10|
    |ap_done                        |   9|          2|    1|          2|
    |c3_V_reg_129                   |   9|          2|    4|          8|
    |c4_V_reg_141                   |   9|          2|    5|         10|
    |c5_V_28_reg_152                |   9|          2|    6|         12|
    |c5_V_reg_163                   |   9|          2|    6|         12|
    |c6_V_reg_174                   |   9|          2|    7|         14|
    |c7_V_reg_185                   |   9|          2|    5|         10|
    |fifo_A_A_IO_L2_in_3_x24_blk_n  |   9|          2|    1|          2|
    |fifo_A_A_IO_L2_in_4_x25_blk_n  |   9|          2|    1|          2|
    |fifo_A_PE_3_0_x225_blk_n       |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 144|         30|   38|         84|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |add_ln691_1167_reg_364       |  6|   0|    6|          0|
    |add_ln691_1168_reg_333       |  5|   0|    5|          0|
    |add_ln691_1169_reg_377       |  7|   0|    7|          0|
    |add_ln691_1170_reg_385       |  5|   0|    5|          0|
    |add_ln691_1171_reg_351       |  6|   0|    6|          0|
    |ap_CS_fsm                    |  9|   0|    9|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |c3_V_reg_129                 |  4|   0|    4|          0|
    |c4_V_reg_141                 |  5|   0|    5|          0|
    |c5_V_28_reg_152              |  6|   0|    6|          0|
    |c5_V_reg_163                 |  6|   0|    6|          0|
    |c6_V_reg_174                 |  7|   0|    7|          0|
    |c7_V_reg_185                 |  5|   0|    5|          0|
    |cmp_i_i72_reg_329            |  1|   0|    1|          0|
    |local_A_pong_V_addr_reg_356  |  9|   0|    9|          0|
    |tmp_543_cast_reg_338         |  4|   0|    9|          5|
    |zext_ln890_reg_369           |  6|   0|    9|          3|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 92|   0|  100|          8|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_3_x2|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_3_x2|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_3_x2|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_3_x2|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_3_x2|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_3_x2|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_3_x2|  return value|
|fifo_A_A_IO_L2_in_3_x24_dout     |   in|  256|     ap_fifo|  fifo_A_A_IO_L2_in_3_x24|       pointer|
|fifo_A_A_IO_L2_in_3_x24_empty_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_3_x24|       pointer|
|fifo_A_A_IO_L2_in_3_x24_read     |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_3_x24|       pointer|
|fifo_A_A_IO_L2_in_4_x25_din      |  out|  256|     ap_fifo|  fifo_A_A_IO_L2_in_4_x25|       pointer|
|fifo_A_A_IO_L2_in_4_x25_full_n   |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_4_x25|       pointer|
|fifo_A_A_IO_L2_in_4_x25_write    |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_4_x25|       pointer|
|fifo_A_PE_3_0_x225_din           |  out|  256|     ap_fifo|       fifo_A_PE_3_0_x225|       pointer|
|fifo_A_PE_3_0_x225_full_n        |   in|    1|     ap_fifo|       fifo_A_PE_3_0_x225|       pointer|
|fifo_A_PE_3_0_x225_write         |  out|    1|     ap_fifo|       fifo_A_PE_3_0_x225|       pointer|
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 3 
5 --> 4 
6 --> 7 
7 --> 8 6 
8 --> 9 7 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_0_x225, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_4_x25, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_3_x24, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.20ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:13102]   --->   Operation 13 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln13102 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:13102]   --->   Operation 14 'specmemcore' 'specmemcore_ln13102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%br_ln13109 = br void" [./dut.cpp:13109]   --->   Operation 15 'br' 'br_ln13109' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%c3_V = phi i4 %add_ln691, void, i4 3, void"   --->   Operation 16 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.65ns)   --->   "%icmp_ln890 = icmp_eq  i4 %c3_V, i4 13"   --->   Operation 17 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln13109 = br i1 %icmp_ln890, void %.split10, void %.preheader.preheader" [./dut.cpp:13109]   --->   Operation 19 'br' 'br_ln13109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln13109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1475" [./dut.cpp:13109]   --->   Operation 20 'specloopname' 'specloopname_ln13109' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.65ns)   --->   "%cmp_i_i72 = icmp_eq  i4 %c3_V, i4 3"   --->   Operation 21 'icmp' 'cmp_i_i72' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln13112 = br void" [./dut.cpp:13112]   --->   Operation 22 'br' 'br_ln13112' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 23 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%c4_V = phi i5 %add_ln691_1168, void, i5 0, void %.split10"   --->   Operation 24 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln691_1168 = add i5 %c4_V, i5 1"   --->   Operation 25 'add' 'add_ln691_1168' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln13118 = trunc i5 %c4_V" [./dut.cpp:13118]   --->   Operation 26 'trunc' 'trunc_ln13118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_543_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln13118, i5 0"   --->   Operation 27 'bitconcatenate' 'tmp_543_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.63ns)   --->   "%icmp_ln890_932 = icmp_eq  i5 %c4_V, i5 16"   --->   Operation 28 'icmp' 'icmp_ln890_932' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln13112 = br i1 %icmp_ln890_932, void %.split8, void" [./dut.cpp:13112]   --->   Operation 30 'br' 'br_ln13112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln13112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_706" [./dut.cpp:13112]   --->   Operation 31 'specloopname' 'specloopname_ln13112' <Predicate = (!icmp_ln890_932)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln13114 = br void" [./dut.cpp:13114]   --->   Operation 32 'br' 'br_ln13114' <Predicate = (!icmp_ln890_932)> <Delay = 0.38>
ST_3 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c3_V, i4 1"   --->   Operation 33 'add' 'add_ln691' <Predicate = (icmp_ln890_932)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = (icmp_ln890_932)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.71>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%c5_V_28 = phi i6 0, void %.split8, i6 %add_ln691_1171, void"   --->   Operation 35 'phi' 'c5_V_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln691_1171 = add i6 %c5_V_28, i6 1"   --->   Operation 36 'add' 'add_ln691_1171' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln13118 = zext i6 %c5_V_28" [./dut.cpp:13118]   --->   Operation 37 'zext' 'zext_ln13118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.71ns)   --->   "%add_ln13118 = add i9 %tmp_543_cast, i9 %zext_ln13118" [./dut.cpp:13118]   --->   Operation 38 'add' 'add_ln13118' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln13118_1 = zext i9 %add_ln13118" [./dut.cpp:13118]   --->   Operation 39 'zext' 'zext_ln13118_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln13118_1" [./dut.cpp:13118]   --->   Operation 40 'getelementptr' 'local_A_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.61ns)   --->   "%icmp_ln890_934 = icmp_eq  i6 %c5_V_28, i6 32"   --->   Operation 41 'icmp' 'icmp_ln890_934' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln13114 = br i1 %icmp_ln890_934, void %.split6, void" [./dut.cpp:13114]   --->   Operation 43 'br' 'br_ln13114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (icmp_ln890_934)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln13114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_703" [./dut.cpp:13114]   --->   Operation 45 'specloopname' 'specloopname_ln13114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_3_x24" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln13117 = br i1 %cmp_i_i72, void, void" [./dut.cpp:13117]   --->   Operation 47 'br' 'br_ln13117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_4_x25, i256 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = (!cmp_i_i72)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!cmp_i_i72)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.20ns)   --->   "%store_ln13118 = store i256 %tmp, i9 %local_A_pong_V_addr" [./dut.cpp:13118]   --->   Operation 50 'store' 'store_ln13118' <Predicate = (cmp_i_i72)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln13119 = br void" [./dut.cpp:13119]   --->   Operation 51 'br' 'br_ln13119' <Predicate = (cmp_i_i72)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.70>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %add_ln691_1167, void, i6 0, void %.preheader.preheader"   --->   Operation 53 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln691_1167 = add i6 %c5_V, i6 1"   --->   Operation 54 'add' 'add_ln691_1167' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i6 %c5_V"   --->   Operation 55 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.61ns)   --->   "%icmp_ln890_931 = icmp_eq  i6 %c5_V, i6 32"   --->   Operation 56 'icmp' 'icmp_ln890_931' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln13128 = br i1 %icmp_ln890_931, void %.split4, void" [./dut.cpp:13128]   --->   Operation 58 'br' 'br_ln13128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln13128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_704" [./dut.cpp:13128]   --->   Operation 59 'specloopname' 'specloopname_ln13128' <Predicate = (!icmp_ln890_931)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln13130 = br void" [./dut.cpp:13130]   --->   Operation 60 'br' 'br_ln13130' <Predicate = (!icmp_ln890_931)> <Delay = 0.38>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln13140 = ret" [./dut.cpp:13140]   --->   Operation 61 'ret' 'ret_ln13140' <Predicate = (icmp_ln890_931)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.70>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %add_ln691_1169, void, i7 0, void %.split4"   --->   Operation 62 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln691_1169 = add i7 %c6_V, i7 1"   --->   Operation 63 'add' 'add_ln691_1169' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.59ns)   --->   "%icmp_ln890_933 = icmp_eq  i7 %c6_V, i7 64"   --->   Operation 64 'icmp' 'icmp_ln890_933' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln13130 = br i1 %icmp_ln890_933, void %.split2, void" [./dut.cpp:13130]   --->   Operation 66 'br' 'br_ln13130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln13130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_813" [./dut.cpp:13130]   --->   Operation 67 'specloopname' 'specloopname_ln13130' <Predicate = (!icmp_ln890_933)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln13132 = br void" [./dut.cpp:13132]   --->   Operation 68 'br' 'br_ln13132' <Predicate = (!icmp_ln890_933)> <Delay = 0.38>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 69 'br' 'br_ln0' <Predicate = (icmp_ln890_933)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.91>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_1170, void %.split, i5 0, void %.split2"   --->   Operation 70 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.70ns)   --->   "%add_ln691_1170 = add i5 %c7_V, i5 1"   --->   Operation 71 'add' 'add_ln691_1170' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln13135 = trunc i5 %c7_V" [./dut.cpp:13135]   --->   Operation 72 'trunc' 'trunc_ln13135' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln13135, i5 0" [./dut.cpp:13135]   --->   Operation 73 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.71ns)   --->   "%add_ln13135 = add i9 %tmp_cast, i9 %zext_ln890" [./dut.cpp:13135]   --->   Operation 74 'add' 'add_ln13135' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln13135 = zext i9 %add_ln13135" [./dut.cpp:13135]   --->   Operation 75 'zext' 'zext_ln13135' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_22 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln13135" [./dut.cpp:13135]   --->   Operation 76 'getelementptr' 'local_A_pong_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.63ns)   --->   "%icmp_ln890_935 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 77 'icmp' 'icmp_ln890_935' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln13132 = br i1 %icmp_ln890_935, void %.split, void" [./dut.cpp:13132]   --->   Operation 79 'br' 'br_ln13132' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (1.20ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_22" [./dut.cpp:13135]   --->   Operation 80 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_935)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (icmp_ln890_935)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 2.41>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln13132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1146" [./dut.cpp:13132]   --->   Operation 82 'specloopname' 'specloopname_ln13132' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/2] (1.20ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_22" [./dut.cpp:13135]   --->   Operation 83 'load' 'local_A_pong_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_9 : Operation 84 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x225, i256 %local_A_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_A_IO_L2_in_3_x24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_A_IO_L2_in_4_x25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_PE_3_0_x225]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
local_A_pong_V         (alloca           ) [ 0011111111]
specmemcore_ln13102    (specmemcore      ) [ 0000000000]
br_ln13109             (br               ) [ 0111110000]
c3_V                   (phi              ) [ 0011110000]
icmp_ln890             (icmp             ) [ 0011110000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln13109             (br               ) [ 0000000000]
specloopname_ln13109   (specloopname     ) [ 0000000000]
cmp_i_i72              (icmp             ) [ 0001110000]
br_ln13112             (br               ) [ 0011110000]
br_ln890               (br               ) [ 0011111111]
c4_V                   (phi              ) [ 0001000000]
add_ln691_1168         (add              ) [ 0011110000]
trunc_ln13118          (trunc            ) [ 0000000000]
tmp_543_cast           (bitconcatenate   ) [ 0000110000]
icmp_ln890_932         (icmp             ) [ 0011110000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln13112             (br               ) [ 0000000000]
specloopname_ln13112   (specloopname     ) [ 0000000000]
br_ln13114             (br               ) [ 0011110000]
add_ln691              (add              ) [ 0111110000]
br_ln0                 (br               ) [ 0111110000]
c5_V_28                (phi              ) [ 0000100000]
add_ln691_1171         (add              ) [ 0011110000]
zext_ln13118           (zext             ) [ 0000000000]
add_ln13118            (add              ) [ 0000000000]
zext_ln13118_1         (zext             ) [ 0000000000]
local_A_pong_V_addr    (getelementptr    ) [ 0000010000]
icmp_ln890_934         (icmp             ) [ 0011110000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln13114             (br               ) [ 0000000000]
br_ln0                 (br               ) [ 0011110000]
specloopname_ln13114   (specloopname     ) [ 0000000000]
tmp                    (read             ) [ 0000000000]
br_ln13117             (br               ) [ 0000000000]
write_ln174            (write            ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
store_ln13118          (store            ) [ 0000000000]
br_ln13119             (br               ) [ 0000000000]
br_ln0                 (br               ) [ 0011110000]
c5_V                   (phi              ) [ 0000001000]
add_ln691_1167         (add              ) [ 0010001111]
zext_ln890             (zext             ) [ 0000000111]
icmp_ln890_931         (icmp             ) [ 0000001111]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln13128             (br               ) [ 0000000000]
specloopname_ln13128   (specloopname     ) [ 0000000000]
br_ln13130             (br               ) [ 0000001111]
ret_ln13140            (ret              ) [ 0000000000]
c6_V                   (phi              ) [ 0000000100]
add_ln691_1169         (add              ) [ 0000001111]
icmp_ln890_933         (icmp             ) [ 0000001111]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln13130             (br               ) [ 0000000000]
specloopname_ln13130   (specloopname     ) [ 0000000000]
br_ln13132             (br               ) [ 0000001111]
br_ln0                 (br               ) [ 0010001111]
c7_V                   (phi              ) [ 0000000010]
add_ln691_1170         (add              ) [ 0000001111]
trunc_ln13135          (trunc            ) [ 0000000000]
tmp_cast               (bitconcatenate   ) [ 0000000000]
add_ln13135            (add              ) [ 0000000000]
zext_ln13135           (zext             ) [ 0000000000]
local_A_pong_V_addr_22 (getelementptr    ) [ 0000000001]
icmp_ln890_935         (icmp             ) [ 0000001111]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln13132             (br               ) [ 0000000000]
br_ln0                 (br               ) [ 0000001111]
specloopname_ln13132   (specloopname     ) [ 0000000000]
local_A_pong_V_load    (load             ) [ 0000000000]
write_ln174            (write            ) [ 0000000000]
br_ln0                 (br               ) [ 0000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_A_IO_L2_in_3_x24">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x24"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_A_IO_L2_in_4_x25">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_4_x25"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_PE_3_0_x225">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_3_0_x225"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_649"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1225"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1475"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_706"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_703"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_704"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_813"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1146"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="local_A_pong_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_pong_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="256" slack="0"/>
<pin id="86" dir="0" index="1" bw="256" slack="0"/>
<pin id="87" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln174_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="256" slack="0"/>
<pin id="93" dir="0" index="2" bw="256" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln174_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="256" slack="0"/>
<pin id="101" dir="0" index="2" bw="256" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/9 "/>
</bind>
</comp>

<comp id="105" class="1004" name="local_A_pong_V_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="9" slack="0"/>
<pin id="109" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="0"/>
<pin id="113" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="1"/>
<pin id="116" dir="0" index="4" bw="9" slack="0"/>
<pin id="117" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="256" slack="0"/>
<pin id="119" dir="1" index="7" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln13118/5 local_A_pong_V_load/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="local_A_pong_V_addr_22_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="9" slack="0"/>
<pin id="125" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_22/8 "/>
</bind>
</comp>

<comp id="129" class="1005" name="c3_V_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="1"/>
<pin id="131" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="c3_V_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="3" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="c4_V_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="1"/>
<pin id="143" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="c4_V_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/3 "/>
</bind>
</comp>

<comp id="152" class="1005" name="c5_V_28_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="1"/>
<pin id="154" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_28 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="c5_V_28_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_28/4 "/>
</bind>
</comp>

<comp id="163" class="1005" name="c5_V_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="1"/>
<pin id="165" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="c5_V_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/6 "/>
</bind>
</comp>

<comp id="174" class="1005" name="c6_V_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="1"/>
<pin id="176" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="c6_V_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/7 "/>
</bind>
</comp>

<comp id="185" class="1005" name="c7_V_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="1"/>
<pin id="187" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="c7_V_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/8 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln890_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="cmp_i_i72_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i72/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln691_1168_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1168/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln13118_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13118/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_543_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_543_cast/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln890_932_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="5" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_932/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln691_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln691_1171_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1171/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln13118_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13118/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln13118_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="1"/>
<pin id="250" dir="0" index="1" bw="6" slack="0"/>
<pin id="251" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13118/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln13118_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13118_1/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln890_934_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_934/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln691_1167_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1167/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln890_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln890_931_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="6" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_931/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln691_1169_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1169/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln890_933_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="0" index="1" bw="7" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_933/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln691_1170_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1170/8 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln13135_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13135/8 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln13135_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="0" index="1" bw="6" slack="2"/>
<pin id="313" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13135/8 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln13135_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13135/8 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln890_935_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="5" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_935/8 "/>
</bind>
</comp>

<comp id="329" class="1005" name="cmp_i_i72_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="3"/>
<pin id="331" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i72 "/>
</bind>
</comp>

<comp id="333" class="1005" name="add_ln691_1168_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1168 "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_543_cast_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="1"/>
<pin id="340" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_543_cast "/>
</bind>
</comp>

<comp id="346" class="1005" name="add_ln691_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="1"/>
<pin id="348" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="351" class="1005" name="add_ln691_1171_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1171 "/>
</bind>
</comp>

<comp id="356" class="1005" name="local_A_pong_V_addr_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="9" slack="1"/>
<pin id="358" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr "/>
</bind>
</comp>

<comp id="364" class="1005" name="add_ln691_1167_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1167 "/>
</bind>
</comp>

<comp id="369" class="1005" name="zext_ln890_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="2"/>
<pin id="371" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln890 "/>
</bind>
</comp>

<comp id="377" class="1005" name="add_ln691_1169_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="0"/>
<pin id="379" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1169 "/>
</bind>
</comp>

<comp id="385" class="1005" name="add_ln691_1170_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1170 "/>
</bind>
</comp>

<comp id="390" class="1005" name="local_A_pong_V_addr_22_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="9" slack="1"/>
<pin id="392" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="62" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="64" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="84" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="64" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="120"><net_src comp="84" pin="2"/><net_sink comp="111" pin=4"/></net>

<net id="126"><net_src comp="54" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="111" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="155"><net_src comp="50" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="177"><net_src comp="68" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="133" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="133" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="145" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="145" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="145" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="129" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="156" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="156" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="248" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="262"><net_src comp="156" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="56" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="167" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="52" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="167" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="167" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="56" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="178" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="70" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="178" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="72" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="189" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="189" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="40" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="36" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="324"><net_src comp="189" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="202" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="208" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="341"><net_src comp="218" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="349"><net_src comp="232" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="354"><net_src comp="238" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="359"><net_src comp="105" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="367"><net_src comp="264" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="372"><net_src comp="270" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="380"><net_src comp="280" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="388"><net_src comp="292" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="393"><net_src comp="121" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="111" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_A_IO_L2_in_4_x25 | {5 }
	Port: fifo_A_PE_3_0_x225 | {9 }
 - Input state : 
	Port: A_IO_L2_in_3_x2 : fifo_A_A_IO_L2_in_3_x24 | {5 }
  - Chain level:
	State 1
		specmemcore_ln13102 : 1
	State 2
		icmp_ln890 : 1
		br_ln13109 : 2
		cmp_i_i72 : 1
	State 3
		add_ln691_1168 : 1
		trunc_ln13118 : 1
		tmp_543_cast : 2
		icmp_ln890_932 : 1
		br_ln13112 : 2
	State 4
		add_ln691_1171 : 1
		zext_ln13118 : 1
		add_ln13118 : 2
		zext_ln13118_1 : 3
		local_A_pong_V_addr : 4
		icmp_ln890_934 : 1
		br_ln13114 : 2
	State 5
	State 6
		add_ln691_1167 : 1
		zext_ln890 : 1
		icmp_ln890_931 : 1
		br_ln13128 : 2
	State 7
		add_ln691_1169 : 1
		icmp_ln890_933 : 1
		br_ln13130 : 2
	State 8
		add_ln691_1170 : 1
		trunc_ln13135 : 1
		tmp_cast : 2
		add_ln13135 : 3
		zext_ln13135 : 4
		local_A_pong_V_addr_22 : 5
		icmp_ln890_935 : 1
		br_ln13132 : 2
		local_A_pong_V_load : 6
	State 9
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |  add_ln691_1168_fu_208  |    0    |    12   |
|          |     add_ln691_fu_232    |    0    |    12   |
|          |  add_ln691_1171_fu_238  |    0    |    13   |
|    add   |    add_ln13118_fu_248   |    0    |    16   |
|          |  add_ln691_1167_fu_264  |    0    |    13   |
|          |  add_ln691_1169_fu_280  |    0    |    14   |
|          |  add_ln691_1170_fu_292  |    0    |    12   |
|          |    add_ln13135_fu_310   |    0    |    16   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln890_fu_196    |    0    |    9    |
|          |     cmp_i_i72_fu_202    |    0    |    9    |
|          |  icmp_ln890_932_fu_226  |    0    |    9    |
|   icmp   |  icmp_ln890_934_fu_258  |    0    |    10   |
|          |  icmp_ln890_931_fu_274  |    0    |    10   |
|          |  icmp_ln890_933_fu_286  |    0    |    10   |
|          |  icmp_ln890_935_fu_320  |    0    |    9    |
|----------|-------------------------|---------|---------|
|   read   |      tmp_read_fu_84     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_90 |    0    |    0    |
|          | write_ln174_write_fu_98 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |   trunc_ln13118_fu_214  |    0    |    0    |
|          |   trunc_ln13135_fu_298  |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|   tmp_543_cast_fu_218   |    0    |    0    |
|          |     tmp_cast_fu_302     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   zext_ln13118_fu_244   |    0    |    0    |
|   zext   |  zext_ln13118_1_fu_253  |    0    |    0    |
|          |    zext_ln890_fu_270    |    0    |    0    |
|          |   zext_ln13135_fu_315   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   174   |
|----------|-------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|local_A_pong_V|    8   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    8   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    add_ln691_1167_reg_364    |    6   |
|    add_ln691_1168_reg_333    |    5   |
|    add_ln691_1169_reg_377    |    7   |
|    add_ln691_1170_reg_385    |    5   |
|    add_ln691_1171_reg_351    |    6   |
|       add_ln691_reg_346      |    4   |
|         c3_V_reg_129         |    4   |
|         c4_V_reg_141         |    5   |
|        c5_V_28_reg_152       |    6   |
|         c5_V_reg_163         |    6   |
|         c6_V_reg_174         |    7   |
|         c7_V_reg_185         |    5   |
|       cmp_i_i72_reg_329      |    1   |
|local_A_pong_V_addr_22_reg_390|    9   |
|  local_A_pong_V_addr_reg_356 |    9   |
|     tmp_543_cast_reg_338     |    9   |
|      zext_ln890_reg_369      |    9   |
+------------------------------+--------+
|             Total            |   103  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |   9  |   18   ||    9    |
|    c3_V_reg_129   |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   26   ||  0.774  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   174  |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   103  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    0   |   103  |   192  |
+-----------+--------+--------+--------+--------+
