int F_1 ( struct V_1 * V_2 , int V_3 , int V_4 )\r\n{\r\nstruct V_5 * V_6 = F_2 ( V_2 ) ;\r\nint V_7 ;\r\nint V_8 = ( 0xf6 << 10 ) | ( ( V_3 & 0x1f ) << 5 ) | V_4 ;\r\nint V_9 = 0 ;\r\nvoid T_1 * V_10 = V_6 -> V_11 ;\r\nvoid T_1 * V_12 = V_10 + V_13 ;\r\nunsigned long V_14 ;\r\nif ( V_4 & ~ 0x1f )\r\nreturn 0xffff ;\r\nif ( V_6 -> V_15 == V_16 && V_3 == 30 ) {\r\nif ( V_17 [ V_4 ] )\r\nreturn F_3 ( V_10 + V_17 [ V_4 ] ) ;\r\nreturn 0xffff ;\r\n}\r\nF_4 ( & V_6 -> V_18 , V_14 ) ;\r\nif ( V_6 -> V_15 == V_19 ) {\r\nF_5 ( 0x60020000 + ( V_3 << 23 ) + ( V_4 << 18 ) , V_10 + 0xA0 ) ;\r\nF_3 ( V_10 + 0xA0 ) ;\r\nF_3 ( V_10 + 0xA0 ) ;\r\nfor ( V_7 = 1000 ; V_7 >= 0 ; -- V_7 ) {\r\nF_6 () ;\r\nif ( ! ( ( V_9 = F_3 ( V_10 + 0xA0 ) ) & 0x80000000 ) )\r\nbreak;\r\n}\r\nF_7 ( & V_6 -> V_18 , V_14 ) ;\r\nreturn V_9 & 0xffff ;\r\n}\r\nfor ( V_7 = 32 ; V_7 >= 0 ; V_7 -- ) {\r\nF_5 ( V_20 | V_21 , V_12 ) ;\r\nF_8 () ;\r\nF_5 ( V_20 | V_21 | V_22 , V_12 ) ;\r\nF_8 () ;\r\n}\r\nfor ( V_7 = 15 ; V_7 >= 0 ; V_7 -- ) {\r\nint V_23 = ( V_8 & ( 1 << V_7 ) ) ? V_21 : 0 ;\r\nF_5 ( V_20 | V_23 , V_12 ) ;\r\nF_8 () ;\r\nF_5 ( V_20 | V_23 | V_22 , V_12 ) ;\r\nF_8 () ;\r\n}\r\nfor ( V_7 = 19 ; V_7 > 0 ; V_7 -- ) {\r\nF_5 ( V_24 , V_12 ) ;\r\nF_8 () ;\r\nV_9 = ( V_9 << 1 ) | ( ( F_3 ( V_12 ) & V_25 ) ? 1 : 0 ) ;\r\nF_5 ( V_24 | V_22 , V_12 ) ;\r\nF_8 () ;\r\n}\r\nF_7 ( & V_6 -> V_18 , V_14 ) ;\r\nreturn ( V_9 >> 1 ) & 0xffff ;\r\n}\r\nvoid F_9 ( struct V_1 * V_2 , int V_3 , int V_4 , int V_26 )\r\n{\r\nstruct V_5 * V_6 = F_2 ( V_2 ) ;\r\nint V_7 ;\r\nint V_27 = ( 0x5002 << 16 ) | ( ( V_3 & 0x1f ) << 23 ) | ( V_4 << 18 ) | ( V_26 & 0xffff ) ;\r\nvoid T_1 * V_10 = V_6 -> V_11 ;\r\nvoid T_1 * V_12 = V_10 + V_13 ;\r\nunsigned long V_14 ;\r\nif ( V_4 & ~ 0x1f )\r\nreturn;\r\nif ( V_6 -> V_15 == V_16 && V_3 == 30 ) {\r\nif ( V_17 [ V_4 ] )\r\nF_5 ( V_26 , V_10 + V_17 [ V_4 ] ) ;\r\nreturn;\r\n}\r\nF_4 ( & V_6 -> V_18 , V_14 ) ;\r\nif ( V_6 -> V_15 == V_19 ) {\r\nF_5 ( V_27 , V_10 + 0xA0 ) ;\r\nfor ( V_7 = 1000 ; V_7 >= 0 ; -- V_7 ) {\r\nF_6 () ;\r\nif ( ! ( F_3 ( V_10 + 0xA0 ) & 0x80000000 ) )\r\nbreak;\r\n}\r\nF_7 ( & V_6 -> V_18 , V_14 ) ;\r\nreturn;\r\n}\r\nfor ( V_7 = 32 ; V_7 >= 0 ; V_7 -- ) {\r\nF_5 ( V_20 | V_21 , V_12 ) ;\r\nF_8 () ;\r\nF_5 ( V_20 | V_21 | V_22 , V_12 ) ;\r\nF_8 () ;\r\n}\r\nfor ( V_7 = 31 ; V_7 >= 0 ; V_7 -- ) {\r\nint V_23 = ( V_27 & ( 1 << V_7 ) ) ? V_21 : 0 ;\r\nF_5 ( V_20 | V_23 , V_12 ) ;\r\nF_8 () ;\r\nF_5 ( V_20 | V_23 | V_22 , V_12 ) ;\r\nF_8 () ;\r\n}\r\nfor ( V_7 = 2 ; V_7 > 0 ; V_7 -- ) {\r\nF_5 ( V_24 , V_12 ) ;\r\nF_8 () ;\r\nF_5 ( V_24 | V_22 , V_12 ) ;\r\nF_8 () ;\r\n}\r\nF_7 ( & V_6 -> V_18 , V_14 ) ;\r\n}\r\nvoid F_10 ( struct V_1 * V_2 , int V_28 )\r\n{\r\nstruct V_5 * V_6 = F_2 ( V_2 ) ;\r\nvoid T_1 * V_10 = V_6 -> V_11 ;\r\nstruct V_29 * V_30 = V_6 -> V_30 ;\r\nT_2 V_31 ;\r\nint V_7 ;\r\nif ( V_30 ) {\r\nstruct V_32 * V_33 = & V_30 -> V_33 [ V_6 -> V_34 ] ;\r\nunsigned char * V_35 = V_33 -> V_36 ;\r\nswitch ( V_33 -> type ) {\r\ncase 0 :\r\nif ( V_37 > 1 )\r\nF_11 ( V_2 , L_1 ,\r\nV_35 [ 1 ] ) ;\r\nV_2 -> V_38 = V_35 [ 0 ] ;\r\nif ( V_28 )\r\nF_5 ( V_30 -> V_39 | 0x100 , V_10 + V_40 ) ;\r\nF_5 ( V_35 [ 1 ] , V_10 + V_40 ) ;\r\nV_31 = 0x02000000 | ( ( V_35 [ 2 ] & 0x71 ) << 18 ) ;\r\nbreak;\r\ncase 2 : case 4 : {\r\nT_3 V_41 [ 5 ] ;\r\nT_2 V_42 , V_43 , V_44 , V_45 ;\r\nfor ( V_7 = 0 ; V_7 < 5 ; V_7 ++ )\r\nV_41 [ V_7 ] = F_12 ( & V_35 [ V_7 * 2 + 1 ] ) ;\r\nV_2 -> V_38 = V_35 [ 0 ] & V_46 ;\r\nif ( V_47 [ V_2 -> V_38 ] & V_48 )\r\nV_6 -> V_49 = 1 ;\r\nif ( V_28 && V_30 -> V_50 ) {\r\nstruct V_32 * V_51 = & V_30 -> V_33 [ V_30 -> V_50 ] ;\r\nunsigned char * V_52 = V_51 -> V_36 ;\r\nif ( V_37 > 1 )\r\nF_11 ( V_2 , L_2 ) ;\r\nfor ( V_7 = 0 ; V_7 < V_52 [ 0 ] ; V_7 ++ )\r\nF_5 ( F_12 ( V_52 + 1 + ( V_7 << 1 ) ) << 16 , V_10 + V_53 ) ;\r\n}\r\nif ( V_37 > 1 )\r\nF_11 ( V_2 , L_3 ,\r\nV_54 [ V_2 -> V_38 ] ,\r\nV_41 [ 0 ] , V_41 [ 1 ] ) ;\r\nif ( V_35 [ 0 ] & 0x40 ) {\r\nV_42 = V_41 [ 0 ] ;\r\nV_43 = V_41 [ 1 ] ;\r\nV_44 = ( V_41 [ 3 ] << 16 ) | V_41 [ 2 ] ;\r\nV_45 = ( V_41 [ 4 ] << 16 ) | V_41 [ 2 ] ;\r\nF_5 ( 0 , V_10 + V_55 ) ;\r\nF_5 ( V_43 , V_10 + V_56 ) ;\r\nF_5 ( V_44 , V_10 + V_53 ) ;\r\nF_5 ( V_45 , V_10 + V_53 ) ;\r\nF_5 ( V_42 , V_10 + V_55 ) ;\r\n} else {\r\nV_42 = 1 ;\r\nV_43 = 0 ;\r\nV_44 = ( V_41 [ 0 ] << 16 ) | 0x0008 ;\r\nV_45 = ( V_41 [ 1 ] << 16 ) | 0x0008 ;\r\nif ( V_2 -> V_38 <= 4 )\r\nV_43 = V_57 [ V_2 -> V_38 ] ;\r\nif ( V_28 ) {\r\nF_5 ( 0 , V_10 + V_55 ) ;\r\nF_5 ( V_43 , V_10 + V_56 ) ;\r\n}\r\nF_5 ( V_44 , V_10 + V_53 ) ;\r\nF_5 ( V_45 , V_10 + V_53 ) ;\r\nif ( V_28 ) F_5 ( V_42 , V_10 + V_55 ) ;\r\n}\r\nif ( V_37 > 1 )\r\nF_11 ( V_2 , L_4 ,\r\nV_44 , V_45 ) ;\r\nif ( V_33 -> type == 4 )\r\nV_31 = 0x82020000 | ( ( V_41 [ 2 ] & 0x71 ) << 18 ) ;\r\nelse\r\nV_31 = 0x82420000 ;\r\nbreak;\r\n}\r\ncase 1 : case 3 : {\r\nint V_58 = V_35 [ 0 ] ;\r\nint V_59 = V_35 [ 1 ] ;\r\nT_3 * V_60 , V_61 ;\r\nV_2 -> V_38 = 11 ;\r\nV_31 = 0x020E0000 ;\r\nif ( V_33 -> type == 3 ) {\r\nT_3 * V_62 = ( T_3 * ) ( V_35 + 2 ) ;\r\nT_3 * V_63 = & ( ( T_3 * ) ( V_35 + 3 ) ) [ V_59 ] ;\r\nint V_64 = V_35 [ 2 + V_59 * 2 ] ;\r\nV_60 = V_63 + V_64 ;\r\nif ( V_28 ) {\r\nint V_65 = 10 ;\r\nfor ( V_7 = 0 ; V_7 < V_64 ; V_7 ++ )\r\nF_5 ( F_12 ( & V_63 [ V_7 ] ) << 16 , V_10 + V_53 ) ;\r\nF_3 ( V_10 + V_53 ) ;\r\nF_13 ( 500 ) ;\r\nwhile ( V_65 -- &&\r\n( F_1 ( V_2 , V_58 , V_66 ) & V_67 ) )\r\nF_13 ( 100 ) ;\r\n}\r\nfor ( V_7 = 0 ; V_7 < V_59 ; V_7 ++ )\r\nF_5 ( F_12 ( & V_62 [ V_7 ] ) << 16 , V_10 + V_53 ) ;\r\nF_3 ( V_10 + V_53 ) ;\r\n} else {\r\nT_4 * V_62 = V_35 + 2 ;\r\nT_4 * V_63 = V_35 + 3 + V_59 ;\r\nint V_64 = V_35 [ 2 + V_59 ] ;\r\nV_60 = ( T_3 * ) ( V_63 + V_64 ) ;\r\nif ( V_28 ) {\r\nint V_65 = 10 ;\r\nF_5 ( V_30 -> V_39 | 0x100 , V_10 + V_40 ) ;\r\nfor ( V_7 = 0 ; V_7 < V_64 ; V_7 ++ )\r\nF_5 ( V_63 [ V_7 ] , V_10 + V_40 ) ;\r\nF_3 ( V_10 + V_40 ) ;\r\nF_13 ( 500 ) ;\r\nwhile ( V_65 -- &&\r\n( F_1 ( V_2 , V_58 , V_66 ) & V_67 ) )\r\nF_13 ( 100 ) ;\r\n}\r\nfor ( V_7 = 0 ; V_7 < V_59 ; V_7 ++ )\r\nF_5 ( V_62 [ V_7 ] , V_10 + V_40 ) ;\r\nF_3 ( V_10 + V_40 ) ;\r\n}\r\nV_61 = F_12 ( & V_60 [ 1 ] ) ;\r\nif ( V_61 )\r\nV_6 -> V_68 [ V_58 ] = V_61 | 1 ;\r\nif ( V_61 && V_28 < 2 ) {\r\nif ( V_6 -> V_69 == 0 )\r\nV_6 -> V_69 = V_6 -> V_68 [ V_58 ] ;\r\nif ( V_37 > 1 )\r\nF_11 ( V_2 , L_5 ,\r\nV_6 -> V_69 ,\r\nV_6 -> V_70 [ V_58 ] ) ;\r\nF_9 ( V_2 , V_6 -> V_70 [ V_58 ] , 4 , V_6 -> V_69 ) ;\r\n}\r\nbreak;\r\n}\r\ncase 5 : case 6 : {\r\nT_3 V_41 [ 5 ] ;\r\nV_31 = 0 ;\r\nfor ( V_7 = 0 ; V_7 < 5 ; V_7 ++ )\r\nV_41 [ V_7 ] = F_12 ( & V_35 [ V_7 * 2 + 1 ] ) ;\r\nif ( V_28 && V_30 -> V_50 ) {\r\nstruct V_32 * V_51 = & V_30 -> V_33 [ V_30 -> V_50 ] ;\r\nunsigned char * V_52 = V_51 -> V_36 ;\r\nif ( V_37 > 1 )\r\nF_11 ( V_2 , L_2 ) ;\r\nfor ( V_7 = 0 ; V_7 < V_52 [ 0 ] ; V_7 ++ )\r\nF_5 ( F_12 ( V_52 + 1 + ( V_7 << 1 ) ) << 16 , V_10 + V_53 ) ;\r\n}\r\nbreak;\r\n}\r\ndefault:\r\nF_11 ( V_2 , L_6 ,\r\nV_33 -> type ) ;\r\nV_31 = 0x020E0000 ;\r\n}\r\nif ( V_37 > 1 )\r\nF_11 ( V_2 , L_7 ,\r\nV_54 [ V_2 -> V_38 ] ,\r\nF_3 ( V_10 + V_40 ) & 0xff ) ;\r\n} else if ( V_6 -> V_15 == V_19 ) {\r\nif ( V_28 && ! V_6 -> V_71 )\r\nV_2 -> V_38 = V_6 -> V_72 ? 11 : 0 ;\r\nif ( V_37 > 1 )\r\nF_11 ( V_2 , L_8 ,\r\nF_3 ( V_10 + 0xB8 ) ,\r\nV_54 [ V_2 -> V_38 ] ) ;\r\nif ( V_6 -> V_72 ) {\r\nV_31 = 0x810C0000 ;\r\nF_5 ( 0x0001 , V_10 + V_53 ) ;\r\nF_5 ( 0x0201B07A , V_10 + 0xB8 ) ;\r\n} else if ( V_28 ) {\r\nF_5 ( 0x32 , V_10 + V_40 ) ;\r\nV_31 = 0x00420000 ;\r\nF_5 ( 0x0001B078 , V_10 + 0xB8 ) ;\r\nF_5 ( 0x0201B078 , V_10 + 0xB8 ) ;\r\n} else if ( V_2 -> V_38 == 3 || V_2 -> V_38 == 5 ) {\r\nF_5 ( 0x33 , V_10 + V_40 ) ;\r\nV_31 = 0x01860000 ;\r\nF_5 ( V_28 ? 0x0201F868 : 0x0001F868 , V_10 + 0xB8 ) ;\r\n} else {\r\nF_5 ( 0x32 , V_10 + V_40 ) ;\r\nV_31 = 0x00420000 ;\r\nF_5 ( 0x1F078 , V_10 + 0xB8 ) ;\r\n}\r\n} else {\r\nif ( V_6 -> V_73 == 0 )\r\nV_2 -> V_38 = V_6 -> V_72 ? 11 : 3 ;\r\nif ( V_47 [ V_2 -> V_38 ] & V_74 ) {\r\nV_31 = 0x020E0000 ;\r\n} else if ( V_47 [ V_2 -> V_38 ] & V_75 ) {\r\nV_31 = 0x02860000 ;\r\n} else\r\nV_31 = 0x03860000 ;\r\nif ( V_37 > 1 )\r\nF_11 ( V_2 , L_9 ,\r\nV_54 [ V_2 -> V_38 ] ,\r\nF_3 ( V_10 + V_40 ) ) ;\r\n}\r\nV_6 -> V_76 = V_31 | ( V_6 -> V_76 & 0xfdff ) | ( V_6 -> V_49 ? 0x0200 : 0 ) ;\r\nF_14 ( 1 ) ;\r\n}\r\nint F_15 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_6 = F_2 ( V_2 ) ;\r\nunsigned int V_77 , V_78 , V_79 , V_31 ;\r\nV_77 = F_1 ( V_2 , V_6 -> V_70 [ 0 ] , V_80 ) ;\r\nV_78 = F_1 ( V_2 , V_6 -> V_70 [ 0 ] , V_81 ) ;\r\nif ( V_37 > 1 )\r\nF_16 ( & V_2 -> V_2 , L_10 ,\r\nV_77 , V_78 ) ;\r\nif ( V_77 == 0xffff )\r\nreturn - 2 ;\r\nif ( ( V_77 & V_82 ) == 0 ) {\r\nint V_83 = F_1 ( V_2 , V_6 -> V_70 [ 0 ] , V_80 ) ;\r\nif ( ( V_83 & V_82 ) == 0 ) {\r\nif ( V_37 > 1 )\r\nF_16 ( & V_2 -> V_2 ,\r\nL_11 ,\r\nV_83 ) ;\r\nreturn - 1 ;\r\n}\r\n}\r\nV_79 = V_78 & V_6 -> V_68 [ 0 ] ;\r\nV_6 -> V_49 = F_17 ( V_6 -> V_84 , V_79 ) ;\r\nV_31 = V_6 -> V_76 ;\r\nif ( V_79 & V_85 ) V_31 &= ~ V_86 ;\r\nelse V_31 |= V_86 ;\r\nif ( V_6 -> V_49 ) V_31 |= V_87 ;\r\nelse V_31 &= ~ V_87 ;\r\nif ( V_31 != V_6 -> V_76 ) {\r\nV_6 -> V_76 = V_31 ;\r\nF_18 ( V_6 ) ;\r\nif ( V_37 > 0 )\r\nF_16 ( & V_2 -> V_2 ,\r\nL_12 ,\r\nV_6 -> V_49 ? L_13 : L_14 ,\r\nV_6 -> V_70 [ 0 ] , V_78 ) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid F_19 ( struct V_1 * V_2 , int V_88 )\r\n{\r\nstruct V_5 * V_6 = F_2 ( V_2 ) ;\r\nint V_89 , V_90 = 0 ;\r\nint V_91 ;\r\nint V_92 ;\r\nunsigned int V_93 , V_94 , V_95 ;\r\nfor ( V_89 = 1 ; V_89 <= 32 && V_90 < sizeof ( V_6 -> V_70 ) ; V_89 ++ ) {\r\nint V_96 = V_89 & 0x1f ;\r\nint V_97 = F_1 ( V_2 , V_96 , V_80 ) ;\r\nif ( ( V_97 & 0x8301 ) == 0x8001 ||\r\n( ( V_97 & V_98 ) == 0 &&\r\n( V_97 & 0x7800 ) != 0 ) ) {\r\n} else {\r\ncontinue;\r\n}\r\nV_91 = F_1 ( V_2 , V_96 , V_66 ) ;\r\nV_92 = F_1 ( V_2 , V_96 , V_99 ) ;\r\nV_95 = 0 ;\r\nif ( ( V_92 & V_100 ) == 0 ) {\r\nunsigned int V_101 = F_1 ( V_2 , V_96 , V_80 ) ;\r\nV_92 = ( ( V_101 >> 6 ) & 0x3e0 ) | 1 ;\r\n}\r\nif ( V_6 -> V_69 ) {\r\nV_6 -> V_68 [ V_90 ] =\r\nV_93 = V_6 -> V_69 ;\r\n} else if ( V_6 -> V_68 [ V_90 ] ) {\r\nV_93 = V_6 -> V_68 [ V_90 ] ;\r\n} else {\r\nV_6 -> V_68 [ V_90 ] =\r\nV_6 -> V_69 =\r\nV_93 = V_92 ;\r\n}\r\nV_6 -> V_70 [ V_90 ++ ] = V_96 ;\r\nF_20 ( L_15 ,\r\nV_88 , V_96 , V_91 , V_97 , V_92 ) ;\r\nif ( V_92 != V_93 ) {\r\nF_21 ( L_16 ,\r\nV_88 , V_93 , V_96 , V_92 ) ;\r\nF_9 ( V_2 , V_96 , 4 , V_93 ) ;\r\n}\r\nif ( V_6 -> V_73 == 0 ) {\r\nV_94 = V_91 | V_102 ;\r\nif ( V_94 != V_91 ) {\r\nV_94 |= V_103 ;\r\nV_95 = 1 ;\r\n}\r\n}\r\nelse {\r\nV_94 = V_91 & ~ V_102 ;\r\nif ( V_94 != V_91 )\r\nV_95 = 1 ;\r\n}\r\nV_94 &= ~ ( V_104 | V_105 | V_106 |\r\nV_107 | V_108 | V_109 |\r\nV_67 ) ;\r\nif ( V_6 -> V_49 )\r\nV_94 |= V_105 ;\r\nif ( V_47 [ V_6 -> V_73 ] & V_110 )\r\nV_94 |= V_108 ;\r\nif ( V_94 != V_91 ) {\r\nif ( V_95 ) {\r\nF_9 ( V_2 , V_96 , V_66 , V_94 ) ;\r\nF_13 ( 10 ) ;\r\n}\r\nF_9 ( V_2 , V_96 , V_66 , V_94 ) ;\r\n}\r\n}\r\nV_6 -> V_72 = V_90 ;\r\nif ( V_6 -> V_30 && V_6 -> V_30 -> V_111 && V_90 == 0 ) {\r\nF_20 ( L_17 ,\r\nV_88 ) ;\r\nV_6 -> V_70 [ 0 ] = 1 ;\r\n}\r\n}
