lbl_801D2DA8:
/* 801D2DA8 00000000  94 21 FF 80 */	stwu r1, -0x80(r1)
/* 801D2DAC 00000004  7C 08 02 A6 */	mflr r0
/* 801D2DB0 00000008  90 01 00 84 */	stw r0, 0x84(r1)
/* 801D2DB4 0000000C  DB E1 00 70 */	stfd f31, 0x70(r1)
/* 801D2DB8 00000010  F3 E1 00 78 */	psq_st f31, 120(r1), 0, 0 /* qr0 */
/* 801D2DBC 00000014  DB C1 00 60 */	stfd f30, 0x60(r1)
/* 801D2DC0 00000018  F3 C1 00 68 */	psq_st f30, 104(r1), 0, 0 /* qr0 */
/* 801D2DC4 0000001C  39 61 00 60 */	addi r11, r1, 0x60
/* 801D2DC8 00000020  48 18 F4 05 */	bl _savegpr_25
/* 801D2DCC 00000024  7C 7E 1B 78 */	mr r30, r3
/* 801D2DD0 00000028  4B FF FB 01 */	bl getMapScissorAreaCenterPosY__18dMenu_Fmap2DBack_cFv
/* 801D2DD4 0000002C  FF C0 08 90 */	fmr f30, f1
/* 801D2DD8 00000030  7F C3 F3 78 */	mr r3, r30
/* 801D2DDC 00000034  4B FF FA A5 */	bl getMapScissorAreaCenterPosX__18dMenu_Fmap2DBack_cFv
/* 801D2DE0 00000038  7F C3 F3 78 */	mr r3, r30
/* 801D2DE4 0000003C  FC 40 F0 90 */	fmr f2, f30
/* 801D2DE8 00000040  38 81 00 2C */	addi r4, r1, 0x2c
/* 801D2DEC 00000044  38 A1 00 28 */	addi r5, r1, 0x28
/* 801D2DF0 00000048  4B FF E1 8D */	bl calcAllMapPosWorld__18dMenu_Fmap2DBack_cFffPfPf
/* 801D2DF4 0000004C  7F C3 F3 78 */	mr r3, r30
/* 801D2DF8 00000050  C0 21 00 2C */	lfs f1, 0x2c(r1)
/* 801D2DFC 00000054  C0 1E 0F C8 */	lfs f0, 0xfc8(r30)
/* 801D2E00 00000058  EC 21 00 2A */	fadds f1, f1, f0
/* 801D2E04 0000005C  C0 41 00 28 */	lfs f2, 0x28(r1)
/* 801D2E08 00000060  C0 1E 0F CC */	lfs f0, 0xfcc(r30)
/* 801D2E0C 00000064  EC 42 00 2A */	fadds f2, f2, f0
/* 801D2E10 00000068  38 81 00 24 */	addi r4, r1, 0x24
/* 801D2E14 0000006C  38 A1 00 20 */	addi r5, r1, 0x20
/* 801D2E18 00000070  4B FF DF 01 */	bl calcAllMapPos2D__18dMenu_Fmap2DBack_cFffPfPf
/* 801D2E1C 00000074  7F C3 F3 78 */	mr r3, r30
/* 801D2E20 00000078  4B FF FA 61 */	bl getMapScissorAreaCenterPosX__18dMenu_Fmap2DBack_cFv
/* 801D2E24 0000007C  C0 01 00 24 */	lfs f0, 0x24(r1)
/* 801D2E28 00000080  EF E1 00 28 */	fsubs f31, f1, f0
/* 801D2E2C 00000084  7F C3 F3 78 */	mr r3, r30
/* 801D2E30 00000088  4B FF FA A1 */	bl getMapScissorAreaCenterPosY__18dMenu_Fmap2DBack_cFv
/* 801D2E34 0000008C  C0 01 00 20 */	lfs f0, 0x20(r1)
/* 801D2E38 00000090  EF C1 00 28 */	fsubs f30, f1, f0
/* 801D2E3C 00000094  8B BE 12 27 */	lbz r29, 0x1227(r30)
/* 801D2E40 00000098  C0 22 A7 D0 */	lfs f1, d_d_menu_fmap2D__LIT_3970(r2)
/* 801D2E44 0000009C  C0 1E 0F A0 */	lfs f0, 0xfa0(r30)
/* 801D2E48 000000A0  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 801D2E4C 000000A4  40 82 00 0C */	bne lbl_801D2E58
/* 801D2E50 000000A8  8B FE 12 26 */	lbz r31, 0x1226(r30)
/* 801D2E54 000000AC  48 00 00 08 */	b lbl_801D2E5C
lbl_801D2E58:
/* 801D2E58 00000000  7F BF EB 78 */	mr r31, r29
lbl_801D2E5C:
/* 801D2E5C 00000000  3C 60 80 43 */	lis r3, g_fmapHIO@ha
/* 801D2E60 00000004  38 63 FC 60 */	addi r3, r3, g_fmapHIO@l
/* 801D2E64 00000008  88 03 03 02 */	lbz r0, 0x302(r3)
/* 801D2E68 0000000C  28 00 00 00 */	cmplwi r0, 0
/* 801D2E6C 00000010  41 82 02 00 */	beq lbl_801D306C
/* 801D2E70 00000014  3B 40 00 00 */	li r26, 0
/* 801D2E74 00000018  57 A0 10 3A */	slwi r0, r29, 2
/* 801D2E78 0000001C  7F 9E 02 14 */	add r28, r30, r0
lbl_801D2E7C:
/* 801D2E7C 00000000  38 1A 12 30 */	addi r0, r26, 0x1230
/* 801D2E80 00000004  7F 3E 00 AE */	lbzx r25, r30, r0
/* 801D2E84 00000008  2C 19 00 FF */	cmpwi r25, 0xff
/* 801D2E88 0000000C  41 82 01 D8 */	beq lbl_801D3060
/* 801D2E8C 00000010  57 20 10 3A */	slwi r0, r25, 2
/* 801D2E90 00000014  7F 7E 02 14 */	add r27, r30, r0
/* 801D2E94 00000018  80 1B 0C B4 */	lwz r0, 0xcb4(r27)
/* 801D2E98 0000001C  28 00 00 00 */	cmplwi r0, 0
/* 801D2E9C 00000020  41 82 01 C4 */	beq lbl_801D3060
/* 801D2EA0 00000024  7F C3 F3 78 */	mr r3, r30
/* 801D2EA4 00000028  7F 24 CB 78 */	mr r4, r25
/* 801D2EA8 0000002C  4B FF F6 61 */	bl isShowRegion__18dMenu_Fmap2DBack_cFi
/* 801D2EAC 00000030  2C 03 00 00 */	cmpwi r3, 0
/* 801D2EB0 00000034  41 82 00 74 */	beq lbl_801D2F24
/* 801D2EB4 00000038  7C 19 F8 00 */	cmpw r25, r31
/* 801D2EB8 0000003C  41 82 00 38 */	beq lbl_801D2EF0
/* 801D2EBC 00000040  80 1E 11 FC */	lwz r0, 0x11fc(r30)
/* 801D2EC0 00000044  90 01 00 18 */	stw r0, 0x18(r1)
/* 801D2EC4 00000048  80 1E 11 F8 */	lwz r0, 0x11f8(r30)
/* 801D2EC8 0000004C  90 01 00 1C */	stw r0, 0x1c(r1)
/* 801D2ECC 00000050  80 7B 0C B4 */	lwz r3, 0xcb4(r27)
/* 801D2ED0 00000054  38 81 00 1C */	addi r4, r1, 0x1c
/* 801D2ED4 00000058  38 A1 00 18 */	addi r5, r1, 0x18
/* 801D2ED8 0000005C  81 83 00 00 */	lwz r12, 0(r3)
/* 801D2EDC 00000060  81 8C 01 30 */	lwz r12, 0x130(r12)
/* 801D2EE0 00000064  7D 89 03 A6 */	mtctr r12
/* 801D2EE4 00000068  4E 80 04 21 */	bctrl 
/* 801D2EE8 0000006C  C0 7E 12 14 */	lfs f3, 0x1214(r30)
/* 801D2EEC 00000070  48 00 00 68 */	b lbl_801D2F54
lbl_801D2EF0:
/* 801D2EF0 00000000  80 1E 11 F4 */	lwz r0, 0x11f4(r30)
/* 801D2EF4 00000004  90 01 00 10 */	stw r0, 0x10(r1)
/* 801D2EF8 00000008  80 1E 11 F0 */	lwz r0, 0x11f0(r30)
/* 801D2EFC 0000000C  90 01 00 14 */	stw r0, 0x14(r1)
/* 801D2F00 00000010  80 7B 0C B4 */	lwz r3, 0xcb4(r27)
/* 801D2F04 00000014  38 81 00 14 */	addi r4, r1, 0x14
/* 801D2F08 00000018  38 A1 00 10 */	addi r5, r1, 0x10
/* 801D2F0C 0000001C  81 83 00 00 */	lwz r12, 0(r3)
/* 801D2F10 00000020  81 8C 01 30 */	lwz r12, 0x130(r12)
/* 801D2F14 00000024  7D 89 03 A6 */	mtctr r12
/* 801D2F18 00000028  4E 80 04 21 */	bctrl 
/* 801D2F1C 0000002C  C0 7E 12 10 */	lfs f3, 0x1210(r30)
/* 801D2F20 00000030  48 00 00 34 */	b lbl_801D2F54
lbl_801D2F24:
/* 801D2F24 00000000  80 1E 12 04 */	lwz r0, 0x1204(r30)
/* 801D2F28 00000004  90 01 00 08 */	stw r0, 8(r1)
/* 801D2F2C 00000008  80 1E 12 00 */	lwz r0, 0x1200(r30)
/* 801D2F30 0000000C  90 01 00 0C */	stw r0, 0xc(r1)
/* 801D2F34 00000010  80 7B 0C B4 */	lwz r3, 0xcb4(r27)
/* 801D2F38 00000014  38 81 00 0C */	addi r4, r1, 0xc
/* 801D2F3C 00000018  38 A1 00 08 */	addi r5, r1, 8
/* 801D2F40 0000001C  81 83 00 00 */	lwz r12, 0(r3)
/* 801D2F44 00000020  81 8C 01 30 */	lwz r12, 0x130(r12)
/* 801D2F48 00000024  7D 89 03 A6 */	mtctr r12
/* 801D2F4C 00000028  4E 80 04 21 */	bctrl 
/* 801D2F50 0000002C  C0 62 A7 E8 */	lfs f3, d_d_menu_fmap2D__LIT_4202(r2)
lbl_801D2F54:
/* 801D2F54 00000000  80 7B 0C B4 */	lwz r3, 0xcb4(r27)
/* 801D2F58 00000004  C0 5E 0F A4 */	lfs f2, 0xfa4(r30)
/* 801D2F5C 00000008  C0 22 A7 E4 */	lfs f1, d_d_menu_fmap2D__LIT_4201(r2)
/* 801D2F60 0000000C  C0 1E 0F C4 */	lfs f0, 0xfc4(r30)
/* 801D2F64 00000010  EC 01 00 32 */	fmuls f0, f1, f0
/* 801D2F68 00000014  EC 00 00 F2 */	fmuls f0, f0, f3
/* 801D2F6C 00000018  EC 02 00 32 */	fmuls f0, f2, f0
/* 801D2F70 0000001C  FC 00 00 1E */	fctiwz f0, f0
/* 801D2F74 00000020  D8 01 00 30 */	stfd f0, 0x30(r1)
/* 801D2F78 00000024  80 81 00 34 */	lwz r4, 0x34(r1)
/* 801D2F7C 00000028  81 83 00 00 */	lwz r12, 0(r3)
/* 801D2F80 0000002C  81 8C 00 24 */	lwz r12, 0x24(r12)
/* 801D2F84 00000030  7D 89 03 A6 */	mtctr r12
/* 801D2F88 00000034  4E 80 04 21 */	bctrl 
/* 801D2F8C 00000038  7C 19 E8 00 */	cmpw r25, r29
/* 801D2F90 0000003C  41 82 00 6C */	beq lbl_801D2FFC
/* 801D2F94 00000040  C0 9E 0F 9C */	lfs f4, 0xf9c(r30)
/* 801D2F98 00000044  80 7B 0C B4 */	lwz r3, 0xcb4(r27)
/* 801D2F9C 00000048  C0 5E 0F BC */	lfs f2, 0xfbc(r30)
/* 801D2FA0 0000004C  C0 3B 0E 8C */	lfs f1, 0xe8c(r27)
/* 801D2FA4 00000050  C0 1B 0F 0C */	lfs f0, 0xf0c(r27)
/* 801D2FA8 00000054  EC 01 00 2A */	fadds f0, f1, f0
/* 801D2FAC 00000058  EC 1F 00 2A */	fadds f0, f31, f0
/* 801D2FB0 0000005C  EC 22 00 2A */	fadds f1, f2, f0
/* 801D2FB4 00000060  C0 7E 0F C0 */	lfs f3, 0xfc0(r30)
/* 801D2FB8 00000064  C0 5B 0E AC */	lfs f2, 0xeac(r27)
/* 801D2FBC 00000068  C0 1B 0F 2C */	lfs f0, 0xf2c(r27)
/* 801D2FC0 0000006C  EC 02 00 2A */	fadds f0, f2, f0
/* 801D2FC4 00000070  EC 1E 00 2A */	fadds f0, f30, f0
/* 801D2FC8 00000074  EC 43 00 2A */	fadds f2, f3, f0
/* 801D2FCC 00000078  C0 1B 0E CC */	lfs f0, 0xecc(r27)
/* 801D2FD0 0000007C  EC 60 01 32 */	fmuls f3, f0, f4
/* 801D2FD4 00000080  C0 1B 0E EC */	lfs f0, 0xeec(r27)
/* 801D2FD8 00000084  EC 80 01 32 */	fmuls f4, f0, f4
/* 801D2FDC 00000088  38 80 00 00 */	li r4, 0
/* 801D2FE0 0000008C  38 A0 00 00 */	li r5, 0
/* 801D2FE4 00000090  38 C0 00 00 */	li r6, 0
/* 801D2FE8 00000094  81 83 00 00 */	lwz r12, 0(r3)
/* 801D2FEC 00000098  81 8C 00 EC */	lwz r12, 0xec(r12)
/* 801D2FF0 0000009C  7D 89 03 A6 */	mtctr r12
/* 801D2FF4 000000A0  4E 80 04 21 */	bctrl 
/* 801D2FF8 000000A4  48 00 00 68 */	b lbl_801D3060
lbl_801D2FFC:
/* 801D2FFC 00000000  C0 9E 0F 9C */	lfs f4, 0xf9c(r30)
/* 801D3000 00000004  80 7C 0C B4 */	lwz r3, 0xcb4(r28)
/* 801D3004 00000008  C0 5E 0F BC */	lfs f2, 0xfbc(r30)
/* 801D3008 0000000C  C0 3C 0E 8C */	lfs f1, 0xe8c(r28)
/* 801D300C 00000010  C0 1C 0F 0C */	lfs f0, 0xf0c(r28)
/* 801D3010 00000014  EC 01 00 2A */	fadds f0, f1, f0
/* 801D3014 00000018  EC 1F 00 2A */	fadds f0, f31, f0
/* 801D3018 0000001C  EC 22 00 2A */	fadds f1, f2, f0
/* 801D301C 00000020  C0 7E 0F C0 */	lfs f3, 0xfc0(r30)
/* 801D3020 00000024  C0 5C 0E AC */	lfs f2, 0xeac(r28)
/* 801D3024 00000028  C0 1C 0F 2C */	lfs f0, 0xf2c(r28)
/* 801D3028 0000002C  EC 02 00 2A */	fadds f0, f2, f0
/* 801D302C 00000030  EC 1E 00 2A */	fadds f0, f30, f0
/* 801D3030 00000034  EC 43 00 2A */	fadds f2, f3, f0
/* 801D3034 00000038  C0 1C 0E CC */	lfs f0, 0xecc(r28)
/* 801D3038 0000003C  EC 60 01 32 */	fmuls f3, f0, f4
/* 801D303C 00000040  C0 1C 0E EC */	lfs f0, 0xeec(r28)
/* 801D3040 00000044  EC 80 01 32 */	fmuls f4, f0, f4
/* 801D3044 00000048  38 80 00 00 */	li r4, 0
/* 801D3048 0000004C  38 A0 00 00 */	li r5, 0
/* 801D304C 00000050  38 C0 00 00 */	li r6, 0
/* 801D3050 00000054  81 83 00 00 */	lwz r12, 0(r3)
/* 801D3054 00000058  81 8C 00 EC */	lwz r12, 0xec(r12)
/* 801D3058 0000005C  7D 89 03 A6 */	mtctr r12
/* 801D305C 00000060  4E 80 04 21 */	bctrl 
lbl_801D3060:
/* 801D3060 00000000  3B 5A 00 01 */	addi r26, r26, 1
/* 801D3064 00000004  2C 1A 00 08 */	cmpwi r26, 8
/* 801D3068 00000008  41 80 FE 14 */	blt lbl_801D2E7C
lbl_801D306C:
/* 801D306C 00000000  E3 E1 00 78 */	psq_l f31, 120(r1), 0, 0 /* qr0 */
/* 801D3070 00000004  CB E1 00 70 */	lfd f31, 0x70(r1)
/* 801D3074 00000008  E3 C1 00 68 */	psq_l f30, 104(r1), 0, 0 /* qr0 */
/* 801D3078 0000000C  CB C1 00 60 */	lfd f30, 0x60(r1)
/* 801D307C 00000010  39 61 00 60 */	addi r11, r1, 0x60
/* 801D3080 00000014  48 18 F1 99 */	bl _restgpr_25
/* 801D3084 00000018  80 01 00 84 */	lwz r0, 0x84(r1)
/* 801D3088 0000001C  7C 08 03 A6 */	mtlr r0
/* 801D308C 00000020  38 21 00 80 */	addi r1, r1, 0x80
/* 801D3090 00000024  4E 80 00 20 */	blr 
