# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:58 2025
.model shift_reg_break_dv
.inputs clk rst ins ins_valid outs_ready
.outputs ins_ready outs outs_valid

.latch        n18  Memory[0]  2
.latch        n23  Memory[1]  2
.latch        n28  Memory[2]  2
.latch        n33  Memory[3]  2
.latch        n38  Memory[4]  2
.latch        n43 control.valid_reg[0]  2
.latch        n48 control.valid_reg[1]  2
.latch        n53 control.valid_reg[2]  2
.latch        n58 control.valid_reg[3]  2
.latch        n63 control.valid_reg[4]  2

.names outs_ready control.valid_reg[4] ins_ready
01 0
.names Memory[0] ins_ready new_n40
10 1
.names ins ins_ready new_n41
11 1
.names new_n40 new_n41 n18
00 0
.names Memory[1] ins_ready new_n43_1
10 1
.names Memory[0] ins_ready new_n44
11 1
.names new_n43_1 new_n44 n23
00 0
.names Memory[2] ins_ready new_n46
10 1
.names Memory[1] ins_ready new_n47
11 1
.names new_n46 new_n47 n28
00 0
.names Memory[3] ins_ready new_n49
10 1
.names Memory[2] ins_ready new_n50
11 1
.names new_n49 new_n50 n33
00 0
.names Memory[4] ins_ready new_n52
10 1
.names Memory[3] ins_ready new_n53_1
11 1
.names new_n52 new_n53_1 n38
00 0
.names control.valid_reg[0] ins_ready new_n55
10 1
.names ins_valid ins_ready new_n56
11 1
.names new_n55 new_n56 new_n57
00 1
.names rst new_n57 n43
00 1
.names control.valid_reg[1] ins_ready new_n59
10 1
.names control.valid_reg[0] ins_ready new_n60
11 1
.names new_n59 new_n60 new_n61
00 1
.names rst new_n61 n48
00 1
.names control.valid_reg[2] ins_ready new_n63_1
10 1
.names control.valid_reg[1] ins_ready new_n64
11 1
.names new_n63_1 new_n64 new_n65
00 1
.names rst new_n65 n53
00 1
.names control.valid_reg[3] ins_ready new_n67
10 1
.names control.valid_reg[2] ins_ready new_n68
11 1
.names new_n67 new_n68 new_n69
00 1
.names rst new_n69 n58
00 1
.names control.valid_reg[3] ins_ready new_n71
01 1
.names rst new_n71 n63
00 1
.names Memory[4] outs
1 1
.names control.valid_reg[4] outs_valid
1 1
.end
