$comment
	File created using the following command:
		vcd file Wallace_speed.msim.vcd -direction
$end
$date
	Thu May 05 14:37:22 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module addr_gen_vhd_vec_tst $end
$var wire 1 ! addr_1 [8] $end
$var wire 1 " addr_1 [7] $end
$var wire 1 # addr_1 [6] $end
$var wire 1 $ addr_1 [5] $end
$var wire 1 % addr_1 [4] $end
$var wire 1 & addr_1 [3] $end
$var wire 1 ' addr_1 [2] $end
$var wire 1 ( addr_1 [1] $end
$var wire 1 ) addr_1 [0] $end
$var wire 1 * addr_2 [8] $end
$var wire 1 + addr_2 [7] $end
$var wire 1 , addr_2 [6] $end
$var wire 1 - addr_2 [5] $end
$var wire 1 . addr_2 [4] $end
$var wire 1 / addr_2 [3] $end
$var wire 1 0 addr_2 [2] $end
$var wire 1 1 addr_2 [1] $end
$var wire 1 2 addr_2 [0] $end
$var wire 1 3 clk $end
$var wire 1 4 mask [8] $end
$var wire 1 5 mask [7] $end
$var wire 1 6 mask [6] $end
$var wire 1 7 mask [5] $end
$var wire 1 8 mask [4] $end
$var wire 1 9 mask [3] $end
$var wire 1 : mask [2] $end
$var wire 1 ; mask [1] $end
$var wire 1 < mask [0] $end
$var wire 1 = MUX_ctrl $end
$var wire 1 > origin [8] $end
$var wire 1 ? origin [7] $end
$var wire 1 @ origin [6] $end
$var wire 1 A origin [5] $end
$var wire 1 B origin [4] $end
$var wire 1 C origin [3] $end
$var wire 1 D origin [2] $end
$var wire 1 E origin [1] $end
$var wire 1 F origin [0] $end
$var wire 1 G stride [7] $end
$var wire 1 H stride [6] $end
$var wire 1 I stride [5] $end
$var wire 1 J stride [4] $end
$var wire 1 K stride [3] $end
$var wire 1 L stride [2] $end
$var wire 1 M stride [1] $end
$var wire 1 N stride [0] $end

$scope module i1 $end
$var wire 1 O gnd $end
$var wire 1 P vcc $end
$var wire 1 Q unknown $end
$var wire 1 R devoe $end
$var wire 1 S devclrn $end
$var wire 1 T devpor $end
$var wire 1 U ww_devoe $end
$var wire 1 V ww_devclrn $end
$var wire 1 W ww_devpor $end
$var wire 1 X ww_clk $end
$var wire 1 Y ww_MUX_ctrl $end
$var wire 1 Z ww_mask [8] $end
$var wire 1 [ ww_mask [7] $end
$var wire 1 \ ww_mask [6] $end
$var wire 1 ] ww_mask [5] $end
$var wire 1 ^ ww_mask [4] $end
$var wire 1 _ ww_mask [3] $end
$var wire 1 ` ww_mask [2] $end
$var wire 1 a ww_mask [1] $end
$var wire 1 b ww_mask [0] $end
$var wire 1 c ww_origin [8] $end
$var wire 1 d ww_origin [7] $end
$var wire 1 e ww_origin [6] $end
$var wire 1 f ww_origin [5] $end
$var wire 1 g ww_origin [4] $end
$var wire 1 h ww_origin [3] $end
$var wire 1 i ww_origin [2] $end
$var wire 1 j ww_origin [1] $end
$var wire 1 k ww_origin [0] $end
$var wire 1 l ww_stride [7] $end
$var wire 1 m ww_stride [6] $end
$var wire 1 n ww_stride [5] $end
$var wire 1 o ww_stride [4] $end
$var wire 1 p ww_stride [3] $end
$var wire 1 q ww_stride [2] $end
$var wire 1 r ww_stride [1] $end
$var wire 1 s ww_stride [0] $end
$var wire 1 t ww_addr_1 [8] $end
$var wire 1 u ww_addr_1 [7] $end
$var wire 1 v ww_addr_1 [6] $end
$var wire 1 w ww_addr_1 [5] $end
$var wire 1 x ww_addr_1 [4] $end
$var wire 1 y ww_addr_1 [3] $end
$var wire 1 z ww_addr_1 [2] $end
$var wire 1 { ww_addr_1 [1] $end
$var wire 1 | ww_addr_1 [0] $end
$var wire 1 } ww_addr_2 [8] $end
$var wire 1 ~ ww_addr_2 [7] $end
$var wire 1 !! ww_addr_2 [6] $end
$var wire 1 "! ww_addr_2 [5] $end
$var wire 1 #! ww_addr_2 [4] $end
$var wire 1 $! ww_addr_2 [3] $end
$var wire 1 %! ww_addr_2 [2] $end
$var wire 1 &! ww_addr_2 [1] $end
$var wire 1 '! ww_addr_2 [0] $end
$var wire 1 (! \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 )! \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 *! \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 +! \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 ,! \addr_1[0]~output_o\ $end
$var wire 1 -! \addr_1[1]~output_o\ $end
$var wire 1 .! \addr_1[2]~output_o\ $end
$var wire 1 /! \addr_1[3]~output_o\ $end
$var wire 1 0! \addr_1[4]~output_o\ $end
$var wire 1 1! \addr_1[5]~output_o\ $end
$var wire 1 2! \addr_1[6]~output_o\ $end
$var wire 1 3! \addr_1[7]~output_o\ $end
$var wire 1 4! \addr_1[8]~output_o\ $end
$var wire 1 5! \addr_2[0]~output_o\ $end
$var wire 1 6! \addr_2[1]~output_o\ $end
$var wire 1 7! \addr_2[2]~output_o\ $end
$var wire 1 8! \addr_2[3]~output_o\ $end
$var wire 1 9! \addr_2[4]~output_o\ $end
$var wire 1 :! \addr_2[5]~output_o\ $end
$var wire 1 ;! \addr_2[6]~output_o\ $end
$var wire 1 <! \addr_2[7]~output_o\ $end
$var wire 1 =! \addr_2[8]~output_o\ $end
$var wire 1 >! \clk~input_o\ $end
$var wire 1 ?! \clk~inputclkctrl_outclk\ $end
$var wire 1 @! \mask[0]~input_o\ $end
$var wire 1 A! \origin[0]~input_o\ $end
$var wire 1 B! \sPLUSo[0]~0_combout\ $end
$var wire 1 C! \MUX_ctrl~input_o\ $end
$var wire 1 D! \o_saved~0_combout\ $end
$var wire 1 E! \addr_1~0_combout\ $end
$var wire 1 F! \stride[0]~input_o\ $end
$var wire 1 G! \sPLUSo[0]~1\ $end
$var wire 1 H! \sPLUSo[1]~2_combout\ $end
$var wire 1 I! \origin[1]~input_o\ $end
$var wire 1 J! \o_saved~1_combout\ $end
$var wire 1 K! \mask[1]~input_o\ $end
$var wire 1 L! \addr_1~1_combout\ $end
$var wire 1 M! \origin[2]~input_o\ $end
$var wire 1 N! \stride[1]~input_o\ $end
$var wire 1 O! \sPLUSo[1]~3\ $end
$var wire 1 P! \sPLUSo[2]~4_combout\ $end
$var wire 1 Q! \o_saved~2_combout\ $end
$var wire 1 R! \mask[2]~input_o\ $end
$var wire 1 S! \addr_1~2_combout\ $end
$var wire 1 T! \mask[3]~input_o\ $end
$var wire 1 U! \origin[3]~input_o\ $end
$var wire 1 V! \stride[2]~input_o\ $end
$var wire 1 W! \sPLUSo[2]~5\ $end
$var wire 1 X! \sPLUSo[3]~6_combout\ $end
$var wire 1 Y! \o_saved~3_combout\ $end
$var wire 1 Z! \addr_1~3_combout\ $end
$var wire 1 [! \mask[4]~input_o\ $end
$var wire 1 \! \origin[4]~input_o\ $end
$var wire 1 ]! \stride[3]~input_o\ $end
$var wire 1 ^! \sPLUSo[3]~7\ $end
$var wire 1 _! \sPLUSo[4]~8_combout\ $end
$var wire 1 `! \o_saved~4_combout\ $end
$var wire 1 a! \addr_1~4_combout\ $end
$var wire 1 b! \stride[4]~input_o\ $end
$var wire 1 c! \sPLUSo[4]~9\ $end
$var wire 1 d! \sPLUSo[5]~10_combout\ $end
$var wire 1 e! \origin[5]~input_o\ $end
$var wire 1 f! \o_saved~5_combout\ $end
$var wire 1 g! \mask[5]~input_o\ $end
$var wire 1 h! \addr_1~5_combout\ $end
$var wire 1 i! \mask[6]~input_o\ $end
$var wire 1 j! \origin[6]~input_o\ $end
$var wire 1 k! \stride[5]~input_o\ $end
$var wire 1 l! \sPLUSo[5]~11\ $end
$var wire 1 m! \sPLUSo[6]~12_combout\ $end
$var wire 1 n! \o_saved~6_combout\ $end
$var wire 1 o! \addr_1~6_combout\ $end
$var wire 1 p! \mask[7]~input_o\ $end
$var wire 1 q! \origin[7]~input_o\ $end
$var wire 1 r! \stride[6]~input_o\ $end
$var wire 1 s! \sPLUSo[6]~13\ $end
$var wire 1 t! \sPLUSo[7]~14_combout\ $end
$var wire 1 u! \o_saved~7_combout\ $end
$var wire 1 v! \addr_1~7_combout\ $end
$var wire 1 w! \mask[8]~input_o\ $end
$var wire 1 x! \origin[8]~input_o\ $end
$var wire 1 y! \stride[7]~input_o\ $end
$var wire 1 z! \sPLUSo[7]~15\ $end
$var wire 1 {! \sPLUSo[8]~16_combout\ $end
$var wire 1 |! \o_saved~8_combout\ $end
$var wire 1 }! \addr_1~8_combout\ $end
$var wire 1 ~! \addr_2~0_combout\ $end
$var wire 1 !" \addr_2~1_combout\ $end
$var wire 1 "" \addr_2~2_combout\ $end
$var wire 1 #" \addr_2~3_combout\ $end
$var wire 1 $" \addr_2~4_combout\ $end
$var wire 1 %" \addr_2~5_combout\ $end
$var wire 1 &" \addr_2~6_combout\ $end
$var wire 1 '" \addr_2~7_combout\ $end
$var wire 1 (" \addr_2~8_combout\ $end
$var wire 1 )" m_saved [8] $end
$var wire 1 *" m_saved [7] $end
$var wire 1 +" m_saved [6] $end
$var wire 1 ," m_saved [5] $end
$var wire 1 -" m_saved [4] $end
$var wire 1 ." m_saved [3] $end
$var wire 1 /" m_saved [2] $end
$var wire 1 0" m_saved [1] $end
$var wire 1 1" m_saved [0] $end
$var wire 1 2" o_saved [8] $end
$var wire 1 3" o_saved [7] $end
$var wire 1 4" o_saved [6] $end
$var wire 1 5" o_saved [5] $end
$var wire 1 6" o_saved [4] $end
$var wire 1 7" o_saved [3] $end
$var wire 1 8" o_saved [2] $end
$var wire 1 9" o_saved [1] $end
$var wire 1 :" o_saved [0] $end
$var wire 1 ;" s_saved [8] $end
$var wire 1 <" s_saved [7] $end
$var wire 1 =" s_saved [6] $end
$var wire 1 >" s_saved [5] $end
$var wire 1 ?" s_saved [4] $end
$var wire 1 @" s_saved [3] $end
$var wire 1 A" s_saved [2] $end
$var wire 1 B" s_saved [1] $end
$var wire 1 C" s_saved [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
0=
0O
1P
xQ
1R
1S
1T
1U
1V
1W
0X
0Y
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
15!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
1B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
1O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
1^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
1k!
1l!
0m!
0n!
0o!
0p!
1q!
0r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
1z!
0{!
0|!
0}!
1~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
04
05
06
07
08
09
0:
0;
0<
0>
1?
0@
0A
0B
0C
0D
0E
0F
0G
0H
1I
0J
0K
0L
0M
0N
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
1d
0e
0f
0g
0h
0i
0j
0k
0l
0m
1n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
1'!
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
xC"
1(!
1)!
1*!
0+!
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
12
$end
#50000
13
1X
1>!
1+!
1?!
1="
13"
1t!
1v!
1m!
1&"
1'"
13!
1u
1<!
1;!
1"
1~
1!!
1,
1+
#100000
03
0X
0>!
0+!
0?!
#150000
13
1=
1X
1Y
1C!
1>!
1+!
1D!
1n!
1?!
1:"
14"
0m!
1s!
1o!
0B!
1G!
1E!
1H!
0D!
0~!
0t!
0z!
0n!
0&"
1{!
0u!
0'"
1J!
1!"
1,!
12!
1|!
1("
1|
1v
0;!
05!
1)
1#
0!!
0'!
16!
0<!
02
0,
1&!
0~
1=!
11
0+
1}
1*
#200000
03
0X
0>!
0+!
0?!
#250000
13
1X
1>!
1+!
1?!
0:"
19"
04"
03"
12"
0{!
1}!
1t!
1z!
0v!
1m!
0s!
0o!
0H!
0O!
1L!
1B!
0G!
0E!
1H!
1O!
1D!
1~!
1P!
0J!
0!"
0t!
1n!
1&"
1{!
1u!
1'"
0|!
0("
1|!
1("
0u!
0'"
1Q!
1""
0P!
1J!
1!"
0,!
1-!
02!
03!
14!
0Q!
0""
0|
1{
0v
0u
1t
0=!
1<!
1;!
06!
15!
0)
1(
0#
0"
1!
0}
1~
1!!
0&!
1'!
16!
17!
0<!
1=!
12
01
1,
1+
0*
1&!
1%!
0~
1}
07!
11
10
0+
1*
0%!
00
#300000
03
0X
0>!
0+!
0?!
#350000
13
1X
1>!
1+!
1?!
1:"
14"
0m!
1s!
1o!
0B!
1G!
1E!
0H!
0O!
0D!
0~!
1t!
0n!
0&"
1u!
1'"
1P!
0J!
0!"
1,!
12!
1Q!
1""
1|
1v
0;!
05!
1)
1#
0!!
0'!
06!
1<!
02
0,
0&!
1~
17!
01
1+
1%!
10
#400000
03
0X
0>!
0+!
0?!
#450000
13
1X
1>!
1+!
1?!
0:"
09"
18"
04"
13"
0t!
0z!
1v!
1m!
0s!
0o!
0P!
1W!
1S!
1H!
1O!
0L!
1B!
0G!
0E!
0H!
1D!
1~!
1P!
0W!
1J!
1!"
1X!
0Q!
0""
1t!
1z!
1n!
1&"
0{!
0u!
0'"
0|!
0("
1{!
1u!
1'"
1Y!
1#"
0X!
1Q!
1""
0J!
0!"
0,!
0-!
1.!
02!
13!
0Y!
0#"
1|!
1("
0|
0{
1z
0v
1u
0<!
1;!
07!
16!
15!
0)
0(
1'
0#
1"
0~
1!!
0%!
1&!
1'!
06!
17!
18!
1<!
0=!
12
11
00
1,
0+
0&!
1%!
1$!
1~
0}
1=!
08!
01
10
1/
1+
0*
1}
0$!
0/
1*
#500000
03
0X
0>!
0+!
0?!
#550000
13
1X
1>!
1+!
1?!
1:"
14"
0m!
1s!
1o!
0B!
1G!
1E!
1H!
0D!
0~!
0t!
0z!
0n!
0&"
0{!
0u!
0'"
1J!
1!"
1,!
12!
0|!
0("
1|
1v
0;!
05!
1)
1#
0!!
0'!
16!
0<!
02
0,
1&!
0~
0=!
11
0+
0}
0*
#600000
03
0X
0>!
0+!
0?!
#650000
13
1X
1>!
1+!
1?!
0:"
19"
04"
03"
02"
1{!
0}!
1t!
1z!
0v!
1m!
0s!
0o!
0H!
0O!
1L!
1B!
0G!
0E!
1H!
1O!
1D!
1~!
0P!
1W!
0J!
0!"
0t!
1n!
1&"
0{!
1u!
1'"
1|!
1("
0|!
0("
0u!
0'"
1X!
0Q!
0""
1P!
0W!
1J!
1!"
0,!
1-!
02!
03!
04!
0X!
1Q!
1""
1Y!
1#"
0|
1{
0v
0u
0t
1=!
1<!
1;!
06!
15!
0)
1(
0#
0"
0!
0Y!
0#"
1}
1~
1!!
0&!
1'!
16!
07!
0<!
0=!
12
01
1,
1+
1*
1&!
0%!
0~
0}
18!
17!
11
00
0+
0*
1$!
1%!
08!
10
1/
0$!
0/
#700000
03
0X
0>!
0+!
0?!
#750000
13
1X
1>!
1+!
1?!
1:"
14"
0m!
1s!
1o!
0B!
1G!
1E!
0H!
0O!
0D!
0~!
1t!
0n!
0&"
1u!
1'"
0P!
1W!
0J!
0!"
1,!
12!
1X!
0Q!
0""
1|
1v
0;!
05!
1)
1#
1Y!
1#"
0!!
0'!
06!
1<!
02
0,
0&!
1~
07!
01
1+
0%!
18!
00
1$!
1/
#800000
03
0X
0>!
0+!
0?!
#850000
13
1X
1>!
1+!
1?!
0:"
09"
08"
17"
04"
13"
0t!
0z!
1v!
1m!
0s!
0o!
0X!
0^!
1Z!
1P!
0W!
0S!
1H!
1O!
0L!
1B!
0G!
0E!
0H!
1D!
1~!
0P!
1J!
1!"
1X!
1^!
1Q!
1""
1_!
0Y!
0#"
1t!
1z!
1n!
1&"
1{!
0u!
0'"
1|!
1("
0{!
1u!
1'"
1`!
1$"
0_!
1Y!
1#"
0Q!
0""
0J!
0!"
0,!
0-!
0.!
1/!
02!
13!
0`!
0$"
0|!
0("
0|
0{
0z
1y
0v
1u
0<!
1;!
08!
17!
16!
15!
0)
0(
0'
1&
0#
1"
0~
1!!
0$!
1%!
1&!
1'!
06!
07!
18!
19!
1<!
1=!
12
11
10
0/
1,
0+
0&!
0%!
1$!
1#!
1~
1}
0=!
09!
01
00
1/
1.
1+
1*
0}
0#!
0.
0*
#900000
03
0X
0>!
0+!
0?!
#950000
13
1X
1>!
1+!
1?!
1:"
14"
0m!
1s!
1o!
0B!
1G!
1E!
1H!
0D!
0~!
0t!
0z!
0n!
0&"
1{!
0u!
0'"
1J!
1!"
1,!
12!
1|!
1("
1|
1v
0;!
05!
1)
1#
0!!
0'!
16!
0<!
02
0,
1&!
0~
1=!
11
0+
1}
1*
#1000000
