package nebula.cpu.mem

// Copyright Â© 2024, Julian Scheffers, see LICENSE for info

import nebula.cpu._
import spinal.core._
import spinal.lib._
import spinal.lib.bus.amba3.ahblite._



object NebulaMemBus {
    object Mode extends SpinalEnum(defaultEncoding = binarySequential) {
        val IDLE, WRITE, READ, EXEC = newElement()
    }
}

/**
 * Nebula's CPU-internal memory bus.
 * Latency from request to response is 1 cycle for all signals.
 * If `ready` is low, indicating memory is busy, the next request is held until `ready` goes high.
 * This way, there is no combinatorial dependency between the request and response signals.
 */
case class NebulaMemBus(
    cfg:        NebulaCfg,
    readonly:   Boolean = false
) extends Bundle with IMasterSlave {
    /** Transaction state. */
    val mode    = NebulaMemBus.Mode()
    /** Access size in log2(bytes) */
    val asize   = UInt(3 bits)
    /** Memory address. */
    val addr    = SInt(cfg.vaddrWidth bits)
    /** Memory write data. */
    val wdata   = !readonly generate Bits(cfg.memWidth bits)
    
    /** Memory response ready. */
    val ready   = Bool()
    /** Memory read / execute data. */
    val rdata   = Bits(cfg.memWidth bits)
    /** Access generated trap. */
    val trap    = Bool()
    /** Generated trap number. */
    val cause   = UInt(5 bits)
    
    def asMaster = {
        out(mode, asize, addr, wdata)
        in(ready, rdata, trap, cause)
    }
    
    /** Adapt to an AhbLite3. */
    def toAhbLite3: AhbLite3 = toAhbLite3Master.toAhbLite3
    /** Adapt to an AhbLite3Master. */
    def toAhbLite3Master: AhbLite3Master = {
        val ahb = AhbLite3Master(AhbLite3Config(addr.getWidth, rdata.getWidth))
        
        // Request translation.
        when (mode === NebulaMemBus.Mode.EXEC) {
            ahb.HPROT := B"1110"
        } otherwise {
            ahb.HPROT := B"1111"
        }
        ahb.HMASTLOCK := False
        ahb.HSIZE     := asize.asBits
        ahb.HTRANS    := mode.mux(
            NebulaMemBus.Mode.IDLE  -> AhbLite3.IDLE,
            NebulaMemBus.Mode.WRITE -> AhbLite3.NONSEQ,
            NebulaMemBus.Mode.READ  -> AhbLite3.NONSEQ,
            NebulaMemBus.Mode.EXEC  -> AhbLite3.NONSEQ,
        )
        ahb.HBURST := B"000"
        ahb.HWRITE := mode === NebulaMemBus.Mode.WRITE
        if (readonly) {
            ahb.HWDATA.assignDontCare()
        } else {
            ahb.HWDATA.setAsReg()
            when (ahb.HREADY) {
                ahb.HWDATA := wdata
            }
        }
        ahb.HADDR := addr.asUInt
        
        // Response translation.
        ready := ahb.HREADY
        rdata := ahb.HRDATA
        trap  := False
        cause.assignDontCare()
        
        return ahb
    }
}
