// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module krnl_bp_krnl_bp_Pipeline_VITIS_LOOP_1045_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sub1,
        r_norm_1_out,
        r_norm_1_out_ap_vld,
        s_norm_1_out,
        s_norm_1_out_ap_vld,
        norm_x_1_out,
        norm_x_1_out_ap_vld,
        norm_z_1_out,
        norm_z_1_out_ap_vld,
        norm_u_out,
        norm_u_out_ap_vld,
        z_old_stream_dout,
        z_old_stream_empty_n,
        z_old_stream_read,
        z_old_stream_din,
        z_old_stream_full_n,
        z_old_stream_write,
        u_stream_dout,
        u_stream_empty_n,
        u_stream_read,
        u_stream_din,
        u_stream_full_n,
        u_stream_write,
        x_bram_address0,
        x_bram_ce0,
        x_bram_q0,
        z_copy_2_stream_dout,
        z_copy_2_stream_empty_n,
        z_copy_2_stream_read,
        z_copy_2_stream_din,
        z_copy_2_stream_full_n,
        z_copy_2_stream_write,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n,
        grp_fu_626_p_din0,
        grp_fu_626_p_din1,
        grp_fu_626_p_opcode,
        grp_fu_626_p_dout0,
        grp_fu_626_p_ce,
        grp_fu_631_p_din0,
        grp_fu_631_p_din1,
        grp_fu_631_p_dout0,
        grp_fu_631_p_ce,
        grp_fu_640_p_din0,
        grp_fu_640_p_dout0,
        grp_fu_640_p_ce,
        grp_fu_646_p_din0,
        grp_fu_646_p_dout0,
        grp_fu_646_p_ce,
        grp_fu_670_p_din0,
        grp_fu_670_p_din1,
        grp_fu_670_p_opcode,
        grp_fu_670_p_dout0,
        grp_fu_670_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 12'd1;
parameter    ap_ST_fsm_pp0_stage1 = 12'd2;
parameter    ap_ST_fsm_pp0_stage2 = 12'd4;
parameter    ap_ST_fsm_pp0_stage3 = 12'd8;
parameter    ap_ST_fsm_pp0_stage4 = 12'd16;
parameter    ap_ST_fsm_pp0_stage5 = 12'd32;
parameter    ap_ST_fsm_pp0_stage6 = 12'd64;
parameter    ap_ST_fsm_pp0_stage7 = 12'd128;
parameter    ap_ST_fsm_pp0_stage8 = 12'd256;
parameter    ap_ST_fsm_pp0_stage9 = 12'd512;
parameter    ap_ST_fsm_pp0_stage10 = 12'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] sub1;
output  [31:0] r_norm_1_out;
output   r_norm_1_out_ap_vld;
output  [31:0] s_norm_1_out;
output   s_norm_1_out_ap_vld;
output  [31:0] norm_x_1_out;
output   norm_x_1_out_ap_vld;
output  [31:0] norm_z_1_out;
output   norm_z_1_out_ap_vld;
output  [31:0] norm_u_out;
output   norm_u_out_ap_vld;
input  [31:0] z_old_stream_dout;
input   z_old_stream_empty_n;
output   z_old_stream_read;
output  [31:0] z_old_stream_din;
input   z_old_stream_full_n;
output   z_old_stream_write;
input  [31:0] u_stream_dout;
input   u_stream_empty_n;
output   u_stream_read;
output  [31:0] u_stream_din;
input   u_stream_full_n;
output   u_stream_write;
output  [2:0] x_bram_address0;
output   x_bram_ce0;
input  [31:0] x_bram_q0;
input  [31:0] z_copy_2_stream_dout;
input   z_copy_2_stream_empty_n;
output   z_copy_2_stream_read;
output  [31:0] z_copy_2_stream_din;
input   z_copy_2_stream_full_n;
output   z_copy_2_stream_write;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;
output  [31:0] grp_fu_626_p_din0;
output  [31:0] grp_fu_626_p_din1;
output  [0:0] grp_fu_626_p_opcode;
input  [31:0] grp_fu_626_p_dout0;
output   grp_fu_626_p_ce;
output  [31:0] grp_fu_631_p_din0;
output  [31:0] grp_fu_631_p_din1;
input  [31:0] grp_fu_631_p_dout0;
output   grp_fu_631_p_ce;
output  [63:0] grp_fu_640_p_din0;
input  [31:0] grp_fu_640_p_dout0;
output   grp_fu_640_p_ce;
output  [31:0] grp_fu_646_p_din0;
input  [63:0] grp_fu_646_p_dout0;
output   grp_fu_646_p_ce;
output  [63:0] grp_fu_670_p_din0;
output  [63:0] grp_fu_670_p_din1;
output  [1:0] grp_fu_670_p_opcode;
input  [63:0] grp_fu_670_p_dout0;
output   grp_fu_670_p_ce;

reg ap_idle;
reg r_norm_1_out_ap_vld;
reg s_norm_1_out_ap_vld;
reg norm_x_1_out_ap_vld;
reg norm_z_1_out_ap_vld;
reg norm_u_out_ap_vld;
reg z_old_stream_read;
reg z_old_stream_write;
reg u_stream_read;
reg u_stream_write;
reg x_bram_ce0;
reg z_copy_2_stream_read;
reg z_copy_2_stream_write;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state24_pp0_stage11_iter1;
wire    ap_block_state36_pp0_stage11_iter2;
wire    ap_block_state48_pp0_stage11_iter3;
wire    ap_block_state60_pp0_stage11_iter4;
wire    ap_block_state72_pp0_stage11_iter5;
wire    ap_block_state84_pp0_stage11_iter6;
wire    ap_block_state96_pp0_stage11_iter7;
wire    ap_block_state108_pp0_stage11_iter8;
wire    ap_block_pp0_stage11_subdone;
reg   [0:0] icmp_ln1045_reg_539;
reg    ap_condition_exit_pp0_iter0_stage11;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    z_old_stream_i_blk_n;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [0:0] tmp_16_reg_565;
reg    z_old_stream_o_blk_n;
reg    u_stream_i_blk_n;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] tmp_15_reg_561;
reg    u_stream_o_blk_n;
reg    z_copy_2_stream_o_blk_n;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
reg   [0:0] tmp_13_reg_553;
reg    z_copy_2_stream_i_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] tmp_14_reg_557;
reg   [31:0] z_val_1_reg_259;
reg   [63:0] reg_337;
reg    ap_predicate_op152_read_state3;
reg    ap_predicate_op154_write_state3;
reg    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state15_pp0_stage2_iter1;
wire    ap_block_state27_pp0_stage2_iter2;
wire    ap_block_state39_pp0_stage2_iter3;
wire    ap_block_state51_pp0_stage2_iter4;
wire    ap_block_state63_pp0_stage2_iter5;
wire    ap_block_state75_pp0_stage2_iter6;
wire    ap_block_state87_pp0_stage2_iter7;
wire    ap_block_state99_pp0_stage2_iter8;
reg    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state17_pp0_stage4_iter1;
wire    ap_block_state29_pp0_stage4_iter2;
wire    ap_block_state41_pp0_stage4_iter3;
wire    ap_block_state53_pp0_stage4_iter4;
wire    ap_block_state65_pp0_stage4_iter5;
wire    ap_block_state77_pp0_stage4_iter6;
wire    ap_block_state89_pp0_stage4_iter7;
wire    ap_block_state101_pp0_stage4_iter8;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state20_pp0_stage7_iter1;
wire    ap_block_state32_pp0_stage7_iter2;
wire    ap_block_state44_pp0_stage7_iter3;
wire    ap_block_state56_pp0_stage7_iter4;
wire    ap_block_state68_pp0_stage7_iter5;
wire    ap_block_state80_pp0_stage7_iter6;
wire    ap_block_state92_pp0_stage7_iter7;
wire    ap_block_state104_pp0_stage7_iter8;
wire    ap_block_pp0_stage7_11001;
reg    ap_predicate_op168_read_state6;
reg    ap_predicate_op170_write_state6;
reg    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state18_pp0_stage5_iter1;
wire    ap_block_state30_pp0_stage5_iter2;
wire    ap_block_state42_pp0_stage5_iter3;
wire    ap_block_state54_pp0_stage5_iter4;
wire    ap_block_state66_pp0_stage5_iter5;
wire    ap_block_state78_pp0_stage5_iter6;
wire    ap_block_state90_pp0_stage5_iter7;
wire    ap_block_state102_pp0_stage5_iter8;
reg    ap_block_pp0_stage5_11001;
reg    ap_predicate_op175_write_state7;
reg    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state19_pp0_stage6_iter1;
wire    ap_block_state31_pp0_stage6_iter2;
wire    ap_block_state43_pp0_stage6_iter3;
wire    ap_block_state55_pp0_stage6_iter4;
wire    ap_block_state67_pp0_stage6_iter5;
wire    ap_block_state79_pp0_stage6_iter6;
wire    ap_block_state91_pp0_stage6_iter7;
wire    ap_block_state103_pp0_stage6_iter8;
reg    ap_block_pp0_stage6_11001;
reg   [63:0] reg_342;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state22_pp0_stage9_iter1;
wire    ap_block_state34_pp0_stage9_iter2;
wire    ap_block_state46_pp0_stage9_iter3;
wire    ap_block_state58_pp0_stage9_iter4;
wire    ap_block_state70_pp0_stage9_iter5;
wire    ap_block_state82_pp0_stage9_iter6;
wire    ap_block_state94_pp0_stage9_iter7;
wire    ap_block_state106_pp0_stage9_iter8;
wire    ap_block_pp0_stage9_11001;
reg   [63:0] reg_347;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state21_pp0_stage8_iter1;
wire    ap_block_state33_pp0_stage8_iter2;
wire    ap_block_state45_pp0_stage8_iter3;
wire    ap_block_state57_pp0_stage8_iter4;
wire    ap_block_state69_pp0_stage8_iter5;
wire    ap_block_state81_pp0_stage8_iter6;
wire    ap_block_state93_pp0_stage8_iter7;
wire    ap_block_state105_pp0_stage8_iter8;
wire    ap_block_pp0_stage8_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state13_pp0_stage0_iter1;
wire    ap_block_state25_pp0_stage0_iter2;
wire    ap_block_state37_pp0_stage0_iter3;
wire    ap_block_state49_pp0_stage0_iter4;
wire    ap_block_state61_pp0_stage0_iter5;
wire    ap_block_state73_pp0_stage0_iter6;
wire    ap_block_state85_pp0_stage0_iter7;
wire    ap_block_state97_pp0_stage0_iter8;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln1045_fu_385_p2;
reg   [0:0] icmp_ln1045_reg_539_pp0_iter1_reg;
reg   [0:0] icmp_ln1045_reg_539_pp0_iter2_reg;
reg   [0:0] icmp_ln1045_reg_539_pp0_iter3_reg;
reg   [0:0] icmp_ln1045_reg_539_pp0_iter4_reg;
reg   [0:0] icmp_ln1045_reg_539_pp0_iter5_reg;
reg   [0:0] icmp_ln1045_reg_539_pp0_iter6_reg;
reg   [0:0] icmp_ln1045_reg_539_pp0_iter7_reg;
wire   [3:0] add_ln1045_fu_391_p2;
reg   [3:0] add_ln1045_reg_543;
wire   [0:0] grp_nbreadreq_fu_122_p3;
wire   [0:0] tmp_15_nbreadreq_fu_130_p3;
wire   [0:0] tmp_16_nbreadreq_fu_138_p3;
reg   [31:0] x_val_reg_569;
reg    ap_predicate_op147_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state14_pp0_stage1_iter1;
wire    ap_block_state26_pp0_stage1_iter2;
wire    ap_block_state38_pp0_stage1_iter3;
wire    ap_block_state50_pp0_stage1_iter4;
wire    ap_block_state62_pp0_stage1_iter5;
wire    ap_block_state74_pp0_stage1_iter6;
wire    ap_block_state86_pp0_stage1_iter7;
wire    ap_block_state98_pp0_stage1_iter8;
reg    ap_block_pp0_stage1_11001;
reg   [31:0] z_copy_2_stream_read_reg_575;
wire   [31:0] bitcast_ln1051_fu_406_p1;
wire   [31:0] u_val_fu_410_p1;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state16_pp0_stage3_iter1;
wire    ap_block_state28_pp0_stage3_iter2;
wire    ap_block_state40_pp0_stage3_iter3;
wire    ap_block_state52_pp0_stage3_iter4;
wire    ap_block_state64_pp0_stage3_iter5;
wire    ap_block_state76_pp0_stage3_iter6;
wire    ap_block_state88_pp0_stage3_iter7;
wire    ap_block_state100_pp0_stage3_iter8;
wire    ap_block_pp0_stage3_11001;
reg   [31:0] z_val_reg_595;
wire   [31:0] z_old_val_fu_414_p1;
reg   [31:0] sub2_reg_606;
reg   [31:0] sub_reg_611;
reg   [31:0] mul_reg_616;
wire   [63:0] grp_pow_generic_double_s_fu_283_ap_return;
reg   [63:0] tmp_19_reg_626;
reg   [63:0] conv2_reg_631;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state23_pp0_stage10_iter1;
wire    ap_block_state35_pp0_stage10_iter2;
wire    ap_block_state47_pp0_stage10_iter3;
wire    ap_block_state59_pp0_stage10_iter4;
wire    ap_block_state71_pp0_stage10_iter5;
wire    ap_block_state83_pp0_stage10_iter6;
wire    ap_block_state95_pp0_stage10_iter7;
wire    ap_block_state107_pp0_stage10_iter8;
wire    ap_block_pp0_stage10_11001;
reg   [63:0] tmp_20_reg_641;
wire    ap_block_pp0_stage11_11001;
reg   [63:0] conv4_reg_646;
reg   [63:0] tmp_s_reg_651;
reg   [63:0] conv3_reg_661;
reg   [63:0] tmp_17_reg_676;
reg   [63:0] conv8_reg_681;
reg   [63:0] tmp_18_reg_686;
reg   [63:0] conv1_reg_691;
reg    ap_enable_reg_pp0_iter0_reg;
wire    grp_pow_generic_double_s_fu_283_ap_start;
wire    grp_pow_generic_double_s_fu_283_ap_done;
wire    grp_pow_generic_double_s_fu_283_ap_idle;
wire    grp_pow_generic_double_s_fu_283_ap_ready;
reg    grp_pow_generic_double_s_fu_283_ap_ce;
wire    grp_pow_generic_double_s_fu_283_ap_ext_blocking_n;
wire    grp_pow_generic_double_s_fu_283_ap_str_blocking_n;
wire    grp_pow_generic_double_s_fu_283_ap_int_blocking_n;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call20;
wire    ap_block_state13_pp0_stage0_iter1_ignore_call20;
wire    ap_block_state25_pp0_stage0_iter2_ignore_call20;
wire    ap_block_state37_pp0_stage0_iter3_ignore_call20;
wire    ap_block_state49_pp0_stage0_iter4_ignore_call20;
wire    ap_block_state61_pp0_stage0_iter5_ignore_call20;
wire    ap_block_state73_pp0_stage0_iter6_ignore_call20;
wire    ap_block_state85_pp0_stage0_iter7_ignore_call20;
wire    ap_block_state97_pp0_stage0_iter8_ignore_call20;
wire    ap_block_pp0_stage0_11001_ignoreCallOp209;
reg    ap_block_state2_pp0_stage1_iter0_ignore_call20;
wire    ap_block_state14_pp0_stage1_iter1_ignore_call20;
wire    ap_block_state26_pp0_stage1_iter2_ignore_call20;
wire    ap_block_state38_pp0_stage1_iter3_ignore_call20;
wire    ap_block_state50_pp0_stage1_iter4_ignore_call20;
wire    ap_block_state62_pp0_stage1_iter5_ignore_call20;
wire    ap_block_state74_pp0_stage1_iter6_ignore_call20;
wire    ap_block_state86_pp0_stage1_iter7_ignore_call20;
wire    ap_block_state98_pp0_stage1_iter8_ignore_call20;
reg    ap_block_pp0_stage1_11001_ignoreCallOp214;
reg    ap_block_state3_pp0_stage2_iter0_ignore_call20;
wire    ap_block_state15_pp0_stage2_iter1_ignore_call20;
wire    ap_block_state27_pp0_stage2_iter2_ignore_call20;
wire    ap_block_state39_pp0_stage2_iter3_ignore_call20;
wire    ap_block_state51_pp0_stage2_iter4_ignore_call20;
wire    ap_block_state63_pp0_stage2_iter5_ignore_call20;
wire    ap_block_state75_pp0_stage2_iter6_ignore_call20;
wire    ap_block_state87_pp0_stage2_iter7_ignore_call20;
wire    ap_block_state99_pp0_stage2_iter8_ignore_call20;
reg    ap_block_pp0_stage2_11001_ignoreCallOp218;
wire    ap_block_state4_pp0_stage3_iter0_ignore_call20;
wire    ap_block_state16_pp0_stage3_iter1_ignore_call20;
wire    ap_block_state28_pp0_stage3_iter2_ignore_call20;
wire    ap_block_state40_pp0_stage3_iter3_ignore_call20;
wire    ap_block_state52_pp0_stage3_iter4_ignore_call20;
wire    ap_block_state64_pp0_stage3_iter5_ignore_call20;
wire    ap_block_state76_pp0_stage3_iter6_ignore_call20;
wire    ap_block_state88_pp0_stage3_iter7_ignore_call20;
wire    ap_block_state100_pp0_stage3_iter8_ignore_call20;
wire    ap_block_pp0_stage3_11001_ignoreCallOp160;
wire    ap_block_state5_pp0_stage4_iter0_ignore_call20;
wire    ap_block_state17_pp0_stage4_iter1_ignore_call20;
wire    ap_block_state29_pp0_stage4_iter2_ignore_call20;
wire    ap_block_state41_pp0_stage4_iter3_ignore_call20;
wire    ap_block_state53_pp0_stage4_iter4_ignore_call20;
wire    ap_block_state65_pp0_stage4_iter5_ignore_call20;
wire    ap_block_state77_pp0_stage4_iter6_ignore_call20;
wire    ap_block_state89_pp0_stage4_iter7_ignore_call20;
wire    ap_block_state101_pp0_stage4_iter8_ignore_call20;
wire    ap_block_pp0_stage4_11001_ignoreCallOp164;
reg    ap_block_state6_pp0_stage5_iter0_ignore_call20;
wire    ap_block_state18_pp0_stage5_iter1_ignore_call20;
wire    ap_block_state30_pp0_stage5_iter2_ignore_call20;
wire    ap_block_state42_pp0_stage5_iter3_ignore_call20;
wire    ap_block_state54_pp0_stage5_iter4_ignore_call20;
wire    ap_block_state66_pp0_stage5_iter5_ignore_call20;
wire    ap_block_state78_pp0_stage5_iter6_ignore_call20;
wire    ap_block_state90_pp0_stage5_iter7_ignore_call20;
wire    ap_block_state102_pp0_stage5_iter8_ignore_call20;
reg    ap_block_pp0_stage5_11001_ignoreCallOp172;
reg    ap_block_state7_pp0_stage6_iter0_ignore_call20;
wire    ap_block_state19_pp0_stage6_iter1_ignore_call20;
wire    ap_block_state31_pp0_stage6_iter2_ignore_call20;
wire    ap_block_state43_pp0_stage6_iter3_ignore_call20;
wire    ap_block_state55_pp0_stage6_iter4_ignore_call20;
wire    ap_block_state67_pp0_stage6_iter5_ignore_call20;
wire    ap_block_state79_pp0_stage6_iter6_ignore_call20;
wire    ap_block_state91_pp0_stage6_iter7_ignore_call20;
wire    ap_block_state103_pp0_stage6_iter8_ignore_call20;
reg    ap_block_pp0_stage6_11001_ignoreCallOp179;
wire    ap_block_state8_pp0_stage7_iter0_ignore_call20;
wire    ap_block_state20_pp0_stage7_iter1_ignore_call20;
wire    ap_block_state32_pp0_stage7_iter2_ignore_call20;
wire    ap_block_state44_pp0_stage7_iter3_ignore_call20;
wire    ap_block_state56_pp0_stage7_iter4_ignore_call20;
wire    ap_block_state68_pp0_stage7_iter5_ignore_call20;
wire    ap_block_state80_pp0_stage7_iter6_ignore_call20;
wire    ap_block_state92_pp0_stage7_iter7_ignore_call20;
wire    ap_block_state104_pp0_stage7_iter8_ignore_call20;
wire    ap_block_pp0_stage7_11001_ignoreCallOp184;
wire    ap_block_state9_pp0_stage8_iter0_ignore_call20;
wire    ap_block_state21_pp0_stage8_iter1_ignore_call20;
wire    ap_block_state33_pp0_stage8_iter2_ignore_call20;
wire    ap_block_state45_pp0_stage8_iter3_ignore_call20;
wire    ap_block_state57_pp0_stage8_iter4_ignore_call20;
wire    ap_block_state69_pp0_stage8_iter5_ignore_call20;
wire    ap_block_state81_pp0_stage8_iter6_ignore_call20;
wire    ap_block_state93_pp0_stage8_iter7_ignore_call20;
wire    ap_block_state105_pp0_stage8_iter8_ignore_call20;
wire    ap_block_pp0_stage8_11001_ignoreCallOp189;
wire    ap_block_state10_pp0_stage9_iter0_ignore_call20;
wire    ap_block_state22_pp0_stage9_iter1_ignore_call20;
wire    ap_block_state34_pp0_stage9_iter2_ignore_call20;
wire    ap_block_state46_pp0_stage9_iter3_ignore_call20;
wire    ap_block_state58_pp0_stage9_iter4_ignore_call20;
wire    ap_block_state70_pp0_stage9_iter5_ignore_call20;
wire    ap_block_state82_pp0_stage9_iter6_ignore_call20;
wire    ap_block_state94_pp0_stage9_iter7_ignore_call20;
wire    ap_block_state106_pp0_stage9_iter8_ignore_call20;
wire    ap_block_pp0_stage9_11001_ignoreCallOp194;
wire    ap_block_state11_pp0_stage10_iter0_ignore_call20;
wire    ap_block_state23_pp0_stage10_iter1_ignore_call20;
wire    ap_block_state35_pp0_stage10_iter2_ignore_call20;
wire    ap_block_state47_pp0_stage10_iter3_ignore_call20;
wire    ap_block_state59_pp0_stage10_iter4_ignore_call20;
wire    ap_block_state71_pp0_stage10_iter5_ignore_call20;
wire    ap_block_state83_pp0_stage10_iter6_ignore_call20;
wire    ap_block_state95_pp0_stage10_iter7_ignore_call20;
wire    ap_block_state107_pp0_stage10_iter8_ignore_call20;
wire    ap_block_pp0_stage10_11001_ignoreCallOp199;
wire    ap_block_state12_pp0_stage11_iter0_ignore_call20;
wire    ap_block_state24_pp0_stage11_iter1_ignore_call20;
wire    ap_block_state36_pp0_stage11_iter2_ignore_call20;
wire    ap_block_state48_pp0_stage11_iter3_ignore_call20;
wire    ap_block_state60_pp0_stage11_iter4_ignore_call20;
wire    ap_block_state72_pp0_stage11_iter5_ignore_call20;
wire    ap_block_state84_pp0_stage11_iter6_ignore_call20;
wire    ap_block_state96_pp0_stage11_iter7_ignore_call20;
wire    ap_block_state108_pp0_stage11_iter8_ignore_call20;
wire    ap_block_pp0_stage11_11001_ignoreCallOp204;
reg   [31:0] ap_phi_reg_pp0_iter0_u_val_1_reg_235;
reg   [63:0] ap_phi_reg_pp0_iter0_cond_reg_247;
reg   [31:0] ap_phi_reg_pp0_iter0_z_val_1_reg_259;
reg   [31:0] ap_phi_reg_pp0_iter0_z_old_val_1_reg_271;
reg    grp_pow_generic_double_s_fu_283_ap_start_reg;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage11;
wire   [63:0] ii_22_cast_fu_397_p1;
reg   [31:0] norm_u_fu_92;
wire    ap_loop_init;
reg   [31:0] norm_z_fu_96;
reg   [31:0] norm_x_fu_100;
reg   [31:0] s_norm_fu_104;
reg   [31:0] r_norm_fu_108;
reg   [3:0] ii_fu_112;
reg   [3:0] ap_sig_allocacmp_ii_18;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage5_01001;
reg    ap_block_pp0_stage6_01001;
wire    ap_block_pp0_stage11_01001;
reg   [31:0] grp_fu_312_p0;
reg   [31:0] grp_fu_312_p1;
reg   [63:0] grp_fu_323_p0;
reg   [31:0] grp_fu_327_p0;
reg   [63:0] grp_fu_333_p0;
reg   [63:0] grp_fu_333_p1;
reg    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage7_00001;
reg    grp_fu_312_ce;
reg    grp_fu_319_ce;
reg    grp_fu_323_ce;
reg    grp_fu_327_ce;
reg    grp_fu_333_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [11:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to8;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
reg    ap_ext_blocking_sub_n;
reg    ap_wait_0;
reg    ap_sub_ext_blocking_0;
reg    ap_str_blocking_sub_n;
reg    ap_sub_str_blocking_0;
reg    ap_int_blocking_sub_n;
reg    ap_sub_int_blocking_0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage10_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage9_00001;
reg    ap_block_pp0_stage1_00001;
reg    ap_block_pp0_stage2_00001;
reg    ap_condition_1513;
reg    ap_condition_1519;
reg    ap_condition_523;
reg    ap_condition_1528;
reg    ap_condition_552;
reg    ap_condition_1537;
reg    ap_condition_1540;
reg    ap_condition_1545;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_pow_generic_double_s_fu_283_ap_start_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

krnl_bp_pow_generic_double_s grp_pow_generic_double_s_fu_283(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pow_generic_double_s_fu_283_ap_start),
    .ap_done(grp_pow_generic_double_s_fu_283_ap_done),
    .ap_idle(grp_pow_generic_double_s_fu_283_ap_idle),
    .ap_ready(grp_pow_generic_double_s_fu_283_ap_ready),
    .ap_ce(grp_pow_generic_double_s_fu_283_ap_ce),
    .base_r(reg_337),
    .ap_return(grp_pow_generic_double_s_fu_283_ap_return),
    .ap_ext_blocking_n(grp_pow_generic_double_s_fu_283_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_pow_generic_double_s_fu_283_ap_str_blocking_n),
    .ap_int_blocking_n(grp_pow_generic_double_s_fu_283_ap_int_blocking_n)
);

krnl_bp_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage11),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage11)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pow_generic_double_s_fu_283_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
            grp_pow_generic_double_s_fu_283_ap_start_reg <= 1'b1;
        end else if ((grp_pow_generic_double_s_fu_283_ap_ready == 1'b1)) begin
            grp_pow_generic_double_s_fu_283_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1519)) begin
            ap_phi_reg_pp0_iter0_cond_reg_247 <= 64'd0;
        end else if ((1'b1 == ap_condition_1513)) begin
            ap_phi_reg_pp0_iter0_cond_reg_247 <= grp_fu_646_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1528)) begin
            ap_phi_reg_pp0_iter0_u_val_1_reg_235 <= 32'd0;
        end else if ((1'b1 == ap_condition_523)) begin
            ap_phi_reg_pp0_iter0_u_val_1_reg_235 <= u_val_fu_410_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1537)) begin
            ap_phi_reg_pp0_iter0_z_old_val_1_reg_271 <= 32'd0;
        end else if ((1'b1 == ap_condition_552)) begin
            ap_phi_reg_pp0_iter0_z_old_val_1_reg_271 <= z_old_val_fu_414_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1545)) begin
            ap_phi_reg_pp0_iter0_z_val_1_reg_259 <= 32'd0;
        end else if ((1'b1 == ap_condition_1540)) begin
            ap_phi_reg_pp0_iter0_z_val_1_reg_259 <= grp_fu_640_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ii_fu_112 <= 4'd0;
    end else if (((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ii_fu_112 <= add_ln1045_reg_543;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        norm_u_fu_92 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        norm_u_fu_92 <= grp_fu_640_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        norm_x_fu_100 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        norm_x_fu_100 <= grp_fu_640_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        norm_z_fu_96 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        norm_z_fu_96 <= grp_fu_640_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        r_norm_fu_108 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        r_norm_fu_108 <= grp_fu_640_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        s_norm_fu_104 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        s_norm_fu_104 <= grp_fu_640_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1045_reg_543 <= add_ln1045_fu_391_p2;
        icmp_ln1045_reg_539 <= icmp_ln1045_fu_385_p2;
        icmp_ln1045_reg_539_pp0_iter1_reg <= icmp_ln1045_reg_539;
        icmp_ln1045_reg_539_pp0_iter2_reg <= icmp_ln1045_reg_539_pp0_iter1_reg;
        icmp_ln1045_reg_539_pp0_iter3_reg <= icmp_ln1045_reg_539_pp0_iter2_reg;
        icmp_ln1045_reg_539_pp0_iter4_reg <= icmp_ln1045_reg_539_pp0_iter3_reg;
        icmp_ln1045_reg_539_pp0_iter5_reg <= icmp_ln1045_reg_539_pp0_iter4_reg;
        icmp_ln1045_reg_539_pp0_iter6_reg <= icmp_ln1045_reg_539_pp0_iter5_reg;
        icmp_ln1045_reg_539_pp0_iter7_reg <= icmp_ln1045_reg_539_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_reg_691 <= grp_fu_646_p_dout0;
        tmp_18_reg_686 <= grp_pow_generic_double_s_fu_283_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv2_reg_631 <= grp_fu_646_p_dout0;
        tmp_19_reg_626 <= grp_pow_generic_double_s_fu_283_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv3_reg_661 <= grp_fu_646_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv4_reg_646 <= grp_fu_646_p_dout0;
        tmp_20_reg_641 <= grp_pow_generic_double_s_fu_283_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv8_reg_681 <= grp_fu_646_p_dout0;
        tmp_17_reg_676 <= grp_pow_generic_double_s_fu_283_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_reg_616 <= grp_fu_631_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_337 <= grp_fu_646_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_342 <= grp_fu_670_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_347 <= grp_fu_670_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sub2_reg_606 <= grp_fu_626_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sub_reg_611 <= grp_fu_626_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1045_fu_385_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_13_reg_553 <= grp_nbreadreq_fu_122_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_122_p3 == 1'd1) & (icmp_ln1045_fu_385_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_14_reg_557 <= grp_nbreadreq_fu_122_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1045_fu_385_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_15_reg_561 <= tmp_15_nbreadreq_fu_130_p3;
        tmp_16_reg_565 <= tmp_16_nbreadreq_fu_138_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_s_reg_651 <= grp_pow_generic_double_s_fu_283_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_val_reg_569 <= x_bram_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op147_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        z_copy_2_stream_read_reg_575 <= z_copy_2_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        z_val_1_reg_259 <= ap_phi_reg_pp0_iter0_z_val_1_reg_259;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_13_reg_553 == 1'd1))) begin
        z_val_reg_595 <= grp_fu_640_p_dout0;
    end
end

always @ (*) begin
    if (((icmp_ln1045_reg_539 == 1'd1) & (1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_condition_exit_pp0_iter0_stage11 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_ext_blocking_0) == 1'b1)) begin
        ap_ext_blocking_sub_n = 1'b0;
    end else begin
        ap_ext_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to8 = 1'b1;
    end else begin
        ap_idle_pp0_1to8 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_int_blocking_0) == 1'b1)) begin
        ap_int_blocking_sub_n = 1'b0;
    end else begin
        ap_int_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_ii_18 = 4'd0;
    end else begin
        ap_sig_allocacmp_ii_18 = ii_fu_112;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_str_blocking_0) == 1'b1)) begin
        ap_str_blocking_sub_n = 1'b0;
    end else begin
        ap_str_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((grp_pow_generic_double_s_fu_283_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_0 = 1'b1;
    end else begin
        ap_sub_ext_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_pow_generic_double_s_fu_283_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_0 = 1'b1;
    end else begin
        ap_sub_int_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_pow_generic_double_s_fu_283_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_0 = 1'b1;
    end else begin
        ap_sub_str_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_pp0_stage9 == ap_CS_fsm)) begin
        ap_wait_0 = 1'b1;
    end else begin
        ap_wait_0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_312_ce = 1'b1;
    end else begin
        grp_fu_312_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_312_p0 = x_val_reg_569;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_312_p0 = ap_phi_reg_pp0_iter0_z_val_1_reg_259;
        end else begin
            grp_fu_312_p0 = 'bx;
        end
    end else begin
        grp_fu_312_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_312_p1 = z_val_1_reg_259;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_312_p1 = ap_phi_reg_pp0_iter0_z_old_val_1_reg_271;
        end else begin
            grp_fu_312_p1 = 'bx;
        end
    end else begin
        grp_fu_312_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_319_ce = 1'b1;
    end else begin
        grp_fu_319_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_323_ce = 1'b1;
    end else begin
        grp_fu_323_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_323_p0 = reg_347;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_323_p0 = reg_342;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_323_p0 = ap_phi_reg_pp0_iter0_cond_reg_247;
    end else begin
        grp_fu_323_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_327_ce = 1'b1;
    end else begin
        grp_fu_327_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_327_p0 = s_norm_fu_104;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_327_p0 = r_norm_fu_108;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_327_p0 = norm_z_fu_96;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_327_p0 = norm_u_fu_92;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_327_p0 = norm_x_fu_100;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_327_p0 = mul_reg_616;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_327_p0 = sub_reg_611;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_327_p0 = ap_phi_reg_pp0_iter0_z_val_1_reg_259;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_327_p0 = ap_phi_reg_pp0_iter0_u_val_1_reg_235;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_327_p0 = bitcast_ln1051_fu_406_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_327_p0 = x_bram_q0;
    end else begin
        grp_fu_327_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_333_ce = 1'b1;
    end else begin
        grp_fu_333_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_333_p0 = conv1_reg_691;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_333_p0 = conv8_reg_681;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_333_p0 = conv3_reg_661;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_333_p0 = conv4_reg_646;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_333_p0 = conv2_reg_631;
    end else begin
        grp_fu_333_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_333_p1 = tmp_18_reg_686;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_333_p1 = tmp_17_reg_676;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_333_p1 = tmp_s_reg_651;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_333_p1 = tmp_20_reg_641;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_333_p1 = tmp_19_reg_626;
    end else begin
        grp_fu_333_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp218) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp214) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp209) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp204) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp199) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp194) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp189) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp184) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp179) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp172) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp164) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp160) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_pow_generic_double_s_fu_283_ap_ce = 1'b1;
    end else begin
        grp_pow_generic_double_s_fu_283_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln1045_reg_539_pp0_iter7_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        norm_u_out_ap_vld = 1'b1;
    end else begin
        norm_u_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln1045_reg_539_pp0_iter7_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        norm_x_1_out_ap_vld = 1'b1;
    end else begin
        norm_x_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln1045_reg_539_pp0_iter7_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        norm_z_1_out_ap_vld = 1'b1;
    end else begin
        norm_z_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln1045_reg_539_pp0_iter7_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        r_norm_1_out_ap_vld = 1'b1;
    end else begin
        r_norm_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln1045_reg_539_pp0_iter7_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        s_norm_1_out_ap_vld = 1'b1;
    end else begin
        s_norm_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_15_reg_561 == 1'd1))) begin
        u_stream_i_blk_n = u_stream_empty_n;
    end else begin
        u_stream_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_15_reg_561 == 1'd1))) begin
        u_stream_o_blk_n = u_stream_full_n;
    end else begin
        u_stream_o_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op152_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        u_stream_read = 1'b1;
    end else begin
        u_stream_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op154_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        u_stream_write = 1'b1;
    end else begin
        u_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_bram_ce0 = 1'b1;
    end else begin
        x_bram_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_14_reg_557 == 1'd1) & (tmp_13_reg_553 == 1'd1))) begin
        z_copy_2_stream_i_blk_n = z_copy_2_stream_empty_n;
    end else begin
        z_copy_2_stream_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (tmp_13_reg_553 == 1'd1))) begin
        z_copy_2_stream_o_blk_n = z_copy_2_stream_full_n;
    end else begin
        z_copy_2_stream_o_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op147_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        z_copy_2_stream_read = 1'b1;
    end else begin
        z_copy_2_stream_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op175_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        z_copy_2_stream_write = 1'b1;
    end else begin
        z_copy_2_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_16_reg_565 == 1'd1))) begin
        z_old_stream_i_blk_n = z_old_stream_empty_n;
    end else begin
        z_old_stream_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_16_reg_565 == 1'd1))) begin
        z_old_stream_o_blk_n = z_old_stream_full_n;
    end else begin
        z_old_stream_o_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op168_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        z_old_stream_read = 1'b1;
    end else begin
        z_old_stream_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op170_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        z_old_stream_write = 1'b1;
    end else begin
        z_old_stream_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to8 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1045_fu_391_p2 = (ap_sig_allocacmp_ii_18 + 4'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp209 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001_ignoreCallOp199 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001_ignoreCallOp204 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_00001 = ((ap_predicate_op147_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (z_copy_2_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_predicate_op147_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (z_copy_2_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp214 = ((ap_predicate_op147_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (z_copy_2_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_predicate_op147_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (z_copy_2_stream_empty_n == 1'b0));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op154_write_state3 == 1'b1) & (u_stream_full_n == 1'b0)) | ((ap_predicate_op152_read_state3 == 1'b1) & (u_stream_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op154_write_state3 == 1'b1) & (u_stream_full_n == 1'b0)) | ((ap_predicate_op152_read_state3 == 1'b1) & (u_stream_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op154_write_state3 == 1'b1) & (u_stream_full_n == 1'b0)) | ((ap_predicate_op152_read_state3 == 1'b1) & (u_stream_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp218 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op154_write_state3 == 1'b1) & (u_stream_full_n == 1'b0)) | ((ap_predicate_op152_read_state3 == 1'b1) & (u_stream_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op154_write_state3 == 1'b1) & (u_stream_full_n == 1'b0)) | ((ap_predicate_op152_read_state3 == 1'b1) & (u_stream_empty_n == 1'b0))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp160 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp164 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op170_write_state6 == 1'b1) & (z_old_stream_full_n == 1'b0)) | ((ap_predicate_op168_read_state6 == 1'b1) & (z_old_stream_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op170_write_state6 == 1'b1) & (z_old_stream_full_n == 1'b0)) | ((ap_predicate_op168_read_state6 == 1'b1) & (z_old_stream_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp172 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op170_write_state6 == 1'b1) & (z_old_stream_full_n == 1'b0)) | ((ap_predicate_op168_read_state6 == 1'b1) & (z_old_stream_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op170_write_state6 == 1'b1) & (z_old_stream_full_n == 1'b0)) | ((ap_predicate_op168_read_state6 == 1'b1) & (z_old_stream_empty_n == 1'b0))));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op175_write_state7 == 1'b1) & (z_copy_2_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage6_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op175_write_state7 == 1'b1) & (z_copy_2_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op175_write_state7 == 1'b1) & (z_copy_2_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp179 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op175_write_state7 == 1'b1) & (z_copy_2_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op175_write_state7 == 1'b1) & (z_copy_2_stream_full_n == 1'b0));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001_ignoreCallOp184 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001_ignoreCallOp189 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001_ignoreCallOp194 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage3_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage4_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage5_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage5_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage6_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage6_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage7_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage7_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage8_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage8_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage9_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage9_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage10_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage10_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage11_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage11_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage5_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage6_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage7_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage8_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage9_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage10_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage11_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter2_ignore_call20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((ap_predicate_op147_read_state2 == 1'b1) & (z_copy_2_stream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_ignore_call20 = ((ap_predicate_op147_read_state2 == 1'b1) & (z_copy_2_stream_empty_n == 1'b0));
end

assign ap_block_state30_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage8_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage9_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage10_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage11_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter3_ignore_call20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = (((ap_predicate_op154_write_state3 == 1'b1) & (u_stream_full_n == 1'b0)) | ((ap_predicate_op152_read_state3 == 1'b1) & (u_stream_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0_ignore_call20 = (((ap_predicate_op154_write_state3 == 1'b1) & (u_stream_full_n == 1'b0)) | ((ap_predicate_op152_read_state3 == 1'b1) & (u_stream_empty_n == 1'b0)));
end

assign ap_block_state40_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage3_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage4_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage5_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage6_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage7_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage8_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage9_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage10_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage11_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage4_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage5_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage6_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage7_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage8_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage8_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage9_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage9_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage10_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage10_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage11_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage11_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage1_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage2_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage3_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage4_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage5_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage6_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage7_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage8_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage8_iter5_ignore_call20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = (((ap_predicate_op170_write_state6 == 1'b1) & (z_old_stream_full_n == 1'b0)) | ((ap_predicate_op168_read_state6 == 1'b1) & (z_old_stream_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0_ignore_call20 = (((ap_predicate_op170_write_state6 == 1'b1) & (z_old_stream_full_n == 1'b0)) | ((ap_predicate_op168_read_state6 == 1'b1) & (z_old_stream_empty_n == 1'b0)));
end

assign ap_block_state70_pp0_stage9_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage9_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage10_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage10_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage11_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage11_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage1_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage2_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage3_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage4_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage5_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage6_iter6_ignore_call20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = ((ap_predicate_op175_write_state7 == 1'b1) & (z_copy_2_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0_ignore_call20 = ((ap_predicate_op175_write_state7 == 1'b1) & (z_copy_2_stream_full_n == 1'b0));
end

assign ap_block_state80_pp0_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage7_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage8_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage8_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage9_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage9_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage10_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage10_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage11_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage11_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage0_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage1_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage2_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage3_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage4_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage5_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage5_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage6_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage6_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage7_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage7_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage8_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage8_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage9_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage9_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage10_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage10_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage11_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage11_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage0_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage1_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage2_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0_ignore_call20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1513 = ((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_14_reg_557 == 1'd1) & (tmp_13_reg_553 == 1'd1));
end

always @ (*) begin
    ap_condition_1519 = ((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_122_p3 == 1'd1) & (grp_nbreadreq_fu_122_p3 == 1'd0) & (icmp_ln1045_fu_385_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1528 = ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_15_nbreadreq_fu_130_p3 == 1'd0) & (icmp_ln1045_fu_385_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1537 = ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_16_nbreadreq_fu_138_p3 == 1'd0) & (icmp_ln1045_fu_385_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1540 = ((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_13_reg_553 == 1'd1));
end

always @ (*) begin
    ap_condition_1545 = ((1'b0 == ap_block_pp0_stage0_11001) & (grp_nbreadreq_fu_122_p3 == 1'd0) & (icmp_ln1045_fu_385_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_523 = ((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_15_reg_561 == 1'd1));
end

always @ (*) begin
    ap_condition_552 = ((icmp_ln1045_reg_539 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_16_reg_565 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ext_blocking_n = (ap_ext_blocking_sub_n & 1'b1);

assign ap_int_blocking_n = (ap_int_blocking_sub_n & 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage11;

always @ (*) begin
    ap_predicate_op147_read_state2 = ((icmp_ln1045_reg_539 == 1'd0) & (tmp_14_reg_557 == 1'd1) & (tmp_13_reg_553 == 1'd1));
end

always @ (*) begin
    ap_predicate_op152_read_state3 = ((icmp_ln1045_reg_539 == 1'd0) & (tmp_15_reg_561 == 1'd1));
end

always @ (*) begin
    ap_predicate_op154_write_state3 = ((icmp_ln1045_reg_539 == 1'd0) & (tmp_15_reg_561 == 1'd1));
end

always @ (*) begin
    ap_predicate_op168_read_state6 = ((icmp_ln1045_reg_539 == 1'd0) & (tmp_16_reg_565 == 1'd1));
end

always @ (*) begin
    ap_predicate_op170_write_state6 = ((icmp_ln1045_reg_539 == 1'd0) & (tmp_16_reg_565 == 1'd1));
end

always @ (*) begin
    ap_predicate_op175_write_state7 = ((icmp_ln1045_reg_539 == 1'd0) & (tmp_13_reg_553 == 1'd1));
end

assign ap_str_blocking_n = (ap_str_blocking_sub_n & 1'b1);

assign bitcast_ln1051_fu_406_p1 = z_copy_2_stream_read_reg_575;

assign grp_fu_626_p_ce = grp_fu_312_ce;

assign grp_fu_626_p_din0 = grp_fu_312_p0;

assign grp_fu_626_p_din1 = grp_fu_312_p1;

assign grp_fu_626_p_opcode = 2'd1;

assign grp_fu_631_p_ce = grp_fu_319_ce;

assign grp_fu_631_p_din0 = sub2_reg_606;

assign grp_fu_631_p_din1 = sub1;

assign grp_fu_640_p_ce = grp_fu_323_ce;

assign grp_fu_640_p_din0 = grp_fu_323_p0;

assign grp_fu_646_p_ce = grp_fu_327_ce;

assign grp_fu_646_p_din0 = grp_fu_327_p0;

assign grp_fu_670_p_ce = grp_fu_333_ce;

assign grp_fu_670_p_din0 = grp_fu_333_p0;

assign grp_fu_670_p_din1 = grp_fu_333_p1;

assign grp_fu_670_p_opcode = 2'd0;

assign grp_nbreadreq_fu_122_p3 = z_copy_2_stream_empty_n;

assign grp_pow_generic_double_s_fu_283_ap_start = grp_pow_generic_double_s_fu_283_ap_start_reg;

assign icmp_ln1045_fu_385_p2 = ((ap_sig_allocacmp_ii_18 == 4'd8) ? 1'b1 : 1'b0);

assign ii_22_cast_fu_397_p1 = ap_sig_allocacmp_ii_18;

assign norm_u_out = norm_u_fu_92;

assign norm_x_1_out = norm_x_fu_100;

assign norm_z_1_out = norm_z_fu_96;

assign r_norm_1_out = r_norm_fu_108;

assign s_norm_1_out = s_norm_fu_104;

assign tmp_15_nbreadreq_fu_130_p3 = u_stream_empty_n;

assign tmp_16_nbreadreq_fu_138_p3 = z_old_stream_empty_n;

assign u_stream_din = u_stream_dout;

assign u_val_fu_410_p1 = u_stream_dout;

assign x_bram_address0 = ii_22_cast_fu_397_p1;

assign z_copy_2_stream_din = z_val_reg_595;

assign z_old_stream_din = z_old_stream_dout;

assign z_old_val_fu_414_p1 = z_old_stream_dout;

endmodule //krnl_bp_krnl_bp_Pipeline_VITIS_LOOP_1045_3
