<profile>

<ReportVersion>
<Version>2022.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu55c-fsvh2892-2L-e</Part>
<TopModelName>gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s</TopModelName>
<TargetClockPeriod>4.00</TargetClockPeriod>
<ClockUncertainty>1.08</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.882</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>10801</Best-caseLatency>
<Average-caseLatency>799785</Average-caseLatency>
<Worst-caseLatency>1588773</Worst-caseLatency>
<Best-caseRealTimeLatency>43.204 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>3.199 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>6.355 ms</Worst-caseRealTimeLatency>
<Interval-min>10801</Interval-min>
<Interval-max>1588773</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_424_1>
<Slack>2.92</Slack>
<TripCount>2</TripCount>
<Latency>
<range>
<min>3078</min>
<max>792064</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>12312</min>
<max>3168256</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1539</min>
<max>396032</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_424_1>
<VITIS_LOOP_424_1>
<Slack>2.92</Slack>
<TripCount>2</TripCount>
<Latency>
<range>
<min>3078</min>
<max>792064</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>12312</min>
<max>3168256</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>1539</min>
<max>396032</max>
</range>
</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_424_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<DSP>1</DSP>
<FF>57849</FF>
<LUT>129685</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>4032</BRAM_18K>
<DSP>9024</DSP>
<FF>2607360</FF>
<LUT>1303680</LUT>
<URAM>960</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>gru_static&lt;ap_fixed&lt;8, 1, 5, 3, 0&gt;, ap_fixed&lt;8, 1, 5, 3, 0&gt;, config12&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>gru_static&lt;ap_fixed&lt;8, 1, 5, 3, 0&gt;, ap_fixed&lt;8, 1, 5, 3, 0&gt;, config12&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>gru_static&lt;ap_fixed&lt;8, 1, 5, 3, 0&gt;, ap_fixed&lt;8, 1, 5, 3, 0&gt;, config12&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>gru_static&lt;ap_fixed&lt;8, 1, 5, 3, 0&gt;, ap_fixed&lt;8, 1, 5, 3, 0&gt;, config12&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>gru_static&lt;ap_fixed&lt;8, 1, 5, 3, 0&gt;, ap_fixed&lt;8, 1, 5, 3, 0&gt;, config12&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>gru_static&lt;ap_fixed&lt;8, 1, 5, 3, 0&gt;, ap_fixed&lt;8, 1, 5, 3, 0&gt;, config12&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_read</name>
<Object>p_read</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4096</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>h_newstate_address0</name>
<Object>h_newstate</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>h_newstate_ce0</name>
<Object>h_newstate</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>h_newstate_we0</name>
<Object>h_newstate</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>h_newstate_d0</name>
<Object>h_newstate</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>w12_v1_address0</name>
<Object>w12_v1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>w12_v1_ce0</name>
<Object>w12_v1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>w12_v1_q0</name>
<Object>w12_v1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6144</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>w12_v2_address0</name>
<Object>w12_v2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>w12_v2_ce0</name>
<Object>w12_v2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>w12_v2_q0</name>
<Object>w12_v2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6144</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>wr12_v1_address0</name>
<Object>wr12_v1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>wr12_v1_ce0</name>
<Object>wr12_v1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>wr12_v1_q0</name>
<Object>wr12_v1</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6144</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>wr12_v2_address0</name>
<Object>wr12_v2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>wr12_v2_ce0</name>
<Object>wr12_v2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>wr12_v2_q0</name>
<Object>wr12_v2</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6144</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
