Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu Jul 10 13:05:41 2025
| Host         : AMR23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OptimizedLearningEngine_timing_summary_routed.rpt -pb OptimizedLearningEngine_timing_summary_routed.pb -rpx OptimizedLearningEngine_timing_summary_routed.rpx -warn_on_violation
| Design       : OptimizedLearningEngine
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.858        0.000                      0                  750        0.118        0.000                      0                  750        3.750        0.000                       0                   366  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              4.858        0.000                      0                  750        0.118        0.000                      0                  750        3.750        0.000                       0                   366  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysclk                      
(none)                      sysclk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        4.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 counter_sync/main_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDPE/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 1.091ns (21.510%)  route 3.981ns (78.490%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 14.592 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    counter_sync/CLK
    SLICE_X3Y8           FDRE                                         r  counter_sync/main_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     5.570 r  counter_sync/main_counter_reg[1]/Q
                         net (fo=93, routed)          2.960     8.529    counter_sync/main_counter_reg[3]_0[1]
    SLICE_X9Y4           LUT6 (Prop_lut6_I2_O)        0.124     8.653 r  counter_sync/data_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     8.653    counter_sync/data_reg[3]_i_4_n_0
    SLICE_X9Y4           MUXF7 (Prop_muxf7_I0_O)      0.212     8.865 r  counter_sync/data_reg_reg[3]_i_2/O
                         net (fo=1, routed)           1.021     9.887    counter_sync/data_reg_reg[3]_i_2_n_0
    SLICE_X7Y4           LUT5 (Prop_lut5_I0_O)        0.299    10.186 r  counter_sync/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.186    TDPE/D[3]
    SLICE_X7Y4           FDRE                                         r  TDPE/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.655    14.592    TDPE/CLK
    SLICE_X7Y4           FDRE                                         r  TDPE/data_reg_reg[3]/C
                         clock pessimism              0.458    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)        0.029    15.043    TDPE/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 counter_sync/main_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDPE/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.091ns (22.685%)  route 3.718ns (77.315%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 14.592 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    counter_sync/CLK
    SLICE_X3Y8           FDRE                                         r  counter_sync/main_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     5.570 r  counter_sync/main_counter_reg[1]/Q
                         net (fo=93, routed)          2.819     8.388    counter_sync/main_counter_reg[3]_0[1]
    SLICE_X9Y2           LUT6 (Prop_lut6_I2_O)        0.124     8.512 r  counter_sync/data_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     8.512    counter_sync/data_reg[5]_i_6_n_0
    SLICE_X9Y2           MUXF7 (Prop_muxf7_I0_O)      0.212     8.724 r  counter_sync/data_reg_reg[5]_i_3/O
                         net (fo=1, routed)           0.900     9.624    counter_sync/data_reg_reg[5]_i_3_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I2_O)        0.299     9.923 r  counter_sync/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.923    TDPE/D[5]
    SLICE_X6Y3           FDRE                                         r  TDPE/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.655    14.592    TDPE/CLK
    SLICE_X6Y3           FDRE                                         r  TDPE/data_reg_reg[5]/C
                         clock pessimism              0.458    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)        0.079    15.093    TDPE/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -9.923    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 LUT_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/mem_reg_0_15_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 2.007ns (47.624%)  route 2.207ns (52.376%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 14.592 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  LUT_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.570 f  LUT_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.300     6.869    weightAdder/NewW0_carry__2_0[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.154     7.023 r  weightAdder/NewW0_carry__0_i_6/O
                         net (fo=1, routed)           0.421     7.444    weightAdder/NewW0_carry__0_i_6_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.327     7.771 r  weightAdder/NewW0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    weightAdder/NewW0_carry__0_i_4_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.284 r  weightAdder/NewW0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.284    weightAdder/NewW0_carry__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.401 r  weightAdder/NewW0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.401    weightAdder/NewW0_carry__1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.518 r  weightAdder/NewW0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.518    weightAdder/NewW0_carry__2_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.841 r  weightAdder/NewW0_carry__3/O[1]
                         net (fo=2, routed)           0.487     9.328    RAM/mem_reg_0_15_12_17/DIC1
    SLICE_X2Y8           RAMD32                                       r  RAM/mem_reg_0_15_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.655    14.592    RAM/mem_reg_0_15_12_17/WCLK
    SLICE_X2Y8           RAMD32                                       r  RAM/mem_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism              0.458    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X2Y8           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.431    14.583    RAM/mem_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 LUT_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/mem_reg_0_15_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 1.890ns (46.117%)  route 2.208ns (53.883%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 14.592 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  LUT_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.570 f  LUT_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.300     6.869    weightAdder/NewW0_carry__2_0[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.154     7.023 r  weightAdder/NewW0_carry__0_i_6/O
                         net (fo=1, routed)           0.421     7.444    weightAdder/NewW0_carry__0_i_6_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.327     7.771 r  weightAdder/NewW0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    weightAdder/NewW0_carry__0_i_4_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.284 r  weightAdder/NewW0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.284    weightAdder/NewW0_carry__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.401 r  weightAdder/NewW0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.401    weightAdder/NewW0_carry__1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.724 r  weightAdder/NewW0_carry__2/O[1]
                         net (fo=2, routed)           0.488     9.212    RAM/mem_reg_0_15_12_17/DIA1
    SLICE_X2Y8           RAMD32                                       r  RAM/mem_reg_0_15_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.655    14.592    RAM/mem_reg_0_15_12_17/WCLK
    SLICE_X2Y8           RAMD32                                       r  RAM/mem_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.458    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X2Y8           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.440    14.574    RAM/mem_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 counter_sync/main_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDPE/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.091ns (23.655%)  route 3.521ns (76.345%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 14.592 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    counter_sync/CLK
    SLICE_X3Y8           FDRE                                         r  counter_sync/main_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     5.570 r  counter_sync/main_counter_reg[1]/Q
                         net (fo=93, routed)          2.659     8.228    counter_sync/main_counter_reg[3]_0[1]
    SLICE_X9Y1           LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  counter_sync/data_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     8.352    counter_sync/data_reg[6]_i_6_n_0
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I0_O)      0.212     8.564 r  counter_sync/data_reg_reg[6]_i_3/O
                         net (fo=1, routed)           0.863     9.427    counter_sync/data_reg_reg[6]_i_3_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I2_O)        0.299     9.726 r  counter_sync/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.726    TDPE/D[6]
    SLICE_X6Y3           FDRE                                         r  TDPE/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.655    14.592    TDPE/CLK
    SLICE_X6Y3           FDRE                                         r  TDPE/data_reg_reg[6]/C
                         clock pessimism              0.458    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)        0.079    15.093    TDPE/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 counter_sync/main_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDPE/data_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.096ns (24.124%)  route 3.447ns (75.876%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 14.592 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    counter_sync/CLK
    SLICE_X3Y8           FDRE                                         r  counter_sync/main_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     5.570 r  counter_sync/main_counter_reg[1]/Q
                         net (fo=93, routed)          2.505     8.075    counter_sync/main_counter_reg[3]_0[1]
    SLICE_X3Y0           LUT6 (Prop_lut6_I2_O)        0.124     8.199 r  counter_sync/data_reg[10]_i_5/O
                         net (fo=1, routed)           0.000     8.199    counter_sync/data_reg[10]_i_5_n_0
    SLICE_X3Y0           MUXF7 (Prop_muxf7_I1_O)      0.217     8.416 r  counter_sync/data_reg_reg[10]_i_2/O
                         net (fo=1, routed)           0.942     9.358    counter_sync/data_reg_reg[10]_i_2_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I0_O)        0.299     9.657 r  counter_sync/data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.657    TDPE/D[10]
    SLICE_X5Y3           FDRE                                         r  TDPE/data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.655    14.592    TDPE/CLK
    SLICE_X5Y3           FDRE                                         r  TDPE/data_reg_reg[10]/C
                         clock pessimism              0.458    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X5Y3           FDRE (Setup_fdre_C_D)        0.029    15.043    TDPE/data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 LUT_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/mem_reg_0_15_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 1.882ns (45.905%)  route 2.218ns (54.095%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 14.592 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  LUT_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.570 f  LUT_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.300     6.869    weightAdder/NewW0_carry__2_0[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.154     7.023 r  weightAdder/NewW0_carry__0_i_6/O
                         net (fo=1, routed)           0.421     7.444    weightAdder/NewW0_carry__0_i_6_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.327     7.771 r  weightAdder/NewW0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    weightAdder/NewW0_carry__0_i_4_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.284 r  weightAdder/NewW0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.284    weightAdder/NewW0_carry__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.401 r  weightAdder/NewW0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.401    weightAdder/NewW0_carry__1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.716 r  weightAdder/NewW0_carry__2/O[3]
                         net (fo=2, routed)           0.498     9.213    RAM/mem_reg_0_15_12_17/DIB1
    SLICE_X2Y8           RAMD32                                       r  RAM/mem_reg_0_15_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.655    14.592    RAM/mem_reg_0_15_12_17/WCLK
    SLICE_X2Y8           RAMD32                                       r  RAM/mem_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism              0.458    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X2Y8           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.411    14.603    RAM/mem_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 counter_sync/main_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDPE/data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.091ns (23.984%)  route 3.458ns (76.016%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 14.592 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    counter_sync/CLK
    SLICE_X3Y8           FDRE                                         r  counter_sync/main_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     5.570 r  counter_sync/main_counter_reg[1]/Q
                         net (fo=93, routed)          2.635     8.204    counter_sync/main_counter_reg[3]_0[1]
    SLICE_X8Y6           LUT6 (Prop_lut6_I2_O)        0.124     8.328 r  counter_sync/data_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     8.328    counter_sync/data_reg[0]_i_7_n_0
    SLICE_X8Y6           MUXF7 (Prop_muxf7_I1_O)      0.214     8.542 r  counter_sync/data_reg_reg[0]_i_3/O
                         net (fo=1, routed)           0.823     9.365    counter_sync/data_reg_reg[0]_i_3_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I2_O)        0.297     9.662 r  counter_sync/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.662    TDPE/D[0]
    SLICE_X6Y5           FDRE                                         r  TDPE/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.655    14.592    TDPE/CLK
    SLICE_X6Y5           FDRE                                         r  TDPE/data_reg_reg[0]/C
                         clock pessimism              0.458    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X6Y5           FDRE (Setup_fdre_C_D)        0.077    15.091    TDPE/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 LUT_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/mem_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.786ns (43.214%)  route 2.347ns (56.786%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 14.592 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  LUT_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.570 f  LUT_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.300     6.869    weightAdder/NewW0_carry__2_0[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.154     7.023 r  weightAdder/NewW0_carry__0_i_6/O
                         net (fo=1, routed)           0.421     7.444    weightAdder/NewW0_carry__0_i_6_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.327     7.771 r  weightAdder/NewW0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    weightAdder/NewW0_carry__0_i_4_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.284 r  weightAdder/NewW0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.284    weightAdder/NewW0_carry__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.401 r  weightAdder/NewW0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.401    weightAdder/NewW0_carry__1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.620 r  weightAdder/NewW0_carry__2/O[0]
                         net (fo=2, routed)           0.627     9.247    RAM/mem_reg_0_15_12_17/DIA0
    SLICE_X2Y8           RAMD32                                       r  RAM/mem_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.655    14.592    RAM/mem_reg_0_15_12_17/WCLK
    SLICE_X2Y8           RAMD32                                       r  RAM/mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.458    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X2Y8           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.332    14.682    RAM/mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 LUT_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/mem_reg_0_15_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.806ns (44.738%)  route 2.231ns (55.262%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 14.592 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  LUT_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.570 f  LUT_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.300     6.869    weightAdder/NewW0_carry__2_0[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.154     7.023 r  weightAdder/NewW0_carry__0_i_6/O
                         net (fo=1, routed)           0.421     7.444    weightAdder/NewW0_carry__0_i_6_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.327     7.771 r  weightAdder/NewW0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    weightAdder/NewW0_carry__0_i_4_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.284 r  weightAdder/NewW0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.284    weightAdder/NewW0_carry__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.401 r  weightAdder/NewW0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.401    weightAdder/NewW0_carry__1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.640 r  weightAdder/NewW0_carry__2/O[2]
                         net (fo=2, routed)           0.511     9.150    RAM/mem_reg_0_15_12_17/DIB0
    SLICE_X2Y8           RAMD32                                       r  RAM/mem_reg_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.655    14.592    RAM/mem_reg_0_15_12_17/WCLK
    SLICE_X2Y8           RAMD32                                       r  RAM/mem_reg_0_15_12_17/RAMB/CLK
                         clock pessimism              0.458    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X2Y8           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.362    14.652    RAM/mem_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  5.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 gen_shift_regs[11].Res_shift_reg/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_shift_regs[11].Res_shift_reg/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.624     1.549    gen_shift_regs[11].Res_shift_reg/CLK
    SLICE_X7Y2           FDRE                                         r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.690 r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.066     1.756    gen_shift_regs[11].Res_shift_reg/Q[7]
    SLICE_X6Y2           FDRE                                         r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.893     2.066    gen_shift_regs[11].Res_shift_reg/CLK
    SLICE_X6Y2           FDRE                                         r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[8]/C
                         clock pessimism             -0.505     1.562    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.076     1.638    gen_shift_regs[11].Res_shift_reg/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 gen_shift_regs[0].Res_shift_reg/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_shift_regs[0].Res_shift_reg/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.796%)  route 0.126ns (47.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.594     1.519    gen_shift_regs[0].Res_shift_reg/CLK
    SLICE_X11Y4          FDRE                                         r  gen_shift_regs[0].Res_shift_reg/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  gen_shift_regs[0].Res_shift_reg/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.126     1.786    gen_shift_regs[0].Res_shift_reg/Q[3]
    SLICE_X9Y3           FDRE                                         r  gen_shift_regs[0].Res_shift_reg/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.863     2.036    gen_shift_regs[0].Res_shift_reg/CLK
    SLICE_X9Y3           FDRE                                         r  gen_shift_regs[0].Res_shift_reg/shift_reg_reg[4]/C
                         clock pessimism             -0.482     1.555    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.070     1.625    gen_shift_regs[0].Res_shift_reg/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 gen_shift_regs[2].Res_shift_reg/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_shift_regs[2].Res_shift_reg/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.187%)  route 0.119ns (45.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.594     1.519    gen_shift_regs[2].Res_shift_reg/CLK
    SLICE_X11Y3          FDRE                                         r  gen_shift_regs[2].Res_shift_reg/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  gen_shift_regs[2].Res_shift_reg/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.119     1.779    gen_shift_regs[2].Res_shift_reg/Q[4]
    SLICE_X10Y2          FDRE                                         r  gen_shift_regs[2].Res_shift_reg/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.864     2.037    gen_shift_regs[2].Res_shift_reg/CLK
    SLICE_X10Y2          FDRE                                         r  gen_shift_regs[2].Res_shift_reg/shift_reg_reg[5]/C
                         clock pessimism             -0.502     1.536    
    SLICE_X10Y2          FDRE (Hold_fdre_C_D)         0.076     1.612    gen_shift_regs[2].Res_shift_reg/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 gen_shift_regs[9].Res_shift_reg/shift_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_shift_regs[9].Res_shift_reg/shift_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.624     1.549    gen_shift_regs[9].Res_shift_reg/CLK
    SLICE_X3Y1           FDRE                                         r  gen_shift_regs[9].Res_shift_reg/shift_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.690 r  gen_shift_regs[9].Res_shift_reg/shift_reg_reg[11]/Q
                         net (fo=2, routed)           0.121     1.811    gen_shift_regs[9].Res_shift_reg/Q[11]
    SLICE_X3Y2           FDRE                                         r  gen_shift_regs[9].Res_shift_reg/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.894     2.067    gen_shift_regs[9].Res_shift_reg/CLK
    SLICE_X3Y2           FDRE                                         r  gen_shift_regs[9].Res_shift_reg/shift_reg_reg[12]/C
                         clock pessimism             -0.503     1.565    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.078     1.643    gen_shift_regs[9].Res_shift_reg/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 gen_shift_regs[6].Res_shift_reg/shift_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_shift_regs[6].Res_shift_reg/shift_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.623     1.548    gen_shift_regs[6].Res_shift_reg/CLK
    SLICE_X1Y3           FDRE                                         r  gen_shift_regs[6].Res_shift_reg/shift_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.689 r  gen_shift_regs[6].Res_shift_reg/shift_reg_reg[14]/Q
                         net (fo=2, routed)           0.124     1.813    gen_shift_regs[6].Res_shift_reg/Q[14]
    SLICE_X1Y4           FDRE                                         r  gen_shift_regs[6].Res_shift_reg/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.893     2.066    gen_shift_regs[6].Res_shift_reg/CLK
    SLICE_X1Y4           FDRE                                         r  gen_shift_regs[6].Res_shift_reg/shift_reg_reg[15]/C
                         clock pessimism             -0.503     1.564    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.076     1.640    gen_shift_regs[6].Res_shift_reg/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 gen_shift_regs[15].Res_shift_reg/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_shift_regs[15].Res_shift_reg/shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.116%)  route 0.124ns (46.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.624     1.549    gen_shift_regs[15].Res_shift_reg/CLK
    SLICE_X5Y2           FDRE                                         r  gen_shift_regs[15].Res_shift_reg/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.690 r  gen_shift_regs[15].Res_shift_reg/shift_reg_reg[9]/Q
                         net (fo=2, routed)           0.124     1.814    gen_shift_regs[15].Res_shift_reg/Q[9]
    SLICE_X5Y0           FDRE                                         r  gen_shift_regs[15].Res_shift_reg/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.893     2.066    gen_shift_regs[15].Res_shift_reg/CLK
    SLICE_X5Y0           FDRE                                         r  gen_shift_regs[15].Res_shift_reg/shift_reg_reg[10]/C
                         clock pessimism             -0.502     1.565    
    SLICE_X5Y0           FDRE (Hold_fdre_C_D)         0.076     1.641    gen_shift_regs[15].Res_shift_reg/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 gen_shift_regs[0].Res_shift_reg/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_shift_regs[0].Res_shift_reg/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.594     1.519    gen_shift_regs[0].Res_shift_reg/CLK
    SLICE_X11Y5          FDRE                                         r  gen_shift_regs[0].Res_shift_reg/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  gen_shift_regs[0].Res_shift_reg/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.121     1.781    gen_shift_regs[0].Res_shift_reg/Q[2]
    SLICE_X11Y4          FDRE                                         r  gen_shift_regs[0].Res_shift_reg/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.863     2.036    gen_shift_regs[0].Res_shift_reg/CLK
    SLICE_X11Y4          FDRE                                         r  gen_shift_regs[0].Res_shift_reg/shift_reg_reg[3]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X11Y4          FDRE (Hold_fdre_C_D)         0.070     1.605    gen_shift_regs[0].Res_shift_reg/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 RAM/Data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.623     1.548    RAM/CLK
    SLICE_X2Y5           FDRE                                         r  RAM/Data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.712 r  RAM/Data_out_reg[3]/Q
                         net (fo=1, routed)           0.101     1.813    Data_out[3]
    SLICE_X1Y5           FDRE                                         r  Data_out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.893     2.066    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  Data_out_reg_reg[3]/C
                         clock pessimism             -0.503     1.564    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.071     1.635    Data_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 gen_shift_regs[11].Res_shift_reg/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_shift_regs[11].Res_shift_reg/shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.599%)  route 0.107ns (39.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.624     1.549    gen_shift_regs[11].Res_shift_reg/CLK
    SLICE_X6Y1           FDRE                                         r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     1.713 r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[9]/Q
                         net (fo=2, routed)           0.107     1.819    gen_shift_regs[11].Res_shift_reg/Q[9]
    SLICE_X4Y0           FDRE                                         r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.893     2.066    gen_shift_regs[11].Res_shift_reg/CLK
    SLICE_X4Y0           FDRE                                         r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[10]/C
                         clock pessimism             -0.502     1.565    
    SLICE_X4Y0           FDRE (Hold_fdre_C_D)         0.076     1.641    gen_shift_regs[11].Res_shift_reg/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RAM/Data_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_out_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.622     1.547    RAM/CLK
    SLICE_X2Y8           FDRE                                         r  RAM/Data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164     1.711 r  RAM/Data_out_reg[15]/Q
                         net (fo=1, routed)           0.101     1.812    Data_out[15]
    SLICE_X1Y8           FDRE                                         r  Data_out_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.892     2.065    clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  Data_out_reg_reg[15]/C
                         clock pessimism             -0.503     1.563    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.070     1.633    Data_out_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y5     Data_out_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y7     Data_out_reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y7     Data_out_reg_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y8     Data_out_reg_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y8     Data_out_reg_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y8     Data_out_reg_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y8     Data_out_reg_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y8     Data_out_reg_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y9     Data_out_reg_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y5     RAM/mem_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysclk
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LUT_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.576ns  (logic 4.818ns (56.183%)  route 3.758ns (43.817%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  LUT_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.570 f  LUT_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.300     6.869    weightAdder/NewW0_carry__2_0[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.154     7.023 r  weightAdder/NewW0_carry__0_i_6/O
                         net (fo=1, routed)           0.421     7.444    weightAdder/NewW0_carry__0_i_6_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.327     7.771 r  weightAdder/NewW0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    weightAdder/NewW0_carry__0_i_4_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.284 r  weightAdder/NewW0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.284    weightAdder/NewW0_carry__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.401 r  weightAdder/NewW0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.401    weightAdder/NewW0_carry__1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.518 r  weightAdder/NewW0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.518    weightAdder/NewW0_carry__2_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.841 r  weightAdder/NewW0_carry__3/O[1]
                         net (fo=2, routed)           2.038    10.878    Data_In_OBUF[17]
    AB4                  OBUF (Prop_obuf_I_O)         2.811    13.690 r  Data_In_OBUF[17]_inst/O
                         net (fo=0)                   0.000    13.690    Data_In[17]
    AB4                                                               r  Data_In[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LUT_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.327ns  (logic 4.717ns (56.644%)  route 3.610ns (43.356%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  LUT_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.570 f  LUT_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.300     6.869    weightAdder/NewW0_carry__2_0[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.154     7.023 r  weightAdder/NewW0_carry__0_i_6/O
                         net (fo=1, routed)           0.421     7.444    weightAdder/NewW0_carry__0_i_6_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.327     7.771 r  weightAdder/NewW0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    weightAdder/NewW0_carry__0_i_4_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.284 r  weightAdder/NewW0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.284    weightAdder/NewW0_carry__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.401 r  weightAdder/NewW0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.401    weightAdder/NewW0_carry__1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.518 r  weightAdder/NewW0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.518    weightAdder/NewW0_carry__2_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.737 r  weightAdder/NewW0_carry__3/O[0]
                         net (fo=2, routed)           1.890    10.627    Data_In_OBUF[16]
    AB7                  OBUF (Prop_obuf_I_O)         2.814    13.441 r  Data_In_OBUF[16]_inst/O
                         net (fo=0)                   0.000    13.441    Data_In[16]
    AB7                                                               r  Data_In[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LUT_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.318ns  (logic 4.699ns (56.495%)  route 3.619ns (43.505%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  LUT_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.570 f  LUT_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.300     6.869    weightAdder/NewW0_carry__2_0[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.154     7.023 r  weightAdder/NewW0_carry__0_i_6/O
                         net (fo=1, routed)           0.421     7.444    weightAdder/NewW0_carry__0_i_6_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.327     7.771 r  weightAdder/NewW0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    weightAdder/NewW0_carry__0_i_4_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.284 r  weightAdder/NewW0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.284    weightAdder/NewW0_carry__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.401 r  weightAdder/NewW0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.401    weightAdder/NewW0_carry__1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.716 r  weightAdder/NewW0_carry__2/O[3]
                         net (fo=2, routed)           1.899    10.614    Data_In_OBUF[15]
    AB6                  OBUF (Prop_obuf_I_O)         2.817    13.432 r  Data_In_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.432    Data_In[15]
    AB6                                                               r  Data_In[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LUT_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.294ns  (logic 4.699ns (56.652%)  route 3.595ns (43.348%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  LUT_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.570 f  LUT_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.300     6.869    weightAdder/NewW0_carry__2_0[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.154     7.023 r  weightAdder/NewW0_carry__0_i_6/O
                         net (fo=1, routed)           0.421     7.444    weightAdder/NewW0_carry__0_i_6_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.327     7.771 r  weightAdder/NewW0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    weightAdder/NewW0_carry__0_i_4_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.284 r  weightAdder/NewW0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.284    weightAdder/NewW0_carry__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.401 r  weightAdder/NewW0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.401    weightAdder/NewW0_carry__1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.724 r  weightAdder/NewW0_carry__2/O[1]
                         net (fo=2, routed)           1.875    10.599    Data_In_OBUF[13]
    AA4                  OBUF (Prop_obuf_I_O)         2.809    13.407 r  Data_In_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.407    Data_In[13]
    AA4                                                               r  Data_In[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LUT_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.183ns  (logic 4.590ns (56.098%)  route 3.592ns (43.902%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  LUT_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.570 f  LUT_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.300     6.869    weightAdder/NewW0_carry__2_0[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.154     7.023 r  weightAdder/NewW0_carry__0_i_6/O
                         net (fo=1, routed)           0.421     7.444    weightAdder/NewW0_carry__0_i_6_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.327     7.771 r  weightAdder/NewW0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    weightAdder/NewW0_carry__0_i_4_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.284 r  weightAdder/NewW0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.284    weightAdder/NewW0_carry__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.401 r  weightAdder/NewW0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.401    weightAdder/NewW0_carry__1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.640 r  weightAdder/NewW0_carry__2/O[2]
                         net (fo=2, routed)           1.872    10.512    Data_In_OBUF[14]
    Y4                   OBUF (Prop_obuf_I_O)         2.784    13.296 r  Data_In_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.296    Data_In[14]
    Y4                                                                r  Data_In[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LUT_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.179ns  (logic 4.576ns (55.943%)  route 3.603ns (44.057%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  LUT_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.570 f  LUT_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.300     6.869    weightAdder/NewW0_carry__2_0[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.154     7.023 r  weightAdder/NewW0_carry__0_i_6/O
                         net (fo=1, routed)           0.421     7.444    weightAdder/NewW0_carry__0_i_6_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.327     7.771 r  weightAdder/NewW0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    weightAdder/NewW0_carry__0_i_4_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.284 r  weightAdder/NewW0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.284    weightAdder/NewW0_carry__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.401 r  weightAdder/NewW0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.401    weightAdder/NewW0_carry__1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.620 r  weightAdder/NewW0_carry__2/O[0]
                         net (fo=2, routed)           1.883    10.503    Data_In_OBUF[12]
    R6                   OBUF (Prop_obuf_I_O)         2.790    13.293 r  Data_In_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.293    Data_In[12]
    R6                                                                r  Data_In[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LUT_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.129ns  (logic 4.525ns (55.664%)  route 3.604ns (44.336%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  LUT_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.570 f  LUT_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.300     6.869    weightAdder/NewW0_carry__2_0[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.154     7.023 r  weightAdder/NewW0_carry__0_i_6/O
                         net (fo=1, routed)           0.421     7.444    weightAdder/NewW0_carry__0_i_6_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.327     7.771 r  weightAdder/NewW0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    weightAdder/NewW0_carry__0_i_4_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.284 r  weightAdder/NewW0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.284    weightAdder/NewW0_carry__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.599 r  weightAdder/NewW0_carry__1/O[3]
                         net (fo=2, routed)           1.884    10.482    Data_In_OBUF[11]
    T6                   OBUF (Prop_obuf_I_O)         2.760    13.242 r  Data_In_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.242    Data_In[11]
    T6                                                                r  Data_In[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LUT_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.091ns  (logic 4.543ns (56.149%)  route 3.548ns (43.851%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  LUT_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.570 f  LUT_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.300     6.869    weightAdder/NewW0_carry__2_0[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.154     7.023 r  weightAdder/NewW0_carry__0_i_6/O
                         net (fo=1, routed)           0.421     7.444    weightAdder/NewW0_carry__0_i_6_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.327     7.771 r  weightAdder/NewW0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    weightAdder/NewW0_carry__0_i_4_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.284 r  weightAdder/NewW0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.284    weightAdder/NewW0_carry__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.607 r  weightAdder/NewW0_carry__1/O[1]
                         net (fo=2, routed)           1.828    10.435    Data_In_OBUF[9]
    U4                   OBUF (Prop_obuf_I_O)         2.770    13.205 r  Data_In_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.205    Data_In[9]
    U4                                                                r  Data_In[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LUT_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.933ns  (logic 4.481ns (56.481%)  route 3.453ns (43.519%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  LUT_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.570 f  LUT_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.300     6.869    weightAdder/NewW0_carry__2_0[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.154     7.023 r  weightAdder/NewW0_carry__0_i_6/O
                         net (fo=1, routed)           0.421     7.444    weightAdder/NewW0_carry__0_i_6_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.327     7.771 r  weightAdder/NewW0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    weightAdder/NewW0_carry__0_i_4_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.284 r  weightAdder/NewW0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.284    weightAdder/NewW0_carry__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.523 r  weightAdder/NewW0_carry__1/O[2]
                         net (fo=2, routed)           1.732    10.255    Data_In_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         2.792    13.047 r  Data_In_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.047    Data_In[10]
    T4                                                                r  Data_In[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LUT_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.859ns  (logic 4.423ns (56.280%)  route 3.436ns (43.720%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.834     5.114    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  LUT_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.570 f  LUT_out_reg_reg[1]/Q
                         net (fo=5, routed)           1.300     6.869    weightAdder/NewW0_carry__2_0[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.154     7.023 r  weightAdder/NewW0_carry__0_i_6/O
                         net (fo=1, routed)           0.421     7.444    weightAdder/NewW0_carry__0_i_6_n_0
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.327     7.771 r  weightAdder/NewW0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.771    weightAdder/NewW0_carry__0_i_4_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.284 r  weightAdder/NewW0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.284    weightAdder/NewW0_carry__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.503 r  weightAdder/NewW0_carry__1/O[0]
                         net (fo=2, routed)           1.716    10.219    Data_In_OBUF[8]
    V5                   OBUF (Prop_obuf_I_O)         2.754    12.973 r  Data_In_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.973    Data_In[8]
    V5                                                                r  Data_In[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LUT_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.422ns (77.416%)  route 0.415ns (22.584%))
  Logic Levels:           3  (CARRY4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.623     1.548    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  LUT_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.689 r  LUT_out_reg_reg[2]/Q
                         net (fo=4, routed)           0.075     1.764    weightAdder/NewW0_carry__2_0[2]
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  weightAdder/NewW0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.809    weightAdder/NewW0_carry_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.873 r  weightAdder/NewW0_carry/O[3]
                         net (fo=2, routed)           0.339     2.212    Data_In_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         1.172     3.384 r  Data_In_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.384    Data_In[3]
    W7                                                                r  Data_In[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LUT_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.429ns (76.071%)  route 0.450ns (23.929%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.623     1.548    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  LUT_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.689 r  LUT_out_reg_reg[2]/Q
                         net (fo=4, routed)           0.077     1.766    weightAdder/NewW0_carry__2_0[2]
    SLICE_X0Y5           LUT5 (Prop_lut5_I2_O)        0.045     1.811 r  weightAdder/NewW0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.811    weightAdder/NewW0_carry_i_2_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.876 r  weightAdder/NewW0_carry/O[2]
                         net (fo=2, routed)           0.372     2.248    Data_In_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         1.178     3.427 r  Data_In_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.427    Data_In[2]
    W6                                                                r  Data_In[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LUT_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.521ns (80.135%)  route 0.377ns (19.865%))
  Logic Levels:           4  (CARRY4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.623     1.548    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  LUT_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.689 r  LUT_out_reg_reg[2]/Q
                         net (fo=4, routed)           0.075     1.764    weightAdder/NewW0_carry__2_0[2]
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  weightAdder/NewW0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.809    weightAdder/NewW0_carry_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.918 r  weightAdder/NewW0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.918    weightAdder/NewW0_carry_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.984 r  weightAdder/NewW0_carry__0/O[2]
                         net (fo=2, routed)           0.302     2.286    Data_In_OBUF[6]
    U6                   OBUF (Prop_obuf_I_O)         1.160     3.446 r  Data_In_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.446    Data_In[6]
    U6                                                                r  Data_In[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.471ns (76.640%)  route 0.448ns (23.360%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.623     1.548    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  Data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.164     1.712 r  Data_out_reg_reg[0]/Q
                         net (fo=2, routed)           0.067     1.779    weightAdder/Q[0]
    SLICE_X0Y5           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.908 r  weightAdder/NewW0_carry/O[1]
                         net (fo=2, routed)           0.381     2.289    Data_In_OBUF[1]
    W5                   OBUF (Prop_obuf_I_O)         1.178     3.468 r  Data_In_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.468    Data_In[1]
    W5                                                                r  Data_In[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LUT_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.411ns (73.015%)  route 0.521ns (26.985%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.623     1.548    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  LUT_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.689 r  LUT_out_reg_reg[0]/Q
                         net (fo=6, routed)           0.133     1.821    weightAdder/NewW0_carry__2_0[0]
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.045     1.866 r  weightAdder/NewW0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.866    weightAdder/NewW0_carry_i_4_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.936 r  weightAdder/NewW0_carry/O[0]
                         net (fo=2, routed)           0.389     2.325    Data_In_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.155     3.480 r  Data_In_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.480    Data_In[0]
    U7                                                                r  Data_In[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SF_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.421ns (72.904%)  route 0.528ns (27.096%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.623     1.548    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  SF_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.689 r  SF_reg_reg/Q
                         net (fo=17, routed)          0.183     1.872    weightAdder/SF_reg
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.045     1.917 r  weightAdder/NewW0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.917    weightAdder/NewW0_carry__0_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.981 r  weightAdder/NewW0_carry__0/O[3]
                         net (fo=2, routed)           0.345     2.326    Data_In_OBUF[7]
    V4                   OBUF (Prop_obuf_I_O)         1.171     3.496 r  Data_In_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.496    Data_In[7]
    V4                                                                r  Data_In[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.472ns (75.179%)  route 0.486ns (24.821%))
  Logic Levels:           3  (CARRY4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.622     1.547    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  Data_out_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Data_out_reg_reg[7]/Q
                         net (fo=2, routed)           0.122     1.810    weightAdder/Q[7]
    SLICE_X0Y6           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.927 r  weightAdder/NewW0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.927    weightAdder/NewW0_carry__0_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.980 r  weightAdder/NewW0_carry__1/O[0]
                         net (fo=2, routed)           0.364     2.344    Data_In_OBUF[8]
    V5                   OBUF (Prop_obuf_I_O)         1.161     3.504 r  Data_In_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.504    Data_In[8]
    V5                                                                r  Data_In[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.459ns (73.229%)  route 0.533ns (26.771%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.622     1.547    clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  Data_out_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Data_out_reg_reg[13]/Q
                         net (fo=2, routed)           0.103     1.791    weightAdder/Q[13]
    SLICE_X0Y8           LUT4 (Prop_lut4_I0_O)        0.045     1.836 r  weightAdder/NewW0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     1.836    weightAdder/NewW0_carry__2_i_3_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.902 r  weightAdder/NewW0_carry__2/O[1]
                         net (fo=2, routed)           0.430     2.332    Data_In_OBUF[13]
    AA4                  OBUF (Prop_obuf_I_O)         1.207     3.538 r  Data_In_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.538    Data_In[13]
    AA4                                                               r  Data_In[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.412ns (70.539%)  route 0.590ns (29.461%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.623     1.548    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  Data_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.689 r  Data_out_reg_reg[5]/Q
                         net (fo=2, routed)           0.151     1.840    weightAdder/Q[5]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.045     1.885 r  weightAdder/NewW0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.885    weightAdder/NewW0_carry__0_i_3_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.951 r  weightAdder/NewW0_carry__0/O[1]
                         net (fo=2, routed)           0.438     2.389    Data_In_OBUF[5]
    U5                   OBUF (Prop_obuf_I_O)         1.160     3.549 r  Data_In_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.549    Data_In[5]
    U5                                                                r  Data_In[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.515ns (75.226%)  route 0.499ns (24.774%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.622     1.547    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  Data_out_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.164     1.711 r  Data_out_reg_reg[12]/Q
                         net (fo=2, routed)           0.067     1.778    weightAdder/Q[12]
    SLICE_X0Y8           CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     1.942 r  weightAdder/NewW0_carry__2/O[2]
                         net (fo=2, routed)           0.432     2.374    Data_In_OBUF[14]
    Y4                   OBUF (Prop_obuf_I_O)         1.187     3.561 r  Data_In_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.561    Data_In[14]
    Y4                                                                r  Data_In[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysclk

Max Delay           391 Endpoints
Min Delay           391 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[0].Res_shift_reg/shift_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.637ns  (logic 0.953ns (16.906%)  route 4.684ns (83.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  rst_IBUF_inst/O
                         net (fo=342, routed)         4.684     5.637    gen_shift_regs[0].Res_shift_reg/SR[0]
    SLICE_X11Y4          FDRE                                         r  gen_shift_regs[0].Res_shift_reg/shift_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.578     4.515    gen_shift_regs[0].Res_shift_reg/CLK
    SLICE_X11Y4          FDRE                                         r  gen_shift_regs[0].Res_shift_reg/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[2].Res_shift_reg/shift_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.637ns  (logic 0.953ns (16.906%)  route 4.684ns (83.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  rst_IBUF_inst/O
                         net (fo=342, routed)         4.684     5.637    gen_shift_regs[2].Res_shift_reg/SR[0]
    SLICE_X11Y4          FDRE                                         r  gen_shift_regs[2].Res_shift_reg/shift_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.578     4.515    gen_shift_regs[2].Res_shift_reg/CLK
    SLICE_X11Y4          FDRE                                         r  gen_shift_regs[2].Res_shift_reg/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[3].Res_shift_reg/shift_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.637ns  (logic 0.953ns (16.906%)  route 4.684ns (83.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  rst_IBUF_inst/O
                         net (fo=342, routed)         4.684     5.637    gen_shift_regs[3].Res_shift_reg/SR[0]
    SLICE_X11Y4          FDRE                                         r  gen_shift_regs[3].Res_shift_reg/shift_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.578     4.515    gen_shift_regs[3].Res_shift_reg/CLK
    SLICE_X11Y4          FDRE                                         r  gen_shift_regs[3].Res_shift_reg/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[4].Res_shift_reg/shift_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.637ns  (logic 0.953ns (16.906%)  route 4.684ns (83.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  rst_IBUF_inst/O
                         net (fo=342, routed)         4.684     5.637    gen_shift_regs[4].Res_shift_reg/SR[0]
    SLICE_X10Y4          FDRE                                         r  gen_shift_regs[4].Res_shift_reg/shift_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.578     4.515    gen_shift_regs[4].Res_shift_reg/CLK
    SLICE_X10Y4          FDRE                                         r  gen_shift_regs[4].Res_shift_reg/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[5].Res_shift_reg/shift_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.637ns  (logic 0.953ns (16.906%)  route 4.684ns (83.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  rst_IBUF_inst/O
                         net (fo=342, routed)         4.684     5.637    gen_shift_regs[5].Res_shift_reg/SR[0]
    SLICE_X10Y4          FDRE                                         r  gen_shift_regs[5].Res_shift_reg/shift_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.578     4.515    gen_shift_regs[5].Res_shift_reg/CLK
    SLICE_X10Y4          FDRE                                         r  gen_shift_regs[5].Res_shift_reg/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[6].Res_shift_reg/shift_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.637ns  (logic 0.953ns (16.906%)  route 4.684ns (83.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  rst_IBUF_inst/O
                         net (fo=342, routed)         4.684     5.637    gen_shift_regs[6].Res_shift_reg/SR[0]
    SLICE_X10Y4          FDRE                                         r  gen_shift_regs[6].Res_shift_reg/shift_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.578     4.515    gen_shift_regs[6].Res_shift_reg/CLK
    SLICE_X10Y4          FDRE                                         r  gen_shift_regs[6].Res_shift_reg/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[7].Res_shift_reg/shift_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.637ns  (logic 0.953ns (16.906%)  route 4.684ns (83.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  rst_IBUF_inst/O
                         net (fo=342, routed)         4.684     5.637    gen_shift_regs[7].Res_shift_reg/SR[0]
    SLICE_X10Y4          FDRE                                         r  gen_shift_regs[7].Res_shift_reg/shift_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.578     4.515    gen_shift_regs[7].Res_shift_reg/CLK
    SLICE_X10Y4          FDRE                                         r  gen_shift_regs[7].Res_shift_reg/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[0].Res_shift_reg/shift_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.627ns  (logic 0.953ns (16.937%)  route 4.674ns (83.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  rst_IBUF_inst/O
                         net (fo=342, routed)         4.674     5.627    gen_shift_regs[0].Res_shift_reg/SR[0]
    SLICE_X9Y6           FDRE                                         r  gen_shift_regs[0].Res_shift_reg/shift_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.577     4.514    gen_shift_regs[0].Res_shift_reg/CLK
    SLICE_X9Y6           FDRE                                         r  gen_shift_regs[0].Res_shift_reg/shift_reg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[11].Res_shift_reg/shift_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.627ns  (logic 0.953ns (16.937%)  route 4.674ns (83.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  rst_IBUF_inst/O
                         net (fo=342, routed)         4.674     5.627    gen_shift_regs[11].Res_shift_reg/SR[0]
    SLICE_X8Y6           FDRE                                         r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.577     4.514    gen_shift_regs[11].Res_shift_reg/CLK
    SLICE_X8Y6           FDRE                                         r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[1].Res_shift_reg/shift_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.627ns  (logic 0.953ns (16.937%)  route 4.674ns (83.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U9                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  rst_IBUF_inst/O
                         net (fo=342, routed)         4.674     5.627    gen_shift_regs[1].Res_shift_reg/SR[0]
    SLICE_X9Y6           FDRE                                         r  gen_shift_regs[1].Res_shift_reg/shift_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.577     4.514    gen_shift_regs[1].Res_shift_reg/CLK
    SLICE_X9Y6           FDRE                                         r  gen_shift_regs[1].Res_shift_reg/shift_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Post_spike
                            (input port)
  Destination:            Post_shift_reg/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.195ns (26.996%)  route 0.526ns (73.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB5                                               0.000     0.000 r  Post_spike (IN)
                         net (fo=0)                   0.000     0.000    Post_spike
    AB5                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  Post_spike_IBUF_inst/O
                         net (fo=1, routed)           0.526     0.721    Post_shift_reg/D[0]
    SLICE_X6Y6           FDRE                                         r  Post_shift_reg/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.892     2.065    Post_shift_reg/CLK
    SLICE_X6Y6           FDRE                                         r  Post_shift_reg/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 Res_In[13]
                            (input port)
  Destination:            gen_shift_regs[13].Res_shift_reg/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.193ns (26.426%)  route 0.537ns (73.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  Res_In[13] (IN)
                         net (fo=0)                   0.000     0.000    Res_In[13]
    Y5                   IBUF (Prop_ibuf_I_O)         0.193     0.193 r  shift_reg_reg[0]_i_1__12/O
                         net (fo=1, routed)           0.537     0.730    gen_shift_regs[13].Res_shift_reg/D[0]
    SLICE_X5Y8           FDRE                                         r  gen_shift_regs[13].Res_shift_reg/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.891     2.064    gen_shift_regs[13].Res_shift_reg/CLK
    SLICE_X5Y8           FDRE                                         r  gen_shift_regs[13].Res_shift_reg/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 Res_In[12]
                            (input port)
  Destination:            gen_shift_regs[12].Res_shift_reg/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.215ns (29.082%)  route 0.525ns (70.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA7                                               0.000     0.000 r  Res_In[12] (IN)
                         net (fo=0)                   0.000     0.000    Res_In[12]
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  shift_reg_reg[0]_i_1__11/O
                         net (fo=1, routed)           0.525     0.740    gen_shift_regs[12].Res_shift_reg/D[0]
    SLICE_X5Y8           FDRE                                         r  gen_shift_regs[12].Res_shift_reg/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.891     2.064    gen_shift_regs[12].Res_shift_reg/CLK
    SLICE_X5Y8           FDRE                                         r  gen_shift_regs[12].Res_shift_reg/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 Res_In[14]
                            (input port)
  Destination:            gen_shift_regs[14].Res_shift_reg/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.198ns (25.178%)  route 0.589ns (74.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  Res_In[14] (IN)
                         net (fo=0)                   0.000     0.000    Res_In[14]
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  shift_reg_reg[0]_i_1__13/O
                         net (fo=1, routed)           0.589     0.787    gen_shift_regs[14].Res_shift_reg/D[0]
    SLICE_X4Y8           FDRE                                         r  gen_shift_regs[14].Res_shift_reg/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.891     2.064    gen_shift_regs[14].Res_shift_reg/CLK
    SLICE_X4Y8           FDRE                                         r  gen_shift_regs[14].Res_shift_reg/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 Res_In[11]
                            (input port)
  Destination:            gen_shift_regs[11].Res_shift_reg/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.208ns (25.744%)  route 0.601ns (74.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  Res_In[11] (IN)
                         net (fo=0)                   0.000     0.000    Res_In[11]
    AA6                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  shift_reg_reg[0]_i_1__10/O
                         net (fo=1, routed)           0.601     0.810    gen_shift_regs[11].Res_shift_reg/D[0]
    SLICE_X4Y6           FDRE                                         r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.892     2.065    gen_shift_regs[11].Res_shift_reg/CLK
    SLICE_X4Y6           FDRE                                         r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 Res_In[15]
                            (input port)
  Destination:            gen_shift_regs[15].Res_shift_reg/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.212ns (25.441%)  route 0.621ns (74.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  Res_In[15] (IN)
                         net (fo=0)                   0.000     0.000    Res_In[15]
    Y8                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  shift_reg_reg[0]_i_1__14/O
                         net (fo=1, routed)           0.621     0.833    gen_shift_regs[15].Res_shift_reg/D[0]
    SLICE_X4Y8           FDRE                                         r  gen_shift_regs[15].Res_shift_reg/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.891     2.064    gen_shift_regs[15].Res_shift_reg/CLK
    SLICE_X4Y8           FDRE                                         r  gen_shift_regs[15].Res_shift_reg/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 Res_In[0]
                            (input port)
  Destination:            gen_shift_regs[0].Res_shift_reg/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.232ns (27.309%)  route 0.618ns (72.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB1                                               0.000     0.000 r  Res_In[0] (IN)
                         net (fo=0)                   0.000     0.000    Res_In[0]
    AB1                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  shift_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.618     0.850    gen_shift_regs[0].Res_shift_reg/D[0]
    SLICE_X9Y8           FDRE                                         r  gen_shift_regs[0].Res_shift_reg/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.862     2.035    gen_shift_regs[0].Res_shift_reg/CLK
    SLICE_X9Y8           FDRE                                         r  gen_shift_regs[0].Res_shift_reg/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 Res_In[10]
                            (input port)
  Destination:            gen_shift_regs[10].Res_shift_reg/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.217ns (23.989%)  route 0.689ns (76.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  Res_In[10] (IN)
                         net (fo=0)                   0.000     0.000    Res_In[10]
    AB2                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  shift_reg_reg[0]_i_1__9/O
                         net (fo=1, routed)           0.689     0.906    gen_shift_regs[10].Res_shift_reg/D[0]
    SLICE_X0Y6           FDRE                                         r  gen_shift_regs[10].Res_shift_reg/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.893     2.066    gen_shift_regs[10].Res_shift_reg/CLK
    SLICE_X0Y6           FDRE                                         r  gen_shift_regs[10].Res_shift_reg/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 Res_In[9]
                            (input port)
  Destination:            gen_shift_regs[9].Res_shift_reg/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.257ns (25.630%)  route 0.747ns (74.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  Res_In[9] (IN)
                         net (fo=0)                   0.000     0.000    Res_In[9]
    AB12                 IBUF (Prop_ibuf_I_O)         0.257     0.257 r  shift_reg_reg[0]_i_1__8/O
                         net (fo=1, routed)           0.747     1.004    gen_shift_regs[9].Res_shift_reg/D[0]
    SLICE_X4Y8           FDRE                                         r  gen_shift_regs[9].Res_shift_reg/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.891     2.064    gen_shift_regs[9].Res_shift_reg/CLK
    SLICE_X4Y8           FDRE                                         r  gen_shift_regs[9].Res_shift_reg/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 Res_In[1]
                            (input port)
  Destination:            gen_shift_regs[1].Res_shift_reg/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.204ns (20.274%)  route 0.803ns (79.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  Res_In[1] (IN)
                         net (fo=0)                   0.000     0.000    Res_In[1]
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  shift_reg_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.803     1.007    gen_shift_regs[1].Res_shift_reg/D[0]
    SLICE_X9Y8           FDRE                                         r  gen_shift_regs[1].Res_shift_reg/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.862     2.035    gen_shift_regs[1].Res_shift_reg/CLK
    SLICE_X9Y8           FDRE                                         r  gen_shift_regs[1].Res_shift_reg/shift_reg_reg[0]/C





