// Seed: 2848145993
module module_0 ();
  wor  id_2;
  wire id_3;
  always id_1 = -1;
  wire id_4;
  if (-1'b0) begin : LABEL_0
    assign id_2 = -1 > 1 | id_1;
  end else assign id_2 = 1'b0;
  assign module_2.id_2 = 0;
endmodule
module module_1;
  reg id_2;
  module_0 modCall_1 ();
  assign id_1 = -1;
  always id_1 <= id_2;
  always begin : LABEL_0
    begin : LABEL_0
      #1 #1 @(id_1);
      id_1 <= id_1;
    end
  end
endmodule
module module_2;
  always id_1 = id_1;
  module_0 modCall_1 ();
  wand id_2;
  assign id_1 = 1;
  assign id_1 = id_2;
  assign id_1 = id_1.sum;
  assign id_1 = id_1;
endmodule
