{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746303243705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746303243706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  3 14:14:03 2025 " "Processing started: Sat May  3 14:14:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746303243706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1746303243706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off connect4_fsm -c connect4_fsm --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off connect4_fsm -c connect4_fsm --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1746303243706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1746303244218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1746303244218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect4_fsm.sv 2 1 " "Found 2 design units, including 1 entities, in source file connect4_fsm.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 connect4_tipos (SystemVerilog) " "Found design unit 1: connect4_tipos (SystemVerilog)" {  } { { "connect4_tipos.sv" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/FSM/connect4_tipos.sv" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746303253457 ""} { "Info" "ISGN_ENTITY_NAME" "1 connect4_fsm " "Found entity 1: connect4_fsm" {  } { { "connect4_fsm.sv" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/FSM/connect4_fsm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746303253457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746303253457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect4_tipos.sv 0 0 " "Found 0 design units, including 0 entities, in source file connect4_tipos.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746303253459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect4_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file connect4_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 connect4_counter " "Found entity 1: connect4_counter" {  } { { "connect4_counter.sv" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/FSM/connect4_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746303253460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746303253460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect4_counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file connect4_counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 connect4_counter_tb " "Found entity 1: connect4_counter_tb" {  } { { "connect4_counter_tb.sv" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/FSM/connect4_counter_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746303253462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746303253462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_3bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_3bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_3bit " "Found entity 1: lfsr_3bit" {  } { { "lfsr_3bit.sv" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/FSM/lfsr_3bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746303253464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746303253464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "connect4_counter " "Elaborating entity \"connect4_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1746303253501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 connect4_counter.sv(17) " "Verilog HDL assignment warning at connect4_counter.sv(17): truncated value with size 32 to match size of target (29)" {  } { { "connect4_counter.sv" "" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/FSM/connect4_counter.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1746303253502 "|connect4_counter"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746303253598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  3 14:14:13 2025 " "Processing ended: Sat May  3 14:14:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746303253598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746303253598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746303253598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1746303253598 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1746303254256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746303254937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746303254937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  3 14:14:14 2025 " "Processing started: Sat May  3 14:14:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746303254937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1746303254937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim connect4_fsm connect4_fsm " "Command: quartus_sh -t c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim connect4_fsm connect4_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1746303254937 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim connect4_fsm connect4_fsm " "Quartus(args): --rtl_sim connect4_fsm connect4_fsm" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1746303254938 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1746303255215 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1746303255332 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1746303255333 ""}
{ "Warning" "0" "" "Warning: File connect4_fsm_run_msim_rtl_verilog.do already exists - backing up current file as connect4_fsm_run_msim_rtl_verilog.do.bak2" {  } {  } 0 0 "Warning: File connect4_fsm_run_msim_rtl_verilog.do already exists - backing up current file as connect4_fsm_run_msim_rtl_verilog.do.bak2" 0 0 "Shell" 0 0 1746303255454 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/FSM/simulation/questa/connect4_fsm_run_msim_rtl_verilog.do" {  } { { "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/FSM/simulation/questa/connect4_fsm_run_msim_rtl_verilog.do" "0" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/FSM/simulation/questa/connect4_fsm_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/FSM/simulation/questa/connect4_fsm_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1746303255463 ""}
{ "Info" "0" "" "Info: Spawning Questa Intel FPGA Simulation software " {  } {  } 0 0 "Info: Spawning Questa Intel FPGA Simulation software " 0 0 "Shell" 0 0 1746303255464 ""}
{ "Info" "0" "" "Info: Successfully spawned Questa Intel FPGA Simulation software" {  } {  } 0 0 "Info: Successfully spawned Questa Intel FPGA Simulation software" 0 0 "Shell" 0 0 1746303255469 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1746303255469 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/FSM/connect4_fsm_nativelink_simulation.rpt" {  } { { "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/FSM/connect4_fsm_nativelink_simulation.rpt" "0" { Text "D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/FSM/connect4_fsm_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_3/FSM/connect4_fsm_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1746303255469 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1746303255470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746303255470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  3 14:14:15 2025 " "Processing ended: Sat May  3 14:14:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746303255470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746303255470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746303255470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1746303255470 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1746303392696 ""}
