Source Block: oh/common/hdl/clock_divider.v@89:100@HdlStmProcess
   
    
   always @ (posedge clkin)
     clkout90_div4 <= clkout90_div4_in;

   always @ (negedge clkin)
     clkout90_div2 <= clkout90_div2_in;
     
   assign clkout90  = div2_sel ? clkout90_div2 : clkout90_div4;
      
endmodule // clock_divider
    

Diff Content:
- 95      clkout90_div2 <= clkout90_div2_in;
+ 95      clkout90_div2 <= negedge_match ? 1'b1 :
+ 95                       posedge_match ? 1'b0 :
+ 95 		                     clkout90_div2;

Clone Blocks:
