Classic Timing Analyzer report for ParSeqReg
Mon Oct 02 13:10:31 2017
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'C2'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.397 ns                                      ; D     ; inst  ; --         ; C2       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.074 ns                                      ; inst2 ; Q     ; C2         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.449 ns                                       ; D     ; inst  ; --         ; C2       ; 0            ;
; Clock Setup: 'C2'            ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst  ; inst1 ; C2         ; C2       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T100A8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 125                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; C2              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'C2'                                                                                                                                                                  ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst  ; inst1 ; C2         ; C2       ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst1 ; inst2 ; C2         ; C2       ; None                        ; None                      ; 1.593 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------+
; tsu                                                        ;
+-------+--------------+------------+------+------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To   ; To Clock ;
+-------+--------------+------------+------+------+----------+
; N/A   ; None         ; -0.397 ns  ; D    ; inst ; C2       ;
+-------+--------------+------------+------+------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 11.074 ns  ; inst2 ; Q  ; C2         ;
+-------+--------------+------------+-------+----+------------+


+------------------------------------------------------------------+
; th                                                               ;
+---------------+-------------+-----------+------+------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To   ; To Clock ;
+---------------+-------------+-----------+------+------+----------+
; N/A           ; None        ; 0.449 ns  ; D    ; inst ; C2       ;
+---------------+-------------+-----------+------+------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Oct 02 13:10:31 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ParSeqReg -c ParSeqReg --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "C2" is an undefined clock
Info: Clock "C2" Internal fmax is restricted to 275.03 MHz between source register "inst" and destination register "inst1"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.935 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N2; Fanout = 1; REG Node = 'inst'
            Info: 2: + IC(1.626 ns) + CELL(0.309 ns) = 1.935 ns; Loc. = LC_X2_Y4_N2; Fanout = 1; REG Node = 'inst1'
            Info: Total cell delay = 0.309 ns ( 15.97 % )
            Info: Total interconnect delay = 1.626 ns ( 84.03 % )
        Info: - Smallest clock skew is -0.038 ns
            Info: + Shortest clock path from clock "C2" to destination register is 7.244 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 3; CLK Node = 'C2'
                Info: 2: + IC(5.064 ns) + CELL(0.711 ns) = 7.244 ns; Loc. = LC_X2_Y4_N2; Fanout = 1; REG Node = 'inst1'
                Info: Total cell delay = 2.180 ns ( 30.09 % )
                Info: Total interconnect delay = 5.064 ns ( 69.91 % )
            Info: - Longest clock path from clock "C2" to source register is 7.282 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 3; CLK Node = 'C2'
                Info: 2: + IC(5.102 ns) + CELL(0.711 ns) = 7.282 ns; Loc. = LC_X1_Y9_N2; Fanout = 1; REG Node = 'inst'
                Info: Total cell delay = 2.180 ns ( 29.94 % )
                Info: Total interconnect delay = 5.102 ns ( 70.06 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "inst" (data pin = "D", clock pin = "C2") is -0.397 ns
    Info: + Longest pin to register delay is 6.848 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 1; PIN Node = 'D'
        Info: 2: + IC(5.070 ns) + CELL(0.309 ns) = 6.848 ns; Loc. = LC_X1_Y9_N2; Fanout = 1; REG Node = 'inst'
        Info: Total cell delay = 1.778 ns ( 25.96 % )
        Info: Total interconnect delay = 5.070 ns ( 74.04 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "C2" to destination register is 7.282 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 3; CLK Node = 'C2'
        Info: 2: + IC(5.102 ns) + CELL(0.711 ns) = 7.282 ns; Loc. = LC_X1_Y9_N2; Fanout = 1; REG Node = 'inst'
        Info: Total cell delay = 2.180 ns ( 29.94 % )
        Info: Total interconnect delay = 5.102 ns ( 70.06 % )
Info: tco from clock "C2" to destination pin "Q" through register "inst2" is 11.074 ns
    Info: + Longest clock path from clock "C2" to source register is 7.244 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 3; CLK Node = 'C2'
        Info: 2: + IC(5.064 ns) + CELL(0.711 ns) = 7.244 ns; Loc. = LC_X1_Y2_N8; Fanout = 1; REG Node = 'inst2'
        Info: Total cell delay = 2.180 ns ( 30.09 % )
        Info: Total interconnect delay = 5.064 ns ( 69.91 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 3.606 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y2_N8; Fanout = 1; REG Node = 'inst2'
        Info: 2: + IC(1.482 ns) + CELL(2.124 ns) = 3.606 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 2.124 ns ( 58.90 % )
        Info: Total interconnect delay = 1.482 ns ( 41.10 % )
Info: th for register "inst" (data pin = "D", clock pin = "C2") is 0.449 ns
    Info: + Longest clock path from clock "C2" to destination register is 7.282 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 3; CLK Node = 'C2'
        Info: 2: + IC(5.102 ns) + CELL(0.711 ns) = 7.282 ns; Loc. = LC_X1_Y9_N2; Fanout = 1; REG Node = 'inst'
        Info: Total cell delay = 2.180 ns ( 29.94 % )
        Info: Total interconnect delay = 5.102 ns ( 70.06 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.848 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 1; PIN Node = 'D'
        Info: 2: + IC(5.070 ns) + CELL(0.309 ns) = 6.848 ns; Loc. = LC_X1_Y9_N2; Fanout = 1; REG Node = 'inst'
        Info: Total cell delay = 1.778 ns ( 25.96 % )
        Info: Total interconnect delay = 5.070 ns ( 74.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Mon Oct 02 13:10:31 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


