{"Source Block": ["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@240:334@HdlStmProcess", "    end\n  end\n\n  // delineation\n\n  always @(posedge l_clk) begin\n    if (rx_valid == 1'b1) begin\n      case ({rx_r1_mode, rx_frame_s, rx_frame})\n        5'b01111: begin\n          adc_valid_p <= 1'b0;\n          adc_data_p[47:24] <= 24'd0;\n          adc_data_p[23:12] <= {rx_data_1, rx_data_1_s};\n          adc_data_p[11: 0] <= {rx_data_0, rx_data_0_s};\n        end\n        5'b00000: begin\n          adc_valid_p <= 1'b1;\n          adc_data_p[47:36] <= {rx_data_1, rx_data_1_s};\n          adc_data_p[35:24] <= {rx_data_0, rx_data_0_s};\n          adc_data_p[23: 0] <= adc_data_p[23:0];\n        end\n        5'b00111: begin\n          adc_valid_p <= 1'b0;\n          adc_data_p[47:24] <= 24'd0;\n          adc_data_p[23:12] <= {rx_data_0, rx_data_0_s};\n          adc_data_p[11: 0] <= {rx_data_1_2d, rx_data_1};\n        end\n        5'b01000: begin\n          adc_valid_p <= 1'b1;\n          adc_data_p[47:36] <= {rx_data_0, rx_data_0_s};\n          adc_data_p[35:24] <= {rx_data_1_2d, rx_data_1};\n          adc_data_p[23: 0] <= adc_data_p[23:0];\n        end\n        5'b00011: begin\n          adc_valid_p <= 1'b0;\n          adc_data_p[47:24] <= 24'd0;\n          adc_data_p[23:12] <= {rx_data_1_2d, rx_data_1};\n          adc_data_p[11: 0] <= {rx_data_0_2d, rx_data_0};\n        end\n        5'b01100: begin\n          adc_valid_p <= 1'b1;\n          adc_data_p[47:36] <= {rx_data_1_2d, rx_data_1};\n          adc_data_p[35:24] <= {rx_data_0_2d, rx_data_0};\n          adc_data_p[23: 0] <= adc_data_p[23:0];\n        end\n        5'b00001: begin\n          adc_valid_p <= 1'b0;\n          adc_data_p[47:24] <= 24'd0;\n          adc_data_p[23:12] <= {rx_data_0_2d, rx_data_0};\n          adc_data_p[11: 0] <= {rx_data_1_d, rx_data_1_2d};\n        end\n        5'b01110: begin\n          adc_valid_p <= 1'b1;\n          adc_data_p[47:36] <= {rx_data_0_2d, rx_data_0};\n          adc_data_p[35:24] <= {rx_data_1_d, rx_data_1_2d};\n          adc_data_p[23: 0] <= adc_data_p[23:0];\n        end\n        5'b10011: begin\n          adc_valid_p <= 1'b1;\n          adc_data_p[47:24] <= 24'd0;\n          adc_data_p[23:12] <= {rx_data_1, rx_data_1_s};\n          adc_data_p[11: 0] <= {rx_data_0, rx_data_0_s};\n        end\n        5'b11001: begin\n          adc_valid_p <= 1'b1;\n          adc_data_p[47:24] <= 24'd0;\n          adc_data_p[23:12] <= {rx_data_0, rx_data_0_s};\n          adc_data_p[11: 0] <= {rx_data_1_2d, rx_data_1};\n        end\n        5'b11100: begin\n          adc_valid_p <= 1'b1;\n          adc_data_p[47:24] <= 24'd0;\n          adc_data_p[23:12] <= {rx_data_1_2d, rx_data_1};\n          adc_data_p[11: 0] <= {rx_data_0_2d, rx_data_0};\n        end\n        5'b10110: begin\n          adc_valid_p <= 1'b1;\n          adc_data_p[47:24] <= 24'd0;\n          adc_data_p[23:12] <= {rx_data_0_2d, rx_data_0};\n          adc_data_p[11: 0] <= {rx_data_1_d, rx_data_1_2d};\n        end\n        default: begin\n          adc_valid_p <= 1'b0;\n          adc_data_p <= 48'd0;\n        end\n      endcase\n    end else begin\n      adc_valid_p <= 1'b0;\n      adc_data_p <= adc_data_p;\n    end\n  end\n\n  // adc-status\n\n  always @(posedge l_clk) begin\n    if (rx_valid == 1'b1) begin\n"], "Clone Blocks": [["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@236:325", "    rx_data_1 <= rx_data_1_s;\n  end\n\n  // delineation\n\n  always @(posedge l_clk) begin\n    case ({rx_r1_mode, rx_frame_s})\n      5'b01111: begin\n        adc_valid_p <= 1'b0;\n        adc_data_p[47:24] <= 24'd0;\n        adc_data_p[23:12] <= {rx_data_1_s, rx_data_3_s};\n        adc_data_p[11: 0] <= {rx_data_0_s, rx_data_2_s};\n      end\n      5'b00000: begin\n        adc_valid_p <= 1'b1;\n        adc_data_p[47:36] <= {rx_data_1_s, rx_data_3_s};\n        adc_data_p[35:24] <= {rx_data_0_s, rx_data_2_s};\n        adc_data_p[23: 0] <= adc_data_p[23:0];\n      end\n      5'b00111: begin\n        adc_valid_p <= 1'b0;\n        adc_data_p[47:24] <= 24'd0;\n        adc_data_p[23:12] <= {rx_data_0_s, rx_data_2_s};\n        adc_data_p[11: 0] <= {rx_data_3, rx_data_1_s};\n      end\n      5'b01000: begin\n        adc_valid_p <= 1'b1;\n        adc_data_p[47:36] <= {rx_data_0_s, rx_data_2_s};\n        adc_data_p[35:24] <= {rx_data_3, rx_data_1_s};\n        adc_data_p[23: 0] <= adc_data_p[23:0];\n      end\n      5'b00011: begin\n        adc_valid_p <= 1'b0;\n        adc_data_p[47:24] <= 24'd0;\n        adc_data_p[23:12] <= {rx_data_3, rx_data_1_s};\n        adc_data_p[11: 0] <= {rx_data_2, rx_data_0_s};\n      end\n      5'b01100: begin\n        adc_valid_p <= 1'b1;\n        adc_data_p[47:36] <= {rx_data_3, rx_data_1_s};\n        adc_data_p[35:24] <= {rx_data_2, rx_data_0_s};\n        adc_data_p[23: 0] <= adc_data_p[23:0];\n      end\n      5'b00001: begin\n        adc_valid_p <= 1'b0;\n        adc_data_p[47:24] <= 24'd0;\n        adc_data_p[23:12] <= {rx_data_2, rx_data_0_s};\n        adc_data_p[11: 0] <= {rx_data_1, rx_data_3};\n      end\n      5'b01110: begin\n        adc_valid_p <= 1'b1;\n        adc_data_p[47:36] <= {rx_data_2, rx_data_0_s};\n        adc_data_p[35:24] <= {rx_data_1, rx_data_3};\n        adc_data_p[23: 0] <= adc_data_p[23:0];\n      end\n      5'b10011: begin\n        adc_valid_p <= 1'b1;\n        adc_data_p[47:24] <= 24'd0;\n        adc_data_p[23:12] <= {rx_data_1_s, rx_data_3_s};\n        adc_data_p[11: 0] <= {rx_data_0_s, rx_data_2_s};\n      end\n      5'b11001: begin\n        adc_valid_p <= 1'b1;\n        adc_data_p[47:24] <= 24'd0;\n        adc_data_p[23:12] <= {rx_data_0_s, rx_data_2_s};\n        adc_data_p[11: 0] <= {rx_data_3, rx_data_1_s};\n      end\n      5'b11100: begin\n        adc_valid_p <= 1'b1;\n        adc_data_p[47:24] <= 24'd0;\n        adc_data_p[23:12] <= {rx_data_3, rx_data_1_s};\n        adc_data_p[11: 0] <= {rx_data_2, rx_data_0_s};\n      end\n      5'b10110: begin\n        adc_valid_p <= 1'b1;\n        adc_data_p[47:24] <= 24'd0;\n        adc_data_p[23:12] <= {rx_data_2, rx_data_0_s};\n        adc_data_p[11: 0] <= {rx_data_1, rx_data_3};\n      end\n      default: begin\n        adc_valid_p <= 1'b0;\n        adc_data_p <= 48'd0;\n      end\n    endcase\n  end\n\n  // adc-status\n\n  always @(posedge l_clk) begin\n    if (rx_frame_d == rx_frame_s) begin\n"]], "Diff Content": {"Delete": [[246, "    if (rx_valid == 1'b1) begin\n"], [250, "          adc_data_p[47:24] <= 24'd0;\n"], [258, "          adc_data_p[23: 0] <= adc_data_p[23:0];\n"], [259, "        end\n"], [260, "        5'b00111: begin\n"], [261, "          adc_valid_p <= 1'b0;\n"], [262, "          adc_data_p[47:24] <= 24'd0;\n"], [263, "          adc_data_p[23:12] <= {rx_data_0, rx_data_0_s};\n"], [264, "          adc_data_p[11: 0] <= {rx_data_1_2d, rx_data_1};\n"], [265, "        end\n"], [266, "        5'b01000: begin\n"], [267, "          adc_valid_p <= 1'b1;\n"], [268, "          adc_data_p[47:36] <= {rx_data_0, rx_data_0_s};\n"], [269, "          adc_data_p[35:24] <= {rx_data_1_2d, rx_data_1};\n"], [270, "          adc_data_p[23: 0] <= adc_data_p[23:0];\n"], [271, "        end\n"], [272, "        5'b00011: begin\n"], [273, "          adc_valid_p <= 1'b0;\n"], [274, "          adc_data_p[47:24] <= 24'd0;\n"], [275, "          adc_data_p[23:12] <= {rx_data_1_2d, rx_data_1};\n"], [276, "          adc_data_p[11: 0] <= {rx_data_0_2d, rx_data_0};\n"], [277, "        end\n"], [278, "        5'b01100: begin\n"], [279, "          adc_valid_p <= 1'b1;\n"], [280, "          adc_data_p[47:36] <= {rx_data_1_2d, rx_data_1};\n"], [281, "          adc_data_p[35:24] <= {rx_data_0_2d, rx_data_0};\n"], [282, "          adc_data_p[23: 0] <= adc_data_p[23:0];\n"], [283, "        end\n"], [284, "        5'b00001: begin\n"], [285, "          adc_valid_p <= 1'b0;\n"], [286, "          adc_data_p[47:24] <= 24'd0;\n"], [287, "          adc_data_p[23:12] <= {rx_data_0_2d, rx_data_0};\n"], [288, "          adc_data_p[11: 0] <= {rx_data_1_d, rx_data_1_2d};\n"], [289, "        end\n"], [290, "        5'b01110: begin\n"], [291, "          adc_valid_p <= 1'b1;\n"], [292, "          adc_data_p[47:36] <= {rx_data_0_2d, rx_data_0};\n"], [293, "          adc_data_p[35:24] <= {rx_data_1_d, rx_data_1_2d};\n"], [294, "          adc_data_p[23: 0] <= adc_data_p[23:0];\n"], [302, "        5'b11001: begin\n"], [303, "          adc_valid_p <= 1'b1;\n"], [304, "          adc_data_p[47:24] <= 24'd0;\n"], [305, "          adc_data_p[23:12] <= {rx_data_0, rx_data_0_s};\n"], [306, "          adc_data_p[11: 0] <= {rx_data_1_2d, rx_data_1};\n"], [307, "        end\n"], [308, "        5'b11100: begin\n"], [309, "          adc_valid_p <= 1'b1;\n"], [310, "          adc_data_p[47:24] <= 24'd0;\n"], [311, "          adc_data_p[23:12] <= {rx_data_1_2d, rx_data_1};\n"], [312, "          adc_data_p[11: 0] <= {rx_data_0_2d, rx_data_0};\n"], [313, "        end\n"], [314, "        5'b10110: begin\n"], [315, "          adc_valid_p <= 1'b1;\n"], [316, "          adc_data_p[47:24] <= 24'd0;\n"], [317, "          adc_data_p[23:12] <= {rx_data_0_2d, rx_data_0};\n"], [318, "          adc_data_p[11: 0] <= {rx_data_1_d, rx_data_1_2d};\n"], [319, "        end\n"], [322, "          adc_data_p <= 48'd0;\n"], [325, "    end else begin\n"], [326, "      adc_valid_p <= 1'b0;\n"], [327, "      adc_data_p <= adc_data_p;\n"], [328, "    end\n"]], "Add": []}}