;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -7, <-420
	CMP -7, <-420
	SUB @127, 106
	CMP @127, 106
	CMP @1, @2
	DJN -1, @-20
	SUB @127, 100
	CMP @121, 106
	SUB @121, 103
	CMP @0, @2
	CMP -7, <-420
	SUB @121, 103
	CMP @127, 100
	CMP -7, <-420
	CMP @127, 100
	ADD 270, 1
	JMP -7, @-20
	JMP -7, @-20
	SUB @121, 103
	CMP @127, 100
	SUB @121, @106
	SUB @127, 100
	SUB @121, @106
	SUB @127, 100
	SUB @121, @106
	CMP @127, <300
	CMP @127, 100
	SLT 0, @42
	SLT 0, @42
	SLT 0, @42
	SUB <1, <-1
	ADD 270, 1
	DJN -1, @-20
	ADD 270, 1
	DJN -1, @-20
	ADD 270, 1
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	SPL 0, <402
	MOV -1, <-20
	SPL 0, <402
	CMP @127, 100
	CMP -7, <-420
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <402
