v 20010722
T 500 2400 2 10 1 1 0 6
uref=U?
T 300 50 9 10 1 0 0 0
4031
T 2300 950 5 10 0 0 0 0
device=4031
T 2300 1150 5 10 0 0 0 0
footprint=None
T 2300 1350 5 10 0 0 0 0
net=VSS:8
T 2300 1550 5 10 0 0 0 0
net=VDD:16
P 0 700 300 700 1
{
T 100 750 5 8 1 1 0 0
pin1=10
T 350 700 3 8 1 1 0 0
label=Mode
T 350 700 5 8 0 1 0 2
type=in
}
P 0 1100 300 1100 1
{
T 100 1150 5 8 1 1 0 0
pin2=1
T 350 1100 3 8 1 1 0 0
label=D2
T 350 1100 5 8 0 1 0 2
type=in
}
P 0 1500 300 1500 1
{
T 100 1550 5 8 1 1 0 0
pin3=15
T 350 1500 3 8 1 1 0 0
label=D1
T 350 1500 5 8 0 1 0 2
type=in
}
P 0 1900 300 1900 1
{
T 100 1950 5 8 1 1 0 0
pin4=2
T 425 1900 3 8 1 1 0 0
label=CLK
T 425 1900 5 8 0 1 0 2
type=in
}
L 400 1900 300 1975 3 0 0 0 -1 -1
L 400 1900 300 1825 3 0 0 0 -1 -1
P 1900 700 1600 700 1
{
T 1700 750 5 8 1 1 0 0
pin5=5
T 1550 700 3 8 1 1 0 6
label=Q63 1/2
T 1550 700 5 8 0 1 0 8
type=out
}
P 1900 1100 1600 1100 1
{
T 1700 1150 5 8 1 1 0 0
pin6=6
T 1550 1100 3 8 1 1 0 6
label=Q63
T 1550 1100 5 8 0 1 0 8
type=out
}
P 1900 1500 1700 1500 1
{
T 1700 1550 5 8 1 1 0 0
pin7=7
T 1550 1500 3 8 1 1 0 6
label=Q63
T 1550 1500 5 8 0 1 0 8
type=out
}
V 1650 1500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1900 1900 1600 1900 1
{
T 1700 1950 5 8 1 1 0 0
pin8=9
T 1550 1900 3 8 1 1 0 6
label=CLK OUT
T 1550 1900 5 8 0 1 0 8
type=out
}
B 300 300 1300 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 1270 1640 1570 1640 3 0 0 0 -1 -1
