--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf GenIO.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2384 paths analyzed, 531 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.349ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_115/XLXI_155/PixOut (SLICE_X54Y72.F3), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_147/Mrom_DO_rom0000.A (RAM)
  Destination:          XLXI_1/XLXI_115/XLXI_155/PixOut (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.338ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.024 - 0.035)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_147/Mrom_DO_rom0000.A to XLXI_1/XLXI_115/XLXI_155/PixOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA7     Tbcko                 2.812   XLXI_1/XLXI_147/Mrom_DO_rom0000
                                                       XLXI_1/XLXI_147/Mrom_DO_rom0000.A
    SLICE_X55Y71.G3      net (fanout=1)        0.609   XLXI_1/XLXN_899<7>
    SLICE_X55Y71.F5      Tif5                  0.875   XLXI_1/XLXI_115/XLXI_1/I_M03/O
                                                       XLXI_1/XLXI_115/XLXI_1/I_M01/I_36_38
                                                       XLXI_1/XLXI_115/XLXI_1/I_M03
    SLICE_X55Y70.FXINB   net (fanout=1)        0.000   XLXI_1/XLXI_115/XLXI_1/I_M03/O
    SLICE_X55Y70.Y       Tif6y                 0.521   XLXI_1/XLXI_115/XLXN_724
                                                       XLXI_1/XLXI_115/XLXI_1/I_O
    SLICE_X53Y86.F2      net (fanout=1)        1.016   XLXI_1/XLXI_115/XLXN_724
    SLICE_X53Y86.X       Tilo                  0.704   XLXI_1/XLXI_115/XLXN_762
                                                       XLXI_1/XLXI_115/XLXI_154
    SLICE_X54Y72.F3      net (fanout=1)        0.909   XLXI_1/XLXI_115/XLXN_762
    SLICE_X54Y72.CLK     Tfck                  0.892   XLXN_3
                                                       XLXI_1/XLXI_115/XLXI_155/iPixOut103
                                                       XLXI_1/XLXI_115/XLXI_155/PixOut
    -------------------------------------------------  ---------------------------
    Total                                      8.338ns (5.804ns logic, 2.534ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_147/Mrom_DO_rom0000.A (RAM)
  Destination:          XLXI_1/XLXI_115/XLXI_155/PixOut (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.314ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.024 - 0.035)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_147/Mrom_DO_rom0000.A to XLXI_1/XLXI_115/XLXI_155/PixOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA6     Tbcko                 2.812   XLXI_1/XLXI_147/Mrom_DO_rom0000
                                                       XLXI_1/XLXI_147/Mrom_DO_rom0000.A
    SLICE_X55Y71.G4      net (fanout=1)        0.585   XLXI_1/XLXN_899<6>
    SLICE_X55Y71.F5      Tif5                  0.875   XLXI_1/XLXI_115/XLXI_1/I_M03/O
                                                       XLXI_1/XLXI_115/XLXI_1/I_M01/I_36_38
                                                       XLXI_1/XLXI_115/XLXI_1/I_M03
    SLICE_X55Y70.FXINB   net (fanout=1)        0.000   XLXI_1/XLXI_115/XLXI_1/I_M03/O
    SLICE_X55Y70.Y       Tif6y                 0.521   XLXI_1/XLXI_115/XLXN_724
                                                       XLXI_1/XLXI_115/XLXI_1/I_O
    SLICE_X53Y86.F2      net (fanout=1)        1.016   XLXI_1/XLXI_115/XLXN_724
    SLICE_X53Y86.X       Tilo                  0.704   XLXI_1/XLXI_115/XLXN_762
                                                       XLXI_1/XLXI_115/XLXI_154
    SLICE_X54Y72.F3      net (fanout=1)        0.909   XLXI_1/XLXI_115/XLXN_762
    SLICE_X54Y72.CLK     Tfck                  0.892   XLXN_3
                                                       XLXI_1/XLXI_115/XLXI_155/iPixOut103
                                                       XLXI_1/XLXI_115/XLXI_155/PixOut
    -------------------------------------------------  ---------------------------
    Total                                      8.314ns (5.804ns logic, 2.510ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_147/Mrom_DO_rom0000.A (RAM)
  Destination:          XLXI_1/XLXI_115/XLXI_155/PixOut (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.204ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.024 - 0.035)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_147/Mrom_DO_rom0000.A to XLXI_1/XLXI_115/XLXI_155/PixOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA1     Tbcko                 2.812   XLXI_1/XLXI_147/Mrom_DO_rom0000
                                                       XLXI_1/XLXI_147/Mrom_DO_rom0000.A
    SLICE_X55Y70.F1      net (fanout=1)        0.475   XLXI_1/XLXN_899<1>
    SLICE_X55Y70.F5      Tif5                  0.875   XLXI_1/XLXI_115/XLXN_724
                                                       XLXI_1/XLXI_115/XLXI_1/I_M67/I_36_38
                                                       XLXI_1/XLXI_115/XLXI_1/I_M47
    SLICE_X55Y70.FXINA   net (fanout=1)        0.000   XLXI_1/XLXI_115/XLXI_1/I_M47/O
    SLICE_X55Y70.Y       Tif6y                 0.521   XLXI_1/XLXI_115/XLXN_724
                                                       XLXI_1/XLXI_115/XLXI_1/I_O
    SLICE_X53Y86.F2      net (fanout=1)        1.016   XLXI_1/XLXI_115/XLXN_724
    SLICE_X53Y86.X       Tilo                  0.704   XLXI_1/XLXI_115/XLXN_762
                                                       XLXI_1/XLXI_115/XLXI_154
    SLICE_X54Y72.F3      net (fanout=1)        0.909   XLXI_1/XLXI_115/XLXN_762
    SLICE_X54Y72.CLK     Tfck                  0.892   XLXN_3
                                                       XLXI_1/XLXI_115/XLXI_155/iPixOut103
                                                       XLXI_1/XLXI_115/XLXI_155/PixOut
    -------------------------------------------------  ---------------------------
    Total                                      8.204ns (5.804ns logic, 2.400ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/I_ModeCtrl/iLineNo_3 (SLICE_X48Y81.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/I_ModeCtrl/cntX_0 (FF)
  Destination:          XLXI_1/I_ModeCtrl/iLineNo_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.595ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.074 - 0.075)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/I_ModeCtrl/cntX_0 to XLXI_1/I_ModeCtrl/iLineNo_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y80.XQ      Tcko                  0.591   XLXI_1/I_ModeCtrl/cntX<0>
                                                       XLXI_1/I_ModeCtrl/cntX_0
    SLICE_X53Y85.G3      net (fanout=5)        1.251   XLXI_1/I_ModeCtrl/cntX<0>
    SLICE_X53Y85.Y       Tilo                  0.704   XLXI_1/I_ModeCtrl/HActive_and0000
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq000021
    SLICE_X50Y80.G1      net (fanout=2)        0.707   XLXI_1/I_ModeCtrl/N9
    SLICE_X50Y80.Y       Tilo                  0.759   XLXI_1/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X55Y83.F1      net (fanout=19)       1.072   XLXI_1/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X55Y83.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_1/I_ModeCtrl/iLineNo_and00001
    SLICE_X48Y81.SR      net (fanout=8)        0.897   XLXI_1/I_ModeCtrl/iLineNo_and0000
    SLICE_X48Y81.CLK     Tsrck                 0.910   XLXI_1/I_ModeCtrl/iLineNo<3>
                                                       XLXI_1/I_ModeCtrl/iLineNo_3
    -------------------------------------------------  ---------------------------
    Total                                      7.595ns (3.668ns logic, 3.927ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/I_ModeCtrl/cntX_1 (FF)
  Destination:          XLXI_1/I_ModeCtrl/iLineNo_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.565ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.074 - 0.075)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/I_ModeCtrl/cntX_1 to XLXI_1/I_ModeCtrl/iLineNo_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y80.YQ      Tcko                  0.587   XLXI_1/I_ModeCtrl/cntX<0>
                                                       XLXI_1/I_ModeCtrl/cntX_1
    SLICE_X53Y85.G1      net (fanout=8)        1.225   XLXI_1/I_ModeCtrl/cntX<1>
    SLICE_X53Y85.Y       Tilo                  0.704   XLXI_1/I_ModeCtrl/HActive_and0000
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq000021
    SLICE_X50Y80.G1      net (fanout=2)        0.707   XLXI_1/I_ModeCtrl/N9
    SLICE_X50Y80.Y       Tilo                  0.759   XLXI_1/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X55Y83.F1      net (fanout=19)       1.072   XLXI_1/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X55Y83.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_1/I_ModeCtrl/iLineNo_and00001
    SLICE_X48Y81.SR      net (fanout=8)        0.897   XLXI_1/I_ModeCtrl/iLineNo_and0000
    SLICE_X48Y81.CLK     Tsrck                 0.910   XLXI_1/I_ModeCtrl/iLineNo<3>
                                                       XLXI_1/I_ModeCtrl/iLineNo_3
    -------------------------------------------------  ---------------------------
    Total                                      7.565ns (3.664ns logic, 3.901ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_1/I_ModeCtrl/iLineNo_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.489ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.074 - 0.082)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/I_ModeCtrl/cntX_9 to XLXI_1/I_ModeCtrl/iLineNo_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y84.YQ      Tcko                  0.587   XLXI_1/I_ModeCtrl/cntX<8>
                                                       XLXI_1/I_ModeCtrl/cntX_9
    SLICE_X50Y85.G4      net (fanout=8)        0.659   XLXI_1/I_ModeCtrl/cntX<9>
    SLICE_X50Y85.Y       Tilo                  0.759   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X50Y85.F3      net (fanout=1)        0.023   XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X50Y85.X       Tilo                  0.759   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X50Y80.G4      net (fanout=2)        0.360   XLXI_1/I_ModeCtrl/N5
    SLICE_X50Y80.Y       Tilo                  0.759   XLXI_1/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X55Y83.F1      net (fanout=19)       1.072   XLXI_1/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X55Y83.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_1/I_ModeCtrl/iLineNo_and00001
    SLICE_X48Y81.SR      net (fanout=8)        0.897   XLXI_1/I_ModeCtrl/iLineNo_and0000
    SLICE_X48Y81.CLK     Tsrck                 0.910   XLXI_1/I_ModeCtrl/iLineNo<3>
                                                       XLXI_1/I_ModeCtrl/iLineNo_3
    -------------------------------------------------  ---------------------------
    Total                                      7.489ns (4.478ns logic, 3.011ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/I_ModeCtrl/iLineNo_2 (SLICE_X48Y81.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/I_ModeCtrl/cntX_0 (FF)
  Destination:          XLXI_1/I_ModeCtrl/iLineNo_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.595ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.074 - 0.075)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/I_ModeCtrl/cntX_0 to XLXI_1/I_ModeCtrl/iLineNo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y80.XQ      Tcko                  0.591   XLXI_1/I_ModeCtrl/cntX<0>
                                                       XLXI_1/I_ModeCtrl/cntX_0
    SLICE_X53Y85.G3      net (fanout=5)        1.251   XLXI_1/I_ModeCtrl/cntX<0>
    SLICE_X53Y85.Y       Tilo                  0.704   XLXI_1/I_ModeCtrl/HActive_and0000
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq000021
    SLICE_X50Y80.G1      net (fanout=2)        0.707   XLXI_1/I_ModeCtrl/N9
    SLICE_X50Y80.Y       Tilo                  0.759   XLXI_1/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X55Y83.F1      net (fanout=19)       1.072   XLXI_1/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X55Y83.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_1/I_ModeCtrl/iLineNo_and00001
    SLICE_X48Y81.SR      net (fanout=8)        0.897   XLXI_1/I_ModeCtrl/iLineNo_and0000
    SLICE_X48Y81.CLK     Tsrck                 0.910   XLXI_1/I_ModeCtrl/iLineNo<3>
                                                       XLXI_1/I_ModeCtrl/iLineNo_2
    -------------------------------------------------  ---------------------------
    Total                                      7.595ns (3.668ns logic, 3.927ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/I_ModeCtrl/cntX_1 (FF)
  Destination:          XLXI_1/I_ModeCtrl/iLineNo_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.565ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.074 - 0.075)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/I_ModeCtrl/cntX_1 to XLXI_1/I_ModeCtrl/iLineNo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y80.YQ      Tcko                  0.587   XLXI_1/I_ModeCtrl/cntX<0>
                                                       XLXI_1/I_ModeCtrl/cntX_1
    SLICE_X53Y85.G1      net (fanout=8)        1.225   XLXI_1/I_ModeCtrl/cntX<1>
    SLICE_X53Y85.Y       Tilo                  0.704   XLXI_1/I_ModeCtrl/HActive_and0000
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq000021
    SLICE_X50Y80.G1      net (fanout=2)        0.707   XLXI_1/I_ModeCtrl/N9
    SLICE_X50Y80.Y       Tilo                  0.759   XLXI_1/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X55Y83.F1      net (fanout=19)       1.072   XLXI_1/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X55Y83.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_1/I_ModeCtrl/iLineNo_and00001
    SLICE_X48Y81.SR      net (fanout=8)        0.897   XLXI_1/I_ModeCtrl/iLineNo_and0000
    SLICE_X48Y81.CLK     Tsrck                 0.910   XLXI_1/I_ModeCtrl/iLineNo<3>
                                                       XLXI_1/I_ModeCtrl/iLineNo_2
    -------------------------------------------------  ---------------------------
    Total                                      7.565ns (3.664ns logic, 3.901ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_1/I_ModeCtrl/iLineNo_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.489ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.074 - 0.082)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/I_ModeCtrl/cntX_9 to XLXI_1/I_ModeCtrl/iLineNo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y84.YQ      Tcko                  0.587   XLXI_1/I_ModeCtrl/cntX<8>
                                                       XLXI_1/I_ModeCtrl/cntX_9
    SLICE_X50Y85.G4      net (fanout=8)        0.659   XLXI_1/I_ModeCtrl/cntX<9>
    SLICE_X50Y85.Y       Tilo                  0.759   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X50Y85.F3      net (fanout=1)        0.023   XLXI_1/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X50Y85.X       Tilo                  0.759   XLXI_1/I_ModeCtrl/N5
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X50Y80.G4      net (fanout=2)        0.360   XLXI_1/I_ModeCtrl/N5
    SLICE_X50Y80.Y       Tilo                  0.759   XLXI_1/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_1/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X55Y83.F1      net (fanout=19)       1.072   XLXI_1/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X55Y83.X       Tilo                  0.704   XLXI_1/I_ModeCtrl/iLineNo_and0000
                                                       XLXI_1/I_ModeCtrl/iLineNo_and00001
    SLICE_X48Y81.SR      net (fanout=8)        0.897   XLXI_1/I_ModeCtrl/iLineNo_and0000
    SLICE_X48Y81.CLK     Tsrck                 0.910   XLXI_1/I_ModeCtrl/iLineNo<3>
                                                       XLXI_1/I_ModeCtrl/iLineNo_2
    -------------------------------------------------  ---------------------------
    Total                                      7.489ns (4.478ns logic, 3.011ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_115/XLXI_151/O (SLICE_X52Y87.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_115/XLXI_151/Q (FF)
  Destination:          XLXI_1/XLXI_115/XLXI_151/O (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.005ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/XLXI_115/XLXI_151/Q to XLXI_1/XLXI_115/XLXI_151/O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y86.XQ      Tcko                  0.474   XLXI_1/XLXI_115/XLXI_151/Q
                                                       XLXI_1/XLXI_115/XLXI_151/Q
    SLICE_X52Y87.BY      net (fanout=1)        0.379   XLXI_1/XLXI_115/XLXI_151/Q
    SLICE_X52Y87.CLK     Tckdi       (-Th)    -0.152   XLXI_1/XLXI_115/XLXI_151/O
                                                       XLXI_1/XLXI_115/XLXI_151/O
    -------------------------------------------------  ---------------------------
    Total                                      1.005ns (0.626ns logic, 0.379ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_3.B (RAMB16_X1Y9.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/I_CursorCnt/ColCnt_3 (FF)
  Destination:          XLXI_1/XLXI_3.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.036 - 0.016)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/I_CursorCnt/ColCnt_3 to XLXI_1/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.XQ      Tcko                  0.474   XLXI_1/I_CursorCnt/ColCnt<3>
                                                       XLXI_1/I_CursorCnt/ColCnt_3
    RAMB16_X1Y9.ADDRB6   net (fanout=6)        0.803   XLXI_1/I_CursorCnt/ColCnt<3>
    RAMB16_X1Y9.CLKB     Tbcka       (-Th)     0.131   XLXI_1/XLXI_3
                                                       XLXI_1/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                      1.146ns (0.343ns logic, 0.803ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_115/XLXI_155/cntLine_0 (SLICE_X54Y77.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_115/XLXI_155/cntLine_0 (FF)
  Destination:          XLXI_1/XLXI_115/XLXI_155/cntLine_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/XLXI_115/XLXI_155/cntLine_0 to XLXI_1/XLXI_115/XLXI_155/cntLine_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.XQ      Tcko                  0.474   XLXI_1/XLXI_115/XLXI_155/cntLine<0>
                                                       XLXI_1/XLXI_115/XLXI_155/cntLine_0
    SLICE_X54Y77.BX      net (fanout=7)        0.528   XLXI_1/XLXI_115/XLXI_155/cntLine<0>
    SLICE_X54Y77.CLK     Tckdi       (-Th)    -0.134   XLXI_1/XLXI_115/XLXI_155/cntLine<0>
                                                       XLXI_1/XLXI_115/XLXI_155/cntLine_0
    -------------------------------------------------  ---------------------------
    Total                                      1.136ns (0.608ns logic, 0.528ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_1/XLXI_147/Mrom_DO_rom0000/CLKA
  Logical resource: XLXI_1/XLXI_147/Mrom_DO_rom0000.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_1/XLXI_147/Mrom_DO_rom0000/CLKA
  Logical resource: XLXI_1/XLXI_147/Mrom_DO_rom0000.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_1/XLXI_147/Mrom_DO_rom0000/CLKA
  Logical resource: XLXI_1/XLXI_147/Mrom_DO_rom0000.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    8.349|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2384 paths, 0 nets, and 967 connections

Design statistics:
   Minimum period:   8.349ns{1}   (Maximum frequency: 119.775MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 24 13:38:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 118 MB



