id_to_name = {'p0': 'compute_module_compute_kernel_0$add_102$binop', 'p1': 'compute_module_compute_kernel_0$add_108$binop', 'p2': 'compute_module_compute_kernel_0$add_114$binop', 'p3': 'compute_module_compute_kernel_0$add_12$binop', 'p4': 'compute_module_compute_kernel_0$add_120$binop', 'p5': 'compute_module_compute_kernel_0$add_126$binop', 'p6': 'compute_module_compute_kernel_0$add_132$binop', 'p7': 'compute_module_compute_kernel_0$add_138$binop', 'p8': 'compute_module_compute_kernel_0$add_144$binop', 'p9': 'compute_module_compute_kernel_0$add_150$binop', 'p10': 'compute_module_compute_kernel_0$add_18$binop', 'p11': 'compute_module_compute_kernel_0$add_24$binop', 'p12': 'compute_module_compute_kernel_0$add_30$binop', 'p13': 'compute_module_compute_kernel_0$add_36$binop', 'p14': 'compute_module_compute_kernel_0$add_42$binop', 'p15': 'compute_module_compute_kernel_0$add_48$binop', 'p16': 'compute_module_compute_kernel_0$add_54$binop', 'p17': 'compute_module_compute_kernel_0$add_6$binop', 'p18': 'compute_module_compute_kernel_0$add_60$binop', 'p19': 'compute_module_compute_kernel_0$add_66$binop', 'p20': 'compute_module_compute_kernel_0$add_72$binop', 'p21': 'compute_module_compute_kernel_0$add_78$binop', 'p22': 'compute_module_compute_kernel_0$add_84$binop', 'p23': 'compute_module_compute_kernel_0$add_90$binop', 'p24': 'compute_module_compute_kernel_0$add_96$binop', 'c25': 'compute_module_compute_kernel_0$const__U100_0', 'c26': 'compute_module_compute_kernel_0$const__U107_0', 'c27': 'compute_module_compute_kernel_0$const__U114_0', 'c28': 'compute_module_compute_kernel_0$const__U121_0', 'c29': 'compute_module_compute_kernel_0$const__U128_0', 'c30': 'compute_module_compute_kernel_0$const__U135_0', 'c31': 'compute_module_compute_kernel_0$const__U142_0', 'c32': 'compute_module_compute_kernel_0$const__U149_0', 'c33': 'compute_module_compute_kernel_0$const__U156_0', 'c34': 'compute_module_compute_kernel_0$const__U163_0', 'c35': 'compute_module_compute_kernel_0$const__U170_0', 'c36': 'compute_module_compute_kernel_0$const__U177_0', 'c37': 'compute_module_compute_kernel_0$const__U184_0', 'c38': 'compute_module_compute_kernel_0$const__U191_0', 'c39': 'compute_module_compute_kernel_0$const__U23_0', 'c40': 'compute_module_compute_kernel_0$const__U30_0', 'c41': 'compute_module_compute_kernel_0$const__U37_0', 'c42': 'compute_module_compute_kernel_0$const__U44_0', 'c43': 'compute_module_compute_kernel_0$const__U51_0', 'c44': 'compute_module_compute_kernel_0$const__U58_0', 'c45': 'compute_module_compute_kernel_0$const__U65_0', 'c46': 'compute_module_compute_kernel_0$const__U72_0', 'c47': 'compute_module_compute_kernel_0$const__U79_0', 'c48': 'compute_module_compute_kernel_0$const__U86_0', 'c49': 'compute_module_compute_kernel_0$const__U93_0', 'c50': 'compute_module_compute_kernel_0$init_stencil_0$init_const_0_0', 'p51': 'compute_module_compute_kernel_0$mul_10$binop', 'p52': 'compute_module_compute_kernel_0$mul_100$binop', 'p53': 'compute_module_compute_kernel_0$mul_106$binop', 'p54': 'compute_module_compute_kernel_0$mul_112$binop', 'p55': 'compute_module_compute_kernel_0$mul_118$binop', 'p56': 'compute_module_compute_kernel_0$mul_124$binop', 'p57': 'compute_module_compute_kernel_0$mul_130$binop', 'p58': 'compute_module_compute_kernel_0$mul_136$binop', 'p59': 'compute_module_compute_kernel_0$mul_142$binop', 'p60': 'compute_module_compute_kernel_0$mul_148$binop', 'p61': 'compute_module_compute_kernel_0$mul_16$binop', 'p62': 'compute_module_compute_kernel_0$mul_22$binop', 'p63': 'compute_module_compute_kernel_0$mul_28$binop', 'p64': 'compute_module_compute_kernel_0$mul_34$binop', 'p65': 'compute_module_compute_kernel_0$mul_4$binop', 'p66': 'compute_module_compute_kernel_0$mul_40$binop', 'p67': 'compute_module_compute_kernel_0$mul_46$binop', 'p68': 'compute_module_compute_kernel_0$mul_52$binop', 'p69': 'compute_module_compute_kernel_0$mul_58$binop', 'p70': 'compute_module_compute_kernel_0$mul_64$binop', 'p71': 'compute_module_compute_kernel_0$mul_70$binop', 'p72': 'compute_module_compute_kernel_0$mul_76$binop', 'p73': 'compute_module_compute_kernel_0$mul_82$binop', 'p74': 'compute_module_compute_kernel_0$mul_88$binop', 'p75': 'compute_module_compute_kernel_0$mul_94$binop', 'c76': 'compute_module_compute_kernel_1$const__U7_0', 'c77': 'compute_module_compute_kernel_1$const__U8_0', 'p78': 'compute_module_compute_kernel_1$lshr3$binop', 'p79': 'compute_module_compute_kernel_1$lshr4$binop', 'I80': 'io16_out_0_0', 'I81': 'io16in_in_arg_0_0_0', 'i82': 'io1_valid', 'i83': 'io1in_in_en', 'i84': 'io1in_reset', 'c85': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$const_stencil0', 'c86': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$const_stencil1', 'r87': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_0$reg_1', 'r88': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_0$reg_2', 'r89': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_0$reg_3', 'r90': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_0$reg_4', 'r91': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_1$reg_1', 'r92': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_1$reg_2', 'r93': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_1$reg_3', 'r94': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_1$reg_4', 'r95': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_2$reg_1', 'r96': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_2$reg_2', 'r97': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_2$reg_3', 'r98': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_2$reg_4', 'r99': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_3$reg_1', 'r100': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_3$reg_2', 'r101': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_3$reg_3', 'r102': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_3$reg_4', 'r103': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_4$reg_1', 'r104': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_4$reg_2', 'r105': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_4$reg_3', 'r106': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lb1d_4$reg_4', 'p107': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_1_0$c0_lutcnst', 'p108': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_1_0$c1_lutcnst', 'm109': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_1_0$cgramem', 'b110': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_1_0_flush', 'p111': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_2_0$c0_lutcnst', 'p112': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_2_0$c1_lutcnst', 'm113': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_2_0$cgramem', 'b114': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_2_0_flush', 'p115': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_3_0$c0_lutcnst', 'p116': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_3_0$c1_lutcnst', 'm117': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_3_0$cgramem', 'b118': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_3_0_flush', 'p119': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_4_0$c0_lutcnst', 'p120': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_4_0$c1_lutcnst', 'm121': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_4_0$cgramem', 'b122': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$lbmem_4_0_flush', 'p123': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcompare_0$compop', 'p124': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcompare_1$compop', 'p125': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$add$binop', 'b126': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$and$c0', 'p127': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$and$lut$lut', 'c128': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$count$c0', 'p129': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$count$clrMux$mux', 'p130': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$count$enMux$mux', 'r131': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$count$reg0', 'c132': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$inc', 'c133': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$max', 'b134': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$resetOr$c0', 'p135': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$resetOr$lut$lut', 'p136': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_0$ult$compop', 'p137': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$add$binop', 'b138': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$and$c0', 'p139': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$and$lut$lut', 'c140': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$count$c0', 'p141': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$count$clrMux$mux', 'p142': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$count$enMux$mux', 'r143': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$count$reg0', 'c144': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$inc', 'c145': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$max', 'b146': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$resetOr$c0', 'p147': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$resetOr$lut$lut', 'p148': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valcounter_1$ult$compop', 'b149': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valid_andr$_join$c0', 'p150': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valid_andr$_join$lut$lut', 'b151': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valid_andr$opN_0$_join$c0', 'p152': 'lb_hw_input_stencil_update_stream_to_hw_input_stencil_stream$lb_recurse$valid_andr$opN_0$_join$lut$lut'}

netlist = {'e0': [('p24', 'alu_res'), ('p0', 'data0')], 'e1': [('p52', 'alu_res'), ('p0', 'data1')], 'e2': [('p0', 'alu_res'), ('p1', 'data0')], 'e3': [('p53', 'alu_res'), ('p1', 'data1')], 'e4': [('p1', 'alu_res'), ('p2', 'data0')], 'e5': [('p54', 'alu_res'), ('p2', 'data1')], 'e6': [('p2', 'alu_res'), ('p4', 'data0')], 'e7': [('p17', 'alu_res'), ('p3', 'data0')], 'e8': [('p51', 'alu_res'), ('p3', 'data1')], 'e9': [('p3', 'alu_res'), ('p10', 'data0')], 'e10': [('p55', 'alu_res'), ('p4', 'data1')], 'e11': [('p4', 'alu_res'), ('p5', 'data0')], 'e12': [('p56', 'alu_res'), ('p5', 'data1')], 'e13': [('p5', 'alu_res'), ('p6', 'data0')], 'e14': [('p57', 'alu_res'), ('p6', 'data1')], 'e15': [('p6', 'alu_res'), ('p7', 'data0')], 'e16': [('p58', 'alu_res'), ('p7', 'data1')], 'e17': [('p7', 'alu_res'), ('p8', 'data0')], 'e18': [('p59', 'alu_res'), ('p8', 'data1')], 'e19': [('p8', 'alu_res'), ('p9', 'data0')], 'e20': [('p60', 'alu_res'), ('p9', 'data1')], 'e21': [('p9', 'alu_res'), ('p78', 'data0')], 'e22': [('p61', 'alu_res'), ('p10', 'data1')], 'e23': [('p10', 'alu_res'), ('p11', 'data0')], 'e24': [('p62', 'alu_res'), ('p11', 'data1')], 'e25': [('p11', 'alu_res'), ('p12', 'data0')], 'e26': [('p63', 'alu_res'), ('p12', 'data1')], 'e27': [('p12', 'alu_res'), ('p13', 'data0')], 'e28': [('p64', 'alu_res'), ('p13', 'data1')], 'e29': [('p13', 'alu_res'), ('p14', 'data0')], 'e30': [('p66', 'alu_res'), ('p14', 'data1')], 'e31': [('p14', 'alu_res'), ('p15', 'data0')], 'e32': [('p67', 'alu_res'), ('p15', 'data1')], 'e33': [('p15', 'alu_res'), ('p16', 'data0')], 'e34': [('p68', 'alu_res'), ('p16', 'data1')], 'e35': [('p16', 'alu_res'), ('p18', 'data0')], 'e37': [('p65', 'alu_res'), ('p17', 'data1')], 'e38': [('p69', 'alu_res'), ('p18', 'data1')], 'e39': [('p18', 'alu_res'), ('p19', 'data0')], 'e40': [('p70', 'alu_res'), ('p19', 'data1')], 'e41': [('p19', 'alu_res'), ('p20', 'data0')], 'e42': [('p71', 'alu_res'), ('p20', 'data1')], 'e43': [('p20', 'alu_res'), ('p21', 'data0')], 'e44': [('p72', 'alu_res'), ('p21', 'data1')], 'e45': [('p21', 'alu_res'), ('p22', 'data0')], 'e46': [('p73', 'alu_res'), ('p22', 'data1')], 'e47': [('p22', 'alu_res'), ('p23', 'data0')], 'e48': [('p74', 'alu_res'), ('p23', 'data1')], 'e49': [('p23', 'alu_res'), ('p24', 'data0')], 'e50': [('p75', 'alu_res'), ('p24', 'data1')], 'e76': [('r105', 'reg'), ('p51', 'data0'), ('p65', 'data0')], 'e77': [('r93', 'reg'), ('p52', 'data0'), ('p75', 'data0')], 'e78': [('r92', 'reg'), ('p53', 'data0'), ('r93', 'reg')], 'e79': [('r91', 'reg'), ('p54', 'data0'), ('r92', 'reg')], 'e80': [('m109', 'data_out_0'), ('p55', 'data0'), ('r91', 'reg'), ('m113', 'data_in_0')], 'e82': [('r89', 'reg'), ('p57', 'data0'), ('p56', 'data0')], 'e83': [('r88', 'reg'), ('p58', 'data0'), ('r89', 'reg')], 'e84': [('r87', 'reg'), ('p59', 'data0'), ('r88', 'reg')], 'e85': [('I81', 'io2f_16'), ('p60', 'data0'), ('r87', 'reg'), ('m109', 'data_in_0')], 'e86': [('r104', 'reg'), ('p61', 'data0'), ('r105', 'reg')], 'e87': [('r103', 'reg'), ('p62', 'data0'), ('r104', 'reg')], 'e88': [('m121', 'data_out_0'), ('p63', 'data0'), ('r103', 'reg')], 'e91': [('r101', 'reg'), ('p66', 'data0'), ('p64', 'data0')], 'e92': [('r100', 'reg'), ('p67', 'data0'), ('r101', 'reg')], 'e93': [('r99', 'reg'), ('p68', 'data0'), ('r100', 'reg')], 'e94': [('m117', 'data_out_0'), ('p69', 'data0'), ('r99', 'reg'), ('m121', 'data_in_0')], 'e96': [('r97', 'reg'), ('p71', 'data0'), ('p70', 'data0')], 'e97': [('r96', 'reg'), ('p72', 'data0'), ('r97', 'reg')], 'e98': [('r95', 'reg'), ('p73', 'data0'), ('r96', 'reg')], 'e99': [('m113', 'data_out_0'), ('p74', 'data0'), ('r95', 'reg'), ('m117', 'data_in_0')], 'e103': [('p78', 'alu_res'), ('p79', 'data0')], 'e104': [('p79', 'alu_res'), ('I80', 'f2io_16')], 'e105': [('p150', 'res_p'), ('i82', 'f2io_1')], 'e106': [('i83', 'io2f_1'), ('p127', 'bit1'), ('p130', 'bit0'), ('p152', 'bit0'), ('m109', 'wen_in_0')], 'e107': [('i84', 'io2f_1'), ('p135', 'bit1'), ('p147', 'bit1'), ('m109', 'flush'), ('m113', 'flush'), ('m117', 'flush'), ('m121', 'flush')], 'e111': [('p108', 'res_p'), ('m109', 'ren_in_0')], 'e112': [('m109', 'valid_out_0'), ('m113', 'wen_in_0')], 'e114': [('p112', 'res_p'), ('m113', 'ren_in_0')], 'e115': [('m113', 'valid_out_0'), ('m117', 'wen_in_0')], 'e117': [('p116', 'res_p'), ('m117', 'ren_in_0')], 'e118': [('m117', 'valid_out_0'), ('m121', 'wen_in_0')], 'e120': [('p120', 'res_p'), ('m121', 'ren_in_0')], 'e121': [('p123', 'res_p'), ('p152', 'bit1')], 'e122': [('r131', 'reg'), ('p123', 'data1'), ('p125', 'data0'), ('p130', 'data1')], 'e123': [('p124', 'res_p'), ('p150', 'bit1')], 'e124': [('r143', 'reg'), ('p124', 'data1'), ('p137', 'data0'), ('p142', 'data1')], 'e126': [('p125', 'alu_res'), ('p130', 'data0'), ('p136', 'data1')], 'e128': [('p136', 'res_p'), ('p127', 'bit0')], 'e129': [('p127', 'res_p'), ('p135', 'bit0'), ('p139', 'bit1'), ('p142', 'bit0')], 'e131': [('p135', 'res_p'), ('p129', 'bit0')], 'e132': [('p130', 'alu_res'), ('p129', 'data1')], 'e133': [('p129', 'alu_res'), ('r131', 'reg')], 'e137': [('p137', 'alu_res'), ('p142', 'data0'), ('p148', 'data1')], 'e139': [('p148', 'res_p'), ('p139', 'bit0')], 'e140': [('p139', 'res_p'), ('p147', 'bit0')], 'e142': [('p147', 'res_p'), ('p141', 'bit0')], 'e143': [('p142', 'alu_res'), ('p141', 'data1')], 'e144': [('p141', 'alu_res'), ('r143', 'reg')], 'e148': [('p152', 'res_p'), ('p150', 'bit0')]}
