________________________________________________________________________
                       VPR - The Next Generation                        
                     Version 0.A15.0 (Linux X86/64)                     
            This is free open source code under MIT license.            
________________________________________________________________________

VPR FPGA Placement and Routing.
Version: Version 6.1 Internal Release
Compiled: Apr 23 2013.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
T-VPack clustering integration by Jason Luu.
Area-driven AAPack added by Jason Luu.
This is free open source code under MIT license.

Architecture file: vpr_4_4_8_8_40_x5_y5.xml
Circuit name: multi_consumer.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0 seconds.
Loop for doall = 1, init_parse took 0.01 seconds.
Loop for doall = 1 took 0 seconds.
Swept away 2 nets with no fanout.
WARNING(2): logical_block top^clock #0 has no fanout.
Removing input.
WARNING(3): logical_block top^rst #1 has no fanout.
Removing input.
0 unconnected blocks in input netlist.
Removed 3 LUT buffers.
Sweeped away 5 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	4 LUTs of size 1
	15 LUTs of size 2
	13 LUTs of size 3
	44 LUTs of size 4
	16 of type input
	64 of type output
	0 of type latch
	76 of type names
Timing analysis: ON
Circuit netlist file: multi_consumer.net
Circuit placement file: multi_consumer.place
Circuit routing file: multi_consumer.route
Circuit SDC file: /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/multi_consumer.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: FALSE
PackerOpts.allow_unrelated_clustering: TRUE
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: TIMING
PackerOpts.connection_driven: TRUE
PackerOpts.global_clocks: TRUE
PackerOpts.hill_climbing_flag: FALSE
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: TRUE
PackerOpts.timing_driven: TRUE

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 10.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 40
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'multi_consumer.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 156, total nets: 92, total inputs: 16, total outputs: 64
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.204e-09

SDC file '/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/multi_consumer.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on a virtual external clock.
Optimize this virtual clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Complex block 0: cb.n91, type: clb
	...
Passed route at end.
Complex block 1: cb.top^d_in~3, type: io
	
Passed route at end.
Complex block 2: cb.top^d_in~2, type: io
	
Passed route at end.
Complex block 3: cb.n97, type: clb
	...
Passed route at end.
Complex block 4: cb.top^d_in~5, type: io
	
Passed route at end.
Complex block 5: cb.top^d_in~4, type: io
	
Passed route at end.
Complex block 6: cb.n151, type: clb
	...
Passed route at end.
Complex block 7: cb.n109, type: clb
	...
Passed route at end.
Not enough resources expand FPGA size to x = 3 y = 3.
Complex block 8: cb.n147, type: clb
	...
Passed route at end.
Complex block 9: cb.out:top^d_out_1~13, type: io
	
Passed route at end.
Complex block 10: cb.out:top^d_out_1~15, type: io
	
Passed route at end.
Complex block 11: cb.out:top^d_out_2~15, type: io
	
Passed route at end.
Complex block 12: cb.out:top^d_out_4~15, type: io
	
Passed route at end.
Complex block 13: cb.out:top^d_out_2~10, type: io
	
Passed route at end.
Complex block 14: cb.out:top^d_out_7~13, type: io
	
Passed route at end.
Complex block 15: cb.out:top^d_out_7~14, type: io
	
Passed route at end.
Complex block 16: cb.out:top^d_out_2~14, type: io
	
Passed route at end.
Complex block 17: cb.out:top^d_out_1~14, type: io
	
Passed route at end.
Complex block 18: cb.out:top^d_out_7~15, type: io
	
Passed route at end.
Complex block 19: cb.top^d_out_2~14, type: clb
	...
Passed route at end.
Complex block 20: cb.top^d_out_2~10, type: clb
	...
Passed route at end.
Complex block 21: cb.top^d_out_1~14, type: clb
	...
Passed route at end.
Complex block 22: cb.top^d_in~0, type: io
	
Passed route at end.
Complex block 23: cb.top^d_in~1, type: io
	
Passed route at end.
Complex block 24: cb.top^d_in~6, type: io
	
Passed route at end.
Complex block 25: cb.n101, type: clb
	...
Passed route at end.
Complex block 26: cb.top^d_in~7, type: io
	
Passed route at end.
Complex block 27: cb.top^d_in~8, type: io
	
Passed route at end.
Complex block 28: cb.out:top^d_out_4~12, type: io
	
Passed route at end.
Complex block 29: cb.out:top^d_out_1~11, type: io
	
Passed route at end.
Complex block 30: cb.out:top^d_out_2~13, type: io
	
Passed route at end.
Complex block 31: cb.out:top^d_out_2~12, type: io
	
Passed route at end.
Complex block 32: cb.out:top^d_out_1~10, type: io
	
Passed route at end.
Complex block 33: cb.out:top^d_out_2~11, type: io
	
Passed route at end.
Complex block 34: cb.out:top^d_out_4~13, type: io
	
Passed route at end.
Complex block 35: cb.out:top^d_out_2~9, type: io
	
Passed route at end.
Complex block 36: cb.out:top^d_out_7~10, type: io
	
Passed route at end.
Complex block 37: cb.out:top^d_out_7~12, type: io
	
Passed route at end.
Complex block 38: cb.out:top^d_out_7~11, type: io
	
Passed route at end.
Complex block 39: cb.out:top^d_out_1~12, type: io
	
Passed route at end.
Complex block 40: cb.out:top^d_out_4~14, type: io
	
Passed route at end.
Not enough resources expand FPGA size to x = 4 y = 4.
Complex block 41: cb.top^d_out_2~9, type: clb
	...
Passed route at end.
Complex block 42: cb.top^d_out_7~12, type: clb
	...
Passed route at end.
Complex block 43: cb.top^d_in~9, type: io
	
Passed route at end.
Complex block 44: cb.out:top^d_out_4~10, type: io
	
Passed route at end.
Complex block 45: cb.out:top^d_out_1~9, type: io
	
Passed route at end.
Complex block 46: cb.out:top^d_out_1~8, type: io
	
Passed route at end.
Complex block 47: cb.out:top^d_out_4~9, type: io
	
Passed route at end.
Complex block 48: cb.out:top^d_out_1~7, type: io
	
Passed route at end.
Complex block 49: cb.out:top^d_out_4~11, type: io
	
Passed route at end.
Complex block 50: cb.out:top^d_out_2~8, type: io
	
Passed route at end.
Complex block 51: cb.out:top^d_out_7~9, type: io
	
Passed route at end.
Complex block 52: cb.out:top^d_out_7~8, type: io
	
Passed route at end.
Complex block 53: cb.out:top^d_out_7~7, type: io
	
Passed route at end.
Complex block 54: cb.top^d_out_7~8, type: clb
	...
Passed route at end.
Complex block 55: cb.top^d_out_1~9, type: clb
	...
Passed route at end.
Complex block 56: cb.top^d_out_1~7, type: clb
	...
Passed route at end.
Complex block 57: cb.top^d_out_4~8, type: clb
	...
Passed route at end.
Complex block 58: cb.top^d_in~10, type: io
	
Passed route at end.
Complex block 59: cb.top^d_in~11, type: io
	
Passed route at end.
Complex block 60: cb.top^d_in~12, type: io
	
Passed route at end.
Complex block 61: cb.out:top^d_out_2~5, type: io
	
Passed route at end.
Complex block 62: cb.top^d_out_2~5, type: clb
	...
Passed route at end.
Complex block 63: cb.out:top^d_out_4~7, type: io
	
Passed route at end.
Complex block 64: cb.out:top^d_out_4~8, type: io
	
Passed route at end.
Complex block 65: cb.out:top^d_out_4~6, type: io
	
Passed route at end.
Complex block 66: cb.out:top^d_out_1~6, type: io
	
Passed route at end.
Complex block 67: cb.out:top^d_out_1~5, type: io
	
Passed route at end.
Complex block 68: cb.out:top^d_out_7~4, type: io
	
Passed route at end.
Complex block 69: cb.out:top^d_out_2~7, type: io
	
Passed route at end.
Complex block 70: cb.out:top^d_out_2~6, type: io
	
Passed route at end.
Complex block 71: cb.out:top^d_out_7~6, type: io
	
Passed route at end.
Complex block 72: cb.out:top^d_out_7~5, type: io
	
Passed route at end.
Not enough resources expand FPGA size to x = 5 y = 5.
Complex block 73: cb.top^d_out_7~6, type: clb
	...
Passed route at end.
Complex block 74: cb.top^d_out_1~6, type: clb
	...
Passed route at end.
Complex block 75: cb.top^d_in~14, type: io
	
Passed route at end.
Complex block 76: cb.top^d_in~13, type: io
	
Passed route at end.
Complex block 77: cb.out:top^d_out_1~4, type: io
	
Passed route at end.
Complex block 78: cb.out:top^d_out_4~5, type: io
	
Passed route at end.
Complex block 79: cb.out:top^d_out_1~3, type: io
	
Passed route at end.
Complex block 80: cb.out:top^d_out_2~4, type: io
	
Passed route at end.
Complex block 81: cb.out:top^d_out_7~3, type: io
	
Passed route at end.
Complex block 82: cb.top^d_in~15, type: io
	
Passed route at end.
Complex block 83: cb.out:top^d_out_4~4, type: io
	
Passed route at end.
Complex block 84: cb.out:top^d_out_2~3, type: io
	
Passed route at end.
Complex block 85: cb.out:top^d_out_1~2, type: io
	
Passed route at end.
Complex block 86: cb.out:top^d_out_7~2, type: io
	
Passed route at end.
Complex block 87: cb.top^d_out_2~3, type: clb
	...
Passed route at end.
Complex block 88: cb.out:top^d_out_4~3, type: io
	
Passed route at end.
Complex block 89: cb.out:top^d_out_2~2, type: io
	
Passed route at end.
Complex block 90: cb.out:top^d_out_7~1, type: io
	
Passed route at end.
Complex block 91: cb.out:top^d_out_1~1, type: io
	
Passed route at end.
Complex block 92: cb.out:top^d_out_4~2, type: io
	
Passed route at end.
Complex block 93: cb.out:top^d_out_1~0, type: io
	
Passed route at end.
Complex block 94: cb.out:top^d_out_7~0, type: io
	
Passed route at end.
Complex block 95: cb.out:top^d_out_2~1, type: io
	
Passed route at end.
Complex block 96: cb.out:top^d_out_4~1, type: io
	
Passed route at end.
Complex block 97: cb.out:top^d_out_4~0, type: io
	
Passed route at end.
Complex block 98: cb.out:top^d_out_2~0, type: io
	
Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 80, average # input + clock pins used: 0.8, average # output pins used: 0.2
	clb: # blocks: 19, average # input + clock pins used: 6.63158, average # output pins used: 3.78947
Absorbed logical nets 4 out of 92 nets, 88 nets not absorbed.

Netlist conversion complete.

Packing took 0.03 seconds.
Packing completed.
Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'multi_consumer.net'.

Netlist num_nets: 88
Netlist num_blocks: 99
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 19.
Netlist inputs pins: 16
Netlist output pins: 64

The circuit will be mapped into a 5 x 5 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      80	blocks of type: io
	Architecture 160	blocks of type: io
	Netlist      19	blocks of type: clb
	Architecture 25	blocks of type: clb

Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...

There are 190 point to point connections in this circuit.

Initial placement cost: 1.0149 bb_cost: 6.35088 td_cost: 3.86749e-08 delay_cost: 7.61899e-08

--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
        T      Cost  Av BB Cost  Av TD Cost  Av Tot Del  P to P Del    d_max  Ac Rate Std Dev R limit     Exp Tot Moves   Alpha
--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
  0.39869   0.96411     6.07768 4.42494e-08 7.47711e-08    4.01e-10   2.7988   0.9965  0.0156  6.0000  1.0000      4579  0.5000
  0.19934   0.98647     6.07898 4.60161e-08 7.48109e-08 3.94157e-10   2.5988   0.9913  0.0190  6.0000  1.0000      9158  0.5000
  0.09967   0.98081     6.08783 4.34656e-08 7.47955e-08 3.95211e-10   2.7988   0.9854  0.0171  6.0000  1.0000     13737  0.5000
  0.04984   0.99473     6.01551 4.29562e-08 7.45147e-08 3.94157e-10   2.7988   0.9668  0.0192  6.0000  1.0000     18316  0.5000
  0.02492    1.0501     6.00095 4.35103e-08 7.42472e-08 3.83105e-10   2.6988   0.9395  0.0208  6.0000  1.0000     22895  0.9000
  0.02243   0.98631     5.99791 4.38976e-08 7.42027e-08 3.93632e-10   2.6988   0.9310  0.0191  6.0000  1.0000     27474  0.9000
  0.02018   0.97571     5.96993 4.44666e-08 7.42949e-08 3.95736e-10   2.6988   0.9179  0.0157  6.0000  1.0000     32053  0.9000
  0.01817    0.9928     5.95513  4.5538e-08 7.40058e-08 3.88895e-10   2.5988   0.9113  0.0187  6.0000  1.0000     36632  0.9000
  0.01635   0.99689     5.93943 4.53379e-08 7.42568e-08  3.8942e-10   2.5988   0.9111  0.0176  6.0000  1.0000     41211  0.9000
  0.01471   0.98694      5.8794 4.44791e-08 7.41109e-08 3.83626e-10   2.5988   0.8856  0.0189  6.0000  1.0000     45790  0.9000
  0.01324   0.99592     5.91721 4.39909e-08 7.37082e-08 3.96263e-10   2.6988   0.8819  0.0177  6.0000  1.0000     50369  0.9000
  0.01192    1.0047     5.90138 4.34989e-08  7.4109e-08 3.90474e-10   2.7988   0.8653  0.0170  6.0000  1.0000     54948  0.9000
  0.01073    1.0072     5.84004 4.45423e-08 7.36353e-08 3.75736e-10   2.5988   0.8583  0.0163  6.0000  1.0000     59527  0.9000
  0.00965     0.971     5.84938 4.62508e-08  7.3493e-08 4.00998e-10   2.5988   0.8364  0.0183  6.0000  1.0000     64106  0.9000
  0.00869    1.0069     5.81415 4.30213e-08 7.33309e-08 3.86789e-10   2.6988   0.8185  0.0203  6.0000  1.0000     68685  0.9000
  0.00782   0.97719     5.75201 4.47241e-08 7.29075e-08 3.89947e-10   2.5988   0.7971  0.0216  6.0000  1.0000     73264  0.9500
  0.00743   0.97867     5.71008 4.50687e-08 7.31288e-08 3.88894e-10   2.5988   0.7906  0.0206  6.0000  1.0000     77843  0.9500
  0.00706   0.98334     5.75744 4.77337e-08 7.30516e-08 3.84685e-10   2.4152   0.7834  0.0186  6.0000  1.0000     82422  0.9500
  0.00670   0.96902     5.69595 4.24591e-08 7.27418e-08 3.78895e-10   2.6988   0.7600  0.0198  6.0000  1.0000     87001  0.9500
  0.00637   0.94544     5.66337 4.37628e-08 7.22868e-08 3.94684e-10   2.5988   0.7554  0.0167  6.0000  1.0000     91580  0.9500
  0.00605   0.98966     5.63277 4.22791e-08 7.25023e-08 3.80995e-10   2.6988   0.7349  0.0222  6.0000  1.0000     96159  0.9500
  0.00575   0.98502     5.54487 4.47333e-08  7.1804e-08 3.84684e-10   2.4988   0.7060  0.0198  6.0000  1.0000    100738  0.9500
  0.00546   0.96751     5.62745 4.44448e-08 7.19416e-08 3.93105e-10   2.5988   0.7207  0.0210  6.0000  1.0000    105317  0.9500
  0.00519   0.92929     5.53495 4.36414e-08 7.16067e-08 3.87831e-10   2.5988   0.6925  0.0206  6.0000  1.0000    109896  0.9500
  0.00493   0.99157     5.54778 4.40914e-08 7.19273e-08 3.85736e-10   2.5988   0.6755  0.0178  6.0000  1.0000    114475  0.9500
  0.00468   0.96854     5.47903 4.42519e-08 7.15041e-08 3.83105e-10   2.4988   0.6726  0.0210  6.0000  1.0000    119054  0.9500
  0.00445    1.0086     5.48735 4.36663e-08 7.20475e-08 3.80473e-10   2.5988   0.6499  0.0228  6.0000  1.0000    123633  0.9500
  0.00423   0.97798     5.36498 4.09078e-08 7.07941e-08 3.72579e-10   2.6988   0.6086  0.0216  6.0000  1.0000    128212  0.9500
  0.00401   0.97088     5.31754 4.30163e-08 7.08279e-08 3.78894e-10   2.5988   0.6058  0.0203  6.0000  1.0000    132791  0.9500
  0.00381   0.99377     5.41967 4.01627e-08 7.09184e-08 3.63627e-10   2.6988   0.5824  0.0219  6.0000  1.0000    137370  0.9500
  0.00362   0.99028     5.33423 4.18321e-08 7.08134e-08 3.65737e-10   2.5988   0.5890  0.0187  6.0000  1.0000    141949  0.9500
  0.00344    1.0168     5.24654 4.11594e-08 7.01244e-08 3.66263e-10   2.5988   0.5462  0.0178  6.0000  1.0000    146528  0.9500
  0.00327   0.96448     5.19049  4.1248e-08 6.91799e-08 3.74157e-10   2.5988   0.5143  0.0221  6.0000  1.0000    151107  0.9500
  0.00311   0.96648     5.02445 4.05908e-08 6.83031e-08 3.69421e-10   2.5988   0.4722  0.0223  6.0000  1.0000    155686  0.9500
  0.00295    1.0021      5.1418 4.04023e-08 6.94281e-08 3.63631e-10   2.5988   0.4866  0.0171  6.0000  1.0000    160265  0.9500
  0.00280   0.96461     5.15069 4.08713e-08 6.92563e-08 3.72052e-10   2.5988   0.4901  0.0210  6.0000  1.0000    164844  0.9500
  0.00266   0.96436     4.97567 3.79763e-08 6.77855e-08 3.64684e-10   2.6988   0.4276  0.0198  6.0000  1.0000    169423  0.9500
  0.00253   0.98477     4.92239 3.72317e-08 6.76146e-08 3.62579e-10   2.5988   0.4318  0.0169  5.9256  1.1041    174002  0.9500
  0.00240   0.98359     4.74497 3.53724e-08 6.71457e-08 3.53105e-10   2.5988   0.4093  0.0171  5.8768  1.1725    178581  0.9500
  0.00228   0.98647     4.68753 3.14933e-08 6.67432e-08 3.56262e-10   2.4988   0.3885  0.0188  5.6961  1.4254    183160  0.9500
  0.00217   0.98721     4.68675 2.56298e-08 6.56833e-08 3.52578e-10   2.4988   0.3341  0.0153  5.4028  1.8360    187739  0.9500
  0.00206   0.96105     4.59676 1.95189e-08 6.52525e-08 3.38893e-10   2.3988   0.3405  0.0236  4.8309  2.6368    192318  0.9500
  0.00196   0.97825     4.56879 1.35548e-08 6.45219e-08 3.29947e-10   2.4152   0.3018  0.0210  4.3500  3.3100    196897  0.9500
  0.00186     0.964     4.49947 1.13543e-08  6.4891e-08 3.38368e-10   2.4152   0.3446  0.0139  3.7489  4.1515    201476  0.9500
  0.00177    0.9619     4.39235 1.13507e-08 6.50329e-08 3.45737e-10   2.3988   0.3579  0.0176  3.3913  4.6521    206055  0.9500
  0.00168   0.99053     4.38951 1.00215e-08 6.45661e-08 3.36263e-10   2.2988   0.3182  0.0143  3.1130  5.0418    210634  0.9500
  0.00159   0.97261     4.47541 1.13034e-08 6.48918e-08 3.34683e-10   2.0988   0.3697  0.0125  2.7338  5.5726    215213  0.9500
  0.00151   0.93507     4.37303 8.65183e-09 6.30109e-08 3.49947e-10   2.1909   0.3448  0.0208  2.5417  5.8416    219792  0.9500
  0.00144    0.9706     4.23748 1.01145e-08 6.27364e-08  3.2521e-10   2.0988   0.3210  0.0131  2.2998  6.1802    224371  0.9500
  0.00137   0.97787     4.22863 9.66524e-09 6.31698e-08 3.37842e-10   2.0988   0.3304  0.0113  2.0262  6.5633    228950  0.9500
  0.00130   0.96914     4.17204 8.61927e-09 6.39436e-08 3.27316e-10   2.0988   0.3451  0.0101  1.8042  6.8741    233529  0.9500
  0.00123    0.9801     4.18346 8.73484e-09 6.35963e-08 3.38368e-10   2.1073   0.3147  0.0117  1.6329  7.1139    238108  0.9500
  0.00117   0.94457     4.11769 8.52743e-09 6.25708e-08 3.41526e-10   2.0988   0.3359  0.0202  1.4283  7.4004    242687  0.9500
  0.00111   0.98733     3.99073 8.58347e-09 6.21924e-08 3.18368e-10   2.0152   0.3012  0.0062  1.2796  7.6086    247266  0.9500
  0.00106   0.97855     4.01072 8.03242e-09 6.25152e-08 3.27315e-10   2.0988   0.2704  0.0079  1.1019  7.8573    251845  0.9500
  0.00100   0.95093     4.01676 8.75703e-09  6.2638e-08 3.31521e-10   2.0988   0.2717  0.0090  1.0000  8.0000    256424  0.9500
  0.00095   0.95538     3.94796 7.54109e-09 6.30222e-08 3.34683e-10   2.0988   0.2468  0.0127  1.0000  8.0000    261003  0.9500
  0.00091   0.96555     3.92858 6.45673e-09 6.28259e-08  3.2942e-10   2.0988   0.2815  0.0091  1.0000  8.0000    265582  0.9500
  0.00086   0.96848     3.94128  8.9797e-09 6.21468e-08 3.34158e-10   1.9988   0.2276  0.0093  1.0000  8.0000    270161  0.9500
  0.00082   0.98092     3.94898 7.93751e-09 6.25489e-08 3.24684e-10   2.0152   0.2479  0.0066  1.0000  8.0000    274740  0.9500
  0.00078   0.97069     3.94733 9.71117e-09 6.24761e-08 3.26789e-10   2.0152   0.2324  0.0081  1.0000  8.0000    279319  0.9500
  0.00074   0.96831      3.9329 9.04592e-09 6.15336e-08 3.30473e-10   1.9988   0.2068  0.0053  1.0000  8.0000    283898  0.9500
  0.00070   0.97199     3.90813 8.85789e-09  6.2181e-08 3.24157e-10   1.9988   0.2263  0.0044  1.0000  8.0000    288477  0.9500
  0.00067   0.98141     3.90509 8.73173e-09 6.21212e-08 3.24684e-10   1.9988   0.2127  0.0058  1.0000  8.0000    293056  0.9500
  0.00063   0.98832     3.90829 9.22253e-09 6.12132e-08 3.19947e-10   1.9988   0.1898  0.0034  1.0000  8.0000    297635  0.9500
  0.00060   0.95611     3.88863 8.80314e-09 6.18377e-08 3.27842e-10   1.9988   0.1874  0.0062  1.0000  8.0000    302214  0.9500
  0.00057   0.98841     3.90264 8.32943e-09 6.17463e-08 3.22053e-10   1.9988   0.2000  0.0046  1.0000  8.0000    306793  0.9500
  0.00054   0.97095     3.87953 8.93771e-09 6.17579e-08 3.36788e-10   1.9988   0.1762  0.0059  1.0000  8.0000    311372  0.9500
  0.00052   0.98804     3.88718 8.51456e-09 6.18987e-08 3.19421e-10   1.9988   0.1544  0.0039  1.0000  8.0000    315951  0.9500
  0.00049   0.98524     3.89125 8.53622e-09 6.16342e-08 3.21521e-10   1.9988   0.1531  0.0038  1.0000  8.0000    320530  0.9500
  0.00047   0.98693     3.88217 8.40926e-09  6.1117e-08 3.18368e-10   1.9988   0.1566  0.0040  1.0000  8.0000    325109  0.9500
  0.00044   0.99057     3.87168 8.23057e-09 6.17816e-08 3.18368e-10   1.9988   0.1629  0.0032  1.0000  8.0000    329688  0.9500
  0.00042   0.98258     3.84771 8.80056e-09 6.28046e-08 3.27841e-10   1.9988   0.1465  0.0031  1.0000  8.0000    334267  0.8000
  0.00034   0.98234     3.81144 8.57294e-09 6.23936e-08 3.24684e-10   1.9988   0.1243  0.0031  1.0000  8.0000    338846  0.8000
  0.00027   0.98236     3.82301 8.77223e-09 6.32749e-08  3.2521e-10   1.9988   0.1245  0.0023  1.0000  8.0000    343425  0.8000
  0.00022   0.98469     3.79786 8.40106e-09 6.24281e-08 3.28368e-10   1.9988   0.0991  0.0033  1.0000  8.0000    348004  0.8000
  0.00017   0.99173     3.78394 8.46259e-09 6.28935e-08  3.2521e-10   1.9988   0.0769  0.0014  1.0000  8.0000    352583  0.8000
  0.00014   0.98637     3.77592 8.80196e-09 6.26363e-08 3.35736e-10   1.9988   0.0587  0.0033  1.0000  8.0000    357162  0.8000
  0.00011   0.99167     3.79729 8.54879e-09 6.35858e-08 3.28894e-10   1.9988   0.0745  0.0009  1.0000  8.0000    361741  0.8000
  0.00009   0.98519     3.76989 8.59651e-09 6.27351e-08 3.31521e-10   1.9988   0.0511  0.0017  1.0000  8.0000    366320  0.8000
  0.00007   0.99156     3.78719 8.63665e-09 6.30118e-08 3.33105e-10   1.9988   0.0546  0.0018  1.0000  8.0000    370899  0.8000
  0.00006   0.98631     3.79144 8.54466e-09 6.21381e-08 3.28368e-10   1.9988   0.0590  0.0021  1.0000  8.0000    375478  0.8000
  0.00000   0.97902      3.7755 8.47143e-09 6.17575e-08 3.27842e-10            0.0081  0.0021  1.0000  8.0000    380057

BB estimate of min-dist (placement) wirelength: 375
bb_cost recomputed from scratch: 3.74766
timing_cost recomputed from scratch: 8.49566e-09
delay_cost recomputed from scratch: 6.22899e-08

Completed placement consistency check successfully.

Swaps called: 380156

Placement estimated critical path delay: 1.99877 ns
Placement cost: 0.976759, bb_cost: 3.74766, td_cost: 8.49566e-09, delay_cost: 6.22899e-08
Placement total # of swap attempts: 380156
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 0.54 seconds.
Build rr_graph took 0.01 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 1228, total available wire length 2400, ratio 0.511667
Critical path: 2.79877 ns
Routing iteration took 0 seconds.

Routing iteration: 2
Critical path: 2.79877 ns
Routing iteration took 0.01 seconds.

Routing iteration: 3
Critical path: 2.79877 ns
Routing iteration took 0 seconds.

Routing iteration: 4
Critical path: 2.79877 ns
Routing iteration took 0 seconds.

Routing iteration: 5
Critical path: 2.79877 ns
Routing iteration took 0.01 seconds.

Routing iteration: 6
Critical path: 2.79877 ns
Routing iteration took 0 seconds.

Routing iteration: 7
Critical path: 2.79877 ns
Routing iteration took 0.01 seconds.

Routing iteration: 8
Critical path: 2.79877 ns
Routing iteration took 0 seconds.

Routing iteration: 9
Critical path: 2.79877 ns
Routing iteration took 0.01 seconds.

Routing iteration: 10
Critical path: 2.79877 ns
Routing iteration took 0 seconds.

Routing iteration: 11
Critical path: 2.79877 ns
Routing iteration took 0 seconds.

Routing iteration: 12
Critical path: 2.79877 ns
Routing iteration took 0.01 seconds.

Routing iteration: 13
Critical path: 2.79877 ns
Routing iteration took 0 seconds.

Routing iteration: 14
Critical path: 2.79877 ns
Routing iteration took 0 seconds.

Routing iteration: 15
Critical path: 2.79877 ns
Routing iteration took 0.01 seconds.

Routing iteration: 16
Critical path: 2.79877 ns
Routing iteration took 0 seconds.

Routing iteration: 17
Critical path: 2.79877 ns
Routing iteration took 0 seconds.

Routing iteration: 18
Critical path: 2.79877 ns
Routing iteration took 0.01 seconds.

Routing iteration: 19
Critical path: 2.79877 ns
Routing iteration took 0 seconds.

Routing iteration: 20
Successfully routed after 20 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -16347820
Circuit successfully routed with a channel width factor of 40.


Average number of bends per net: 4.59091  Maximum # of bends: 23

Number of routed nets (nonglobal): 88
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 1400, average net length: 15.9091
	Maximum net length: 65

Wirelength results in terms of physical segments...
	Total wiring segments used: 520, average wire segments per net: 5.90909
	Maximum segments used by a net: 25
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	26	25.2000  	40
1	26	22.8000  	40
2	23	22.4000  	40
3	23	19.4000  	40
4	28	22.8000  	40
5	28	25.8000  	40

Y - Directed channels: i	max occ	av_occ		capacity
0	28	24.4000  	40
1	23	20.4000  	40
2	25	22.2000  	40
3	28	24.8000  	40
4	25	22.6000  	40
5	29	27.2000  	40

Total tracks in x-direction: 240, in y-direction: 240

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 112678
	Total used logic block area: 85635.3

Routing area (in minimum width transistor areas)...
	Total routing area: 103083., per logic tile: 4123.30

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.542

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.542

Nets on critical path: 4 normal, 0 global.
Total logic delay: 9.9477e-10 (s), total net delay: 1.804e-09 (s)
Final critical path: 2.79877 ns
f_max: 357.3 MHz

Least slack in design: -2.79877 ns

Routing took 0.11 seconds.
The entire flow of VPR took 0.76 seconds.
