

================================================================
== Vitis HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Sat Sep  2 22:24:14 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  7115152|  7115152|  71.152 ms|  71.152 ms|  7115152|  7115152|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_i  |  7105932|  7105932|    592161|          -|          -|    12|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v7 = alloca i64 1" [kernel.cpp:28]   --->   Operation 12 'alloca' 'v7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2, i32 %v3"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln27 = store i4 0, i4 %i" [kernel.cpp:27]   --->   Operation 14 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v222, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v221, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v220, void @empty_46, i32 0, i32 0, void @empty_35, i32 4294967295, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2, i32 %v3"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln27 = br void %l_j_init" [kernel.cpp:27]   --->   Operation 19 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [kernel.cpp:27]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.30ns)   --->   "%icmp_ln27 = icmp_eq  i4 %i_1, i4 12" [kernel.cpp:27]   --->   Operation 21 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.73ns)   --->   "%add_ln27 = add i4 %i_1, i4 1" [kernel.cpp:27]   --->   Operation 23 'add' 'add_ln27' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %l_j_init.split, void %for.end82" [kernel.cpp:27]   --->   Operation 24 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_j_init, i32 %v7"   --->   Operation 25 'call' 'call_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln27 = store i4 %add_ln27, i4 %i" [kernel.cpp:27]   --->   Operation 26 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln57 = ret" [kernel.cpp:57]   --->   Operation 27 'ret' 'ret_ln57' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_j_init, i32 %v7"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i_1, i10 0" [kernel.cpp:27]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i_1, i8 0" [kernel.cpp:27]   --->   Operation 30 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_66_cast = zext i12 %tmp_32" [kernel.cpp:27]   --->   Operation 31 'zext' 'tmp_66_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (1.81ns)   --->   "%empty_378 = sub i14 %tmp_s, i14 %tmp_66_cast" [kernel.cpp:27]   --->   Operation 32 'sub' 'empty_378' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln27 = call void @Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j, i14 %empty_378, i32 %v220, i32 %v221, i32 %v7" [kernel.cpp:27]   --->   Operation 33 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln27 = call void @Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j, i14 %empty_378, i32 %v220, i32 %v221, i32 %v7" [kernel.cpp:27]   --->   Operation 34 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.81>
ST_7 : Operation 35 [2/2] (1.81ns)   --->   "%call_ln27 = call void @Linear_layer_qkv_Pipeline_l_j_back, i14 %empty_378, i32 %v3, i32 %v7" [kernel.cpp:27]   --->   Operation 35 'call' 'call_ln27' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln27 = call void @Linear_layer_qkv_Pipeline_l_j_back, i14 %empty_378, i32 %v3, i32 %v7" [kernel.cpp:27]   --->   Operation 36 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.06>
ST_9 : Operation 37 [2/2] (5.06ns)   --->   "%call_ln27 = call void @Linear_layer_qkv_Pipeline_l_j1, i14 %empty_378, i32 %v3, i32 %v222" [kernel.cpp:27]   --->   Operation 37 'call' 'call_ln27' <Predicate = true> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [kernel.cpp:28]   --->   Operation 38 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln27 = call void @Linear_layer_qkv_Pipeline_l_j1, i14 %empty_378, i32 %v3, i32 %v222" [kernel.cpp:27]   --->   Operation 39 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln27 = br void %l_j_init" [kernel.cpp:27]   --->   Operation 40 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'store' operation ('store_ln27', kernel.cpp:27) of constant 0 on local variable 'i' [11]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.32ns
The critical path consists of the following:
	'load' operation ('i', kernel.cpp:27) on local variable 'i' [14]  (0 ns)
	'add' operation ('add_ln27', kernel.cpp:27) [17]  (1.74 ns)
	'store' operation ('store_ln27', kernel.cpp:27) of variable 'add_ln27', kernel.cpp:27 on local variable 'i' [29]  (1.59 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.81ns
The critical path consists of the following:
	'sub' operation ('empty_378', kernel.cpp:27) [23]  (1.81 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln27', kernel.cpp:27) to 'Linear_layer_qkv_Pipeline_l_j_back' [27]  (1.81 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 5.07ns
The critical path consists of the following:
	'call' operation ('call_ln27', kernel.cpp:27) to 'Linear_layer_qkv_Pipeline_l_j1' [28]  (5.07 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
