{
  "module_name": "enc28j60_hw.h",
  "hash_id": "5962a93fcf4250ff77fa459eecc61d0106f7256868f8bf712060e82176fb4a60",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/microchip/enc28j60_hw.h",
  "human_readable_source": " \n \n\n#ifndef _ENC28J60_HW_H\n#define _ENC28J60_HW_H\n\n \n#define ADDR_MASK\t0x1F\n#define BANK_MASK\t0x60\n#define SPRD_MASK\t0x80\n \n#define EIE\t\t0x1B\n#define EIR\t\t0x1C\n#define ESTAT\t\t0x1D\n#define ECON2\t\t0x1E\n#define ECON1\t\t0x1F\n \n#define ERDPTL\t\t(0x00|0x00)\n#define ERDPTH\t\t(0x01|0x00)\n#define EWRPTL\t\t(0x02|0x00)\n#define EWRPTH\t\t(0x03|0x00)\n#define ETXSTL\t\t(0x04|0x00)\n#define ETXSTH\t\t(0x05|0x00)\n#define ETXNDL\t\t(0x06|0x00)\n#define ETXNDH\t\t(0x07|0x00)\n#define ERXSTL\t\t(0x08|0x00)\n#define ERXSTH\t\t(0x09|0x00)\n#define ERXNDL\t\t(0x0A|0x00)\n#define ERXNDH\t\t(0x0B|0x00)\n#define ERXRDPTL\t(0x0C|0x00)\n#define ERXRDPTH\t(0x0D|0x00)\n#define ERXWRPTL\t(0x0E|0x00)\n#define ERXWRPTH\t(0x0F|0x00)\n#define EDMASTL\t\t(0x10|0x00)\n#define EDMASTH\t\t(0x11|0x00)\n#define EDMANDL\t\t(0x12|0x00)\n#define EDMANDH\t\t(0x13|0x00)\n#define EDMADSTL\t(0x14|0x00)\n#define EDMADSTH\t(0x15|0x00)\n#define EDMACSL\t\t(0x16|0x00)\n#define EDMACSH\t\t(0x17|0x00)\n \n#define EHT0\t\t(0x00|0x20)\n#define EHT1\t\t(0x01|0x20)\n#define EHT2\t\t(0x02|0x20)\n#define EHT3\t\t(0x03|0x20)\n#define EHT4\t\t(0x04|0x20)\n#define EHT5\t\t(0x05|0x20)\n#define EHT6\t\t(0x06|0x20)\n#define EHT7\t\t(0x07|0x20)\n#define EPMM0\t\t(0x08|0x20)\n#define EPMM1\t\t(0x09|0x20)\n#define EPMM2\t\t(0x0A|0x20)\n#define EPMM3\t\t(0x0B|0x20)\n#define EPMM4\t\t(0x0C|0x20)\n#define EPMM5\t\t(0x0D|0x20)\n#define EPMM6\t\t(0x0E|0x20)\n#define EPMM7\t\t(0x0F|0x20)\n#define EPMCSL\t\t(0x10|0x20)\n#define EPMCSH\t\t(0x11|0x20)\n#define EPMOL\t\t(0x14|0x20)\n#define EPMOH\t\t(0x15|0x20)\n#define EWOLIE\t\t(0x16|0x20)\n#define EWOLIR\t\t(0x17|0x20)\n#define ERXFCON\t\t(0x18|0x20)\n#define EPKTCNT\t\t(0x19|0x20)\n \n#define MACON1\t\t(0x00|0x40|SPRD_MASK)\n \n#define MACON3\t\t(0x02|0x40|SPRD_MASK)\n#define MACON4\t\t(0x03|0x40|SPRD_MASK)\n#define MABBIPG\t\t(0x04|0x40|SPRD_MASK)\n#define MAIPGL\t\t(0x06|0x40|SPRD_MASK)\n#define MAIPGH\t\t(0x07|0x40|SPRD_MASK)\n#define MACLCON1\t(0x08|0x40|SPRD_MASK)\n#define MACLCON2\t(0x09|0x40|SPRD_MASK)\n#define MAMXFLL\t\t(0x0A|0x40|SPRD_MASK)\n#define MAMXFLH\t\t(0x0B|0x40|SPRD_MASK)\n#define MAPHSUP\t\t(0x0D|0x40|SPRD_MASK)\n#define MICON\t\t(0x11|0x40|SPRD_MASK)\n#define MICMD\t\t(0x12|0x40|SPRD_MASK)\n#define MIREGADR\t(0x14|0x40|SPRD_MASK)\n#define MIWRL\t\t(0x16|0x40|SPRD_MASK)\n#define MIWRH\t\t(0x17|0x40|SPRD_MASK)\n#define MIRDL\t\t(0x18|0x40|SPRD_MASK)\n#define MIRDH\t\t(0x19|0x40|SPRD_MASK)\n \n#define MAADR1\t\t(0x00|0x60|SPRD_MASK)\n#define MAADR0\t\t(0x01|0x60|SPRD_MASK)\n#define MAADR3\t\t(0x02|0x60|SPRD_MASK)\n#define MAADR2\t\t(0x03|0x60|SPRD_MASK)\n#define MAADR5\t\t(0x04|0x60|SPRD_MASK)\n#define MAADR4\t\t(0x05|0x60|SPRD_MASK)\n#define EBSTSD\t\t(0x06|0x60)\n#define EBSTCON\t\t(0x07|0x60)\n#define EBSTCSL\t\t(0x08|0x60)\n#define EBSTCSH\t\t(0x09|0x60)\n#define MISTAT\t\t(0x0A|0x60|SPRD_MASK)\n#define EREVID\t\t(0x12|0x60)\n#define ECOCON\t\t(0x15|0x60)\n#define EFLOCON\t\t(0x17|0x60)\n#define EPAUSL\t\t(0x18|0x60)\n#define EPAUSH\t\t(0x19|0x60)\n \n#define PHCON1\t\t0x00\n#define PHSTAT1\t\t0x01\n#define PHHID1\t\t0x02\n#define PHHID2\t\t0x03\n#define PHCON2\t\t0x10\n#define PHSTAT2\t\t0x11\n#define PHIE\t\t0x12\n#define PHIR\t\t0x13\n#define PHLCON\t\t0x14\n\n \n#define EIE_INTIE\t0x80\n#define EIE_PKTIE\t0x40\n#define EIE_DMAIE\t0x20\n#define EIE_LINKIE\t0x10\n#define EIE_TXIE\t0x08\n \n#define EIE_TXERIE\t0x02\n#define EIE_RXERIE\t0x01\n \n#define EIR_PKTIF\t0x40\n#define EIR_DMAIF\t0x20\n#define EIR_LINKIF\t0x10\n#define EIR_TXIF\t0x08\n \n#define EIR_TXERIF\t0x02\n#define EIR_RXERIF\t0x01\n \n#define ESTAT_INT\t0x80\n#define ESTAT_LATECOL\t0x10\n#define ESTAT_RXBUSY\t0x04\n#define ESTAT_TXABRT\t0x02\n#define ESTAT_CLKRDY\t0x01\n \n#define ECON2_AUTOINC\t0x80\n#define ECON2_PKTDEC\t0x40\n#define ECON2_PWRSV\t0x20\n#define ECON2_VRPS\t0x08\n \n#define ECON1_TXRST\t0x80\n#define ECON1_RXRST\t0x40\n#define ECON1_DMAST\t0x20\n#define ECON1_CSUMEN\t0x10\n#define ECON1_TXRTS\t0x08\n#define ECON1_RXEN\t0x04\n#define ECON1_BSEL1\t0x02\n#define ECON1_BSEL0\t0x01\n \n#define MACON1_LOOPBK\t0x10\n#define MACON1_TXPAUS\t0x08\n#define MACON1_RXPAUS\t0x04\n#define MACON1_PASSALL\t0x02\n#define MACON1_MARXEN\t0x01\n \n#define MACON2_MARST\t0x80\n#define MACON2_RNDRST\t0x40\n#define MACON2_MARXRST\t0x08\n#define MACON2_RFUNRST\t0x04\n#define MACON2_MATXRST\t0x02\n#define MACON2_TFUNRST\t0x01\n \n#define MACON3_PADCFG2\t0x80\n#define MACON3_PADCFG1\t0x40\n#define MACON3_PADCFG0\t0x20\n#define MACON3_TXCRCEN\t0x10\n#define MACON3_PHDRLEN\t0x08\n#define MACON3_HFRMLEN\t0x04\n#define MACON3_FRMLNEN\t0x02\n#define MACON3_FULDPX\t0x01\n \n#define MICMD_MIISCAN\t0x02\n#define MICMD_MIIRD\t0x01\n \n#define MISTAT_NVALID\t0x04\n#define MISTAT_SCAN\t0x02\n#define MISTAT_BUSY\t0x01\n \n#define ERXFCON_UCEN\t0x80\n#define ERXFCON_ANDOR\t0x40\n#define ERXFCON_CRCEN\t0x20\n#define ERXFCON_PMEN\t0x10\n#define ERXFCON_MPEN\t0x08\n#define ERXFCON_HTEN\t0x04\n#define ERXFCON_MCEN\t0x02\n#define ERXFCON_BCEN\t0x01\n\n \n#define PHCON1_PRST\t0x8000\n#define PHCON1_PLOOPBK\t0x4000\n#define PHCON1_PPWRSV\t0x0800\n#define PHCON1_PDPXMD\t0x0100\n \n#define PHSTAT1_PFDPX\t0x1000\n#define PHSTAT1_PHDPX\t0x0800\n#define PHSTAT1_LLSTAT\t0x0004\n#define PHSTAT1_JBSTAT\t0x0002\n \n#define PHSTAT2_TXSTAT\t(1 << 13)\n#define PHSTAT2_RXSTAT\t(1 << 12)\n#define PHSTAT2_COLSTAT\t(1 << 11)\n#define PHSTAT2_LSTAT\t(1 << 10)\n#define PHSTAT2_DPXSTAT\t(1 << 9)\n#define PHSTAT2_PLRITY\t(1 << 5)\n \n#define PHCON2_FRCLINK\t0x4000\n#define PHCON2_TXDIS\t0x2000\n#define PHCON2_JABBER\t0x0400\n#define PHCON2_HDLDIS\t0x0100\n \n#define PHIE_PLNKIE\t(1 << 4)\n#define PHIE_PGEIE\t(1 << 1)\n \n#define PHIR_PLNKIF\t(1 << 4)\n#define PHIR_PGEIF\t(1 << 1)\n\n \n#define PKTCTRL_PHUGEEN\t\t0x08\n#define PKTCTRL_PPADEN\t\t0x04\n#define PKTCTRL_PCRCEN\t\t0x02\n#define PKTCTRL_POVERRIDE\t0x01\n\n \n#define TSV_TXBYTECNT\t\t0\n#define TSV_TXCOLLISIONCNT\t16\n#define TSV_TXCRCERROR\t\t20\n#define TSV_TXLENCHKERROR\t21\n#define TSV_TXLENOUTOFRANGE\t22\n#define TSV_TXDONE\t\t23\n#define TSV_TXMULTICAST\t\t24\n#define TSV_TXBROADCAST\t\t25\n#define TSV_TXPACKETDEFER\t26\n#define TSV_TXEXDEFER\t\t27\n#define TSV_TXEXCOLLISION\t28\n#define TSV_TXLATECOLLISION\t29\n#define TSV_TXGIANT\t\t30\n#define TSV_TXUNDERRUN\t\t31\n#define TSV_TOTBYTETXONWIRE\t32\n#define TSV_TXCONTROLFRAME\t48\n#define TSV_TXPAUSEFRAME\t49\n#define TSV_BACKPRESSUREAPP\t50\n#define TSV_TXVLANTAGFRAME\t51\n\n#define TSV_SIZE\t\t7\n#define TSV_BYTEOF(x)\t\t((x) / 8)\n#define TSV_BITMASK(x)\t\t(1 << ((x) % 8))\n#define TSV_GETBIT(x, y)\t(((x)[TSV_BYTEOF(y)] & TSV_BITMASK(y)) ? 1 : 0)\n\n \n#define RSV_RXLONGEVDROPEV\t16\n#define RSV_CARRIEREV\t\t18\n#define RSV_CRCERROR\t\t20\n#define RSV_LENCHECKERR\t\t21\n#define RSV_LENOUTOFRANGE\t22\n#define RSV_RXOK\t\t23\n#define RSV_RXMULTICAST\t\t24\n#define RSV_RXBROADCAST\t\t25\n#define RSV_DRIBBLENIBBLE\t26\n#define RSV_RXCONTROLFRAME\t27\n#define RSV_RXPAUSEFRAME\t28\n#define RSV_RXUNKNOWNOPCODE\t29\n#define RSV_RXTYPEVLAN\t\t30\n\n#define RSV_SIZE\t\t6\n#define RSV_BITMASK(x)\t\t(1 << ((x) - 16))\n#define RSV_GETBIT(x, y)\t(((x) & RSV_BITMASK(y)) ? 1 : 0)\n\n\n \n#define ENC28J60_READ_CTRL_REG\t0x00\n#define ENC28J60_READ_BUF_MEM\t0x3A\n#define ENC28J60_WRITE_CTRL_REG 0x40\n#define ENC28J60_WRITE_BUF_MEM\t0x7A\n#define ENC28J60_BIT_FIELD_SET\t0x80\n#define ENC28J60_BIT_FIELD_CLR\t0xA0\n#define ENC28J60_SOFT_RESET\t0xFF\n\n\n \n#define TXSTART_INIT\t\t0x1A00\n#define TXEND_INIT\t\t0x1FFF\n\n \n#define RXSTART_INIT\t\t0x0000\n#define RXEND_INIT\t\t0x19FF\n\n \n#define MAX_FRAMELEN\t\t1518\n\n \n#define ENC28J60_LAMPS_MODE\t0x3476\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}