% This is L. Pozzi's bibl.bib,
% synched with P. Ienne's bibl.bib around 2005, 
% and evolved separately since then

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% General information

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% This is the way to make an alias of a reference name
%
% {At}Article{Ienne95ieeetnn,
%  crossref =     "Ienne96ieeetnn",
% }
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%                                                                             %
%             Inclusive Numbers (From \cite{Chicago82}, Rule 8.68)            %
%                                                                             %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%                                                                             %
%    1st #          < 100      =>   2nd # use all digits                %
%    1st # mod 100  =   0      =>   2nd # use all digits                %
%     1 <= 1st # mod 100 <=   9      =>   2nd # use only changed part         %
%    10 <= 1st # mod 100 <=  99      =>   2nd # use two or more digits        %
%    1st # is 4-digit and 3 change   =>   2nd # use all digits                %
%                                                                             %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Functions and strings

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@Preamble{
   "\def\srt#1{}"
}



@string{ACAC99  = "Proceedings of the 4th Australasian Computer Architecture
                   Conference"}

@string{ACSAC04 = "Proceedings of the 9th Asia-Pacific Computer Systems
                   Architecture Conference"}
                   
@string{AHS =  "Adaptive Hardware and Systems Conference"}

@string{AMWAS  = "Aether-Morpheus Workshop"}

@string{ANNMATH ="The annals of mathematical statistics"}

@string{ARCS="International Conference on Architecture of Computing Systems"}

@string{ASA = {Journal of the American Statistical Association}}

@string{ASAP    = "Proceedings of the International Conference on
                   Application Specific Array Processors"}
@string{ASAP03  = "Proceedings of the 14th International Conference on
                   Application-specific Systems, Architectures and Processors"}
@string{ASAP04  = "Proceedings of the 15th International Conference on
                   Application-specific Systems, Architectures and Processors"}
@string{ASAP05  = "Proceedings of the 16th International Conference on
                   Application-specific Systems, Architectures and Processors"}
@string{ASAP07  = "Proceedings of the 18th International Conference on
                   Application-specific Systems, Architectures and Processors"}
@string{ASAP13  = "Proceedings of the 24th International Conference on
                   Application-specific Systems, Architectures and Processors"}
@string{ASAP15  = "Proceedings of the 26th International Conference on
                   Application-specific Systems, Architectures and Processors"}
@string{ASPDAC  = "Proceedings of the Asia and South Pacific Design
                   Automation Conference"}

@string{ASPLOS98  = "Proceedings of the 8th International Conference 
                     on Architectural Support for Programming Languages
                     and Operating Systems"}
@string{ASPLOS10  = "Proceedings of the 20th International Conference 
                     on Architectural Support for Programming Languages
                     and Operating Systems"}
@string{ASYNC00  = "Proceedings of the 6th International Symposium on
                    Advanced Research in Asynchronous Circuits and Systems"}
@string{ASYNC02  = "Proceedings of the 8th International Symposium on
                    Advanced Research in Asynchronous Circuits and Systems"}
@string{ASYNC03  = "Proceedings of the 9th International Symposium on
                    Asynchronous Circuits and Systems"}
@string{ASYNC04  = "Proceedings of the 10th International Symposium on
                    Asynchronous Circuits and Systems"}
@string{ASYNC05  = "Proceedings of the 11th International Symposium on
                    Asynchronous Circuits and Systems"}

@string{CASES = "Proceedings of the International Conference on
                 Compilers, Architectures, and Synthesis for
                 Embedded Systems"}

@string{CGO04 = "Proceedings of the 2nd International Symposium on
                 Code Generation and Optimization"}

@string{CGO05 = "Proceedings of the 3rd International Symposium on
                 Code Generation and Optimization"}
@string{CGO06 = "Proceedings of the 4th International Symposium on
                 Code Generation and Optimization"}
@string{CGO07 = "Proceedings of the 5th International Symposium on
                 Code Generation and Optimization"}
@string{CGO12 = "Proceedings of the 10th International Symposium on
                 Code Generation and Optimization"}
@string{CGO16 = "Proceedings of the 14th International Symposium on
                 Code Generation and Optimization"}

@string{CHES99  = "Cryptographic Hardware and Embedded Systems---CHES '99"}

@string{CHES00  = "Cryptographic Hardware and Embedded Systems---CHES 2000"}

@string{CHES03  = "Cryptographic Hardware and Embedded Systems---CHES 2003"}

@string{CICC    = "Proceedings of the {IEEE} Custom Integrated Circuit
                   Conference"}

@string{CINC= "Computing in Cardiology Conference"}

@string{IWLS2001 = "Proceeedings of the 10th International Workshop on
                    Logic And Synthesis"}

@string{CODES99 = "Proceedings of the 7th International Workshop on
                   Hardware/Software Codesign"}
@string{CODES00 = "Proceedings of the 8th International Workshop on
                   Hardware/Software Codesign"}
@string{CODES01 = "Proceedings of the 9th International Workshop on
                   Hardware/Software Codesign"}
@string{CODES02 = "Proceedings of the 10th International Workshop on
                   Hardware/Software Codesign"}
@string{CODESISSS = "Proceedings of the International Conference on 
                     Hardware/Software Codesign and System Synthesis"}

@string{CP = "International Conference on Principles and Practice of Constraint Programming"}

@string{CSUR = "ACM Computing Surveys (CSUR)"}

@string{CRYPTO99  = "Advances in Cryptology---CRYPTO '99"}

@string{DAC77   = "Proceedings of the 14th Design Automation Conference"}
@string{DAC83   = "Proceedings of the 20th Design Automation Conference"}
@string{DAC85   = "Proceedings of the 22nd Design Automation Conference"}
@string{DAC93   = "Proceedings of the 30th Design Automation Conference"}
@string{DAC98   = "Proceedings of the 35th Design Automation Conference"}
@string{DAC99   = "Proceedings of the 36th Design Automation Conference"}
@string{DAC00   = "Proceedings of the 37th Design Automation Conference"}
@string{DAC01   = "Proceedings of the 38th Design Automation Conference"}
@string{DAC02   = "Proceedings of the 39th Design Automation Conference"}
@string{DAC03   = "Proceedings of the 40th Design Automation Conference"}
@string{DAC04   = "Proceedings of the 41st Design Automation Conference"}
@string{DAC05   = "Proceedings of the 42nd Design Automation Conference"}
@string{DAC06   = "Proceedings of the 43rd Design Automation Conference"}
@string{DAC07   = "Proceedings of the 44th Design Automation Conference"}
@string{DAC08   = "Proceedings of the 45th Design Automation Conference"}
@string{DAC12   = "Proceedings of the 49th Design Automation Conference"}
@string{DAC13   = "Proceedings of the 50th Design Automation Conference"}
@string{DAC14   = "Proceedings of the 51st Design Automation Conference"}
@string{DAC15   = "Proceedings of the 52nd Design Automation Conference"}
@string{DAC16   = "Proceedings of the 53rd Design Automation Conference"}
@string{DAC17   = "Proceedings of the 54th Design Automation Conference"}
@string{DAC18   = "Proceedings of the 55th Design Automation Conference"}
@string{DAC19   = "Proceedings of the 56th Design Automation Conference"}

@string{DAES = {Design Automation for Embedded Systems}}

@string{DATE    = "Proceedings of the Design, Automation and Test in Europe
                   Conference and Exhibition"}

@string{DSD     = "Proceedings of the Euromicro Symposium on Digital Systems Design"}

@string{EDTC    = "Proceedings of the European conference on Design and Test"}

@string{EET     = "EE Times"}

@string{EMSOFT05  = "Proceedings of the Fifth {ACM} International 
                     Conference on Embedded Software"}

@string{ESSCIRC02 = "Proceedings of the 28th European Solid-State 
                     Circuits Conference"}
@string{ESSCIRC04 = "Proceedings of the 30th European Solid-State
                     Circuits Conference"}

@string{ESTIMEDIA05 = "Proceedings of the 3rd {IEEE} Workshop on Embedded 
                       Systems for Real Time Multimedia"}
                       
@string{ETS = "IEEE European Test Symposium (ETS)"}

@string{FCCM95 = "Proceedings of the 3rd {IEEE} Symposium on 
                  Field-Programmable Custom Computing Machines"}
@string{FCCM96 = "Proceedings of the 4th {IEEE} Symposium on 
                  Field-Programmable Custom Computing Machines"}
@string{FCCM97 = "Proceedings of the 5th {IEEE} Symposium on 
                  Field-Programmable Custom Computing Machines"}
@string{FCCM98 = "Proceedings of the 6th {IEEE} Symposium on 
                  Field-Programmable Custom Computing Machines"}
@string{FCCM99 = "Proceedings of the 7th {IEEE} Symposium on 
                  Field-Programmable Custom Computing Machines"}
@string{FCCM00 = "Proceedings of the 8th {IEEE} Symposium on 
                  Field-Programmable Custom Computing Machines"}
@string{FCCM01 = "Proceedings of the 9th {IEEE} Symposium on 
                  Field-Programmable Custom Computing Machines"}
@string{FCCM02 = "Proceedings of the 10th {IEEE} Symposium on 
                  Field-Programmable Custom Computing Machines"}
@string{FCCM03 = "Proceedings of the 11th {IEEE} Symposium on 
                  Field-Programmable Custom Computing Machines"}
@string{FCCM04 = "Proceedings of the 12th {IEEE} Symposium on 
                  Field-Programmable Custom Computing Machines"}
@string{FCCM06 = "Proceedings of the 14th {IEEE} Symposium on 
                  Field-Programmable Custom Computing Machines"}
@string{FCCM08 = "Proceedings of the 16th {IEEE} Symposium on 
                  Field-Programmable Custom Computing Machines"}
@string{FCCM10 = "Proceedings of the 18th {IEEE} Symposium on 
                  Field-Programmable Custom Computing Machines"}

@string{FPGA98  = "Proceedings of the 1998 {ACM}/{SIGDA} 6th International
                   Symposium on Field Programmable Gate Arrays"}
@string{FPGA04  = "Proceedings of the 2004 {ACM}/{SIGDA} 12th International
                   Symposium on Field Programmable Gate Arrays"}
@string{FPGA05  = "Proceedings of the 2005 {ACM}/{SIGDA} 13th International
                   Symposium on Field Programmable Gate Arrays"}
@string{FPGA13  = "Proceedings of the 2013 {ACM}/{SIGDA} 21st International
                   Symposium on Field Programmable Gate Arrays"}
@string{FPGA16  = "Proceedings of the 2016 {ACM}/{SIGDA} 24th International
                   Symposium on Field Programmable Gate Arrays"}

@string{FPL96  = "Proceedings of the 6th International Workshop on 
                  Field-Programmable Logic and Applications"}

@string{FPL98  = "Proceedings of the 8th International Workshop on 
                  Field-Programmable Logic and Applications"}

@string{FPL99  = "Proceedings of the 9th International Workshop on 
                  Field-Programmable Logic and Applications"}

@string{FPL00  = "Proceedings of the 10th International Conference on 
                  Field-Programmable Logic and Applications"}

@string{FPL01  = "Proceedings of the 10th International Conference on 
                  Field-Programmable Logic and Applications"}

@string{FPL02  = "Proceedings of the 12th International Conference on 
                  Field-Programmable Logic and Applications"}

@string{FPL04  = "Proceedings of the 14th International Conference on 
                  Field-Programmable Logic and Applications"}

@string{FPL07  = "Proceedings of the 17th International Conference on 
                  Field-Programmable Logic and Applications"}

@string{FPL13  = "Proceedings of the 23rd International Conference on 
                  Field-Programmable Logic and Applications"}
                  
@string{FRONTPHYS = "Frontiers in physiology"}

@string{VLSISPS = "Journal of {VLSI} Signal Processing Systems"}

@string{GLSVLSI97 = "Proceedings of the 7th Great Lakes Symposium
                     on {VLSI}"}
@string{GLSVLSI03 = "Proceedings of the 13th {ACM} Great Lakes Symposium
                     on {VLSI}"}
@string{GLSVLSI04 = "Proceedings of the 14th {ACM} Great Lakes Symposium
                     on {VLSI}"}
      
@string{GSPX  = "Proceedings of the International Global Signal 
                 Processing Conference"}
                 
@string{HEART = "International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies"}

@string{HIPEAC = "International conference on High-Performance
                   Embedded Architectures and Compilers"}

@string{HPCA03 = "Proceedings of the 9th International Symposium on 
                  High-Performance Computer Architecture"} 
@string{HPCA07 = "Proceedings of the 13th International Symposium on 
                  High-Performance Computer Architecture"} 

@string{HPCA14 = "Proceedings of the 20th International Symposium on 
                  High-Performance Computer Architecture"}
@string{ICCAD   = "Proceedings of the International Conference on
                   Computer Aided Design"}

@string{ICCD    = "Proceedings of the International Conference on
                   Computer Design"}
                   
 @string{ICFPLA  ="International Conference on Field Programmable Logic and Applications"}
                   
@string{ICGT06  = "Proceedings of the 3rd Internatial Conference on
                   Graph Transformations"}

@string{ICECS02 = "Proceedings of the 9th {IEEE} International Conference 
                   on Electronics, Circuits and Systems"}

@string{ICML96 = {Proceedings of the 13rd international conference on Machine learning}} 
                  
@string{ICML06 = {Proceedings of the 23rd international conference on Machine learning}}

@string{IEEECAL  = "{IEEE} Computer Architecture Letters"}

@string{IEEECOMP = "{IEEE} Transactions on Computers"}

@string{IEEEDTC = "{IEEE} Design and Test of Computers"}

@string{IEEEDT = "{IEEE} Design and Test"}

@string{IEEEJSSC = "{IEEE} Journal of Solid-State Circuits"}

@string{IEEEMICRO = "{IEEE} Micro"}

@string{IEEEPROC = "Proceedings of the {IEEE}"}

@string{IEEETEC = "{IEEE} Transactions on Evolutionary Computation"}

@string{IEEETC  = "{IEEE} Transactions on Computers"}

@string{IEEETCAD = "{IEEE} Transactions on Computer-Aided Design of 
                    Integrated Circuits and Systems"}

@string{IEEETCASI  = "{IEEE} Transactions on Circuits and Systems 
                       {I}---Fundamental Theory and Applications"}

@string{IEEETCASII = "{IEEE} Transactions on Circuits and Systems 
                       {II}---Analog and Digital Signal Processing"}

@string{IEEETED  = "{IEEE} Transactions on Electron Devices"}

@string{IEEETNN = "{IEEE} Transactions on Neural Networks"}

@string{IEEETPDS = "{IEEE} Transactions on Parallel and Distributed Systems"}

@string{IEEETSSC = "{IEEE} Transactions on Systems Science and Cybernetics"}

@string{IEEETVLSI = "{IEEE} Transactions on Very Large Scale Integration 
                     ({VLSI}) Systems"}

@string{IEEEQE = "Proceedings of 4th {IEEE} International Symposium on
                  Quality Electronic Design"}

@string{IEICETE = "{IEICE} Transactions on Electronics"}

@string{IEICETIS = "{IEICE} Transactions on Information and Systems"}  

@string{IET = {IET computers \& digital techniques}}

@string{IJPP = {International Journal of Parallel Programming}}

@string{IOLTS05 = "Proceedings of 11th {IEEE} International On-Line
Testing Symposium"}

@string{IOLTS06 = "Proceedings of 12th {IEEE} International On-Line
Testing Symposium"}

@string{IPDPS07 = "Proceedings of the 2007 IEEE International Parallel and Distributed Processing Symposium, 2007"}

@string{IPCCC94 = {Proceeding of 13th IEEE Annual International Phoenix Conference on Computers and Communications}}

@string{ISCA90  = "Proceedings of the 17th Annual International
                   Symposium on Computer Architecture"}
@string{ISCA91  = "Proceedings of the 18th Annual International
                   Symposium on Computer Architecture"}
@string{ISCA94  = "Proceedings of the 21st Annual International
                   Symposium on Computer Architecture"}
@string{ISCA97  = "Proceedings of the 24th Annual International
                   Symposium on Computer Architecture"}
@string{ISCA98  = "Proceedings of the 25th Annual International
                   Symposium on Computer Architecture"}
@string{ISCA99  = "Proceedings of the 26th Annual International
                   Symposium on Computer Architecture"}
@string{ISCA00  = "Proceedings of the 27th Annual International
                   Symposium on Computer Architecture"}
@string{ISCA01  = "Proceedings of the 28th Annual International
                   Symposium on Computer Architecture"}
@string{ISCA02  = "Proceedings of the 29th Annual International
                   Symposium on Computer Architecture"}
@string{ISCA03  = "Proceedings of the 30th Annual International
                   Symposium on Computer Architecture"}
@string{ISCA04  = "Proceedings of the 31st Annual International
                   Symposium on Computer Architecture"}
@string{ISCA05  = "Proceedings of the 32nd Annual International
                   Symposium on Computer Architecture"}
@string{ISCA06  = "Proceedings of the 33nd Annual International
                   Symposium on Computer Architecture"}
@string{ISCA10  = "Proceedings of the 37th Annual International
                   Symposium on Computer Architecture"}
@string{ISCA14  = "Proceedings of the 41st Annual International
                   Symposium on Computer Architecture"}
@string{ISCA15  = "Proceedings of the 42nd Annual International
                   Symposium on Computer Architecture"}
@string{ISCA16  = "Proceedings of the 43rd Annual International
                   Symposium on Computer Architecture"}

@string{ISCAS85 = "Proceedings of IEEE Int'l Symposium Circuits and Systems (ISCAS'85)"}

@string{ISCAS02 = "Proceedings of the 2002 {IEEE} International Symposium on
                 Circuits and Systems"}

@string{ISCAS04 = "Proceedings of the 2004 {IEEE} International Symposium on
                 Circuits and Systems"}

@string{ISCAS05 = "Proceedings of the 2005 {IEEE} International Symposium on
                 Circuits and Systems"}
@string{ISCAS08 = "Proceedings of the 2008 {IEEE} International Symposium on
Circuits and Systems"}
@string{ISCAS18 = "Proceedings of the 2018 {IEEE} International Symposium on
Circuits and Systems"}

@string{ISIT = "Proceedings of the {IEEE} International Symposium on
                 Information Theory"}

@string{ISLPED =  "Proceedings of the International Symposium on Low
                   Power Electronics and Design"}

@string{ISSCC  =  "{IEEE} International Solid-State Circuits Conference, 
                   Digest of Technical Paper"}

@string{ISSS99  = "Proceedings of the 12th International Symposium on System 
                   Synthesis"}
@string{ISSS00  = "Proceedings of the 13th International Symposium on System 
                   Synthesis"}
@string{ISSS01  = "Proceedings of the 14th International Symposium on System 
                   Synthesis"}
@string{ISSS02  = "Proceedings of the 15th International Symposium on System 
                   Synthesis"}

@string{ISVLSI = {IEEE Computer Society Annual Symposium on VLSI}}
                   
@string{JMLR = "Journal of Machine Learning Research"}

@string{JSA     = "Journal of Systems Architecture"}

@string{JUCS = "Journal of universal computer science"}

@string{JVSP    = "Journal of {VLSI} Signal Processing"}

@string{LCPC = "Proceedings of the International Workshop on Languages and Compilers for Parallel Computing"}

@string{LCTES03 = "Proceedings of the 2003 ACM Conference on Languages,
                   Compilers, and Tools for Embedded Systems"}
@string{LCTES04 = "Proceedings of the 2004 ACM Conference on Languages,
                   Compilers, and Tools for Embedded Systems"}
@string{LCTES05 = "Proceedings of the 2005 ACM Conference on Languages,
                   Compilers, and Tools for Embedded Systems"}
@string{LCTES06 = "Proceedings of the 2006 ACM Conference on Languages,
                   Compilers, and Tools for Embedded Systems"}
@string{LCTES07 = "Proceedings of the 2007 ACM Conference on Languages,
                   Compilers, and Tools for Embedded Systems"}

@string{LNCS    = "Lecture Notes in Computer Science"}

@string{COMPARC92 = "Proceedings of the 19th Annual International 
                     Symposium on Computer Architecture"}
                     
@string{MDPISENS = "Sensors"}
                     
@string{MEMOCODE10 = "Proceedings of the 8th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE)"}
                     
@string{MICRO89 = "MICRO 22: Proceedings of the 22nd Annual International
                   Workshop on Microprogramming and Microarchitecture"}
@string{MICRO92 = "MICRO 25: Proceedings of the 25th Annual International
                   Symposium on Microarchitecture"}
@string{MICRO93 = "MICRO 26: Proceedings of the 26th Annual International
                   Symposium on Microarchitecture"}
@string{MICRO94 = "MICRO 27: Proceedings of the 27th Annual International
                   Symposium on Microarchitecture"}
@string{MICRO96 = "MICRO 29: Proceedings of the 29th Annual International
                   Symposium on Microarchitecture"}
@string{MICRO97 = "MICRO 30: Proceedings of the 30th Annual International
                   Symposium on Microarchitecture"}
@string{MICRO98 = "MICRO 31: Proceedings of the 31st Annual International
                   Symposium on Microarchitecture"}
@string{MICRO99 = "MICRO 32: Proceedings of the 32nd Annual International
                   Symposium on Microarchitecture"}
@string{MICRO00 = "MICRO 33: Proceedings of the 33rd Annual International
                   Symposium on Microarchitecture"}
@string{MICRO01 = "MICRO 34: Proceedings of the 34th Annual International
                   Symposium on Microarchitecture"}
@string{MICRO02 = "MICRO 35: Proceedings of the 35th Annual International
                   Symposium on Microarchitecture"}
@string{MICRO03 = "MICRO 36: Proceedings of the 36th Annual International
                   Symposium on Microarchitecture"}
@string{MICRO04 = "MICRO 37: Proceedings of the 37th Annual International
                   Symposium on Microarchitecture"}
@string{MICRO08 = "MICRO 41: Proceedings of the 41st Annual International
                   Symposium on Microarchitecture"}
@string{MICRO13 = "MICRO 46: Proceedings of the 46st Annual International
                   Symposium on Microarchitecture"}
@string{MICRO16 = "MICRO 49: Proceedings of the 46st Annual International
                   Symposium on Microarchitecture"}

@string{MOBICOM01 = "Proceedings of the 7th Conference on Mobile
                   Computing and Networking"}

@string{MPR     = "Microprocessor Report"}

@string{MWSCAS04 = "Proceedings of the 47th {IEEE} International Midwest
                   Symposium on Circuits and Systems"}
                   
@string{NIPS00 = "Proceedings of the 13th International Conference on Neural Information Processing Systems"}                   

@string{PACT99  = "Proceedings of the 8th International
                   Conference on Parallel Architecture and Compilation
                   Techniques"}

@string{PACT04  = "Proceedings of the 13th International
                   Conference on Parallel Architecture and Compilation
                   Techniques"}

@string{PACT08  = "Proceedings of the 17th International
                   Conference on Parallel Architecture and Compilation
                   Techniques"}

@string{PATMOS04 = "Proceedings of the 14th {IEEE} International
                    Workshop on Power and Timing Modeling, 
                    Optimization and Simulation"}

@string{PHD     = "{Ph.D.} Thesis"}

@string{PHYSIOMEAS = "Physiological measurement"}

@string{PKC03   = "Public Key Cryptography---{PKC} 2003"}

@string{PLDI94  = "Proceedings of the {ACM} {SIGPLAN}'94 Conference on
                   Programming Language Design and Implementation"}

@string{PLDI00  = "Proceedings of the {ACM} {SIGPLAN}'00 Conference on
                   Programming Language Design and Implementation"}

@string{PLDI01  = "Proceedings of the {ACM} {SIGPLAN}'01 Conference on
                   Programming Language Design and Implementation"}
                   
@string{PLDI02  = "Proceedings of the {ACM} {SIGPLAN}'02 Conference on
                   Programming Language Design and Implementation"}
                   
@string{PLDI12  = "Proceedings of the {ACM} {SIGPLAN}'12 Conference on
                   Programming Language Design and Implementation"}
                   

@string{POPL83  = "Proceedings of the 10th {ACM} Symposium on
                   Principles of Programming Language"}

@string{POPL92  = "Proceedings of the 19th {ACM} {SIGPLAN-SIGACT}
                   Symposium on Principles of Programming Language"}
                   
 @string{PROCEDIA = "Procedia Computer Science"}

@string{RAW04   = "Proceedings of the 11th Reconfigurable Architectures 
                   Workshop"}

@string{SAMOS = "International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation"}

@string{SAMOS07 = "Proceedings of the 7th Workshop on
                   Simulation, Architectures and Modeling of Systems"}
                   
 @string{SBAC04 = {Proceedings of the 16th Symposium on Computer Architecture 
                 and High Performance Computing {(SBAC-PAD'04)}}}
 
 @string{SAT04 = "Proceedings of the 7th International Conference on Theory and Applications of Satisfiability Testing"}

@string{SCOPES04 = "Proceedings of the 8th International Workshop on 
                    Software and Compilers for Embedded Systems"}

@string{SEAMS17 = {Proceedings of the 12th International Symposium on Software Engineering for Adaptive and Self-Managing Systems}}

@string{SEIZURE = "Seizure"}

@string{SIAMCOMP  = "{SIAM} Journal on Computing"}

@string{SIES = {International Symposium on Industrial Embedded Systems}}

@string{SIGARCH = {ACM SIGARCH Computer Architecture News}}

@string {SIGSOFT = "SIGSOFT symposium and European conference on Foundations of software engineering"}

@string{SIGPLANNOTICES = "{SIGPLAN} Notices"}
@string{SIGPLAN = "{ACM SIGPLAN} Notices"}

@string{SOC  = "Proceedings of the International Symposium on
                System-on-Chip"}

@string{SOCC = "International System-on-Chip Conference"}
                
@string{SMARTWORLD = "Smart World Congress"}

@string{SSCI="Symposium Series on Computational Intelligence (SSCI)"}

@string{STTT = "International Journal on Software Tools for Technology Transfer"}

@string{TODAES  = "{ACM} Transactions on Design Automation of Electronic
                   Systems  ({TODAES})"}

@string{TOPAMI  = "{IEEE} Transactions on Pattern Analysis and Machine Intelligence"}

@string{LOPLAS = "{ACM} Letters on Programming Languages and Systems ({LOPLAS})" }

@string{TOPLAS = "{ACM} Transactions on Programming Languages and Systems ({TOPLAS})" }

@string{TECS    = "{ACM} Transactions on Embedded Computing Systems ({TECS})"}

@string{TETC = {IEEE Transactions on Emerging Topics in Computing}}

@string{UAI = "Proceedings of the 32nd Conference on Uncertainty in Artificial Intelligence"}

@string{VLSI96  = "Proceedings of the 9th International Conference on
                   {VLSI} Design"}

@string{VLSI01  = "Proceedings of the 14th International Conference on
                   {VLSI} Design"}
@string{VLSI04  = "Proceedings of the 17th International Conference on
                   {VLSI} Design"}
@string{VLSI06  = "Proceedings of the 19th International Conference on
                   {VLSI} Design"}
@string{VLSI07  = "Proceedings of the 20th International Conference on
                   {VLSI} Design"}
@string{VLSI11  = "Proceedings of the 24th International Conference on
                   {VLSI} Design"}

@string{VLSIDAT = {International Symposium on VLSI Design, Automation and Test}}

@string{VTS99  = "Proceedings of the 17th {IEEE} {VLSI} Test Symposium"}

@string{WASP02  = "Proceedings of the 1st Workshop on Application
                   Specific Processors"}
@string{WASP03  = "Proceedings of the 2nd Workshop on Application
                   Specific Processors"}
@string{WASP04  = "Proceedings of the 3rd Workshop on Application
                   Specific Processors"}
@string{WASP05  = "Proceedings of the 4th Workshop on Application
                   Specific Processors"}
@string{SASP08  = "Proceedings of the 6th Symposium on Application
                   Specific Processors"}
@string{SASP09  = "Proceedings of the 7th Symposium on Application
                   Specific Processors"}
@string{SASP11  = "Proceedings of the 9th Symposium on Application
                   Specific Processors"}

@string{TRETS = "{ACM} Transactions on Reconfigurable Technology and Systems
                   ({TRETS})"}

@string{WACV = {IEEE Winter Conference on Applications of Computer Vision (WACV)}}

@string{WWC01 = {Proceedings of the {IEEE} 4th Annual Workshop on
                 Workload Characterization}}
 



%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Entries

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



@inproceedings{BauerJun11,
  author    = {Lars Bauer and
               Muhammad Shafique and
               J{\"o}rg Henkel},
  title     = {Concepts, architectures, and run-time systems for efficient
               and adaptive reconfigurable processors},
  booktitle = AHS,
  year      = {2011},
  pages     = {80-87},
  ee        = {http://dx.doi.org/10.1109/AHS.2011.5963920},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@Misc{TensilicaWeb,
  key =          "Tensilica",
  title =        {Xtensa Customizable Processors: http://ip.cadence.com/ipportfolio/tensilica-ip/xtensa-customizable},
  url = {http://ip.cadence.com/ipportfolio/tensilica-ip/xtensa-customizable},
  note =         {},
  year =         {}
}



@article{VassiliadisFeb09,
  author    = {Nikolaos Vassiliadis and
               George Theodoridis and
               Spiridon Nikolaidis},
  title     = {The {ARISE} Approach for Extending Embedded Processors With
               Arbitrary Hardware Accelerators},
  journal   = IEEETVLSI,
  volume    = {17},
  number    = {2},
  month= feb,
  year      = {2009},
  pages     = {221-233}
  }


@article{AhnJan13,
  title={Isomorphism-aware identification of custom instructions with {I}/{O} serialization},
  author={Ahn, Junwhan and Choi, Kiyoung},
  journal=IEEETCAD,
  volume={32},
  number={1},
  pages={34--46},
  month = jan,
  year={2013},
  publisher={IEEE}
}


@INPROCEEDINGS{LeeserApr06, 
author={Haiqian Yu and Leeser, M.}, 
booktitle=FCCM06, 
title={Automatic Sliding Window Operation Optimisation for {FPGA}-Based 
Computing Boards}, 
year={2006}, 
month={April}, 
pages={76--88}, 
}

@inproceedings{DongMar07,
  author    = {Yazhuo Dong and
               Yong Dou and
               Jie Zhou},
  title     = {Optimized Generation of Memory Structure in Compiling Window Operations
               onto Reconfigurable Hardware},
  booktitle = {Reconfigurable Computing: Architectures, Tools and Applications, {ARC}},
  pages     = {110--121},
  year      = {2007},
}

@inproceedings{DongJan07,
 author = {Dong, Yazhuo and Dou, Yong},
 title = {A Parameterized Architecture Model in High Level Synthesis for Image Processing Applications},
 booktitle = ASPDAC,
 year = {2007},
 pages = {523--528},
} 


@InProceedings{HameedJun10,
 author = {Hameed, Rehan and Qadeer, Wajahat and Wachs, Megan and Azizi, Omid and Solomatnikov, Alex and Lee, Benjamin C. and Richardson, Stephen and Kozyrakis, Christos and Horowitz, Mark},
 title = {Understanding sources of inefficiency in general-purpose chips},
 booktitle = ISCA10,
 year = {2010},
 pages = {37--47},
 publisher = {ACM},
 address = {Saint-Malo, France},
 month = {June}
} 
@article{HameedOct11,
  author    = {Rehan Hameed and
               Wajahat Qadeer and
               Megan Wachs and
               Omid Azizi and
               Alex Solomatnikov and
               Benjamin C. Lee and
               Stephen Richardson and
               Christos Kozyrakis and
               Mark Horowitz},
  title     = {Understanding sources of inefficiency in general-purpose
               chips},
  journal   = {Commun. ACM},
  volume    = {54},
  number    = {10},
  year      = {2011},
  pages     = {85-93},
}

@article{GiaquintaAug13,
  author    = {Emanuele Giaquinta and
               Laura Pozzi},
  title     = {An Effective Exact Algorithm and a New Upper Bound for the Number
               of Contacts in the Hydrophobic-Polar Two-Dimensional Lattice Model},
  journal   = {Journal of Computational Biology},
  volume    = {20},
  number    = {8},
  pages     = {593--609},
  year      = {2013},
}

@article{GiaquintaMar15,
  author    = {Emanuele Giaquinta 
               and Anadi Mishra 
               and Laura Pozzi},
  title     = {Maximum Convex Subgraphs under {I/O} Constraint 
               for Automatic Identification of Custom Instructions},
  journal   = IEEETCAD,
  volume    = {34},
  number    = {3},
  year      = {2015},
  pages     = {483-494},
}

@inproceedings{GaluzziOct06,
  author    = {Galuzzi, Carlo and Panainte, Elena Moscu and Yankova, Yana and Bertels, Koen and Vassiliadis, Stamatis},
  title     = {Automatic selection of application-specific instruction-set extensions},
  booktitle = CODESISSS,
  month = oct,
  pages     = {160--165},
  year      = {2006},
}

@inproceedings{AguilarJune16,
  author={Aguilar, Miguel Angel and Leupers, Rainer and Ascheid, Gerd and Murillo, Luis Gabriel},
  title={Automatic parallelization and accelerator offloading for embedded applications on heterogeneous MPSoCs},
  booktitle=DAC16,
  pages={49:1-49:6},
  month = jun,
  year={2016},
  organization={ACM}
}

@inproceedings{MantovaniMar16,
  title={High-level synthesis of accelerators in embedded scalable platforms},
  author={Mantovani, Paolo and Di Guglielmo, Giuseppe and Carloni, Luca P},
  booktitle={Design Automation Conference (ASP-DAC), 2016 21st Asia and South Pacific},
  pages={204--211},
  year={2016},
  organization={IEEE}
}

@inproceedings{CotaJun15,
  title={An analysis of accelerator coupling in heterogeneous architectures},
  author={Cota, Emilio G and Mantovani, Paolo and Di Guglielmo, Giuseppe and Carloni, Luca P},
  booktitle=DAC15,
  pages={1--6},
  month=jun,
  year={2015},
  organization={ACM}
}

@inproceedings{MantovaniAug16,
  title={An {FPGA}-based infrastructure for fine-grained {DVFS} analysis in high-performance embedded systems},
  author={Mantovani, Paolo and Cota, Emilio G and Tien, Kevin and Pilato, Christian and Di Guglielmo, Giuseppe and Shepard, Ken and Carloni, Luca P},
  booktitle={Design Automation Conference (DAC), 2016 53nd ACM/EDAC/IEEE},
  pages={1--6},
  year={2016},
  organization={IEEE}
}


@techreport{ZacharopoulosMar17,
  author={Zacharopoulos, Georgios and Pozzi, Laura},
  title={Clr{F}req{C}{F}{G}{P}rinter: A Tool for Frequency Annotated Control Flow Graph Generation},
  year={2017},
  month =  mar,
  institution =  "European LLVM Developers Meeting"
}

%ML - Loop Unrolling Papers

@inproceedings{KurraApr07,
  title={The impact of loop unrolling on controller delay in high level synthesis},
  author={Kurra, Srikanth and Singh, Neeraj Kumar and Panda, Preeti Ranjan},
  booktitle=DATE,
  pages={391--396},
  year={2007},
  organization={EDA Consortium}
}

@inproceedings{StephensonApr05,
  title={Predicting unroll factors using supervised classification},
  author={Stephenson, Mark and Amarasinghe, Saman},
  booktitle=CGO05,
  pages={123--134},
  year={2005},
  organization={IEEE}
}

@inproceedings{MonsifrotAug02,
  title={A machine learning approach to automatic production of compiler heuristics},
  author={Monsifrot, Antoine and Bodin, Fran{\c{c}}ois and Quiniou, Rene},
  booktitle={AIMSA},
  volume={2},
  pages={41--50},
  year={2002},
  organization={Springer}
}

@inproceedings{AgakovMar06,
  title={Using machine learning to focus iterative optimization},
  author={Agakov, Felix and Bonilla, Edwin and Cavazos, John and Franke, Bj{\"o}rn and Fursin, Grigori and O'Boyle, Michael FP and Thomson, John and Toussaint, Marc and Williams, Christopher KI},
  booktitle=CGO06,
  pages={295--305},
  year={2006},
  organization={IEEE Computer Society}
}

@article{KulkarniOct12,
  title={Mitigating the compiler optimization phase-ordering problem using machine learning},
  author={Kulkarni, Sameer and Cavazos, John},
  journal=SIGPLAN,
  volume={47},
  number={10},
  pages={147--162},
  year={2012},
  publisher={ACM}
}

%LP: a reference was duplicated: LiuJul13 and LiuJun13
% I have removed the duplication.
% The one to be used is LiuJun13 --- LiuJul13 was wrong and no longer exists

@inproceedings{ReagenJun16,
  title={Minerva: Enabling low-power, highly-accurate deep neural network accelerators},
  author={Reagen, Brandon and Whatmough, Paul and Adolf, Robert and Rama, Saketh and Lee, Hyunkwang and Lee, Sae Kyu and Hern{\'a}ndez-Lobato, Jos{\'e} Miguel and Wei, Gu-Yeon and Brooks, David},
  booktitle=ISCA16,
  pages={267--278},
  year={2016},
  organization={IEEE}
}

@article{LeeApr13,
  title={A low-power processor with configurable embedded machine-learning accelerators for high-order and adaptive analysis of medical-sensor signals},
  author={Lee, Kyong Ho and Verma, Naveen},
  journal={IEEE Journal of Solid-State Circuits},
  volume={48},
  number={7},
  pages={1625--1637},
  year={2013},
  publisher={IEEE}
}

@inproceedings{XiaoMay18,
  title={AEAS-Towards High Energy-efficiency Design for OpenSSL Encryption Acceleration through {HW}/{SW} Co-design},
  author={Xiao, Chunhua and Xie, Yuhua and Zhang, Lei},
  booktitle={Proceedings of the 2018 on Great Lakes Symposium on VLSI},
  pages={171--176},
  year={2018},
  organization={ACM}
}

@article{GruttnerNov13,
  title={The COMPLEX reference framework for {HW}/{SW} co-design and power management supporting platform-based design-space exploration},
  author={Gr{\"u}ttner, Kim and Hartmann, Philipp A and Hylla, Kai and Rosinger, Sven and Nebel, Wolfgang and Herrera, Fernando and Villar, Eugenio and Brandolese, Carlo and Fornaciari, William and Palermo, Gianluca and others},
  journal={Microprocessors and Microsystems},
  volume={37},
  number={8},
  pages={966--980},
  year={2013},
  publisher={Elsevier}
}

% PULP papers

@inproceedings{MelpignanoJune12,
  title={Platform 2012, a many-core computing accelerator for embedded {S}o{C}s: performance evaluation of visual analytics applications},
  author={Melpignano, Diego and Benini, Luca and Flamand, Eric and Jego, Bruno and Lepley, Thierry and Haugou, Germain and Clermidy, Fabien and Dutoit, Denis},
  booktitle=DAC12,
  pages={1137--1142},
  year={2012},
  organization={ACM}
}

@article{ContiSep16,
  title={PULP: A ultra-low power parallel accelerator for energy-efficient and flexible embedded vision},
  author={Conti, Francesco and Rossi, Davide and Pullini, Antonio and Loi, Igor and Benini, Luca},
  journal={Journal of Signal Processing Systems},
  volume={84},
  number={3},
  pages={339--354},
  year={2016},
  publisher={Springer}
}

@article{PulliniJan17,
  title={A heterogeneous multicore system on chip for energy efficient brain inspired computing},
  author={Pullini, Antonio and Conti, Francesco and Rossi, Davide and Loi, Igor and Gautschi, Michael and Benini, Luca},
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
  volume={65},
  number={8},
  pages={1094--1098},
  year={2017},
  publisher={IEEE}
}

@inproceedings{SchiavoneSep17,
  title={Slow and steady wins the race? a comparison of ultra-low-power risc-v cores for internet-of-things applications},
  author={Schiavone, Pasquale Davide and Conti, Francesco and Rossi, Davide and Gautschi, Michael and Pullini, Antonio and Flamand, Eric and Benini, Luca},
  booktitle={27th International Symposium on Power and Timing Modeling, Optimization and Simulation ({PATMOS})},
  pages={1--8},
  year={2017},
  organization={IEEE}
}

@article{MarianiApr12,
  title={OSCAR: An optimization methodology exploiting spatial correlation in multicore design spaces},
  author={Mariani, Giovanni and Palermo, Gianluca and Zaccaria, Vittorio and Silvano, Cristina},
  journal=IEEETCAD,
  volume={31},
  number={5},
  pages={740--753},
  year={2012},
  publisher={IEEE}
}

@inproceedings{XydisMar13,
  title={A meta-model assisted coprocessor synthesis framework for compiler/architecture parameters customization},
  author={Xydis, Sotirios and Palermo, Gianluca and Zaccaria, Vittorio and Silvano, Cristina},
  booktitle=DATE,
  pages={659--664},
  year={2013},
}


@inproceedings{ZuluagaJun12,
  title={Smart design space sampling to predict {P}areto-optimal solutions},
  author={Zuluaga, Marcela and Krause, Andreas and Milder, Peter and P{\"u}schel, Markus},
  booktitle=SIGPLAN,
  volume={47},
  number={5},
  pages={119--128},
  year={2012}
}

@article{PedregosaOct11,
  title={Scikit-learn: Machine learning in Python},
  author={Pedregosa, Fabian and Varoquaux, Ga{\"e}l and Gramfort, Alexandre and Michel, Vincent and Thirion, Bertrand and Grisel, Olivier and Blondel, Mathieu and Prettenhofer, Peter and Weiss, Ron and Dubourg, Vincent and others},
  journal={Journal of Machine Learning Research},
  volume={12},
  pages={2825--2830},
  year={2011}
}

% HW/SW Partitioning Papers

@inproceedings{NogueraJun01,
  title     = {A {HW/SW} partitioning algorithm for dynamically reconfigurable architectures},
  author    = {Noguera, Juanjo and Badia, Rosa M},
  booktitle = {DAC},
  pages     = {729--734},
  year      = {2001},
}

@book{Knerr04,
  author    = {Knerr, Bastian and Holzer, Martin and Rupp, Markus},
  title     = {{HW/SW} partitioning using high level metrics},
  year      = {2004},
  publisher = {Citeseer}
}

@article{MartiFeb12,
  author    = {Kevin Martin and
               Christophe Wolinski and
               Krzysztof Kuchcinski and
               Antoine Floch and
               Fran{\c{c}}ois Charot},
  title     = {Constraint Programming Approach to Reconfigurable Processor Extension
               Generation and Application Compilation},
  journal   = TRETS,
  volume    = {5},
  number    = {2},
  pages     = {10},
  year      = {2012},
}

@article{ImplicitUnrolling,
  author    = {Emanuele Giaquinta 
               and Anadi Mishra 
               and Giovanni Ansaloni
               and Laura Pozzi},
  title     = {Implicit Loop Unrolling for Automatic Identification of Custom Instructions},
  note     = "In preparation",
}

@article{ReuseBuffers,
  author    = {Anadi Mishra
               and Giovanni Ansaloni
               and Laura Pozzi},
  title     = {Automatic Generation of Custom Storage for Custom Instructions
               in Sliding-Window Applications},
  note =         "In preparation"
}


@inproceedings{VenkateshMar10,
  author    = {Ganesh Venkatesh and
               Jack Sampson and
               Nathan Goulding and
               Saturnino Garcia and
               Vladyslav Bryksin and
               Jose Lugo-Martinez and
               Steven Swanson and
               Michael Bedford Taylor},
  title     = {Conservation cores: reducing the energy of mature computations},
  booktitle = ASPLOS10,
  year      = {2010},
  pages     = {205-218},
}

@inproceedings{VillarrealMay10,
  author    = {Jason R. Villarreal and
               Adrian Park and
               Walid A. Najjar and
               Robert Halstead},
  title     = {Designing Modular Hardware Accelerators in {C} with {ROCCC}
               2.0},
  booktitle = FCCM10,
  year      = {2010},
  pages     = {127-134},
}

@article{BuyukkurtJul10,
  author    = {Betul Buyukkurt and
               John Cortes and
               Jason R. Villarreal and
               Walid A. Najjar},
  title     = {Impact of high-level transformations within the {ROCCC} framework},
  journal   = {TACO},
  volume    = {7},
  number    = {4},
  year      = {2010},
  pages     = {17},
}

@Misc{ConveyJun12,
  key =    {ConveyJun12},
  title =  {Hybrid-core: The Big Data Computing Architecture (White Paper), http://www.conveycomputer.com},
  url = {http://www.conveycomputer.com},
  note =   {Convey Computer},
  year =   2012
}

@inproceedings{StojilovicMar12,
  author    = {Mirjana Stojilovic and
               David Novo and
               Lazar Saranovac and
               Philip Brisk and
               Paolo Ienne},
  title     = {Selective flexibility: Breaking the rigidity of datapath
               merging},
  booktitle = DATE,
  year      = {2012},
  pages     = {1543-1548},
}

@article{VermaMar10,
  author    = {Ajay K. Verma and
               Philip Brisk and
               Paolo Ienne},
  title     = {Fast, Nearly Optimal {ISE} Identification With {I/O} Serialization
               Through Maximal Clique Enumeration},
  journal   = IEEETCAD,
  volume    = {29},
  number    = {3},
  year      = {2010},
  pages     = {341-354},
}

@article{LinApr12,
  author    = {Hai Lin and
               Yunsi Fei},
  title     = {Resource Sharing of Pipelined Custom Hardware Extension for Energy-Efficient
               Application-Specific Instruction Set Processor Design},
  journal   = {{ACM} Trans. Design Autom. Electr. Syst.},
  year      = {2012},
  volume    = {17},
  number    = {4},
  pages     = {39},
}

@inproceedings{ZuluagaJul09,
  author    = {Marcela Zuluaga and
               Theo Kluter and
               Philip Brisk and
               Nigel P. Topham and
               Paolo Ienne},
  title     = {Introducing control-flow inclusion to support pipelining in custom
               instruction set extensions},
  booktitle = SASP09,
  year      = {2009},
  pages     = {114--121},
}


@inproceedings{ZuluagaJuly10,
  author    = {Marcela Zuluaga and
               Nigel P. Topham},
  title     = {Exploring the unified design-space of custom-instruction selection
               and resource sharing},
  booktitle = {Proceedings of the 2010 International Conference on Embedded Computer
               Systems: Architectures, Modeling and Simulation {(IC-SAMOS} 2010),
               Samos, Greece, July 19-22, 2010},
  year      = {2010},
  pages     = {282--291},
  ee        = {http://dx.doi.org/10.1109/ICSAMOS.2010.5642056},
  doi       = {10.1109/ICSAMOS.2010.5642056},
  timestamp = {Wed, 24 Sep 2014 14:06:18 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/samos/ZuluagaT10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@article{ZuluagaDec09,
  author    = {Marcela Zuluaga and
               Nigel P. Topham},
  title     = {Design-Space Exploration of Resource-Sharing Solutions for
               Custom Instruction Set Extensions},
  journal   = IEEETCAD,
  volume    = {28},
  number    = {12},
  year      = {2009},
  pages     = {1788-1801},
}

@inproceedings{ChenJun11,
  author    = {Liang Chen and
               Tulika Mitra},
  title     = {Shared reconfigurable fabric for multi-core customization},
  booktitle = {DAC},
  year      = {2011},
  pages     = {830-835},
}

@inproceedings{GaluzziMar09,
  author    = {Carlo Galuzzi and
               Dimitris Theodoropoulos and
               Roel Meeuws and
               Koen Bertels},
  title     = {Algorithms for the automatic extension of an instruction-set},
  booktitle = DATE,
  year      = {2009},
  pages     = {548-553},
}



@article{GaluzziFeb11,
  author    = {Carlo Galuzzi and
               Koen Bertels},
  title     = {The Instruction-Set Extension Problem: A Survey},
  journal   = TRETS,
  volume    = {4},
  number    = {2},
  year      = {2011},
  pages     = {18:1-18:28},
}

@inproceedings{LinJun06,
  author    = {Yuan Lin and
               Hyunseok Lee and
               Mark Woh and
               Yoav Harel and
               Scott A. Mahlke and
               Trevor N. Mudge and
               Chaitali Chakrabarti and
               Kriszti{\'a}n Flautner},
  title     = {SODA: A Low-power Architecture For Software Radio},
  booktitle = ISCA06,
  year      = {2006},
  pages     = {89-101},
 }
@inproceedings{WohNov08,
  author    = {Mark Woh and
               Yuan Lin and
               Sangwon Seo and
               Scott A. Mahlke and
               Trevor N. Mudge and
               Chaitali Chakrabarti and
               Richard Bruce and
               Danny Kershaw and
               Alastair Reid and
               Mladen Wilder and
               Kriszti{\'a}n Flautner},
  title     = {From SODA to scotch: The evolution of a wireless baseband
               processor},
  booktitle = MICRO08,
  year      = {2008},
  pages     = {152-163},
}
@inproceedings{Clark07,
  author    = {Nathan Clark and
               Amir Hormati and
               Sami Yehia and
               Scott A. Mahlke and
               Kriszti{\'a}n Flautner},
  title     = {Liquid {SIMD}: Abstracting {SIMD} Hardware using Lightweight
               Dynamic Mapping},
  booktitle = HPCA07,
  year      = {2007},
  pages     = {216-227},
}
%% LP fns13

@Article{RossiJan05,
  key =    "Ros",
  author =   "Daniele Rossi and Andr{\'e} K. Nieuwland and Atul
                  Katoch and Cecilia Metra",
  title =  "Exploiting {ECC} Redundancy to Minimize Crosstalk
                  Impact",
  journal =  IEEEDTC,
  volume =   22,
  number =   1,
  month =  jan # "--" # feb,
  year =   2005,
  pages =  {59--70}
}

@InProceedings{NicolaidisApr99,
  author =   {Nicolaidis, Michael},
  title =  {Time Redundancy Based Soft-Error Tolerance to Rescue
                  Nanometer Technologies},
  booktitle =  vts99,
  key =    {Nic},
  pages =  {86--94},
  year =   1999,
  address =  {San Diego, CA},
  month =  apr
}

@Article{NicolaidisFeb03,
  author =   {Nicolaidis, Michael},
  title =    {Carry Checking/Parity Prediction Adders and ALUs},
  journal =    IEEETVLSI,
  year =   2003,
  key =    {Nic},
  volume =   {VLSI-11},
  number =   1,
  pages =  {121--28},
  month =  feb
}

@Book{Becker93,
  key =    {Bec},
  author =   {Becker, Thomas and Weispfenning, Volker},
  title =  {Gr{\"o}bner Bases: A Computational Approach to
                  Commutative Algebra},
  publisher =  {Springer},
  year =   1993,
  address =  {New York},
}

@article{ChangAug99,
  key =    {Cha},
  author =   {Chang, Shih-Chieh and Cheng, David Ihsin},
  title =  {Efficient Boolean Division and Substitution Using
                  Redundancy Addition and Removing},
  journal =  IEEETCAD,
  volume =   18,
  number =   8,
  month =  aug,
  year =   1999,
  pages =  {1096--1106}
}

@article{BraytonFeb90,
  key =    {Bra},
  author =   {Brayton, Robert K. and Hachtel, Gary D. and
                  Sangiovanni-Vincentelli, Alberto L.},
  title =  {Multilevel Logic Synthesis},
  journal =  IEEEPROC,
  volume =   78,
  number =   2,
  month =  feb,
  year =   1990,
  pages =  {264--300}
}

@article{BraytonNov87,
  key =    {Bra},
  author =   {Brayton, Robert K. and Rudell, Richard and
                  Sangiovanni-Vincentelli, Alberto and Wang, Albert
                  R.},
  title =  {{MIS}: A Multiple-Level Logic Optimization System},
  journal =  IEEETCAD,
  volume =   "6",
  number =   6,
  month =  nov,
  year =   1987,
  pages =  {1096--1106}
}

@InProceedings{BraytonMay82,
  author =   {Brayton, R. and McMullen, C.},
  title =  {The Decomposition and Factorization of Boolean
                  Expressions},
  booktitle =  "Proceedings of the International Symposium on
                  Circuits and Systems",
  key =    {Bra},
  year =   1982,
  month =  may,
  address =  "Rome, Italy",
  pages =  {49--54},
}

@Article{NicolaidisApr97,
  key =    "Nic",
  author =   "Nicolaidis, Michael and Duarte, Ricardo O. and
                  Manich, Salvador and Figueras, Joan",
  title =  "Fault-Secure Parity Prediction Arithmetic Operators",
  journal =  IEEEDTC,
  volume =   14,
  number =   2,
  month =  apr # "--" # jun,
  year =   1997,
  pages =  {60--71}
}

@techreport{ Burger96ss,
    author = "Doug Burger and Todd M. Austin and Steve Bennett",
    title = "Evaluating Future Microprocessors: The SimpleScalar Tool Set",
    number = "CS-TR-1996-1308",
    year = "1996",
    institution = "University of Wisconsin--Madison" }

% title =        {{sim-panalyzer} 2.0 Reference Manual},
@Misc{SimP03,
  key =          "panalyzer",
  author =       {Jeff Ringenberg and others},
  title =        {The {SimpleScalar-ARM} Power Modeling Project},
  url = {http://www.eecs.umich.edu/~panalyzer},
  year =         2003
}

@Article{LeeOct91,
  author =   {Brian D. Lee and Vojin G. Oklobdzija},
  title =  {Improved {CLA} Scheme with Optimized Delay},
  journal =  JVSP,
  year =   1991,
  key =    {Lee},
  volume =   3,
  pages =  {265--74},
  month =  oct,
}
@article{AtasuJan12,
  author    = {Kubilay Atasu and
               Wayne Luk and
               Oskar Mencer and
               Can C. {\"O}zturan and
               G{\"u}nhan D{\"u}ndar},
  title     = {FISH: Fast Instruction SyntHesis for Custom Processors},
  journal   = {IEEE Trans. VLSI Syst.},
  volume    = {20},
  number    = {1},
  year      = {2012},
  pages     = {52-65},
  ee        = {http://dx.doi.org/10.1109/TVLSI.2010.2090543},
}
@article{ReddingtonDec12,
  author    = {Joseph Reddington and
               Kubilay Atasu},
  title     = {Complexity of Computing Convex Subgraphs in Custom Instruction
               Synthesis},
  journal   = {IEEE Trans. VLSI Syst.},
  volume    = {20},
  number    = {12},
  year      = {2012},
  pages     = {2337-2341},
  ee        = {http://dx.doi.org/10.1109/TVLSI.2011.2173221},
}
@inproceedings{ReddingtonAug09,
  author    = {Joseph Reddington and
               Gregory Gutin and
               Adrian Johnstone and
               Elizabeth Scott and
               Anders Yeo},
  title     = {Better Than Optimal: Fast Identification of Custom Instruction
               Candidates},
  booktitle = {Proceedings of the 12th {IEEE} International Conference on Computational Science and Engineering},
  year      = {2009},
  pages     = {17-24},
}
@InProceedings{AtasuJul08,
  author    = {Kubilay Atasu and
               Oskar Mencer and
               Wayne Luk and
               Can C. {\"O}zturan and
               G{\"u}nhan D{\"u}ndar},
  title     = {Fast custom instruction identification by convex subgraph
               enumeration},
  booktitle = ASAP,
  year      = {2008},
  pages     = {1-6},
  ee        = {http://dx.doi.org/10.1109/ASAP.2008.4580145},
}
@InProceedings{AtasuSep05,
  author =   {Kubilay Atasu and G\"unhan D\"undar and Can \"Ozturan},
  title =  {An Integer Linear Programming Approach for
                  Identifying Instruction-Set Extensions},
  booktitle =  CODESISSS,
  key =    {Ata},
  year =   2005,
  address =  {Jersey City, NJ},
  month =  sep,
  pages =  {172--77},
}

@Article{AustinFeb02,
  key =    {Aus},
  author =   {Todd Austin and Eric Larson and Dan Ernst},
  title =  {{S}imple{S}calar: An Infrastructure for Computer
                  System Modeling},
  journal =  IEEECOMP,
  volume =   35,
  number =   2,
  pages =  {59--67},
  month =  feb,
  year =   2002
}

@InProceedings{KimJul05,
  author =   {Kim, Chris H. and Hsu, Steven and Krishnamurthy, Ram
                  and Borkar, Shekhar and Roy, Kaushik},
  title =  {Self Calibrating Circuit Design for Variation
                  Tolerant {VLSI} Systems},
  booktitle =  IOLTS05,
  key =    {Kim},
  year =   2005,
  month =  jul,
  address =  {Saint Rapha{\"e}l, France},
  pages =  {100--5}
}

@article{PaulinJun89,
  key =    {Pau},
  author =   {Pierre G. Paulin and John P. Knight},
  title =  {Force-Directed Scheduling for the Behavioral
                  Synthesis of {ASIC}'s},
  journal =  IEEETCAD,
  volume =   8,
  number =   6,
  month =  jun,
  year =   1989,
  pages =  {661--79}
}

@article{CallandDec98,
  key =    {Cal},
  author =   {P. Y. Calland and A. Mignotte and O. Peyran and
                  Y. Robert and F. Vivien},
  title =  {Retiming {DAG}'s},
  journal =  IEEETCAD,
  volume =   17,
  number =   12,
  month =  dec,
  year =   1998,
  pages =  {1319--25}
}

@article{WuytackMay99,
  key =    {Wuy},
  author =   {Wuytack, Sven and da Silva Jr., Julio L. and
                  Catthoor, Francky and de Jong, Gjalt and
                  Ykman-Couvreur, Chantal},
  title =  {Memory Management for Embedded Network Applications},
  journal =  IEEETCAD,
  volume =   "18",
  number =   5,
  month =  may,
  year =   1999,
  pages =  {533--44}
}

@Book{Dally04,
  author =   {Dally, William James and Towles, Brian},
  title =  {Principles and Practices of Interconnection
                  Networks},
  publisher =  {Morgan Kaufmann},
  year =   2004,
  adddress =   {San Francisco, CA},
  isbn =   {0-12200-751-4}
}

@Article{RauscherNov78,
  key =    "Rau",
  author =   "Rauscher, Tomlinson G. and Agrawala, Ashok K.",
  title =  "Dynamic Problem-Oriented Redefinition of Computer Architecture via Microprogramming",
  journal =  IEEETC,
  pages =  "1006--14",
  volume =   27,
  number =   11,
  month =  nov,
  year =   1978
}

@Article{SokolovApr05,
  key =    "Sok",
  author =   "Sokolov, Danil and Murphy, Julian and Bystrov
                  Alexander and Yakovlev, Alex",
  title =  "Design and Analysis of Dual-Rail Circuits for
                  Security Applications",
  journal =  IEEETC,
  pages =  "449--60",
  volume =   54,
  number =   4,
  month =  apr,
  year =   2005
}

@InProceedings{SimunicJun01,
  author =   {Tajana Simunic and Luca Benini and Andrea Acquaviva
                  and Peter Glynn and De Micheli, Giovanni},
  title =  {Dynamic Voltage Scaling and Power Management for
                  Portable Systems},
  booktitle =  DAC01,
  year =   2001,
  address =  {Las Vegas, NV},
  month =  jun,
  pages =  {524--29}
}

@Article{BoseFeb91,
  key =    "Bos",
  author =   "Bose, Bella",
  title =  "On Unordered Codes",
  journal =  IEEETC,
  pages =  "125--31",
  volume =   {C-40},
  number =   2,
  month =  feb,
  year =   1991
}

@Article{BoseNov85,
  key =    "Bos",
  author =   "Bose, Bella and Lin, Der Jei",
  title =  "Systematic Unidirectional Error-Detecting Codes",
  journal =  IEEETC,
  pages =  "1026--32",
  volume =   {C-34},
  number =   11,
  month =  nov,
  year =   1985
}

@Article{AlbassamJun91,
  key =    "Alb",
  author =   "Albassam, S. and Bose, B. and Venkatesan, R.",
  title =  "Burst and Unidirectional Error Detecting Codes",
  journal =  ISIT,
  pages =  142,
  address =  "Budapest, Hungary",
  month =  jun,
  year =   1991
}

@Article{AkellaJul98,
  key =    "Ake",
  author =   "Akella, Venkatesh and Vaidya, Nitin and Redinbo,
                  Robert",
  title =  "Asynchronous Comparison-Based Decoders for
                  Delay-Insensitive Codes",
  journal =  IEEETC,
  pages =  "802--11",
  volume =   {C-47},
  number =   7,
  month =  jul,
  year =   1998
}

@inproceedings{KimMar05,
  author={Kim, Y. and Kiemb, M. and Park, C. and Jung, J. and Choi, K.},
  title={{Resource Sharing and Pipelining in Coarse-Grained
                  Reconfigurable Architecture for Domain-Specific
                  Optimization}},
  booktitle = DATE,
  pages={12--17},
  year={2005},
  address =  {Munich, Germany},
}

@InProceedings{AustinMar05,
  author =   {Kaul, Himanshu and Sylvester, Dennis and Blaauw,
                  David and Mudge, Trevor and Austin, Todd},
  title =  {{DVS} for On-Chip Bus Designs Based on Timing Error
                  Correction},
  booktitle =  DATE,
  key =    {Aus},
  year =   2005,
  address =  {Munich, Germany},
  month =  mar,
  pages =  {80--85}
}

@techreport{DubachJan05,
  key =    "Duba",
  author =   "Christophe Dubach",
  title =  {{J}ava {B}yte {C}ode Synthesis for Reconfigurable
                  Computing Platforms},
  year =   {2005},
  month =  jan,
  type =   {Master thesis},
  institution =  "Swiss Federal Institute of Technology, Lausanne
                  (EPFL)"
}

@Misc{JNI03,
  key =    "jni",
  title =  {{J}ava {N}ative {I}nterface Specification},
  url = {http://java.sun.com/j2se/1.4.2/docs/guide/jni/},
  note =   {Sun Microsystems},
  year =   2003
}

@Misc{HotSpot02,
  key =    "hotspot",
  title =  {The {J}ava HotSpot Virtual Machine (White Paper)},
  url = {http://java.sun.com/products/hotspot/index.html},
  note =   {Sun Microsystems},
  year =   2002
}

@Article{LevyJun01,
  key =    "Levy",
  author =   "Markus Levy",
  title =  {{J}ava to Go: The Finale},
  journal =  MPR,
  month =        "4~" # jun,
  year =   2001
}

@Misc{BCEL,
  key =    {BCEL},
  title =  {BCEL ({B}yte {C}ode {E}ngineering {L}ibrary)},
  url =         {http://jakarta.apache.org/bcel/}
}

@InProceedings{LattanziApr04,
  key =    "Latt",
  author =   {E. Lattanzi and A. Gayasen and M. Kandemir and
                  V. Narayanan and L. Benini and A. Bogliolo},
  title =  {Improving {Java} Performance by Dynamic Method
                  Migration on FPGAs},
  booktitle =  RAW04,
  year =   {2004},
  month =  apr,
  isbn =   {0-7695-2132-0},
  address =  {Santa Fe, NM},
}


@InProceedings{FleischmannJun99,
  key =    "Flei",
  author =   {Josef Fleischmann and Klaus Buchenrieder and Rainer
                  Kress},
  title =  {Java Driven Codesign and Prototyping of Networked
                  Embedded Systems},
  booktitle =  DAC99,
  year =   {1999},
  month =  jun,
  isbn =   {1-58113-109-7},
  pages =  {794--97},
  address =  "New Orleans, LA"
}

@InProceedings{KentSep02,
  key =    "Kenn",
  author =   {Kenneth B. Kent and Micaela Serra},
  title =  {Hardware Architecture for {Java} in a
                  Hardware/Software Co-Design of the Virtual Machine},
  booktitle =  DSD,
  year =   {2002},
  month =  sep,
  isbn =   {0-7695-1790-0},
  pages =  {20},
  address =  {Dortmund, Germany}
}

@InProceedings{HaSep02,
  key =    "Ha",
  author =   {Yajun Ha and Radovan Hipik and Serge Vernalde and
                  Diederik Verkest and Marc Engels and Rudy Lauwereins
                  and De Man, Hugo},
  title =  {Adding Hardware Support to the {H}ot{S}pot Virtual
                  Machine for Domain Specific Applications},
  booktitle =  FPL02,
  year =   2002,
  month =  sep,
  isbn =   {3-540-44108-5},
  pages =  {1135--38},
  publisher =  {Springer},
  address =  {Montpellier, France}
}

@Article{HalfhillJun04,
  key =          "Hal",
  author =       "Halfhill, Tom R.",
  title =        "Altera's New {CPU} for {FPGA}s",
  journal =      MPR,
  month =        "28~" # jun,
  year =         2004,
}

@InProceedings{LewisFeb05,
 author = {David Lewis and others},
 title = {The {Stratix II} logic and routing architecture},
 booktitle = FPGA05,
 year = 2005,
 month = Feb,
 isbn = {1-59593-029-9},
 pages = {14--20},
 location = {Monterey, California, USA},
 publisher = {ACM Press},
 address = {New York, NY, USA},
}

@InProceedings{HuMar04,
 author = {Shiliang Hu and James E. Smith},
 title = {Using Dynamic Binary Translation to Fuse Dependent Instructions},
 booktitle = CGO04,
 year = 2004,
 pages = {213--24},
 address = {San Jose, CA},
 month = mar,
}


@InProceedings{SunNov03,
  key =    {Sun},
  author =   {Fei Sun and Srivaths Ravi and Anand Raghunathan and
                  Niraj K. Jha},
  title =  {A Scalable Application-Specific Processor Synthesis
                  Methodology},
  booktitle =  ICCAD,
  month =  nov,
  year =   2003,
  address =  {San Jose, CA},
  pages =  {283--90}
}

@InProceedings{SunNov02,
  key =    {Sun},
  author =   {Fei Sun and Srivaths Ravi and Anand Raghunathan and
                  Niraj K. Jha},
  title =  {Synthesis of Custom Processors Based on Extensible
                  Platforms},
  booktitle =  ICCAD,
  month =  nov,
  year =   2002,
  address =  {San Jose, CA},
  pages =  {641--48}
}

@article{SunJan04,
  key =    {Sun},
  author =   {Fei Sun and Srivaths Ravi and Anand Raghunathan and
                  Niraj K. Jha},
  title =  {Custom-Instruction Synthesis for
                  Extensible-Processor Platforms},
  journal =  IEEETCAD,
  volume =   "23",
  number =   2,
  month =  feb,
  year =   2004,
  pages =  {216--28}
}

@inproceedings{FeiMay04,
  key =          {Fei},
  author =       {Yunsi Fei and Srivaths Ravi and Anand Raghunathan and
                  Niraj K. Jha},
  title =        {Energy Estimation for Extensible Processors},
  booktitle =    DATE,
  month =        may,
  year =         2004,
  pages =        {682--87}
}

@inproceedings{CheungNov04,
  key =          {Cheung},
  author =       {Newton Cheung and Sri Parameswaran and J\"org Henkel},
  title =        {A Quantitative Study and Estimation Models for
                  Extensible Instructions in Embedded Processors},
  address =  {San Jose, CA},
  booktitle =    ICCAD,
  month =  nov,
  year =         2004,
  pages =        {183--89}
}

@InProceedings{GoodwinOct03,
  key =    {Goo},
  author =   {David Goodwin and Darin Petkov},
  title =  {Automatic Generation of Application Specific
                  Processors},
  booktitle =  CASES,
  year =   2003,
  address =  {San Jose, CA},
  month =  oct,
  pages =  {137--147}
}

@article{CongJan94,
  key =    {Con},
  author =   {Jason Cong and Y. Ding},
  title =  {FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based {FPGA} Designs},
  journal =  IEEETCAD,
  volume =   13,
  number =   1,
  month =  jan,
  year =   1994,
  pages =  {1--12}
}

@InProceedings{CongFeb04,
  key =    "Cong",
  author =   "Jason Cong and Yiping Fan and Guoling Han and Zhiru Zhang",
  title =  "Application-Specific Instruction Generation for
                  Configurable Processor Architectures",
  booktitle =  FPGA04,
  address =  "Monterey, CA",
  pages =  "183--89",
  month =  feb,
  year =   2004
}

@InProceedings{CadambiApr99,
  key =    "Cad",
  author =   "Cadambi, Srihari and Goldstein, Seth Copen",
  title =  "{CPR}: A Configuration Profiling Tool",
  booktitle =  FCCM99,
  address =  "Napa Valley, CA",
  month =  apr,
  pages =  "104--13",
  year =   1999
}

@article{PhillipsMar94,
  author = {J. Phillips and S. Vassiliadis},
  title = {High-Performance 3-1 Interlock Collapsing ALU's},
  journal = IEEETC,
  volume = {43},
  month = mar,
  number = {3},
  year = {1994},
  pages = {257--268},
  publisher = {IEEE Computer Society},
  address = {Los Alamitos, CA, USA},
}

@InProceedings{BriskOct02,
  author =   {Philip Brisk and Adam Kaplan and Ryan Kastner and
                  Majid Sarrafzadeh},
  title =  {Instruction Generation and Regularity Extraction For
                  Reconfigurable Processors },
  booktitle =  CASES,
  key =    {Bri},
  month =  oct,
  year =   2002,
  address =  {Grenoble, France},
  pages =  {262--69}
}

@InProceedings{BriskJun04,
  author =   {Philip Brisk and Adam Kaplan and Majid Sarrafzadeh},
  title =  {Area-efficient instruction set synthesis for
                  reconfigurable system-on-chip designs},
  booktitle =  DAC04,
  key =    {Bri},
  month =  jun,
  year =   2004,
  address =  {San Diego, USA},
  pages =  {395--400}
}

@InProceedings{YuSep04,
  author =   {Yu, Pan and Mitra, Tulika},
  title =  {Scalable Custom Instructions Identification for
                  Instruction Set Extensible Processors},
  booktitle =  CASES,
  key =    {Yu},
  pages =  {69--78},
  year =   2004,
  address =  "Washington, DC",
  month =  sep
}

@inproceedings{YuAug07,
  author =   {Yu, Pan and Mitra, Tulika},
  title =  {Disjoint Pattern Enumeration for Custom Instructions Identification},
  booktitle =  FPL07,
  key =    {Yu},
  pages =  {273--78},
  year =   2007,
  address =  "Amsterdam, Netherlands",
  month =  aug
}

@InProceedings{MartinNov02,
  key =    {Mar},
  author =   {Martin, Steven M. and Flautner, Krisztian and Mudge,
                  Trevor and Blaauw, David},
  title =  {Combined Dynamic Voltage Scaling and Adaptive Body
                  Biasing for Lower Power Microprocessors under
                  Dynamic Workloads},
  booktitle =  ICCAD,
  year =   2002,
  address =  {San Jose, CA},
  pages =  {721--25},
  month =  nov
}

@Article{VassiliadisNov04,
  key =    "Vass",
  author =   "Vassiliadis, Stamatis and Wong, Stephan and
                  Gaydadjiev, Georgi and Bertels, Koen and Kuzmanov,
                  Georgi and Moscu Panainte, Elena",
  title =  "The {MOLEN} Polymorphic Processor",
  journal =  IEEETC,
  pages =  "1363--75",
  volume =   {C-53},
  number =   11,
  month =  nov,
  year =   2004
}

@Article{AndrewsJul04,
  key =    "Andr",
  author =   "Andrews, David and Niehaus, Douglas and Jidin,
                  Razali and Finley, Michael and Peck, Weley and
                  Frisbie, Michael and Ortiz, Jorge and Komp, Ed",
  title =  "Programming Models for Hyprid {FPGA-CPU}
                  Computational Components: A Missing Link",
  journal =  IEEEMICRO,
  volume =   24,
  pages =  "42--53",
  month =  jul,
  year =   2004
}

@InProceedings{BrebnerSep04,
  key =    "Breb",
  author =   "Brebner, Gordon and James-Roxby, Phil and Kulkarni,
                  Chidamber",
  title =  "Hyper-Programmable Architecture for Adaptable
                  Networked Systems",
  booktitle =  ASAP04,
  address =  {Galveston, TX},
  pages =  "328--38",
  month =  sep,
  year =   2004
}

@Article{BoseJun82,
  author =   {Bose, Bella and Rao, Thammavaram},
  title =  {Theory of Unidirectional Error Correcting/Detecting
                  Codes},
  journal =  IEEETC,
  year =   1982,
  key =    {Bel},
  volume =   {C-31},
  number =   6,
  pages =  {521--30},
  month =  jun
}

@InProceedings{BrauerNov04FullAdder,
  author =   {Brauer, Elizabeth J. and Leblebici, Yusuf},
  title =  {Sub-70 ps Full Adder in {MOS} Current-Mode Logic
                  Using 0.18$\mu$m {CMOS} Technology},
  booktitle =  {Proceedings of the {IASTED} International Conference
                  on Circuits, Signals, and Systems},
  key =    {Brau},
  year =   2004,
  address =  {Clearwater Beach, FL},
  TMPpages =   {},
  month =  nov,
}

@InProceedings{BrauerNov04Adder,
  author =   {Brauer, Elizabeth J. and Leblebici, Yusuf},
  title =  {Low Noise {MCML} Prefix Adders Using 0.18$\mu$m
                  {CMOS} Technology},
  booktitle =  {Proceedings of the {IASTED} International Conference
                  on Circuits, Signals, and Systems},
  key =    {Brau},
  year =   2004,
  address =  {Clearwater Beach, FL},
  TMPpages =   {},
  month =  nov,
}

@InProceedings{HatirnazNov03,
  author =   {Hatirnaz, Ilhan and Leblebici, Yusuf},
  title =  {Twisted Differential On-Chip Interconnect
                  Architecture for Inductive/Capacitive Crosstalk
                  Noise Cancellation},
  booktitle =  SOC,
  key =    {Hat},
  year =   2003,
  address =  {Tampere, Finland},
  month =  nov
}

@InProceedings{HatirnazMay04,
  author =   {Hatirnaz, Ilhan and Leblebici, Yusuf},
  title =  {Modeling and Implementation of Twisted Differential
                  On-Chip Interconnects for Crosstalk Noise Reduction},
  booktitle =  ISCAS04,
  key =    {Hat},
  year =   2004,
  address =  {Vancouver, BC},
  month =  may
}

@InProceedings{MullerSep04,
  author =   {Muller, P. and Leblebici, Y. and Emsley, M. K. and
                  \"Unl\"u, M. S.},
  title =  {A 4-channel 2.5Gb/s/channel 66dBOhm Inductorless
                  Transimpedance Amplifier},
  booktitle =  {34th European Solid-State Circuits Conference},
  key =    {Mull},
  year =   2004,
  address =  {Leuven, Belguium},
  month =  sep
}

@InProceedings{TajalliMay05,
  author =   {Tajalli, Armin and Muller, Paul and Leblebici, Yusuf
                  and Atarodi, Mojtaba},
  title =  {A {GCCO}-Based 2.5-Gb/s {CDR} for Multi-Channel
                  Short-Haul Applications},
  booktitle =  ISCAS05,
  key =    {Taj},
  year =   2005,
  address =  {Kobe, Japan},
  month =  may,
  note =   {Submitted paper}
}

@InProceedings{ToprakNov04,
  author =   {Toprak, Zeynep and Leblebici, Yusuf},
  title =  {A Novel 1 {V}-Supply, Low Power, Wide Tuning Range
                  Voltage Controlled Oscillator Implemented in
                  0.18$\mu$m {CMOS} Technology},
  booktitle =  {Proceedings of {NORCHIP} 2004},
  key =    {Top},
  year =   2004,
  address =  {Oslo, Norway},
  month =  nov,
}

@InProceedings{ToprakMay05,
  author =   {Toprak, Zeynep and Leblebici, Yusuf},
  title =  {Low-Power Adaptive Bias/Clock Generator Using
                  0.18$\mu$m {CMOS} Technology for Multi-Core
                  Continuous Voltage and Frequency Scaling},
  booktitle =  ISCAS05,
  key =    {Top},
  year =   2005,
  address =  {Kobe, Japan},
  month =  may,
  note =   {Submitted paper}
}

@Article{BaronAug04,
  key =    "Bar",
  author =   "Max Baron",
  title =  "Heterogeneous Multiprocessors Challenge Classic
                  Engines",
  journal =  MPR,
  month =  "2~" # aug,
  year =   2004
}

@Misc{Itrs03,
  key =    {ITRS},
  title =  {International Technology Roadmap for Semiconductors:
                  Design},
  url = {http://itrs.org/},
  year =   2003
}

@article{HoApr01,
  key =    {Ho},
  author =   "Ho, Ron and Mai, Kenneth W. and Horowitz, Mark A.",
  title =  "The Future of Wires",
  journal =  IEEEPROC,
  volume =   89,
  number =   4,
  month =  apr,
  year =   2001,
  pages =  {490--504}
}

@article{SylvesterFeb00,
  key =    {Syl},
  author =   {Sylvester, Dennis and Keutzer, Kurt},
  title =  {A Global Wiring Paradigm for Deep Submicron Design},
  journal =  IEEETCAD,
  volume =   "19",
  number =   2,
  month =  feb,
  year =   2000,
  pages =  {242--52}
}

@article{GalanisJun06,
  title={A High-Performance Data Path for Synthesizing {DSP} Kernels},
  author={Galanis, M.D. and Theodoridis, G. and Tragoudas, S. and Goutis, C.E.},
  journal=IEEETCAD,
  year={2006},
  month=jun,
  volume={25},
  number={6},
  pages={1154--1162},
  doi={10.1109/TCAD.2005.855965},
}


@inproceedings{RaghunathanJun03,
  key =    {Rag},
  author =   {Raghunathan, Vijay and Srivastava, Mani B. and
                  Gupta, Rajesh K.},
  title =  {A Survey of Techniques for Energy Efficient On-Chip
                  Communication},
  booktitle =  DAC03,
  month =  jun,
  year =   2003,
  pages =  {900--5},
  address =  {Anaheim, CA}
}

@inproceedings{ZhangAug02,
  key =    {zha},
  author =   {Zhang, Yan and Lach, John and Skadron, Kevin and
                  Stan, Mircea R.},
  title =  {Odd/Even Bus Invert with Two-Phase Transfer for
                  Buses with Coupling},
  booktitle =  ISLPED,
  month =  aug,
  year =   2002,
  pages =  {80--83},
  address =  {Monterey, CA}
}

@Manual{LVDS95,
  key =  {{ANSI/TIA/EIA-644-1995} Standard},
  organization =   {{ANSI/TIA/EIA-644-1995} Standard},
  title =  {Electrical Characteristics of Low Voltage
                  Differential Signaling ({LVDS}) Interface Circuits},
}

@MANUAL{Int99,
  TITLE = {Intel {StrongARM} {SA-1100} Microprocessor Developer's
                  Manual},
  key = {Intel Inc.},
  organization = {Intel Inc.},
  YEAR = 1999,
  MONTH = apr,
  URL = {http://developer.intel.com/design/strong/manuals/278240.htm},
}

@MANUAL{Int00,
  TITLE = {Intel {XScale} Microarchitecture Technical Summary},
  key = {Intel Inc.},
  organization = {Intel Inc.},
  YEAR = 2000,
  MONTH = jul,
  URL = {http://developer.intel.com/design/intelxscale/XScaleDatasheet4.pdf},
}


@inproceedings{MaheshwariApr01,
  key =    {Mah},
  author =   {Maheshwari, Atul and Burleson, Wayne},
  title =  {Current-Sensing Techniques for Global Interconnects
                  in Very Deep Submicron ({VDSM}) {CMOS}},
  booktitle =  {Proceedings of the {IEEE} Computer Society Annual
                  Workshop on {VLSI}},
  address =  {Orlando, FL},
  month =  apr,
  year =   2001,
  pages =  {66--70}
}

@article{SimunicJan04,
  key =    {sim},
  author =   {Simunic, Tajana and Boyd, Stephen and Glynn, Peter},
  title =  {Managing Power Consumption in Networks on Chip},
  journal =  IEEETVLSI,
  volume =   "12",
  number =   1,
  month =  jan,
  year =   2004,
  pages =  {96--107}
}

@inproceedings{LahiriJun02,
  key =    {lah},
  author =   {Lahiri, Kanishka and Raghunathan, Anand and Dey,
                  Sujit},
  title =  {Communication Architecture Based Power Management
                  for Battery Efficient System Design},
  booktitle =  DAC02,
  month =  jun,
  year =   2002,
  pages =  {691--96},
  address =  {New Orleans, LA}
}

@inproceedings{BeniniOct01,
  key =    {Ben},
  author =   {Benini, Luca and De Micheli, Giovanni},
  title =  {Powering Networks on Chips: Energy-Efficient and
                  Reliable Interconnect Design for {SoCs}},
  booktitle =  ISSS01,
  month =  oct,
  year =   2001,
  pages =  {33--38},
  address =  {Montr\'{e}al, Canada}
}

@inproceedings{BanerjeeApr04,
  key =    {Ban},
  author =   {Banerjee, Sudarshan and Dutt, Nikil},
  title =  {{FIFO} Power Optimization for On-chip Networks},
  booktitle =  GLSVLSI04,
  month =  apr ,
  year =   2004,
  pages =  {187--91},
  address =  {Boston, MA}
}

@techreport{HuSep04,
  key =    {Hu},
  author =   {Hu, Jingcao and Marculescu, Radu },
  title =  "Exploiting the Routing Flexibility for
                  Energy/Performance Aware Mapping of Regular {NoC}
                  Architectures",
  type =   {Technical Report},
  institution =  {Center for Silicon System Implementation (CSSI),
                  Carnegie Mellon University},
  month =  sep,
  year =   2002,
  address =  {Pittsburg, PA}
}

@article{KimNov02,
  key =    {Kim},
  author =   {Kim, Jaeha and Horowitz, Mark A.},
  title =  {Adaptive Supply Serial Links with Sub-1-{V}
                  Operation and Per-Pin Clock Recovery},
  journal =  IEEEJSSC,
  volume =   37,
  number =   11,
  month =  nov,
  year =   2002,
  pages =  {1403--13}
}

@BOOK{Jantsch03,
  key =    {Jan},
  editor =   {Jantsch, Axel and Tenhunen, Hannu},
  title =  {Networks On Chip},
  address =  "Boston, MA",
  publisher =  {Kluwer Academic},
  year =   2003,
  isbn =   "1-4020-7392-5"
}

@InProceedings{WielageSep02,
  key =    {Wie},
  author =   {Wielage, Paul and Goossens, Kees},
  title =  {Networks on Silicon: Blessing or Nightmare?},
  booktitle =  {Proceedings of Euromicro Symposium on Digital System
                  Design},
  month =  sep,
  year =   2002,
  pages =  {196--200},
  address =  {Dortmund, Germany}
}

@inproceedings{RijpkemaMar03,
  key =    {Rij},
  author =   {Rijpkema, E. and Goossens, K. G. W. and Radulescu,
                  A. and Dielissen, J. and van Meerbergen, J. and
                  Wielage, P. and Waterlander, E.},
  title =  {Trade-Offs in the Design of a Router with Both
                  Guaranteed and Best-effort Services for Networks on
                  Chip},
  booktitle =  DATE,
  address =  {Munich, Germany},
  pages =  {350--55},
  month =  mar,
  year =   2003
}

@article{CoppolaFeb04,
  key =    {Cop},
  author =   {Coppola, Marcello and Curaba, Stephane and
                  Grammatikakis, Miltos D. and Locatelli, Riccardo and
                  Maruccia, Giuseppe and Papariello, Francesco},
  title =  {{OCCN}: A {NoC} Modeling Framework for Design
                  Exploration},
  journal =  JSA,
  volume =   50,
  number =   {2--3},
  month =  feb,
  year =   2004,
  pages =  {129--63}
}

@article{BolotinFeb04,
  key =    {Bol},
  author =   {Bolotin, Evgeny and Cidon, Israel and Ginosar, Ran
                  and Kolodny, Avinoam},
  title =  {{QNoC}: {QoS} Architecture and Design Process for
                  Network on Chip},
  journal =  JSA,
  volume =   50,
  number =   {2--3},
  month =  feb,
  year =   2004,
  pages =  {105--28}
}

@article{AdlerMay98,
  key =    {Adl},
  author =   {Adler, Victor and Friedman, Eby G.},
  title =  {Repeater Design to Reduce Delay and Power in
                  Resistive Interconnect},
  journal =  IEEETCASII,
  volume =   "CAS2-45",
  number =   5,
  month =  may,
  year =   1998,
  pages =  {607--16}
}

@inproceedings{LoghiFeb04,
  key =    {Log},
  author =   {Loghi, Mirko and Angiolini, Federico and Bertozzi,
                  Davide and Benini, Luca and Zafalon, Roberto},
  title =  {Analyzing On-Chip Communication in a {MPSoC}
                  Environment},
  booktitle =  DATE,
  address =  {Paris, France},
  pages =  {752--57},
  month =  feb,
  year =   2004
}

@INPROCEEDINGS{ZhangMay18, 
author={Z. Zhang and Y. He and J. He and X. Yi and Q. Li and B. Zhang}, 
booktitle=ISCAS18, 
title={Optimal {S}lope {R}anking: {A}n {A}pproximate {C}omputing {A}pproach for {C}ircuit {P}runing}, 
year={2018}, 
pages={1-4}, 
month={May}
}

@Book{LeBoudec01,
  key =    {LeB},
  author =   {Le Boudec, Jean-Yves and Thiran, Patrick},
  title =  {Networks Calculus: A Theory of Deterministic Queuing
                  Systems for the {I}nternet},
  publisher =  {Springer},
  year =   2001,
  address =  {Heidelberg, Germany},
  isbn =   {3-540-42184-X}
}

% Added this to site isl Libary.
@inproceedings{verdoolaege2010isl,
  author={Verdoolaege, Sven},
  title={isl: An integer set library for the polyhedral model},
  booktitle={International Congress on Mathematical Software},
  pages={299--302},
  year={2010},
  organization={Springer}
}

@Article{VerhoeffJan88,
  author =   {Tom Verhoeff},
  title =  {Delay-Insensitive Codes---An Overview},
  journal =  {Distributed Computing},
  year =   1988,
  key =    {Ver},
  volume =   3,
  number =   1,
  pages =  {1--8},
  month =  jan
}

@Article{BergerMar61,
  author =   {Jay M. Berger},
  title =  {A Note on Error Detecting Codes for Asymmetric
                  Channels},
  journal =  {Information and Control},
  year =   1961,
  key =    {Ber},
  volume =   4,
  number =   1,
  pages =  {68--71},
  month =  mar
}

@Article{FreimanMar62,
  author =   {C. V. Freiman},
  title =    {Optimal Error Detecting Codes for Asymmetric Binary Channels},
  journal =    {Information and Control},
  year =   1962,
  key =    {Fre},
  volume =   5,
  number =   1,
  pages =  {64--71},
  month =  mar
}

@InProceedings{VilligerMay03,
  key =    {Vil},
  author =   {Thomas Villiger and Hubert K\"aslin and Frank
                  K. G\"urkaynak and Stephan Oetiker and Wolfgang
                  Fichtner},
  title =  {Self-timed Ring for Globally-Asynchronous
                  Locally-Synchronous Systems},
  booktitle =  ASYNC03,
  pages =  {141--50},
  year =   2003,
  address =  {Vancouver, Canada},
  month =  may
}

@Article{SotiriadisJun02,
  key =    {Sot},
  author =   {Paul P. Sotiriadis and Anantha P. Chandrakasan},
  title =  {A Bus Energy Model for Deep Submicron Technology},
  journal =  IEEETVLSI,
  volume =   "10",
  number =   3,
  pages =  "341--50",
  month =  jun,
  year =   2002
}

@Article{SotiriadisOct03,
  key =    {Sot},
  author =   {Paul P. Sotiriadis and Anantha P. Chandrakasan},
  title =  {Bus Energy Reduction by Transition Pattern Coding
                  Using a Detailed Deep Submicrometer Bus Model},
  journal =  IEEETCASI,
  volume =   "CAS1-50",
  number =   10,
  pages =  "1280--95",
  month =  oct,
  year =   2003
}

@Article{MusollDec98,
  key =    {Mus},
  author =   {Enric Musoll and Tom{\'a}s Lang and Jordi
                  Cortadella},
  title =  {Working-Zone Encoding for Reducing the Energy in
                  Microprocessor Address Buses},
  journal =  IEEETVLSI,
  volume =   "6",
  number =   4,
  pages =  "568--72",
  month =  dec,
  year =   1998
}

@Article{McGregorJun04,
  key =          "McG",
  author =       "Jim McGregor",
  title =        "Interconnects Target {SoC} Design",
  journal =      MPR,
  month =        "28~" # jun,
  year =         2004
}

@article{GuptaOct99,
  author =   {Pankaj Gupta and Nick McKeown},
  title =  {Packet Classification on Multiple Fields},
  journal =  {{ACM} {SIGCOMM} Computer Communication Review},
  key =    {Gup},
  pages =  {147--60},
  volume =   29,
  number =   4,
  year =   1999,
  month =  oct
}

@InProceedings{MillbergJan04,
  author =   {Mikael Millberg and Erland Nilsson and Rikard Thid
                  and Shashi Kumar and Axel Jantsch},
  title =  {The {Nostrum} Backbone---A Communication Protocol
                  Stack for Network on Chip},
  booktitle =  VLSI04,
  key =    {Mill},
  year =   2004,
  address =  {Mumbai, India},
  month =  jan
}


@Article{KarimSep02,
  author =   {Faraydon Karim and Anh Nguyen and Sujit Dey},
  title =  {An Interconnect Architecture for Networking Systems
                  On Chips},
  journal =  IEEEMICRO,
  year =   2002,
  key =    {Fay},
  volume =   22,
  number =   5,
  pages =  {36--45},
  month =  sep # "--" # oct
}

@Article{BainbridgeSep02,
  author =   {John Bainbridge and Steve Furber},
  title =  {Chain: A Delay-Intensive Chip Area Interconnect},
  journal =  IEEEMICRO,
  year =   2002,
  key =    {Bai},
  volume =   22,
  number =   5,
  pages =  {16--23},
  month =  sep # "--" # oct
}

@InProceedings{GoossensMar02,
  key =    {Goo},
  author =   {K.~Goossens and J.~van Meerbergen and A.~Peeters and
                  P.~Wielage},
  title =  {Networks on Silicon: Combining Best-Effort and
                  Guaranteed Services},
  booktitle =  DATE,
  pages =  {423--25},
  year =   2002,
  address =  {Paris, France},
  month =  mar
}

@Article{YeFeb04,
  key =    "Ye",
  author =   "Ye, Terry Tao and Benini, Luca and De Micheli,
                  Giovanni",
  title =  "Packetization and Routing Analysis of On-chip
                  Multiprocessor Networks",
  journal =  JSA,
  volume =   50,
  number =   "2--3",
  month =  feb,
  year =   2004,
  pages =  "81--104",
}

@InProceedings{JalabertFeb04,
  key =    {Jal},
  author =   {Antoine Jalabert and Srinivasan Murali and Luca
                  Benini and De Micheli, Giovanni},
  title =  {{$\times$}pipesCompiler: A Tool for Instantiating
                  Application Specific Networks on Chip},
  booktitle =  DATE,
  pages =  {1530--91},
  year =   2004,
  address =  {Paris, France},
  month =  feb
}

@Article{LahiriJun04,
  key =    "Lah",
  author =   "Kanishka Lahiri and Anand Raghunathan and Sujit Dey",
  title =  "Design Space Exploration for Optimizing On-Chip
                  Communication Architectures",
  journal =  IEEETCAD,
  volume =   "23",
  number =   6,
  month =  jun,
  year =   2004,
  pages =  "952--61",
}

@Article{LahiriJul02,
  key =    "Lah",
  author =   "Kanishka Lahiri and Sujit Dey and Anand Raghunathan",
  title =  "Communication-Based Power Management",
  journal =  IEEEDTC,
  volume =   19,
  number =   4,
  month =  jul # "--" # aug,
  year =   2002,
  pages =  {118--30}
}

@InProceedings{SridharaJun04,
  key =    {Sri},
  author =   {Srinivasa R. Sridhara and Naresh R. Shanbhag},
  title =  {Coding for System-on-Chip Networks: A Unified
                  Framework},
  booktitle =  DAC04,
  pages =  {103--6},
  year =   2004,
  address =  {San Diego, CA},
  month =  jun
}

@InProceedings{MuraliJun04,
  key =    {Mur},
  author =   {Srinivasan Murali and De Micheli, Giovanni},
  title =  {{SUNMAP}: A Tool for Automatic Topology Selection
                  and Generation for {NoC}s},
  booktitle =  DAC04,
  pages =  {914--19},
  year =   2004,
  address =  {San Diego, CA},
  month =  jun
}

@Article{AsenovSep03,
  author =   "Asen Asenov and Andrew R.~Brown and John H. Davies
                  and Savas Kaya and Gabriela Slavcheva",
  title =  "Simulation of Intrinsic Parameter Fluctuations in
                  Decananometer and Nanometer-Scale {MOSFETs}",
  key =    "Ase",
  journal =  IEEETED,
  year =   2003,
  volume =   "50",
  number =   9,
  pages =  "1837--52",
  month =  sep
}

@Book{Duato03,
  author =   {Duato, Jos{\'e} and Yalamanchili, Sudhakar and Ni, Lionel},
  title =    {Interconnection Networks---An Engineering Approach},
  publisher =    "Morgan Kaufmann",
  address =      "Amsterdam, Netherlands",
  year =   2003,
  key =    {Dua},
}

@Book{Baader98,
  key =          "Baa",
  author =       "Baader, Franz and Nipkow, Tobias",
  title =        "Term Rewriting and All That",
  publisher =    "Cambridge University Press",
  address =      "Cambridge, UK",
  year =         "1998",
}

@Book{Tanenbaum01,
  key =    "Tan",
  author =   "Tanenbaum, Andrew S.",
  title =  "Modern Operating Systems",
  edition =  "Second",
  publisher =  "Prentice-Hall, Inc.",
  address =  "Upper Saddle River, NJ",
  year =   2001,
  isbn =   "0-13-031358-0"
}

@Book{DeMicheli02,
  key =    "Dem",
  author =   {De Micheli, Giovanni and Ernst, Rolf and Wolf,
                  Wayne},
  title =  "Readings in Hardware/Software Co-design",
  publisher =  "Kluwer Academic",
  address =  "Boston, MA",
  year =   2002,
  isbn =   "1-55860-702-1"
}

@Article{NiclassSep04,
  author =   {Cristiano Niclass and Alexis Rochas and
                  Pierre-Andr\'e Besse and Edoardo Charbon},
  title =  {Towards a {3D} Camera Based on Single Photon
                  Avalanche Diodes},
  journal =  {Journal of Selected Topics in Quantum Electronics},
  year =   2004,
  key =    {Nic},
  TMPvolume =  {},
  TMPnumber =  {},
  TMPpages =   {},
  TMPmonth =   sep,
}

@InProceedings{NiclassOct04,
  author =   {Cristiano Niclass and Alexis Rochas and
                  Pierre-Andr\'e Besse and Edoardo Charbon},
  title =  {A {CMOS} Camera with Millimetric Depth Resolution},
  booktitle =  CICC,
  key =    {Nic},
  TMPpages =   {},
  year =   2004,
  address =  {Orlando, FL},
  month =  oct,
}

@InProceedings{NiclassFeb04,
  author =   {Cristiano Niclass and Alexis Rochas and
                  Pierre-Andr\'e Besse and Edoardo Charbon},
  title =  {A {CMOS} Single Photon Avalanche Diode Array for
                  {3D} Imaging},
  booktitle =  ISSCC,
  key =    {Nic},
  pages =  {120--21},
  year =   2004,
  address =  {San Francisco, CA},
  month =  feb
}

@InProceedings{GharpureyMar04,
  author =   {Ranjit Gharpurey and Edoardo Charbon},
  title =  {Substrate Noise: Modeling, Simulation and Design
                  Perspectives},
  booktitle =  {Proceedings of the 5th International Symposium on
                  Quality Electronic Design},
  key =    {Gha},
  pages =  {283--90},
  year =   2004,
  address =  {San Jose, CA},
  month =  mar
}


@Article{CharbonSep04,
  author =   {Edoardo Charbon and Sreedhar Natarajan and Albert
                  Wang},
  title =  {Editorial},
  journal =  IEEEJSSC,
  year =   2004,
  key =    {Cha},
  volume =   39,
  number =   9,
  TMPpages =   {},
  month =  sep,
}

@InProceedings{BrauerSep04,
  author =   {Brauer, Elizabeth J. and Leblebici, Yusuf},
  title =  {Sub-60 ps Full Adder Configurations in {MOS}
                  Current-Mode Logic Using 0.18$\mu$m {CMOS}
                  Technology},
  booktitle =  ESSCIRC04,
  key =    {Brau},
  year =   2004,
  address =  {Leuven, Belgium},
  TMPpages =   {},
  month =  sep
}

@InProceedings{HatiranazJul04,
  author =   {Hatirnaz, Ilhan and Badel, Stephane and Leblebici,
                  Yusuf},
  title =  {Towards a Unified Top-Down Design Flow For Fully
                  Differential Logic Blocks With Improved Immunity},
  booktitle =  MWSCAS04,
  key =    {Hat},
  year =   2004,
  address =  {Hiroshima, Japan},
  TMPpages =   {},
  month =  jul
}

@InProceedings{BadelSep04,
  author =   {Badel, Stephane and Leblebici, Yusuf},
  title =  {An Inductorless Peaking Technique Applied to {MOS}
                  Current-Mode Logic Gates},
  booktitle =  ESSCIRC04,
  key =    {Bad},
  year =   2004,
  address =  {Leuven, Belgium},
  TMPpages =   {},
  month =  sep
}

@InProceedings{BainbridgeMay03,
  key =    {Bai},
  author =   {W. J. Bainbridge and W. B. Toms and D. A. Edwards
                  and S. B. Furber},
  title =  {Delay-Insensitive, Point-to-Point Interconnect using
                  m-of-n Codes},
  booktitle =  ASYNC03,
  pages =  {132--40},
  year =   2003,
  address =  {Vancouver, Canada},
  month =  may
}

@InProceedings{SakiyamaFeb99,
  author =   {Shiro Sakiyama and Jun Kajiwara and Masayoshi
                  Kinoshita and Katsuji Satomi and Katsuhiro Ohtani
                  and Akira Matsuzawa},
  title =  {An On-Chip High-Efficiency and Low-Noise {DC/DC}
                  Converter Using Divided Switches with Current
                  Control Technique},
  booktitle =  ISSCC,
  key =    {Sak},
  pages =  {156--57},
  year =   1999,
  address =  {San Francisco, CA},
  month =  feb
}

@InProceedings{KumarDec03,
  author =   {Kumar, Rakesh and Farkas, Keith I. and Jouppi,
                  Norman P. and Ranganathan, Parthasarathy and
                  Tullsen, Dean M.},
  title =  {Single-{ISA} Hetherogeneous Multi-Core
                  Architectures: The Potential for Processor Power
                  Reduction},
  booktitle =  MICRO03,
  key =    {Kum},
  year =   2003,
  address =  {San Diego, CA},
  month =  dec
}

@Book{MacWilliams77,
  key =          "Mac",
  title =        "The Theory of Error-Correcting Codes",
  author =       "MacWilliams, Florence Jessie and Sloane, Neil J. A.",
  series =   {Mathematical Library},
  volume =   19,
  publisher =    "North-Holland",
  address =      "Amsterdam, Netherlands",
  year =         1977,
}

@InProceedings{DeanMar91,
  author =   {Dean, Mark E. and Williams, Ted E. and Dill, David
                  L.},
  title =  {Efficient Self-timing with Level-Encoded Two-Phase
                  Dual-Rail ({LEDR})},
  booktitle =  {Proceedings of the 1991 University of
                  California/Santa Cruz Conference on Advanced
                  Research in {VLSI}},
  publisher =  "MIT Press",
  key =    {Dea},
  pages =  {55--70},
  year =   1991,
  month =  mar
}

@Article{BaichevaAug98,
  author =   {Baicheva, Tsonka and Dodunekov, Stefan and Kazakov,
                  Peter},
  title =  {On the Cyclic Redundancy-Check Codes with 8-bits
                  Redundancy},
  journal =  {Computer Communications},
  year =   1998,
  key =    {Bai},
  volume =   21,
  number =   11,
  pages =  {1030--33},
  month =  aug
}

@InProceedings{PalemJan99,
  author =   {Krishna V. Palem and Surendranath Talla},
  title =  {Adaptive {E}xplicitly {P}arallel {I}nstruction {C}omputing},
  booktitle =  ACAC99,
  key =    {Pal},
  year =   1999,
  address =  {Auckland, New Zealand},
  month =  jan
}

@InProceedings{LiNov03,
  author =   {Li, Lin and Vijaykrishnan, N. and Kandemir, Mahmut
                  and Irwin, Mary Jane},
  title =  {Adaptive Error Protection for Energy Efficiency},
  booktitle =  ICCAD,
  key =    {Li},
  year =   2003,
  address =  {San Jose, CA},
  pages =  {2--7},
  month =  nov
}

@Article{AustinMar04,
  key =    {Aus},
  author =   {Todd Austin and David Blaauw and Trevor Mudge and
                  Kriszti\'an Flautner},
  title =  {Making Typical Silicon Matter with {R}azor},
  journal =  IEEECOMP,
  volume =   37,
  number =   3,
  pages =  {57--65},
  month =  mar,
  year =   2004
}

@InProceedings{ClarkDec03,
  author =   {Clark, Nathan and Zhong, Hongtao and Mahlke, Scott},
  title =  {Processor Acceleration Through Automated Instruction
                  Set Customization},
  booktitle =  MICRO03,
  key =    {Cla},
  year =   2003,
  address =  {San Diego, CA},
  month =  dec,
  pages =    {129--140}}
}

@inproceedings{ClarkDec04,
 author = {Nathan Clark and Manjunath Kudlur and Hyunchul Park and Scott Mahlke and Krisztian Flautner},
 title = {Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization},
 booktitle = MICRO04,
 year = {2004},
  month = dec,
 pages = {30--40},
 location = {Portland, Oregon},
 doi = {http://dx.doi.org/10.1109/MICRO.2004.5},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 }
 
@inproceedings{BracyDec04,
 author = {Anne Bracy and Prashant Prahlad and Amir Roth},
 title = {Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth},
 booktitle = MICRO04,
 year = {2004},
 month = dec,
 pages = {18--29},
 location = {Portland, Oregon},
 doi = {http://dx.doi.org/10.1109/MICRO.2004.15},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 }

@inproceedings{BriskJun05,
 author = {Philip Brisk and Jamie Macbeth and Ani Nahapetian and Majid Sarrafzadeh},
 title = {A dictionary construction technique for code compression systems with echo instructions},
 booktitle = LCTES05,
 year = {2005},
 month = jun,
 isbn = {1-59593-018-3},
 pages = {105--114},
 doi = {http://doi.acm.org/10.1145/1070891.1065926},
 publisher = {ACM Press},
 address = {New York, NY, USA},
 }

@inproceedings{ClarkJun05,
  author    = {Nathan Clark and Jason Blome and Michael Chu and
               Scott Mahlke and Stuard Biles and Kristi{\'a}n Flautner},
  title     = {An Architecture Framework for Transparent Instruction Set
               Customization in Embedded Processors},
  booktitle = ISCA05,
  year      = 2005,
  address   = {Madison, Wisconsin},
  month     = jun,
}

@Article{ClarkOct05,
  key =    "Cla",
  author =   "Nathan Clark and Hongtao Zhong and Scott
                  Mahlke",
  title =  "Automated Custom Instruction Generation for
                  Domain-Specific Processor Acceleration",
  journal =  IEEETC,
  pages =  "1258--70",
  volume =   54,
  number =   10,
  month =  oct,
  year =   2005
}

@InProceedings{ClarkOct06,
  key =    "Cla",
  author =       "Nathan Clark and Amir Hormati and Scott Mahlke and Sami Yehia",
  title  =       "Scalable Subgraph Mapping for Acyclic Computation Accelerators",
  booktitle =  CASES,
  year =   2006,
  month =  oct,
  address =      {Seoul, South Korea},
  pages =    "147--157",
}

@InProceedings{HeydariApr03,
  key =    {Heydari},
  author =   {Heydari, Payam},
  title =  {Design Issues in Low-Voltage High-speed Current-Mode
                  Logic Buffers},
  booktitle =  GLSVLSI03,
  pages =  {225--35},
  year =   2003,
  address =      "Washington, DC",
  month =  apr
}

@InProceedings{HeydariMar03,
  key =    {Heydari},
  author =   {Heydari, Payam},
  title =  {Design and Analysis of Low-Voltage Current-Mode
                  Logic Buffers},
  booktitle =  IEEEQE,
  pages =  {293--98},
  year =   2003,
  address =  {San Jose, CA},
  month =  mar
}

@article{AthanasMar93,
  title={Processor reconfiguration through instruction-set metamorphosis},
  author={Athanas, P.M. and Silverman, H.F.},
  journal=IEEECOMP,
  year={1993},
  month=mar,
  volume={26},
  number={3},
  pages={11-18}
}

@Article{TanabeJun01,
  author =   {Tanabe, Akira and Umetani, Masato and Fujiwara, Ikuo
                  and Ogura, Takayuki and Kataoka, Kotaro and Okihara,
                  Masao and Sakuraba, Hiroshi and Endoh, Tetsuo and
                  Masuoka, Fujio},
  title =  {{0.18um} {CMOS} {10-Gb/s} Multiplexer/Demultiplexer
                  ICs Using Current Mode Logic with Tolerance to
                  Threshold Fluctuation},
  journal =  IEEEJSSC,
  year =   2001,
  key =    {Tan},
  volume =   36,
  number =   6,
  pages =  {988--96},
  month =  jun
}

@Article{YamashinaOct92,
  author =   {Yamashina, Masakazu and Yamada, Hachiro},
  title =  {An {MOS} Current Mode Logic {(MCML)} Circuit for
                  Low-Power Sub-{GHz} Processors},
  journal =  IEICETE,
  year =   1992,
  key =    {Yam},
  volume =   {E75-C},
  number =   10,
  pages =  {1181--87},
  month =  oct
}

@InProceedings{MusicerJul00,
  key =    {Mus},
  author =   {Musicer, Jason and Rabaey, Jan},
  title =  {{MOS} Current Mode Logic for Low-Power, Low-Noise
                  {CORDIC} Computation in Mixed-Signal Environments},
  booktitle =  ISLPED,
  pages =  {102--7},
  year =   2000,
  address =  {Rapallo, Italy},
  month =  jul
}

@InProceedings{ShamirAug00,
  author =   {Adi Shamir},
  title =  {Protecting Smart Cards from Passive Power Analysis
                  with Detached Power Supplies},
  booktitle =  CHES00,
  editor =   {\c{C}etin Kaya Ko\c{c} and Christof Paar},
  publisher =  {Springer},
  year =   2000,
  key =    {Sha},
  volume =   1965,
  pages =  {71--77},
  series =   LNCS,
  address =  {Berlin, Germany},
  month =  aug
}

@Article{YuJul03,
  key =    "Yu",
  author =   "Yu, Zhan and Khoo, Kei-Yong and Willson, Jr., Alan
                  N.",
  title =  "Optimal Joint Module-Selection and Retiming With
                  Carry-Save Representation",
  journal =  IEEETCAD,
  volume =   "22",
  number =   7,
  month =  jul,
  year =   2003,
  pages =  "836--46",
}

@InProceedings{MathurJun01,
  key =    {Mat},
  author =   {Mathur, Anmol and Saluja, Sanjeev},
  title =  {Improved Merging of Datapath Operators using
                  Information Content and Required Precision Analysis},
  booktitle =  DAC01,
  pages =  {462--67},
  year =   2001,
  address =  {Las Vegas, NV},
  month =  jun
}

@Article{HalfhillMay00,
  key =          "Hal",
  author =       "Halfhill, Tom R.",
  title =        "{EEMBC} Releases First Benchmarks",
  journal =      MPR,
  month =        "1~" # may,
  year =         2000,
}

@Book{Varshavsky90,
  editor =   {Varshavsky, Victor I.},
  title =  {Self-Timed Control of Concurrent Processes},
  publisher =  {Kluwer Academic},
  year =   1990,
  key =    {Var},
  address =  {Dordrecht, The Netherlands}
}

@Article{McNairyMar03,
  author =   {Cameron McNairy and Don Soltis},
  title =  {Itanium 2 Processor Microarchitecture},
  journal =  IEEEMICRO,
  year =   2003,
  key =    {McN},
  volume =   23,
  number =   2,
  pages =  {44--55},
  month =  mar # "--" # apr
}

@InProceedings{PeymandoustJun01,
  key =    {Pey},
  author =   {Peymandoust, Armita and De Micheli, Giovanni},
  title =  {Using Symbolic Algebra in Algorithmic Level {DSP}
                  Synthesis},
  booktitle =  DAC01,
  pages =  {277--82},
  year =   2001,
  address =  {Las Vegas, NV},
  month =  jun
}

@inproceedings{PeymandoustNov01,
  key =    {Pey},
  author =   {Peymandoust, Armita and De Micheli, Giovanni},
  title =  {Symbolic Algebra and Timing Driven Data-flow
                  Synthesis},
  booktitle =  ICCAD,
  address =  {San Jose, CA},
  month =  nov,
  year =   2001,
  pages =  {300--5}
}

@Article{MahlkeNov01,
  key =    "Mah",
  author =   "Scott Mahlke and Rajiv Ravindran and Michael
                  Schlansker and Robert Schreiber and Timothy
                  Sherwood",
  title =  "Bitwidth Cognizant Architecture Synthesis of Custom
                  Hardware Accelerators",
  journal =  IEEETCAD,
  volume =   "20",
  number =   11,
  month =  nov,
  year =   2001,
  pages =  "1355--71",
}

@InProceedings{BorkarJun03,
  author =   {Shekhar Borkar and Tanay Karnik and Siva Narendra
                  and Jim Tschanz and Ali Keshavarzi and Vivek De},
  title =  {Parameter Variations and Impact on Circuits and
                  Microarchitecture},
  booktitle =  DAC03,
  key =    {Aga},
  year =   2003,
  address =  {Anaheim, CA},
  month =  jun,
  pages =  {338--42},
}

@InProceedings{AgarwalJun03,
  author =   {Aseem Agarwal and David Blaauw and Vladimir Zolotov
                  and Sarma Vrudhula},
  title =  {Computation and Refinement of Statistical Bounds on
                  Circuit Delay},
  booktitle =  DAC03,
  key =    {Aga},
  year =   2003,
  address =  {Anaheim, CA},
  month =  jun,
  pages =  {348--53},
}

@InProceedings{HuJan03,
  key =    {Hu},
  author =   {Jingcao Hu and Radu Marculescu},
  title =  {Energy-aware Mapping for Tile-based {NoC}
                  Architectures under Performance Constraints},
  booktitle =  ASPDAC,
  year =   2003,
  address =  {Kitakyushu, Japan},
  month =  jan,
  pages =  {233--39},
}

@Book{Rabaey03,
  key =    "Rab",
  author =   "Rabaey, Jan M. and Chandrakasan, Anantha and
                  Nikoli\'c, Borivoje",
  title =  "Digital Integrated Circuits",
  publisher =  "Prentice Hall",
  edition =  "Second",
  year =   2003,
  address =  "Upper Saddle River, NJ",
}

@Article{BertozziXxx03,
  author =   {Bertozzi, D. and Poletti, F. and Benini, L. and
                  Bogliolo, A.},
  title =  {Performance analysis of arbitration policies for SoC
                  communication architectures},
  journal =  TECS,
  year =   2003,
  key =    {Ber},
  FUTUREvolume = 7,
  FUTUREnumber = 4,
  FUTUREpages =  {},
  FUTUREmonth =  oct,
}

@Article{CesarioNov02,
  author =   {Wander O. Ces\'ario and Damien Lyonnard and
                  Gabriela Nicolescu and Yanick Paviot and Sungjoo
                  Yoo and Ahmed A. Jerraya and Lovic Gauthier and
                  Mario Diaz-Nava},
  title =  {Multiprocessor SoC Platforms: A Component-Based
                  Design Approach},
  journal =  IEEEDTC,
  key =    {Ces},
  volume =   19,
  number =   6,
  month =  nov # "--" # dec,
  year =   2002,
  pages =  {52--63}
}

@Book{Dally98,
  key =          "Dal",
  author =       "Dally, William J. and Poulton, John W.",
  title =        "Digital Systems Engineering",
  publisher =    "Cambridge University Press",
  address =      "Cambridge, UK",
  year =         "1998",
}

@InProceedings{YeJun02,
  key =    {Ye},
  author =   {Ye, Terry Tao and Benini, Luca and De Micheli,
                  Giovanni},
  title =  {Analysis of Power Consumption on Switch Fabrics in
                  Network Routers },
  booktitle =  DAC02,
  pages =  {524--29},
  year =   2002,
  address =  {New Orleans, LA},
  month =  jun
}

@InCollection{Benini04,
  author =   {Benini, Luca and Ye, Terry Tao and De Micheli,
                  Giovanni},
  title =  {Networks-on-{C}hips---Efficient Design of {SoC}
                  Interconnects},
  booktitle =  {Low-Power Electronics Design},
  key =    {Ben},
  publisher =  {CRC},
  year =   2004,
  editor =   {Christian Piguet},
  chapter =  30
}

@InProceedings{DallyJun01,
  key =    {Dal},
  author =   {Dally, William J. and Towles, Brian},
  title =  {Route Packets, Not Wires: On-chip Interconnection
                  Networks},
  booktitle =  DAC01,
  pages =  {684--89},
  year =   2001,
  address =  {Las Vegas, NV},
  month =  jun
}

@Article{DallyApr93,
  key =    "Dall",
  author =   "Dally, William J. and Aoki, Hiromichi",
  title =  "Deadlock-free Adaptive Routing in Multicomputer
                  Networks using Virtual Channels",
  journal =  IEEETPDS,
  volume =   "4",
  number =   "4",
  month =  apr,
  year =   "1993",
  pages =  "466--755",
}

@Mastersthesis{NilssonJun02,
  key =    "Nil",
  author =   "Nilsson, Erland",
  title =  "Design and Implementation of a Hot-potato Switch in
                  Network on Chip",
  school =   {Laboratory of Electronics and Computer Systems,
                  Royal Institute of Technology (KTH)},
  address =  "Stockholm, Sweden",
  month =  jun,
  year =   2002,
}

@InProceedings{KarimJun01,
  key =    {Kar},
  author =   {Karim, Faraydon and Nguyen, Anh and Dey, Sujit and
                  Rao, Ramesh},
  title =  {On-chip Communication Architecture for {OC-768}
                  Network Processors},
  booktitle =  DAC01,
  pages =  {678--83},
  year =   2001,
  address =  {Las Vegas, NV},
  month =  jun
}

@InProceedings{GuerrierMar00,
  author =   "Pierre Guerrier and Alain Greiner",
  title =  "A Generic Architecture for On-Chip Packet-Switched
                  Interconnections",
  booktitle =  DATE,
  key =    "Gue",
  year =   2000,
  address =  "Paris, France",
  month =  mar,
  pages =  "250--56"
}

@manual{SynopsysAug01,
  title =  {Application Note: Creating High-Speed Data-Path
                  Components},
  key = {Synopsys},
  organization = {Synopsys},
  note =   {Version 2001.08},
  month =  aug,
  year =   2001
}

@Article{StellingMar98,
  key =    "Ste",
  author =   "Paul F. Stelling and Charles U. Martel and Vojin
                  G. Oklobdzija and R. Ravi",
  title =  "Optimal Circuits for Parallel Multipliers",
  journal =  IEEETC,
  volume =   "47",
  number =   3,
  month =  mar,
  year =   1998,
  pages =  "273--85",
}

@Article{UmMar01,
  key =    "Um",
  author =   "Junhyung Um and Taewhan Kim",
  title =  "An Optimal Allocation of Carry-Save-Adders in
                  Arithmetic Circuits",
  journal =  IEEETC,
  volume =   "50",
  number =   3,
  month =  mar,
  year =   2001,
  pages =  "215--33",
}

@Article{KimOct98,
  key =    "Kim",
  author =   "Taewhan Kim and William Jao and Steve Tjiang",
  title =  "Circuit Optimization Using Carry-Save-Adder Cells",
  journal =  IEEETCAD,
  volume =   "17",
  number =   10,
  month =  oct,
  year =   1998,
  pages =  "974--84",
}

@inproceedings{PotkonjakNov92,
  author =   "Potkonjak, Miodrag and Rabaey, Jan",
  title =  "Maximally Fast and Arbitrarily Fast Implementation
                  of Linear Computations",
  booktitle =  ICCAD,
  pages =  "304--8",
  month =  nov,
  address =  "Santa Clara, CA",
  year =   1992
}

@InProceedings{HerzSep02,
  author =   {Michael Herz and Reiner Hartenstein and Miguel
                  Miranda and Erik Brockmeyer and Francky Catthoor},
  title =  {Memory Addressing Organisation for Stream-based
                  Reconfigurable Computing},
  booktitle =  {Proceedings of the 9th {IEEE} International
                  Conference on Electronics, Circuits and Systems},
  key =    {Her},
  year =   2002,
  address =  {Dubrovnik, Croatia},
  month =  sep
}

@Book{Panda99,
  author =   {Panda, Preeti Ranjan and Dutt, Nikil and Nicolau,
                  Alexandru},
  title =  {Memory Issues in Embedded Systems-on-Chip},
  publisher =  "Kluwer Academic",
  address =  "Boston, MA",
  year =   1999,
  key =    {Pan}
}

@Book{Catthoor98,
  author =   {Catthoor, Francky and Wuytack, Sven and De Greef,
                  Eddy and Balasa, Florin and Nachtergaele, Lode and
                  Vandecapelle, Arnout},
  title =  {Custom Memory Management Methodology},
  publisher =  "Kluwer Academic",
  address =  "Boston, MA",
  year =   1998,
  key =    {Cat}
}

@InProceedings{LeemanAug03,
  author =   {Marc Leeman and David Atienza and Chantal Ykman and
                  Francky Catthoor and Jose Manuel Mendias and Geert
                  Deconcinck},
  title =  {Methodology for Refinement and Optimization of
                  Dynamic Memory Management for Embedded Systems in
                  Multimedia Applications},
  booktitle =  {IEEE Workshop on Signal Processing Systems},
  key =    {Lee},
  year =   2003,
  address =  {Seoul, South Korea},
  month =  aug,
}

@Book{Man99,
  key =    {Man},
  author =   {Man, K. F. and Tang, K. S. and Kwong, S.},
  title =  {Genetic Algorithms: Concepts and Designs},
  publisher =  {Springer},
  address =  {London, UK},
  year =   1999
}

@Manual{KarypisNov98,
  key =    {Kar},
  author =   {George Karypis and Vipin Kumar},
  title =  {{hMETIS}: A Hypergraph Partitioning Package},
  organization = {University of Minnesota, Department of Computer
                  Science and Engineering},
  note =   {Version 1.5.3},
  year =   1998,
  month =  nov
}

@Book{Holland75,
  key =    {Hol},
  author =   {John Henry Holland},
  title =  {Adaptation in Natural and Artificial Systems},
  publisher =  {University of Michigan Press},
  address =  {Ann Arbor, MI},
  year =   1975
}

@Article{Goldberg89,
  key =    {Gol},
  author =   {David E. Goldberg and Bradley Korb and Kalyanmoy Deb},
  title =  {Messy Genetic Algorithms: Motivation, Analysis, and
                  First Results},
  journal =  {Complex Systems},
  volume =   3,
  number =   5,
  pages =  {493--530},
  year =   1989,
}

@InCollection{Grefenstette92,
  key =    {Gre},
  author =   {John J. Grefenstette},
  title =  {Genetic Algorithms for Changing Environments},
  booktitle =  {Parallel Problem Solving from Nature, 2},
  editor =   {Reinhard M{\"a}nner and Bernard Manderick},
  pages =  {137--144},
  publisher =    {North-Holland},
  address =      {Amsterdam, Netherlands},
  year =   1992
}

@Article{SrinivasJun94,
  key =    {Sri},
  author =   {M. Srinivas and Lalit M. Patnaik},
  title =  {Genetic Algorithms: A Survey},
  journal =  IEEECOMP,
  volume =   27,
  number =   6,
  pages =  {17--26},
  month =  jun,
  year =   1994,
}

@InCollection{Boning01,
  author =   {Duane Boning and Sani Nassif},
  title =    {Models of Process Variations in Device and Interconnect},
  booktitle =    {Design of High-performance Microprocessor Circuits},
  key =    {Bon},
  pages =  {98--115},
  publisher =  {{IEEE}},
  year =   2001,
  editor =   {Anantha Chandrakasan and William J. Bowill and Frank Fox},
  chapter =  6,
  address =  {New York}
}

@InProceedings{OrshanskyJun02,
  author =   {Michael Orshansky and Kurt Keutzer},
  title =  {A General Probabilistic Framework for Worst Case
                  Timing Analysis},
  booktitle =  DAC02,
  key =    {Ors},
  pages =  {556--61},
  year =   2002,
  address =  {New Orleans, LA},
  month =  jun
}

@Article{TamNov00,
  author =   {Simon Tam and Stefan Rusu and Utpal Nagarji Desai
                  and Robert Kim and Ji Zhang and Ian Young},
  title =  {Clock Generation and Distribution for the First
                  {IA-64} Microprocessor},
  journal =  IEEEJSSC,
  year =   2000,
  key =    {Tam},
  volume =   35,
  number =   11,
  pages =  {1545--52},
  month =  nov
}

@InProceedings{ShangFeb03,
  author =   {Li Shang and Li-Shiuan Peh and Niraj K. Jha},
  title =  {Dynamic Voltage Scaling with Links for Power
                  Optimization of Interconnection Networks},
  booktitle =  HPCA03,
  key =    {Sha},
  pages =  {91--102},
  year =   2003,
  address =  {Anaheim, CA},
  month =  feb
}

@inproceedings{HuangNov94,
  author =   "Ing-Jer Huang and Alvin M. Despain",
  title =  "Generating Instruction Sets and Microarchitectures
                  from Applications",
  booktitle =  ICCAD,
  pages =  "391--96",
  month =  nov,
  address =  "San Jose, CA",
  year =   1994
}

@inproceedings{KucukcakarMay99,
  author =   "K{\"u}\c{c}{\"u}\c{c}akar, Kayhan",
  title =  "An {ASIP} Design Methodology for Embedded Systems",
  booktitle =  CODES99,
  pages =  "17--21",
  address =  "Rome, Italy",
  month =  may,
  year =   1999
}


@InProceedings{SuApr95,
  author =   {Ching-Long Su and Alvin M. Despain},
  title =  {Cache Design Trade-offs for Power and Performance
                  Optimization: A Case Study},
  booktitle =  ISLPED,
  key =    {Su},
  year =   1995,
  address =  {Dana Point, CA},
  month =  apr,
  pages =  {63--68}
}

@InProceedings{SuJan95,
  author =   {Ching-Long Su and Alvin M. Despain},
  title =  {Cache Design for Energy Efficiency},
  booktitle =  {Proceedings of the 28th Annual Hawaii International
                  Conference on System Sciences},
  key =    {Su},
  year =   1995,
  address =  {Wailea, Hawaii},
  month =  jan,
  pages =  {306--15},
  volume =   1
}

@Article{WiltonMay96,
  author =   {Steven J. E. Wilton and Norman P. Jouppi},
  title =  {{CACTI}: An Enhanced Cache Access and Cycle Time
                  Model},
  journal =  IEEEJSSC,
  year =   1996,
  key =    {Wil},
  volume =   31,
  number =   5,
  pages =  {677--88},
  month =  may
}

@Article{KinJan00,
  author =   {Johnson Kin and Munish Gupta and William
                  H. Mangione-Smith},
  title =  {Filtering Memory References to Increase Energy
                  Efficiency},
  journal =  IEEETC,
  year =   2000,
  key =    {Kin},
  volume =   {49},
  number =   1,
  pages =  {1--15},
  month =  jan
}

@InProceedings{ChiouJun00,
  author =   {Derek Chiou and Prabhat Jain and Larry Rudolph and
                  Srivanas Devadas},
  title =  {Application-Specific Memory Management for Embedded
                  Systems Using Software-Controlled Caches},
  booktitle =  DAC00,
  key =    {Chi},
  pages =  {416--19},
  year =   2000,
  address =  {Los Angeles, CA},
  month =  jun
}

@InProceedings{BeniniJun00,
  author =   {Luca Benini and Alberto Macii and Enrico Macii and
                  Massimo Poncino},
  title =  {Synthesis of Application-Specific Memory for Power
                  Optimization in Embedded Systems},
  booktitle =  DAC00,
  key =    {Ben},
  pages =  {300--303},
  year =   2000,
  address =  {Los Angeles, CA},
  month =  jun
}

@InProceedings{ZhangDec00,
  author =   {Michael Zhang and Krste Asanovi\'c},
  title =    {Highly-Associative Caches for Low-Power Processors},
  booktitle =    {Proceedings of the Kool Chips Workshop},
  key =    {Zha},
  year =   2000,
  address =  {Monterey, CA},
  month =  dec
}

@Article{PandaMay01,
  author =   {Preeti Ranjan Panda and Nikil D. Dutt and Alexandru
                  Nicolau and Francky Catthoor and Arnout
                  Vandecappelle and Erik Brockmeyer and Chidamber
                  Kulkarni and Eddy De Greef},
  title =  {Data Memory Organization and Optimizations in
                  Application-Specific Systems},
  journal =  IEEEDTC,
  key =    {Pan},
  volume =   18,
  number =   3,
  month =  may # "--" # jun,
  year =   2001,
  pages =  {56--68}
}

@InProceedings{WitchelDec01,
  author =   {Emmett Witchel and Sam Larsen and C. Scott Ananian
                  and Krste Asanovi\'c},
  title =  {Direct Addressed Caches for Reduced Power
                  Consumption},
  booktitle =  MICRO01,
  key =    {Wit},
  year =   2001,
  address =  {Austin, TX},
  month =  dec
}

@InProceedings{SteinkeMar02,
  author =   {Stefan Steinke and Lars Wehmeyer and Bo-Sik Lee and
                  Peter Marwedel},
  title =  {Assigning Program and Data Objects to Scratchpad for
                  Energy Reduction},
  booktitle =  DATE,
  key =    {Ste},
  year =   2002,
  address =  {Paris, France},
  month =  mar
}

@InProceedings{FeiMar03,
  author =   {Fei, Yunsi and Ravi, Srivaths and Raghunathan, Anand
                  and Jha, Niraj K.},
  title =  {Energy Estimation for Extensible Processors},
  booktitle =  DATE,
  key =    {Fei},
  year =   2003,
  address =  {Munich, Germany},
  month =  mar,
  pages =  {682--87}
}

@Article{HalfhillJun03,
  key =          "Hal",
  author =       "Halfhill, Tom R.",
  title =        "Tensilica's Software Makes Hardware",
  journal =      MPR,
  month =        "23~" # jun,
  year =         2003,
}

@Article{HalfhillMar03,
  key =          "Hal",
  author =       "Halfhill, Tom R.",
  title =        "{MIPS} Embraces Configurable Technology",
  journal =      MPR,
  month =        "3~" # mar,
  year =         2003,
}

@InProceedings{RussellOct98,
  author =   {Jeffry T. Russell and Margarida F. Jacome},
  title =  {Software Power Estimation and Optimization for High
                  Performance, 32-bit Embedded Processors},
  booktitle =  ICCD,
  key =    {Rus},
  year =   1998,
  address =  "Austin, TX",
  month =  oct
}

@InProceedings{SinhaJun01,
  author =   {Amit Sinha and Anantha P. Chandrakasan},
  title =  {{J}oule{T}rack: A Web Based Tool for Software Energy
                  Profiling},
  booktitle =  DAC01,
  key =    {Sin},
  pages =  {220--25},
  year =   2001,
  address =  {Las Vegas, NV},
  month =  jun
}

@Article{TiwariDec94,
  key =    {Tiw},
  author =   {Vivek Tiwari and Sharad Malik and Andrew Wolfe},
  title =  {Power Analysis of Embedded Software: A First Step
                  towards Software Power Minimization},
  journal =  IEEETVLSI,
  volume =   "2",
  number =   4,
  pages =  "437--45",
  month =  dec,
  year =   1994,
}

@Book{Chandrakasan98,
  editor =   {Anantha Chandrakasan and Robert Brodersen},
  title =  {Low-Power {CMOS} Design},
  publisher =  {{IEEE}},
  year =   1998,
  key =    {Cha},
  address =  {New York}
}

@Book{Zaccaria03,
  author =   {Vittorio Zaccaria and Mariagiovanna Sami and
                  Donatella Sciuto and Cristina Silvano},
  title =  {Power Estimation and Optimization Methodologies for
                  {VLIW}-based Embedded Systems},
  publisher =  "Kluwer Academic",
  address =  "Boston, MA",
  year =   2003,
  key =    {Zac}
}

@Article{SamiSep02,
  author =   {Mariagiovanna Sami and Donatella Sciuto and Cristina
                  Silvano and Vittorio Zaccaria},
  title =  {An Instruction-level Energy Model for Embedded
                  {VLIW} Architectures},
  journal =  IEEETCAD,
  volume =   "21",
  number =   9,
  pages =  "998--1010",
  month =  sep,
  year =   2002,
  key =    {Sam},
}

@InProceedings{BonaJun02,
  author =   {Andrea Bona and Mariagiovanna Sami and Donatella
                  Sciuto and Cristina Silvano and Vittorio Zaccaria
                  and Roberto Zafalon},
  title =  {Energy Estimation and Optimization of Embedded
                  {VLIW} Processors based on Instruction Clustering},
  booktitle =  DAC02,
  key =    {Bon},
  XXXpages =   {XXX},
  year =   2002,
  address =  {New Orleans, LA},
  month =  jun
}

@InProceedings{SchaumontJun01,
  author =   {Patrick Schaumont and Ingrid Verbauwhede and Kurt
                  Kreutzer and Majid Sarrafzadeh},
  title =  {A Quick Safari through the Reconfiguration Jungle},
  booktitle =  DAC01,
  key =    {Sch},
  pages =  {172--77},
  year =   2001,
  address =  {Las Vegas, NV},
  month =  jun
}

@InProceedings{HellerFeb84,
  author =   {Lawrence G. Heller and William R. Griffin and James
                  W. Davis and Nandor G. Thoma},
  title =  {Cascode Voltage Switch Logic: A Differential {CMOS}
                  Logic Family},
  booktitle =  ISSCC,
  key =    {Hel},
  pages =  {16--17},
  year =   1984,
  address =  {San Francisco, CA},
  month =  feb
}

@Book{Wolf01,
  author =   {Wayne Wolf},
  title =  {Computers as Components: Principles of Embedded
                  Computer Systems Design},
  publisher =  {Morgan Kaufmann},
  year =   2001,
  key =    {Wol},
  address =  {San Mateo, CA}
}

@InCollection{TiriSep03,
  author =   {Kris Tiri and Ingrid Verbauwhede},
  title =  {Securing Encryption Algorithms against {DPA} at the
                  Logic Level: Next Generation Smart Card Technology},
  booktitle =  CHES03,
  key =    {Tir},
  pages =  {125--136},
  publisher =  {Springer},
  year =   2003,
  editor =   {Colin D. Walter and \c{C}etin Kaya Ko\c{c} and
                  Christof Paar},
  volume =   2779,
  series =   LNCS,
  address =  {Berlin, Germany},
  month =  sep
}

@InProceedings{TiriSep02,
  author =   {Kris Tiri and Moonmoon Akmal and Ingrid Verbauwhede},
  title =  {A Dynamic and Differential {CMOS} Logic with Signal
                  Independent Power Consumption to Withstand
                  Differential Power Analysis on {S}mart {C}ards},
  booktitle =  ESSCIRC02,
  key =    {Tir},
  pages =  {403--6},
  year =   2002,
  address =  {Florence, Italy},
  month =  sep
}

@InProceedings{KuoMay02,
  author =   {Henry Kuo and Ingrid Verbauwhede and Patrick
                  Schaumont},
  title =  {A 2.29 {Gbits/sec}, 56 {mW} Non-Pipelined {R}ijndael
                  {AES} Encryption {IC} in a 1.8 {V}, 0.18 {$\mu$m}
                  {CMOS} Technology},
  booktitle =  CICC,
  key =    {Kuo},
  pages =  {147--50},
  year =   2002,
  address =  {Orlando, FL},
  month =  may
}

@InProceedings{GebotysOct02,
  author =   {Catherine H. Gebotys},
  title =  {Security-Driven Exploration of Cryptography in {DSP}
                  Cores},
  booktitle =  ISSS02,
  key =    {Geb},
  pages =  {80--85},
  year =   2002,
  address =  {Kyoto, Japan},
  month =  oct
}

@InProceedings{MooreApr02,
  author =   {Simon Moore and Ross Anderson and Paul Cunningham
                  and Robert Mullins and George Taylor},
  title =  {Improving {S}mart {C}ard Security using Self-timed
                  Circuits},
  booktitle =  ASYNC02,
  key =    {Moo},
  pages =  {211--18},
  year =   2002,
  address =  {Manchester, UK},
  month =  apr
}

@Article{MooreOct03,
  author =   {Simon Moore and Ross Anderson and Robert Mullins and
                  George Taylor and Jacques Fournier},
  title =  {Balanced Self-Checking Asynchronous Logic for {S}mart
                  {C}ard Applications},
  journal =  {Microprocessors and Microsystems},
  key =    {Moo},
  volume =   {27},
  number =   {9},
  pages =  {421--30},
  month =  oct,
  year =   2003
}

@InProceedings{KesselsApr00,
  author =   {Joep Kessels and Torsten Kramer and Gerrit den
                  Besten and Ad Peeters and Volker Timm},
  title =  {Applying Asynchronous Circuits in Contactless {S}mart
                  {C}ards},
  booktitle =  ASYNC00,
  key =    {Kes},
  pages =  {36--44},
  year =   2000,
  address =  {Eilat, Israel},
  month =  apr
}

@Article{AbrialJul01,
  author =   {Andr\'e Abrial and Jacky Bouvier and Marc Renaudin
                  and Patrice Senn and Pascal Vivet},
  title =  {A New Contactless {S}mart {C}ard {IC} Using an On-Chip
                  Antenna and an Asynchronous Microcontroller},
  journal =  IEEEJSSC,
  year =   2001,
  key =    {Abr},
  volume =   36,
  number =   7,
  pages =  {1101--7},
  month =  jul
}

@Article{GoodmanNov01,
  author =   {James Goodman and Anantha P. Chandrakasan},
  title =  {An Energy-Efficient Reconfigurable Public-Key
                  Cryptography Processor},
  journal =  IEEEJSSC,
  year =   2001,
  key =    {Goo},
  volume =   36,
  number =   11,
  pages =  {1808--20},
  month =  nov
}

@InCollection{GoubinJan03,
  author =   {Louis Goubin},
  title =  {A Refined Power-Analysis Attack on Elliptic Curve
                  Cryptosystems},
  booktitle =  PKC03,
  key =    {Gou},
  pages =  {199--211},
  publisher =  {Springer},
  year =   2003,
  editor =   {Yvo G. Desmedt},
  volume =   2567,
  series =   LNCS,
  address =  {Berlin, Germany},
  month =  jan
}

@InCollection{CoronAug99,
  author =   {Jean-Sebastien Coron},
  title =  {Resistance Against Differential Power Analysis for
                  Elliptic Curve Cryptosystems},
  booktitle =  CHES99,
  key =    {Cor},
  pages =  {292--302},
  publisher =  {Springer},
  year =   1999,
  editor =   {\c{C}etin Kaya Ko\c{c} and Christof Paar},
  volume =   1717,
  series =   LNCS,
  address =  {Berlin, Germany},
  month =  aug
}

@InCollection{KocherAug99,
  author =   {Paul Kocher and Joshua Jaffe and Benjamin Jun},
  title =  {Differential Power Analysis},
  booktitle =  CRYPTO99,
  key =    {Koc},
  pages =  {398--412},
  publisher =  {Springer},
  year =   1999,
  editor =   {Michael Wiener},
  volume =   1666,
  series =   LNCS,
  address =  {Berlin, Germany},
  month =  aug
}

@InCollection{ClavierAug00,
  author =   {Christophe Clavier and Jean-Sebastien Coron and Nora
                  Dabbous},
  title =  {Differential Power Analysis in the Presence of
                  Hardware Countermeasures},
  booktitle =  CHES00,
  key =    {Cla},
  pages =  {252--63},
  publisher =  {Springer},
  year =   2000,
  editor =   {\c{C}etin Kaya Ko\c{c} and Christof Paar},
  volume =   1965,
  series =   LNCS,
  address =  {Berlin, Germany},
  month =  aug
}

@Article{BeniniJun97,
  author =   {Luca Benini and Patrick Vuillod and Alessandro
                  Bogliolo and De Micheli, Giovanni},
  title =  {Clock Skew Optimization for Peak Current Reduction},
  journal =  JVSP,
  year =   1997,
  key =    {Ben},
  volume =   16,
  pages =  {117--30},
  month =  jun
}

@InProceedings{BlunnoSep02,
  author =   {Ivan Blunno and Francesco Gregoretti and Roberto
                  Passerone and D. Peretto and Leonardo Maria Reyneri},
  title =  {Designing Low Electro Magnetic Emissions Circuits
                  through Clock Skew Optimization},
  booktitle =  ICECS02,
  key =    {Blu},
  pages =  {417--20},
  year =   2002,
  address =  {Dubrovnik, Croatia},
  month =  sep
}

@Book{Anderson01,
  author =   {Ross J. Anderson},
  title =  {Security Engineering: A Guide to Building Dependable
                  Distributed Systems},
  publisher =  "Wiley",
  address =  "New York",
  year =   2001,
  key =    {And}
}

@Article{HansellJan03,
  author =   {Saul Hansell},
  title =  {For {M}icrosoft, it's time to move to watches},
  journal =  {The New York Times},
  year =   2003,
  month =  "10~" # jan
}

@Article{RabaeyJul00,
  author =   {Jan M. Rabaey and M. Josie Ammer and Julio L. da
                  Silva Jr. and Danny Patel and Shad Roundy },
  title =  {{PicoRadio} Supports Ad Hoc Ultra-Low Power Wireless
                  Networking},
  journal =  IEEECOMP,
  year =   2000,
  key =    {Rab},
  volume =   33,
  number =   7,
  pages =  {42--48},
  month =  jul
}

@Article{NarayanaswamiJan02,
  author =   {Chandra Narayanaswami and Noboru Kamijoh and
                  Mandayam Raghunath and Tadanobu Inoue and Thomas
                  Cipolla and Jim Sanford and Eugene Schlig and
                  Sreekrishnan Venkiteswaran and Dinakar Guniguntala
                  and Vishal Kulkarni and Kazuhiko Yamazaki},
  title =  {{IBM}'s Linux Watch: The Challenge of
                  Miniaturization},
  journal =  IEEECOMP,
  year =   2002,
  key =    {Nar},
  volume =   35,
  number =   1,
  pages =  {33--41},
  month =  jan
}

@InProceedings{ChandrakasanSep02,
  author =   {Anantha Chandrakasan and Rex Min and Manish Bhardwaj
                  and Seong-Hwan Cho and Alice Wang},
  title =  {Power Aware Wireless Microsensor Systems},
  booktitle =  {Proceedings of the European Solid-State Circuits
                  Conference},
  key =    {Cha},
  year =   2002,
  address =  {Florence, Italy},
  month =  sep
}

@Article{HamburgenApr01,
  author =   {William R. Hamburgen and Deborah A. Wallach and Marc
                  A. Viredaz and Lawrence S. Brakmo and Carl
                  A. Waldspurger and Joel F. Bartlett and Timothy Mann
                  and Keith I. Farkas},
  title =  {Itsy: Stretching the Bounds of Mobile Computing},
  journal =  IEEECOMP,
  year =   2001,
  key =    {Ham},
  volume =   34,
  number =   4,
  pages =  {28--36},
  month =  apr
}

@InProceedings{VanPraet94,
  crossref =     "VanPraetMay94",
}
@InProceedings{VanPraetMay94,
  author =   {Van Praet, Johan and Goossens, Gert and Lanneer,
                  Dirk and De Man, Hugo},
  title =  {Instruction Set Definition and Instruction Selection
                  for {ASIP}s},
  booktitle =  {Proceedings of the 7th International Symposium on
                  High-Level Synthesis},
  key =    {Van},
  pages =  {11--16},
  address =  "Niagara-on-the-Lake, Canada",
  month =  apr,
  year =   1994
}

@PhdThesis{Holmer93,
  author =   {Holmer, Bruce Kester},
  title =  {Automatic Design of Computer Instruction Sets},
  school =   {University of California},
  year =   1993,
  key =    {Hol},
  type =   PHD,
  address =  {Berkeley, CA}
}

@Article{Kastner02,
  crossref =     "KastnerOct02",
}
@Article{KastnerOct02,
  author =   {Kastner, Ryan and Kaplan, Adam and Ogrenci Memik,
                  Seda and Bozorgzadeh, Elaheh},
  title =  {Instruction Generation for Hybrid Reconfigurable
                  Systems},
  journal =  TODAES,
  year =   2002,
  key =    {Kas},
  volume =   7,
  number =   4,
  pages =  {605--27},
  month =  oct,
}

@InProceedings{LaRosaNov01,
  author =   {La Rosa, Alberto and Lavagno, Luciano and Passerone,
                  Claudio},
  title =  {A Software Development Tool Chain for a
                  Reconfigurable Processor},
  booktitle =  CASES,
  key =    {LaR},
  pages =  {93--98},
  year =   2001,
  address =  {Atlanta, GA},
  month =  nov
}

@InProceedings{WangJun01,
  author =   {Wang, Albert and Killian, Earl and Maydan, Dror and
                  Rowen, Chris},
  title =  {Hardware/Software Instruction Set Configurability
                  for System-on-Chip Processors},
  booktitle =  DAC01,
  key =    {Wan},
  pages =  {184-88},
  year =   2001,
  address =  {Las Vegas, NV},
  month =  jun
}

@InProceedings{CampiSep01,
  author =   {Campi, Fabio and Canegallo, Roberto and Guerrieri,
                  Roberto},
  title =  {{IP}-Reusable 32-Bit {VLIW} {R}isc Core},
  booktitle =  {Proceedings of the European Solid State Circuits
                  Conference},
  key =    {Cam},
  pages =  {456--59},
  year =   2001,
  address =  {Villach, Austria},
  month =  sep
}

@InProceedings{BaleaniMay02,
  author =   {Baleani, Massimo and Gennari, Frank and Jiang,
                  Yunjian and Patel, Yatish and Brayton, Robert K. and
                  Sangiovanni-Vincentelli, Alberto},
  title =  {{HW/SW} Partitioning and Code Generation of Embedded
                  Control Applications on a Reconfigurable
                  Architecture Platform},
  booktitle =  CODES02,
  key =    {Bal},
  pages =  {151--56},
  year =   2002,
  address =  {Estes Park, CO},
  month =  may
}
@article{GutinFeb12,
  author    = {Gregory Gutin and
               Adrian Johnstone and
               Joseph Reddington and
               Elizabeth Scott and
               Anders Yeo},
  title     = {An algorithm for finding input-output constrained convex
               sets in an acyclic digraph},
  journal   = {J. Discrete Algorithms},
  volume    = {13},
  year      = {2012},
  pages     = {47-58},
  ee        = {http://dx.doi.org/10.1016/j.jda.2012.02.002},
}

@Article{ChenFeb07,
  author = {Chen, Xiaoyong and Maskell, Douglas L. and Sun, Yang},
  title = {Fast Identification of Custom Instructions for Extensible Processors},
  journal = IEEETCAD,
  year = 2007,
  volume = 26,
  number = 2,
  pages = {359--68},
  month = feb
}

@Article{ChoiJun99,
  author =   {Hoon Choi and Jong-Sun Kim and Chi-Won Yoon and
                  In-Cheol Park and Seung Ho Hwang and Chong-Min
                  Kyung},
  title =  {Synthesis of Application Specific Instructions for
                  Embedded {DSP} Software},
  journal =  IEEETC,
  year =   1999,
  key =    {Cho},
  volume =   "48",
  number =   6,
  pages =  {603--14},
  month =  jun
}

@InProceedings{ImaiSep92,
  author =   {Imai, Masaharu and Alomary, Alauddin and Sato, Jun
                  and Hikichi, Nobuyuki},
  title =  {An Integer Programming Approach to Instruction
                  Implementation Method Selection Problem},
  booktitle =  {Proceedings of the European Design Automation
                  Conference},
  key =    {Ima},
  pages =  {106--11},
  year =   1992,
  address =  {Hamburg, Germany},
  month =  sep
}

@TechReport{KathailFeb00,
  author =   {Vinod Kathail and Michael S. Schlansker and
                  B. Ramakrishna Rau},
  title =  {{HPL-PD} Architecture Specification: Version 1.1},
  institution =  {Hewlett-Packard Company},
  year =   2000,
  key =    {Kat},
  type =   {Technical Report},
  number =   {HPL-93-80 (R.1)},
  address =  {Palo Alto, CA},
  month =  feb
}

@PhdThesis{Stratakos98,
  author =   "Stratakos, Anthony J.",
  title =  "High-Efficiency Low-Voltage {DC-DC} Conversion for
                  Portable Applications",
  school =   "University of California",
  address =  "Berkeley, CA",
  type =   PHD,
  year =   "1998",
}

@techreport{LeeSep02,
  title = {Mapping Loops on Coarse-Grain Reconfigurable Architectures Using Memory Operation Sharing},
  author = {Lee, Jong-Eun and Choi, Kiyoung and Dutt, Nikil},
  institution = {Center for Embedded Computer Systems, University of California at Irvine},
  year = 2002,
  number = {\#02-34},
  month = sep
}

@techreport{AlteraApr02,
  title =  {Custom Instructions for the {N}ios Embedded Processor},
  institution =  {Altera Corp.},
  year =   2002,
  key =    {Altera Corp.},
  type =   {Application Note},
  number =   {AN-188-1.1},
  address =  {San Jose, CA},
  month =  apr
}

@Book{Cormen01,
  key =    "Corm",
  author =   "Cormen, Thomas H. and Leiserson, Charles E. and
                  Rivest, Ronald L. and Stein, Clifford",
  title =  "Introduction to Algorithms",
  publisher =  "MIT Press",
  edition =  "Second",
  year =   "2001",
  address =  "Cambridge, MA",
}

@Book{Wakerly00,
  key =    "Wake",
  author =   "Wakerly, John F.",
  title =  "Digital Design",
  publisher =  "Prentice Hall",
  edition =  "Third",
  year =   "2000",
  address =      "Upper Saddle River, NJ",
}

@Book{DeMicheli94,
  key =          "Dem",
  author =       "De Micheli, Giovanni",
  title =        "Synthesis and Optimization of Digital Circuits",
  publisher =    "McGraw-Hill",
  address =      "New York",
  year =         "1994",
}

@Book{Walrand00,
  author =   {Walrand, Jean and Varaiya, Pravin},
  title =    {High-Performance Communication Networks},
  publisher =    "Morgan Kaufmann",
  address =      "San Mateo, CA",
  year =   2000,
  key =    {Wal},
  edition =  {Second}
}

@article{ShangMay02,
  key =    {Sha},
  author =   "Li Shang, Li-Shiuan Peh, Niraj K. Jha",
  title =  "Power-efficient Interconnection Networks: Dynamic
                  Voltage Scaling with Links",
  journal =  IEEECAL,
  volume =   1,
  number =   5,
  month =  may,
  year =   2002,
}

@InProceedings{PeringAug98,
  author =   {Pering, Thomas and Burd, Tom and Brodersen, Robert},
  title =  {The Simulation and Evaluation of Dynamic Voltage
                  Scaling Algorithms},
  booktitle =  ISLPED,
  key =    {Per},
  pages =  {76--81},
  year =   1998,
  address =  {Monterey, CA},
  month =  aug
}

@InProceedings{FlautnerJul01,
  author =   {Flautner, Kriszti{\'a}n and Reinhardt, Steve and
                  Mudge, Trevor},
  title =  {Automatic Performance Setting for Dynamic Voltage
                  Scaling},
  booktitle =  MOBICOM01,
  key =    {Fla},
  pages =  {260--71},
  year =   2001,
  address =  {Rome, Italy},
  month =  jul
}

@Book{Benini00,
  key =    "Ben",
  author =   "Benini, Luca and De Micheli, Giovanni",
  title =  "Dynamic Power Management: Design Techniques and
                  {CAD} Tools",
  publisher =  "Kluwer Academic",
  address =  "Boston, MA",
  year =   2000,
}

@InProceedings{KimJun01,
  author =   {Kim, Jaeha and Horowitz, Mark},
  title =  {An Efficient Digital Sliding Controller for Adaptive
                  Power Supply Regulation},
  booktitle =  {IEEE Symposium on VLSI Circuits},
  key =    {Kim},
  pages =  {133--36},
  year =   2001,
  address =  {Kyoto, Japan},
  month =  jun
}

@Article{BeniniJan02,
  author =       "Benini, Luca and De Micheli, Giovanni",
  title =        "Networks on Chips: A New {SoC} Paradigm",
  key =          "Ben",
  journal =      IEEECOMP,
  volume =       35,
  number =       1,
  month =        jan,
  year =         2002,
  pages =        "70--78",
}

@Article{LiuJun94,
  author =       "Liu, Dake and Svensson, Christer",
  title =        "Power Consumption Estimation in {CMOS} {VLSI} Chips",
  key =          "Liu",
  journal =      IEEEJSSC,
  volume =       29,
  number =       6,
  month =        jun,
  year =         1994,
  pages =        "663--70",
}

@Article{SvenssonJul01,
  author =   "Svensson, Christer",
  title =  "Optimum Voltage Swing on On-Chip and Off-Chip
                  Interconnect",
  key =    "Sve",
  journal =  IEEEJSSC,
  volume =   36,
  number =   7,
  month =  jul,
  year =   2001,
  pages =  "1108--12",
}

# Aladdin
@inproceedings{ShaoJul14,
  title={Aladdin: A pre-{RTL}, power-performance accelerator simulator enabling large design space exploration of customized architectures},
  author={Shao, Yakun Sophia and Reagen, Brandon and Wei, Gu-Yeon and Brooks, David},
  booktitle=ISCA14,
  pages={97--108},
  month=jul,
  year={2014},
  organization={IEEE}
}
# CHSstone
@inproceedings{HaraMay08,
  author={Hara, Yuko and Tomiyama, Hiroyuki and Honda, Shinya and Takada, Hiroaki and Ishii, Katsuya},
  title={C{H}{S}tone: {A} {B}enchmark {P}rogram {S}uite for {P}ractical {C}-{B}ased {H}igh-{L}evel {S}ynthesis},
  booktitle=ISCAS08,
  pages={1192--1195},
  year={2008},
  organization={IEEE}
}


# SHOC suite
@inproceedings{DanalisMar10,
  title={The scalable heterogeneous computing ({SHOC}) benchmark suite},
  author={Danalis, Anthony and Marin, Gabriel and McCurdy, Collin and Meredith, Jeremy S and Roth, Philip C and Spafford, Kyle and Tipparaju, Vinod and Vetter, Jeffrey S},
  booktitle={Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units},
  pages={63--74},
  year={2010},
  organization={ACM}
}

@INPROCEEDINGS{GuthausDec01,
  AUTHOR = {Guthaus, M. and Ringenberg, J. and Ernst, D. and Austin, T. and
                  Mudge, T. and Brown, R.},
  TITLE = {{MiBench}: A free, commercially representative embedded benchmark suite},
  BOOKTITLE = WWC01,
  MONTH = dec,
  YEAR = 2001,
  pages = {3--14}
}

@article{GutnikDec97,
  key =    {Gut},
  author =   "Gutnik, Vadim and Chandrakasan, Anantha P.",
  title =  "Embedded Power Supply for Low-Power {DSP}",
  journal =  IEEETVLSI,
  volume =   "5",
  number =   4,
  pages =  "425--35",
  month =  dec,
  year =   1997,
}

@article{HegdeAug00,
  key =    {Heg},
  author =   "Hegde, Rajamohana and Shanbhag, Naresh R.",
  title =  "Toward Achieving Energy Efficiency in Presence of
                  Deep Submicron Noise",
  journal =  IEEETVLSI,
  volume =   "8",
  number =   4,
  pages =  "379--91",
  month =  aug,
  year =   2000,
}

@article{HegdeDec01,
  key =    {Heg},
  author =   "Hegde, Rajamohana and Shanbhag, Naresh R.",
  title =  "Soft Digital Signal Processing",
  journal =  IEEETVLSI,
  volume =   "9",
  number =   6,
  pages =  "813--23",
  month =  dec,
  year =   2001,
}

@article{ZhangJun00,
  key =    {Zha},
  author =   "Zhang, Hui and George, Varghese and Rabaey, Jan M.",
  title =  "Low-Swing On-Chip Signaling Techniques:
                  Effectiveness and Robustness",
  journal =  IEEETVLSI,
  volume =   "8",
  number =   3,
  pages =  "264--72",
  month =  jun,
  year =   2000,
}

@article{StanDec97,
  key =    {Sta},
  author =   "Stan, Mircea R. and Burleson, Wayne P.",
  title =  "Low-Power Encodings for Global Communication in
                  {CMOS} {VLSI}",
  journal =  IEEETVLSI,
  volume =   "5",
  number =   4,
  pages =  "483--90",
  month =  dec,
  year =   1997,
}

@article{StanMar95,
  key =    {Sta},
  author =   "Stan, Mircea R. and Burleson, Wayne P.",
  title =  "Bus-Invert Coding for Low-Power {I/O}",
  journal =  IEEETVLSI,
  volume =   "3",
  number =   1,
  pages =  "49--58",
  month =  mar,
  year =   1995,
}

@inproceedings{BeniniMar97,
  key =    {Ben},
  author =   "Benini, Luca and De Micheli, Giovanni and Macii,
                  Enrico and Sciuto, Donatella and Silvano, Cristina",
  title =  "Asymptotic Zero-Transition Activity Encoding for
                  Address Busses in Low-Power Microprocessor-Based
                  Systems",
  booktitle =  GLSVLSI97,
  address =  "Urbana, IL",
  month =  mar,
  year =   1997,
}

@InProceedings{BertozziMar02,
  author =   {Bertozzi, Davide and Benini, Luca and De Micheli,
                  Giovanni},
  title =  {Low Power Error Resilient Encoding for On-Chip Data
                  Buses},
  booktitle =  DATE,
  key =    {Ber},
  year =   2002,
  address =  {Paris, France},
  month =  mar,
  pages =  {102--9},
}

@InProceedings{BertozziMay02,
  author =   {Bertozzi, Davide and Benini, Luca and Ricc{\`o}, Bruno},
  title =  {Energy-efficient and Reliable Low-swing Signaling
                  for On-chip Buses Based on Redundant Coding},
  booktitle =  ISCAS02,
  key =    {Ber},
  year =   2002,
  address =  {Scottsdale, AZ},
  month =  may,
}

@InProceedings{SotiriadisMay00,
  key =    {Sot},
  author =   {Sotiriadis, Paul P. and Chandrakasan, Anantha},
  title =  {Low Power Bus Coding Techniques Considering
                  Inter-wire Capacitances},
  booktitle =  CICC,
  year =   2000,
  address =  {Orlando, FL},
  month =  may,
  pages =  {507--10},
}

@InProceedings{LekatsasJan02,
  key =    {Lek},
  author =   {Lekatsas, Haris and Henkel, J{\"o}rg},
  title =  {{ETAM++}: {E}xtended {T}ransition {A}ctivity
                  {M}easure for Low Power Address Bus Designs},
  booktitle =  ASPDAC,
  year =   2002,
  address =  {Bangalore, India},
  month =  jan,
}

@Article{CataldoOct01,
  author =   {Anthony Cataldo},
  title =  {Compiler that Converts {C}-code to Processor Gates
                  Advances},
  journal =  EET,
  year =   2001,
  key =    {Cata},
  month =  "23~" # oct,
  url =    {http://www.eetimes.com/story/OEG20011023S0028},
}

@InCollection{Paulin96,
  author =   {Paulin, P.},
  title =  {Trends in Embedded Systems Technology: An Industrial
                  Perspective},
  booktitle =  {Hardware-Software Codesign},
  key =    {Paul},
  pages =  {311--37},
  publisher =  "Kluwer Academic",
  address =  "Boston, MA",
  year =   1996,
  editor =   {De Micheli, G. and Sami, M. G.},
  volume =   310,
  series =   {{NATO} Science Series: E Applied Sciences}
}

@Book{Corporaal97,
  key =    "Corp",
  author =   "Henk Corporaal",
  title =  "Microprocessor Architectures---From {VLIW} to {TTA}",
  publisher =  "Wiley",
  address =  "New York",
  year =   1997,
}

@InProceedings{AllenJan83,
  author =   {J. R. Allen and Ken Kennedy and Carrie Porterfield
                  and Joe D. Warren},
  title =  {Conversion of Control Dependence to Data Dependence},
  booktitle =  POPL83,
  key =    {Alle},
  pages =  {177--89},
  year =   1983,
  address =  {Austin, TX},
  month =  jan
}

@Article{HolmesJul01,
  key =    "Holm",
  author =   "Holmes, Jonah and Bier, Jeff",
  title =  "{LSI}, {E}ricsson Combine {DSP} and Reconfigurable
                  Logic",
  journal =  MPR,
  month =  "30~" # jul,
  year =   2001,
}
@InProceedings{BronKerbosch73, 
author ={Bron, Coen and Kerbosch, Joep},
title = {Algorithm 457: finding all cliques of an undirected graph},
booktitle = {Communications ACM},
year = {1973},
pages = {575--577},
volume = {9}
}

@InProceedings{MahlkeDec92,
  author =   {Mahlke, Scott A. and Lin, David C. and Chen, William
                  Y. and Hank, Richard E. and Bringmann, Roger A.},
  title =  {Effective Compiler Support For Predicated Execution
                  Using The Hyperblock},
  booktitle =  MICRO92,
  address =  "Portland, OR",
  month =  dec,
  year =   1992,
  key =    {Mah},
  pages =  {45--54}
}

@article{BinkertFeb11,
  title={The gem5 simulator},
  author={Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and Reinhardt, Steven K and Saidi, Ali and Basu, Arkaprava and Hestness, Joel and Hower, Derek R and Krishna, Tushar and Sardashti, Somayeh and others},
  journal={ACM SIGARCH Computer Architecture News},
  volume={39},
  number={2},
  pages={1--7},
  month = feb,
  year={2011},
}

@inproceedings{HankSep93,
  author    = {Hank, Richard and Mahlke, Scott and Bringmann, Roger and
               Gyllenhall, John and Hwu, Wenmei},
  title     = {Superblock formation using static program analysis},
  booktitle = MICRO93,
  year      = {1993},
  month     = sep,
  pages     = {247--255},
  location  = {Austin, Texas, United States},
}

@InProceedings{AugustMay99,
  author =   {August, David I. and Sias, John W. and Puiatti,
                  Jean-Michel and Mahlke, Scott A. and Connors, Daniel
                  A. and Crozier, Kevin M.; Hwu, Wen-mei W.},
  title =  {The Program Decision Logic Approach to Predicated
                  Execution},
  booktitle =  ISCA99,
  key =    {Augu},
  pages =  {208--19},
  year =   1999,
  address =  {Atlanta, GA},
  month =  may
}

@InProceedings{AugustJul98,
  key =    "Aug",
  author =   "August, David I. and Connors, Daniel A. and Mahlke,
                  Scott A. and Sias, John W. and Crozier, Kevin M. and
                  Cheng, Ben-Chung and Eaton, Patrick R. and Olaniran,
                  Qudus B. and Hwu, Wen-mei W.",
  title =  "Integrated Predicated and Speculative Execution in
                  the {IMPACT} {EPIC} Architecture",
  booktitle =  ISCA98,
  address =  "Barcelona, Spain",
  month =  jul,
  year =   1998,
}

@InProceedings{AugustDec97,
  author =   {David I. August and Wen-mei W. Hwu and Scott
                  A. Mahlke},
  title =  {A Framework for Balancing Control Flow and
                  Predication},
  booktitle =  MICRO97,
  key =    {Augu},
  pages =  {92--103},
  year =   1997,
  address =  {Research Triangle Park, N.C.},
  month =  dec
}

@Article{CallahanApr00,
  author =   {Timothy J. Callahan and John R. Hauser and John
                  Wawrzynek},
  title =  {The {G}arp Architecture and {C} Compiler},
  journal =  IEEECOMP,
  year =   2000,
  key =    {Call},
  volume =   33,
  number =   4,
  pages =  {62--69},
  month =  apr,
  CODEN =  "CPTRB4",
  ISSN =   "0018-9162",
  bibdate =  "Mon Oct 30 19:18:21 MST 2000",
  acknowledgement =ack-nhfb,
}

@InProceedings{Callahan98ILP,
  crossref =   "CallahanAug98",
}

@InCollection{CallahanAug98,
  author =   {Timothy J. Callahan and John Wawrzynek},
  title =  {Instruction Level Parallelism for Reconfigurable
                  Computing},
  booktitle =  "Field-Programmable Logic: From {FPGA}s to Computing
                  Paradigm",
  key =    {Call},
  pages =  "248--57",
  year =   1998,
  editor =   {Reiner W. Hartenstein and Andres Keevallik},
  volume =   1482,
  series =   LNCS,
  month =  aug,
  publisher =  "Springer",
  address =  "Berlin, Germany"
}

@InProceedings{LeeOct98,
  author =   {Walter Lee and Rajeev Barua and Matthew Frank and
                  Devabhaktuni Srikrishna and Jonathan Babb and Vivek
                  Sarkar and Saman P. Amarasinghe},
  title =  {Space-Time Scheduling of Instruction-Level
                  Parallelism on a {R}aw Machine},
  booktitle =  ASPLOS98,
  key =    {Lee},
  pages =  {46--57},
  year =   1998,
  address =  "San Jose, CA",
  month =  oct
}

@inproceedings{BinhFeb98,
  key =    {Binh},
  author =   "Nguyen Ngoc Binh and Masaharu Imai and Yoshinori
                  Takeuchi",
  title =  "A Performance Maximization Algorithm to Design Under
                  the Constraint of Chip Area Including {RAM} and
                  {ROM} Sizes",
  booktitle =  ASPDAC,
  address =  "Yokohama, Japan",
  month =  feb,
  year =   1998,
  pages =  "367--72"
} 

@inproceedings{PillaiSep00,
  key =    {Pill},
  author =   "Satish Pillai and Margarida F. Jacome",
  title =  "Symbolic Binding for Clustered {VLIW} {ASIP}s",
  booktitle =  ICCD,
  address =  "Austin, TX",
  month =  sep,
  year =   2000,
  pages =  "437--44"
}

@inproceedings{JacomeApr01,
  key =    {Aktu},
  author =   "Cagdas Akturan and Margarida F. Jacome",
  title =  "{RS-FDRA}: A Register Sensitive Software PIpelining
                  Algorithm for Embedded {VLIW} Processors",
  booktitle =  CODES01,
  address =  "Copenhagen, Denmark",
  month =  apr,
  year =   2001,
  pages =  "67--71"
}

@article{JacomeApr00,
  key =    {Jaco},
  author =   "Margarida F. Jacome and Gustavo de Veciana",
  title =  "Design Challenges for New Application Specific
                  Processors",
  journal =  IEEEDTC,
  volume =   17,
  number =   2,
  month =  apr # "/" # jun,
  year =   2000,
  pages =  "40--50"
}

@article{HuangJun95,
  key =    {Huan},
  author =   "Ing-Jer Huang and Alvin M. Despain",
  title =  "Synthesis of Application Specific Instruction Sets",
  journal =  IEEETCAD,
  volume =   "14",
  number =   6,
  pages =  "663--75",
  month =  jun,
  year =   1995,
}

@article{GongDec95,
  key =    {Gong},
  author =   "Jie Gong and Daniel D. Gajski and Alexandru Nicolau",
  title =  "Performance Evaluation of Application Specific
                  Architectures",
  journal =  IEEETVLSI,
  volume =   "3",
  number =   4,
  pages =  "483--90",
  month =  dec,
  year =   1995,
}

@inproceedings{AdityaNov99,
  key =    {Adit},
  author =   "Shail Aditya and B. Ramakrishna Rau and Vinod
                  Kathail",
  title =  "Automatic Architectural Synthesis of {VLIW} and
                  {EPIC} Processors",
  booktitle =  ISSS99,
  address =  "San Jose, CA",
  month =  nov,
  year =   1999
}

@inproceedings{ZhangApr00,
  key =    {Zhan},
  author =   "L. Louis Zhang and Qiang Wang and David M. Lewis",
  title =  "Design of a {VLIW} Compute Accelerator on
                  {T}ransmogrifier-2",
  booktitle =  FCCM00,
  address =  "Napa Valley, CA",
  month =  apr,
  year =   2000,
  pages =  "3--12"
}

@inproceedings{WangApr97,
  key =    {Wang},
  author =   "Qiang Wang and David M. Lewis",
  title =  "Automated Field Programmable Compute Accelerator
                  Design Using Partial Evaluation",
  address =  "Napa Valley, CA",
  month =  apr,
  booktitle =  FCCM97,
  year =   1997,
  pages =  "145--54"
}

@inproceedings{MaestreNov99,
  key =    {Maes},
  author =   "R. Maestre and M. Fernandez and R. Hermida and
                  N. Bagherzadeh",
  title =  "A Framework for Scheduling and Context Allocation in
                  Reconfigurable Computing",
  booktitle =  ISSS99,
  address =  "San Jose, CA",
  month =  nov,
  year =   1999
}

@inproceedings{SanchezSep00,
  key =    {Sanc},
  author =   "Jesus Sanchez and Antonio Gonzalez",
  title =  "Instruction Scheduling for Clustered {VLIW}
                  Architectures",
  booktitle =  ISSS00,
  address =  "Madrid, Spain",
  month =  sep,
  year =   2000,
  pages =  "41--46"
}

@inproceedings{AkturanSep00,
  key =    {Aktu},
  author =   "Cagdas Akturan and Margarida F. Jacome",
  title =  "{FDRA}: A Software PIpelining Algorithm for Embedded
                  {VLIW} Processors",
  booktitle =  ISSS00,
  address =  "Madrid, Spain",
  month =  sep,
  year =   2000,
  pages =  "34--40"
}

@inproceedings{GuptaJan01,
  key =    {Gupt},
  author =   "R. L. Gupta and Anshul Kumar and N. G. Busa and
                  A. van der Werf",
  title =  "Synthesizing a Long latency Unit within {VLIW}
                  Processor",
  booktitle =  VLSI01,
  address =  "Bangalore, India",
  month =  jan,
  year =   2001
}  

@inproceedings{KangSep00,
  key =    {Kang},
  author =   "Jeffrey Kang and A. van der Werf and Paul Lippens",
  title =  "Mapping Array Communication onto {FIFO}
                  Communication---Towards an Implementation",
  booktitle =  ISSS00,
  address =  "Madrid, Spain",
  month =  sep,
  year =   2000,
  pages =  "207--13"
}

@inproceedings{AlippiMar99,
  key =    {Alip},
  author =   "Cesare Alippi and William Fornaciari and Laura Pozzi
                  and Mariagiovanna Sami",
  title =  "A {DAG} Based Design Approach for Reconfigurable
                  {VLIW} Processors",
  booktitle =  DATE,
  month =  mar,
  year =   1999,
  pages =  "778--79"
}

@InProceedings{YeJun00,
  key =    {Ye},
  author =   {Ye, Zhi Alex and Moshovos, Andreas and Hauck, Scott
                  and Banerjee, Prithviraj},
  title =  {{CHIMAERA}: A High-Performance Architecture with a
                  Tightly-Coupled Reconfigurable Functional Unit},
  booktitle =  ISCA00,
  pages =  {225--35},
  year =   2000,
  address =  {Vancouver, Canada},
  month =  jun
}

@inproceedings{ArnoldApr01,
  key =    {Arno},
  author =   "Marnix Arnold and Henk Corporaal",
  title =  "Designing Domain Specific Processors",
  booktitle =  CODES01,
  year =   2001,
  pages =  "61--66",
  address =  "Copenhagen, Denmark",
  month =  apr,
}

@inproceedings{JacomeNov99,
  key =    {Jaco},
  author =   "Margarida F. Jacome and Gustavo de Veciana",
  title =  "Lower Bound on Latency for {VLIW} {ASIP} Datapaths",
  booktitle =  ICCAD,
  address =  {San Jose, CA},
  month =  nov,
  year =   1999,
  pages =  "261--68"
}

@inproceedings{JacomeNov00,
  key =    {Jaco},
  author =   "Margarida F. Jacome and Gustavo de Veciana and Vikto
                  Lapinskii",
  title =  "Exploring Performance Tradeoffs for Clustered {VLIW}
                  {ASIP}s",
  booktitle =  ICCAD,
  year =   2000,
  pages =  "504--10",
  address =  {San Jose, CA},
  month =  nov,
}

@Article{EyreJul00,
  key =    "Eyre",
  author =   "Eyre, Jennifer and Bier, Jeff",
  title =  "{I}nfineon Targets {3G} with {Carmel2000}",
  journal =  MPR,
  month =  "17~" # jul,
  year =   2000,
}

@InProceedings{FaraboschiJun00,
  key =    {Fara},
  author =   {Faraboschi, Paolo and Brown, Geoffrey and Fisher,
                  Joseph A. and Desoli, Giuseppe and Homewood, Fred},
  title =  {Lx: A Technology Platform for Customizable {VLIW}
                  Embedded Processing},
  booktitle =  ISCA00,
  pages =  {203--13},
  month =  jun,
  year =   2000,
  address =  {Vancouver, Canada},
}

@inproceedings{BusaSep00,
  key =    {Busa},
  author =   "N. G. Bus\`a and A. van der Werf and M. Bekooij",
  title =  "Scheduling coarse-grain operations for {VLIW}
                  processors",
  booktitle =  ISSS00,
  address =  "Madrid, Spain",
  month =  sep,
  year =   2000,
  pages =  "47--53"
}

@Manual{Trimaran98,
  title =  {Trimaran---An Infrastructure for Compiler Research
                  in Instruction Level Parallelism},
  key =    {Trim},
  author =   {Nene, Amitabh and Talla, Suren and Goldberg,
                  Benjamin and Kim, Hansoo and Rabbah, Rodric M.},
  organization = {New York University},
  year =   1998,
  url =    {http://www.trimaran.org/}
}

@TechReport{DucMar94,
  key =          "Duc",
  author =       "Duc, Ph. and Nicoulaz, D.",
  title =        "Processeur {CR}un{CH}",
  institution =  "\'Ecole Polytechnique F\'ed\'erale de Lausanne---LEG/C3i",
  address =      "Lausanne, Switzerland",
  type =         "Internal Report",
  month =        mar,
  year =         "1994",
}

@PhdThesis{Puiatti99,
  author =       "Puiatti, Jean-Michel",
  title =        "Instruction-Level Parallelism for Low-Power
                  Embedded Processors",
  school =       "\'Ecole Polytechnique F\'ed\'erale de Lausanne",
  address =      "Lausanne, Switzerland",
  type =         PHD # " no. 2110",
  year =         "1999",
}

@InProceedings{FisherDec96,
  key =          "Fish",
  author =       "Fisher, Joseph A. and Faraboschi, Paolo and Desoli, 
                  Giuseppe",
  title =        "Custom-Fit Processors: Letting Applications Define
                  Architectures",
  booktitle =    MICRO96,
  address =      "Paris, France",
  month =        dec,
  year =         "1996",
  pages =        "324--35",
}

@InProceedings{FisherJun99,
  key =          "Fish",
  author =       "Fisher, Joseph A.",
  title =        "Customized Instruction-Sets for Embedded Processors",
  booktitle =    DAC99,
  address =      "New Orleans, LA",
  month =        jun,
  year =         1999,
}

@Article{TurleyJan00,
  key =          "Tur",
  author =       "Turley, Jim",
  title =        "{HP} and {ST} Collaborate on {VLIW}",
  journal =      MPR,
  month =        "24~" # jan,
  year =         2000,
}

@Article{TurleyJul96,
  key =          "Tur",
  author =       "Turley, Jim",
  title =        "{ARC} Core Gives {ASIC}s Programmability",
  journal =      MPR,
  month =        "8~" # jul,
  year =         1996,
  volume =       10,
  number =       9,
}

@Article{GlaskowskyMay99,
  key =          "Gla",
  author =       "Glaskowsky, Peter N.",
  title =        "New Version 3.0 Core Offers Higher Performance, 
                  More Options",
  journal =      MPR,
  month =        "31~" # may,
  year =         1999,
  volume =       13,
  number =       7,
}

@Article{HalfhillJun00,
  key =          "Hal",
  author =       "Halfhill, Tom R.",
  title =        "{ARC} {C}ores Encourages ``Plug-Ins''",
  journal =      MPR,
  month =        "19~" # jun,
  year =         2000,
}

@Article{LeibsonJun00,
  key =          "Lei",
  author =       "Leibson, Steve",
  title =        "Vector {DSP}, {FPU} Extend {X}tensa",
  journal =      MPR,
  month =        "19~" # jun,
  year =         2000,
}

@Article{TurleyMar99,
  key =          "Tur",
  author =       "Turley, Jim",
  title =        "Tensilica {CPU} Bends to Designers' Will",
  journal =      MPR,
  month =        "8~" # mar,
  year =         1999,
}

@Article{VemuriApr00,
  author =       "Vemuri, Ranga R. and Harr, Randolph E.",
  title =        "Configurable Computing: Technology and Applications",
  key =          "Vem",
  journal =      IEEECOMP,
  volume =       33,
  number =       4,
  month =        apr,
  year =         2000,
  pages =        "39--40",
}

@InProceedings{ChangMay91,
  key =          "Cha",
  author =       "Chang, Pohua P. and Mahlke, Scott A. and Chen, William Y.
                  and Water, Nancy J. and Hwu, Wen-mei W.",
  title =        "{IMPACT}: An Architectural Framework for 
                  Multiple-Instruction-Issue Processors",
  booktitle =    ISCA91,
  address =      "Toronto, Canada",
  month =        may,
  year =         1991,
}

@Article{TredennickApr00,
  key =          "Tred",
  author =       "Tredennick, Nick and Shimamoto, Brion",
  title =        "Guest Viewpoint: Embedded Systems and the Microprocessor",
  journal =      MPR,
  month =        "24~" # apr,
  year =         2000,
}

@Unpublished{PetitpierreJun00,
  author =   {Petitpierre, Claude},
  title =    {Next Generation Computing},
  note =   {Annex to a letter addressed to Patrick Aebischer, 
                  President of the EPFL},
  key =    {Peti},
  month =  {13~} # jun,
  year =   2000
}

@Misc{Allen83,
  key =    {Alle},
  author =   {Allen, Woody},
  title =  {Zelig},
  howpublished = {Orion Pictures},
  year =   1983,
  url =    {http://www.imdb.com/Title?Zelig+(1983)}
}

@InProceedings{GansenJul97,
  key =          "Gans",
  author =       "Gansen, Michael and Richter, Frank and Weiss, Oliver and 
                  Noll, Tobias",
  title =        "A Datapath Generator for Full-Custom Macros of Iterative
                  Logic Arrays",
  booktitle =    "Proceedings of the International Conference on
                  Application Specific Systems, Architectures and Processors",
  editor =       "Tiehle, Lothar and others",
  address =      "Zurich, Switzerland",
  month =        jul,
  year =         1997
}

@Article{LarmoreJan92,
  key =          "Larm",
  author =       "Larmore, L. Lawrence and Gajski, Daniel D. 
                  and Wu, Allen C.-H.",
  title =        "Layout Placement for Sliced Architecture",
  journal =      IEEETCAD,
  volume =       "11",
  number =       "1",
  month =        jan,
  year =         "1992",
  pages =        "102--14",
}


@Article{WuApr92,
  key =          "Wu",
  author =       "Wu, Allen C.-H. and Gajski, Daniel D.",
  title =        "Partitioning Algorithms for Layout Synthesis from 
                  Register-Transfer Netlists",
  journal =      IEEETCAD,
  volume =       "11",
  number =       4,
  month =        apr,
  year =         1992,
  pages =        "453--63"
}


@Article{WuNov95,
  key =          "Wu",
  author =       "Wu, Quinhong and Chen, C. Y. Roger and Carlson, Bradely S.",
  title =        "{LILA}: Layout Generation for Iterative Logic Arrays",
  journal =      IEEETCAD,
  volume =       "14",
  number =       "11",
  month =        nov,
  year =         "1995",
  pages =        "1359--69",
}

@Book{Weste93,
  key =    "West",
  author =   "Weste, Neil H. E. and Eshraghian, Kamran",
  title =    "Principles of {CMOS} {VLSI} Design",
  publisher =    "Addison-Wesley",
  year =   1993,
  series =   "{VLSI} System Series",
  address =  "Reading, MA",
  edition =  "Second"
}

@Article{PirschFeb95,
  author =       "Pirsch, Peter and Demassieux, Nicolas and Gehrke,
                 Winfred",
  title =        "{VLSI} Architectures for Video Compression---{A}
                 Survey",
  key =          "Pirs",
  journal =      IEEEPROC,
  year =         "1995",
  volume =       "83",
  number =       "2",
  pages =        "220--46",
  month =        feb,
}

@InProceedings{BasagliaAug95,
  key =          "Basa",
  author =       "Basaglia, A. and Fornaciari, W. and Salice, F.",
  title =        "Correct Implementation of Digital Neural Networks",
  pages =        "81--84",
  booktitle =    "Proceedings of the 38th Midwest Symposium on Circuits
                 and Systems",
  editor =       "Caloba, L. P. and others",
  year =         "1995",
  address =      "Rio de Janeiro",
  month =        aug,
}

@Article{NicoudFeb88,
  author =       "Nicoud, Jean-Daniel",
  title =        "Video {RAM}s: Structure and Applications",
  key =          "Nico",
  journal =      "{IEEE} Micro",
  volume =       "8",
  number =       "1",
  month =        feb,
  year =         "1988",
  pages =        "8--27",
}

@Article{WilliamsMay95,
  author =       "Williams, Tom",
  title =        "Fuzzy, Neural and Genetic Methods Train to Overcome
                 Complexity",
  key =          "Will",
  journal =      "Computer Design",
  year =         "1995",
  volume =       "34",
  number =       "5",
  pages =        "59--76",
  month =        may,
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Paper JVSP96 Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@InProceedings{KoenigOct95,
  key =          "K{\"o}ni",
  author =       "K{\"o}nig, Andreas",
  title =        "Survey and Current Status of Neural Network Hardware",
  pages =        "391--410",
  booktitle =    "Proceedings of the International Conference on
                 Artificial Neural Networks",
  editor =       "Fogelman-Soulie, F. and Gallinari, P.",
  year =         "1995",
  address =      "Paris, France",
  month =        oct,
}

@Manual{crayt3d:93,
  title =        "{CRAY} {T3D} System Architecture Overview",
  key = "Cray Research Inc.",
  organization = "Cray Research Inc.",
  month =        sep,
  note =         "Version HR-04033",
  year =         "1993",
}

@Article{grama:ieeePdTech:93,
  key =          "Gram",
  author =       "Grama, Ananth and Gupta, Anshul and Kumar, Vipin",
  title =        "Isoefficiency Function: {A} Scalability Metric for
                 Parallel Algorithms and Architectures",
  journal =      "{IEEE} Parallel and Distributed Technology",
  year =         "1993",
  volume =       "1",
  number =       "3",
  pages =        "12--21",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Paper JVSP96 End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


@Book{Garey79,
  key =          "Gare",
  author =       "Garey, Michel R. and Johnson, David S.",
  title =        "Computers and Intractability: {A} Guide to the Theory
                 of {NP}-Completeness",
  publisher =    "W.~H.~Freeman",
  address =      "New York",
  year =         "1979",
}

@Book{Knuth68,
  key =          "Knu",
  author =       "Knuth, Donald E.",
  title =        "Fundamental Algorithms",
  series =       "The Art of Computer Programming",
  pubseries =    "{A}ddison-{W}esley Series in Computer Science and
                 Information Processing",
  volume =       "1",
  publisher =    "Addison-Wesley",
  address =      "Reading, MA",
  year =         "1968",
}

@Unpublished{CabestanyNov94,
  author =       "Cabestany, Joan",
  title =        "Multisensor Data Fusion",
  note =         "An Introduction and a Preliminary Bibliographical
                 Review",
  key =          "Cabe",
  year =         "1994",
  month =        nov,
}

@Article{LuoSep89,
  author =       "Luo, Ren C. and Kay, Michael G.",
  title =        "Multisensor Integration and Fusion in Intelligent
                 Systems",
  key =          "Luo",
  journal =      "{IEEE} Transactions on Systems, Man, and Cybernetics",
  year =         "1989",
  volume =       "19",
  number =       "5",
  pages =        "901--31",
  month =        sep # "/" # oct,
}

@Article{Karssemeijer93,
  author =       "Karssemeijer, Nico",
  title =        "Adaptive Noise Equalization and Recognition of
                 Microcalcification Clusters in Mammograms",
  key =          "Kars",
  journal =      "International Journal of Pattern Recognition and
                 Artificial Intelligence",
  year =         "1993",
  volume =       "7",
  number =       "6",
  pages =        "1357--76",
}

@InProceedings{MangeMay93,
  author =       "Mange, Daniel",
  title =        "Wetware as a Bridge between Computer Engineering and
                 Biology",
  key =          "Mang",
  booktitle =    "Proceedings of the Second European Conference on
                 Artificial Life",
  year =         "1993",
  month =        may,
}

@Book{Perry94,
  key =          "Perr",
  author =       "Perry, Douglas L.",
  title =        "{VHDL}",
  edition =      "Second",
  publisher =    "McGraw-Hill",
  address =      "New York",
  series =       "Computer Engineering",
  year =         "1994",
}

@Book{Yoeli90,
  editor =       "Yoeli, Michael",
  title =        "Formal Verification of Hardware Design",
  publisher =    "{IEEE} Computer Society",
  year =         "1990",
  key =          "Yoel",
  address =      "Los Alamitos, CA",
}

@Unpublished{PartridgeSep94,
  author =       "Partridge, D. and Yates, W. B.",
  title =        "Replicability of Neural Computing Experiments",
  note =         "PostScript version of the paper obtained by e-mail
                 from the author",
  key =          "Part",
  year =         "1994",
  month =        sep,
}

@Article{Hanson94,
  author =       "Hanson, Stephen Jos\'e and Kuhn, Gary M.",
  title =        "Neuronale Netze in der Praxis",
  key =          "Hans",
  journal =      "Simens-Zeitschrift",
  year =         "1994",
  pages =        "27--30",
  month =        "Herbst",
  note =         "Special: \emph{Forschung und Entwicklung in den USA}",
}

@InProceedings{Poggio90,
  author =       "Poggio, Tomaso",
  title =        "A Theory of How the Brain Might Work",
  key =          "Pogg",
  volume =       "LV",
  pages =        "899--910",
  booktitle =    "Cold Spring Harbor Symposia on Quantitative Biology",
  year =         "1990",
}

@InProceedings{Myklebust95,
  author =       "Myklebust, Gaute and Solheim, Jon Gunnar",
  title =        "Parallel Self-organizing Maps for Actual
                 Applications",
  key =          "Mykl",
  booktitle =    "Proceedings of the {IEEE} International Conference on
                 Neural Networks",
  year =         "1995",
  address =      "Perth, Australia",
}

@InProceedings{vanKeulen95,
  author =       "van Keulen, Edwin and Colak, Sel and Withagen, Heini
                 and Hegt, Hans",
  title =        "Neural Networks Hardware Performance Criteria",
  key =          "vanK",
  booktitle =    "Proceedings of the {IEEE} International Conference on
                 Neural Networks",
  year =         "1994",
  volume =       "3",
  pages =        "1885--88",
  address =      "Perth, Australia",
}

@misc{PactJul06,
  author = "{PACT XPP Technologies, Inc.}",
  title = "{XPP-III} Processor Overview",
  year = "2006",
  mon = jul,
  key = "Pac",
  url = "http://www.pactxpp.com/main/download/XPP-III_overview_WP.pdf"
  }

@misc{Tensilica05,
  author =       "{Tensilica Inc.}",
  title =        "{XPRES Compiler}: {A}utomatically generate processors
                 from standard {C} code",
  year =         "2005",
  key =          "Ten",
  url =          {http://www.tensilica.com/products/xpres.htm}
}

@manual{Xilinx06,
  title =        "The {Virtex-5} User Guide",
  key = "{Xilinx Inc.}",
  organization = "{Xilinx Inc.}",
  year =         "2006",
  month =        oct,
  url =          {http://direct.xilinx.com/bvdocs/userguides/ug190.pdf}
}

@manual{Altera06,
  title =        "{Stratix III} device handbook, vol. 1",
  key = "Altera Corp.",
  organization = "Altera Corp.",
  year =         "2006",
  month =        nov,
  url =          {http://www.altera.com/literature/br/br-stratixIII.pdf}
}

@TechReport{PrecheltSep94,
  author =       "Prechelt, Lutz",
  title =        "{PROBEN1} --- {A} Set of Neural Network Benchmark
                 Problems and Benchmarking Rules",
  institution =  "Universit{\"{a}}t Karlsruhe",
  year =         "1994",
  key =          "Prec",
  type =         "Technical Report",
  number =       "21/94",
  month =        sep,
}

@TechReport{PrecheltAug94,
  author =       "Prechelt, Lutz",
  title =        "A Study of Experimental Evaluations of Neural Network
                 Learning algorithms: Current Research Practice",
  institution =  "Universit{\"{a}}t Karlsruhe",
  year =         "1994",
  key =          "Prec",
  type =         "Technical Report",
  number =       "19/94",
  month =        aug,
}

@Article{AbuMostafaApr95,
  author =       "Abu-Mostafa, Yaser S.",
  title =        "Machines That Learn from Hints",
  key =          "Abu",
  journal =      "Scientific American",
  year =         "1995",
  volume =       "272",
  number =       "4",
  pages =        "64--69",
  month =        apr,
}

@InCollection{AbuMostafa94,
  author =       "Abu-Mostafa, Yaser S.",
  title =        "Financial Market Applications of Learning from Hints",
  key =          "Abu",
  booktitle =    "Neural Networks in the Capital Markets",
  publisher =    "Wiley",
  year =         "1994",
  editor =       "Refenes, A. N.",
}

@Book{Refenes96,
  title =        "Neural Networks in Financial Engineering",
  publisher =    "World Scientific",
  year =         "1996",
  editor =       "Refenes, Apostolos-Paul",
}

@InProceedings{LindseySep94,
  key =          "Lind",
  author =       "Lindsey, Clark S. and Lindblad, Thomas",
  title =        "Review of Hardware Neural Networks: {A} User's
                 Perspective",
  booktitle =    "Proceedings of the Third Workshop on Neural Networks:
                 From Biology to High Energy Physics",
  address =      "Isola d'Elba, Italy",
  month =        sep,
  year =         "1993",
}

@InProceedings{Kessler93,
  key =          "Kess",
  author =       "Kessler, R. E. and Schwarzmeier, J. L.",
  title =        "{CRAY T3D}: {A} New Dimension for {C}ray {R}esearch",
  booktitle =    "Proceedings of {COMPCON}",
  address =      "San Francisco, CA",
  year =         "1993",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%
% SPIE CR95 Paper Begin
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@Article{LiSep93,
  key =          "Li",
  author =       "Li, Hsin-Yu Sidney and Qiao, Yong and Psaltis,
                 Demetri",
  title =        "Optical Network for Real-Time Face Recognition",
  journal =      "Applied Optics",
  volume =       "32",
  number =       "26",
  month =        sep,
  year =         "1993",
  pages =        "5026--35",
}

@Article{ChiangDec91,
  key =          "Chia",
  author =       "Chiang, A. M. and Chuang, M. L.",
  title =        "A {CCD} Programmable Image Processor and Its Neural
                 Network Applications",
  journal =      "{IEEE} Journal of Solid-State Circuits",
  volume =       "26",
  number =       "12",
  year =         "1991",
  pages =        "1894--1901",
}

@Article{HopfieldAug86,
  key =          "Hopf",
  author =       "Hopfield, J. J. and Tank, D. W.",
  title =        "Computing with Neural Circuits: {A} Model",
  journal =      "Science",
  volume =       "233",
  year =         "1986",
  month =        aug,
  pages =        "625--33",
}

@InProceedings{WatrousDec93,
  key =          "Watr",
  author =       "Watrous, Raymond and Towell, Geoffrey and Glassman,
                 Martin S. and Shahraray, Maryam and Theivanayagam,
                 Daniel",
  title =        "Synthesize, Optimize, Analyze, Repeat {(SOAR)}:
                 Application of Neural Network Tools to {ECG} Patient
                 Monitoring",
  booktitle =    "Proceedings of the International Symposium on
                 Nonlinear Theory and Its Applications",
  address =      "Hawaii",
  month =        dec,
  year =         "1993",
  volume =       "2",
  pages =        "565--70",
}

@InProceedings{ObradovicOct93,
  key =          "Obra",
  author =       "Obradovic, Dragan and Deco, Gustavo and Furumoto,
                 Herbert and Fricke, Christian",
  title =        "Neural Networks for Industrial Process Control:
                 Applications in Pulp Production",
  booktitle =    "Proceedings of Neuro-N\^{\i}mes 93",
  address =      "N\^{\i}mes, France",
  month =        oct,
  year =         "1993",
  volume =       "I",
  pages =        "25--32",
}

@Article{vanEydenNov94,
  key =          "van",
  author =       "van Eyden, R. J. and Cronj\`e, J. J. L.",
  title =        "Discriminant Analysis Versus Neural Networks in Credit
                 Scoring",
  journal =      "Neurove\$t Journal",
  volume =       "2",
  number =       "6",
  month =        nov,
  year =         "1994",
  pages =        "11--15",
}

@Article{Cybenko89,
  key =          "Cybe",
  author =       "Cybenko, George",
  title =        "Approximation by Superpositions of a Sigmoidal
                 Function",
  journal =      "Control, Signals, \& Systems",
  volume =       "2",
  number =       "4",
  month =        dec,
  year =         "1989",
  pages =        "303--14",
}

@InProceedings{Kuhn92,
  key =          "Kuhn",
  author =       "Kuhn, Gary",
  title =        "Joint Optimization of Classifier and Feature Space in
                 Speech Recognition",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Seattle, WA",
  month =        jul,
  year =         "1992",
  pages =        "709--14",
  volume =       "IV",
}

@Article{KuhnFeb90,
  key =          "Kuhn",
  author =       "Kuhn, G. and Watrous, R. and Ladendorf, B.",
  title =        "Connected Recognition with a Recurrent Network",
  journal =      "Speech Communications",
  volume =       "9",
  number =       "1",
  month =        feb,
  year =         "1990",
  pages =        "41--48",
}

@TechReport{KuhnSep87,
  key =          "Kuhn",
  author =       "Kuhn, Gary",
  title =        "A First Look at Phonetic Discrimination Using a
                 Connectionist Network with Recurrent Links",
  institution =  "IDA-CRD",
  address =      "Princeton, NJ",
  type =         "Technical Report",
  number =       "82018",
  month =        sep,
  year =         "1987",
}

@InProceedings{Robinson87,
  key =          "Robi",
  author =       "Robinson, A. J. and Fallside, F.",
  title =        "Static and Dynamic Error Propagation Networks with
                 Application to Speech Coding",
  booktitle =    "Advances in Neural Information Processing Systems",
  volume =       "1",
  editor =       "Anderson, Dana Z.",
  publisher =    "American Institute of Physics",
  address =      "New York",
  year =         "1987",
  pages =        "632--41",
}

@Article{Williams89,
  key =          "Will",
  author =       "Williams, R. J. and Zipser, D.",
  title =        "A learning algorithm for continually running fully
                 recurrent neural networks",
  journal =      "Neural Computation",
  volume =       "1",
  year =         "1989",
  pages =        "270--80",
}

@InProceedings{KungSep91,
  key =          "Kung",
  author =       "Kung, S. Y.",
  title =        "Tutorial: Digital Neurocomputing for Signal/Image
                 Processing",
  booktitle =    "Neural Networks for Signal Processing",
  editor =       "Juang, B. H. and Kung, S. Y. and Kamm, Cadance A.",
  volume =       "1",
  publisher =    "{IEEE} Signal Processing Society",
  address =      "Piscataway, NJ",
  year =         "1991",
  month =        sep,
  pages =        "616--44",
}

@InProceedings{SpecJun92,
  key =          "Spec",
  author =       "Spec, D. F.",
  title =        "Enhancements to Probabilistic Neural Networks",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Baltimore, MD",
  month =        jun,
  year =         "1992",
  pages =        "761--68",
  volume =       "I",
}

@InProceedings{ScofieldJul91,
  key =          "Sco",
  author =       "Scofield, C. L. and Reilly, D. L.",
  title =        "Into Silicon: Real Time Learning in a High Density
                 {RBF} Neural Network",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Seattle, WA",
  month =        jul,
  year =         "1991",
  pages =        "551--56",
  volume =       "I",
}

@InProceedings{Moody89,
  key =          "Mood",
  author =       "Moody, J. and Darken, C.",
  title =        "Learning with Local Receptive Fields",
  booktitle =    "Proceedings of the 1988 Connectionist Models Summer
                 School",
  editor =       "Touretzky, David and Hinton, Geoffrey and Sejnowski,
                 Terrence",
  publisher =    "Morgan Kaufmann",
  address =      "San Mateo, CA",
  year =         "1989",
  month =        jun,
  pages =        "133--44",
}

@Article{CaldwellNov94,
  key =          "Cald",
  author =       "Caldwell, R. B.",
  title =        "Selecting the Right Neural Network Tool",
  journal =      "Neurove\$t Journal",
  volume =       "2",
  number =       "6",
  month =        nov,
  year =         "1994",
  pages =        "16--23",
}

@InCollection{Kuhn91,
  key =          "Kuhn",
  author =       "Kuhn, G. and Herzberg, N.",
  title =        "Some Variations on Training of Recurrent Networks",
  booktitle =    "Neural Networks: Theory and Applications",
  editor =       "Mammone, R. and Zeevi, Y.",
  chapter =      "11",
  pages =        "233--44",
  publisher =    "Academic",
  address =      "San Diego, CA",
  year =         "1991",
}

@Article{Weigend90,
  key =          "Weig",
  author =       "Weigend, A. S. and Huberman, B. A. and Rumelhart, D.
                 E.",
  title =        "Predicting the Future: {A} Connectionist Approach",
  journal =      "International Journal of Neural Systems",
  volume =       "1",
  year =         "1990",
  pages =        "193--209",
}

@Article{Bishop94,
  key =          "Bish",
  author =       "Bishop, C. M. and Haynes, P. S. and Smith, M. E. U.
                 and Todd, T. N.",
  title =        "Fast Feedback Control of a High Temperature Fusion
                 Plasma",
  journal =      "Neural Computing \& Applications",
  volume =       "2",
  year =         "1994",
  pages =        "148--59",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% SPIE CR95 Paper End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Kohonen Paper Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@InProceedings{ManHay90,
  key =          "Mann",
  author =       "Mann, Richard and Haykin, Simon",
  title =        "A Parallel Implementation of {K}ohonen Feature Maps on
                 the {W}arp Systolic Computer",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Washington, DC",
  month =        jan,
  year =         "1990",
  volume =       "II",
  pages =        "84--87",
}

@Book{BeMePr90,
  key =          "Benv",
  author =       "Benveniste, Albert and M\'{e}tivier, Michel and
                 Priouret, Pierre",
  title =        "Adaptive Algorithms and Stochastic Approximations",
  series =       "Applications of Mathematics",
  volume =       "22",
  publisher =    "Springer",
  address =      "Berlin, Germany",
  year =         "1990",
}

@Article{BouPag92,
  key =          "Bout",
  author =       "Bouton, Catherine and Pag\`{e}s, Gilles",
  title =        "Self-organization and a.s. Convergence of the
                 One-dimensional {K}ohonen Algorithm with Non-uniformly
                 Distributed Stimuli",
  journal =      "Stochastic Processes and their Applications",
  volume =       "47",
  pages =        "249--274",
  year =         "1993",
}

@Unpublished{BouPag92b,
  key =          "Bout",
  author =       "Bouton, Catherine and Pag\`{e}s, Gilles",
  title =        "Convergence in Distribution of the One-Dimensional
                 {K}ohonen Algorithms when the Stimuli Are not Uniform",
  note =         "Prepublication No. 109 du Laboratoire de
                 Probabilit\'es de l'Universit\'e de Paris 6",
  month =        apr,
  year =         "1992",
}

@Unpublished{BouPag92a,
  key =          "Bout",
  author =       "Bouton, Catherine and Pag\`{e}s, Gilles",
  title =        "Self-Organization and Convergence of the
                 One-Dimensional {K}ohonen Algorithm with Non Uniformly
                 Distributed Stimuli",
  note =         "Submitted for publication, prepublication No. 102 du
                 Laboratoire de Probabilit\'es de l'Universit\'e Paris
                 6",
  month =        apr,
  year =         "1992",
}

@Article{CheNaj91,
  key =          "Cher",
  author =       "Cherkassky, Vladimir and Lari-Najafi, Hossein",
  title =        "Constrained Topological Mapping for Non Parametric
                 Regression Analysis",
  journal =      "Neural Networks",
  volume =       "4",
  pages =        "27--40",
  year =         "1991",
}

@Article{CotFor87,
  key =          "Cott",
  author =       "Cottrell, Marie and Fort, Jean-Claude",
  title =        "\'{E}tude d'un Algorithme d'Auto-Organisation",
  journal =      "Annales de l'Institut Henri Poincar\'{e}",
  year =         "1987",
  volume =       "23",
  number =       "1",
  pages =        "1--20",
}

@Article{ErObSc92b,
  key =          "Erwi",
  author =       "Erwin, Edgar and Obermayer, Klaus and Schulten,
                 Klaus",
  title =        "Self-Organizing Maps: Ordering, Convergence Properties
                 and Energy Functions",
  journal =      "Biological Cybernetics",
  year =         "1992",
  volume =       "67",
  number =       "",
  pages =        "47--55",
}

@Article{ErObSc92a,
  key =          "Erwi",
  author =       "Erwin, Edgar and Obermayer, Klaus and Schulten,
                 Klaus",
  title =        "Self-Organizing Maps: Stationary States, Metastability
                 and Convergence Rate",
  journal =      "Biological Cybernetics",
  year =         "1992",
  volume =       "67",
  number =       "",
  pages =        "35--45",
}

@Article{Fort88,
  key =          "Fort",
  author =       "Fort, Jean-Claude",
  title =        "Solving a Combinatorial Problem via Self-Organizing
                 Process: An Application of the {K}ohonen Algorithm to
                 the Traveling Salesman Problem",
  journal =      "Biological Cybernetics",
  volume =       "59",
  pages =        "33--40",
  year =         "1988",
}

@Article{ForPag93,
  key =          "Fort",
  author =       "Fort, Jean-Claude and Pag\`{e}s, Gilles",
  title =        "Sur la Convergence Presque {S}\^ure de l'Algorithme de
                 {K}ohonen {G}\'{e}n\'{e}ralis\'{e}",
  journal =      "Comptes Rendus de l'Acad\'{e}mie des Sciences de
                 Paris",
  year =         "1993",
  volume =       "317",
  pages =        "389--94",
}

@Book{Kohon88a,
  key =          "Koho",
  author =       "Kohonen, Teuvo",
  title =        "Self-Organization and Associative Memory",
  publisher =    "Springer",
  address =      "Berlin, Germany",
  edition =      "Second",
  year =         "1988",
}

@InCollection{Kohone89,
  key =          "Koho",
  author =       "Kohonen, Teuvo",
  title =        "Speech Recognition Based on Topology-Preserving Neural
                 Maps",
  booktitle =    "Neural Computer Architectures",
  editor =       "Aleksander, Igor",
  publisher =    "North Oxford Academic",
  address =      "London, UK",
  year =         "1989",
}

@Book{KusCla78,
  key =          "Kush",
  author =       "Kushner, Harold Joseph and Clark, Dean S.",
  title =        "Stochastic Approximation for Constrained and
                 Unconstrained Systems",
  series =       "Applied Mathematical Sciences",
  volume =       "26",
  publisher =    "Springer",
  address =      "Berlin, Germany",
  year =         "1978",
}

@Article{Ljung77,
  key =          "Ljun",
  author =       "Ljung, Lennart",
  title =        "Analysis of Recursive Stochastic Algorithms",
  journal =      "IEEE Transactions on Automatic Control",
  volume =       "22",
  pages =        "551--75",
  year =         "1977",
}

@Article{RitSch86,
  key =          "Ritt",
  author =       "Ritter, Helge and Schulten, Klaus",
  title =        "On the Stationary State of {K}ohonen's Self-Organizing
                 Sensory Mapping",
  journal =      "Biological Cybernetics",
  year =         "1986",
  volume =       "54",
  pages =        "99--106",
}

@Article{ThiHas94,
  key =          "Thir",
  author =       "Thiran, Patrick and Hasler, Martin",
  title =        "Self-Organisation of a One-Dimensional {K}ohonen
                 Network with Quantized Weights and Inputs",
  journal =      "Neural Networks",
  volume =       "7",
  number =       "9",
  pages =        "1427--39",
  year =         "1994",
}

@Article{Thiran94,
  key =          "Thir",
  author =       "Thiran, Patrick and Hasler, Martin",
  title =        "Self-Organisation of a One-Dimensional {K}ohonen
                 Network with Quantized Weights and Inputs",
  journal =      "Neural Networks",
  volume =       "7",
  number =       "9",
  pages =        "1427--39",
  year =         "1994",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Kohonen Paper End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Serial Signal Processing Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


% check number and month
@Article{BlevinsFeb90,
  author =       "Blevins, Donald W. and Davis, Edward W. and Heaton,
                 Robert A. and Reif, John H.",
  title =        "{BLITZEN}: {A} Highly Integrated Massively Parallel
                 Machine",
  key =          "Blev",
  journal =      "Journal of Parallel and Distributed Computing",
  year =         "1990",
  volume =       "8",
  number =       "2",
  pages =        "150--60",
  month =        feb,
}

@Article{GokhaleApr95,
  author =   "Gokhale, Maya and Holmes, Bill and Iobst, Ken",
  title =  "Processing in Memory: The {T}erasys Massively
                  Parallel {PIM} Array",
  key =    "Gokh",
  journal =  IEEECOMP,
  volume =   28,
  number =   4,
  month =  apr,
  year =   1995,
  pages =  "23--31",
}

@Book{Hillis85,
  key =          "Hill",
  author =       "Hillis, W. Daniel",
  title =        "The Connection machine",
  publisher =    "MIT Press",
  year =         "1985",
  address =      "Cambridge, MA",
}

@Book{Fernstrom86,
  key =          "Fern",
  author =       "Fernstrom, Christer and Kruzela, Ivan and Svensson,
                 Bertil",
  title =        "{LUCAS} associative array processor",
  publisher =    "Springer",
  year =         "1986",
  volume =       "216",
  series =       LNCS,
  address =      "Berlin, Germany",
}

@Article{FetFeb95,
  key =          "Fet",
  author =       "Fet, Yakov I.",
  title =        "Vertical Processing Systems: {A} Survey",
  journal =      "{IEEE} Micro",
  volume =       "15",
  number =       "1",
  month =        feb,
  year =         "1995",
  pages =        "65--75",
}

@InCollection{Lyon85,
  key =          "Lyon",
  author =       "Lyon, Richard F.",
  title =        "{MSSP}: {A} Bit-Serial Multiprocessor for Signal
                 Processing",
  booktitle =    "{VLSI} Signal Processing: A Bit-Serial Approach",
  chapter =      "12",
  editor =       "Denyer, Peter and Renshaw, David",
  publisher =    "Addison-Wesley",
  address =      "Reading, MA",
  year =         "1985",
}

@Book{Denyer85,
  key =          "Deny",
  title =        "{VLSI} Signal Processing: {A} Bit-Serial Approach",
  editor =       "Denyer, Peter and Renshaw, David",
  publisher =    "Addison-Wesley",
  address =      "Reading, MA",
  year =         "1985",
}

@Book{Smith88,
  key =          "Smit",
  author =       "Smith, Stewart G. and Denyer, Peter B.",
  title =        "Serial-Data Computation",
  publisher =    "Kluwer Academic",
  address =      "Boston, MA",
  year =         "1988",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Serial Signal Processing End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Scheduling and Code Compaction Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@Book{Johnson91,
  key =          "John",
  author =       "Johnson, Mike",
  title =        "Superscalar Microprocessor Design",
  publisher =    "Prentice Hall",
  series =       "Prentice Hall Series in Innovative Technology",
  address =      "Englewood Cliffs, NJ",
  year =         "1991",
}

@Article{GonzalesSep77,
  key =          "Gonz",
  author =       "Gonzales, Jr., Mario J.",
  title =        "Deterministic Processor Scheduling",
  journal =      "{ACM} Computing Surveys",
  volume =       "9",
  number =       "3",
  month =        sep,
  year =         "1977",
  pages =        "173--204",
}

@Article{LandskovSep80,
  key =          "Land",
  author =       "Landskov, David and Davidson, Scott and Shriver, Bruce
                 and Mallett, Patrick W.",
  title =        "Local Microcode Compaction Techniques",
  journal =      "{ACM} Computing Surveys",
  volume =       "12",
  number =       "3",
  month =        sep,
  year =         "1980",
  pages =        "261--94",
}

@Article{FisherJul81,
  key =          "Fish",
  author =       "Fisher, Joseph A.",
  title =        "Trace Scheduling: {A} Technique for Global Microcode
                 Compaction",
  journal =      IEEETC,
  volume =       "30",
  number =       "7",
  month =        jul,
  year =         "1981",
  pages =        "478--90",
}

@Book{Ellis85,
  key =          "Elli",
  author =       "Ellis, John Rolfe",
  title =        "Bulldog: {A} compiler for {VLIW} architectures",
  publisher =    "MIT Press",
  address =      "Cambridge, MA",
  year =         "1985",
}

@Article{TouzeauJun84,
  key =          "Touz",
  author =       "Touzeau, Roy F.",
  title =        "A {F}ortran Compiler for the {FPS-164} Scientific
                 Computer",
  journal =      SIGPLANNOTICES,
  volume =       "19",
  number =       "6",
  month =        jun,
  year =         "1984",
  pages =        "48--57",
}

@InProceedings{FranklinDec92,
  key =          "Fran",
  author =       "Franklin, Mark A. and Pan, Tienyo",
  title =        "Clocked and Asynchronous Instruction Pipelines",
  booktitle =    MICRO93,
  address =      "Austin, TX",
  month =        dec,
  year =         "1993",
  pages =        "177--84",
}

@InProceedings{RauDec92,
  key =          "Rau",
  author =       "Rau, B. Ramakrishna",
  title =        "Dynamically Scheduled {VLIW} Processors",
  booktitle =    MICRO93,
  address =      "Austin, TX",
  month =        dec,
  year =         "1993",
  pages =        "80--92",
}

@InProceedings{MoonDec92,
  key =          "Moon",
  author =       "Moon, Soo-Mook and Ebcio\u{g}lu, Kemal",
  title =        "An Efficient Resource-Constrained Global Scheduling
                 Technique for Superscalar and {VLIW} Processors",
  booktitle =    MICRO92,
  address =      "Portland, OR",
  month =        dec,
  year =         "1992",
  pages =        "55--71",
}

@InProceedings{SeznecDec92,
  key =          "Sezn",
  author =       "Seznec, Andr\'e and Courtel, Karl",
  title =        "Controlling and Sequencing a Heavily Pipelined
                 Floating-Point Operator",
  booktitle =    MICRO92,
  address =      "Portland, OR",
  month =        dec,
  year =         "1992",
  pages =        "111--14",
}

@InProceedings{BeatyDec92,
  key =          "Beat",
  author =       "Beaty, Steven J.",
  title =        "Lookahead Scheduling",
  booktitle =    MICRO92,
  address =      "Portland, OR",
  month =        dec,
  year =         "1992",
  pages =        "256--59",
}

@InProceedings{MalloyDec92,
  key =          "Mall",
  author =       "Malloy, Brian and Gupta, Rajiv and Soffa, Mary Lou",
  title =        "A Shape Matching Approach for Scheduling Fine-Grained
                 Parallelism",
  booktitle =    MICRO92,
  address =      "Portland, OR",
  month =        dec,
  year =         "1992",
  pages =        "264--67",
}

@Article{AnnaratoneDec87,
  author =       "Annaratone, M. and Arnould, E. and Gross, T. and Kung,
                 H. T. and Lam, M. and Menzilcioglu, O. and Webb, J.
                 A.",
  title =        "The {W}arp Computer: Architecture, Implementation, and
                 Performance",
  key =          "Anna",
  journal =      IEEETC,
  volume =       "36",
  number =       "12",
  month =        dec,
  year =         "1987",
  pages =        "1523--38",
}

@InProceedings{AnnaratoneFeb87,
  key =          "Anna",
  author =       "Annaratone, Marco and others",
  title =        "Architecture of {W}arp",
  booktitle =    "Proceedings of {COMPCON}",
  month =        feb,
  year =         "1987",
  pages =        "264--67",
}

@InProceedings{BorkarMay90,
  key =          "Bor",
  author =       "Borkar, Shekhar and Cohn, Robert and Cox, George and
                 Gross, Thomas and Kung, H. T. and Lam, Monica and
                 Levine, Margie and Moore, Brian and Moore, Wire and
                 Peterson, Craig and Susman, Jim and Sutton, Jim and
                 Urbanski, John and Webb, Jon",
  title =        "Supporting Systolic and Memory Communication in
                 {iW}arp",
  booktitle =    ISCA90,
  address =      "Seattle, WA",
  month =        may,
  year =         "1990",
  pages =        "70--81",
}

@Article{Lea91,
  key =          "Lea",
  author =       "Lea, R. M.",
  title =        "{WASP}: {A} {WSI} Associative String Processor",
  journal =      JVSP,
  volume =       "2",
  year =         "1991",
  pages =        "271--85",
}

@Article{AwagaOct93,
  key =          "Awag",
  author =       "Awaga, Makoto and Takahashi, Hiromasa",
  title =        "The {$\mu$VP} 64-bit Vector Coprocessor: {A} New
                 Implementation of High-Performance Numerical
                 Computation",
  journal =      "{IEEE} Micro",
  volume =       "13",
  number =       "5",
  month =        oct,
  year =         "1993",
  pages =        "24--36",
}

@Manual{Meiko94,
  title =  "Vector Processing Element Overview",
  url =    "{http://www.meiko.com/}",
  year =   1994,
  key = "Meiko",
  organization = "Meiko",
  address =  "Concord, MA",
}

@Article{KrishnamurthyJul90,
  key =          "Kris",
  author =       "Krishnamurthy, Sanjay M.",
  title =        "A Brief Survey of Papers on Scheduling for Pipelined
                 Processors",
  journal =      SIGPLANNOTICES,
  volume =       "25",
  number =       "7",
  month =        jul,
  year =         "1990",
  pages =        "97--106",
}

@Article{Fisher83,
  key =          "Fish",
  author =       "Fisher, Joseph A.",
  title =        "{V}ery {L}ong {I}nstruction {W}ord Architectures and
                 the {ELI-512}",
  journal =      "Computer Architecture News",
  publisher =    "{ACM}",
  volume =       "11",
  year =         "1983",
  pages =        "140--50",
}

@Article{Weiss84,
  key =          "Weis",
  author =       "Weiss, Shlomo and Smith, James E.",
  title =        "Instruction Issue Logic for Pipelined Supercomputers",
  journal =      "Computer Architecture News",
  publisher =    "{ACM}",
  volume =       "12",
  year =         "1984",
  pages =        "110--18",
}

@InProceedings{Thorton64,
  key =          "Thor",
  author =       "Thorton, J. E.",
  title =        "Parallel Operation in the {C}ontrol {D}ata 6600",
  volume =       "26",
  pages =        "33--40",
  booktitle =    "Proceedings of the Fall Joint Computer Conference",
  year =         "1964",
}

@Book{Thorton70,
  key =          "Thor",
  author =       "Thorton, J. E.",
  title =        "Design of a Computer: The {C}ontrol {D}ata 6600",
  publisher =    "Scott, Foresman and Company",
  year =         "1970",
  address =      "Glenview, IL",
}

@Article{TomasuloJan67,
  key =          "Toma",
  author =       "Tomasulo, R. M.",
  title =        "An Efficient Algorithm for Exploiting Multiple
                 Arithmetic Units",
  journal =      "IBM Journal of Research and Development",
  volume =       "11",
  number =       "1",
  month =        jan,
  year =         "1967",
  pages =        "25--33",
}

@Article{SmithJul89,
  key =          "Smit",
  author =       "Smith, James E.",
  title =        "Dynamic Instruction Scheduling and the {A}stronautics
                 {ZS-1}",
  journal =      IEEECOMP,
  volume =       "22",
  number =       "7",
  month =        jul,
  year =         "1989",
  pages =        "21--35",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Scheduling and Code Compaction End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


@TechReport{WuJun91,
  key =          "Wu",
  author =       "Wu, Sun and Manber, Udi",
  title =        "Fast Text Searching with Errors",
  institution =  "The University of Arizona",
  address =      "Tucson, AZ",
  type =         "Technical Report",
  number =       "TR 91-11",
  month =        jun,
  year =         "1991",
}

@InCollection{Uenohara85,
  key =          "Ueno",
  author =       "Uenohara, Michiyuki and Kawamura, Nobuo and Okuto,
                 Yuji",
  title =        "The Next Generation of Integrated Circuits---What
                 Comes after {VLSI}?",
  booktitle =    "{VLSI} Electronics: Microstructure Science",
  volume =       "9",
  editor =       "Einspruch, Norman G.",
  publisher =    "Academic",
  address =      "Orlando, FL",
  year =         "1985",
  keywords =     "3D VLSI",
}

@Manual{HM534251,
  title =        "{HM53425} Series --- 262144-Word $\times$ 4-Bit
                 Multiport {CMOS} Video {RAM} Datasheet",
  key = "Hitachi Electronic Components",
  organization = "Hitachi Electronic Components",
}

@Article{WezenbeekMay93,
  key =          "Weze",
  author =       "van Wezenbeek, Anton M. and Withagen, Willem Jan",
  title =        "A Survey of Memory Management",
  journal =      "Microprocessing and Microprogramming",
  volume =       "36",
  year =         "1993",
  month =        may,
  pages =        "141--62",
}

@Article{BurskyAug95,
  key =          "Burs",
  author =       "Bursky, Dave",
  title =        "Advanced {DRAM}s Deliver Peak System Performance",
  journal =      "Electronic Design",
  month =        "7~" # aug,
  year =         "1995",
  volume =       "43",
  number =       "16",
  pages =        "42--51",
}

@Article{BurskyApr93,
  key =          "Burs",
  author =       "Bursky, Dave",
  title =        "Novel {IC} Merges {SRAM} and {FIFO} Functions",
  journal =      "Electronic Design",
  month =        "15~" # apr,
  year =         "1993",
  volume =       "41",
  number =       "8",
  pages =        "109--10",
}

@Article{PrzybylskiMay96,
  key =          "Przy",
  author =       "Przybylski, Steven",
  title =        "{SDRAM}s Ready to Enter {PC} Mainstream",
  journal =      MPR,
  month =        "6~" # may,
  year =         "1996",
  volume =       "10",
  number =       "6",
  pages =        "17--23",
}

@Article{PrzybylskiFeb93a,
  key =          "Przy",
  author =       "Przybylski, Steven",
  title =        "New {DRAM}s Improve Bandwidth (Part 1)",
  journal =      MPR,
  month =        "15~" # feb,
  year =         "{\srt{1993a}}1993",
  volume =       "7",
  number =       "2",
  pages =        "18--21",
}

@Article{PrzybylskiMar93b,
  key =          "Przy",
  author =       "Przybylski, Steven",
  title =        "{DRAM}s for New Memory Systems (Part 2)",
  journal =      MPR,
  month =        "8~" # mar,
  year =         "{\srt{1993b}}1993",
  volume =       "7",
  number =       "3",
  pages =        "18--21",
}

@Article{PrzybylskiMar93c,
  key =          "Przy",
  author =       "Przybylski, Steven",
  title =        "{DRAM}s for New Memory Systems (Part 3)",
  journal =      MPR,
  month =        "29~" # mar,
  year =         "{\srt{1993c}}1993",
  volume =       "7",
  number =       "4",
  pages =        "22--26",
}

@Book{Herault94,
  author =       "Herault, Jeanny and Jutten, Christian",
  title =        "{R}\'eseaux neuronaux et traitement du signal",
  publisher =    "Herm\`es",
  year =         "1994",
  key =          "Hera",
  series =       "Traitement du signal",
  address =      "Paris, France",
}

@Book{Hertz91,
  key =          "Hert",
  author =       "Hertz, John and Krogh, Anders and Palmer, Richard G.",
  title =        "Introduction to the Theory of Neural Computation",
  series =       "Santa Fe Institute Studies in Sciences of Complexity",
  publisher =    "Addison-Wesley",
  address =      "Redwood City, CA",
  year =         "1991",
}

@InProceedings{Zhang90,
  key =          "Zhan",
  author =       "Zhang, X. and McKenna, M. and Misirov, J and Waltz,
                 D.",
  title =        "An Efficient Implementation of the Back-propagation
                 Algorithm on the {C}onnection {M}achine {CM-2}",
  booktitle =    "Advances in Neural Information Processing Systems",
  volume =       "2",
  editor =       "Touretzky, David S.",
  publisher =    "Morgan Kaufmann",
  address =      "San Mateo, CA",
  year =         "1990",
}

@Article{Obermayer90,
  key =          "Ober",
  author =       "Obermayer, Klaus and Ritter, Helge and Schulten,
                 Klaus",
  title =        "Large-Scale Simulations of Self-Organizing Neural
                 Networks on Parallel Computers: Application to
                 Biological Modelling",
  journal =      "Parallel Computing",
  volume =       "14",
  year =         "1990",
  pages =        "381--404",
}

@Book{Press88,
  key =          "Pres",
  author =       "Press, William H. and Flannery, Brian P. and
                 Teukolsky, Saul A. and Vetterling, William T.",
  title =        "Numerical Recipes in {C}: The Art of Scientific
                 Computing",
  publisher =    "Cambridge University Press",
  address =      "Cambridge, UK",
  year =         "1988",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Incremental NN Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@Article{Platt91,
  key =          "Plat",
  author =       "Platt, John",
  title =        "A Resource-Allocating Network for Function
                 Interpolation",
  journal =      "Neural Computation",
  volume =       "3",
  year =         "1991",
  pages =        "213--25",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Incremental NN End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%




%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Accelerated BP Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@Article{BaldiJan95,
  author =       "Baldi, Pierre",
  title =        "Gradient Descent Learning Algorithm Overview: {A}
                 General Dynamical Systems Perspective",
  key =          "Bald",
  journal =      IEEETNN,
  year =         "1995",
  volume =       "6",
  number =       "1",
  pages =        "182--95",
  month =        jan,
}

@Article{Lapedes86,
  key =          "Lape",
  author =       "Lapedes, A. and Farber, R.",
  title =        "A Self-Organizing, Nonsymmetrical Neural Net for
                 Content Addressable Memory Trained to Classify Sonar
                 Targets",
  journal =      "Physica",
  volume =       "22D",
  year =         "1986",
  pages =        "247--59",
}

@Article{Vogl88,
  key =          "Vogl",
  author =       "Vogl, T. P. and Mangis, J. K. and Rigler, A. K. and
                 Zink, W. T. and Alkon, D. L.",
  title =        "Accelerating Convergence of the Back-Propagation
                 Method",
  journal =      "Biological Cybernetics",
  volume =       "59",
  year =         "1988",
  pages =        "257--63",
}

@InCollection{Rumelhart86,
  key =          "Rume",
  author =       "Rumelhart, David E. and Hinton, Geoffrey E. and
                 Williams, Ronald J.",
  title =        "Learning Internal Representations by Error
                 Propagation",
  booktitle =    "Parallel Distributed Processing: Explorations in the
                 Microstructure of Cognition",
  editor =       "Rumelhart, David E. and McClelland, James L.",
  volume =       "1: Foundations",
  chapter =      "8",
  publisher =    "MIT Press",
  address =      "Cambridge, MA",
  year =         "1986",
  pages =        "318--62",
}

@InProceedings{Watrous87,
  key =          "Watr",
  author =       "Watrous, Raymond L.",
  title =        "Learning Algorithms for Connectionist Networks:
                 Applied Gradient Methods of Nonlinear Optimization",
  booktitle =    "Proceedings of the First {IEEE} Conference on Neural
                 Networks",
  year =         "1987",
  volume =       "II",
  address =      "San Diego, CA",
  pages =        "619--26",
}

@Article{Bishop92,
  key =          "Bish",
  author =       "Bishop, Chris",
  title =        "Exact Calculation of the {H}essian Matrix for the
                 multilayer perceptron",
  journal =      "Neural Computation",
  volume =       "4",
  year =         "1992",
  pages =        "494--501",
}

@Article{Battiti92,
  key =          "Batt",
  author =       "Battiti, Roberto",
  title =        "First- and Second-Order Methods for Learning: Between
                 Steepest Descent and {N}ewton's Method",
  journal =      "Neural Computation",
  volume =       "4",
  year =         "1992",
  pages =        "141--66",
}

@Article{Battiti89,
  key =          "Batt",
  author =       "Battiti, Roberto",
  title =        "Accelerated Backpropagation Learning: Two Optimization
                 Methods",
  journal =      "Complex Systems",
  volume =       "3",
  year =         "1989",
  pages =        "331--42",
}

@Article{ShannoAug78,
  key =          "Shan",
  author =       "Shanno, David F.",
  title =        "Conjugate Gradient Methods with Inexact Searches",
  journal =      "Mathematics of Operations Research",
  volume =       "3",
  number =       "3",
  month =        aug,
  year =         "1978",
  pages =        "224--56",
}

@Article{Johansson92,
  key =          "Joha",
  author =       "Johansson, E. M. and Dowla, F. U. and Goodman, D. M.",
  title =        "Backpropagation Learning for Multilayer Feed-Forward
                 Neural Networks Using the Conjugate Gradient Method",
  journal =      "International Journal of Neural Systems",
  volume =       "2",
  number =       "4",
  year =         "1992",
  pages =        "291--301",
}

@Book{Minoux83,
  key =          "Mino",
  author =       "Minoux, Michel",
  title =        "Programmation math\'ematique: th\'eorie et
                 algorithmes",
  publisher =    "Dunod",
  address =      "Paris, France",
  year =         "1983",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Accelerated BP End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Computer Architecture Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


@Book{Hwang93,
  author =       "Hwang, Kai",
  title =        "Advanced Computer Architecture",
  publisher =    "McGraw-Hill",
  address =      "New York",
  year =         "1993",
  key =          "Hwan",
  series =       "Computer Science",
}

@Article{BellAug92,
  key =          "Bell",
  author =       "Bell, Gordon",
  title =        "Ultracomputers: {A} Teraflop before Its Time",
  journal =      "Communications of the {ACM}",
  volume =       "35",
  number =       "8",
  month =        aug,
  year =         "1992",
  pages =        "26--47",
}

@Book{Patterson05,
  key =    "Pat",
  author =   "Patterson, David A. and Hennessy, John L.",
  title =  "Computer Organization and Design---The
                  Hardware/Software Interface",
  publisher =  "Morgan Kaufmann",
  address =  "Amsterdam, Netherlands",
  year =   2005,
}

@Book{Hennessy90,
  key =          "Henn",
  author =       "Hennessy, John L. and Patterson, David A.",
  title =        "Computer Architecture: {A} Quantitative Approach",
  publisher =    "Morgan Kaufmann",
  address =      "San Mateo, CA",
  year =         "1990",
}

@Book{Hennessy95,
  key =          "Henn",
  author =       "Hennessy, John L. and Patterson, David A.",
  title =        "Computer Architecture: {A} Quantitative Approach",
  edition =      "Second",
  publisher =    "Morgan Kaufmann",
  address =      "San Mateo, CA",
  year =         "1995",
  ISBN =         "1-55860-372-7",
}

@Book{Hennessy02,
  key =          "Henn",
  author =       "Hennessy, John L. and Patterson, David A.",
  title =        "Computer Architecture: {A} Quantitative Approach",
  edition =      "Third",
  publisher =    "Morgan Kaufmann",
  address =      "San Mateo, CA",
  year =         "2002",
}

@Book{Milutinovic88,
  key =          "Milu",
  title =        "Computer Architecture: Concepts and Systems",
  editor =       "Milutinovi\'c, Veljko M.",
  publisher =    "North-Holland",
  address =      "New York",
  year =         "1988",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Computer Architecture End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Power Systems Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@Article{WilsonFeb78,
  key =          "Wils",
  author =       "Wilson, G. L. and Zarakas, P.",
  title =        "Anatomy of a Blackout",
  journal =      "{IEEE} Spectrum",
  volume =       "15",
  number =       "2",
  year =         "1978",
  month =        feb,
  pages =        "38--46",
}

@Article{SobajicFeb89,
  key =          "Soba",
  author =       "Sobajic, D. J. and Pao, Y.-H.",
  title =        "Artificial Neural-Net Based Dynamic Security
                 Assessment for Electric Power Systems",
  journal =      "{IEEE} Transactions on Power Systems",
  volume =       "4",
  number =       "1",
  month =        feb,
  year =         "1989",
  pages =        "220--28",
}

@Article{NieburDec93,
  key =          "Nieb",
  author =       "Niebur, Dagmar and others",
  title =        "Artificial Neural Networks for Power Systems: {A}
                 Literature Survey",
  journal =      "International Journal of Engineering Intelligent
                 Systems for Electrical Engineering and Communications",
  volume =       "1",
  number =       "3",
  month =        dec,
  year =         "1993",
  note =         "CIGRE TF Report no.~38.06.06",
  pages =        "133--58",
}

@Article{Kohonen82,
  key =          "Koho",
  author =       "Kohonen, Teuvo",
  title =        "Self-Organizing Formation of Topologically Correct
                 Feature Maps",
  journal =      "Biological Cybernetics",
  volume =       "43",
  number =       "1",
  pages =        "59--69",
  year =         "1982",
}

@Book{Kohonen89,
  key =          "Koho",
  author =       "Kohonen, Teuvo",
  title =        "Self-Organization and Associative Memory",
  publisher =    "Springer",
  address =      "Berlin, Germany",
  volume =       "8",
  series =       "Springer Series in Information Sciences",
  edition =      "Third",
  year =         "1989",
}

@Book{Kohonen95,
  key =          "Koho",
  author =       "Kohonen, Teuvo",
  title =        "Self-Organizing Maps",
  publisher =    "Springer",
  address =      "Berlin, Germany",
  volume =       "30",
  series =       "Springer Series in Information Sciences",
  year =         "1995",
}

@Article{NieburApr92,
  key =          "Nieb",
  author =       "Niebur, Dagmar and Germond, Alain J.",
  title =        "Unsupervised Neural Network Classification of Power
                 System Static Security States",
  journal =      "Journal of Electrical Power and Energy Systems",
  volume =       "14",
  number =       "2-3",
  month =        apr # "/" # jun,
  pages =        "233--42",
  year =         "1992",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Power Systems End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Systolic Arrays Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@InProceedings{Kung79,
  key =          "Kun",
  author =       "Kung, H. T. and Leiserson, Charles E.",
  title =        "Systolic Arrays (for {VLSI})",
  editor =       "Duff, Iain S. and Stewart, G. W.",
  booktitle =    "Proceedings of the Fifth Symposium on Sparse Matrix
                 Computations",
  pages =        "256--82",
  address =      "Knoxville, TN",
  year =         "1979",
}

@Article{KungJan82,
  key =          "Kung",
  author =       "Kung, H. T.",
  title =        "Why Systolic Architectures?",
  journal =      IEEECOMP,
  volume =       "15",
  number =       "1",
  month =        jan,
  year =         "1982",
  pages =        "37--46",
}

@Article{JohnsonNov93,
  key =          "John",
  author =       "Johnson, Kurtis T. and Hurson, A. R. and Shirazi,
                 Behrooz",
  title =        "General-Purpose Systolic Arrays",
  journal =      IEEECOMP,
  volume =       "26",
  number =       "11",
  month =        nov,
  year =         "1993",
  pages =        "20--31",
}

@Book{Moreno92,
  key =          "More",
  author =       "Moreno, Jaime H. and Lang, Tom{\'a}s",
  title =        "Matrix Computations on Systolic-Type Arrays",
  publisher =    "Kluwer Academic",
  address =      "Boston, MA",
  year =         "1992",
}

@Book{Evans91,
  key =          "Evan",
  title =        "Systolic Algorithms",
  editor =       "Evans, David J.",
  series =       "Topics in Computer Mathematics",
  publisher =    "Gordon and Breach Science",
  address =      "Philadelphia, PA",
  year =         "1991",
}

@Book{Frumkin92,
  key =          "Frum",
  author =       "Frumkin, Mikhail Aleksandrovich",
  title =        "Systolic Computations",
  series =       "Mathematics and Its Applications ({\em Soviet
                 Series})",
  publisher =    "Kluwer Academic",
  address =      "Dordrecht, The Netherlands",
  year =         "1992",
}

@Proceedings{ASAP93,
  key =          "ASAP",
  title =        ASAP,
  editor =       "Dadda, Luigi and Wah, Benjamin",
  publisher =    "{IEEE} Computer Society",
  address =      "Los Alamitos, CA",
  year =         "1993",
}

@Proceedings{ASAP94,
  key =          "ASAP",
  title =        ASAP,
  editor =       "Cappello, Peter and Owens, Robert M. and Swartzlander,
                 Jr., Earl E. and Wah, Benjamin W.",
  publisher =    "{IEEE} Computer Society",
  address =      "Los Alamitos, CA",
  year =         "1994",
}

@Book{Quinton89,
  key =          "Quin",
  author =       "Quinton, Patrice and Robert, Yves",
  title =        "Algorithmes et architectures systoliques",
  publisher =    "Masson",
  address =      "Paris, France",
  year =         "1989",
}

@InProceedings{LendersAug89,
  key =          "Lend",
  author =       "Lenders, Patrick M. and Schr{\"{o}}der, Heiko and
                 Strazdins, Peter",
  title =        "Microprogramming {I}nstruction {S}ystolic {A}rrays",
  booktitle =    MICRO89,
  editor =       "Allan, Vichi H.",
  address =      "Dublin, Ireland",
  month =        aug,
  year =         "1989",
  pages =        "56--69",
}
@inproceedings{LamMay92,
    author = "M. S. Lam and R. P. Wilson",
    title = "Limits of control flow on parallelism",
    booktitle = COMPARC92,
    publisher = "ACM and IEEE Computer Society",
    address = "Gold Coast, Australia",
    pages = "46--57",
    year = "1992",
 }

@Article{SchroderJun91,
  key =          "Schr",
  author =       "Schr{\"{o}}der, Heiko and Strazdins, Peter",
  title =        "Program Compression on the {ISA}",
  journal =      "Parallel Computing",
  volume =       "17",
  number =       "2-3",
  month =        jun,
  year =         "1991",
  pages =        "207--15",
}

@inproceedings{CorlissJun03,
  author = {Marc L. Corliss and E Christopher Lewis and Amir Roth},
  title = {{DISE}: A Programmable Macro Engine for Customizing Applications},
  booktitle =ISCA03,
  volume = {0},
  year = {2003},
  month = jun,
  issn = {1063-6897},
  pages={362--373},
  publisher = {IEEE Computer Society},
  address = {Los Alamitos, CA, USA},
}

@InProceedings{LangMay88,
  key =          "Lang",
  author =       "Lang, Hans-Werner",
  title =        "Transitive Closure on an {I}nstruction {S}ystolic
                 {A}rray",
  booktitle =    "Proceedings of the International Conference on
                 Systolic Arrays",
  address =      "San Diego, CA",
  month =        may,
  year =         "1988",
  pages =        "295--304",
}

@InProceedings{LangMay87,
  key =          "Lang",
  author =       "Lang, Hans-Werner",
  title =        "{ISA} and {SISA}: Two Variants of a General Purpose
                 Systolic Array Architecture",
  booktitle =    "Proceedings of the Second International Conference on
                 Supercomputing",
  address =      "St. Petersburg, FL",
  month =        may,
  year =         "1987",
  pages =        "460--65",
}

@Article{Lang86,
  key =          "Lang",
  author =       "Lang, Hans-Werner",
  title =        "The {I}nstruction {S}ystolic {A}rray: {A} Parallel
                 Architecture for {VLSI}",
  journal =      "Integration, the {VLSI} journal",
  volume =       "4",
  year =         "1986",
  pages =        "65--74",
}

@InProceedings{Kunde86,
  key =          "Kund",
  author =       "Kunde, Manfred and Lang, Hans-Werner and Schimmler,
                 Manfred and Schmeck, Hartmut and Schr{\"{o}}der,
                 Heiko",
  title =        "The {I}nstruction {S}ystolic {A}rray and Its Relation
                 to Other Models of Parallel Computers",
  booktitle =    "Parallel Computing 85",
  year =         "1986",
  pages =        "491--97",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Systolic Arrays End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Asynchronous Circuits Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


@Unpublished{Brunvand91,
  key =          "Brun",
  author =       "Brunvand, Erik",
  title =        "Implementing Self-Timed Systems with {FPGA}s",
  year =         "1991",
  note =         "Paper probably published at some VLSI conference",
}

@InCollection{Seitz80,
  key =          "Seit",
  author =       "Seitz, Charles L.",
  title =        "System Timing",
  booktitle =    "{\em Carver Mead and Lynn Conway}, Introduction to
                 {VLSI} Systems",
  chapter =      "7",
  publisher =    "Addison-Wesley",
  address =      "Reading, MA",
  year =         "1980",
}

@Book{Mead80,
  key =          "Mead",
  author =       "Mead, Carver and Conway, Lynn",
  title =        "Introduction to {VLSI} Systems",
  publisher =    "Addison-Wesley",
  address =      "Reading, MA",
  year =         "1980",
}

@Unpublished{Schmidt,
  key =          "Schm",
  author =       "Schmidt, Ulrich and Caesar, Knut and Himmel, Thomas
                 and Mehrgardt, S{\"{o}}nke",
  title =        "Parallel Computing Made Efficient",
  note =         "Paper distributed by {ITT Intermetall GmbH.}",
}

@Article{RosenbergerSep88,
  key =          "Rose",
  author =       "Rosenberger, Fred U. and Molnar, Charles E. and
                 Chaney, Thomas J. and Fang, Ting-Pien",
  title =        "{\em Q}-Modules: Internally Clocked Delay-Insensitive
                 Modules",
  journal =      IEEETC,
  volume =       "37",
  number =       "9",
  month =        sep,
  year =         "1988",
  pages =        "1005--18",
}

@Article{PechoucekFeb76,
  key =          "Pech",
  author =       "P\v{e}chou\v{c}ek, Miroslav",
  title =        "Anomalous Response Times of Input Synchronizers",
  journal =      IEEETC,
  volume =       "25",
  number =       "2",
  month =        feb,
  year =         "1976",
  pages =        "133--39",
}

@InProceedings{DallyOct87,
  key =          "Dall",
  author =       "Dally, William J. and Song, Paul",
  title =        "Design of a Self-Timed {VLSI} Multicomputer
                 Communication Controller",
  booktitle =    "{IEEE} International Conference on Computer Design",
  address =      "New York",
  month =        oct,
  year =         "1987",
  pages =        "230--34",
}

@Article{DallyMay87,
  key =          "Dall",
  author =       "Dally, William J. and Seitz, Charles L.",
  title =        "Deadlock-Free Message Routing in Multiprocessor
                 Interconnection Networks",
  journal =      IEEETC,
  volume =       "36",
  number =       "5",
  month =        may,
  year =         "1987",
  pages =        "547--53",
}

@InProceedings{BurnsMar88,
  key =          "Burn",
  author =       "Burns, Steven M. and Martin, Alain J.",
  title =        "Syntax-directed Translation of Concurrent Programs
                 into Self-timed Circuits",
  booktitle =    "Advanced Research in {VLSI}",
  editor =       "Allen, Jonathan and Thomson Leighton, F.",
  publisher =    "MIT Press",
  address =      "Cambridge, MA",
  month =        mar,
  year =         "1988",
  pages =        "35--50",
}

@InProceedings{MartinOct87,
  key =          "Mart",
  author =       "Martin, Alain J.",
  title =        "A Synthesis Method for Self-Timed {VLSI} Circuits",
  booktitle =    "{IEEE} International Conference on Computer Design",
  address =      "New York",
  month =        oct,
  year =         "1987",
  pages =        "224--29",
}

@Article{Martin86,
  key =          "Mart",
  author =       "Martin, Alain J.",
  title =        "Compiling Communication Processes into
                 Delay-Insensitive {VLSI} Circuits",
  journal =      "Distibuted Computing",
  volume =       "1",
  publisher =    "Springer",
  address =      "Berlin, Germany",
  year =         "1986",
  pages =        "226--34",
}

@InCollection{Martin90,
  key =          "Mart",
  author =       "Martin, Alain J.",
  title =        "Programming in {VLSI}",
  booktitle =    "Developments in Concurrency and Communication",
  editor =       "Hoare, C. A. R.",
  chapter =      "1",
  publisher =    "Addison-Wesley",
  address =      "Reading, MA",
  year =         "1990",
}

@InProceedings{MartinMar89,
  key =          "Mart",
  author =       "Martin, Alain J. and Burns, Steven M. and Lee, T. K.
                 and Borkovic, Drazen and Hazewindus, Pieter J.",
  title =        "The Design of an Asynchronous Microprocessor",
  booktitle =    "Decennial Caltech Conference on {VLSI}",
  editor =       "Seitz, Charles L.",
  month =        mar,
  year =         "1989",
  publisher =    "MIT Press",
  address =      "Cambridge, MA",
  pages =        "351--73",
}

@InProceedings{MartinMar85,
  key =          "Mart",
  author =       "Martin, Alain J.",
  title =        "The Design of a Self-timed Circuit for Distributed
                 Mutual Exclusion",
  booktitle =    "1985 Chapel Hill Conference on {VLSI}",
  editor =       "Fuchs, Henry",
  month =        mar,
  year =         "1985",
  publisher =    "Computer Science Press",
  address =      "Rockville, MD",
  pages =        "245--60",
}

@Article{SutherlandJun89,
  key =          "Suth",
  author =       "Sutherland, Ivan E.",
  title =        "Micropipelines",
  journal =      "Communications of the {ACM}",
  volume =       "32",
  number =       "6",
  month =        jun,
  year =         "1989",
  pages =        "720--38",
}

@InProceedings{KungMay82,
  key =          "Kung",
  author =       "Kung, S. Y. and Gal-Ezer, R. J.",
  title =        "Synchronous Versus Asynchronous Computation in {VLSI}
                 Array Processors",
  booktitle =    "Real Time Signal Processing {V}",
  volume =       "341",
  editor =       "Trimble, Joel",
  month =        may,
  year =         "1982",
  publisher =    "SPIE - The International Society for Optical
                 Engineering",
  address =      "Arlington, VA",
  pages =        "53--65",
}

@InCollection{Kung88wavefront,
  key =          "Kung",
  author =       "Kung, Sun Yuan",
  title =        "Wavefront Array Processors",
  booktitle =    "{VLSI} Array Processors",
  chapter =      "5",
  publisher =    "Prentice Hall",
  address =      "Englewood Cliffs, NJ",
  year =         "1988",
}

@Book{Kung88,
  key =          "Kung",
  author =       "Kung, Sun Yuan",
  title =        "{VLSI} Array Processors",
  publisher =    "Prentice Hall",
  address =      "Englewood Cliffs, NJ",
  year =         "1988",
}

@InCollection{Kohavi78async,
  key =          "Koha",
  author =       "Kohavi, Zvi",
  title =        "Asynchronous Sequential Circuits",
  booktitle =    "Switching and Finite Automata Theory",
  chapter =      "11",
  edition =      "Second",
  publisher =    "Tata McGraw-Hill",
  address =      "New Delhi",
  year =         "1978",
}

@Book{Kohavi78,
  key =          "Koha",
  author =       "Kohavi, Zvi",
  title =        "Switching and Finite Automata Theory",
  edition =      "Second",
  publisher =    "Tata McGraw-Hill",
  address =      "New Delhi",
  year =         "1978",
}

@Book{Hodges88,
  key =          "Hodg",
  author =       "Hodges, David A. and Jackson, Horace G.",
  title =        "Analysis and Design of Digital Integrated Circuits",
  edition =      "Second",
  publisher =    "McGraw-Hill",
  address =      "New York",
  year =         "1988",
}

@InProceedings{DillMar85,
  key =          "Dill",
  author =       "Dill, David L. and Clarke, Edmund M.",
  title =        "Automatic Verification of Asynchronous Circuits Using
                 Temporal Logic",
  booktitle =    "1985 Chapel Hill Conference on {VLSI}",
  editor =       "Fuchs, Henry",
  month =        mar,
  year =         "1985",
  publisher =    "Computer Science",
  address =      "Rockville, MD",
  pages =        "127--43",
}

@InProceedings{MolnarMar85,
  key =          "Moln",
  author =       "Molnar, Charles E. and Fang, Ting-Pieng and Rosenberg,
                 Frederick U.",
  title =        "Synthesis of Delay-Insensitive Modules",
  booktitle =    "1985 Chapel Hill Conference on {VLSI}",
  editor =       "Fuchs, Henry",
  month =        mar,
  year =         "1985",
  publisher =    "Computer Science",
  address =      "Rockville, MD",
  pages =        "67--86",
}

@Article{PountainJan93,
  key =          "Poun",
  author =       "Pountain, Dick",
  title =        "Computing without Clocks",
  journal =      "Byte",
  volume =       "18",
  number =       "1",
  month =        jan,
  year =         "1993",
  pages =        "145--50",
  keywords =     "Asynchronous circuits",
}

@InProceedings{HurdleSep92,
  key =          "Hurd",
  author =       "Hurdle, John F. and Brunvand, Erik L. and Josephson,
                 {L\"{u}li}",
  title =        "Asynchronous {VLSI} Design for Neural System
                 Implementation",
  booktitle =    "Proceedings of the Third International Workshop on
                 {VLSI} for Neural Networks and Artificial
                 Intelligence",
  address =      "Oxford, UK",
  month =        sep,
  year =         "1992",
}

@InCollection{Nielsen91,
  key =          "Niel",
  author =       "Nielsen, C. D. and Staunstrup, J. and Jones, J. R.",
  title =        "A Delay-Insensitive Neural Network Engine",
  booktitle =    "{VLSI} for Artificial Intelligence and Neural
                 Networks",
  editor =       "Delgado-Frias, Jos\'e G. and Moore, William R.",
  chapter =      "5.2",
  pages =        "367--76",
  publisher =    "Plenum",
  address =      "New York",
  year =         "1991",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Asynchronous Circuits End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Non-linear Function Implementation Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@InProceedings{AlippiJun90,
  key =          "Alip",
  author =       "Alippi, C. and Bonfanti, S. and Storti-Gajani, G.",
  title =        "Approximating Sigmoidal Functions for {VLSI}
                 Implementation of Neural Networks",
  booktitle =    "Proceedings of the First International Conference on
                 Microelectronics for Neural Networks",
  address =      "Dortmund, Germany",
  month =        jun,
  year =         "1990",
  pages =        "165--70/4",
}

@InProceedings{Alippi91,
  key =          "Alip",
  author =       "Alippi, C. and Storti-Gajani, G.",
  title =        "Simple Approximation of Sigmoidal Functions: Realistic
                 Design of Digital Neural Networks Capable of Learning",
  booktitle =    "Proceedings of the {IEEE} International Symposium on
                 Circuits and Systems",
  year =         "1991",
  volume =       "III",
  pages =        "1505--8",
}

@Article{MyersNov89,
  key =          "Myer",
  author =       "Myers, D. J. and Hutchinson, R. A.",
  title =        "Efficient Implementation of Piecewise Linear
                 Activation Function for Digital {VLSI} Neural Network",
  journal =      "Electronics Letters",
  volume =       "25",
  number =       "24",
  day =          "23",
  month =        nov,
  year =         "1989",
  pages =        "1662--63",
}

@Article{MurtaghMay92,
  key =          "Murt",
  author =       "Murtagh, P. and Tsoi, A. C.",
  title =        "Implementation Issues of Sigmoid Function and Its
                 Derivative for {VLSI} Digital Neural Networks",
  journal =      "{IEE} Proceedings",
  volume =       "139",
  number =       "3",
  month =        may,
  year =         "1992",
  pages =        "207--14",
}

@Article{MurtaghSep93,
  key =          "Murt",
  author =       "Murtagh, P. and Tsoi, A. C. and Bergmann, N.",
  title =        "Bit-Serial Systolic Array Implementation of a
                 Multilayer Perceptron",
  journal =      "{IEE} Proceedings",
  volume =       "140",
  number =       "5",
  month =        sep,
  year =         "1993",
  pages =        "277--88",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Non-linear Function Implementation End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Neurocomputer Architectures Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@InProceedings{RuepingSep94,
  key =          "R{\"{u}}pi",
  author =       "R{\"{u}}ping, S. and Goser, K. and R{\"{u}}ckert, U.",
  title =        "A Chip for Selforganizing Feature Maps",
  booktitle =    "Proceedings of the Fourth International Conference on
                 Microelectronics for Neural Networks and Fuzzy
                 Systems",
  address =      "Turin, Italy",
  month =        sep,
  year =         "1994",
  pages =        "26--33",
}

@TechReport{Taylor91,
  author =   "Taylor, John",
  title =    "{VML} Specification",
  institution =  "University College of London",
  year =   1991,
  key =    "Tayl",
  type =   "Deliverable of the {E}sprit {GALATEA} project",
  address =  "London, UK"
}

@PhdThesis{MorenoDec94,
  key =          "More",
  author =       "Moreno Ar{\'{o}}stegui, Juan Manuel",
  title =        "{VLSI} Architectures for Evolutive Neural Models",
  school =       "Universitat Polit{\`{e}}cnica de Catalunya",
  address =      "Barcelona, Spain",
  type =         PHD,
  month =        dec,
  year =         "1994",
}

@inproceedings{WirthlinApr95,
  key = "Wir",
  author = "Wirthlin, Michael J. and Hutchings, Brad L.",
  title = "A dynamic instruction set computer",
  booktitle = FCCM95,
  year = 1995,
  month = apr,
  pages = {99--107},
  address = "Napa Valley, CA"
}

@InCollection{CastilloJun95,
  key =          "Cast",
  author =       "Castillo, F. and Garc\'{\i}a, J. A. and Moreno, J. M.
                 and Cabestany, J.",
  title =        "A Coprocessor Card for Fast Neural Network Emulation",
  booktitle =    "From Natural to Artificial Neural Computation",
  year =         "1995",
  editor =       "Mira, Jos\'e and Sandoval, Francisco",
  pages =        "752--60",
  series =       LNCS,
  volume =       "930",
  publisher =    "Springer",
  address =      "Berlin, Germany",
}

@InProceedings{CloutierSep94,
  key =          "Clou",
  author =       "Cloutier, Jocelyn and Simard, Patrice Y.",
  title =        "Hardware Implementation of the Backpropagation without
                 Multiplication",
  booktitle =    "Proceedings of the Fourth International Conference on
                 Microelectronics for Neural Networks and Fuzzy
                 Systems",
  address =      "Turin, Italy",
  month =        sep,
  year =         "1994",
  pages =        "46--55",
}

@Article{MarchesiJan93,
  key =          "Marc",
  author =       "Marchesi, Michele and Orlandi, Giovanni and Piazza,
                 Francesco",
  title =        "Fast Neural Networks Without Multipliers",
  journal =      IEEETNN,
  volume =       "4",
  number =       "1",
  month =        jan,
  year =         "1993",
  pages =        "53--62",
}

@Article{KondoMay92,
  key =          "Kond",
  author =       "Kondo, Yoshikazu and Sawada, Yasuji",
  title =        "Functional Abilities of a Stochastic Logic Neural
                 Network",
  journal =      IEEETNN,
  volume =       "3",
  number =       "3",
  month =        may,
  year =         "1992",
  pages =        "434--43",
}

@InProceedings{KoellmannFeb96,
  key =          "K{\"{o}}ll",
  author =       "K{\"{o}}llmann, Kuno and Riemschneider, Karl-Ragmar
                 and Zeidler, Hans Christoph",
  title =        "On-Chip Backpropagation Training Using Parallel
                 Stochastic Bit Streams",
  booktitle =    "Proceedings of the Fifth International Conference on
                 Microelectronics for Neural Networks and Fuzzy
                 Systems",
  address =      "Lausanne, Switzerland",
  month =        feb,
  year =         "1996",
  pages =        "149--56",
}

@Proceedings{ICANN95,
  key =          "ICANN",
  title =        "Proceedings of the International Conference on
                 Artificial Neural Networks",
  address =      "Paris, France",
  month =        oct,
  publisher =    "EC2 \& Cie",
  year =         "1995",
}

@Book{Glesner94,
  key =          "Gles",
  author =       "Glesner, Manfred and P{\"{o}}chm{\"{u}}ller, Werner",
  title =        "An Overview of Neural Networks in {VLSI}",
  publisher =    "Chapman \& Hall",
  address =      "London, UK",
  year =         "1994",
}

@PhdThesis{Heemskerk95,
  author =       "Heemskerk, Jan N. H.",
  title =        "Neurocomputers for Brain-Style Processing. Design,
                 Implementation and Application",
  school =       "Leiden University",
  year =         "1995",
  key =          "Heem",
  address =      "Leiden, The Netherlands",
  url =          {ftp://ftp.dcs.shef.ac.uk/home/janh/neurhard.ps.gz},
}

@InCollection{Gugel93,
  key =          "Guge",
  author =       "Gugel, K. S. and Principe, J. C. and Venkumahanti, S.
                 and Lynch, M. A.",
  title =        "Analysis of Coarse Parallel Architectures for
                 Artificial Neural Processing",
  booktitle =    "Neural Networks for Signal Processing {III}",
  publisher =    "The Institute of Electrical and Electronic Engineers",
  address =      "New York",
  year =         "1993",
  pages =        "450--459",
}

@Book{Sami91,
  key =          "Sami",
  title =        "Silicon Architectures for Neural Nets",
  editor =       "Sami, Mariagiovanna and Calzadilla-Daguerre, Jesus",
  publisher =    "North-Holland",
  address =      "Amsterdam, Netherlands",
  year =         "1991",
}

@Proceedings{Microneuro96,
  key =          "Microneuro",
  title =        "Proceedings of the Fifth International Conference on
                 Microelectronics for Neural Networks and Fuzzy
                 Systems",
  publisher =    "{IEEE} Computer Society",
  address =      "Lausanne, Switzerland",
  month =        feb,
  year =         "1996",
}

@Proceedings{Microneuro94,
  key =          "Microneuro",
  title =        "Proceedings of the Fourth International Conference on
                 Microelectronics for Neural Networks and Fuzzy
                 Systems",
  publisher =    "{IEEE} Computer Society",
  address =      "Turin, Italy",
  month =        sep,
  year =         "1994",
}

@Proceedings{Microneuro93,
  key =          "Microneuro",
  title =        "Proceedings of the Third International Conference on
                 Microelectronics for Neural Networks",
  editor =       "Myers, David J. and Murray, Alan F.",
  publisher =    "{UnivEd} Technologies",
  address =      "Edinburgh, UK",
  month =        apr,
  year =         "1993",
}

@Proceedings{Microneuro91,
  key =          "Microneuro",
  title =        "Proceedings of the Second International Conference on
                 Microelectronics for Neural Networks",
  editor =       "Ramacher, Ulrich and R{\"{u}}chert, Ulrich and Nossek,
                 Josef A.",
  publisher =    "Kyrill \& Method",
  address =      "Munich, Germany",
  month =        may,
  year =         "1991",
}

@Book{Ramacher91editor,
  key =          "Rama",
  title =        "{VLSI} Design of Neural Networks",
  editor =       "Ramacher, Ulrich and {R\"{u}chert}, Ulrich",
  publisher =    "Kluwer Academic",
  address =      "Norwell, MA",
  year =         "1991",
}

@Proceedings{Microneuro90,
  key =          "Microneuro",
  title =        "Proceedings of the First International Workshop on
                 Microelectronics for Neural Networks",
  editor =       "Goser, Karl and Ramacher, Ulrich and R{\"{u}}chert,
                 Ulrich",
  publisher =    "University of Dortmund",
  address =      "Dortmund, Germany",
  month =        jun,
  year =         "1990",
}

@Book{VLSIforNN92,
  key =          "Delg",
  title =        "{VLSI} for Neural Networks and Artificial
                 Intelligence",
  editor =       "Delgado-Frias, Jos\'e G. and Moore, William R.",
  publisher =    "Plenum",
  address =      "New York, NY",
  year =         "1994",
}

@Book{VLSIforNN90,
  key =          "Delg",
  title =        "{VLSI} for Neural Networks and Artificial
                 Intelligence",
  editor =       "Delgado-Frias, Jos\'e G. and Moore, William R.",
  publisher =    "Plenum",
  address =      "New York",
  year =         "1991",
}

@InProceedings{Glover94,
  key =          "Glov",
  author =       "Glover, Michael A. and Miller, III, W. Thomas",
  title =        "A Massively-Parallel {SIMD} Processor for Neural
                 Network and Machine Vision Applications",
  booktitle =    "Advances in Neural Information Processing Systems",
  volume =       "6",
  editor =       "Cowan, Jack D. and Tesauro, Gerald and Alspector,
                 Joshua",
  publisher =    "Morgan Kaufmann",
  address =      "San Mateo, CA",
  year =         "1994",
  pages =        "843--49",
}

@InProceedings{Pomerleau88,
  key =          "Pome",
  author =       "Pomerleau, Dean A. and Gusciora, George L. and
                 Touretzky, David S. and Kung, H. T.",
  title =        "Neural Network Simulation at {Warp} Speed: How We Got
                 17 Million Connections per Second",
  booktitle =    "Proceedings of the {IEEE} Conference on Neural
                 Networks",
  address =      "San Diego, CA",
  year =         "1988",
  volume =       "II",
  pages =        "143--50",
}

@Article{ClarksonDec92,
  key =          "Clar",
  author =       "Clarkson, Trevor G. and Gorse, Denise and Taylor, J.
                 G. and Ng, C. K.",
  title =        "Learning Probabilistic {RAM} Nets Using {VLSI}
                 Structures",
  journal =      IEEETC,
  volume =       "41",
  number =       "12",
  month =        dec,
  year =         "1992",
  pages =        "1552--61",
}

@Article{Guan94,
  key =          "Guan",
  author =       "Guan, Y. and Clarkson, T. G. and Taylor, J. G. and
                 Gorse, D.",
  title =        "Noisy Reinforcement Training for {pRAM} Nets",
  journal =      "Neural Networks",
  volume =       "7",
  number =       "3",
  year =         "1994",
  pages =        "523--38",
}

@InProceedings{MorenoSep94,
  key =          "More",
  author =       "Moreno, J. M. and Madrenas, J. and Cabestany, J.",
  title =        "Systolic Modular {VLSI} Architecture for Multi-Model
                 Neural Network Implementation",
  booktitle =    "Proceedings of the Fourth International Conference on
                 Microelectronics for Neural Networks and Fuzzy
                 Systems",
  address =      "Turin, Italy",
  month =        sep,
  year =         "1994",
  pages =        "118--24",
}

@InProceedings{GschwindSep94,
  key =          "Gsch",
  author =       "Gschwind, Michael and Salapura, Valentina and
                 Maischberger, Oliver",
  title =        "{RAN$_2$SOM}: {A} Reconfigurable Neural Network
                 Architecture Based on Bit Stream Arithmetic",
  booktitle =    "Proceedings of the Fourth International Conference on
                 Microelectronics for Neural Networks and Fuzzy
                 Systems",
  address =      "Turin, Italy",
  month =        sep,
  year =         "1994",
  pages =        "294--300",
}

@Manual{ZISC036,
  title =        "{ZISC036} Data Book (Preliminary)",
  key = "IBM",
  organization = "IBM",
  month =        nov,
  year =         "1994",
  note =         "Version 2.1",
}

@Manual{Ni1000,
  title =        "{Ni1000} Datasheet (Preliminary)",
  key = "Intel Inc.",
  organization = "Intel Inc.",
  address =      "Santa Clara, CA",
  year =         "1993",
}

@Manual{NestorNi1000,
  title =        "{Ni1000} Recognition Accelerator Datasheet",
  key = "Nestor Inc.",
  organization = "Nestor Inc.",
  address =      "Providence, RI",
  year =         "1994",
}

@InProceedings{ParkOct93,
  key =          "Park",
  author =       "Park, Chin and Buckmann, Kenneth and Diamond, Jay and
                 Santoni, Umberto and The, Siang-Chun and Holler, Mark
                 and Glier, Michael and Scofield, Christopher L. and
                 Nunez, Linda",
  title =        "A Radial Basis Function Neural Network with On-chip
                 Learning",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Nagoya, Japan",
  month =        oct,
  year =         "1993",
  volume =       "III",
  pages =        "3035--38",
}

@InProceedings{Perrone95,
  key =          "Perr",
  author =       "Perrone, Michael P. and Cooper, Leon N.",
  title =        "The {Ni1000}: High Speed Parallel {VLSI} for
                 Implementing Multilayer {P}erceptrons",
  booktitle =    "Advances in Neural Information Processing Systems",
  editor =       "Cowan, Jack D. and Tesauro, Gerald and Alspector,
                 Joshua",
  volume =       "8",
  year =         "1995",
}

@InProceedings{Serrano95,
  key =          "Serr",
  author =       "Serrano, T. and Linares-Barranco, B. and Huertas, J.
                 L.",
  title =        "Analog {VLSI} Implementation of the {ART1} Algorithm",
  booktitle =    "Advances in Neural Information Processing Systems",
  editor =       "Cowan, Jack D. and Tesauro, Gerald and Alspector,
                 Joshua",
  volume =       "8",
  year =         "1995",
}

@Article{MyersApr93,
  key =          "Myer",
  author =       "Myers, Ware",
  title =        "Market Volume Drives Neural-Net Technology",
  journal =      "{IEEE} Micro",
  volume =       "13",
  number =       "2",
  month =        apr,
  year =         "1993",
  pages =        "3--5",
}

@Article{ShimaDec92,
  key =          "Shim",
  author =       "Shima, Takeshi and Kimura, Tomohisa and Kamatani,
                 Yukio and Itakura, Tetsuro and Fujita, Yasuhiko and
                 Iida, Tetsuya",
  title =        "Neuro Chips with On-Chip Back-Propagation and/or
                 {H}ebbian Learning",
  journal =      "{IEEE} Journal of Solid-State Circuits",
  volume =       "27",
  number =       "12",
  month =        dec,
  year =         "1992",
  pages =        "1868--76",
}

@Article{ArimaDec92,
  key =          "Arim",
  author =       "Arima, Yutaka and Murasaki, Mitsuhiro and Yamada,
                 Tsuyoshi and Maeda, Atsushi and Shinohara, Hirofumi",
  title =        "A Refreshable Analog {VLSI} Neural Network Chip with
                 400 Neurons and 40k Synapses",
  journal =      "{IEEE} Journal of Solid-State Circuits",
  volume =       "27",
  number =       "12",
  month =        dec,
  year =         "1992",
  pages =        "1854--61",
}

@Article{WatanabeJul93,
  key =          "Wata",
  author =       "Watanabe, Takao and Aoki, Masakazu and Kimura,
                 Katsutaka and Sakata, Takeshi and Itoh, Kiyoo",
  title =        "The Advantages of a {DRAM}-Based Digital Architecture
                 for Low-Power, Large-Scale Neuro-Chips",
  journal =      IEICETE,
  volume =       "E76-C",
  number =       "7",
  month =        jul,
  year =         "1993",
  pages =        "1206--1214",
}

@Article{ShimokawaJul93,
  key =          "Shim",
  author =       "Shimokawa, Yoshiyuki and Fawa, Yutaka and Aramaki,
                 Naruhiko",
  title =        "A Programmable Parallel Digital Neurocomputer",
  journal =      IEICETE,
  volume =       "E76-C",
  number =       "7",
  month =        jul,
  year =         "1993",
  pages =        "1197--1205",
}

@Article{MorishitaJul93,
  key =          "Mori",
  author =       "Morishita, Takayuki and Tamura, Youichi and Satonaka,
                 Takami and Inoue, Atsuo and Katsu, Shin-ichi and
                 Otsuki, Tatsuo",
  title =        "A Digital Neural Network Coprocessor with a
                 Dynamically Reconfigurable Pipeline Architecture",
  journal =      IEICETE,
  volume =       "E76-C",
  number =       "7",
  month =        jul,
  year =         "1993",
  pages =        "1191--96",
}

@Article{FujitaJul93,
  key =          "Fuji",
  author =       "Fujita, Minoru and Kobayashi, Yasushi and Shiozawa,
                 Kenji and Takahashi, Takahito and Mizuno, Fumio and
                 Hayakawa, Hajime and Kato, Makoto and Mori, Shigeki and
                 Kase, Tetsuro and Yamada, Minoru",
  title =        "Development and Fabrication of Digital Neural Network
                 {WSI}s",
  journal =      IEICETE,
  volume =       "E76-C",
  number =       "7",
  month =        jul,
  year =         "1993",
  pages =        "1182--90",
}

@Article{MiyanagaJul93,
  key =          "Miya",
  author =       "Miyanaga, Yoshikazu and Tochinai, Koji",
  title =        "Parallel {VLSI} Architecture for Multi-Layer
                 Self-Organizing Cellular Network",
  journal =      IEICETE,
  volume =       "E76-C",
  number =       "7",
  month =        jul,
  year =         "1993",
  pages =        "1174--81",
}

@Article{OnoderaJul93,
  key =          "Onod",
  author =       "Onodera, Hidetoshi and Takeshita, Kiyoshi and Tamaru,
                 Keikichi",
  title =        "Hardware Architecture for {K}ohonen Network",
  journal =      IEICETE,
  volume =       "E76-C",
  number =       "7",
  month =        jul,
  year =         "1993",
  pages =        "1159--65",
}

@InProceedings{Watanabe89,
  key =          "Wata",
  author =       "Watanabe, Takumi and Sugiyama, Yoshi and Kondo, Toshio
                 and Kitamura, Yoshihiro",
  title =        "Neural Network Simulation on a Massively Parallel
                 Cellular Array Processor: {AAP-2}",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Washington, DC",
  year =         "1989",
  volume =       "II",
  pages =        "155--61",
}

@InProceedings{HiraiwaJan90,
  key =          "Hira",
  author =       "Hiraiwa, Atsunobu and Kurosu, Shigeru and Arisawa,
                 Shigeru and Inoue, Makoto",
  title =        "A Two Level Pipeline {RISC} Processor Array for
                 {ANN}",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Washington, DC",
  month =        jan,
  year =         "1990",
  volume =       "II",
  pages =        "137--40",
}

@InProceedings{KatoJan90,
  key =          "Kato",
  author =       "Kato, Hideki and Yoshizawa, Hideki and Iciki, Hiroki
                 and Asakawa, Kazuo",
  title =        "A Parallel Neurocomputer Architecture towards Billion
                 Connection Updates per Second",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Washington, DC",
  month =        jan,
  year =         "1990",
  volume =       "II",
  pages =        "47--50",
}

@InProceedings{EguchiJul91,
  key =          "Eguc",
  author =       "Eguchi, H. and Furuta, T. and Horiguchi, H. and Oteki,
                 S. and Kitaguchi, T.",
  title =        "Neural Network {LSI} Chip with On-chip Learning",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Seattle, WA",
  month =        jul,
  year =         "1991",
  pages =        "453--56",
  volume =       "I",
}

@InProceedings{OtekiOct93,
  key =          "Otek",
  author =       "Oteki, Sugitaka and Hashimoto, Atsuo and Furuta,
                 Toshiyuki and Watanabe, Takahiro and Stork, David G.
                 and Eguchi, Hirotoshi",
  title =        "A Digital Neural Network {VLSI} with On-Chip Learning
                 Using Stochastic Pulse Encoding",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Nagoya, Japan",
  month =        oct,
  year =         "1993",
  volume =       "III",
  pages =        "3039--45",
}

@Article{HiroseOct92,
  key =          "Hiro",
  author =       "Hirose, Yoshio and Anbutzu, Hideaki and Yamashita,
                 Koichi and Goto, Gensuke",
  title =        "A {VLSI} Processor Architecture for a Back-Propagation
                 Accelerator",
  journal =      IEICETE,
  volume =       "E75-C",
  number =       "10",
  month =        oct,
  year =         "1992",
  pages =        "1223--31",
}

@Article{MorieJul93,
  key =          "Mori",
  author =       "Morie, Takashi and Amemiya, Yoshihito",
  title =        "Deterministic {B}oltzmann Machine Learning Improved
                 for Analog {LSI} Integration",
  journal =      IEICETE,
  volume =       "E76-C",
  number =       "7",
  month =        jul,
  year =         "1993",
  pages =        "1167--73",
}

@Article{UchimuraDec92,
  key =          "Uchi",
  author =       "Uchimura, Kuniharu and Saito, Osamu and Amemiya,
                 Yoshihito",
  title =        "A High-Speed Digital Neural Network Chip with
                 Low-Power Chain-Reaction Architecture",
  journal =      "{IEEE} Journal of Solid-State Circuits",
  volume =       "27",
  number =       "12",
  month =        dec,
  year =         "1992",
  pages =        "1862--67",
}

@Article{FujimotoNov92,
  key =          "Fuji",
  author =       "Fujimoto, Yoshiji and Fukuda, Naoyuki and Akabane,
                 Toshio",
  title =        "Massively Parallel Architectures for Large Scale
                 Neural Network Simulations",
  journal =      IEEETNN,
  volume =       "3",
  number =       "6",
  month =        nov,
  year =         "1992",
  pages =        "876--88",
}

@InProceedings{MurrayAug92,
  key =          "Murr",
  author =       "Murray, Michael and Burr, James B. and Stork, David G.
                 and Leung, Ming-Tak and Boonyanit, Kan and Peterson,
                 Allen M.",
  title =        "Scalable Deterministic {B}oltzmann Machine {VLSI}
                 Using Multi-Chip Modules",
  booktitle =    "Submitted to the International Conference on
                 Application-Specific Array Processors",
  address =      "Berkeley, CA",
  month =        aug,
  year =         "1992",
}

@Article{AsanovicDec93,
  key =          "Asan",
  author =       "Asanovi\'c, Krste and Beck, James and Feldman, Jerry
                 and Morgan, Nelson and Wawrzynek, John",
  title =        "Designing a Connectionist Network Supercomputer",
  journal =      "International Journal of Neural Systems",
  year =         "1993",
  volume =       "4",
  number =       "4",
  pages =        "317--26",
  month =        dec,
}

@Article{WawrzynekMar96,
  key =          "Wawr",
  author =       "Wawrzynek, John and Asanovi\'c, Krste and Kingsbury,
                 Brian and Beck, James and Johnson, David and Morgan,
                 Nelson",
  title =        "{SPERT-II}: {A} Vector Microprocessor System",
  journal =      IEEECOMP,
  volume =       "29",
  number =       "3",
  month =        mar,
  year =         "1996",
  pages =        "79--86",
}

@InProceedings{WawrzynekFeb96,
  key =          "Wawr",
  author =       "Wawrzynek, John and Asanovi\'c, Krste and Kingsbury,
                 Brian and Beck, James and Johnson, David and Morgan,
                 Nelson",
  title =        "{SPERT-II}: {A} Vector Microprocessor System and Its
                 Application to Large Problems in Backpropagation
                 Training",
  booktitle =    "Proceedings of the Fifth International Conference on
                 Microelectronics for Neural Networks and Fuzzy
                 Systems",
  address =      "Lausanne, Switzerland",
  month =        feb,
  year =         "1996",
  pages =        "227--31",
}

@Article{WawrzynekMay93,
  key =          "Wawr",
  author =       "Wawrzynek, John and Asanovi\'c, Krste and Morgan,
                 Nelson",
  title =        "The Design of a Neuro-Microprocessor",
  journal =      IEEETNN,
  volume =       "4",
  number =       "3",
  month =        may,
  year =         "1993",
  pages =        "394--99",
}

@TechReport{AsanovicApr93,
  key =          "Asan",
  author =       "Asanovi\'c, Krste and Beck, James and Callahan, Tim
                 and Feldman, Jerry and Irissou, Bertrand and Kingsbury,
                 Brian and Kohn, Phil and Lazzaro, John and Morgan,
                 Nelson and Stoutamire, David and Wawrzynek, John",
  title =        "{CNS-1} Architecture Specification: {A} Connectionist
                 Network Supercomputer",
  institution =  "International Computer Science Institute",
  address =      "Berkeley, CA",
  type =         "Technical Report",
  number =       "TR-93-021",
  month =        apr,
  year =         "1993",
}

@InCollection{Asanovic91,
  key =          "Asan",
  author =       "Asanovi\'c, Krste and Kingsbury, Brian E. D. and
                 Morgan, Nelson and Wawrzynek, John",
  title =        "{HiPNeT-1}: {A} Highly Pipelined Architecture for
                 Neural Network Training",
  booktitle =    "Silicon Architectures for Neural Nets",
  editor =       "Sami, Mariagiovanna and Calzadilla-Daguerre, Jesus",
  pages =        "217--32",
  publisher =    "Elsevier (North-Holland)",
  address =      "Amsterdam, Netherlands",
  year =         "1991",
}

@InCollection{Asanovic94,
  key =          "Asan",
  author =       "Asanovi\'c, Krste and Beck, James and Kingsbury, Brian
                 E. D. and Kohn, Phil and Morgan, Nelson and Wawrzynek,
                 John",
  title =        "{SPERT}: {A} Neuro-microprocessor",
  booktitle =    "{VLSI} for Neural Networks and Artificial
                 Intelligence",
  editor =       "Delgado-Frias, Jos\'e G. and Moore, William R.",
  publisher =    "Plenum",
  address =      "New York",
  year =         "1994",
  pages =        "103--7",
}

@TechReport{AsanovicDec91,
  key =          "Asan",
  author =       "Asanovi\'c, Krste and Beck, James and Kingsbury, Brian
                 E. D. and Kohn, Phil and Morgan, Nelson and Wawrzynek,
                 John",
  title =        "{SPERT}: {A} {VLIW/SIMD} Microprocessor for Artificial
                 Neural Network Computations",
  institution =  "International Computer Science Institute",
  address =      "Berkeley, CA",
  type =         "Technical Report",
  number =       "TR-91-072",
  month =        dec,
  year =         "1991",
}

@InProceedings{Spaanenburg91,
  key =          "Spaa",
  author =       "Spaanenburg, L. and Hoefflinger, B. and Neusser, S.
                 and Nijhuis, J. A. G. and Siggelkow, A.",
  title =        "A Multiplier-Less Digital Neural Network",
  booktitle =    "Proceedings of the Second International Conference on
                 Microelectronics for Neural Networks",
  address =      "Munich, Germany",
  year =         "1991",
  pages =        "281--89",
}

@Article{MorganMar92,
  key =          "Morg",
  author =       "Morgan, Nelson and Beck, James and Kohn, Phil and
                 Bilmes, Jeff and Allman, Eric and Beer, Joachim",
  title =        "The {Ring Array Processor}: {A} Multiprocessing
                 Peripheral for Connectionist Applications",
  journal =      "Journal of Parallel and Distributed Computing",
  volume =       "14",
  number =       "3",
  year =         "1992",
  month =        mar,
  pages =        "248--59",
}

@InProceedings{MeansJul91,
  key =          "Mean",
  author =       "Means, Robert W. and Lisenbee, Layne",
  title =        "Extensible Linear Floating Point {SIMD} Neurocomputer
                 Array Processor",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Seattle, WA",
  month =        jul,
  year =         "1991",
  pages =        "587--92",
  volume =       "I",
}

@Manual{HNCbalboa,
  title =        "Balboa 860",
  key = "HNC Inc.",
  organization = "HNC Inc.",
  address =      "San Diego, CA",
  year =         "1992",
  note =         "Information leaflet",
}

@Manual{HNCsnap,
  title =        "{HNC100} {SIMD} Neurocomputer Array Processor ({SNAP})
                 Chip and System Specification",
  key = "HNC Inc.",
  organization = "HNC Inc.",
  address =      "San Diego, CA",
  year =         "1993",
  note =         "Preliminary Data",
}

@InCollection{Means93,
  key =          "Mean",
  author =       "Means, Robert W. and Lisenbee, Layne",
  title =        "Floating-Point {SIMD} Neurocomputer Array Processor",
  booktitle =    "Parallel Implementations of Neural Networks",
  editor =       "Prztula, K. Wojtek and Prasanna, Viktor K.",
  publisher =    "Prentice Hall",
  address =      "New York",
  year =         "1993",
}

@Book{HiraiJul92,
  key =          "Hira",
  author =       "Hirai, Yuzo",
  title =        "{VLSI} Neural Network Systems",
  series =       "Japanese Technology Reviews",
  publisher =    "Gordon and Breach Science",
  address =      "Montreux, Switzerland",
  year =         "1992",
}

@Article{MullerJan95,
  key =          "Mull",
  author =       "{M\"{u}ller}, Urs A. and Gunzinger, Anton and
                 {Guggenb\"{u}hl}, Walter",
  title =        "Fast Neural Net Simulation with a {DSP} Processor
                 Array",
  journal =      IEEETNN,
  volume =       "6",
  number =       "1",
  month =        jan,
  year =         "1995",
  pages =        "203--13",
}

@InProceedings{Muller94,
  key =          "Mull",
  author =       "{M\"{u}ller}, Urs A. and Kocheisen, Michael and
                 Gunzinger, Anton",
  title =        "High Performance Neural Net Simulation on a
                 Multiprocessor System with ``Intelligent''
                 Communication",
  booktitle =    "Advances in Neural Information Processing Systems",
  volume =       "6",
  editor =       "Cowan, Jack D. and Tesauro, Gerald and Alspector,
                 Joshua",
  publisher =    "Morgan Kaufmann",
  address =      "San Mateo, CA",
  year =         "1994",
  pages =        "888--95",
}

@Article{MullerOct92,
  key =          "Mull",
  author =       "{M\"{u}ller}, Urs A. and {B\"{a}umle}, Bernhard and
                 Kohler, Peter and Gunzinger, Anton and
                 {Guggenb\"{u}hl}, Walter",
  title =        "Achieving Supercomputer Performance for Neural Net
                 Simulation with an Array of Digital Signal Processors",
  journal =      "{IEEE} Micro",
  month =        oct,
  year =         "1992",
  pages =        "55--65",
}

@Article{TreleavenDec89,
  key =          "Trel",
  author =       "Treleaven, Philip and Pacheco, Marco and Vellasco,
                 Marley",
  title =        "{VLSI} Architectures for Neural Networks",
  journal =      "{IEEE} Micro",
  month =        dec,
  year =         "1989",
  pages =        "8--27",
}

@Article{Alippi92,
  key =          "Alip",
  author =       "Alippi, Cesare and Vellasco, Marley",
  title =        "{GALATEA} Neural {VLSI} Architectures: Communication
                 and Control Considerations",
  journal =      "Microprocessing and Microprogramming",
  volume =       "35",
  year =         "1992",
  pages =        "175--80",
}

@InProceedings{Asanovic90,
  key =          "Asan",
  author =       "Asanovi\'c, Krste and Morgan, Nelson",
  title =        "Experimental Determination of Precision Requirements
                 for Back-Propagation Training of Artificial Neural
                 Networks",
  booktitle =    "Proceedings of the Second International Conference on
                 Microelectronics for Neural Networks",
  address =      "Munich, Germany",
  year =         "1991",
  pages =        "9--15",
}

@InProceedings{Kung90,
  key =          "Kung",
  author =       "Kung, S. Y. and Vlontzos, John",
  title =        "Special Purpose Array Processor Implementation of
                 Neural Networks",
  booktitle =    "{IEEE} Second Conference on Tools for Artificial
                 Intelligence",
  address =      "Herndon, VA",
  year =         "1990",
  pages =        "130--37",
}

@InCollection{Vlontzos91,
  key =          "Vlon",
  author =       "Vlontzos, J. A. and Kung, S. Y.",
  title =        "Digital Neural Network Architecture and
                 Implementation",
  booktitle =    "{VLSI} Design of Neural Networks",
  publisher =    "Kluwer Academic",
  address =      "Norwell, MA",
  year =         "1991",
  pages =        "205--227",
}

@InCollection{Jones91vlsi,
  key =          "Jone",
  author =       "Jones, S. and Sammut, K. and Nielsen, Ch. and
                 Staunstrup, J.",
  title =        "Toroidal Neural Network: Architecture and Processor
                 Granularity Issues",
  booktitle =    "{VLSI} Design of Neural Networks",
  publisher =    "Kluwer Academic",
  address =      "Norwell, MA",
  year =         "1991",
  pages =        "229--54",
}

@Article{JonesJul94,
  key =          "Jone",
  author =       "Jones, Simon R. and Sammut, Karl M.",
  title =        "Learning in Linear Systolic Neural Network Engines:
                 Analysis and Implementation",
  journal =      IEEETNN,
  volume =       "5",
  number =       "4",
  month =        jul,
  year =         "1994",
  pages =        "584--93",
}

@InProceedings{Jones91micro,
  key =          "Jone",
  author =       "Jones, Simon and Sammut, Karl and Hunter, Jamie",
  title =        "Toroidal Neural Network Processor: Architecture,
                 Operation, Performance",
  booktitle =    "Proceedings of the Second International Conference on
                 Microelectronics for Neural Networks",
  address =      "Munich, Germany",
  year =         "1991",
  pages =        "163--69",
}

@InProceedings{Hunter91,
  key =          "Hunt",
  author =       "Hunter, Jamie and Jones, Simon",
  title =        "The Design of Controllers for Linear Arrays",
  booktitle =    "Proceedings of the Second International Conference on
                 Microelectronics for Neural Networks",
  address =      "Munich, Germany",
  year =         "1991",
  pages =        "197--205",
}

@InProceedings{Naylor91,
  key =          "Nayl",
  author =       "Naylor, C. J. and Jones, S. R.",
  title =        "How to Efficiently Map Multilayer Networks into Linear
                 Arrays",
  booktitle =    "Proceedings of the Second International Conference on
                 Microelectronics for Neural Networks",
  address =      "Munich, Germany",
  year =         "1991",
  pages =        "151--62",
}

@InProceedings{DeGrootJan89,
  key =          "DeGr",
  author =       "De Groot, A. J. and Parker, S. R.",
  title =        "Systolic Implementation of Neural Networks",
  booktitle =    "High Speed Computing {II}",
  editor =       "Bromley, Keith",
  volume =       "1058",
  publisher =    "SPIE - The International Society for Optical
                 Engineering",
  address =      "Los Angeles, CA",
  year =         "1989",
  month =        jan,
  pages =        "182--90",
}

@Article{Chung92,
  key =          "Chun",
  author =       "Chung, Jai-Hoon and Yoon, Hyunsoo and Maeng, Seoul
                 Ryoul",
  title =        "A Systolic Array Exploiting the Inherent Parallelisms
                 of Artificial Neural Networks",
  journal =      "Microprocessing and Microprogramming",
  volume =       "33",
  year =         "1992",
  pages =        "145--59",
}

@InProceedings{DurantonFeb96,
  key =          "Dura",
  author =       "Duranton, Marc",
  title =        "{L-Neuro 2.3}: {A} {VLSI} for Image Processing by
                 Neural Networks",
  booktitle =    "Proceedings of the Fifth International Conference on
                 Microelectronics for Neural Networks and Fuzzy
                 Systems",
  address =      "Lausanne, Switzerland",
  month =        feb,
  year =         "1996",
  pages =        "157--60",
}

@InProceedings{Dejean94,
  key =          "Deje",
  author =       "Dejean, Christophe and Caillaud, Fran\c{c}oise",
  title =        "Parallel Implementations of Neural Networks Using the
                 {L-Neuro} 2.0 Architecture",
  booktitle =    "Proceedings of the International Conference on Solid
                 State Devices and Materials",
  address =      "Yokohama, Japan",
  year =         "1994",
  pages =        "388--90",
}

@InProceedings{DurantonSep92,
  key =          "Dura",
  author =       "Duranton, Marc",
  title =        "Parallel and Distributed Implementations of {N}eural
                 {N}etworks Using the {L-Neuro} 1.0 Architecture",
  booktitle =    "Proceedings of the {IFIP} 12th World Computer
                 Congress",
  address =      "Madrid, Spain",
  month =        sep,
  year =         "1992",
}

@InProceedings{Theeten90,
  key =          "Thee",
  author =       "Theeten, J. B. and Duranton, M. and Mauduit, N. and
                 Sirat, J. A.",
  title =        "The {Lneuro} Chip: {A} Digital {VLSI} with On-Chip
                 Learning Mechanism",
  booktitle =    "International Neural Networks Conference",
  year =         "1990",
  pages =        "593--96",
  keywords =     "Neural Networks, Digital ANN",
}

@Article{MauduitMay92,
  key =          "Maud",
  author =       "Mauduit, Nicolas and Duranton, Marc and Gobert, Jean
                 and Sirat, Jacques-Ariel",
  title =        "{Lneuro} 1.0: {A} Piece of Hardware {LEGO} for
                 Building Neural Network Systems",
  journal =      IEEETNN,
  volume =       "3",
  number =       "3",
  month =        may,
  year =         "1992",
  pages =        "414--22",
}

@Manual{CNAPSserverII,
  title =        "{CNAPS Server II}",
  key = "Adaptive Solutions, Inc.",
  organization = "Adaptive Solutions, Inc.",
  address =      "Beaverton, OR",
  year =         "1994",
  note =         "Datasheet",
}

@Manual{CNAPSserver,
  title =        "{CNAPS Server}",
  key = "Adaptive Solutions, Inc.",
  organization = "Adaptive Solutions, Inc.",
  address =      "Beaverton, OR",
  year =         "1993",
  note =         "Preliminary datasheet",
}

@InProceedings{HammerstromJun91,
  key =          "Hamm",
  author =       "Hammerstrom, Dan and Nguyen, Nguyen",
  title =        "An Implementation of {K}ohonen's Self-Organizing Map
                 on the {A}daptive {S}olutions Neurocomputer",
  booktitle =    "Proceedings of the International Conference on
                 Artificial Neural Networks",
  volume =       "I",
  address =      "Helsinki, Finland",
  month =        jun,
  year =         "1991",
  pages =        "715--20",
}

@Unpublished{Baker91,
  key =          "Baker",
  author =       "Baker, Thomas",
  title =        "Artificial Neural Network and Image Processing using
                 the {A}daptive {S}olutions' Architecture",
  month =        mar,
  year =         "1991",
  note =         "Paper distributed by {A}daptive {S}olutions",
}

@Article{Holt93,
  key =          "Holt",
  author =       "Holt, Jordan L. and Hwang, Jenq-Neng",
  title =        "Finite Precision Error Analysis of Neural Network
                 Hardware Implementations",
  journal =      IEEETC,
  volume =       "42",
  number =       "3",
  month =        mar,
  year =         "1993",
  pages =        "281--90",
}

@InProceedings{Holt91,
  key =          "Holt",
  author =       "Holt, Jordan L. and Baker, Thomas E.",
  title =        "Back Propagation Simulations using Limited Precision
                 Calculation",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Seattle, WA",
  month =        jul,
  year =         "1991",
}

@Manual{Inova,
  title =        "{N64000} Digital Neural Network Processor (Preliminary
                 Data)",
  key = "Inova Microelectronics Corp.",
  organization = "Inova Microelectronics Corp.",
  address =      "Santa Clara, CA",
  year =         "1991",
}

@InCollection{Hammerstrom91,
  key =          "Hamm",
  author =       "Hammerstrom, Dan",
  title =        "A Highly Parallel Digital Architecture for Neural
                 Network Emulation",
  booktitle =    "{VLSI} for Artificial Intelligence and Neural
                 Networks",
  editor =       "Delgado-Frias, Jos\'e G. and Moore, William R.",
  chapter =      "5.1",
  pages =        "357--66",
  publisher =    "Plenum",
  address =      "New York",
  year =         "1991",
}

@InProceedings{McCartorNov90,
  key =          "McCa",
  author =       "McCartor, Hal",
  title =        "Back Propagation Implementation on the {A}daptive
                 {S}olutions Neurocomputer Chip",
  booktitle =    "Advances in Neural Information Processing Systems",
  volume =       "3",
  editor =       "Touretzky, David S.",
  publisher =    "Morgan Kaufmann",
  address =      "San Mateo, CA",
  year =         "1991",
}

@InProceedings{Griffin91,
  key =          "Grif",
  author =       "Griffin, Matthew and Tahara, Gary and Knorpp, Kurt and
                 Riley, Bob",
  title =        "An 11-Million Transistor Neural Network Execution
                 Engine",
  booktitle =    "{IEEE} International Conference on Solid-State
                 Circuits",
  pages =        "180--81",
  year =         "1991",
}

@InProceedings{SatoOct93,
  key =          "Sato",
  author =       "Sato, Yuji and Shibata, Katsunari and Asai, Mitsuo and
                 Ohki, Masaru and Sugie, Mamoru and Sakaguchi, Takahiro
                 and Hashimoto, Masashi and Kuwabara, Yoshihiro",
  title =        "Development of a High-Performance General Purpose
                 Neuro-Computer Composed of 512 Digital Neurons",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Nagoya, Japan",
  month =        oct,
  year =         "1993",
  volume =       "II",
  pages =        "1967--70",
}

@InProceedings{YasunagaJul91,
  key =          "Yasu",
  author =       "Yasunaga, Moritoshi and Masuda, Noboru and Yagyu,
                 Masayoshi and Asai, Mitsuo and Shibata, Katsunari and
                 Ooyama, Mitsuo and Yamada, Minoru and Sakaguchi,
                 Takahiro and Hashimoto, Masashi",
  title =        "A Self-Learning Neural Network Composed of 1152
                 Digital Neurons in Wafer-Scale {LSIs}",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Seattle, WA",
  month =        jul,
  year =         "1991",
  pages =        "1844--49",
}

@InProceedings{YasunagaJun90,
  key =          "Yasu",
  author =       "Yasunaga, Moritoshi and Masuda, Noboru and Yagyu,
                 Masayoshi and Asai, Mitsuo and Yamada, Minoru and
                 Masaki, Akira",
  title =        "Design, Fabrication and Evaluation of a 5-Inch Wafer
                 Scale Neural Network {LSI} Composed of 576 Digital
                 Neurons",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "San Diego, CA",
  month =        jun,
  year =         "1990",
  volume =       "II",
  pages =        "527--36",
  keywords =     "WSI, Neural Networks, Digital ANN",
}

@InCollection{GuerinSep92,
  key =          "Guer",
  author =       "Gu\'erin-Dugue, Anne",
  title =        "Machines pour r\'eseaux de neurones artificiels",
  booktitle =    "Cours Postgrade en Informatique Technique: R\'eseaux
                 de neurones biologiques et artificiels",
  month =        sep,
  publisher =    "\'Ecole Polytechnique F\'ed\'erale de Lausanne",
  address =      "Lausanne, Switzerland",
  year =         "1992",
  note =         "Lecture Notes",
}

@Masterthesis{EngelsJun93,
  key =          "Enge",
  author =       "Engels, Thomas",
  title =        "Architekturvorschl{\"{a}}ge f{\"{u}}r eine
                 Coprocessor-Karte mit dem {MA16}",
  school =       "{Technische Universit\"{a}t Dresden}",
  month =        jun,
  year =         "1993",
}

@manual{BruelsNov93,
  key =          "Brue",
  author =       "{Br\"{u}ls}, Nico",
  title =        "{MA16} -- {D}evelopment Software",
  organization =  "Siemens AG, Corporate Research and Development
                 Division",
  address =      "Munich, Germany",
  month =        nov,
  year =         "1993",
  note =         "Version 1.0",
}

@TechReport{BruelsJul93,
  key =          "Brue",
  author =       "{Br\"{u}ls}, Nico",
  title =        "Programmierbarer {VLSI} Array-Prozessor f{\"{u}}r
                 neuronale Netze und matrix-basierte
                 Signalverarbeitung",
  institution =  "Siemens AG, Corporate Research and Development
                 Division",
  type =         "Preliminary Technical Report",
  address =      "Munich, Germany",
  month =        jul,
  year =         "1993",
}

@TechReport{RamacherFeb93,
  key =          "Rama",
  author =       "Ramacher, U. and Raab, W. and Anlauf, J. and Hachmann,
                 U. and We{\ss}eling, M.",
  title =        "{SYNAPSE}-1 --- {A} General-Purpose Neurocomputer",
  institution =  "Siemens AG, Corporate Research and Development
                 Division",
  type =         "Technical Report",
  address =      "Munich, Germany",
  month =        feb,
  year =         "1993",
}

@TechReport{BruelsOct93,
  key =          "Brue",
  author =       "{Br\"{u}ls}, Nico",
  title =        "Programmable {VLSI} Array Processor for Neural
                 Networks and Matrix-based Signal Processing -- {U}ser
                 Description",
  institution =  "Siemens AG, Corporate Research and Development
                 Division",
  type =         "Technical Report",
  address =      "Munich, Germany",
  month =        oct,
  year =         "1993",
  note =         "Version 1.3",
}

@TechReport{RamacherOct92,
  key =          "Rama",
  author =       "Ramacher, U. and Beichter, J. and {Br\"{u}ls}, N.",
  title =        "Programmable {VLSI} Array Processor for Neural
                 Networks and Matrix-based Signal Processing",
  institution =  "Siemens AG, Corporate Research and Development
                 Division",
  type =         "Technical Report",
  address =      "Munich, Germany",
  month =        oct,
  year =         "1992",
}

@Article{RamacherMar92,
  key =          "Ram",
  author =       "Ramacher, Ulrich",
  title =        "{SYNAPSE} --- {A} Neurocomputer that Synthesizes
                 Neural Algorithms on a Parallel Systolic Engine",
  journal =      "Journal of Parallel and Distributed Computing",
  volume =       "14",
  number =       "3",
  pages =        "306--18",
  month =        mar,
  year =         "1992",
}

@InCollection{Ramacher91vlsi,
  key =          "Rama",
  author =       "Ramacher, U. and Beichter, J. and Raab, W. and Anlauf,
                 J. and {Br\"{u}ls}, N. and Hachmann, U. and Wesseling,
                 M.",
  title =        "Design of a $1^{st}$ Generation Neurocomputer",
  booktitle =    "{VLSI} Design of Neural Networks",
  publisher =    "Kluwer Academic",
  address =      "Norwell, MA",
  year =         "1991",
  pages =        "271--310",
}

@InCollection{Ramacher93nnsp,
  key =          "Rama",
  author =       "Ramacher, Ulrich and Schildberg, Peter",
  title =        "Further Developments of {H}amiltonian Dynamics of
                 Neural Networks",
  booktitle =    "Neural Networks for Signal Processing {III}",
  publisher =    "The Institute of Electrical and Electronic Engineers",
  address =      "New York",
  year =         "1993",
  pages =        "128--37",
}

@InProceedings{Ramacher91micro1,
  key =          "Rama",
  author =       "Ramacher, U. and Nachbar, P.",
  title =        "{H}amiltonian Dynamics of Neural Networks",
  booktitle =    "Proceedings of the Second International Conference on
                 Microelectronics for Neural Networks",
  address =      "Munich, Germany",
  year =         "1991",
  pages =        "95--102",
}

@InProceedings{Ramacher91micro2,
  key =          "Rama",
  author =       "Ramacher, U. and Raab, W. and Anlauf, J. and Hachmann,
                 U. and Wesseling, M.",
  title =        "{\it {SYNAPSE-X}}: {A} General-Purpose Neurocomputer",
  booktitle =    "Proceedings of the Second International Conference on
                 Microelectronics for Neural Networks",
  address =      "Munich, Germany",
  year =         "1991",
  pages =        "401--9",
}

@InProceedings{Beichter91micro,
  key =          "Beic",
  author =       "Beichter, J. and {Br\"{u}ls}, N. and Meister, E. and
                 Ramacher, U. and Klar, H.",
  title =        "Design of a General-Purpose Neural Signal Processor",
  booktitle =    "Proceedings of the Second International Conference on
                 Microelectronics for Neural Networks",
  address =      "Munich, Germany",
  year =         "1991",
  pages =        "311--15",
}

@InProceedings{Ramacher91ieee,
  key =          "Rama",
  author =       "Ramacher, U. and Beichter, J. and {Br\"{u}ls}, N.",
  title =        "Architecture of a General-Purpose Neural Signal
                 Processor",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Seattle, WA",
  month =        jul,
  year =         "1991",
  volume =       "I",
  pages =        "443--46",
}

@InCollection{Beichter91ifip,
  key =          "Beic",
  author =       "Beichter, J. and Ramacher, U. and Klar, H.",
  title =        "{VLSI} Design of a Neural Signal Processor",
  booktitle =    "Silicon Architectures for Neural Nets",
  editor =       "Sami, Mariagiovanna and Calzadilla-Daguerre, Jesus",
  pages =        "245--60",
  publisher =    "Elsevier (North-Holland)",
  address =      "Amsterdam, Netherlands",
  year =         "1991",
}

@InProceedings{Ramacher90,
  key =          "Rama",
  author =       "Ramacher, Ulrich and Raab, Wolfgang",
  title =        "Fine-Grain Architectures for Systolic Emulation of
                 Neural Algorithms",
  booktitle =    ASAP,
  year =         "1990",
  pages =        "554--66",
}

@InCollection{Ramacher89,
  key =          "Rama",
  author =       "Ramacher, U. and Beichter, J.",
  title =        "Systolic Architectures for Fast Emulation of
                 Artificial Neural Networks",
  booktitle =    "Systolic Array Processors",
  editor =       "McCanny, John and McWhirter, John and Swartzlander,
                 Jr., Earl",
  pages =        "277--86",
  publisher =    "Prentice Hall",
  address =      "New York",
  year =         "1989",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Neurocomputer Architectures End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


@Book{DARPA,
  key =          "DARP",
  author =       "{DARPA}",
  title =        "Neural Network Study",
  publisher =    "AFCEA International",
  address =      "Fairfax, VA",
  year =         "1988",
}

@Article{FullerOct77,
  key =          "Full",
  author =       "Fuller, Samuel H. and Burr, William E.",
  title =        "Measurement and Evaluation of Alternative Computer
                 Architectures",
  journal =      IEEECOMP,
  volume =       "10",
  number =       "10",
  month =        oct,
  year =         "1977",
  pages =        "24--35",
  keywords =     "Computer Architecture, Computer Performance
                 Measurement",
}

@Article{Sejnowski87,
  key =          "Sejn",
  author =       "Sejnowski, Terrence J. and Rosenberg, Charles R.",
  title =        "Parallel Networks that Learn to Pronounce English
                 Text",
  journal =      "Complex Systems",
  volume =       "1",
  year =         "1987",
  pages =        "145--68",
  keywords =     "Backpropagation, NETtalk, Neural Networks",
}

@Book{Weigend93book,
  key =          "Weig",
  editor =       "Weigend, Andreas S. and Gershenfeld, Neil A.",
  title =        "Time Series Prediction: Forecasting the Future and
                 Understanding the Past",
  publisher =    "Addison-Wesley",
  address =      "Reading, MA",
  year =         "1993",
}

@InCollection{Gershenfeld93,
  key =          "Gers",
  author =       "Gershenfeld, Neil A. and Weigend, Andreas S.",
  title =        "The Future of Time Series: Learning and
                 Understanding",
  editor =       "Weigend, Andreas S. and Gershenfeld, Neil A.",
  booktitle =    "Time Series Prediction: Forecasting the Future and
                 Understanding the Past",
  pages =        "1--70",
  publisher =    "Addison-Wesley",
  address =      "Reading, MA",
  year =         "1993",
}

@InProceedings{Weigend93,
  key =          "Weig",
  author =       "Weigend, Andreas S. and Gershenfeld, Neil A.",
  title =        "Results of the {Time Series Competition} at the {Santa
                 Fe Institute}",
  booktitle =    "{IEEE} International Conference on Neural Networks",
  year =         "1993",
  address =      "San Francisco",
  note =         "Submitted paper",
}

@Article{StoneDec92,
  key =          "Ston",
  author =       "Stone, Harold S.",
  title =        "Copyrights and Author Responsibilities",
  journal =      IEEECOMP,
  volume =       "25",
  number =       "10",
  month =        dec,
  year =         "1992",
  pages =        "46--51",
  keywords =     "Copyright Laws, Plagiarism",
}

@Article{SamuelsonAug94,
  key =          "Samu",
  author =       "Samuelson, Pamela",
  title =        "Self-Plagiarism or Fair Use?",
  journal =      "Communications of the {ACM}",
  volume =       "37",
  number =       "8",
  month =        aug,
  year =         "1994",
  pages =        "21--25",
  keywords =     "Copyright Laws, Plagiarism",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Computer Arithmetic Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@Article{GoldbergMar1991,
  key =          "Gold",
  author =       "Goldberg, David",
  title =        "What Every Computer Scientist Should Know about
                 Floating-Point Arithmetic",
  journal =      "{ACM} Computing Surveys",
  volume =       "23",
  number =       "1",
  month =        mar,
  year =         "1991",
  pages =        "5--48",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Adders Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

      
@Article{Vassiliadis88,
  author =   "Vassiliadis, Stamatis",
  title =    "A Comparison between Adders with new Defined Carries
      and Traditional Schemes for Addition",
  key =    "Vass",
  journal =  "International Journal Electronics",
  year =   1988,
  volume =   64,
  number =   4,
  pages =  "617--26"
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Adders End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

      
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% On-Line Arithmetic Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@InProceedings{Grnarov80,
  key =          "Grna",
  author =       "Grnarov, A. L. and Ercegovac, M. D.",
  title =        "{VLSI}-Oriented Iterative Networks for Array
                 Computations",
  booktitle =    "{IEEE} International Conference on Circuits and
                 Computers",
  year =         "1980",
  pages =        "60--64",
}

@Article{Owens79,
  key =          "Owen",
  author =       "Owens, Robert Michael and Irwin, Mary Jane",
  title =        "On-Line Algorithms for the Design of Pipeline
                 Architectures",
  journal =      "Computer Architecture News",
  publisher =    "{ACM}",
  volume =       "7",
  year =         "1979",
  pages =        "12--19",
}

@InProceedings{Gorji81,
  key =          "Gorj",
  author =       "Gorji-Sinaki, A. and Ercegovac, M. D.",
  title =        "Design of a Digit-Slice On-Line Arithmetic Unit",
  booktitle =    "{IEEE} Fifth Symposium on Computer Arithmetic",
  year =         "1981",
  pages =        "72--80",
}

@InProceedings{Watanuki81,
  key =          "Wata",
  author =       "Watanuki, O. and Ercegovac, M. D.",
  title =        "Floating-Point On-Line Arithmetic: Algorithms",
  booktitle =    "{IEEE} Fifth Symposium on Computer Arithmetic",
  year =         "1981",
  pages =        "81--86",
}

@InProceedings{Grnarov83,
  key =          "Grna",
  author =       "Grnarov, A. L. and Ercegovac, M. D.",
  title =        "On-Line Multiplicative Normalization",
  booktitle =    "{IEEE} Sixth Symposium on Computer Arithmetic",
  year =         "1983",
  pages =        "151--55",
}

@InProceedings{Irwin78,
  key =          "Irwi",
  author =       "Irwin, Mary Jane",
  title =        "Reconfigurable Pipeline Systems",
  booktitle =    "Proceedings of the {ACM} Annual Conference",
  year =         "1978",
  pages =        "86--92",
}

@Article{IrwinApr87,
  key =          "Irwi",
  author =       "Irwin, Mary Jane and Owens, Robert Michael",
  title =        "Digit-Pipelined Arithmetic as Illustrated by the
                 Paste-Up System: {A} Tutorial",
  journal =      IEEECOMP,
  volume =       "20",
  number =       "4",
  month =        apr,
  year =         "1987",
  pages =        "61--73",
}

@Article{TrivediJul77,
  key =          "Triv",
  author =       "Trivedi, Kishor S. and Ercegovac, Milo{\v{s}} D.",
  title =        "On-Line Algorithms for Division and Multiplication",
  journal =      IEEETC,
  volume =       "26",
  number =       "7",
  month =        jul,
  year =         "1977",
  pages =        "681--87",
}

@InCollection{Muller92,
  key =          "Mull",
  author =       "Muller, Jean-Michel",
  title =        "On-Line Computing: {A} Survey and Some New Results",
  booktitle =    "Algorithms and Parallel {VLSI} Architectures II",
  editor =       "Quinton, Patrice and Robert, Yves",
  publisher =    "Elsevier",
  address =      "Amsterdam, Netherlands",
  chapter =      "25",
  pages =        "261--72",
  year =         "1992",
}

@InProceedings{ErcegovacAug84,
  key =          "Erce",
  author =       "Ercegovac, Milo{\v{s}} D.",
  title =        "On-Line Arithmetic: An Overview",
  booktitle =    "Real Time Signal Processing {VII}",
  volume =       "495",
  editor =       "Bromley, Keith",
  month =        aug,
  year =         "1984",
  publisher =    "SPIE - The International Society for Optical
                 Engineering",
  address =      "San Diego, CA",
  pages =        "86--93",
}

@Article{Tu91,
  key =          "Tu",
  author =       "Tu, Paul K.-G. and Ercegovac, Milo{\v{s}} D.",
  title =        "Gate Array Implementation of On-Line Algorithms for
                 Floating-Point Operations",
  journal =      JVSP,
  volume =       "3",
  year =         "1991",
  pages =        "307--17",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% On-Line Arithmetic End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Multipliers and Squarers Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
      
      
@Article{FadaviJun93,
  key =    "Fada",
  author =   "Fadavi-Ardekani, Jalil",
  title =    "{$M \times N$} {B}ooth Encoded Multiplier Generator
      Using Optimized {W}allace Trees",
  journal =      IEEETVLSI,
  year =   1993,
  volume =   "1",
  number =   2,
  pages =  "120--25",
  month =  jun
}

@Article{WallaceFeb64,
  author =   "Wallace, C. S.",
  title =    "A Suggestion for a Fast Multiplier",
  key =    "Wall",
  journal =      "{IEEE} Transactions on Electronic Computers",
  year =   1964,
  volume =   "13",
  number =   2,
  pages =  "14--17",
  month =  feb
}

@PhdThesis{AlTwaijryAug97,
  author =   "Al-Twaijry, Hesham Abdulaziz",
  title =    "Area and Performance Optimized {CMOS} Multipliers",
  school =   "Stanford University",
  year =   1997,
  key =    "1997",
  address =  "Stanford, CA",
  month =  aug,
  type =         PHD
}

@PhdThesis{BewickApr94,
  author =   "Bewick, Gary W.",
  title =    "Fast Multiplication: Algorithms and Implementation",
  school =   "Stanford University",
  year =   1994,
  key =    "Bewi",
  address =  "Stanford, CA",
  month =  apr,
  type =         PHD
}

@Article{OklobdzijaMar96,
  key =          "Oklo",
  author =       "Oklobdzija, Vojin G. and Villeger, David and Liu,
      Simon S.",
  title =        "A Method for Speed Optimized Partial Product
      Reduction and Generation of Fast Parallel
      Multipliers Using an Algorithmic Approach",
  journal =      IEEETC,
  volume =       "45",
  number =       "3",
  month =        mar,
  year =         "1996",
  pages =        "294--306",
}

@Article{WangAug95,
  key =          "Wang",
  author =       "Wang, Zhongde and Jullien, Graham A. and Miller,
      William C.",
  title =        "A New Design Technique for Column Compression Multipliers",
  journal =      IEEETC,
  volume =       "44",
  number =       "8",
  month =        aug,
  year =         "1995",
  pages =        "962--70",
}

@Article{YanoApr90,
  author =       "Yano, Kazuo and Yamanaka, Toshiaki and Nishida,
      Takashi and Saito, Masayoshi and Shimohigashi,
      Katsuhiro and Shimizu, Akihiro",
  title =        "A 3.8-ns {CMOS} $16\times16$-b Multiplier Using
      Complementary Pass-Transistor Logic",
  journal =      "{IEEE} Journal of Solid-State Circuits",
  year =         1990,
  volume =       25,
  number =       2,
  pages =        "388--395"
}

@Article{Booth51,
  author =   "Booth, Andrew D.",
  title =    "A Signed Binary Multiplication Technique",
  key =    "Boot",
  journal =  "Quarterly Journal of Mechanics and Applied Mathematics",
  year =   1951,
  volume =   "IV",
  number =   2,
  pages =  "236--40"
}

@Article{VassiliadisNov91,
  key =          "Vass",
  author =       "Vassiliadis, Stamatis and Schwarz, Eric M. and Sung,
      Baik M.",
  title =        "Hard-Wired Multipliers with Encoded Partial Products",
  journal =      IEEETC,
  volume =       "40",
  number =       "11",
  month =        nov,
  year =         "1991",
  pages =        "1181--97",
}

@Book{Omondi94,
  author =   "Omondi, Amos R.",
  title =    "Computer Arithmetic Systems",
  publisher =    "Prentice Hall",
  address =      "New York",
  year =   1994,
  key =    "Omon",
  REMseries =  "Prentice Hall International Series in Computer Science"
}

@InProceedings{Scanlon87,
  key =          "Scan",
  author =       "Scanlon, Joseph T. and Kent Fuchs, W.",
  title =        "High Performance Bit-Serial Multiplication",
  booktitle =    "{IEEE} International Conference on Computer Design",
  year =         "1986",
  pages =        "114--17",
}

@Article{LyonApr76,
  key =          "Lyon",
  author =       "Lyon, R. F.",
  title =        "Two's Complement Pipeline Multipliers",
  journal =      "{IEEE} Transactions on Communications",
  month =        apr,
  volume =       "24",
  number =       "4",
  year =         "1976",
  pages =        "418--25",
}

@Book{Newkirk83,
  key =          "Newk",
  author =       "Newkirk, John and Mathews, Robert",
  title =        "The {VLSI} Designer Library",
  publisher =    "Addison-Wesley",
  address =      "Reading, MA",
  year =         "1983",
}

@Article{DaddaNov68,
  key =          "Dadd",
  author =       "Dadda, L. and Ferrari, D.",
  title =        "Digital Multipliers: {A} Unified Approach",
  journal =      "Alta Frequenza",
  volume =       "{XXXVII}",
  number =       "11",
  month =        nov,
  year =         "1968",
  pages =        "1079--86",
}

@Article{Dadda65,
  key =          "Dadd",
  author =       "Dadda, Luigi",
  title =        "Some Schemes for Parallel Multipliers",
  journal =      "Alta Frequenza",
  volume =       "{XXXIV}",
  year =         "1965",
  pages =        "349--56",
}

@Article{ChenOct79,
  key =          "Chen",
  author =       "Chen, I-Ngo and Willoner, Robert",
  title =        "An {O($n$)} Parallel Multiplier with Bit-Sequential
                 Input and Output",
  journal =      IEEETC,
  volume =       "28",
  number =       "10",
  month =        oct,
  year =         "1979",
  pages =        "721--27",
}

@Article{StraderAug82,
  key =          "Stra",
  author =       "Strader, Noel R. and Rhyne, V. Thomas",
  title =        "A Canonical Bit-Sequential Multiplier",
  journal =      IEEETC,
  volume =       "31",
  number =       "8",
  month =        aug,
  year =         "1982",
  pages =        "791--95",
}

@InProceedings{Dadda83,
  key =          "Dadd",
  author =       "Dadda, Luigi",
  title =        "Some Schemes for Fast Serial Input Multipliers",
  booktitle =    "{IEEE} Sixth Symposium on Computer Arithmetic",
  year =         "1983",
  pages =        "52--59",
}

@Article{GnanasekaranSep83,
  key =          "Gnan",
  author =       "Gnanasekaran, R.",
  title =        "On a Bit-Serial Input and Bit-Serial Output
                 Multiplier",
  journal =      IEEETC,
  volume =       "32",
  number =       "9",
  month =        sep,
  year =         "1983",
  pages =        "878--80",
}

@InProceedings{Dadda85mult,
  key =          "Dadd",
  author =       "Dadda, Luigi",
  title =        "Fast Multipliers for Two's-Complement Numbers in
                 Serial Form",
  booktitle =    "{IEEE} Seventh Symposium on Computer Arithmetic",
  year =         "1985",
  pages =        "57--63",
}

@InProceedings{Dadda85squar,
  key =          "Dadd",
  author =       "Dadda, Luigi",
  title =        "Squarers for Binary Numbers in Serial Form",
  booktitle =    "{IEEE} Seventh Symposium on Computer Arithmetic",
  year =         "1985",
  pages =        "173--80",
}

@Article{RhyneOct86,
  key =          "Rhyn",
  author =       "Rhyne, Tom and Strader, II, Noel R.",
  title =        "A Signed Bit-Sequential Multiplier",
  journal =      IEEETC,
  volume =       "35",
  number =       "10",
  month =        oct,
  year =         "1986",
  pages =        "896--901",
}

@Article{ChenJun71,
  key =          "Chen",
  author =       "Chen, Tien Chi",
  title =        "A Binary Multiplication Scheme Based on Squaring",
  journal =      IEEETC,
  volume =       "20",
  number =       "6",
  month =        jun,
  year =         "1971",
  pages =        "678--80",
}

@Article{DaddaSep89,
  key =          "Dadd",
  author =       "Dadda, Luigi",
  title =        "On Serial-Input Multipliers for Two's Complement
                 Numbers",
  journal =      IEEETC,
  volume =       "38",
  number =       "9",
  month =        sep,
  year =         "1989",
  pages =        "1341--45",
}

@Article{SmithSep89squar,
  key =    "Smit",
  author =   "Smith, S. G.",
  title =  "Incremental Computation of Squares and Sums of
                  Squares",
  journal =  IEEETC,
  volume =   "38",
  number =   9,
  month =  sep,
  year =   1989,
  pages =  "1325--28",
}

@Article{SmithSep89mult,
  key =          "Smit",
  author =       "Smith, S. G.",
  title =        "Comments on ``{A} Signed Bit-Sequential Multiplier''",
  journal =      IEEETC,
  volume =       "38",
  number =       "9",
  month =        sep,
  year =         "1989",
  pages =        "1328--30",
}

@Article{SipsApr82,
  key =          "Sips",
  author =       "Sips, H. J.",
  title =        "Comments on ``{A}n {O($n$)} Parallel Multiplier with
                 Bit-Sequential Input and Output''",
  journal =      IEEETC,
  volume =       "31",
  number =       "4",
  month =        apr,
  year =         "1982",
  pages =        "325--27",
}

@Article{SwartzlanderNov73,
  key =          "Swar",
  author =       "Swartzlander, Jr., Earl E.",
  title =        "Parallel Counters",
  journal =      IEEETC,
  volume =       "22",
  number =       "11",
  month =        nov,
  year =         "1973",
  pages =        "1021--24",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Multipliers and Squarers End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Computer Arithmetic End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


      
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Testing Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


@Book{Negrini89,
  key =          "Negr",
  author =       "Negrini, Roberto and Sami, Mariagiovanna and
                 Stefanelli, Renato",
  title =        "Fault-Tolerance through Reconfiguration of {VLSI} and
                 {WSI} Arrays",
  publisher =    "MIT Press",
  address =      "Cambridge, MA",
  year =         "1989",
}

@Article{AbadirSep83,
  key =          "Abad",
  author =       "Abadir, Magdy S. and Reghbati, Hassan K.",
  title =        "Functional Testing of Semiconductor Random Access
                 Memories",
  journal =      "{ACM} Computing Surveys",
  volume =       "15",
  number =       "3",
  month =        sep,
  year =         "1983",
  pages =        "175--98",
  seealso =      "DeGoorMar90",
}

@Article{DeGoorMar90,
  key =          "DeGo",
  author =       "van De Goor, A. J. and Verruijt, C. A.",
  title =        "An Overview of Deterministic Functional {RAM} Chip
                 Testing",
  journal =      "{ACM} Computing Surveys",
  volume =       "22",
  number =       "1",
  month =        mar,
  year =         "1990",
  pages =        "5--33",
  availability = "EPFL-DI",
}

@InProceedings{Abramovici77,
  key =          "Abra",
  author =       "Abramovici, M. and Breuer, M. A. and Kumar, K.",
  title =        "Concurrent Fault Simulation and Functional Level
                 Modelling",
  booktitle =    DAC77,
  year =         "1977",
  pages =        "128--37",
}

@InProceedings{Davidson84,
  key =          "Davi",
  author =       "Davidson, Scott",
  title =        "Fault Simulation at the Architectural Level",
  booktitle =    "International Test Conference",
  year =         "1984",
  pages =        "669--79",
}

@InProceedings{Demba88,
  key =          "Demb",
  author =       "Demba, Stephen and Ulrich, Ernst and Panetta, Karen
                 and Giramma, David",
  title =        "Experiences with Concurrent Fault Simulation of
                 Diagnostic Programs",
  booktitle =    "International Test Conference",
  year =         "1988",
  pages =        "877--83",
}

@InProceedings{Gai86,
  key =          "Gai",
  author =       "Gai, Silvano and Somenzi, Fabio and Ulrich, Ernst",
  title =        "Advanced Techniques for Concurrent Multilevel
                 Simulation",
  booktitle =    "International Test Conference",
  year =         "1986",
  pages =        "334--37",
}

@InProceedings{Flake83,
  key =          "Flak",
  author =       "Flake, P. L. and Moorby, P. R. and Musgrave, G.",
  title =        "An Algebra for Logic Strength Simulation",
  booktitle =    DAC83,
  year =         "1983",
}

@Article{GaiSep88,
  key =          "Gai",
  author =       "Gai, Silvano and Montessoro, Pier Luca and Somenzi,
                 Fabio",
  title =        "{MOZART}: {A} Concurrent Multilevel Simulator",
  journal =      IEEETCAD,
  volume =       "7",
  number =       "9",
  month =        sep,
  year =         "1988",
  pages =        "1005--16",
}

@InProceedings{Melgara84,
  key =          "Melg",
  author =       "Melgara, M. and Paolini, M. and Roncella, R. and
                 Morpurgo, S.",
  title =        "{CVT-FERT}: Automatic Generator of Analytical Faults
                 at {RT}-Level from Electrical and Topological
                 Descriptions",
  booktitle =    "International Test Conference",
  year =         "1984",
  pages =        "250--56",
}

@Article{Menon78,
  key =          "Meno",
  author =       "Menon, Premachandran R. and Chappell, Stephen G.",
  title =        "Deductive Fault Simulation with Functional Blocks",
  journal =      IEEETC,
  volume =       "27",
  number =       "8",
  month =        aug,
  year =         "1978",
  pages =        "689--95",
}

@Article{RogersSep87,
  key =          "Roge",
  author =       "Rogers, William A. and Guzolek, John F. and Abraham,
                 Jacob A.",
  title =        "Concurrent Hierarchical Fault Simulation: {A}
                 Performance Model and Two Optimizations",
  journal =      IEEETCAD,
  volume =       "6",
  number =       "5",
  month =        sep,
  year =         "1987",
  pages =        "848--62",
}

@Article{Saab90,
  key =          "Saab",
  author =       "Saab, Daniel G. and Mueller-Thuns, Robert B. and
                 Blaauw, David and Rahmeh, Joseph T. and Abraham, Jacob
                 A.",
  title =        "Hierarchical Multi-Level Fault Simulation of Large
                 Systems",
  journal =      "Journal of Electronic Testing",
  volume =       "1",
  number =       "2",
  year =         "1990",
  pages =        "139--49",
}

@InProceedings{Beh82,
  key =          "Beh",
  author =       "Beh, C. C. and Arya, K. H. and Radke, C. E. and Torku,
                 K. E.",
  title =        "Do Stuck Fault Models Reflect Manufacturing Defects?",
  booktitle =    "{IEEE} Semiconductors Test Conference",
  year =         "1982",
  pages =        "35--42",
}

@InProceedings{Banerjee82,
  key =          "Bane",
  author =       "Banerjee, Prithviraj and Abraham, Jacob A.",
  title =        "Fault Characterisation of {VLSI} {MOS} Circuits",
  booktitle =    "{IEEE} Conference on Circuits and Computers",
  year =         "1982",
  pages =        "564--68",
}

@Article{Godoy71,
  key =          "Godo",
  author =       "Godoy, H. C. and Vogelsburg, R. E.",
  title =        "Single Pass Error Effect Determination ({EED})",
  journal =      "IBM Technical Journal",
  year =         "1971",
  volume =       "13",
  pages =        "3343--44",
}

@Article{Amstrong72,
  key =          "Amst",
  author =       "Amstrong, D. B.",
  title =        "A Deductive method of Simulating Faults in Logic
                 Circuits",
  journal =      IEEETC,
  volume =       "21",
  year =         "1972",
  pages =        "464--71",
}

@Book{Russell89,
  key =          "Russ",
  author =       "Russell, G. and Sayers, I. L.",
  title =        "Advanced Simulation and Test Methodologies for {VLSI}
                 Design",
  publisher =    "Van Rostrand Reinhold (International)",
  address =      "London, UK",
  year =         "1989",
}

@Article{AbrahamMay86,
  key =          "Abra",
  author =       "Abraham, Jacob A. and Fuchs, W. K.",
  title =        "Fault and Error Models for {VLSI}",
  journal =      IEEEPROC,
  volume =       "74",
  number =       "5",
  year =         "1986",
  pages =        "639--54",
}

@InProceedings{Poage63,
  key =          "Poag",
  author =       "Poage, J. F.",
  title =        "Derivation of Optimum Tests to Detect Faults in
                 Combinational Circuits",
  booktitle =    "Symposium on Mathematical Theory of Automata",
  year =         "1963",
  pages =        "483--528",
}

@Article{HellerMay04,
  key =          "Heller",
  author =       "Cranton Heller, Lisa and Farrell, Mark S.",
  title =        "Millicode in an IBM zSeries processor",
  journal =      "IBM Journal of Research and Development",
  volume =       "48",
  month =        may,
  number =       "3/4",
  year =         "2004",
  pages =        "425--35",
}

@Article{Roth66,
  key =          "Roth",
  author =       "Roth, J. P.",
  title =        "Diagnosis of Automata Failures: a Calculus and a
                 Method",
  journal =      "IBM Journal of Research and Development",
  volume =       "10",
  year =         "1966",
  pages =        "278--81",
}

@InProceedings{Timoc83,
  key =          "Timo",
  author =       "Timoc, C. and Buehler, M. and Griswold, T. and Pina,
                 C. and Stott, F. and Hess, L.",
  title =        "Logical Models of Physical Failures",
  booktitle =    "International Test Conference",
  year =         "1983",
  pages =        "546--53",
}

@Article{Wadsack78,
  key =          "Wads",
  author =       "Wadsack, R. L.",
  title =        "Fault Modelling and Logic Simulation of {CMOS} and
                 {MOS} Integrated Circuits",
  journal =      "Bell Systems Technical Journal",
  year =         "1974",
  pages =        "1449--74",
}

@Article{BanerjeeAug84,
  key =          "Bane",
  author =       "Banerjee, Prithviraj and Abraham, Jacob A.",
  title =        "Characterization and Testing of Physical Failures in
                 {MOS} Logic Circuits",
  journal =      IEEEDTC,
  year =         "1984",
  month =        aug,
  pages =        "76--86",
}

@Article{Mei74,
  key =          "Mei",
  author =       "Mei, K. C. Y.",
  title =        "Bridging and Stuck-at Faults",
  journal =      IEEETC,
  volume =       "23",
  year =         "1974",
  pages =        "720--26",
}

@InProceedings{Lin84,
  key =          "Lin",
  author =       "Lin, Tonysheng and Su, Stephen Y. H.",
  title =        "Functional Test Generation of Digital {LSI/VLSI}
                 Systems Using Machine Symbolic Execution Technique",
  booktitle =    "International Test Conference",
  year =         "1984",
  pages =        "660--68",
}

@InProceedings{Gupta85,
  key =          "Gupt",
  author =       "Gupta, Anil K. and Armstrong, James R.",
  title =        "Functional Fault Modeling and Simulation for {VLSI}
                 Devices",
  booktitle =    DAC85,
  year =         "1985",
  pages =        "720--26",
}

@TechReport{Banerjee85,
  key =          "Bane",
  author =       "Banerjee, Prithviraj",
  title =        "A Model for Simulating Physical Failures in {MOS}
                 {VLSI} Circuits",
  institution =  "University of Illinois at Urbana-Champaign IL (USA)",
  type =         "Technical Report",
  number =       "CSG-13",
  year =         "1985",
}

@InCollection{Abraham86,
  key =          "Abra",
  author =       "Abraham, Jacob A. and Agarwal, Vishwani K.",
  title =        "Test Generation for Digital Systems",
  booktitle =    "Fault-Tolerant Computing: Theory and Techniques",
  editor =       "Pradhan, Dhiraj K.",
  volume =       "I",
  publisher =    "Prentice Hall",
  address =      "Englewood Cliffs, NJ",
  year =         "1986",
}

@InProceedings{Flake80,
  key =          "Flak",
  author =       "Flake, P. L. and Moorby, P. R. and Musgrave, G.",
  title =        "Logic Simulation of Bi-directional Tri-state Gates",
  booktitle =    "International Conference on Circuits and Computers",
  year =         "1980",
  pages =        "594--600",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Testing End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


@InProceedings{Zhang91,
  key =          "Zhan",
  author =       "Zhang, D. and Jullien, G. A. and Miller, W. C. and
                 Swartzlander, Earl",
  title =        "Arithmetic for Digital Neural Network",
  booktitle =    "{IEEE} 10th Symposium on Computer Arithmetic",
  year =         "1991",
  pages =        "58--63",
}

@Article{BelkhaleJan92,
  key =          "Belk",
  author =       "Belkhale, K. P. and Banerjee, P.",
  title =        "Reconfiguration Strategies for {VLSI} Processor Arrays
                 and Trees using a Modified Diogenes Approach",
  journal =      IEEETC,
  volume =       "41",
  number =       "1",
  month =        jan,
  year =         "1992",
  pages =        "83--96",
}

@Article{Kim92,
  key =          "Kim",
  author =       "Kim, Jung H. and Rhee, Phil K. and Ha, Dong S.",
  title =        "An Optimal {Domain}-Based Reconfiguration Algorithm
                 for {WSI} Processor Arrays",
  journal =      "Microprocessing and Microprogramming",
  volume =       "33",
  year =         "1992",
  pages =        "261--78",
}

@InProceedings{GunzingerAug92,
  key =          "Gunz",
  author =       "Gunzinger, A. and {M\"{u}ller}, U. and Scott, W. and
                 {B\"aumle}, B. and Kohler, P. and {Guggenb\"{u}l}, W.",
  title =        "Architecture and Realization of a Multi
                 Signalprocessor System",
  booktitle =    "Proceedings of the International Conference on
                 Application-Specific Array Processors",
  address =      "Berkeley, CA",
  month =        aug,
  year =         "1992",
}

@InProceedings{BoserJul91,
  key =          "Bose",
  author =       "Boser, Bernhard E. and S{\"a}ckinger, Eduard and
                 Bromley, Jane and LeCun, Yann and Howard, Richard E.
                 and Jackel, Lawrence D.",
  title =        "An Analog Neural Network Processor and its Application
                 to High-Speed Character Recognition",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Seattle, WA",
  month =        jul,
  year =         "1991",
  volume =       "I",
  pages =        "415--20",
}

@Article{Hockney91,
  key =          "Hock",
  author =       "Hockney, Roger",
  title =        "Performance Parameters and Benchmarking of
                 Supercomputers",
  journal =      "Parallel Computing",
  volume =       "17",
  year =         "1991",
  pages =        "1111--30",
}

@TechReport{Dongarra92,
  key =          "Dong",
  author =       "Dongarra, Jack J.",
  title =        "Performance of Various Computers Using Standard
                 Equations Software",
  institution =  "University of Tennessee - CSD",
  type =         "Internal Report",
  number =       "CS-89-85",
  month =        aug,
  year =         "1992",
}

@Book{Wolfram91,
  key =          "Wolf",
  author =       "Wolfram, Stephen",
  title =        "Mathematica: {A} System for Doing Mathematics by
                 Computer",
  publisher =    "Addison-Wesley",
  address =      "Redwood City, CA",
  edition =      "Second",
  year =         "1991",
}

@Manual{compasscompil,
  title =        "Chip Compiler",
  key = "{COMPASS} Design Automation, Inc.",
  organization = "{COMPASS} Design Automation, Inc.",
  year =         "1991",
  note =         "For use with software release {V8R2}",
}

@Manual{compasscompose,
  title =        "Composition Editor",
  key = "{COMPASS} Design Automation, Inc.",
  organization = "{COMPASS} Design Automation, Inc.",
  year =         "1991",
  note =         "For use with software release {V8R2}",
}

@Manual{compassextr,
  title =        "Circuit Extraction",
  key = "{COMPASS} Design Automation, Inc.",
  organization = "{COMPASS} Design Automation, Inc.",
  year =         "1991",
  note =         "For use with software release {V8R2}",
}

@Manual{compasslverif,
  title =        "Layout Verification",
  key = "{COMPASS} Design Automation, Inc.",
  organization = "{COMPASS} Design Automation, Inc.",
  year =         "1991",
  note =         "For use with software release {V8R2}",
}

@Manual{compasssim,
  title =        "Mixed-Mode Simulator",
  key = "{COMPASS} Design Automation, Inc.",
  organization = "{COMPASS} Design Automation, Inc.",
  year =         "1991",
  note =         "For use with software release {V8R2}",
}

@Manual{compassverif,
  title =        "Verification Tools",
  key = "{COMPASS} Design Automation, Inc.",
  organization = "{COMPASS} Design Automation, Inc.",
  year =         "1991",
  note =         "For use with software release {V8R2}",
}

@Manual{compasswave,
  title =        "Waveform Tools",
  key = "{COMPASS} Design Automation, Inc.",
  organization = "{COMPASS} Design Automation, Inc.",
  year =         "1991",
  note =         "For use with software release {V8R2}",
}

@Manual{hp82000adv,
  title =        "{HP~82000} {IC} Evaluation System: Advanced Testing",
  key = "Hewlett Packard Company",
  organization = "Hewlett Packard Company",
  edition =      "First",
  month =        mar,
  year =         "1989",
}

@Manual{hp82000eda,
  title =        "{HP~82000} {IC} Evaluation System: Using the {EDA}
                 Interface",
  key = "Hewlett Packard Company",
  organization = "Hewlett Packard Company",
  edition =      "First",
  month =        mar,
  year =         "1989",
}

@Manual{hp82000,
  title =        "{HP~82000} {IC} Evaluation System: Using the
                 {HP~82000}",
  key = "Hewlett Packard Company",
  organization = "Hewlett Packard Company",
  edition =      "First",
  month =        mar,
  year =         "1989",
}

@Manual{mainsail,
  title =        "Mainsail Language Manual",
  key = "{XIDAK}, Inc.",
  organization = "{XIDAK}, Inc.",
  year =         "1986",
}

@Manual{vlsi370,
  title =        "{VSC370} Library Databook",
  key = "{VLSI} Technology, Inc.",
  organization = "{VLSI} Technology, Inc.",
  month =        apr,
  year =         "1991",
}

@Manual{vlsiappl,
  title =        "{VGT300} Application Notes",
  key = "{VLSI} Technology, Inc.",
  organization = "{VLSI} Technology, Inc.",
  month =        apr,
  year =         "1991",
}

@Manual{vlsipads,
  title =        "Pads Library Databook",
  key = "{VLSI} Technology, Inc.",
  organization = "{VLSI} Technology, Inc.",
  month =        apr,
  year =         "1991",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Friends Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


@InProceedings{AnnaratoneMay90,
  key =          "Anna",
  author =       "Annaratone, Marco and Fillo, Marco and Nakabayashi,
                 Kiyoshi and Viredaz, Marc",
  title =        "The {K2} Parallel Processor: Architecture and Hardware
                 Implementation",
  booktitle =    ISCA90,
  address =      "Seattle, WA",
  month =        may,
  year =         "1990",
}

@InProceedings{AnnaratoneNov91,
  key =          "Anna",
  author =       "Annaratone, M. and Fillo, M. and Halbherr, M. and
                 {R\"{u}hl}, R. and Steiner, P. and Viredaz, M.",
  title =        "The {K2} Distributed Memory Parallel Processor:
                 Architecture, Compiler, and Operating System",
  booktitle =    "Proceedings of the Supercomputing '91",
  address =      "Albuquerque, NM",
  month =        nov,
  year =         "1991",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Friends End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% MANTRA Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@PhdThesis{Amaldi94,
  author =       "Amaldi, Edoardo",
  title =        "From Finding Maximum Feasible Subsystems of Linear
                 Systems to Feedforward Neural Network Design",
  school =       "\'Ecole Polytechnique F\'ed\'erale de Lausanne",
  address =      "Lausanne, Switzerland",
  type =         PHD,
  year =         "1994",
}

@PhdThesis{Flanagan94,
  key =          "Flan",
  author =       "Flanagan, J. Adrian",
  title =        "Self-organising neural networks",
  school =       "\'Ecole Polytechnique F\'ed\'erale de Lausanne",
  address =      "Lausanne, Switzerland",
  type =         PHD,
  year =         "1994",
}

@PhdThesis{Viredaz94phd,
  key =          "Vire",
  author =       "Viredaz, Marc",
  title =        "Design and Analysis of a Systolic Array for Neural
                 Computation",
  school =       "\'Ecole Polytechnique F\'ed\'erale de Lausanne",
  address =      "Lausanne, Switzerland",
  type =         PHD # " no. 1264",
  year =         "1994",
}

@PhdThesis{Lehmann93phd,
  key =          "Lehm",
  author =       "Lehmann, Christian",
  title =        "{R}\'eseaux de neurones comp\'etitifs de grandes
                 dimensions pour l'auto-orga\-ni\-sa\-tion: analyse,
                 synth\`ese et implantation sur circuits systoliques",
  school =       "\'Ecole Polytechnique F\'ed\'erale de Lausanne",
  address =      "Lausanne, Switzerland",
  type =         PHD # " no. 1129",
  year =         "1993",
}

@InProceedings{Thiran92,
  key =          "Thir",
  author =       "Thiran, Patrick and Hasler, Martin",
  title =        "Quantization Effects in {K}ohonen Networks",
  booktitle =    "Proceedings of Congr\`es Satellite du Congr\`es
                 Europ\'een de Math\'ematique",
  editor =       "Cottrell, Marie",
  address =      "Paris, France",
  year =         "1992",
}

@Article{ThiranMay94,
  key =          "Thir",
  author =       "Thiran, Patrick and Peiris, Vincent and Heim, Pascal
                 and Hochet, Bertrand",
  title =        "Quantization Effects in Digitally Behaving Circuit
                 Implementations of {K}ohonen Networks",
  journal =      IEEETNN,
  volume =       "5",
  number =       "3",
  pages =        "450--58",
  month =        may,
  year =         "1994",
}

@InProceedings{Lehmann93icann,
  author =       "Christian Lehmann",
  title =        "Self-Organisation of Large Feature Maps using Local
                 Computations: Analysis and {VLSI} Integration",
  booktitle =    "Proceedings of International Conference on Artificial
                 Neural Networks (ICANN-93), Amsterdam",
  year =         "1993",
  month =        sep,
  editor =       "Stan Gielen and Bert Kappen",
  pages =        "1082",
  publisher =    "Springer",
  address =      "London, UK",
}

@InProceedings{Blayo90innc,
  author =       "F. Blayo and C. Lehmann",
  title =        "A systolic implementation of the self organization
                 algorithm",
  booktitle =    "INNC 90 Paris. International Neural Network
                 Conference",
  year =         "1990",
  organization = "Thomsom; SUN; British Comput. Soc.; et al",
  publisher =    "Kluwer",
  address =      "Dordrecht, The Netherlands",
}

@InProceedings{Blayo91,
  author =       "F. Blayo and R. Demartines",
  title =        "Data analysis: how to compare {K}ohonen neural
                 networks to other techniques?",
  booktitle =    "Artificial Neural Networks. International Workshop
                 IWANN '91 Proceedings",
  year =         "1991",
  editor =       "A. Prieto",
  pages =        "469--476",
  publisher =    "Springer",
  address =      "Berlin, Germany",
}

@Article{Blayo92,
  author =       "F. Blayo and P. Demartines",
  title =        "Kohonen algorithms. {A}pplication to the analysis of
                 economic data",
  journal =      "Bulletin des Schweizerischen Elektrotechnischen
                 Vereins {\&} des Verbandes Schweizerischer
                 Elektrizitaetswerke",
  year =         "1992",
  volume =       "83",
  number =       "5",
  pages =        "23--26",
  note =         "(in French)",
}

@InProceedings{Peiris89,
  author =   "V. Peiris and B. Hochet and G. Corbaz and
                  M. Declercq and S. Piguet",
  title =  "A versatile numerical circuit for the simulation of
                  neural networks",
  booktitle =  "Proceedings of Journees d'Electronique
                  1989. Artificial Neural Networks",
  year =   1989,
  pages =  "313--322",
  publisher =  "Presses Polytechniques Romandes",
  address =  "Lausanne, Switzerland",
  note =   "(in French)",
  x =    "Describes a versatile digital building block
                  dedicated to the assembly of various neural networks
                  (Hopfield, Multilayers, Kohonen) for fast simulation
                  purposes. ... INSPEC 4049876 C9201-5190-016",
}

@InProceedings{Peiris91,
  author =       "V. Peiris and B. Hochet and S. Abdo and M. Declercq",
  title =        "Implementation of a {K}ohonen map with learning
                 capabilities",
  booktitle =    "1991 {IEEE} International Symposium on Circuits and
                 Systems (Cat. No. 91CH3006-4)",
  year =         "1991",
  pages =        "III--1501--1504",
  organization = "{IEEE}",
  publisher =    "{IEEE}",
  address =      "New York, NY, USA",
}

@Article{Peiris92,
  author =   "V. Peiris and B. Hochet and T. Creasy and
                  M. Declercq",
  title =  "Implementation of a {K}ohonen network with learning
                  faculties",
  journal =  "Bulletin des Schweizerischen Elektrotechnischen
                  Vereins \& des Verbandes Schweizerischer
                  Elektrizitaetswerke",
  year =   1992,
  volume =   83,
  number =   5,
  pages =  "41--43",
  note =   "(in English)",
}

@Article{Heim91,
  author =   "P. Heim and B. Hochet and E. Vittoz",
  title =  "Generation of learning neighbourhood in {K}ohonen
                  feature maps by means of simple nonlinear network",
  journal =  "Electronics Letters",
  year =   1991,
  volume =   27,
  number =   3,
  pages =  "275--277",
  annote =   "A grid of current inputs coupled together with
                  nonlinear resistors.",
}

@Article{Heim92,
  author =       "P. Heim and X. Arregvit and E. Vittoz",
  title =        "Analogue {VLSI} implementation of {K}ohonen networks",
  journal =      "Bulletin des Schweizerischen Elektrotechnischen
                 Vereins {\&} des Verbandes Schweizerischer
                 Elektrizitaetswerke",
  year =         1992,
  volume =       83,
  number =       5,
  pages =        "44--48",
  note =   "(in English)",
}

@InProceedings{Hochet90,
  author =       "B. Hochet and V. Peiris and G. Corbaz and M.
                 Declercq",
  title =        "Implementation of a neuron dedicated to {K}ohonen maps
                 with learning capabilities",
  booktitle =    "Proceedings of the {IEEE} 1990 Custom Integrated
                 Circuits Conference (Cat. No. 90CH2860-5)",
  year =         1990,
  pages =        "26.1/1--4",
  organization = "{IEEE}",
  publisher =    "{IEEE}",
  address =      "New York, NY, USA",
}

@Article{Hochet91,
  author =       "Bertrand Hochet and Vincent Peiris and Samer Abdo and
                 Michel J. Declerq",
  title =        "Implementation of a learning {K}ohonen neuron based on
                 a new multilevel storage technique",
  journal =      "{IEEE} Journal of Solid-State Circuits",
  year =         1991,
  volume =       26,
  number =       3,
  pages =        "262--266",
}

@InProceedings{Niebur91a,
  author =       "D. Niebur and A. J. Germond",
  title =        "Power system static security assessment using the
                 {K}ohonen neural network classifier",
  booktitle =    "Conference Papers. 1991 Power Industry Computer
                 Application Conference. Papers Presented at the
                 Seventeenth PICA Conference. (Cat. No. 91CH2948-8)",
  year =         1991,
  pages =        "270--277",
  organization = "{IEEE}",
  publisher =    "{IEEE}",
  address =      "New York, NY, USA",
}

@InProceedings{Niebur91b,
  author =       "D. Niebur and A. J. Germond",
  title =        "Power flow classification for static security
                 assessment",
  booktitle =    "Proceedings of the First International Forum on
                 Applications of Neural Networks to Power Systems (Cat.
                 No. 91TH0374-9)",
  year =         1991,
  editor =       "M. A. El-Sharkawi and R. J. Marks II",
  pages =        "83--88",
  organization = "{IEEE}; NSF; Pugent Power \& Light; EPRI",
  publisher =    "{IEEE}",
  address =      "New York, NY, USA",
}

@InProceedings{Niebur91sesa,
  author =       "Dagmar Niebur and Alain J. Germond",
  title =        "Unsupervised Neural Net Classification of Power System
                 Static Security States",
  booktitle =    "Proceedings of the third Symposium on Expert Systems
                 Application to Power Systems, Tokyo \& Kobe, 1991",
  year =         1991,
}

@Article{Niebur92a,
  author =       "D. Niebur and A. J. Germond",
  title =        "Unsupervised neural net classification of power system
                 static security states",
  journal =      "International Journal of Electrical Power \& Energy
                 Systems",
  year =         1992,
  volume =       14,
  number =       "2--3",
  pages =        "233--242",
  month =  apr # "/" # jun,
}

@Article{Niebur92b,
  author =       "D. Niebur and A. J. Germond",
  title =        "Power system static security assessment using the
                 {K}ohonen neural network classifier",
  journal =      "{IEEE} Transactions on Power Systems",
  year =         1992,
  volume =       7,
  number =       2,
  pages =        "865--872",
  month =        may,
}

@InProceedings{Baumann91sesa,
  author =       "Thomas Baumann and Alain Germond and Daniel Tschudi",
  title =        "Impulse Test Fault Diagnosis on Power Transformers
                 Using {K}ohonen's Self-Organizing Neural Network",
  booktitle =    "Proceedings of the third Symposium on Expert Systems
                 Application to Power Systems, Tokyo \& Kobe, 1991",
  year =         1991,
}

@Article{Macabrey92,
  author =       "N. Macabrey and T. Baumann and A. J. Germond",
  title =        "Load forecasting on an electrical system with the aid
                 of the {K}ohonen neural network",
  journal =      "Bulletin des Schweizerischen Elektrotechnischen
                 Vereins \& des Verbandes Schweizerischer
                 Elektrizitaetswerke",
  year =         1992,
  volume =       83,
  number =       5,
  pages =        "13--19",
  note =         "(in French)",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% MANTRA End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% LAMI Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


@Unpublished{Beuchat93,
  key =          "Beuc",
  author =       "Beuchat, Ren\'e",
  title =        "Acc\'el\'erateur neuronal sur {SBus} avec circuit
                 systolique {MA16}",
  month =        dec,
  year =         "1993",
  note =         "CPI Project (\'Ecole Polytechnique F\'ed\'erale de
                 Lausanne)",
}

@TechReport{ViredazSep93hwdesc,
  key =          "Vire",
  author =       "Viredaz, Marc A.",
  title =        "The {MANTRA~I} Prototype Machine: Hardware
                 Description",
  institution =  "\'Ecole Polytechnique F\'ed\'erale de Lausanne -
                 MANTRA",
  address =      "Lausanne, Switzerland",
  type =         "Internal Report",
  number =       "93/2",
  month =        sep,
  year =         "1993",
}

@Article{FranziJun93,
  key =          "Fran",
  author =       "Franzi, Edoardo",
  title =        "Neural Chip for Fast Pattern Matching",
  journal =      "Microprocessors and Microsystems",
  volume =       "17",
  number =       "6",
  month =        jun,
  year =         "1993",
  pages =        "325--32",
}

@Article{LehmannMay93,
  key =          "Lehm",
  author =       "Lehmann, Christian and Viredaz, Marc and Blayo,
                 Fran\c{c}ois",
  title =        "A Generic Systolic Array Building Block for Neural
                 Networks with On-Chip Learning",
  journal =      IEEETNN,
  volume =       "4",
  number =       "3",
  month =        may,
  year =         "1993",
  pages =        "400--407",
}

@TechReport{ViredazFeb93,
  key =          "Vire",
  author =       "Viredaz, Marc A.",
  title =        "{MANTRA I}: An {SIMD} Processor Array for Neural
                 Computation",
  institution =  "\'Ecole Polytechnique F\'ed\'erale de Lausanne - DI",
  address =      "Lausanne, Switzerland",
  type =         "Technical Report",
  number =       "93/23",
  month =        feb,
  year =         "1993",
}

@InProceedings{ViredazOct93arch,
  key =          "Vire",
  author =       "Viredaz, Marc A.",
  title =        "{MANTRA I}: An {SIMD} Processor Array for Neural
                 Computation",
  booktitle =    "Proceedings of the Euro-ARCH'93 Conference",
  editor =       "Spies, Peter Paul",
  address =      "Munich, Germany",
  month =        oct,
  year =         "1993",
  pages =        "99--110",
}

@Article{NicoudDec92,
  key =          "Nico",
  author =       "Nicoud, Jean-Daniel",
  title =        "Superprocesseurs ou acc\'el\'erateurs?",
  journal =      "Output",
  month =        dec,
  year =         "1992",
  pages =        "48--50",
}

@Unpublished{Franzi92,
  key =          "Fran",
  author =       "Franzi, Edoardo",
  title =        "Acc\'el\'erateur par circuit neuronal {L-Neuro} 1.0",
  month =        dec,
  year =         "1992",
  note =         "CPIT Project (\'Ecole Polytechnique F\'ed\'erale de
                 Lausanne)",
}

@Article{Franzi93,
  key =          "Fran",
  author =       "Franzi, Edoardo",
  title =        "Neural Accelerator for Parallelization of
                 Back-Propagation Algorithm",
  journal =      "Microprocessing and Microprogramming",
  volume =       "38",
  year =         "1993",
  pages =        "689--96",
}

@TechReport{LehmannAug90,
  key =          "Lehm",
  author =       "Lehmann, Christian",
  title =        "Conception {VLSI}~: de la parole au geste",
  institution =  "\'Ecole Polytechnique F\'ed\'erale de Lausanne -
                 LAMI",
  address =      "Lausanne, Switzerland",
  type =         "Technical Report",
  month =        aug,
  year =         "1990",
}

@InCollection{Lehmann91,
  key =          "Lehm",
  author =       "Lehmann, Christian and Blayo, Fran\c{c}ois",
  title =        "A {VLSI} Implementation of a Generic Systolic Synaptic
                 Building Block for Neural Networks",
  booktitle =    "{VLSI} for Artificial Intelligence and Neural
                 Networks",
  editor =       "Delgado-Frias, Jos\'e G. and Moore, William R.",
  chapter =      "4.8",
  pages =        "325--34",
  publisher =    "Plenum",
  address =      "New York",
  year =         "1991",
}

@Article{DemartinesApr92,
  author =       "Demartines, Pierre and Blayo, Fran\c{c}ois",
  title =        "Kohonen Self-Organizing Maps: Is the Normalization
                 Necessary?",
  journal =      "Complex Systems",
  volume =       "6",
  number =       "2",
  month =        apr,
  pages =        "105--23",
  year =         "1992",
}

@PhdThesis{Blayo90phd,
  key =          "Blay",
  author =       "Blayo, Fran\c{c}ois",
  title =        "Une implantation systolique des algorithmes
                 connexionnistes",
  school =       "\'Ecole Polytechnique F\'ed\'erale de Lausanne",
  address =      "Lausanne, Switzerland",
  type =         PHD # " no. 904",
  year =         "1990",
}


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% LAMI End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% LAP Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


@InCollection{Piguet02,
  author =   {Christian Piguet},
  title =  {Low-Power Clock, Interconnect and Layout Designs},
  booktitle =  {Designing {CMOS} Circuits for Low Power},
  editor =   {Dimitrios Soudris and Christian Piguet and Costas
                  Goutis},
  publisher =  "Kluwer Academic",
  address =  "Boston, MA",
  year =   2002,
  key =    {Pig},
  pages =  {143--70},
  chapter =  8
}

@InCollection{Piguet02b,
  author =   {Christian Piguet},
  title =  {Epilogue},
  booktitle =  {Designing {CMOS} Circuits for Low Power},
  editor =   {Dimitrios Soudris and Christian Piguet and Costas
                  Goutis},
  publisher =  "Kluwer Academic",
  address =  "Boston, MA",
  year =   2002,
  key =    {Pig},
  pages =  {271--74},
  chapter =  12
}

@Book{Soudris02,
  editor =   {Dimitrios Soudris and Christian Piguet and Costas
                  Goutis},
  title =  {Designing {CMOS} Circuits for Low Power},
  publisher =  "Kluwer Academic",
  address =  "Boston, MA",
  year =   2002,
  key =    {Sou}
}

@InCollection{Piguet01,
  author =   {Christian Piguet},
  title =    {Low-Power Design of Systems on Chip},
  booktitle =    {The Computer Engineering Handbook},
  key =    {Pig},
  publisher =  {CRC},
  year =   2001,
  editor =   {Vojin G. Oklobdzija and Richard C. Dorf},
  chapter =  18
}

@InProceedings{ArmSep00,
  author =   {C. Arm and J.-M. Masgonty and C. Piguet},
  title =  {Double-Latch Clocking Scheme for Low-Power {I.P.}
                  Cores},
  booktitle =  {Proceedings of the International Workshop on Power
                  and Timing Modeling, Optimization and
                  Simulation---PATMOS 2000},
  key =    {Arm},
  year =   2000,
  address =  {G\"ottingen, Germany},
  month =  sep
}

@InProceedings{PiguetJul00,
  author =   {Christian Piguet},
  title =  {Robustness of Asynchronous Sequential Standard Cells
                  in a Synchronous Environment},
  booktitle =  {Proceedings of the Workshop on {A}synchronous
                  {INT}erfaces---AINT'00},
  key =    {Pig},
  year =   2000,
  address =  {Delft, The Netherlands},
  month =  jul
}

@Misc{PiguetJan00,
  key =    {Pigu},
  author =   {Piguet, Christian},
  title =  {Low-Power Cache Memories and Co-simulation Tools},
  howpublished = {IMEC Seminar},
  month =        "28~" # jan,
  year =   2000,
  note =         {Invited talk},
}

@InProceedings{RampognaMar00,
  key =          {Ramp},
  author =   {Rampogna, F. and Masgonty, J. M. and Piguet, Ch.},
  title =    {Hardware-Software Co-simulation and Power Estimation
                  Environment for Low-Power ASICs and SoCs},
  booktitle =    {Proceedings of the International Conference on Design, 
                  Automation and Test in Europe},
  pages =  {261--65},
  year =   2000,
  address =  {Paris, France},
  month =  mar
}

@InProceedings{PiguetSep99,
  key =    {Pigu},
  author =   {Piguet, Christian},
  title =    {Configurable Microcontrollers},
  booktitle =    {First International Workshop on Multi-Architecture Low-Power
                  Design (MALOPD)},
  year =   1999,
  address =  {Moscow, Russia},
  month =  sep
}

@InProceedings{PiguetMar01,
  author =   {Piguet, Christian},
  title =  {Low-Power Issues for {SoC}s},
  booktitle =  DATE,
  key =    {Pig},
  year =   2001,
  address =  {Munich, Germany},
  month =  mar,
  pages =  {488--90}
}

@InProceedings{ChattopadhyayMar08,
  author =   {Chattopadhyay, Anupan and Chen, Xiaolin and Ishebabi, Harold and Lupers, Rainer and Ascheid, Gerd and Meyr, Heinrich},
  title =  {High-level Modelling and Exploration of Coarse-grained Re-configurable Architectures},
  booktitle =  DATE,
  key =    {Cha},
  year =   2008,
  address =  {Munich, Germany},
  month =  mar,
  pages =  {1334--39}
}

@InProceedings{RenaudinMar01,
  author =   {Marc Renaudin and Christian Piguet},
  title =  {Asynchronous and Locally Synchronous Low-Power {SOC}s},
  booktitle =  DATE,
  key =    {Ren},
  year =   2001,
  address =  {Munich, Germany},
  month =  mar,
  pages =  {490--91}
}

@InProceedings{CucheJan02,
  author =   {C\'edric Cuche and Christian Piguet and Vojin G. Oklobdzija},
  title =  {Design Flow and {CAD} Tools for Asynchronous Design of Sequential Library Cells},
  year =   2002,
  key =    {Cuc},
  booktitle =  {Proceedings of the ACiD-WG Workshop},
  address =  {Munich, Germany},
  month =  jan
}

@InProceedings{PiguetFeb01,
  author =   {Piguet, Christian},
  title =  {Design of Dynamic Asynchronous Flip-Flops and
                  Counters Based on Dynamic {STG}},
  year =   2001,
  key =    {Pig},
  booktitle =  {Proceedings of the ACiD-WG Workshop},
  address =  {Neuch\^atel, Switzerland},
  month =  feb
}

@InProceedings{PiguetSep01,
  author =   {Piguet, Christian and Volet, Patrick and Masgonty,
                  Jean-Marc and Rampogna, Flavio and Marchal, Pierre},
  title =  {Code Memory Compression with Online Decompression},
  booktitle =  {Proceedings of the 27th European Solid-State
                  Circuits Conference},
  key =    {Pig},
  year =   2001,
  address =  {Villach, Austria},
  month =  sep
}

@InProceedings{MasgontySep01,
  crossref =     "MasgontySep01rom",
}
@InProceedings{MasgontySep01rom,
  author =   {Jean-Marc Masgonty and Stefan Cserveny and Christian
                  Piguet},
  title =  {Low-Power {ROM} and {SRAM} Memories},
  booktitle =  {Proceedings of the International Workshop on Power
                  and Timing Modeling, Optimization and Simulation},
  key =    {Mas},
  year =   2001,
  address =  {Yverdon, Switzerland},
  month =  sep
}

@InProceedings{MasgontySep01b,
  crossref =     "MasgontySep01sc",
}
@InProceedings{MasgontySep01sc,
  author =   {Jean-Marc Masgonty and Stefan Cserveny and Claude
                  Arm and Pierre-David Pfister and Christian Piguet},
  title =  {Low-Power Low-Voltage Standard Library Cells with a
                  Limited Number of Cells},
  booktitle =  {Proceedings of the International Workshop on Power
                  and Timing Modeling, Optimization and Simulation},
  key =    {Mas},
  year =   2001,
  address =  {Yverdon, Switzerland},
  month =  sep
}

@InProceedings{MasgontyDec01,
  author =   {Jean-Marc Masgonty and Stefan Cserveny and Claude
                  Arm and Pierre-David Pfister and Marie-Claude
                  Pasquier and Christian Piguet},
  title =  {Low-Power Low-Voltage Standard Cell and Gate-Array
                  Libraries with a Limited Number of Cells},
  booktitle =  {Proceedings of IFIP International Conference on Very
                  Large Scale Integration},
  key =    {Mas},
  year =   2001,
  address =  {Montpellier, France},
  month =  dec
}


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% LAP End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% IENNE Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@InProceedings{WormJul06,
  key =    {Wor},
  author =   {Worm, Fr\'ed\'eric and Thiran, Patrick and Ienne,
                  Paolo},
  title =  {Designing Robust Checkers in the Presence of Massive
                  Timing Errors},
  booktitle =  IOLTS06,
  year =   2006,
  address =  {Lake of Como, Italy},
  month =  jul,
  TMPpages =   {},
  note =   {Submitted Paper},
  keywords =   {Robust Design},
  TMPinfoscience = {export}
}


@InProceedings{VermaJul06,
  key =    {Ver},
  author =   {Ajay K. Verma and Paolo Ienne},
  title =  {Towards the Automatic Exploration of Arithmetic
                  Circuit Architectures},
  booktitle =  DAC06,
  year =   2006,
  address =  {San Francisco, CA},
  month =  jul,
  TMPpages =   {},
  note =   {Submitted Paper},
  keywords =   {Arithmetic Optimizations},
  TMPinfoscience = {export}
}

@InCollection{Pozzi06,
  key =    "Poz",
  author =   "Pozzi, Laura and Ienne, Paolo",
  title =  "Automatic Instruction-Set Extensions",
  chapter =  7,
  pages =  "145--184",
  editor =   {Ienne, Paolo and Leupers, Rainer},
  booktitle =    {Customizable Embedded Processors},
  publisher =    {Morgan Kaufmann},
  address =      {San Mateo, CA},
  year =   2006,
  series =   {Systems on Silicon Series},
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@InCollection{Brisk06,
  key =    "Bri",
  author =   "Brisk, Philip and Sarrafzadeh, Majid",
  title =  "Resource Sharing During Datapath Generation and
                  Custom Instruction Set Synthesis",
  chapter =  10,
  pages =  "233--256",
  editor =   {Ienne, Paolo and Leupers, Rainer},
  booktitle =    {Customizable Embedded Processors},
  publisher =    {Morgan Kaufmann},
  address =      {San Mateo, CA},
  year =   2006,
  series =   {Systems on Silicon Series},
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@Book{Ienne06,
  editor =   {Ienne, Paolo and Leupers, Rainer},
  title =    {Customizable Embedded Processors},
  publisher =    {Morgan Kaufmann},
  address =      {San Mateo, CA},
  year =   2006,
  key =    {Ien},
  series =   {Systems on Silicon Series},
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@InProceedings{GrossschaedlMar06,
  author =   {Johann Gro{\ss}sch{\"a}dl and Stefan Tillich and
                  Paolo Ienne and Laura Pozzi and Ajay K. Verma},
  title =  {Combining Algorithm Exploration With Instruction Set
                  Design: A Study in Elliptic Curve Cryptography},
  booktitle =  DATE,
  key =    {Gro},
  year =   2006,
  address =  {Munich, Germany},
  month =  mar,
  pages =  {218--223},
  keywords =   {Instruction-Set Extensions; Cryptography},
  infoscience =  {export}
}

@InProceedings{BiswasMar06,
  author =   {Partha Biswas and Nikil Dutt and Paolo Ienne and
                  Laura Pozzi},
  title =  {Automatic Identification of Application-Specific
                  Functional Units with Architecturally Visible
                  Storage},
  booktitle =  DATE,
  key =    {Bis},
  year =   2006,
  month =  mar,
  pages =  {212--217},
  acceptance =   {\textbf{Best Paper Award Nominee}},
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}
% removed from above  address =  {Munich, Germany},

@InProceedings{HarmanciJan06aspdac,
  author =   {Harmanci, Derin and Pazos Escudero, Nuria and
                  Leblebici, Yusuf and Ienne, Paolo},
  title =  {A Predictable Communication Scheme for Flexible
                  Embedded Multiprocessors},
  booktitle =  ASPDAC,
  key =    {Har},
  year =   2006,
  address =  {Yokohama City, Japan},
  month =  jan,
  note =   {Rejected},
  keywords =   {Networks-on-Chip}
}

@InProceedings{BiswasJan06,
  author =   {Partha Biswas and Sudarshan Banerjee and Nikil Dutt
                  and Paolo Ienne and Laura Pozzi},
  title =  {Performance and Energy Benefits of Instruction Set
                  Extensions in an {FPGA} Soft Core},
  booktitle =  VLSI06,
  key =    {Bis},
  year =   2006,
  address =  {Hyderabad, India},
  month =  jan,
  pages =  {651--56},
  acceptance =   {\textbf{Best Paper Award Nominee}},
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@InProceedings{SimunicJun99,
  author = {Simunic, T. and Benini, L. and De Micheli, G.},
  title =  {Cycle-accurate simulation of energy consuption in embedded systems},
  booktitle = DAC99,
  year = 1999,
  month = jun,
  address = {New Orleans, LA},
  pages = {867--72}
}

@InProceedings{WanMay98,
  author = {Wan, M. and Ichikawa, Y. and Lidsky, D. and Rabaey, J.},
  title = {An energy conscious methodology for early design exploration of heterogeneous {DSP}s},
  booktitle = CICC,
  month = may,
  year = 1998,
  address = {Santa Clara, CA},
  pages = {111--17}
}

@InProceedings{YeJun00b,
  author = {Ye, W. and Vijaykrishnan, N. and Kandemir, M.T. and Irwin, M.J.},
  title = {The design and use of {SimplePower}: a cycle-accurate energy estimation tool},
  booktitle = DAC00,
  month = jun,
  year = 2000,
  address = {Los Angeles, CA},
  pages = {340--45}
}


@InProceedings{HarmanciJan06vlsi,
  author =   {Harmanci, Derin and Pazos Escudero, Nuria and
                  Leblebici, Yusuf and Ienne, Paolo},
  title =  {Message Latency Predictability in Communication
                  Schemes to Guarantee {Q}uality-of-{S}ervice in
                  {N}etworks-on-{C}hip},
  booktitle =  VLSI06,
  key =    {Har},
  year =   2006,
  address =  {Hyderabad, India},
  month =  jan,
  note =   {Rejected},
  keywords =   {Networks-on-Chip}
}

@InProceedings{ToprakSep05,
  key =    {Top},
  author =   {Zeynep Toprak and Yusuf Leblebici and Ajay K. Verma
                  and Paolo Ienne and Christof Paar},
  title =  {Design of Low-Power {DPA}-Resistant Cryptographic
                  Functional Units for Pervasive Computing},
  booktitle =  "Proceedings of the {CR}yptographic {A}dvances in
                  {S}ecure {H}ardware Workshop",
  year =   2005,
  address =  {Leuven, Belgium},
  month =  sep,
  TMPpages =   {},
  keywords =   {Instruction-Set Extensions; Cryptography},
  infoscience =  {export}
}

@InProceedings{GrossschaedlSep05,
  author =   {Johann Gro{\ss}sch{\"a}dl and Stefan Tillich and
                  Paolo Ienne and Laura Pozzi and Ajay K. Verma},
  title =  {When Instruction Set Extensions Change Algorithm
                  Design: A Study in Elliptic Curve Cryptography},
  booktitle =  WASP05,
  key =    {Gro},
  year =   2005,
  address =  {Jersey City, NJ},
  month =  sep,
  pages =  {2--9},
  acceptance =   {Acceptance rate 42\%},
  keywords =   {Instruction-Set Extensions; Cryptography},
  infoscience =  {export}
}

@Article{Biswas05tvlsi,
  author =   {Partha Biswas and Sudarshan Banerjee and Nikil Dutt
                  and Laura Pozzi and Paolo Ienne},
  title =  {{ISEGEN}: An Iterative-improvement-based {ISE}
                  Generation Technique for Fast Customization of
                  Processors},
  journal =  IEEETVLSI,
  year =   2005,
  key =    {Vul},
  TMPvolume =  {VLSI-xxx},
  TMPnumber =  {},
  TMPpages =   {},
  TMPmonth =   {},
  note =   {To appear},
  keywords =   {Instruction-Set Extensions},
  TMPinfoscience ={export}
}
@Article{BiswasMar07,
  author =   {Partha Biswas and Nikil Dutt
                  and Laura Pozzi and Paolo Ienne},
  title =  {Introduction of Architecturally Visible Storage in Instruction Set Extensions},
  journal =  IEEETCAD,
  volume =   26,
  number =   3,
  year =   2007,
  pages =  {435--46},
  key =    {Bis},
}

@inproceedings{PothineniJan07,
  author = {Nagaraju Pothineni and Anshul Kumar and Kolin Paul},
  title = {Application Specific Datapath Extension with Distributed {I/O} Functional Units},
  booktitle =VLSI07,
  year = {2007},
  month = jan,
  pages = {551--558},
  address = {Bangalore, India},
}

@InProceedings{YaldizSep05,
  author =   {Soner Yaldiz and Alper Demir and Serdar Tasiran and
                  Yusuf Leblebici and Paolo Ienne},
  title =  {Characterizing and Exploiting Task-Load Variability
                  and Correlation for Energy Management in Multi-Core
                  Systems},
  booktitle =  ESTIMEDIA05,
  key =    {Yal},
  year =   2005,
  address =  {Jersey City, NJ},
  month =  sep,
  pages =  {129--40},
  acceptance =   {Acceptance rate 38\%},
  keywords =   {Embedded Multiprocessors},
  infoscience =  {export}
}

@InProceedings{PozziSep05,
  author =   {Pozzi, Laura and Ienne, Paolo},
  title =  {Exploiting Pipelining to Relax Register-File Port
                  Constraints of Instruction-Set Extensions},
  booktitle =  CASES,
  key =    {Poz},
  year =   2005,
  address =  {San Francisco, CA},
  month =  sep,
  pages =  {2--10},
  acceptance =   {Acceptance rate 31\%},
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@InProceedings{HarmanciOct05,
  author =   {Harmanci, Derin and Pazos Escudero, Nuria and
                  Leblebici, Yusuf and Ienne, Paolo},
  title =  {Characterization of Communication Schemes to
                  Guarantee {Q}uality-of-{S}ervice in
                  {N}etworks-on-{C}hip},
  booktitle =  ICCD,
  key =    {Har},
  year =   2005,
  address =  {San Jose, CA},
  month =  oct,
  note =   {Rejected},
  keywords =   {Networks-on-Chip}
}

@Article{Worm05tcomp,
  author =   {Worm, Fr\'ed\'eric and Thiran, Patrick and Ienne,
                  Paolo},
  title =  {Hard and Soft Self-Synchronising Encodings Robust to
                  Timing and Additive Errors},
  journal =  IEEETC,
  year =   2005,
  key =    {Wor},
  TMPvolume =  {C-xxx},
  TMPnumber =  {},
  TMPpages =   {},
  TMPmonth =   {},
  note =   {Submitted paper},
  keywords =     {Robust Design}
}

@InProceedings{YaldizSep05emsoft,
  author =   {Soner Yaldiz and Alper Demir and Serdar Tasiran and
                  Yusuf Leblebici and Paolo Ienne},
  title =  {Characterizing and Exploiting Task-Load Variability
                  and Correlation for Energy Management in Multi-Core
                  Systems},
  booktitle =  EMSOFT05,
  key =    {Yal},
  year =   2005,
  address =  {Jersey City, NJ},
  month =  sep,
  note =   {Rejected},
  keywords =   {Embedded Multiprocessors}
}

@InProceedings{BiswasSep05,
  author =   {Partha Biswas and Laura Pozzi and Paolo Ienne and
                  Sudarshan Banerjee and Nikil Dutt},
  title =  {Performance and Energy Benefits of Interface-aware
                  Processor Customization using {ISE}s},
  booktitle =  CODESISSS,
  key =    {Bis},
  year =   2005,
  address =  {Jersey City, NJ},
  month =  sep,
  note =   {Rejected},
  keywords =   {Instruction-Set Extensions}
}

@InProceedings{DubachSep05,
  author =   {Christophe Dubach and Miljan Vuleti\'c and Laura
                  Pozzi and Paolo Ienne},
  title =  {Enabling Unrestricted Automated Synthesis of
                  Portable Hardware Accelerators for Virtual Machines},
  booktitle =  CODESISSS,
  key =    {Dub},
  year =   2005,
  address =  {Jersey City, NJ},
  month =  sep,
  pages =  {243--48},
  acceptance =   {Acceptance rate 25\%},
  keywords =   {Reconfigurable Computing},
  infoscience =  {export}
}

@InProceedings{DubachJun05,
  key =    {Dub},
  author =   {Christophe Dubach and Miljan Vuleti\'c and Alok
                  Menghrajani and Laura Pozzi and Paolo Ienne},
  title =  {Portable Hardware Accelerators for {J}ava {V}irtual
                  {M}achines},
  booktitle =  {Proceedings of the First {ACM}/{USENIX} Conference
                  on Virtual Execution Environments},
  address =  {Chicago, IL},
  month =  jun,
  year =   2005,
  TMPpages =   {},
  note =   {Rejected},
  keywords =     {Reconfigurable Computing}
}

@InProceedings{TschoppApr05,
  author =   {Tschopp, Dominique and Gabrani, Maria and Ienne,
                  Paolo},
  title =  {Evaluating Dependability Options when Designing
                  Future {S}ystems-on-{C}hip},
  booktitle =  {Proceedings of the 10th {IEEE} Workshop on
                  Dependable Parallel, Distributed and Network-Centric
                  Systems},
  key =    {Tsc},
  TMPpages =   {},
  year =   2005,
  address =  {Denver, CO},
  month =  apr,
  keywords =     {Robust Design},
  infoscience =  {export}
}

@InProceedings{HarmanciJun05,
  key =    {Har},
  author =   {Harmanci, Derin and Pazos Escudero, Nuria and
                  Leblebici, Yusuf and Ienne, Paolo},
  title =  {Characterization of Communication Schemes to
                  Guarantee {Q}uality-of-{S}ervice in
                  {N}etworks-on-{C}hip},
  booktitle =  DAC05,
  year =   2005,
  address =  {Anaheim, CA},
  month =  jun,
  TMPpages =   {},
  note =   {Rejected},
  keywords =   {Networks-on-Chip}
}

@InProceedings{BiswasJun05,
  key =    {Bis},
  author =   {Partha Biswas and Laura Pozzi and Paolo Ienne and
                  Sudarshan Banerjee and Nikil Dutt},
  title =  {An Integrated Framework for Accelerating
                  Applications using Instruction Set Extensions},
  booktitle =  DAC05,
  year =   2005,
  address =  {Anaheim, CA},
  month =  jun,
  TMPpages =   {},
  note =   {Rejected},
  keywords =   {Instruction-Set Extensions}
}

@InProceedings{DemirJun05,
  key =    {Dem},
  author =   {Alper Demir and Tayfun Elmas and Serdar Tasiran and
                  Paolo Ienne and Yusuf Leblebici},
  title =  {Characterizing and Exploiting Task­Load Variability
                  and Correlation for Energy Management},
  booktitle =  DAC05,
  year =   2005,
  address =  {Anaheim, CA},
  month =  jun,
  TMPpages =   {},
  note =   {Rejected},
  keywords =   {Embedded Multiprocessors}
}

@Article{Vuletic05tvlsi,
  author =   {Miljan Vuleti\'c and Laura Pozzi and Paolo Ienne},
  title =  {Virtual Memory Window for Application-Specific
                  Reconfigurable Coprocessors},
  journal =  IEEETVLSI,
  year =   2005,
  key =    {Vul},
  TMPvolume =  {VLSI-xxx},
  TMPnumber =  {},
  TMPpages =   {},
  TMPmonth =   {},
  note =   {Under revision},
  keywords =     {Reconfigurable Computing}
}

@Article{Verma05tcad,
  author =   {Verma, Ajay K. and Ienne, Paolo},
  title =  {Improved Use of the Carry-Save Representation for
                  the Synthesis of Complex Arithmetic Circuits},
  journal =  IEEETCAD,
  year =   2006,
  key =    {Ver},
  TMPvolume =  {CAD-xxx},
  TMPnumber =  {},
  TMPpages =   {},
  TMPmonth =   {},
  note =   {Submitted paper},
  keywords =     {Arithmetic Optimizations}
}

@Article{VuleticMar05,
  author =   {Miljan Vuleti\'c and Laura Pozzi and Paolo Ienne},
  title =  {Seamless Hardware-Software Integration in
                  Reconfigurable Computing Systems},
  journal =  IEEEDTC,
  year =   2005,
  key =    {Vul},
  volume =   22,
  number =   2,
  month =  mar # "--" # apr,
  pages =  {102--13},
  keywords =     {Reconfigurable Computing},
  infoscience =  {export}
}

@InProceedings{HarmanciMay05,
  key =    {Har},
  author =   {Harmanci, Mehmet Derin and Pazos Escudero, Nuria and
                  Leblebici, Yusuf and Ienne, Paolo},
  title =  {Quantitative Modelling and Comparison of
                  Communication Schemes to Guarantee
                  {Q}uality-of-{S}ervice in {N}etworks-on-{C}hip},
  booktitle =  ISCAS05,
  year =   2005,
  address =  {Kobe, Japan},
  month =  may,
  pages =  {1782--85},
  keywords =   {Networks-on-Chip},
  infoscience =  {export}
}

@InProceedings{WormMay05,
  key =    {Wor},
  author =   {Worm, Fr\'ed\'eric and Thiran, Patrick and De
                  Micheli, Giovanni and Ienne, Paolo},
  title =  {Self-Calibrating {N}etworks-On-{C}hip},
  booktitle =  ISCAS05,
  year =   2005,
  address =  {Kobe, Japan},
  month =  may,
  pages =  {2361--64},
  keywords =     {Robust Design},
  infoscience =  {export}
}

@InProceedings{WormMar05,
  key =    {Wor},
  author =   {Worm, Fr\'ed\'eric and Thiran, Patrick and Ienne,
                  Paolo},
  title =  {A Unified Coding Framework for Delay-Insensitivity},
  booktitle =  ASYNC05,
  year =   2005,
  address =  {New York},
  month =  mar,
  pages =  {201--11},
  acceptance =   {Acceptance rate 33\%},
  keywords =     {Robust Design},
  infoscience =  {export}
}

@InProceedings{BiswasMar05,
  author =   {Partha Biswas and Sudarshan Banerjee and Nikil Dutt
                  and Laura Pozzi and Paolo Ienne},
  title =  {{ISEGEN}: Generation of High-Quality Instruction Set
                  Extensions by Iterative Improvement},
  booktitle =  DATE,
  key =    {Bis},
  year =   2005,
  address =  {Munich, Germany},
  month =  mar,
  pages =  {1246--51},
  acceptance =   {Acceptance rate 25\%},
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@TechReport{BiswasSep04tr,
  author =   {Partha Biswas and Sudarshan Banerjee and Nikil Dutt
                  and Laura Pozzi and Paolo Ienne},
  title =  {{ISEGEN}: Adapting {K}erninghan-{L}in {M}in-{C}ut
                  Heuristic for Generation of Instruction Set
                  Extensions},
  institution =  {University of California Irvine, Center for Embedded
                  Computing Systems (CECS)},
  year =   2004,
  key =    {Bis},
  type =   {Technical Report},
  number =   {CECS-TR-04-21},
  address =  {Irvine, CA},
  month =  sep,
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@InProceedings{BiswasSep04,
  author =   {Partha Biswas and Sudarshan Banerjee and Nikil Dutt
                  and Laura Pozzi and Paolo Ienne},
  title =  {Fast Automated Generation of High-Quality
                  Instruction Set Extensions for Processor
                  Customization},
  booktitle =  WASP04,
  key =    {Bis},
  year =   2004,
  address =  {Stockholm, Sweden},
  month =  sep,
  pages =  {61--68},
  acceptance =   {Acceptance rate 32\%},
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@TechReport{WormSep04,
  key =    {Worm},
  author =   {Worm, Fr\'ed\'eric and Ienne, Paolo and Thiran,
                  Patrick},
  title =  {Undetection Error Probability of Linear and
                  Alternating-Phase Codes over a Timing Error Channel},
  type =   {Technical Report},
  institution =  {Swiss Federal Institute of Technology Lausanne
                  (EPFL), School of Computer and Communication
                  Sciences (I\&C)},
  number =   "IC/2004/066",
  month =  sep,
  year =   2004,
  address =  {Lausanne, Switzerland},
  keywords =     {Robust Design},
  infoscience =  {export}
}

@TechReport{KluterMay04a,
  key =    "Klu",
  author =   "Kluter, Theo J. H.",
  title =  "{LCD} Keyboard Mouse Coprocessor for the {URLAP}",
  institution =  {Swiss Federal Institute of Technology Lausanne
                  (EPFL), Processor Architecture Laboratory (LAP)},
  month =  may,
  year =   2004,
  address =  "Lausanne, Switzerland"
}

@TechReport{KluterMay04b,
  key =    "Klu",
  author =   "Kluter, Theo J. H.",
  title =  "{JTAG} in the {URLAP}",
  institution =  {Swiss Federal Institute of Technology Lausanne
                  (EPFL), Processor Architecture Laboratory (LAP)},
  month =  may,
  year =   2004,
  address =  "Lausanne, Switzerland"
}

@TechReport{KluterMay04c,
  key =    "Klu",
  author =   "Kluter, Theo J. H.",
  title =  "Profiling Coprocessor",
  institution =  {Swiss Federal Institute of Technology Lausanne
                  (EPFL), Processor Architecture Laboratory (LAP)},
  month =  may,
  year =   2004,
  address =  "Lausanne, Switzerland"
}

@InProceedings{PazosSep04,
  author =   {Pazos, Nuria and Maxiaguine, Alexander and Ienne,
                  Paolo and Leblebici, Yusuf},
  title =  {Parallel Modelling Paradigm in Multimedia
                  Applications: Mapping and Scheduling onto a
                  Multi-Processor System-on-Chip Platform},
  booktitle =  GSPX,
  key =    {Paz},
  year =   2004,
  address =  {Santa Clara, CA},
  TMPpages =   {},
  month =  sep,
  keywords =   {Embedded Multiprocessors},
  infoscience =  {export}
}

@InProceedings{HarmanciNov04bis,
  crossref =     "HarmanciNov04",
 }
@InProceedings{HarmanciNov04,
  author =   {Harmanci, Derin and Pazos, Nuria and Ienne, Paolo
                  and Leblebici, Yusuf},
  title =  {Providing {QoS} to Connection-less Packet-switched
                  {NoC} by Implementing {DiffServ} Functionalities},
  booktitle =  SOC,
  key =    {Har},
  year =   2004,
  address =  {Tampere, Finland},
  pages =  {37--40},
  month =  nov,
  keywords =   {Networks-on-Chip},
  infoscience =  {export}
}

@InProceedings{VuleticSep04,
  author =   {Miljan Vuleti\'c and Laura Pozzi and Paolo Ienne},
  title =  {Programming Transparency and Portable Hardware
                  Interfacing: Towards General-Purpose Reconfigurable
                  Computing},
  booktitle =  ASAP04,
  key =    {Vul},
  year =   2004,
  address =  {Galveston, TX},
  month =  sep,
  pages =  {339--51},
  acceptance =   {Acceptance rate 54\%},
  keywords =     {Reconfigurable Computing},
  infoscience =  {export}
}

@InProceedings{WormNov04,
  key =    {Worm},
  author =   {Worm, Fr\'ed\'eric and Ienne, Paolo and Thiran,
                  Patrick},
  title =  {Soft Self-Synchronising Codes for Self-Calibrating
                  Communication},
  booktitle =  ICCAD,
  year =   2004,
  address =  {San Jose, CA},
  month =  nov,
  pages =  {440--47},
  acceptance =   {Acceptance rate 23\%},
  keywords =     {Robust Design},
  infoscience =  {export}
}

@InProceedings{VermaNov04,
  key =    {Ver},
  author =   {Ajay K. Verma and Paolo Ienne},
  title =  {Improved Use of the Carry-Save Representation for
                  the Synthesis of Complex Arithmetic Circuits},
  booktitle =  ICCAD,
  year =   2004,
  address =  {San Jose, CA},
  month =  nov,
  pages =  {791--98},
  acceptance =   {Acceptance rate 23\%},
  keywords =     {Arithmetic Optimizations},
  infoscience =  {export}
}

@InProceedings{DemirNov04,
  key =    {Dem},
  author =   {Alper Demir and Tayfun Elmas and Serdar Tasiran and
                  Paolo Ienne and Yusuf Leblebici and Nuria Pazos and
                  Zeynep Toprak},
  title =  {Energy Management for Soft Real-Time Systems with
                  Stochastic Application Modeling},
  booktitle =  ICCAD,
  year =   2004,
  address =  {San Jose, CA},
  month =  nov,
  TMPpages =   {},
  note =   {Rejected},
  keywords =   {Embedded Multiprocessors}
}

@InProceedings{JainSep04,
  author =   {Diviya Jain and Anshul Kumar and Laura Pozzi and
                  Paolo Ienne},
  title =  {Automatically Customising {VLIW} Architectures with
                  Coarse Grained Application-specific Functional
                  Units},
  booktitle =  SCOPES04,
  key =    {Jai},
  year =   2004,
  address =  {Amsterdam, Netherlands},
  month =  sep,
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@InProceedings{ToprakSep04,
  key =    {Top},
  author =   {Zeynep Toprak and Paolo Ienne and Christof Paar and
                  Yusuf Leblebici},
  title =  {Design of Low-Power {DPA}-Resistant Cryptographic
                  Functional Units for Pervasive Computing},
  booktitle =  PATMOS04,
  year =   2004,
  address =  {Santorini, Greece},
  month =  sep,
  TMPpages =   {},
  note =   {Rejected paper},
  keywords =   {Instruction-Set Extensions; Cryptography}
}

@InProceedings{EpalzaSep04pact,
  author =   {Marc Epalza and Paolo Ienne and Daniel Mlynek},
  title =  {Adding Limited Reconfigurability to Superscalar
                  Processors},
  booktitle =  PACT04,
  key =    {Epa},
  year =   2004,
  address =  {Antibes Juan-les-Pins, France},
  month =  sep,
  pages =  {53--62},
  acceptance =   {Acceptance rate 19\%},
  keywords =     {Reconfigurable Computing},
  infoscience =  {export}
}

@InProceedings{VuleticAug04,
  key =    {Vul},
  author =   {Miljan Vuleti\'c and Laura Pozzi and Paolo Ienne},
  title =  {Dynamic Prefetching in the Virtual Memory Window of
                  Portable Reconfigurable Coprocessors},
  booktitle =  FPL04,
  year =   2004,
  address =  {Antwerp, Belgium},
  month =  aug,
  pages =  {596--605},
  acceptance =   {Acceptance rate 27\%},
  keywords =     {Reconfigurable Computing},
  infoscience =  {export}
}

@InProceedings{EpalzaSep04,
  author =   {Marc Epalza and Paolo Ienne and Daniel Mlynek},
  title =  {Dynamic Reallocation of Functional Units in
                  Superscalar Processors},
  booktitle =  ACSAC04,
  key =    {Epa},
  year =   2004,
  address =  {Beijing, China},
  month =  sep,
  pages =  {185--98},
  acceptance =   {Acceptance rate 29\%},
  keywords =     {Reconfigurable Computing},
  infoscience =  {export}
}

@InProceedings{VuleticApr04,
  key =    {Vul},
  author =   {Miljan Vuleti\'c and Laura Pozzi and Paolo Ienne},
  title =  {Virtual Memory Window for a Portable Reconfigurable
                  Cryptography Coprocessor},
  booktitle =  FCCM04,
  year =   2004,
  address =  {Napa Valley, CA},
  month =  apr,
  pages =  {24--33},
  keywords =     {Reconfigurable Computing},
  infoscience =  {export}
}

@InProceedings{IenneJun04crypto,
  key =    {Ien},
  author =   {Paolo Ienne and Yusuf Leblebici and Zeynep Toprak
                  and Laura Pozzi and Christof Paar and Kerstin Lemke
                  and Kai Schramm},
  title =  {Towards a Unified Methodology to Design and
                  Implement {DPA}-Resistant Cryptographic
                  Instruction-Set Extensions},
  booktitle =  DAC04,
  year =   2004,
  address =  {San Diego, CA},
  month =  jun,
  TMPpages =   {},
  note =   {Rejected},
  keywords =   {Instruction-Set Extensions; Cryptography}
}

@InProceedings{VuleticJun04,
  key =    {Vul},
  author =   {Miljan Vuleti\'c and Laura Pozzi and Paolo Ienne},
  title =  {Virtual Memory Window for Application-Specific
                  Reconfigurable Coprocessors},
  booktitle =  DAC04,
  year =   2004,
  address =  {San Diego, CA},
  month =  jun,
  pages =  {948--53},
  acceptance =   {Acceptance rate 21\%},
  keywords =     {Reconfigurable Computing},
  infoscience =  {export}
}

@InProceedings{AtasuJun04,
  key =    {Ata},
  author =   {Kubilay Atasu and Vinay Choudhary and Paolo Ienne},
  title =  {Automatic Identification of Instruction-Set
                  Extensions from Very Large Dataflow Graphs},
  Booktitle =  DAC04,
  year =   2004,
  address =  {San Diego, CA},
  month =  jun,
  TMPpages =   {},
  note =   {Rejected},
  keywords =   {Instruction-Set Extensions}
}

@InProceedings{BiswasJun04,
  key =    {Bis},
  author =   {Partha Biswas and Vinay Choudhary and Kubilay Atasu
                  and Laura Pozzi and Paolo Ienne and Nikil Dutt},
  title =  {Introduction of Local Memory Elements in Instruction
                  Set Extensions},
  booktitle =  DAC04,
  year =   2004,
  address =  {San Diego, CA},
  month =  jun,
  pages =  {729--34},
  acceptance =   {Acceptance rate 21\%},
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@InProceedings{IenneJun04arithopt,
  key =    {Ien},
  author =   {Paolo Ienne and Ajay K. Verma},
  title =  {Improved Use of the Carry-Save Representation for
                  the Synthesis of Complex Arithmetic Circuits},
  booktitle =  DAC04,
  year =   2004,
  address =  {San Diego, CA},
  month =  jun,
  TMPpages =   {},
  note =   {Rejected},
  keywords =     {Arithmetic Optimizations}
}

@InProceedings{EpalzaJun04,
  author =   {Marc Epalza and Paolo Ienne and Daniel Mlynek},
  title =  {Dynamic Reallocation of Functional Units in
                  Superscalar Processors},
  booktitle =  ISCA04,
  key =    {Epa},
  year =   2004,
  address =  {Munich, Germany},
  month =  jun,
  acceptance =   {Rejected},
  keywords =     {Reconfigurable Computing}
}

@InProceedings{VuleticApr04raw,
  author =   {Miljan Vuleti\'c and Ludovic Righetti and Laura
                  Pozzi and Paolo Ienne},
  title =  {Hardware and Software Support for Interface
                  Virtualisation of Reconfigurable Coprocessors},
  booktitle =  RAW04,
  key =    {Vul},
  year =   2004,
  address =  {Santa Fe, NM},
  month =  apr,
  note =   {Rejected},
  keywords =     {Reconfigurable Computing}
}

@InProceedings{BiswasDec03,
  author =   {Partha Biswas and Laura Pozzi and Paolo Ienne and
                  Nikil Dutt},
  title =  {Beyond Basic-Block Generation of Instruction Set
                  Extensions},
  booktitle =  WASP03,
  key =    {Bis},
  year =   2003,
  address =  {San Diego, CA},
  month =  dec,
  note =   {Rejected},
  keywords =   {Instruction-Set Extensions}
}

@InProceedings{JainDec03,
  author =   {Diviya Jain and Anshul Kumar and Laura Pozzi and
                  Paolo Ienne},
  title =  {Customising {VLIW} Architectures with Coarse Grained
                  Application Specific Functional Units},
  booktitle =  WASP03,
  key =    {Jai},
  year =   2003,
  address =  {San Diego, CA},
  month =  dec,
  note =   {Rejected},
  keywords =   {Instruction-Set Extensions}
}

@article{LeeMar00,
 author = {Ming-Hau Lee and Hartej Singh and Guangming Lu and Nader
                  Bagherzadeh and Fadi J. Kurdahi and Eliseu
                  M. C. Filho and Vladimir Castro Alves},
 title = {Design and Implementation of the {MorphoSys} Reconfigurable
                  Computing Processor},
 journal = VLSISPS,
 volume = {24},
 number = {2--3},
 year = {2000},
 month = mar,
 issn = {0922-5773},
 pages = {147--164},
 publisher = {Kluwer Academic Publishers},
 address = {Hingham, MA, USA},
}


@InProceedings{VuleticDec03,
  author =   {Miljan Vuleti\'c and Ludovic Righetti and Laura
                  Pozzi and Paolo Ienne},
  title =  {Operating System Support for Interface
                  Virtualisation of Reconfigurable Coprocessors},
  booktitle =  WASP03,
  key =    {Vul},
  year =   2003,
  address =  {San Diego, CA},
  month =  dec,
  acceptance =   {Acceptance rate 27\%},
  keywords =     {Reconfigurable Computing},
  infoscience =  {export}
}

@InProceedings{IenneDec03,
  author =   {Ienne, Paolo and Verma, Ajay K.},
  title =  {Efficient Synthesis of Arithmetic Functional Units
                  for Specialised Embedded Processors},
  booktitle =  WASP03,
  key =    {Ien},
  year =   2003,
  address =  {San Diego, CA},
  month =  dec,
  note =   {Rejected},
  keywords =     {Arithmetic Optimizations}
}

@InProceedings{IenneJan04,
  author =   {Ienne, Paolo and Verma, Ajay K.},
  title =  {Arithmetic Transformations to Maximise the Use of
                  Compressor Trees},
  booktitle =  {Proceedings of the {IEEE} International Workshop on
                  Electronic Design, Test and Applications ({DELTA})},
  key =    {Ien},
  year =   2004,
  address =  {Perth, Australia},
  month =  jan,
  TMPpages =   {219--24},
  keywords =     {Arithmetic Optimizations},
  infoscience =  {export}
}

@InProceedings{BonziniOct06,
  author =       {Bonzini, Paolo and Pozzi, Laura},
  title =        {Code Transformation Strategies for Extensible Embedded
                  Processors},
  booktitle =    CASES,
  year =         2006,
  pages =  {242--52},
  address =      {Seoul, South Korea},
  month =        oct,
}
@article{AnsaloniDec12,
  author    = {Giovanni Ansaloni and Kazuyuki Tanimura and Laura Pozzi
                  and Nikil Dutt},
  title     = {Integrated Kernel Partitioning and Scheduling for Coarse-Grained
               Reconfigurable Arrays},
  journal   = IEEETCAD,
  volume    = {31},
  number    = {12},
  year      = {2012},
  pages     = {1803-1816}
}

@InProceedings{AnsaloniJun08,
  author =       {Giovanni Ansaloni and Paolo Bonzini and Laura Pozzi},
  title =        {Design and Architectural Exploration of Expression-Grained Reconfigurable Arrays},
  booktitle =    SASP08,
  year =         2008,
  pages =  {26--33},
  address =      {Anaheim, CA},
  month =        jun,
}

@InProceedings{BonziniOct08b,
  author =       {Bonzini, Paolo and Ansaloni, Giovanni and Pozzi, Laura},
  title =        {Compiling Custom Instructions onto
                  Expression-Grained Reconfigurable Architectures},
  booktitle =    CASES,
  year =         2008,
  pages =  {51--60},
  address =      {Atlanta, GA},
  month =        oct,
}

@inproceedings{AnsaloniApr09,
  author =       {Giovanni Ansaloni and Paolo Bonzini and Laura Pozzi},
  title =  {Heterogeneous Coarse-Grained Processing Elements: 
      a Template Architecture for Embedded Processing Acceleration},
  booktitle =  DATE,
  year =   2009,
  pages =  {542--547},
  month =  mar,
  address =      {Nice, France}
}


@Misc{Scholar,
  key =          "Scholar",
  title =        {Google {S}cholar, http://scholar.google.com/},
  url = {http://scholar.google.com/},
  note =         {},
  year =         {}
}

@article{BonziniOct08,
  author =       {Bonzini, Paolo and Pozzi, Laura},
  title =        {Recurrence-Aware Instruction Set Selection for 
                  Extensible Embedded Processors},
  journal =      IEEETVLSI,
  year =         2008,
  volume =       {16},
  number =       {10},
  pages =        {1063-8210},
  month =        oct,
}

@InProceedings{BonziniApr07,
  author =       {Bonzini, Paolo and Pozzi, Laura},
  title  =       "Polynomial-Time Subgraph Enumeration for Automated Instruction Set Extension",
  booktitle =  DATE,
  year =   2007,
  month =  apr,
  pages =  {1331--36},
  address =      {Nice, France},
}

@techreport{BonziniDec06,
  author =       {Bonzini, Paolo and Pozzi, Laura},
  title  =       "Polynomial-Time Subgraph Enumeration for Automated Instruction Set Extension",
  institution =  {University of {L}ugano},
  year =   2006,
  month =  dec,
  number =       "2006/07",
  address =      {Lugano, Switzerland},
  url =          {http://www.inf.usi.ch/file/pub/15/bonzini-pozzi-2006-07.pdf}
}

@techreport{BonziniDec08,
  author = {Paolo Bonzini and Laura Pozzi},
  title = {On the Complexity of Enumeration and Scheduling for Extensible Embedded Processors},
  institution = {University of {L}ugano},
  number = {2008/07},
  year = 2008,
  month = dec,
  address =      {Lugano, Switzerland},
  url =          {http://www.inf.usi.ch/file/pub/46/bonzini-pozzi-2008-07.pdf}
}

@inproceedings{LanuzzaJul07,
  title={{MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing}},
  author={Lanuzza, M. and Perri, S. and Corsonello, P.},
  booktitle =    SAMOS07,
  year =         2007,
  pages={159--168},
  address =      {Samos, Greece},
  month =        jul,
}

@InProceedings{BonziniJul07a,
  author =       {Bonzini, Paolo and Harmanci, Dilek and Pozzi, Laura},
  title =        {A Study of Energy Saving in Customizable Processors},
  booktitle =    SAMOS07,
  year =         2007,
  pages =  {304--12},
  address =      {Samos, Greece},
  month =        jul,
}

@InProceedings{BonziniJul07b,
  author =       {Bonzini, Paolo and Pozzi, Laura},
  title =        {A Retargetable Framework for Automated Discovery of
                  Custom Instructions},
  booktitle =    ASAP07,
  year =         2007,
  pages =  {334--41},
  address =      {Montr\'{e}al, Canada},
  month =        jul,
}

@Article{PozziJul06,
  author =   {Laura Pozzi and Kubilay Atasu and Paolo Ienne},
  title =  {Exact and Approximate Algorithms for the Extension
                  of Embedded Processor Instruction Sets},
  journal =  IEEETCAD,
  year =   2006,
  key =    {Poz},
  volume =   {25},
  number =   {7},
  pages =  {1209--29},
  month =  jul,
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@Article{Worm04tvlsi,
  crossref =   "WormJan05",
}
@Article{WormOct04,
  crossref =   "WormJan05",
}
@Article{WormJan05,
  author =   {Worm, Fr\'ed\'eric and Ienne, Paolo and Thiran,
                  Patrick and De Micheli, Giovanni},
  title =  {A Robust Self-calibrating Transmission Scheme for
                  On-chip Networks},
  journal =  IEEETVLSI,
  year =   2005,
  key =    {Wor},
  volume =   {VLSI-13},
  number =   1,
  pages =  {126--39},
  month =  jan,
  keywords =     {Robust Design},
  infoscience =  {export}
}

@InProceedings{VuleticMar04,
  crossref =   "VuleticFeb04",
}
@InProceedings{VuleticFeb04,
  author =   {Vuleti\'c, Miljan and Righetti, Ludovic and Pozzi,
                  Laura and Ienne, Paolo},
  title =  {Operating System Support for Interface
                  Virtualisation of Reconfigurable Coprocessors},
  booktitle =  DATEr,
  key =    {Vul},
  year =   2004,
  address =  {Paris, France},
  month =  feb,
  pages =  {748--49},
  acceptance =   {Acceptance rate 33\%},
  keywords =     {Reconfigurable Computing},
  infoscience =  {export}
}

@InProceedings{AtasuMar04,
  author =   {Kubilay Atasu and Vinay Choudhary and Paolo Ienne},
  title =  {Automatic Identification of Instruction-Set
                  Extensions from Very Large Dataflow Graphs},
  booktitle =  DATE,
  key =    {Ata},
  year =   2004,
  address =  {Paris, France},
  month =  mar,
  TMPpages =   {},
  note =   {Rejected},
  keywords =   {Instruction-Set Extensions}
}

@Article{AtasuDec03,
  author =   {Kubilay Atasu and Laura Pozzi and Paolo Ienne},
  title =  {Automatic Application-Specific Instruction-Set
                  Extensions under Microarchitectural Constraints},
  journal =  {International Journal of Parallel Programming},
  year =   2003,
  key =    {Ata},
  volume =   31,
  number =   6,
  pages =  {411--28},
  month =  dec,
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@Article{WormJan04,
  crossref =   "WormNov04dtc",
}
@Article{WormNov04dtc,
  author =   {Worm, Fr\'ed\'eric and Ienne, Paolo and Thiran,
                  Patrick and De Micheli, Giovanni},
  title =  {On-Chip Self-Calibrating Communication Techniques
                  Robust to Electrical Parameter Variations},
  journal =  IEEEDTC,
  year =   2004,
  key =    {Wor},
  volume =   21,
  number =   6,
  month =  nov # "--" # dec,
  pages =  {524--35},
  keywords =     {Robust Design},
  infoscience =  {export}
}

@InProceedings{VuleticOct03,
  author =   {Vuleti\'c, Miljan and Righetti, Ludovic and Pozzi,
                  Laura and Ienne, Paolo},
  title =  {Portable Reconfigurable Coprocessors through
                  Interface Virtualization},
  booktitle =  CASES,
  key =    {Vul},
  year =   2003,
  address =  {San Jose, CA},
  month =  oct,
  note =   {Rejected},
  keywords =     {Reconfigurable Computing}
}

@InProceedings{VuleticNov03,
  author =   {Vuleti\'c, Miljan and Righetti, Ludovic and Pozzi,
                  Laura and Ienne, Paolo},
  title =  {Virtual Interface Management for Reconfigurable
                  Coprocessors},
  booktitle =  {Proceedings of the International Symposium on
                  System-on-Chip},
  key =    {Vul},
  year =   2003,
  address =  {Tampere, Finland},
  month =  nov,
  note =   {Rejected},
  keywords =     {Reconfigurable Computing}
}

@InProceedings{MartinaNov03,
  author =   {Maurizio Martina and Laura Pozzi and Paolo Ienne},
  title =  {Saving Energy in Embedded Processors through
                  Application-Specific Instruction-Set Extensions},
  booktitle =  ICCAD,
  key =    {Mar},
  year =   2003,
  address =  {San Jose, CA},
  month =  nov,
  note =   {Rejected},
  keywords =   {Instruction-Set Extensions}
}

@InProceedings{JainOct03,
  author =   {Diviya Jain and Bhuvan Middha and Anshul Kumar and
                  M. Balakrishnan and Laura Pozzi and Paolo Ienne},
  title =  {Automatic Instruction-Set Extension and Validation
                  for {VLIW} {ASIP}s},
  booktitle =  CODESISSS,
  key =    {Jai},
  year =   2003,
  address =  {Newport Beach, CA},
  month =  oct,
  note =   {Rejected},
  keywords =   {Instruction-Set Extensions}
}

@InProceedings{PeymandoustJun03,
  author =   {Armita Peymandoust and Laura Pozzi and Paolo Ienne
                  and De Micheli, Giovanni},
  title =  {Automatic Instruction Set Extension and Utilization
                  for Embedded Processors},
  booktitle =  ASAP03,
  key =    {Pey},
  year =   2003,
  address =  {The Hague, The Netherlands},
  month =  jun,
  pages =  {103--14},
  acceptance =   {Acceptance rate 36\%},
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@InProceedings{AtasuJun03,
  author =   {Kubilay Atasu and Laura Pozzi and Paolo Ienne},
  title =  {Automatic Application-Specific Instruction-Set
                  Extensions under Microarchitectural Constraints},
  booktitle =  DAC03,
  key =    {Ata},
  year =   2003,
  address =  {Anaheim, CA},
  month =  jun,
  pages =  {256--261},
  acceptance =   {Acceptance rate 24\%. \textbf{Best Paper Award}},
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@Misc{RuppOct03,
  author = {Charle' R. Rupp},
  title = {Multi-scale {P}rogrammable {A}rray},
  howpublished = {{U.S.} {P}atent 6633181},
  year = 2003,
  month = oct,
  organization = "Stretch, Inc."
}

@InProceedings{VermaOct07,
  key =                {Ver},
  author =     {Ajay K. Verma and Philip Brisk and Paolo Ienne},
  title =      {Rethinking Custom {ISE} Identification:
                  A New Processor-Agnostic Method},
  booktitle =  CASES,
  year =       2007,
  address =    {Salzburg, Austria},
  month =      oct,
  pages =      {125--134},
}
@inproceedings{LiOct09,
  author    = {Tao Li and
               Zhigang Sun and
               Wu Jigang and
               Xicheng Lu},
  title     = {Fast enumeration of maximal valid subgraphs for
                  custom-instruction identification},
  booktitle = CASES,
  year      = {2009},
  pages     = {29-36},
  ee        = {http://doi.acm.org/10.1145/1629395.1629402},
}

@InProceedings{AtasuApr07,
  author =     {Atasu, Kubilay and Dimond, Robert G. and Mencer, Oskar and
                Luk, Wayne and \"Ozturan, Can C. and D\"undar, G\"unhan},
  title =      {Optimizing instruction-set extensible processors under data
                bandwidth constraints},
  booktitle =  DATE,
  year =       2007,
  address =    {Nice, France},
  month =      feb,
  pages =      {588--593},
}


@InProceedings{VermaNov02,
  author =   {Ajay K. Verma and Kubilay Atasu and Miljan
                  Vuleti\'c and Laura Pozzi and Paolo Ienne},
  title =  {Automatic Application-Specific Instruction-Set
                  Extensions under Microarchitectural Constraints},
  booktitle =  WASP02,
  key =    {Ver},
  year =   2002,
  address =  {Istanbul, Turkey},
  month =  nov,
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@InProceedings{MiddhaOct02,
  author =   {Middha, Bhuvan and Raj, Varun and Gangwar,
                  Anup and Kumar, Anshul and Balakrishnan, M. and
                  Ienne, Paolo},
  title =  {A {T}rimaran Based Framework for Exploring the Design
                  Space of {VLIW} {ASIP}s with Coarse Grain Functional
                  Units},
  booktitle =  ISSS02,
  key =    {Mid},
  pages =  {2--7},
  year =   2002,
  address =  {Kyoto, Japan},
  month =  oct,
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@InProceedings{WormOct02bis,
  crossref =     "WormOct02",
 }
@InProceedings{WormOct02,
  author =   {Worm, Fr\'ed\'eric and Ienne, Paolo and Thiran,
                  Patrick and De Micheli, Giovanni},
  title =  {An Adaptive Low-power Transmission Scheme for
                  On-chip Networks},
  booktitle =  ISSS02,
  key =    {Wor},
  pages =  {92--100},
  year =   2002,
  address =  {Kyoto, Japan},
  month =  oct,
  keywords =     {Robust Design},
  infoscience =  {export}
}

@InProceedings{VermaOct02,
  author =   {Verma, Ajay Kumar and Vuleti\'c, Miljan and Pozzi,
                  Laura and Ienne, Paolo},
  title =  {Optimal Algorithm for Determining Speedup-Driven
                  Instruction-Set Extensions under Register-File Port
                  Constraints},
  booktitle =  CASES,
  key =    {Ver},
  year =   2002,
  address =  {Grenoble, France},
  month =  oct,
  note =   {Rejected},
  keywords =   {Instruction-Set Extensions}
}

@InProceedings{IenneOct02,
  author =   {Ienne, Paolo and Pozzi, Laura and Vuleti\'c, Miljan},
  title =  {On the Limits of Processor Specialisation by Mapping
                  Dataflow Sections on Ad-hoc Functional Units},
  booktitle =  CASES,
  key =    {Ien},
  year =   2002,
  address =  {Grenoble, France},
  month =  oct,
  note =   {Rejected},
  keywords =   {Instruction-Set Extensions}
}

@TechReport{PozziDec01,
  key =    {Poz},
  author =   {Pozzi, Laura and Vuleti\'c, Miljan and Ienne, Paolo},
  title =  {Automatic Topology-Based Identification of
                  Instruction-Set Extensions for Embedded Processors},
  type =         {Technical Report},
  institution =  {Swiss Federal Institute of Technology Lausanne
                  (EPFL), Computer Science Department (DI)},
  number =       "01/377",
  month =        dec,
  year =         2001,
  address =      {Lausanne, Switzerland},
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@TechReport{IenneDec01,
  key =    {Ien},
  author =   {Ienne, Paolo and Pozzi, Laura and Vuleti\'c, Miljan},
  title =  {On the Limits of Processor Specialisation by Mapping
                  Dataflow Sections on Ad-hoc Functional Units},
  type =         {Technical Report},
  institution =  {Swiss Federal Institute of Technology Lausanne
                  (EPFL), Computer Science Department (DI)},
  number =       "01/376",
  month =        dec,
  year =         2001,
  address =      {Lausanne, Switzerland},
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@InProceedings{IenneMay02,
  author =   {Ienne, Paolo and Pozzi, Laura and Vuleti\'c, Miljan},
  title =  {On the Limits of Processor Specialisation by Mapping
                  Dataflow Sections on Ad-hoc Functional Units},
  booktitle =  ISCA02,
  key =    {Ien},
  year =   2002,
  address =  {Anchorage, AK},
  month =  may,
  note =   {Rejected},
  keywords =   {Instruction-Set Extensions}
}

@InProceedings{PozziMar02,
  author =   {Pozzi, Laura and Vuleti\'c, Miljan and Ienne, Paolo},
  title =  {Automatic Topology-Based Identification of
                  Instruction-Set Extensions for Embedded Processors},
  booktitle =  DATE,
  key =    {Poz},
  year =   2002,
  address =  {Paris, France},
  month =  mar,
  pages =  1138,
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@TechReport{VuleticAug01,
  author =   {Vuleti\'c, Miljan and Pozzi, Laura and Ienne, Paolo},
  title =  {Automatic Topology-based Identification of
                  Instruction-Set Extensions for Reconfigurable
                  Computing},
  institution =  {Swiss Federal Institute of Technology Lausanne
                  (EPFL), Processor Architecture Laboratory (LAP)},
  year =   2001,
  key =    {Vule},
  type =   {Internal Report},
  address =  {Lausanne, Switzerland},
  month =  aug,
  keywords =   {Instruction-Set Extensions},
  infoscience =  {export}
}

@InCollection{Viredaz02,
  crossref =   "Viredaz02nnandsp",
}
@InCollection{Viredaz01nnandsp,
  crossref =   "Viredaz02nnandsp",
}
@InCollection{Viredaz02nnandsp,
  key =    "Vire",
  author =   "Viredaz, Marc A. and Ienne, Paolo",
  title =  "{MANTRA\ I}: {A} Systolic Array for Neural
                  Computation",
  booktitle =  "Neural Networks and Systolic Array Design",
  editor =   "Zhang, David and Pal, Sankar K.",
  series =   "Machine Perception and Artificial Intelligence",
  volume =   49,
  publisher =  "World Scientific",
  address =  "Singapore",
  year =   2002,
  chapter =  4,
  pages =  "71--92",
}

@Article{Viredaz95ieeetc,
  key =          "Vire",
  author =       "Viredaz, Marc A. and Ienne, Paolo",
  title =        "{MANTRA\ I}: {A} Systolic Array for Neural
                 Computation",
  journal =      IEEETC,
  year =         "1995",
  note =         "Rejected",
}

@Article{Ienne98ieeetc,
  key =          "Ienn",
  author =       "Ienne Lopez, Paolo and Grie{\ss}ing, Alexander",
  title =        "Optimization of Fast Carry-Lookahead/Carry-Select 
      Hybrid Adders",
  journal =      IEEETC,
  year =         1998,
  note =         "In preparation"
}

@InProceedings{IenneJun98,
  crossref =   "IenneJun98dac",
}
@InProceedings{IenneJun98dac,
  key =          "Ienn",
  author =       "Ienne, Paolo and Grie{\ss}ing, Alexander",
  title =        "Practical Experiences with Standard-Cell Based 
      Datapath Design Tools---Do We Really Need Regular Layouts?",
  booktitle =    DAC98,
  address =      "San Francisco, CA",
  month =        jun,
  year =         1998,
  pages =        "396--401",
  infoscience =  {export}
}

@InProceedings{IenneJun97,
  crossref =   "IenneJun97iwann",
}
@InCollection{IenneJun97iwann,
  key =          "Ienn",
  author =       "Ienne, Paolo",
  title =        "Digital Connectionist Hardware: Current Problems and
      Future Challenges",
  booktitle =    "Biological and Artificial Computation: From
      Neuroscience to Technology",
  editor =       "Mira, Jos\'e and Moreno-D\'{\i}az, Roberto and
      Cabestany, Joan",
  publisher =    "Springer",
  series =       LNCS,
  volume =       1240,
  address =      "Berlin, Germany",
  year =         1997,
  pages =        "688--713",
  infoscience =  {export}
}

@Article{Ienne96ieeetc,
  key =          "Ienn",
  author =       "Ienne Lopez, Paolo",
  title =        "Programming Instruction Systolic Arrays",
  journal =      IEEETC,
  year =         1996,
  note =         "Rejected",
}

@PhdThesis{Ienne96phd,
  key =          "Ienn",
  author =       "Ienne Lopez, Paolo",
  title =        "Programmable {VLSI} Systolic Processors for Neural
                 Network and Matrix Computations",
  school =       "\'Ecole Polytechnique F\'ed\'erale de Lausanne",
  address =      "Lausanne, Switzerland",
  type =         PHD # " no. 1525",
  year =         "1996",
  infoscience =  {export}
}

@Article{Ienne96fsaiI,
  key =          "Ienn",
  author =       "Ienne, Paolo and Viredaz, Marc",
  title =        "{GENES IV}: {A} Systolic Processing Element for
                 Connectionist Algorithms",
  journal =      "Fuzzy Systems and Artificial Intelligence",
  year =         "1996",
  note =         "Bucarest",
}

@Article{Ienne96fsaiII,
  key =          "Ienn",
  author =       "Ienne, Paolo",
  title =        "Digital Neurocomputers",
  journal =      "Fuzzy Systems and Artificial Intelligence",
  year =         "1996",
  note =         "Bucarest",
}

@Article{Vassilas96fsai,
  key =          "Vass",
  author =       "Vassilas, Nikolaos and Thiran, Patrick and Ienne,
                 Paolo",
  title =        "How to Modify {K}ohonen's Self-Organizing Feature Maps
                 for an Efficient Digital Parallel Implementation",
  journal =      "Fuzzy Systems and Artificial Intelligence",
  year =         "1996",
  note =         "Bucarest",
}

@Article{Ienne96fsaiIII,
  key =          "Ienn",
  author =       "Ienne, Paolo",
  title =        "Horizontal Microcode Compaction for Programmable
                 Systolic Accelerators",
  journal =      "Fuzzy Systems and Artificial Intelligence",
  year =         "1996",
  note =         "Bucarest",
}

@InProceedings{CabestanyMay96mixdes,
  key =          "Cabe",
  author =       "Cabestany, Joan and Ienne, Paolo and Moreno, Juan
                 Manuel and Madrenas, Jordi",
  title =        "Is There a future for {ANN} Hardware?",
  booktitle =    "Proceedings of the Workshop on Mixed Design of
                 Integrated Circuits and Systems",
  address =      "{\L}{\'o}d{\'z}, Poland",
  pages =        "419--24",
  month =        may,
  year =         "1996",
  infoscience =  {export}
}

@Article{Ienne96jvsp,
  key =          "Ienn",
  author =       "Ienne, Paolo and Cornu, Thierry and Kuhn, Gary",
  title =        "Special-Purpose Digital Hardware for Neural Networks:
                 An Architectural Survey",
  journal =      JVSP,
  volume =       "13",
  number =       "1",
  year =         "1996",
  pages =        "5--25",
  infoscience =  {export}
}

@Article{Ienne96procieee,
  key =          "Ienn",
  author =       "Ienne, Paolo and Cornu, Thierry and Kuhn, Gary",
  title =        "Special-Purpose Digital Hardware for Neural Networks:
                 An Architectural Survey",
  journal =      IEEEPROC,
  month =        "End",
  year =         "1996",
  note =         "Withdrawn",
}

@Article{Cornu96sp,
  key =          "Corn",
  author =       "Cornu, Thierry and Ienne, Paolo and Niebur, Dagmar and
                 Thiran, Patrick and Viredaz, Marc A.",
  title =        "Design, Implementation, and Test of a Multi-Model
                 Systolic Neural-Network Accelerator",
  journal =      "Scientific Programming",
  volume =       "5",
  number =       "1",
  month =        "Spring",
  pages =        "47--61",
  year =         "1996",
  infoscience =  {export}
}

@InProceedings{VassilasJun96icnn,
  key =          "Vass",
  author =       "Vassilas, Nikolaos and Thiran, Patrick and Ienne,
                 Paolo",
  title =        "On Modifications of {K}ohonen's Feature Map Algorithm
                 for an Efficient Parallel Implementation",
  booktitle =    "Proceedings of the International Conference on Neural
                 Networks",
  address =      "Washington, DC",
  month =        jun,
  year =         "1996",
  volume =       "2",
  pages =        "932--37",
  infoscience =  {export}
}

@InProceedings{VassilasNov95nips,
  key =          "Vass",
  author =       "Vassilas, Nikolaos and Thiran, Patrick and Ienne,
                 Paolo",
  title =        "How to Modify {K}ohonen's Self-Organizing Feature Maps
                 for an Efficient Digital Parallel Implementation",
  booktitle =    "Advances in Neural Information Processing Systems",
  volume =       "7",
  year =         "1995",
  note =         "Rejected",
}

@InProceedings{VassilasJun95ann,
  key =          "Vass",
  author =       "Vassilas, Nikolaos and Thiran, Patrick and Ienne,
                 Paolo",
  title =        "How to Modify {K}ohonen's Self-Organising Feature Maps
                 for an Efficient Digital Parallel Implementation",
  booktitle =    "Proceedings of the Fourth International Conference on
                 Artificial Neural Networks",
  address =      "Cambridge, UK",
  series =       "Conference Publication",
  volume =       "409",
  publisher =    "{IEE}",
  month =        jun,
  year =         "1995",
  pages =        "86--91",
  mynote =       "Withdrawn but still included in the proceedings",
  infoscience =  {export}
}

@Article{IenneJun95speedup,
  key =          "Ienn",
  author =       "Ienne, Paolo",
  title =        "Digital Hardware Architectures for Neural Networks",
  journal =      "{SPEEDUP}",
  volume =       "9",
  number =       "1",
  month =        jul,
  year =         "1995",
  pages =        "18--25"
}

@InCollection{IenneApr95,
  crossref =     "IenneApr95spie",
 }
@InCollection{IenneApr95spie,
  key =          "Ienn",
  author =       "Ienne, Paolo and Kuhn, Gary",
  title =        "Digital Systems for Neural Networks",
  booktitle =    "Digital Signal Processing Technology",
  editor =       "Papamichalis, P. and Kerwin, R.",
  series =       "Critical Reviews Series",
  volume =       "CR57",
  publisher =    "SPIE Optical Engineering",
  address =      "Orlando, FL",
  year =         "1995",
  pages =        "314--45",
  infoscience =  {export}
}

@InProceedings{IenneJul95asap,
  key =          "Ienn",
  author =       "Ienne, Paolo",
  title =        "Horizontal Microcode Compaction for Programmable
                 Systolic Accelerators",
  booktitle =    ASAP,
  editor =       "Cappello, Peter and Mongenet, Catherine and Perrin,
                 Guy-Ren\'e and Quinton, Patrice and Robert, Yves",
  address =      "Strasbourg, France",
  month =        jul,
  year =         "1995",
  pages =        "85--92",
  infoscience =  {export}
}

@Article{IenneMar97,
  crossref =     "IenneMar97ieeetnn",
}
@Article{Ienne95ieeetnn,
  crossref =     "IenneMar97ieeetnn",
}
@Article{IenneMar97ieeetnn,
  key =          "Ienn",
  author =       "Ienne, Paolo and Thiran, Patrick and Vassilas,
                 Nikolaos",
  title =        "Modified Self-Organizing Feature Map Algorithms for
                 Efficient Digital Hardware Implementation",
  journal =      IEEETNN,
  volume =       "8",
  number =       "2",
  month =        mar,
  year =         "1997",
  pages =        "315--30",
  infoscience =  {export}
}

@Article{IenneDec94,
  crossref =     "IenneDec94ieeetc",
}
@Article{IenneDec94ieeetc,
  key =          "Ienn",
  author =       "Ienne, Paolo and Viredaz, Marc A.",
  title =        "Bit-Serial Multipliers and Squarers",
  journal =      IEEETC,
  volume =       "43",
  number =       "12",
  month =        dec,
  year =         "1994",
  pages =        "1445--50",
  infoscience =  {export}
}

@InProceedings{CornuNov94sppif,
  key =          "Corn",
  author =       "Cornu, Thierry and Ienne, Paolo and Niebur, Dagmar and
                 Thiran, Patrick and Viredaz, Marc A.",
  title =        "{MANTRA} Project --- {P}art {A}: Design,
                 Implementation and Test of a Multi-Model Systolic
                 Neural Network Accelerator",
  booktitle =    "Proceedings of the Priority Programme Informatic
                 Research Information Conference Module 3",
  address =      "Zurich, Switzerland",
  month =        nov,
  year =         "1994",
  pages =        "113--20",
}

@InProceedings{IenneSep94uneuro,
  key =          "Ienn",
  author =       "Ienne, Paolo and Viredaz, Marc A.",
  title =        "Implementation of {K}ohonen's Self-Organizing Maps on
                 {MANTRA~I}",
  booktitle =    "Proceedings of the Fourth International Conference on
                 Microelectronics for Neural Networks and Fuzzy
                 Systems",
  address =      "Turin, Italy",
  month =        sep,
  year =         "1994",
  pages =        "273--79",
  infoscience =  {export}
}

@InProceedings{CornuSep94uneuro,
  key =          "Corn",
  author =       "Cornu, Thierry and Ienne, Paolo",
  title =        "Performance of Digital Neuro-computers",
  booktitle =    "Proceedings of the Fourth International Conference on
                 Microelectronics for Neural Networks and Fuzzy
                 Systems",
  address =      "Turin, Italy",
  month =        sep,
  year =         "1994",
  pages =        "87--93",
  infoscience =  {export}
}

@TechReport{IenneJun93plan,
  key =          "Ienn",
  author =       "Ienne, Paolo",
  title =        "{Ph.D.} Thesis Planning: {A} Flexible {VLSI} On-line
                 Processor to Accelerate Neural-Network Simulation and
                 Other Matrix-Based Problems",
  institution =  "\'Ecole Polytechnique F\'ed\'erale de Lausanne - DI",
  address =      "Lausanne, Switzerland",
  type =         "Approved Plan",
  month =        jun,
  year =         "1993",
}

@Article{MondadaFeb94,
  key =          "Mond",
  author =       "Mondada, Francesco and Franzi, Edoardo and Ienne,
                 Paolo",
  title =        "Mobile Robot Miniaturization: {A} Tool for
                 Investigation in Control Algorithms",
  journal =      "Informatik",
  wasnumber =    "1",
  month =        feb,
  year =         "1994",
  pages =        "17--20",
}

@InProceedings{CornuSep94isap,
  key =          "Corn",
  author =       "Cornu, Thierry and Ienne, Paolo and Niebur, Dagmar and
                 Viredaz, Marc A.",
  title =        "A Systolic Accelerator for Power System Security
                 Assessment",
  booktitle =    "Proceedings of the International Conference on
                 Intelligent System Application to Power Systems",
  editor =       "Hertz, A. and Holen, A. T. and Rault, J.-C.",
  address =      "Montpellier, France",
  month =        sep,
  year =         "1994",
  volume =       "I",
  pages =        "431--38",
  infoscience =  {export}
}

@InProceedings{CornuApr94hpcn,
  key =          "Corn",
  author =       "Cornu, Thierry and Ienne, Paolo and Niebur, Dagmar and
                 Viredaz, Marc A.",
  title =        "A Systolic Accelerator for Power System Security
                 Assessment",
  booktitle =    "Proceedings of the European Conference and Exhibition
                 on High-Performance Computing and Networking",
  address =      "Munich, Germany",
  month =        apr,
  year =         "1994",
  note =         "Accepted as a poster, withdrawn",
}

@InProceedings{IenneOct93ijcnn,
  key =          "Ienn",
  author =       "Ienne, Paolo",
  title =        "Quantitative Comparison of Architectures for Digital
                 Neuro-Computers",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Nagoya, Japan",
  month =        oct,
  year =         "1993",
  volume =       "II",
  pages =        "1987--90",
  infoscience =  {export}
}

@InProceedings{ViredazOct93ijcnn,
  key =          "Vire",
  author =       "Viredaz, Marc A. and Ienne, Paolo",
  title =        "{MANTRA~I}: {A} Systolic Neuro-Computer",
  booktitle =    "Proceedings of the International Joint Conference on
                 Neural Networks",
  address =      "Nagoya, Japan",
  month =        oct,
  year =         "1993",
  volume =       "III",
  pages =        "3054--57",
  infoscience =  {export}
}

@InCollection{Mondada94,
  key =          "Mond",
  author =       "Mondada, Francesco and Franzi, Edoardo and Ienne,
                 Paolo",
  title =        "Mobile Robot Miniaturization: {A} Tool for
                 Investigation in Control Algorithms",
  booktitle =    "Experimental Robotics III",
  editor =       "Yoshikawa, Tsuneo and Miyazaki, Fumio",
  series =       "Lecture Notes in Control and Information Sciences",
  volume =       "200",
  publisher =    "Springer",
  address =      "London, UK",
  year =         "1994",
  pages =        "501--13",
  infoscience =  {export}
}

@InProceedings{MondadaOct93,
  key =          "Mond",
  author =       "Mondada, Francesco and Franzi, Edoardo and Ienne,
                 Paolo",
  title =        "Mobile Robot Miniaturization: {A} Tool for
                 Investigation in Control Algorithms",
  booktitle =    "Preprints of the Proceedings of the Third
                 International Symposium on Experimental Robotics",
  address =      "Kyoto, Japan",
  month =        oct,
  year =         "1993",
  pages =        "101--9",
  infoscience =  {export}
}

@InCollection{Ienne96asap,
  key =    "Ien",
  author =   "Ienne, Paolo and Viredaz, Marc A.",
  title =  "{GENES\ IV}: {A} Bit-Serial Processing Element for a
                  Multi-Model Neural-Network Accelerator",
  booktitle =  "Neural Networks Theory, Technology, and
                  Applications",
  editor =   "Patrick K. Simpson",
  publisher =  {{IEEE}},
  address =  {New York},
  series =       {Technology Update Series},
  year =   1996,
  pages =  "797--808",
  note =   "Reprinted from \cite{IenneOct93asap}.",
  infoscience =  {export}
}

@InProceedings{IenneOct93asap,
  key =    "Ienn",
  author =   "Ienne, Paolo and Viredaz, Marc A.",
  title =  "{GENES\ IV}: {A} Bit-Serial Processing Element for a
                  Multi-Model Neural-Network Accelerator",
  booktitle =  ASAP,
  editor =   "Dadda, Luigi and Wah, Benjamin",
  address =  "Venice, Italy",
  month =  oct,
  year =   1993,
  pages =  "345--56",
  note =   "Reprinted in \cite{Ienne96asap}.",
  infoscience =  {export}
}

@Article{Ienne95jvsp,
  key =          "Ienn",
  author =       "Ienne, Paolo and Viredaz, Marc A.",
  title =        "{GENES\ IV}: {A} Bit-Serial Processing Element for a
                 Multi-Model Neural-Network Accelerator",
  journal =      JVSP,
  volume =       "9",
  number =       "3",
  month =        apr,
  year =         "1995",
  pages =        "257--73",
  infoscience =  {export}
}

@InCollection{IenneMar93super,
  key =          "Ienn",
  author =       "Ienne, Paolo and Nicoud, Jean-Daniel",
  title =        "Performance Evaluation of Architectures for
                 Neuro-Computers",
  booktitle =    "Supercomputing Projects {S}witzerland -- 1991/1992",
  publisher =    "Centro Svizzero di Calcolo Scientifico (CSCS)",
  address =      "Manno, Switzerland",
  year =         "1993",
  pages =        "96--99",
}

@InCollection{ViredazMar93super,
  key =          "Vire",
  author =       "Viredaz, Marc A. and Ienne, Paolo",
  title =        "{MANTRA\ I}: {A} Systolic Array for Neural
                 Computation",
  booktitle =    "Supercomputing Projects {S}witzerland -- 1991/1992",
  publisher =    "Centro Svizzero di Calcolo Scientifico (CSCS)",
  address =      "Manno, Switzerland",
  year =         "1993",
  note =         "Not Published",
}

@InProceedings{IenneApr93etc,
  key =          "Ienn",
  author =       "Ienne, Paolo",
  title =        "{FNSIM}: {A} Functional Fault Simulator for Efficient
                 Testability Analysis",
  booktitle =    "Proceedings of the European Test Conference",
  address =      "Rotterdam, Netherlands",
  month =        apr,
  year =         "1993",
  pages =        "526--27",
  infoscience =  {export}
}

@TechReport{IenneJan93fnsim,
  key =          "Ienn",
  author =       "Ienne, Paolo",
  title =        "{FNSIM}: {A} Functional Fault Simulator for Efficient
                 Testability Analysis",
  institution =  "\'Ecole Polytechnique F\'ed\'erale de Lausanne - DI",
  address =      "Lausanne, Switzerland",
  type =         "Technical Report",
  number =       "93/22",
  month =        feb,
  year =         "1993",
  infoscience =  {export}
}

@TechReport{IenneJan93arch,
  key =          "Ienn",
  author =       "Ienne, Paolo",
  title =        "Architectures for Neuro-Computers: Review and
                 Performance Evaluation",
  institution =  "\'Ecole Polytechnique F\'ed\'erale de Lausanne - DI",
  address =      "Lausanne, Switzerland",
  type =         "Technical Report",
  number =       "93/21",
  month =        jan,
  year =         "1993",
  infoscience =  {export}
}

@TechReport{IenneOct92gacd,
  key =          "Ienn",
  author =       "Ienne, Paolo and Viredaz, Marc A.",
  title =        "The {GENES} {A}uxiliary {C}ircuit for the {D}elta
                 Rule",
  institution =  "\'Ecole Polytechnique F\'ed\'erale de Lausanne -
                 LAMI",
  address =      "Lausanne, Switzerland",
  type =         "Internal Report",
  number =       "R92.19",
  month =        oct,
  year =         "1992",
  infoscience =  {export}
}

@TechReport{IenneOct92mult,
  key =          "Ienn",
  author =       "Ienne, Paolo and Viredaz, Marc A.",
  title =        "Bit-Serial Input and Output Multipliers and Squarers",
  institution =  "\'Ecole Polytechnique F\'ed\'erale de Lausanne - DI",
  address =      "Lausanne, Switzerland",
  type =         "Technical Report",
  number =       "92/7",
  month =        oct,
  year =         "1992",
  infoscience =  {export}
}

@TechReport{IenneSep92,
  key =          "Ienn",
  author =       "Ienne, Paolo",
  title =        "{FNSIM}: {A} Functional Fault Simulator for Efficient
                 Testability Analysis",
  institution =  "\'Ecole Polytechnique F\'ed\'erale de Lausanne -
                 LAMI",
  address =      "Lausanne, Switzerland",
  type =         "Internal Report",
  number =       "R92.23",
  month =        sep,
  year =         "1992",
  infoscience =  {export}
}

@TechReport{IenneJul91,
  key =          "Ienn",
  author =       "Ienne, Paolo",
  title =        "Functional Fault-Simulation for Efficient
                 Testability",
  institution =  "Politecnico di Milano",
  type =         "Tesi di Laurea",
  month =        jul,
  year =         "1991",
  infoscience =  {export}
}

@TechReport{ViredazJul92,
  key =          "Vire",
  author =       "Viredaz, Marc A. and Lehmann, Christian and Blayo,
                 Fran\c{c}ois and Ienne, Paolo",
  title =        "{MANTRA}: {A} Multi-Model Neural-Network Computer",
  institution =  "\'Ecole Polytechnique F\'ed\'erale de Lausanne - DI",
  address =      "Lausanne, Switzerland",
  type =         "Technical Report",
  number =       "92/6",
  month =        jul,
  year =         "1992",
  infoscience =  {export}
}

@InCollection{Viredaz94,
  key =          "Vire",
  author =       "Viredaz, Marc A. and Lehmann, Christian and Blayo,
                 Fran\c{c}ois and Ienne, Paolo",
  title =        "{MANTRA}: {A} Multi-Model Neural-Network Computer",
  booktitle =    "{VLSI} for Neural Networks and Artificial
                 Intelligence",
  editor =       "Delgado-Frias, Jos\'e G. and Moore, William R.",
  publisher =    "Plenum",
  address =      "New York",
  year =         "1994",
  pages =        "93--102",
  infoscience =  {export}
}

@InProceedings{ViredazSep92,
  key =          "Vire",
  author =       "Viredaz, Marc A. and Lehmann, Christian and Blayo,
                 Fran\c{c}ois and Ienne, Paolo",
  title =        "{MANTRA}: {A} Multi-Model Neural-Network Computer",
  booktitle =    "Proceedings of the Third International Workshop on
                 {VLSI} for Neural Networks and Artificial
                 Intelligence",
  address =      "Oxford, UK",
  month =        sep,
  year =         "1992",
  infoscience =  {export}
}

@InProceedings{ViredazApr92,
  key =          "Vire",
  author =       "Viredaz, Marc A. and Blayo, Fran\c{c}ois and Ienne,
                 Paolo and Lehmann, Christian",
  title =        "A Multi-Model Neural Computer",
  booktitle =    "Proceedings of the Conference on Neural Networks for
                 Computing",
  month =        apr,
  year =         "1992",
  address =      "Snowbird, Utah",
  note =         "Paper distributed at the poster presentation",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% IENNE End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


@Book{Chicago82,
  key =          "Chic",
  title =        "The {C}hicago Manual of Style",
  publisher =    "The University of {C}hicago Press",
  address =      "Chicago, IL",
  edition =      "Thirteenth",
  year =         "1982",
}

@Book{Lamport86,
  key =          "Lamp",
  title =        "{\LaTeX}: {A} Document Preparation System",
  author =       "Lamport, Leslie",
  publisher =    "Addison-Wesley",
  address =      "Reading, MA",
  year =         "1986",
}

@Book{Lamport94,
  key =          "Lamp",
  title =        "{\LaTeX}: {A} Document Preparation System",
  author =       "Lamport, Leslie",
  publisher =    "Addison-Wesley",
  address =      "Reading, MA",
  edition =      "Second",
  year =         "1994",
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% MVu Begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@InProceedings{LeongApr01,
  key =    "Leon",
  author =   "Leong, P.H.W. and Leong, M.P. and Cheung, O.Y.H and
                  Tung, T. and Kwow, C.M. and Wong, M.Y. and Lee, K.H",
  title =  "Pilchard---A Reconfigurable Computing Platform with
                  Memory Slot Interface",
  booktitle =  FCCM01,
  address =  "Napa Valley, CA",
  month =  apr,
  year =   "2001"
}
 
@InProceedings{CaspiAug00,
  key =    {Casp},
  author =   {E. Caspi and M. Chu and R. Huang and J. Yeh and
                  A. DeHon and J. Wawrzynek},
  title =  {Stream Computations Organized for Reconfigurable
                  Execution ({SCORE}): Introduction and Tutorial},
  booktitle =  FPL00,
  address =  {Villach, Austria},
  month =  aug,
  year =   2000
}

@InProceedings{LangeAug00,
  key =    {Lange},
  author =   {Holger Lange and Andreas Koch},
  title =  {Memory Access Schemes for Configurable Processors},
  booktitle =  FPL00,
  address =  {Villach, Austria},
  month =  aug,
  pages =  {615--25},
  year =   2000
}

@InProceedings{BeuchatJun03,
  key =    "Beuc",
  author =   {Jean-Luc Beuchat},
  title =  {Modular Multiplication for {FPGA} Implementation of
                  the {IDEA} Block Cipher},
  booktitle =  ASAP03,
  pages =  {412--22},
  month =  jun,
  year =   2003,
  TMPeditor =  {Ed Deprettere and Shuvra Bhattacharyya and Joseph
                  Cavallaro and Alain Darte and Lothar Thiele},
  TMPpublisher = {IEEE Computer Society}
}

@InProceedings{BalaNov94,
  author =   {Kavita Bala and M. Frans Kaashoek and William
                  E. Weihl},
  title =  {Software Prefetching and Caching for Translation
                  Lookaside Buffers},
  booktitle =  {Proceedings of the First {USENIX} Symposium on
                  Operating Systems Design and Implementation},
  year =   1994,
  month =  nov,
  address =  {Monterey, CA},
  TMPorganization ={USENIX Assoc.},
  pages =  "243--53"
}
 
@InProceedings{SolihinMay02,
  key =    {Soli},
  author =   {Yan Solihin and Jaejin Lee and Josep Torrellas},
  title =  {Using a User-Level Memory Thread for Correlation
                  Prefetching},
  booktitle =  ISCA02,
  year =   2002,
  month =  may,
  isbn =   {0-7695-1605-X},
  pages =  {171--82},
  address =  {Anchorage, AK}
}
 
@InProceedings{PalacharlaApr94,
  author =   {S. Palacharla and R. E. Kessler},
  key =    {Pala},
  title =  {Evaluating Stream Buffers as a Secondary Cache
                  Replacement},
  booktitle =  ISCA94,
  year =   1994,
  month =  apr,
  isbn =   {0-8186-5510-0},
  pages =  {24--33},
  address =  {Chicago, IL}
}

@InProceedings{JouppiMay90,
  author =   {Norman P. Jouppi},
  key =    {Joup},
  title =  {Improving Direct-Mapped Cache Performance by the
                  Addition of a Small Fully-Associative Cache and
                  Prefetch Buffers},
  booktitle =  ISCA90,
  year =   1990,
  month =  may,
  isbn =   {0-89791-366-3},
  pages =  {364--73},
  address =  {Seattle, WA},
}
 
@InProceedings{SaulsburyJun00,
  author =   {Ashley Saulsbury and Fredrik Dahlgren and Per
                  Stenstr{\"o}m},
  title =  {Recency-Based {TLB} Preloading},
  booktitle =  ISCA00,
  year =   2000,
  month =  jun,
  isbn =   {1-58113-232-8},
  pages =  {117--27},
  address =  {Vancouver, Canada},
}

@Manual{MediaCrypt03,
  title =        {{IDEA} Algorithm},
  key = {MediaCrypt},
  organization = {MediaCrypt},
  year =         2003,
  url =          {http://www.mediacrypt.com/}
}

@PhdThesis{PozziJan00,
  key =          "Pozz",
  author =       "Pozzi, Laura",
  title =        "Methodologies for the Design of Application-Specific
                  Reconfigurable {VLIW} Processors", 
  school =       "Politecnico di Milano, Dipartimento di Elettronica
                  e Informazione",
  address =      "Milan, Italy",
  type =         PHD,
  year =         2000,
  month =        jan
}

@Article{WilsonDec94,
  key =          "Wils",
  author =       "Wilson, R. and French, C. and Wilson, C. and Amarasinghe, J.
                  and Anderson, J. and Tjiang, S. and Liao, S.-W. and Tseng,
                  Hall, M. and Lam, M. and Hennessy, J.",
  title =        "{SUIF}: An Infrastructure for Research on Parallelizing
                  and Optimizing Compilers",
  journal =      SIGPLANNOTICES, 
  volume =       "29",
  year =         "1994",
  month =        dec,
  pages =        "31--37"
}

@inproceedings{LiaoNov95,
  title={Instruction selection using binate covering for code size optimization},
  author={Liao, S. and Devadas, S. and Keutzer, K. and Tjiang, S.},
  booktitle=ICCAD,
  year={1995},
  month=nov,
  address =  {San Jose, CA},
  pages={393--99}
}

@inproceedings{LiaoNov09,
  title={Effective Source-to-Source Outlining to Support Whole Program Empirical Optimization.},
  author={Liao, Chunhua and Quinlan, Daniel J and Vuduc, Richard W and Panas, Thomas},
  booktitle={LCPC},
  volume={9},
  pages={308--322},
  year={2009},
  organization={Springer}
}

@Article{DeHonApr00,
  key =          "DeHo",
  author =       "DeHon, Andr\'e",
  title =        "The Density Advantage of Configurable Computing",
  journal =      IEEECOMP, 
  year =         "2000",
  month =        apr,
  pages =        "41--49"
}

@InProceedings{KastrupApr99,
  key =          "Kast",
  author =       "Kastrup, Bernardo and Bink, Arjan and Hoogerbrugge, Jan",
  title =        "Con{CIS}e: A Compiler-Driven {CPLD}-Based
                  Instruction Set Accelerator",
  booktitle =    FCCM97,
  address =      "Napa Valley, CA",
  month =        apr,
  year =         "1999"
}

@InProceedings{RazdanNov94,
  key =          "Razd",
  author =       "Razdan, Rahul and Smith, Michael D.",
  title =        "A High-Performance Microarchitecture
                  with Hardware-Programmable Functional Units",
  booktitle =    MICRO94,
  address =      "San Jose, CA",
  pages =        "172--80",
  month =        nov,
  year =         "1994"
}

@InProceedings{DeHonJun99,
  key =          "DeHo",
  author =       "DeHon, Andr\'e and Wawrzynek, John",
  title =        "Reconfigurable Computing: What, Why, and Implications for
                  Design Automation",
  booktitle =    "Proceedings of the 36th Conference on Design Automation",
  address =      "New Orleans, LA",
  pages =        "172--80",
  month =        jun,
  year =         "1999"
}

@InProceedings{Hauser97Garp,
  crossref =   "HauserApr97",
}

@InProceedings{HauserApr97,
  key =    "Haus",
  author =   "John R. Hauser and John Wawrzynek",
  title =  "Garp: A {MIPS} Processor with a Reconfigurable
                  Coprocessor",
  booktitle =  FCCM97,
  pages =  "12--21",
  address =  "Napa Valley, CA",
  month =  apr,
  year =   "1997"
}

@article{WolinskiSep02,
 author = {Wolinski, Christophe and Gokhale, Maya and McCabe, Kevin},
 title = {A Polymorphous Computing Fabric},
 journal = IEEEMICRO,
 volume = {22},
 number = {5},
 month = sep,
 year = {2002},
 pages = {56--68},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA},
}


@InProceedings{Hauck97Chimaera,
  crossref =   "HauckApr97",
}

@InProceedings{HauckApr97,
  key =    "Hauc",
  author =   "Hauck, Scott and Fry, Thomas W. and Hosler, Matthew
                  M. and Kao, Jeffrey P.",
  title =  "The {Chimaera} Reconfigurable Functional Unit",
  booktitle =  FCCM97,
  address =  "Napa Valley, CA",
  month =  apr,
  pages =  "87--96",
  year =   1997
}

@Article{BrownApr96,
  key =          "Brow",
  author =       "Brown, Stephen and Rose, Jonathan",
  title =        "{FPGA} and {CPLD} Architectures: A Tutorial",
  journal =      IEEEDTC, 
  volume =       "13",
  number =       "2",
  year =         "1996",
  month =        apr,
  pages =        "42--57"
}

@Article{WaingoldSep97,
  key =    "Wain",
  author =   "Waingold, Elliot and Taylor, Michael and Srikrishna,
                  Devabhaktuni and Sarkar, Vivek and Lee, Walter and
                  Lee, Victor and Kim, Jang and Frank, Matthew and
                  Finch, Peter and Barua, Rajeev and Babb, Jonathan
                  and Amarasinghe, Saman and Agarwal, Anant",
  title =  "Baring It All to Software: Raw Machines",
  journal =  IEEECOMP,
  volume =   "30",
  number =   "9",
  pages =  "86--93",
  month =  sep,
  year =   "1997"
}

@Article{HauckApr00,
  key =    "Hauc",
  author =   "Hauck, Scott and Hosler, Matthew M. and Fry, Thomas
                  W.",
  title =  "High-performance carry chains for {FPGA}'s",
  journal =  IEEETVLSI,
  volume =   "8",
  number =   "2",
  pages =  "138--47",
  month =  apr,
  year =   "2000"
}

@InProceedings{YeFeb00,
  key =    "Ye",
  author =   "Ye, Alex and Shenoy, Nagaraj and Banerjee,
                  Prithviraj",
  title =  "A {C} Compiler for a Processor with a Reconfigurable
                  Functional Unit",
  booktitle =  "Proceedings of the 8th {ACM} International Symposium
                  on Field-Programmable Gate Arrays",
  pages =  "95--100",
  month =  feb,
  year =   "2000"
}

@InProceedings{Larsen00Exploiting,
  crossref =   "LarsenJun00",
}

@InProceedings{LarsenJun00,
  key =    "Lars",
  author =   "Samuel Larsen and Saman P. Amarasinghe",
  title =  "Exploiting superword level parallelism with
                  multimedia instruction sets",
  booktitle =  PLDI00,
  pages =  "145--56",
  address =  "Vancouver, Canada",
  month =  jun,
  year =   2000
}

@InProceedings{StephensonJun00,
  key =    "Step",
  author =   "Mark Stephenson and Jonathan Babb and Saman
                  Amarasinghe",
  title =  "Bitwidth Analysis with Application to Silicon
                  Compilation",
  booktitle =  PLDI00,
  pages =  "108--20",
  address =  "Vancouver, Canada",
  month =  jun,
  year =   "2000"
}

@InProceedings{BabbApr99,
  key =    "Babb",
  author =   "Babb, Jonathan and Rinard, Martin and Moritz, Csaba
                  Andras and Lee, Walter and Frank, Matthew and Barua,
                  Rajeev and Amarasinghe, Saman",
  title =  "Parallelizing Applications into Silicon",
  booktitle =  FCCM99,
  address =  "Napa Valley, CA",
  month =  apr,
  pages =  "70--80",
  year =   1999
}

@InProceedings{BudiuAug00,
  key =    "Budi",
  author =   "M. Budiu and S. Goldstein and M. Sakr and K. Walker",
  title =  "BitValue inference: Detecting and exploiting narrow
                  bitwidth computations",
  booktitle =  "Proceedings of the EuroPar 2000, European Conference
                  on Parallel Computing",
  address =  "Munich, Germany",
  month =  aug,
  year =   "2000"
}

@InProceedings{BrooksJan99,
  key =    "Broo",
  author =   "David Brooks and Margaret Martonosi",
  title =  "Dynamically Exploiting Narrow Width Operands to
                  Improve Processor Power and Performance",
  booktitle =  "Proceedings of The Fifth International Symposium on
                  High Performance Computer Architecture {HPCA-5}",
  month =  jan,
  pages =  "13--22",
  year =   1999,
}

@inproceedings{BrooksJun00,
 author = {David Brooks and Vivek Tiwari and Margaret Martonosi},
 title = {Wattch: a framework for architectural-level power analysis and optimizations},
 booktitle = ISCA00,
 month = jun,
 year = {2000},
 pages = {83--94},
 location = {Vancouver, Canada},
 }


@Book{Trimberger92,
  key =    "Trim",
  editor =   "Trimberger, Stephen M.",
  title =  "Field-Programmable Gate Array Technology",
  publisher =  "Kluwer Academic Publishers",
  year =   "1994",
  address =  "Boston, MA",
}

@Book{Brown92,
  key =    "Brow",
  author =   "Brown, Stephen D. and Francis, Robert J. and Rose,
                  Jonathan and Vranesic, Zvonko G.",
  title =  "Field-Programmable Gate Arrays",
  publisher =  "Kluwer Academic Publishers",
  year =   1992,
  address =  "Boston, MA",
}

@Manual{SUIF94Library,
  crossref =   "SUIF94",
}

@Manual{SUIF94,
  title =  "The {SUIF} Library",
  key = "Stanford Compiler Group",
  organization = "Stanford Compiler Group",
  year =   "1994",
  note =   "Version 1.0",
}

@Manual{Smith00,
  key =    "Smi",
  author =   "Smith, Michael D. and Holloway, Glenn",
  title =  "An Introduction to Machine {SUIF} and Its Portable
                  Libraries for Analysis and Optimization",
  organization = "Harvard University",
  address =  "Cambridge, MA",
  year =   2000,
  url =    {http://www.eecs.harvard.edu/hube/software/}
}

@InProceedings{Lee97Mediabench,
  crossref =   "LeeDec97",
}

@InProceedings{LeeJun97,
  crossref =   "LeeDec97",
}

@InProceedings{Lee97,
  crossref =   "LeeDec97",
}

@InProceedings{LeeDec97,
  author =   "Chunho Lee and Miodrag Potkonjak and William
                  H. Mangione-Smith",
  key =    "Lee",
  title =  "Media{B}ench: A Tool for Evaluating and Synthesizing
                  Multimedia and Communicatons Systems",
  booktitle =  MICRO97,
  year =   1997,
  address =  {Research Triangle Park, N.C.},
  month =  dec,
  pages =  "330--35",
}


@misc{H264May15,
  author = {Karsten Suehring and al.},
  title =  {H.264/{AVC} Reference Software},
  month = may,
  year =   2015,
  howpublished = "\url{http://iphome.hhi.de/suehring/tml/}"
}



@InProceedings{WolfApr00,
  key =    "Wolf",
  author =   {Wolf, Tilman and Franklin, Mark A.},
  title =  "{C}omm{B}ench---A Telecommunications Benchmark for
                  Network Processors",
  booktitle =  "Proceedings of the IEEE International Symposium on
                  Performance Analysis of Systems and Software",
  pages =  "154--62",
  year =   2000,
  address =  "Austin, TX",
  month =  apr,
}

@InProceedings{HauckFeb98,
  key =    "Hauc",
  author =   "Scott Hauck",
  title =  "Configuration Prefetch for Single Context
                  Reconfigurable Coprocessors",
  booktitle =  FPGA98,
  address =  "Monterey, CA",
  pages =  "65--74",
  month =  feb,
  year =   1998,
}

@InProceedings{CallahanFeb98,
  key =    "Call",
  author =   "Callahan, Timothy J. and Chong, Philip and DeHon,
                  Andr\'e and Wawrzynek, John",
  title =  "Fast Module Mapping and Placement for Datapaths in
                  {FPGA}s",
  booktitle =  FPGA98,
  address =  "Monterey, CA",
  month =  feb,
  year =   1998,
  pages =  "123--32",
}

@InProceedings{FlynnDec66,
  key =    {Flyn},
  author =   "Flynn, Michael J.",
  title =  "Very High-Speed Computing Systems",
  booktitle =  IEEEPROC,
  volume =   "54",
  pages =  "1901--9",
  month =  dec,
  number =   12,
  year =   "1966"
}

@Book{Flynn95Computer,
  crossref =   "Flynn95",
}

@Book{Flynn95,
  key =    {Flyn},
  author =   "Flynn, Michael J.",
  title =  "Computer Architecture---Pipelined and Parallel
                  Processor Design",
  publisher =  "Jones and Bartlett",
  address =  "Boston, MA",
  year =   "1995",
}

@Manual{Carmel20xx,
  crossref =   "Carmel00",
}

@Manual{Carmel00,
  title =  "{C}armel 20xx User's Manual 1.2",
  key = "Infineon Technologies AG",
  organization = "Infineon Technologies AG",
  address =  "Munich, Germany",
  month =  dec,
  year =   "2000",
}

@InProceedings{WalderMar03,
  author =   {Herbert Walder and Marco Platzner},
  title =  {Online Scheduling for Block-partitioned
                  Reconfigurable Devices},
  booktitle =  DATE,
  key =    {Wal},
  year =   2003,
  address =  {Munich, Germany},
  month =  mar
}

@InProceedings{DalesMar03,
  author =   {Michael Dales},
  title =  {Managing a Reconfigurable Processor in a General
                  Purpose Workstation Environment},
  booktitle =  DATE,
  key =    {Dal},
  year =   2003,
  address =  {Munich, Germany},
  month =  mar
}

@InProceedings{WigleySep02,
  author =   {Grant B. Wigley and David A. Kearney and David
                  Warren},
  title =  {Introducing {ReConfigME}: An Operating System for
                  Reconfigurable Computing},
  booktitle =  {Proceedings of the 12th International Conference on
                  Field-Programmable Logic and Applications},
  key =    {Wig},
  year =   2002,
  address =  {Montpellier, France},
  month =  sep
}

@Manual{Altera03,
  key = {Altera Corp.},
  organization = {Altera Corp.},
  title =  {Altera Excalibur Devices},
  year =   2003,
  url =  {http://www.altera.com/literature/}
}

@Manual{Xilinx03,
  title =  {Xilinx {V}irtex {ProII} Devices},
  key = {Xilinx Inc.},
  organization = {Xilinx Inc.},
  year =   2003,
  url =  {http://www.xilinx.com/}
}

@InProceedings{WalderJun03,
  author =   {Herbert Walder and Marco Platzner},
  title =  {Reconfigurable Hardware Operating Systems: From
                  Design Concepts to Realizations},
  booktitle =  {Proceedings of the 3rd International Conference on
                  Engineering of Reconfigurable Systems and Algorithms
                  ({ERSA})},
  key =    {Wal},
  year =   2003,
  address =  {Las Vegas, NV},
  month =  jun
}

@InProceedings{LeeJun03,
  author =   "Lee, Tien-Lung and Bergmann, Neil W.",
  title =  "An Interface Methodology for Retargetable {FPGA}
                  Peripherals",
  booktitle =  "Proceedings of the 3rd International Conference on
                  Engineering of Reconfigurable Systems and Algorithms
                  ({ERSA})",
  key =    "Lee",
  year =   2003,
  address =  "Las Vegas, NV",
  month =  jun
}

@InProceedings{GharsalliJun02,
  author =   "Gharsalli, Ferid and Meftali, Samy and Rousseau,
                  Fr\'ed\'eric and Jerraya, Ahmed A.",
  title =  "Automatic Generation of Embedded Memory Wrapper for
                  Multiprocessor {SoC}",
  booktitle =  DAC02,
  key =    "Gha",
  year =   2002,
  address =  {New Orleans, LA},
  month =  jun
}

@InProceedings{LennardMar00,
  author =   "Lennard, Christopher K. and Schaumont, Patrick and
                  De Jong, Gjalt and Haverinen, Anssi and Hardee,
                  Pete",
  title =  "Standards for System-Level Design: Practical Reality
                  or Solution in Search of a Question?",
  booktitle =  DATE,
  key =    "Len",
  year =   2000,
  address =  "Paris, France",
  month =  mar,
  pages =  "576--583"
}

@InProceedings{NolletJun03,
  author =   "Nollet, V. and Coene, P. and Verkest, D. and
                  Vernalde, S. and Lauwereins, R.",
  title =  "Designing an Operating System for a Heterogeneous
                  Reconfigurable {SoC}",
  booktitle =  "Reconfigurable Architectures Workshop ({RAW}),
                  Proceedings of the International Parallel and
                  Distributed Processing Symposium",
  key =    "Nol",
  year =   2003,
  address =  "Paris, France",
  month =  jun
}

@Manual{AMBA99,
  key = {ARM},
  organization = {ARM},
  title =  {AMBA Specification},
  year =   1999,
  url =  {http://www.arm.com/}
}


@Article{MencerFeb01,
  key =          "Menc",
  author =       "Mencer, Oskar and Platzner, Marco and Morf, Martin
                  and Flynn, Michael J.",
  title =        "Object-oriented Domain-Specific Compilers for
                  Programming {FPGA}s",
  journal =      IEEETVLSI,
  volume =       "9",
  number =       "1",
  pages =        "205--10",
  month =        feb,
  year =         2001
}

@Article{TredennickMay04,
  key =          "Tred",
  author =       "Tredennick, Nick and Shimamoto, Brion",
  title =        "Microprocessor Sunset",
  journal =      MPR,
  month =        "1~" # may,
  year =         2004
}

@Book{Nichols96,
  key =    "Nich",
  author =   "Nichols, Bradford",
  title =  "Pthreads Programming: A {POSIX} Standard for Better
                  Multiprocessing",
  publisher =  "O'Reilly and Associates",
  address =  "Sebastopol, CA",
  year =   1996,
  ISBN =   "1-56592-115-1"
}

@Book{Culler99,
  key =    "Cull",
  author =   "Culler, David E. and Singh, Jaswinder Pal and Gupta,
                  Anoop",
  title =  "Parallel Computer Architecture: A Hardware/software
                  Approach",
  publisher =  "Morgan Kaufmann",
  address =  "San Mateo, CA",
  year =   1999,
  ISBN =   "1-55860-343-3"
} 

@InProceedings{RothOct98,
  author =   "Amir Roth and Andreas Moshovos and Gurindar S. Sohi",
  key =    "Roth",
  title =  "Dependence Based Prefetching for Linked Data
                  Structures",
  booktitle =  ASPLOS98,
  year =   1998,
  month =  oct,
  isbn =   "1-58113-107-0",
  pages =  "115--26",
  address =  "San Jose, CA"
}

@InProceedings{JosephJun97,
  author =   "Doug Joseph and Dirk Grunwald",
  key =    "Jose",
  title =  "Prefetching Using {M}arkov Predictors",
  booktitle =  ISCA97,
  year =   1997,
  month =  jun,
  isbn =   "0-89791-901-7",
  pages =  "252--63",
  location =   "Denver, Colo."
}

@Article{SemeriaDec01,
  key =    "Seme",
  author =   "S\'em\'eria, Luc and Sato, Koichi and De Micheli,
                  Giovanni",
  title =  "Synthesis of Hardware Models in {C} with Pointers
                  and Complex Data Structures",
  journal =  IEEETVLSI,
  volume =   "9",
  number =   "6",
  pages =  "743--56",
  month =  dec,
  year =   "2001"
}

@InProceedings{YangOct99,
  key =          "Yang",
  author =       "Yang, Byung-Sun and Moon, Soo-Mook and Park,
                  Seongbae and Lee, Junpyo and Lee, SeungIl and Park,
                  Jinpyo and Chung, Yoo C. and Kim, Suhyun and
                  Ebcio\u{g}lu, Kemal and Altman, Erik",
  title =         "{LaTTe}: A {Java VM} {Just-in-Time} Compiler
                  with Fast and Efficient Register Allocation",
  booktitle =     PACT99,
  address =       "Newport Beach, CA",
  month =          oct,
  year =          1999
}
  
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% MVu End

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% BDD begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@article{AkersJun78,
  author = "Akers, S. B.",
  title = "Binary Decision Diagrams",
  journal = IEEETC,
  year = 1978,
  month = jun,
  volume = "27",
  number = "6",
  pages = "509--516"
}

@article{BryantAug86,
    author = "Randal E. Bryant",
    title = "Graph-Based Algorithms for Boolean Function Manipulation",
    journal = IEEETC,
    volume = "35",
    number = "8",
    pages = "677--691",
    month = aug,
    year = "1986"
}

@inproceedings{MinatoJun93,
 author = {{Shin-ichi} Minato},
 title = {Zero-suppressed {BDD}s for set manipulation in combinatorial problems},
 booktitle = DAC93,
 year = {1993},
 pages = {272--277},
 location = {Dallas, Texas, United States},
 publisher = {ACM Press},
 address = {New York, NY, USA}
}

@inproceedings{ChatalicXYZ00,
  author = {Chatalic, P. and Simon, L.},
  title = {{ZR}es: {T}he old {Davis-Putnam} procedure meets {ZBDD}s},
  booktitle = {Proceedings of the 17th Conference On Automated Deduction},
  year = "2000",
  pages = {449--454}
}


@inproceedings{HartensteinMar01,
  author = "R. Hartenstein",
  title = {{A} Decade of Reconfigurable Computing: A Visionary Retrospective},
  booktitle = DATE,
  year = "2001",
  month = mar,
  pages = {642--649}
}

@inproceedings{MeiFeb04,
  author = "Mei, B. and Vernalde, S. and Verkest, D. and Lauwereins, R.", 
  title = {{D}esign Methodology for a Tightly Coupled {VLIW}/Reconfigurable Matrix Architecture: A Case Study},
  booktitle = DATE,
  year = "2004",
  month = feb,
  pages = {1224--1229, vol.2}
}

@inproceedings{MirskyApr96,
  title={{MATRIX: a Reconfigurable Computing Architecture With
                  Configurable Instruction Distribution and Deployable
                  Resources}},
  author={Mirsky, E. and DeHon, A.},
  booktitle=FCCM96,
  pages={157--166},
  year={1996},
  month = apr,
  publisher = {IEEE},
  address = {Napa Valley, CA, USA}
}

@inproceedings{MeiDec02,
  title={{DRESC}: A Retargetable Compiler for Coarse-Grained Reconfigurable Architectures},
  author={Mei, B. and Vernalde, S. and Verkest, D. and De Man, H. and Lauwereins, R.},
  booktitle={Proceedings of the IEEE International Conference on Field-Programmable Technology},
  pages={166--173},
  year={2002},
  month=dec
}

@inproceedings{GuoJul03,
 author = {Yuanqing Guo and Gerard J.M. Smit and Hajo Broersma and Paul M. Heysters},
 title = {A Graph Covering Algorithm for a Coarse-Grain Reconfigurable System},
 booktitle = LCTES03,
 month = jul,
 year = {2003},
 pages = {199--208},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@inproceedings{AhnMar06,
  title={A Spatial Mapping Algorithm for Heterogeneous Coarse-Grained Reconfigurable Architectures},
  author={Ahn, M. and Yoon, J.W. and Paek, Y. and Kim, Y. and Kiemb, M. and Choi, K.},
  booktitle=DATE,
  pages={363--368},
  year={2006},
  publisher={European Design and Automation Association 3001 Leuven, Belgium},
  month=mar
}

@InProceedings{YoonJan08,
  author =   {Yoon, Jonghee W. and Shrivastava, Aviral and Park, Sanghyun
                  and Ahn, Minwook and Jeyapaul, Reiley and Paek, Yunheung},
  title =  {{SPKM}: A Novel Graph-Drawing based Algorithm for Application
                  Mapping onto Coarse-Grained Reconfigurable Architectures},
  booktitle =  ASPDAC,
  year =   2008,
  address =  {Seoul, South Korea},
  month =  jan,
}

@inproceedings{GeissSep06,
  author = {Gei{\ss}, Rubino and Batz, Gernot Veit and Grund, Daniel
            and Hack, Sebastian and Szalkowski, Adam},
  title = {{GrGen}: A Fast {SPO}-Based Graph Rewriting Tool},
  booktitle = ICGT06,
  year = 2006,
  address = {Natal, Brazil},
  month = sep
}

@inproceedings{MorraMar07,
  title={Using Rewriting Logic to Match Patterns of Instructions from a
                  Compiler Intermediate Form to Coarse-Grained
                  Processing Elements},
  author={Morra, Carlos and Cardoso, Jo\~ao M. P. and Becker, J\"urgen},
  booktitle=IPDPS07,
  year={2007},
  month=mar,
  pages={1-8},
}

@article{SinghMay00,
    author = "Singh, H. and Ming-Hau, L. and Guangming, L. and Kurdahi, F. J. 
    and Bagherzadeh, N. and Chaves Filho, E. M.",
    title = {MorphoSys: An Integrated Reconfigurable System for Data-Parallel 
    Computation-Intensive Applications},
    journal = IEEETC,
    volume = "49",
    number = "5",
    pages = "465--481",
    month = May,
    year = "2000"
}

@inproceedings{HartensteinAug99,
  author = "Hartenstein, R. W. and Herz, M. and Hoffmann, T. and 
           Nageldinger, U.",
  title = {{M}apping Applications onto reconfigurable {K}ress{A}rrays},
  booktitle = FPL99,
  year = "1999",
  month = aug,
  pages = {385--390}
}
 
@inproceedings{CampiApr07,
  author = "Campi, F. and Deledda, A. and Pizzotti, M. and Ciccarelli, L. and
  Rolandi, P. and Mucci, C. and Lodi, A. and Vitkovski, A. and Vanzolini, L.",
  title = {{A} dynamically adaptive {DSP} for heterogeneous reconfigurable 
  platforms},
  booktitle =  DATE,
  year = "2007",
  month = apr,
  pages = {1--6}
}

@inproceedings{EbelingSep96,
  title={{RaPiD: Reconfigurable Pipelined Datapath}},
  author={Ebeling, Carl and Cronquist, Darren C. and Franklin, Paul},
  booktitle =FPL96,
  pages={126--35},
  month = sep,
  year={1996},
  publisher={Springer},
  address =      {Darmstadt, Germany},
}

@inproceedings{FisherJan01,
  author = "Fisher, C. and Rennie, K. and Xing, G. and Berg, S. G. and Bolding, 
  K. and Naegle, J. H. and Parshall, D. and Portnov, D. and Sulejmanpasic, A. 
  and Ebeling, C.",
  title = {{A}n Emulator for Exploring {R}a{P}i{D} Configurable Computing 
  Architectures},
  booktitle =  FPL01,
  month = jan,
  year = "2001",
  pages = {17--26}
}

@inproceedings{GoldsteinMay99,
  author = "Goldstein, S.C. and Schmit, H. and Moe, M. and Budiu, M. and 
  Cadambi, S. and Taylor, R. R. and Laufer, R.",
  title = {{P}ipe{R}ench: A Coprocessor for Streaming Multimedia 
  Acceleration},
  booktitle =  ISCA99,
  month = may,
  year = "1999",
  pages = {28--39}
}

@inproceedings{BennettJun07,
  author={Bennett, R.V. and Murray, A.C. and Franke, B. and Topham, N.},
  title={Combining Source-to-source Transformations and Processor Instruction Set Extensions for the Automated Design-Space Exploration of Embedded Systems},
  booktitle =LCTES07,
  pages={83--92},
  month = jun,
  year={2007},
  publisher={ACM Press New York, NY, USA}
}
@inproceedings{MurrayMar12,
  author    = {Alastair Colin Murray and
               Bj{\"o}rn Franke},
  title     = {Compiling for automatically generated instruction set extensions},
  booktitle = {CGO12},
  year      = {2012},
  pages     = {13-22},
}

@InCollection{BouwensJun07,
  author =       "Bouwens, F. and Berekovic, M. and Kanstein, A. and 
                 Gaydadjiev, G.",
  title =  {{A}rchitectural Exploration of the {ADRES} Coarse-Grained 
                 Reconfigurable Array},
  booktitle =  {Reconfigurable Computing: Architectures, Tools and 
                 Applications},
  pages =  {1--13},
  publisher =  {Springer},
  year =   2007,
  volume =   4419,
  series =   LNCS,
  address =  {Berlin, Germany},
  month =  Jun
}


@Article{WeingoldSep97,
  author =   "Waingold, E. and Taylor, M. and Srikrishna, D. and Sarkar, V.
                 and Lee, W. and Lee, V. and Kim, J. and Frank, M. and Finch, P.
                 and Barua, R. and Babb, J. and Amarasinghe, S. 
                 and Agarwal, A.",
  title =  {{B}aring it all to software: {R}aw machines},
  journal =  IEEECOMP,
  volume =   30,
  number =   9,
  pages =  {86--93},
  month =  Sep,
  year =   1997
}

@inproceedings{RigoOct04,
  author = "Rigo, S. and Araujo, G. and Bartholomeu, M. and Azevedo, R.",
  title = {{A}rch{C}: A {S}ystem{C}-Based Architecture Description Language},
  booktitle =  SBAC04,
  year = "2004",
  month = oct,
  pages = {66--73}
}

@inproceedings{HalambiMar99,
  author =  "Halambi, A. and Grun, P. and Ganesh, V. and Khare, A. and Dutt, N.
  and Nicolau, A.",
  title = {{EXPRESSION}: a language for architecture exploration through 
  compiler/simulator retargetability},
  booktitle =  DATE,
  year = "1999",
  month = mar,
  pages = {485--490}
}

@article{TomisakaJan99,
  author = {Tomisaka, M. and Yoneda, T.},
  title = {Partial order reduction in symbolic state space traversal using {ZBDD}s},
  journal = {{IEICE} Transaction Fundamentals},
  volume = {{E00-D}},
  number = {1},
  year = {1999},
  month = jan,
  pages = {1--8}
}

@misc{MishchenkoJun01,
  author = {Alan Mishchenko},
  title = {An introduction to {Z}ero-{S}uppressed {B}inary {D}ecision {D}iagrams},
  url = {http://www.eecs.berkeley.edu/~alanmi/publications/2001/tech01_zdd.pdf},
  month = jun,
  year = {2001}
}

@techreport{MishchenkoJan06,
     title = {Scalable {L}ogic {S}ynthesis using a {S}imple {C}ircuit {S}tructure},
     author = {Mishchenko, Alan and Brayton, Robert},
     group = {EECS Department},
     year = {2006},
     institution = {University of California, Berkeley, EECS Department},
     month = {01}
}

@Book{Knuth08a,
  key =          "Knu",
  author =       "Knuth, Donald E.",
  title =        "Fundamental Algorithms",
  series =       "The Art of Computer Programming",
  pubseries =    "{A}ddison-{W}esley Series in Computer Science and
                 Information Processing",
  volume =       "4, pre-fascicle 1a",
  publisher =    "Addison-Wesley",
  address =      "Reading, MA",
  year =         "2008",
}

@incollection{Knuth00,
  author={Knuth, Donald E.},
  title={{Dancing Links}},
  editor={Davies, J. and Roscoe, B. and Woodcock, J.},
  booktitle={Millenial Perspectives in Computer Science},
  pages={187--214},
  year={2000},
  publisher={Palgrave},
  address={Houndmills, England}
}

@article{GolombOct65,
  title={{Backtrack Programming}},
  author={Golomb, Solomon W. and Baumert, Leonard D.},
  journal={Journal of the ACM (JACM)},
  volume={12},
  number={4},
  pages={516--524},
  year={1965},
  publisher={ACM New York, NY, USA}
}

@misc{Somenzi98,
 author = {Fabio Somenzi},
 title = {{CUDD}: {C}olorado {U}niversity {D}ecision {D}iagram {P}ackage},
 url = {http://vlsi.colorado.edu/~fabio/CUDD/},
 year = {1998}
}

@misc{Vahidi03,
 author = {Arash Vahidi},
 title = {{JDD}, a pure {J}ava {BDD} and {Z-BDD} library},
 url = {http://javaddlib.sourceforge.net/jdd},
 year = {2003}
}

@inproceedings{CoudertJun93,
  author = "Olivier Coudert and Jean Christophe Madre and Henri Fraisse",
  title = "A New Viewpoint on Two-Level Logic Minimization",
  booktitle = DAC93,
  pages = "625-630",
  year = "1993",
  location = {Dallas, Texas, United States},
  publisher = {ACM Press},
  address = {New York, NY, USA}
}

@article{OkunoMay98,
    author = "Hiroshi G. Okuno and {Shin-ichi} Minato and Hideki Isozaki",
    title = "On the Properties of Combination Set Operations",
    journal = "Information Processing Letters",
    volume = "66",
    number = "4",
    pages = "195--199",
    month = may,
    year = "1998"
}

@inproceedings{CoudertMar97,
  author = "Olivier Coudert",
  title = "Solving graph optimization problems with {ZBDD}s",
  booktitle =  EDTC,
  month = mar,
  year =   1997,
  pages =  "224--228"
}

@inproceedings{JanssenJun01,
  author = "Geert Janssen",
  title = "Design of a pointerless {BDD} package",
  booktitle = IWLS2001,
  month = jun,
  year = 2001
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Dominators begin

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


@inproceedings{GuptaNov92,
 author = {Rajiv Gupta},
 title = {Generalized dominators and post-dominators},
 booktitle = POPL92,
 month = Nov,
 year = {1992},
 isbn = {0-89791-453-8},
 pages = {246--257},
 location = {Albuquerque, New Mexico, United States},
 publisher = {ACM Press},
 address = {New York, NY, USA},
 }
 
@article{moon1965cg,
  title={{On cliques in graphs}},
  author={Moon, John W. and Moser, Leo},
  journal={Israel Journal of Mathematics},
  volume={3},
  number={1},
  pages={23--28},
  year={1965},
  publisher={Springer}
}

@inproceedings{EppsteinJan05,
  title={{All maximal independent sets and dynamic dominance for sparse graphs}},
  author={Eppstein, David},
  booktitle={Proceedings of the sixteenth annual ACM-SIAM symposium on Discrete algorithms},
  pages={451--59},
  year={2005},
  month=jan,
  location = {Vancouver, BC, Canada},
  publisher={Society for Industrial and Applied Mathematics},
  address = {Philadelphia, PA, USA},
}

@inproceedings{DubrovaMay04,
  author    = {Elena Dubrova and Maxim Teslenko and Andr{\'e}s Martinelli},
  title     = {On relation between non-disjoint decomposition and multiple-vertex
               dominators.},
  booktitle = ISCAS04,
  month     = {May},
  year      = {2004},
  pages     = {493-496},
}

@article{ AlstrupDec99,
    author = "Stephen Alstrup and Dov Harel and Peter W. Lauridsen and Mikkel Thorup",
    title = "Dominators in Linear Time",
    journal = SIAMCOMP,
    volume = "28",
    number = "6",
    month = dec,
    pages = "2117--2132",
    year = "1999" }
    
@misc{SloaneOEIS,
  author = {Sloane, Neil J. A.},
  year = {2008},
  title = {The {O}n-{L}ine {E}ncyclopedia of {I}nteger {S}equences},
  url = {http://www.research.att.com/~njas/sequences/}
}

@book{Aho1973,
  author = {Alfred V. Aho and Jeffrey D. Ullman},
  title = {Theory of Parsing, Translation and Compiling},
  year = {1973},
  isbn = {0139145648},
  publisher = {Prentice Hall},
  series = {Prentice Hall Professional Technical Reference},
  address =      "Englewood Cliffs, NJ",
} 

@article{PurdomAug72,
  author    = {Paul Walton {Purdom Jr.} and
               Edward F. Moore},
  title     = {Immediate Predominators in a Directed Graph [H] (Algorithm 430).},
  journal   = "Communications of the {ACM}",
  volume    = 15,
  number    = 8,
  year      = 1972,
  month     = aug,
  pages     = {777-778}
}

@article{LengauerJul79,
  author = {Thomas Lengauer and Robert Endre Tarjan},
  title = {A fast algorithm for finding dominators in a flowgraph},
  journal = TOPLAS,
  volume = {1},
  number = {1},
  month = jul,
  year = {1979},
  issn = {0164-0925},
  pages = {121--141},
  publisher = {ACM Press},
  address = {New York, NY, USA},
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%
% Dominators End
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%
% Compilers Begin
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@book{Aho88,
  author = {Alfred V. Aho and Ravi Sethi and Jeffrey D. Ullman},
  title = "Compilers: Principles, Techniques and Tools",
  publisher = "Addison-Wesley",
  address =  "Reading, MA",
  year = "1988"
}

@article{FraserSep92,
 author = {Christopher W. Fraser and David R. Hanson and Todd A. Proebsting},
 title = {Engineering a simple, efficient code-generator generator},
 journal = LOPLAS,
 volume = {1},
 number = {3},
 year = {1992},
 pages = {213--26},
 publisher = {ACM Press},
 address = {New York, NY, USA},
}


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%
% Phase ordering begin
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@inproceedings{CooperJun05,
 author = {Keith D. Cooper and Alexander Grosul
           and Timothy J. Harvey and Steven Reeves
           and Devika Subramanian and Linda Torczon and Todd Waterman},
 title = {{ACME}: {A}daptive {C}ompilation {M}ade {E}fficient},
 booktitle = LCTES05,
 year = {2005},
 month = jun,
 isbn = {1-59593-018-3},
 pages = {69--77},
 publisher = {ACM Press},
 address = {New York, NY, USA},
}

@InProceedings{KulkarniJun06,
  key =          "Kul",
  author =       "Kulkarni, P. and Whalley, D. and Tyson, G. and
                  Davidson, J.",
  title =         "In Search of Near-Optimal Optimization Phase Orderings",
  booktitle =     LCTES06,
  pages =         {83--92},
  month =         jun,
  year =          2006
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%
% Phase ordering end
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%
% SSA begin
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@article{ CytronOct91,
    author = "Ron Cytron and Jeanne Ferrante and Barry K. Rosen and Mark N. Wegman and F. Kenneth Zadeck",
    title = "Efficiently Computing Static Single Assignment Form and the Control Dependence Graph",
    journal = TOPLAS,
    volume = 13,
    number = "4",
    month = "October",
    publisher = "ACM Press",
    pages = "451--490",
    year = "1991" }

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%
% SSA end
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%
% Graph algorithms begin
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@article{Moon65,
  title={On cliques in graphs},
  author={Moon, J.W. and Moser, L.},
  journal={Israel Journal of Mathematics},
  volume={3},
  number={1},
  pages={23--28},
  year={1965},
  publisher={Springer}
}

@article{ McKay81,
  author  = {Brendan D. McKay},
  title   = {Practical graph isomorphism},
  journal = {Congressus Numerantium},
  year    = 1981,
  volume  = 30,
  pages   = {45--87},
  url   = {http://cs.anu.edu.au/people/bdm/nauty/}}

@article{CordellaOct04,
 author = {Cordella, Luigi and Foggia, Pasquale and Sansone, Carlo and Vento, Mario},
 title = {A (Sub)Graph Isomorphism Algorithm for Matching Large Graphs},
 journal = TOPAMI,
 volume = {26},
 number = {10},
 month = oct,
 year = {2004},
 pages = {1367--1372},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 }

@inproceedings{DrewekeMar07,
  author = {A. Dreweke and M. Worlein and I. Fischer and D. Schell and Th. Meinl and M. Philippsen},
  title = {Graph-Based Procedural Abstraction},
  booktitle = CGO07,
  month = mar,
  year = {2007},
  pages = {259--270},
  publisher = {IEEE Computer Society},
  address = {Los Alamitos, CA, USA},
}

@incollection{Schfurr97,
 author = {A. Schf\"{u}rr},
 title = {Programmed graph replacement systems},
 booktitle = {Handbook of graph grammars and computing by graph transformation: volume I. foundations},
 year = {1997},
 isbn = {98-102288-48},
 pages = {479--546},
 publisher = {World Scientific Publishing Co., Inc.},
 address = {River Edge, NJ, USA},
 }

@phdthesis{Yu96,
  title={{The Two-machine Flow Shop Problem with Delays and the One-machine Total Tardiness Problem}},
  author={Yu, W.},
  year=1996,
  school={Eindhoven University of Technology}
}

@inproceedings{MucciApr07,
  author = "Mucci, C. and Vanzolini, L. and Lodi, A. and Deledda, A. and Guerrieri, R. and Campi, F and Toma, M.", 
  title = {{I}mplementation of {AES/R}ijndael on a dynamically reconfigurable architecture},
  booktitle = DATE,
  year = "2007",
  month = apr,
  pages = {1--6}
}

@Misc{BitwiseMit,
  key =          "Bitwise",
  title =        {{Bitwise benchmarks}},
  url = {http://www.cag.lcs.mit.edu/bitwise/bitwise\_benchmarks.htm},
  note =         {},
  year =         {1999}
}

@Misc{Mibench,
  key =          "Mibench",
  title =        {{Mibench Benchmark Suite} http://www.eecs.umich.edu/mibench},
  url = {http://www.eecs.umich.edu/mibench}
}

@Misc{MediaBenchAug06,
  author =          {"MediaBench Consortium"},
  title =        {MediaBench II Benchmark Suite},
  howpublished = "\url{http://euler.slu.edu/~fritts/mediabench/}",
  month = aug,
  year = 2006
}

@InProceedings{GrosserApr12,
title     = "{Polly - Performing polyhedral optimizations on a low-level intermediate representation}",
    author    = {Tobias Grosser, Armin Groesslinger, Christian Lengauer},
booktitle = {Parallel Processing Letters},
year = {2012},
month = {Apr}
}

@InProceedings{JohnsonJun94,
  title={The program structure tree: Computing control regions in linear time},
  author={Johnson, Richard and Pearson, David and Pingali, Keshav},
  booktitle=SIGPLAN,
  volume={29},
  number={6},
  pages={171--185},
  month     = jun,
  year={1994},
  organization={ACM}
  }

@InProceedings{LattnerMar04,
    author    = {Chris Lattner and Vikram Adve},
    title     = {{LLVM}: A Compilation Framework for Lifelong Program Analysis \& Transformation},
    booktitle = CGO04,
    pages={75--88},
    month     = mar,
    year      = {2004}
  }

@Misc{llvm,
  key =          "llvm",
  title =        {{LLVM} website},
  url = {http://llvm.org/}
}

@Misc{eembc,
  key =          "EEMBC",
  title =        {{EEMBC} website},
  url = {http://www.eembc.org/}
}


@Misc{Altera,
  key =          "Altera",
  year = 2011,
  title =        {{A}ltera website: www.altera.com},
  url = {http://www.altera.com/},
}

@misc{SilexicaFeb19,
   title = {Silexica website}, 
   url = {www.silexica.com}
}


@Misc{IntelFPGA,
  title =        {Intel {SoC FPGAs}},
  url = {www.intel.com/content/www/us/en/products/programmable/soc.html},
}


@Misc{Tensilica,
  key =          "Tensilica",
  title =        {{T}ensilica website},
  url = {http://www.tensilica.com/},
}

@Misc{Xilinx,
  key =          "Xilinx",
  title =        {{X}ilinx website},
  url = {http://www.xilinx.com/},
}

@article{RamakrishnaFeb96,
  title={{Iterative Modulo Scheduling}},
  author={Rau, R. B.},
  journal={International Journal of Parallel Processing},
  volume=24,
  number=1,
  pages={2--64},
  month=Feb,
  year=1996,
  publisher={}
}


@article{YuOct04,
  title={{Minimizing Makespan in a Two-Machine Flow Shop with Delays and Unit-Time Operations is NP-Hard}},
  author={Yu, W. and Hoogeveen, H. and Lenstra, J.K.},
  journal={Journal of Scheduling},
  volume=7,
  number=5,
  pages={333--348},
  month=oct,
  year=2004,
  publisher={Springer}
}

@article{BaumgarteSep03,
  title={{PACT-XPP - A Self-Reconfigurable Data Processing Architecture}},
  author={Baumgarte, V. and Elhers, G. and May, F. and Nuckel, A. and Vorback, M and Weinhardt, M},
  journal={Journal of Supercomputing},
  volume=26,
  number=2,
  pages={167--184},
  month=sep,
  year=2003,
  publisher={Springer}
}




@inproceedings{HeystersApr03,
  author = "Heysters, P.M. and Smit, G.J.M", 
  title = {{M}apping of {DSP} algorithms on the {MONTIUM} architecture},
  booktitle = "Parallel and Distributed Processing Symposium",
  year = "2003",
  month = apr,
  pages = {6pp.}
}


@inproceedings{MeiSep03,
  author = "Mei, Bingfeng. and Vernalde, Serge and Verkest, Diederik and De Man, Hugo and Lauwereins, Rudy", 
  title = {Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling.},
  booktitle = DATE,
  year = "2003",
  month = Sep,
  pages = {255-261}
}

@inproceedings{MarianiAug2009,
  author = "Mariani, Giovanni and Palermo, Gianluca and Slivano, Cristina and Zaccaria, Vittorio",
  title = {Meta-model Assisted Optimization for Design Space Exploration of Multi-Processor Systems-on-Chip},
  booktitle = "Proceedings of 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, DSD09",
  year = "2009",
  month = aug,
  pages = {383-389}
  }
  
  
@Misc{ITRS,
  key =          "ITRS",
  author =       {},
  title =        {International Technology Roadmap for Semiconductors. Executive Summary, 2005 and 2007.},
  url = {http://public.itrs.net/},
  year =  2007
}



@Manual{SOPC,
  key = {Altera},
  organization =   {Altera Corp.},
  title =  { {SOPC} Builder User Guide},
  year = 2010,
    url = {www.altera.mobi/literature/ug/ug\_sopc\_builder.pdf}
}

@inproceedings{WiltonMay01,
  author = "Wilton, S. J. E. and Saleh, R.",
  title = {Programmable logic {IP} cores in {SoC} design: opportunities and challenges},
  booktitle = CICC,
  year = "2001",
  month = may,
  pages = {63--66}
  }
  
@inproceedings{MagarshackAug03,
  author = "Magarshack, P. and Paulin, P.G.",
  title = {System-on-chip beyond the nanometer wall},
  booktitle = DAC03,
  year = "2003",
  month = aug,
  pages = {419--424}
  }
  

@inproceedings{KusseAug98,
  author = "Kusse, E. and Rabaey, J.",
  title = {Low-energy embedded {FPGA} structures},
  booktitle = "Proceedings of the 1998 International Symposium on Low Power Electronics and Design.",
  year = "1998",
  month = aug,
  pages = {155--159}
  }
  
  
@Manual{IntelMulticore,
  organization =   {Intel Corp.},
  year = 2006,
  title =  {Intel Multi-{C}ore Processors},
    url = {www.intel.com/technology/architecture/downloads/quad-core-06.pdf},
}
  
  
@Manual{AmdMulticore,
  organization =   {{AMD} Corp.},
  title =  {{AMD} Multi-core White Paper},
  year = 2005,
    url = {www.sun.com/emrkt/innercircle/newsletter/0505multicore\_wp.pdf },
}

@Manual{HpMpi,
  organization =   {HP Corp.},
  title =  {{HP-MPI} User's Guide },
    year = 2007,
    url = {docs.hp.com/en/B6060-96024/B6060-96024.pdf},
}


@Manual{Cuda,
  organization =   {{NVIDIA} Corp.},
  title =  {{CUDA} Programming Guide},
  year = 2010,
  url = {developer.download.nvidia.com/compute/cuda/3\_0/toolkit/docs/ \\
           NVIDIA\_CUDA\_Programming\_Guide.pdf}
}


@Manual{OpenCL,
  organization =   {{NVIDIA} Corp.},
  title =  {{OpenCL} Programming Guide},
  year = 2010,
  url = {developer.download.nvidia.com/compute/cuda/3\_1/toolkit/docs/ \\
             NVIDIA OpenCL Programming Guide.pdf}
}
 

@inproceedings{ElsenNov06,
  author = "Elsen, Erich and Houston, Mike and Vishal, V. and Darve, Eric and Hanrahan, Pat and Pande, Vijay",
  title = {{N-B}ody simulation on {GPU}s},
  booktitle = "Proceedings of the 2006 ACM/IEEE conference on Supercomputing",
  year = "2006",
  month = nov
  }
  

@article{PreisJul09,
  title = {{GPU} accelerated {M}onte {C}arlo simulation of the 2D and 3D Ising model},  
  author = "Preis, Tobias and Virnau, Peter and Paul, Wolfgang and Schneider, Johannes J.",
  journal = {Journal of Computational Physics},
 volume=228,
  number=12,
  pages={4468--4477},
  month=jul,
  year=2009,
  publisher={Academic Press Professional, Inc.}
}

@article{AsanovicOct09,
 author = {Asanovic, Krste and Bodik, Rastislav and Demmel, James and Keaveny, Tony and Keutzer, Kurt and Kubiatowicz, John and Morgan, Nelson and Patterson, David and Sen, Koushik and Wawrzynek, John and Wessel, David and Yelick, Katherine},
 title = {A view of the parallel computing landscape},
 journal = {Commun. ACM},
 volume = 52,
 number = 10,
 pages = {56--67},
 month = oct,
 year = 2009,
  publisher = {ACM}
} 


@Book{Chapman08,
  author =   {Chapman, Barbara and Jost, Gabriele and van der Pas, Ruud},
  title =  {Using {O}pen{MP}: portable shared memory parallel programming},
  publisher =  {The {MIT} press},
  year =   2008,
  address =  {Cambridge, Massachusetts},
}



@article{Cherepacha96,
  author = "Cherepacha, Don and Lewis, David",
  title = {{DP-FPGA}: an {FPGA} architecture optimized for datapaths},
  journal = "VLSI Design",
  year = "1996",
  volume = 4,
  number = 4,
  pages = {329--343}
  }
  
 


@inproceedings{BriskJun07,
 author = {Brisk, Philip and Verma, Ajay K. and Ienne, Paolo and Parandeh-Afshar, Hadi},
 title = {Enhancing {FPGA} performance for arithmetic circuits},
 booktitle = DAC07,
 month = jun,
 year = {2007},
 pages = {334--337},
 publisher = {ACM},
 address = {New York, NY, USA}
} 


@article{MiyamoriFeb99,
  author = "Miyamori, T. and Olukotun, K.",
  title = {{REMARC}: Reconfigurable Multimedia Array Coprocessor},
  journal = IEICETIS,
  year = "1999",
  volume = 82,
  number = 2,
  pages = {389--397}
  }


@article{EnzlerApr05,
title = "System-level performance evaluation of reconfigurable processors",
journal = "Microprocessors and Microsystems",
volume = "29",
number = "2-3",
pages = "63 - 73",
year = "2005",
author = "R. Enzler. R. and Plessl, C. and Platzner, M."
}


@incollection {Tang00,
   author = {Tang, Xinan and Aalsma, Manning and Jou, Raymond},
   title = {A Compiler Directed Approach to Hiding Configuration Latency in Chameleon Processors},
   booktitle = {Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing},
   series = {Lecture Notes in Computer Science},
   publisher = {Springer Berlin / Heidelberg},
   pages = {29-38},
   volume = {1896},
   year = {2000}
}

@inproceedings{MishraOct2006,
 author = {Mishra, Mahim and Callahan, Timothy J. and Chelcea, Tiberiu and Venkataramani, Girish and Goldstein, Seth C. and Budiu, Mihai},
 title = {Tartan: evaluating spatial computation for whole program execution},
 booktitle = {Proceedings of the 12th international conference on Architectural support for programming languages and operating systems},
 year = {2006},
 month = oct,
  location = {San Jose, California, USA},
 pages = {163--174},
  publisher = {ACM},
 address = {New York, NY, USA}
 } 




@article{KuhnleSep08,
author = {Matthias Kuhnle and Michael Hubner and Jurgen Becker and Antonio Deledda and Claudio Mucci and Florian Ries and Antonio Marcello Coppola and Lorenzo Pieralisi and Riccardo Locatelli and Giuseppe Maruccia and Tommaso DeMarco and Fabio Campi},
title = {An Interconnect Strategy for a Heterogeneous, Reconfigurable SoC},
journal ={IEEE Design and Test of Computers},
volume = {25},
year = {2008},
month = sep,
pages = {442-451},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}



@incollection {CardosoJan02,
   author = {Cardoso, Jo?o and Weinhardt, Markus},
   title = {XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture},
   booktitle = {Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream},
   series = {Lecture Notes in Computer Science},
   publisher = {Springer Berlin / Heidelberg},
   pages = {207-226},
   volume = {2438},
    year = {2002},
    month = jan
}


@inproceedings{MorraAug05,
 author = {Morra, C. and  Becker, J. and   Ayala-Rincon, M. and   Hartenstein, R.;   },
 title = {{FELIX}: using rewriting-logic for generating functionally equivalent implementations},
 booktitle = ICFPLA,
 year = {2005},
 month = aug,
 pages = {25--30}
 } 




@article{PurnaJun99,
  title={Temporal partitioning and scheduling data flow graphs for reconfigurable computers},
  author={Purna, K. and  Bhatia, D.},
  journal=IEEETC,
  volume=48,
  number=6,
  pages={579--590},
  month=Jun,
  year=1999
}


@article{Kennedy94,
  author = {Kennedy, Ken and  Kinley, Kathryn},
  title = {Maximizing Loop Parallelism and Improving Data Locality via Loop Fusion and Distribution},
  journal = "Lecture Notes in Computer Science",
  volume = 768,
  year = {1994},
  pages = {301--320}
}


@InProceedings{KaulFeb98,
  author =   {Kaul, M. and Vemuri, R.},
  title =  {Optimal temporal partitioning and synthesis for reconfigurable architectures},
  booktitle =  DAC98,
  year =   1998,
  address =  {Paris, France},
  month =  Feb
}

@InProceedings{LiuNov98,
  author =   {Liu, Huiqun and Wong, D.F.},
  title =  {Network flow based circuit partitioning for time-multiplexed {FPGA}s},
  booktitle =  ICCAD,
  year =   1998,
  pages= {497 - 504},
  address =  {New York, NY, USA},
  month =  Nov
}

@article{KernighanNov78,
  author = {Kernighan, B.W. and Lin, S.},
  title = {An Efficient Heuristic Procedure for Partitioning Graphs},
  journal = IEEETC, 
  year = {1978},
  pages = {1064--1068}
}

@inproceedings{LeeJun03b,
  author = "Lee, J.E. and Choi, K. and Dutt, N.D.", 
  title = {An Algorithm For Mapping Loops Onto Coarse-Grained Reconfigurable Architectures},
  booktitle = LCTES03,
  year = "2003",
  month = jun,
  pages = {183--188}  
}

@inproceedings{HatanakaMar07,
  author = "Hatanaka, A. and Bagherzadeh, N.", 
  title = {A Modulo Scheduling Algorithm for a Coarse-Grain Reconfigurable Array Template},
  booktitle = IPDPS07,
  year = "2007",
  month = mar,
  pages = {1--8}  
}

@inproceedings{ParkOct06,
  author = "Park, H. and Fan, K. and Kudlur, M. and Mahlke, S.", 
  title = {Modulo Graph Embedding: Mapping Applications onto Coarse-Grained Reconfigurable Architectures},
  booktitle = CASES,
  year = "2006",
  month = oct,
  pages = {136--146}  
}

@inproceedings{ParkOct08,
  author = "Park, H. and Fan, K. and Mahlke, S. and Oh, T. and Kim, H. and Kim, H.S.", 
  title = {Edge-centric Modulo Scheduling for Coarse-Grained Reconfigurable Architectures},
  booktitle = PACT08,
  year = "2008",
  month = oct,
  pages = {166--176}  
}

@inproceedings{KimJan10,
  author = "Kim, Y. and Lee, J. and Shrivastava, A. and Yoon, J.", 
  title = {Memory-Aware Application Mapping on Coarse-Grained Reconfigurable Arrays},
  booktitle = HIPEAC,
  year = "2010",
  month = jan,
  pages = {171--185}  
}

@inproceedings{CongFeb05,
  author = "Cong, J. and Fan, Y. and Jagannathan, A. and Reinman, G. and Zhang, Z.", 
  title = {Instruction Set Extension with Shadow Registers for Configurable Processors},
  booktitle = FPGA05,
  year = "2005",
  month = feb,
  pages = {99--106}
}



@ inproceedings{PlesslJul05,
author={Plessl, C. and Platzner, M.},
booktitle= ASAP05, 
title={Zippy - a coarse-grained reconfigurable array with support for hardware virtualization},
year={2005},
month=jul,
pages={ 213 - 218}
}



@ inproceedings{MishraAug07,
author={Mishra, M. and Goldstein, S.C.},
title={Virtualization on the Tartan Reconfigurable Architecture},
booktitle= FPL07,
year={2007},
month=aug,
pages={323 -330}
}

@article{PattersonMar97,
  key =    {PattersonMar97},
  author =   "Patterson, D. and Anderson, T.  and  Cardwell, N.  and  Fromm, R. and Keeton, K. and  Kozyrakis, C. and  Thomas, R. and Yelick, K. ",
  title =  "A case for intelligent {RAM}",
  journal =  IEEEMICRO,
  volume =   "17",
  number =   2,
  pages =  "34--44",
  month =  mar,
  year = 1997,
}


@InProceedings{YiOct99,
  author =   {Yi Kang  and  Wei Huang and  Seung-Moon Yoo  and  Keen, D.  and  Zhenzhou Ge  and  Lam, V.  and  Pattnaik, P.  and  Torrellas, J.   },
  title = {Flex{RAM}: toward an advanced intelligent memory system},
  booktitle =  ICCD,
  year =   1999,
  month =  oct,
  pages = {192--201},
}

@InProceedings{OskinJun98,
  author =   {Oskin, M.  and  Chong, F.T. and   Sherwood, T.  },
  title = {Active Pages: a computation model for intelligent memory},
  booktitle =  ISCA98,
  year =   1998,
  month =  jun,
  pages = {192--203},
}


@article{MeiMar05,
  title={{Architecture exploration for a reconfigurable architecture template}},
  author={Mei, B. and Lambrechts, A. and Mignolet, J.-Y. and Verkest, D. and Lauwereins, R. },
  journal={Design and Test of Computers},
  volume=22,
  number=2,
  pages={90--101},
  month=mar,
  year=2005,
  publisher={IEEE}
}


@Article{AnsaloniJun11,
  author =   {Ansaloni, Giovanni and Bonzini, Paolo and Pozzi, Laura},
  title =    {{EGRA}: a {C}oarse {G}rained {R}econfigurable {A}rchitectural {T}emplate},
  journal =    IEEETVLSI,
  year =   2011,
  key =    {AnsaloniJun11},
  volume =   {19},
  number = {6} ,
  pages =  {1062--1074},
  month = jun
}

@article{HauckFeb04,
  key =    {HauckGeb04},
  author =   "Hauck, S. and Fry, T.W. and Hosler, M.M. and Kao, J.P.",
  title =  "The {C}himaera reconfigurable functional unit",
  journal =  IEEETVLSI,
  volume =   "12",
  number =   2,
  pages =  "206--217",
  month =  feb,
  year = 2004,
}

@Misc{Mentor,
  key =          "Mentor Graphics",
  title =        {{M}entor {G}raphics website},
  url = {http://www.mentor.com/},
}


@Manual{AlteraSOPCModelsim,
  key = {Altera},
  organization = {Altera Corp.},
  title =  {Simulating NiosII Embedded Processor Designs. },
  year =   2008,
  url =  {http://www.altera.com/literature/an/an351.pdf}
}


@InProceedings{AnsaloniMar11,
  author =       {Giovanni Ansaloni and Kazuyuki Tanimura and  Laura Pozzi and Nikil Dutt},
  title =        {Slack-aware Scheduling on Coarse Grained Reconfigurable Arrays},
  booktitle =    DATE,
  year =         2011,
  pages =  {1--4},
  address =      {Grenoble, France},
  month =        mar,
}

@InProceedings{CardosoSep02,
  author =   {Cardoso, Joao M. P. and Weinhardt, Markus},
  title =  {{XPP-VC}: A {C} compiler with temporal partitioning for the {PACT-XPP} architecture},
  booktitle =  FPL02,
  year =   2002,
  address =  {Montpellier, France},
  month =  Sep
}

@phdthesis{Shields01,
  title={{Area efficient layouts of binary trees in grids}},
  author={Shields, C.},
  year=2001,
  school={University of Texas at Dallas}
}

@article{HartJul68,
    author = "Hart, P.E. and  Nilsson, N.J. and Raphael, B.",
    title = {A Formal Basis for the Heuristic Determination of Minimum Cost Paths},
    journal = IEEETSSC,
    volume = "4",
    number = "2",
    pages = "100--107",
    month = jul,
    year = "1968"
}


@InProceedings{AnsaloniOct08,
  author =       {Giovanni Ansaloni and Paolo Bonzini and  Laura Pozzi},
  title =        {Evaluating flexible {CGRA} cells},
  booktitle =    AMWAS,
  year =         2008,
  pages =  {},
  address =      {Lugano, Switzerland},
  month =        oct,
}


@techreport{AnsaloniSep08,
  author =    {Giovanni Ansaloni and Robert Najvirt and  Laura Pozzi},
  title =  {Interfacing a {CGRA} Template as an Intelligent Memory},
  year =   {2008},
  month =  Sep,
  institution =  "University of Lugano, Switzerland"
}





@article{ShalfJul07,
   author = {{Shalf}, J.},
    title = "{The new landscape of parallel computer architecture}",
  journal = {Journal of Physics Conference Series},
     year = 2007,
    month = jul,
   volume = 78,
   number = 1,
    pages = {1--15}
}

@article{instrumentsNov13,
  author={Texas Instruments},
  title={Multicore {DSP} + {ARM} {K}eyStone {II} {S}ystem-on-{C}hip {(SoC)}},
  year={2013}
}

@ InProceedings{KahngJan01,
author={Kahng, A.B.},
booktitle= ASPDAC, 
title={Design technology productivity in the DSM era},
year={2001},
month= jan,
pages={443 -448},
}

@ InProceedings{AnsaloniJun11subm,
author={Ansaloni, G. and Pozzi, L.},
booktitle= SASP11, 
title={An Efficient Loop Partitioning Algorithm for Coarse Grained Reconfigurable Arrays, submitted paper},
year={2011},
month= jun,
pages={},
}



@InProceedings{ToiNov06,
author={Toi, T. and Nakamura, N. and Kato, Y. and Awashima, T. and Wakabayashi, K. and Li Jing},
booktitle=ICCAD,
title={High-Level Synthesis Challenges and Solutions for a Dynamically Reconfigurable Processor},
year={2006},
month=nov,
pages={702 -708},
}

@InProceedings{ParkOct09,
 author = {Park, Yongjun and Park, Hyunchul and Mahlke, Scott},
 title = {{CGRA} express: accelerating execution using dynamic operation fusion},
 booktitle =CASES,
 month= oct,
 year = {2009},
 pages = {271--280},
} 


@incollection {Barat03,
   author = {Barat, Francisco and Jayapala, Murali and Vander Aa, Tom and Lauwereins, Rudy and Deconinck, Geert and Corporaal, Henk},
   title = {Low Power Coarse-Grained Reconfigurable Instruction Set Processor},
   booktitle = {Field Programmable Logic and Application},
   series = {Lecture Notes in Computer Science},
   editor = {Y. K. Cheung, Peter and Constantinides, George},
   publisher = {Springer Berlin / Heidelberg},
   pages = {230-239},
   volume = {2778},
   year = {2003}
}


@inproceedings{HaaBOct2014,
 author = {Haa\ss, Martin and Bauer, Lars and Henkel, J\"{o}rg},
 title = {Automatic Custom Instruction Identification in Memory Streaming Algorithms},
 booktitle = CASES,
 month= oct,
 year = {2014},
 pages = {1--9},
} 

@inproceedings{GuoJun04,
  author    = {Zhi Guo and
               Betul Buyukkurt and
               Walid A. Najjar},
  title     = {Input data reuse in compiling window operations onto reconfigurable
               hardware},
  booktitle = LCTES04,
  pages     = {249--256},
  year      = {2004},
}

@inproceedings{Vivado12,
  author    = {F. Valina},
  title ={Implementing Memory Structures for Video Processing in the {V}ivado {HLS} Tool},
  booktitle = {Xilinx},
  month = sep,
  year = 2012,
}

@inproceedings{Zynq16,
  title={A {Z}ynq Accelerator for Floating Point Matrix Multiplication Designed with
{V}ivado {HLS}},
  author={Bagni, Daniele and Di Fresco, A. and Noguera, J and Vallina, F. M.},
  month = jan,
    booktitle = {Xilinx},
  year={2016}
}

@Misc{VivadoHLS,
  key =    {VivadoHLS},
  title =  {Vivado High-Level Synthesis},
  url =         {http://www.xilinx.com/products/design-tools/vivado/integration/esl-design.html}
}


@inproceedings{MeeusMar14,
  author    = {Wim Meeus and
               Dirk Stroobandt},
  title     = {Automating data reuse in High-Level Synthesis},
  booktitle = DATE,
  month =  mar,
  pages     = {1--4},
  year      = {2014},
}

@inproceedings{PouchetFeb13,
 author = {Pouchet, Louis-Noel and Zhang, Peng and Sadayappan, P. and Cong, Jason},
 title = {Polyhedral-based Data Reuse Optimization for Configurable Computing},
 booktitle = FPGA13,
 year = {2013},
 month = feb,
 pages = {29--38},
 } 

@inproceedings{AliasMar13,
  author    = {Alias, Christophe and Darte, Alain and Plesco, Alexandru},
  title     = {Optimizing remote accesses for offloaded kernels: application to high-level synthesis for {FPGA}.},
  booktitle = DATE,
  month =  mar,
  pages     = { 575--580},
  year      = {2013},
}
% removed this from above  address =   {Dresden, Germany},


@inproceedings{SchmidJul15,
  title={Loop coarsening in {C}-based high-level synthesis},
  author={Schmid, Moritz and Reiche, Oliver and Hannig, Frank and Teich, J{\"u}rgen},
  booktitle=ASAP15,
  pages={166--173},
  year={2015},
   month = jul,
}

%%%%%% TACO %%%%

@Misc{ArcDec16,
  title =        {{ARC} Processor Cores},
  howpublished = "\url{www.synopsys.com/designware-ip/processor-solutions/arc-processors.html}",
   author={Synopsys},
   month = dec,
  year =         {2016}
}


@Misc{ArriaNov16,
  title =        {Arria 10 {SoCs}: Highest System Level Integration {SoC} in production},
  howpublished = "\url{www.altera.com/products/soc/portfolio/arria-10-soc/overview.html}",
     author={Altera},
   month = nov,
  year =         {2016}
}


@Misc{ZynqMar17,
  title =        {Xilinx All Programmable {SoC} portfolio},
  author = {Xilinx},
  howpublished = "\url{www.xilinx.com/products/silicon-devices/soc.html}",
month = mar,
  year =         {2017}
}


@article{NikhilAug11,
  title={Abstraction in hardware system design},
  author={Nikhil, Rishiyur S},
  journal={Queue},
  volume={9},
  number={8},
  pages={40},
  year={2011},
  month=aug
}

@inproceedings{BachrachJun12,
  title={Chisel: constructing hardware in a {S}cala embedded language},
  author={Bachrach, Jonathan and Vo, Huy and Richards, Brian and Lee, Yunsup and Waterman, Andrew and Avi{\v{z}}ienis, Rimas and Wawrzynek, John and Asanovi{\'c}, Krste},
  booktitle=DAC12,
  pages={1216--1225},
  year={2012},
  month=jun
}

@inproceedings{GreavesAug10,
  title={Designing application specific circuits with concurrent {C}\# programs},
  author={Greaves, David and Singh, Satnam},
  booktitle=MEMOCODE10,
  pages={21--30},
  year={2010},
    month=aug
}

@inproceedings{GuoMar05,
  title={Optimized generation of data-path from {C} codes for {FPGAs}},
  author={Guo, Zhi and Buyukkurt, Betul and Najjar, Walid and Vissers, Kees},
  booktitle=DATE,
  pages={112--117},
  year={2005},
  month=mar
}

@Misc{StratusHLSApr16,
  author = {Cadence},
  title =  {Stratus High-Level Synthesis},
  howpublished = "\url{www.cadence.com/content/cadence-www/global/en_US/home/tools/digital-design-and-signoff/synthesis/stratus-high-level-synthesis.html}",
  month = apr,
  year = {2016}
}

@Misc{TensilicaMar17,
  author = {Cadence},
  title =  {Tensilica Customizable Processors},
  howpublished = "\url{https://ip.cadence.com/ipportfolio/tensilica-ip/xtensa-customizable}",
  month = mar,
  year = {2017}
}

@Misc{VivadoHLSMar17,
  author = {Xilinx},
  title =  {Vivado High-Level Synthesis},
  howpublished = "\url{www.xilinx.com/products/design-tools/vivado/integration/esl-design.html}",
  month = mar,
  year = {2017}
}

@Misc{OpensslDec98,
  author = {The Open{SSL} Project},
  title =  {Open{SSL} Library},
  howpublished = "\url{www.openssl.org}",
  month = Dec,
  year = {1998}
}

@inproceedings{ShagrithayaJun13,
  title={Enabling development of {OpenCL} applications on {FPGA} platforms},
  author={Shagrithaya, Kavya and Kepa, Krzysztof and Athanas, Peter},
  booktitle=ASAP13,
  pages={26--30},
  year={2013},
  month=jun
}

@inproceedings{AuerbachJun12,
  title={A compiler and runtime for heterogeneous computing},
  author={Auerbach, Joshua and Bacon, David F and Burcea, Ioana and Cheng, Perry and Fink, Stephen J and Rabbah, Rodric and Shukla, Sunil},
  booktitle=DAC12,
  pages={271--276},
  year={2012},
  month=jun
}


%% Lorenzo Clustering-based heuristic ICCD2017
@inproceedings{LiuJun13,
  title={On Learning-Based Methods for Design-Space Exploration with High-Level Synthesis},
  author={Liu, Hung-Yi and Carloni, Luca P},
  booktitle=DAC13,
  pages={1--6},
  year={2013},
  organization={IEEE},
  month=jun
}

@article{SchaferJun12,
  title={Divide and Conquer High-Level Synthesis Design Space Exploration},
  author={Schafer, Benjamin Carrion and Wakabayashi, Kazutoshi},
  journal=TODAES,
  volume={17},
  number={3},
  pages={29:1--29:19},
  year={2012},
  publisher={ACM},
  month=jun
}

@inproceedings{SchaferJul09,
  title={{A}daptive {S}imulated {A}nnealer for {H}igh {L}evel {S}ynthesis {D}esign {S}pace {E}xploration},
  author={Schafer, Benjamin Carrion and Takenaka, Takashi and Wakabayashi, Kazutoshi},
  booktitle=VLSIDAT,
  pages={106--109},
  year={2009},
  organization={IEEE},
  month=jul
}

@article{SchaferDec10,
  title={{D}esign {S}pace {E}xploration {A}cceleration {T}hrough {O}peration {C}lustering},
  author={Schafer, Benjamin Carrion and Wakabayashi, Kazutoshi},
  journal=IEEETCAD,
  volume={29},
  number={1},
  pages={153--157},
  year={2010},
  publisher={IEEE},
  month=dec
}

@inproceedings{HaubeltApr03,
  title={{A}ccelerating {D}esign {S}pace {E}xploration {U}sing {P}areto-{F}ront {A}rithmetics [{S}o{C} design]},
  author={Haubelt, Christian and Teich, Jurgen},
  booktitle=ASPDAC,
  pages={525--531},
  year={2003},
  organization={IEEE},
  month=apr
}

@article{BilavarnAug06,
  title={{D}esign {S}pace {P}runing {T}hrough {E}arly {E}stimations of {A}rea/{D}elay {T}radeoffs for {FPGA} {I}mplementations},
  author={Bilavarn, Sebastien and Gogniat, Guy and Philippe, J-L and Bossuet, Lilian},
  journal=IEEETCAD,
  volume={25},
  number={10},
  pages={1950--1968},
  year={2006},
  publisher={IEEE},
  month=aug
}

@inproceedings{ZhongDec14,
  title={Design {S}pace {E}xploration of {M}ultiple {L}oops on {FPGA}s {U}sing {H}igh {L}evel {S}ynthesis}, 
  author={Zhong, Guanwen and Venkataramani, Vanchinathan and Liang, Yun and Mitra, Tulika and Niar, Smail},
  booktitle=ICCD,
  pages={456--463},
  year={2014},
  organization={IEEE},
  month=dec
}

@article{SchaferJul12,
  title={{M}achine {L}earning {P}redictive {M}odelling {H}igh-{L}evel {S}ynthesis {D}esign {S}pace {E}xploration}, 
  author={Schafer, Benjamin Carrion and Wakabayashi, Kazutoshi},
  journal=IET,
  volume={6},
  number={3},
  pages={153--159},
  year={2012},
  publisher={IET},
  month=jul
}

@Misc{MatlabStatisticsMachineLearningToolbox,
  key =    {MatlabSMLT },
  title =  {Statistics and Machine Learning Toolbox},
  url =         {https://ch.mathworks.com/help/stats/}
}

@Misc{ROCCC,
  key =    {ROCCC},
  title =  {ROCCC, http://roccc.cs.ucr.edu/},
  url =         {http://roccc.cs.ucr.edu/}
}

@inproceedings{YuJun06,
  title={{A}ctive {L}earning via {T}ransductive {E}xperimental {D}esign},
  author={Yu, Kai and Bi, Jinbo and Tresp, Volker},
  booktitle=ICML06,
  pages={1081--1088},
  year={2006},
  organization={ACM},
  month=jun
}

@article{XydisOct14,
  title={{SPIRIT}: {S}pectral-{A}ware {P}areto {I}terative {R}efinement {O}ptimization for {S}upervised {H}igh-{L}evel {S}ynthesis},
  author={Xydis, Sotirios and Palermo, Gianluca and Zaccaria, Vittorio and Silvano, Cristina},
  journal=IEEETCAD,
  volume={34},
  number={1},
  pages={155--159},
  year={2015},
  publisher={IEEE},
  month=oct
}

@article{WardMar63,
  title={{H}ierarchical {G}rouping to {O}ptimize an {O}bjective {F}unction},
  author={Ward Jr, Joe H},
  journal=ASA,
  volume={58},
  number={301},
  pages={236--244},
  year={1963},
  publisher={Taylor \& Francis},
  month=mar
}

@article{BreimanOct01,
  title={{R}andom {F}orests},
  author={Breiman, Leo},
  journal={Machine learning},
  volume={45},
  number={1},
  pages={5--32},
  year={2001},
  publisher={Springer},
  month=oct
}

@article{GuptaOct04,
  title={{C}oordinated {P}arallelizing {C}ompiler {O}ptimizations and {H}igh-{L}evel {S}ynthesis},
  author={Gupta, Sumit and Gupta, Rajesh Kumar and Dutt, Nikil D and Nicolau, Alexandru},
  journal=TODAES,
  volume={9},
  number={4},
  pages={441--470},
  year={2004},
  publisher={ACM},
  month=oct
}

@ARTICLE{PalermoNov09,
author={Palermo, Gianluca and Silvano, Cristina and Zaccaria, Vittorio}, 
journal=IEEETCAD, 
title={{R}e{SPIR}: a {R}esponse {S}urface-{B}ased {P}areto {I}terative {R}efinement for {A}pplication-{S}pecific {D}esign {S}pace {E}xploration},
year={2009}, 
volume={28}, 
number={12}, 
pages={1816-1829}, 
month={Nov},
}

@article{MarianiMay12,
  title={{OSCAR}: {A}n {O}ptimization {M}ethodology {E}xploiting {S}patial {C}orrelation in {M}ulticore {D}esign {S}paces},
  author={Mariani, Giovanni and Palermo, Gianluca and Zaccaria, Vittorio and Silvano, Cristina},
  journal=IEEETCAD,
  volume={31},
  number={5},
  pages={740--753},
  year={2012},
  publisher={IEEE},
  month=may
}

@article{CanisSep13,
 author = {Canis, Andrew and Choi, Jongsok and Aldham, Mark and Zhang, Victor and Kammoona, Ahmed and Czajkowski, Tomasz and Brown, Stephen D. and Anderson, Jason H.},
 title = {Leg{U}p: An open-source High-level Synthesis tool for {FPGA}-based processor/accelerator systems},
 journal = TECS,
 volume = {13},
 number = {2},
 month = sep,
 year = {2013},
 pages = {1--27},
 publisher = {ACM},
}

@article{CanisSep13dac18-PCAexpl,
 author = {Canis et al., Andrew},
 title = {Leg{U}p: An open-source {H}igh-level {S}ynthesis tool for {FPGA}-based processor/accelerator systems},
 journal = TECS,
 volume = {13},
 number = {2},
 month = sep,
 year = {2013},
 pages = {1--27},
 publisher = {ACM},
}

@Misc{SPARK,
  key =    {SPARK},
  title =  {{SPARK}, http://mesl.ucsd.edu/spark/},
  url =         {http://mesl.ucsd.edu/spark/}
}

@ARTICLE{FerrettiJan18, 
author={Ferretti, Lorenzo and Ansaloni, Giovanni and Pozzi, Laura}, 
journal={IEEE Transactions on Emerging Topics in Computing}, 
title={Cluster-Based Heuristic for High Level Synthesis Design Space Exploration},
year={2018}, 
number={99}, 
pages={1-9}, 
month={Jan},}

@Misc{cluster-based-dse-framework,
  key =          "cluster-based-dse-framework",
  title =        {Cluster-Based Design Space Exploration Framework},
    year = "2017",
    author={Ferretti, Lorenzo},
  url = {http://www.inf.usi.ch/phd/ferretti/cluster-based-DSE.html},
}

@Misc{lattice-traversing-dse-framework,
  key ="lattice-traversing-dse-framework",
  title ={Lattice-Traversing Design Space Exploration Framework},
  year ="2018",
  author ={Ferretti, Lorenzo},
  url = {http://www.inf.usi.ch/phd/ferretti/lattice-traversing-DSE.html},
}

@INPROCEEDINGS{ZhongOct14, 
author={G. Zhong and V. Venkataramani and Y. Liang and T. Mitra and S. Niar}, 
booktitle=ICCD,
title={Design {S}pace {E}xploration of {M}ultiple {L}oops on {FPGA}s {U}sing {H}igh {L}evel {S}ynthesis}, 
year={2014}, 
pages={456-463}, 
month={Oct},
}

@article{SoMay02,
 author = {So, Byoungro and Hall, Mary W. and Diniz, Pedro C.},
 title = {A {C}ompiler {A}pproach to {F}ast {H}ardware {D}esign {S}pace {E}xploration in {FPGA}-based {S}ystems},
 journal = PLDI02,
 volume = {37},
 number = {5},
 month = may,
 year = {2002},
 publisher = {ACM},
} 

@inproceedings{OzisikyilmazJun08,
 author = {Ozisikyilmaz, Berkin and Memik, Gokhan and Choudhary, Alok},
 title = {{E}fficient {S}ystem {D}esign {S}pace {E}xploration {U}sing {M}achine {L}earning {T}echniques},
 booktitle = DAC08,
 year = {2008},
 pages = {966--969},
 publisher = {ACM},
 month=jun,
} 

@inproceedings{AhmadApr94, 
author={I. Ahmad and M. K. Dhodhi and F. H. Hielscher}, 
booktitle=IPCCC94, 
title={{D}esign-{S}pace {E}xploration for {H}igh-{L}evel {S}ynthesis}, 
year={1994}, 
month={Apr},
}

@inproceedings{PalesiMay02, 
author={Palesi, Maurizio and Givargis, Tony}, 
booktitle=CODES02, 
title={{M}ulti-{O}bjective {D}esign {S}pace {E}xploration {U}sing {G}enetic {A}lgorithms}, 
year={2002}, 
pages={67-72}, 
month={May},}

@inproceedings{HolzerJul07,
  title={{D}esign {S}pace {E}xploration with {E}volutionary {M}ulti-{O}bjective {O}ptimisation},
  author={Holzer, Martin and Knerr, Bastian and Rupp, Markus},
  booktitle=SIES,
  pages={126--133},
  year={2007},
  organization={IEEE},
  month=jul
}

@INPROCEEDINGS{SilvanoJul10, 
author={C. Silvano and W. Fornaciari and G. Palermo and V. Zaccaria and F. Castro and M. Martinez and S. Bocchio and R. Zafalon and P. Avasare and G. Vanmeerbeeck and C. Ykman-Couvreur and M. Wouters and C. Kavka and L. Onesti and A. Turco and U. Bondik and G. Mariani and H. Posadas and E. Villar and C. Wu and F. Dongrui and Z. Hao and T. Shibin}, 
booktitle=ISVLSI,
title={{MULTICUBE}: {M}ulti-{O}bjective {D}esign {S}pace {E}xploration of {M}ulti-core {A}rchitectures}, 
year={2010}, 
pages={488-493}, 
month={July},
}


@INPROCEEDINGS{SilvanoJul10dac18-PCAexpl, 
author={Silvano et.al, Cristina}, 
booktitle=ISVLSI,
title={{MULTICUBE}: {M}ulti-{O}bjective {D}esign {S}pace {E}xploration of {M}ulti-core {A}rchitectures}, 
year={2010}, 
pages={488-493}, 
month={July},
}

@Article{FornaciariSep02,
author="Fornaciari, William
and Sciuto, Donatella
and Silvano, Cristina
and Zaccaria, Vittorio",
title="A {S}ensitivity-{B}ased {D}esign {S}pace {E}xploration {M}ethodology for {E}mbedded {S}ystems",
journal=DAES,
year="2002",
month="Sep",
day="01",
volume="7",
number="1",
pages="7--33",
}

@ARTICLE{BeltrameJul10, 
author={G. Beltrame and L. Fossati and D. Sciuto}, 
journal=IEEETCAD, 
title={{D}ecision-{T}heoretic {D}esign {S}pace {E}xploration of {M}ultiprocessor {P}latforms}, 
year={2010}, 
volume={29}, 
number={7}, 
pages={1083-1095}, 
month={July},}

@inproceedings{JamshidiMay17,
  title={{T}ransfer {L}earning for {I}mproving {M}odel {P}redictions in {H}ighly {C}onfigurable {S}oftware},
  author={Jamshidi, Pooyan and Velez, Miguel and K{\"a}stner, Christian and Siegmund, Norbert and Kawthekar, Prasad},
  booktitle=SEAMS17,
  pages={31--41},
  year={2017},
  organization={IEEE Press},
  month=may
}

@incollection{jolliffeJan86,
  title={{P}rincipal {C}omponent {A}nalysis and {F}actor {A}nalysis},
  author={Jolliffe, Ian T},
  booktitle={{P}rincipal {C}omponent {A}nalysis},
  pages={115--128},
  year={1986},
  publisher={{S}pringer}
}

%% Ilaria Approximate DATE2018
@article{MittalMay16,
  title={A survey of techniques for approximate computing},
  author={Mittal, Sparsh},
  journal=CSUR,
  volume={48},
  number={4},
  pages={62:1-62:33},
  month = may,
  year={2016}
}

@techreport{MittalApr14,
  TITLE = {Power Management Techniques for Data Centers: {A} Survey},
  AUTHOR = {Mittal, Sparsh},
  TYPE = {Research Report},
  NUMBER = {ORNL/TM-2014/381},
  PAGES = {1-17},
  INSTITUTION = {Oak Ridge National Laboratory, {USA}},
  YEAR = {2014},
}

@ARTICLE{DennardOct74, 
author={R. H. Dennard and F. H. Gaensslen and V. L. Rideout and E. Bassous and A. R. LeBlanc}, 
journal=IEEEJSSC, 
title={Design of ion-implanted MOSFET's with very small physical dimensions}, 
year={1974}, 
volume={9}, 
number={5}, 
pages={256-268},
month={Oct},}

@InProceedings{ChippaJun13,
  author    = {V. K. Chippa and S. T. Chakradhar and K. Roy and A. Raghunathan},
  title     = {Analysis and characterization of inherent application resilience for approximate computing},
  booktitle = DAC13,
  year      = {2013},
  pages     = {1-9},
  month     = {May},
}

@Article{XuJan16,
  author    = {Qiang Xu and Todd Mytkowicz and Kim, {Nam Sung}},
  title     = {Approximate Computing: A Survey},
  journal   = IEEEDT,
  year      = {2016},
  month     = {Jan},
  volume    = {33},
  number    = {1},
  pages     = {8--22},
}

@InProceedings{KarpuzcuFeb14,
  author    = {U. R. Karpuzcu and I. Akturk and N. S. Kim},
  title     = {Accordion: Toward soft Near-Threshold Voltage Computing},
  booktitle = HPCA14,
  year      = {2014},
  pages     = {72-83},
  month     = {Feb},
}

@InProceedings{PalframanFeb14,
  author    = {D. J. Palframan and N. S. Kim and M. H. Lipasti},
  title     = {Precision-aware soft error protection for {GPU}s},
  booktitle = HPCA14,
  year      = {2014},
  pages     = {49-59},
  month     = {Feb},
}

@article{LiuMar11,
 author = {Liu, Song and Pattabiraman, Karthik and Moscibroda, Thomas and Zorn, Benjamin G.},
 title = {Flikker: Saving {DRAM} Refresh-power Through Critical Data Partitioning},
 journal = SIGPLAN,
 volume = {46},
 number = {3},
 month = {Mar},
 year = {2011},
 pages = {213--224},
} 

@InProceedings{SampsonDec13,
  author    = {Sampson, Adrian and Nelson, Jacob and Strauss, Karin and Ceze, Luis},
  title     = {Approximate Storage in Solid-state Memories},
  booktitle = MICRO13,
  year      = {2013},
  series    = {MICRO-46},
  pages     = {25--36},
  publisher = {ACM},
  month     = {Dec},
}

@InProceedings{PagliariOct15,
  author    = {D. J. Pagliari and A. Calimera and E. Macii and M. Poncino},
  title     = {An automated design flow for approximate circuits based on reduced precision redundancy},
  booktitle = ICCD,
  year      = {2015},
  pages     = {86-93},
  month     = {Oct},
}

@InProceedings{ShafiqueJun07,
  author    = {Shafique, Muhammad and Ahmad, Waqas and Hafiz, Rehan and Henkel, J\"{o}rg},
  title     = {A Low Latency Generic Accuracy Configurable Adder},
  booktitle = DAC15,
  year      = {2015},
  pages     = {86:1--86:6},
  publisher = {ACM},
  articleno = {86},
}

@InProceedings{ScarabottoloMar18,
  author = {Scarabottolo, Ilaria and Ansaloni, Giovanni and Pozzi, Laura},
  title  = {Circuit {C}arving: A Methodology for the Design of Approximate Hardware},
  booktitle=DATE,
  pages={545--550},
  month = {Mar},
  year={2018}
}



@InProceedings{ScarabottoloSep18,
  author = {Scarabottolo, Ilaria and Ansaloni, Giovanni and Pozzi, Laura},
  title  = {Work-in-Progress: A Partitioning Strategy for exploring Error-Resilience in Circuits},
  booktitle=CASES,
  pages={1--2},
  month = {Sep},
  year={2018}
}

@InProceedings{ScarabottoloJun19,
  author = {Scarabottolo, Ilaria and Ansaloni, Giovanni and Constantinides, George and Pozzi, Laura},
  title  = {Partition and {P}ropagate: an Error Derivation Algorithm for the Design of Approximate Circuits},
  booktitle=DAC19,
  month = june,
  pages={1-6},
  year={2019}
}
@inproceedings{SuJun18,
  author={Su, Sanbao and Wu, Yi and Qian, Weikang},
  title={Efficient Batch Statistical Error Estimation for Iterative Multi-level Approximate Logic Synthesis},
  booktitle=DAC18,
  month={Jun},
  pages={54:1--54:6},
  year={2018}
}

@inproceedings{MartinelloSep10,
  author={Martinello, O. and Marques, F. S. and Ribas, R. P. and Reis, A. I.},
  title={KL-Cuts: A new approach for logic synthesis targeting multiple output blocks},
  booktitle=DATE,
  month={Sep},
  pages={777--782},
  year={2010}
}

@article{GiaquintaJan15,
  author={Giaquinta, E. and Mishra, A. and Pozzi, L.},
  title={Maximum Convex subgraphs Under I/O Constraint for Automatic Identification of Custom Instructions},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume={34},
  number={3},
  pages={483--494},
  month=jan,
  year={2015}
}

@InProceedings{Castro-GodinezMar18,
  author = {Castro-God\'inez, Jorge and Esser, Sven and Shafique, Muhammad and Pagani, Santiago and Henkel, J\"{o}rg},
  title  = {Compiler-{D}riven Error Analysis for Designing Approximate Accelerators}, 
  booktitle=DATE,
  pages={1--6},
  month = {Mar},
  year={2018}
}

@InProceedings{ScarabottoloJul17,
  author  = {Scarabottolo, Ilaria and Alippi, Cesare and Roveri, Manuel},
  title   = {A spectrum-based adaptive sampling algorithm for smart sensing},
  booktitle = {2017 IEEE Smart World Congress},
  year    = {2017},
}

@inproceedings{HanMay13,
  title={Approximate computing: An emerging paradigm for energy-efficient design},
  author={Han, Jie and Orshansky, Michael},
  booktitle=ETS,
  pages={1--6},
  month = may,
  year={2013}
}




@inproceedings{SinhaJul00,
  title={Algorithmic transforms for efficient energy scalable computation},
  author={Sinha, Amit and Wang, Alice and Chandrakasan, Anantha P},
  booktitle=ISLPED,
  month=jul,
  pages={31--36},
  year={2000}
}

@inproceedings{SidiroglouSep11,
  title={Managing performance vs. accuracy trade-offs with loop perforation},
  author={Sidiroglou-Douskos, Stelios and Misailovic, Sasa and Hoffmann, Henry and Rinard, Martin},
  booktitle=SIGSOFT,
  pages={124--134},
  month=sep,
  year={2011}
}

@inproceedings{BasuOct17,
  title={An Inexact Ultra-low Power Bio-signal Processing Architecture With Lightweight Error Recovery},
  author={Basu, Soumya Subhra and Duch, Loris G{\'e}rard and Braojos Lopez, Ruben and Ansaloni, Giovanni and Pozzi, Laura and Atienza Alonso, David},
  booktitle=CODESISSS,
  month=oct,
  year={2017}
}

@article{DuchMay17,
  title={HEAL-WEAR: An Ultra-Low Power Heterogeneous System for Bio-Signal Analysis},
  author={Duch, Loris and Basu, Soumya and Braojos, Rub{\'e}n and Ansaloni, Giovanni and Pozzi, Laura and Atienza, David},
  journal=IEEETCASI,
  year={2017},
  publisher={IEEE}
}

@inproceedings{Brglez85,
    author = {Brglez, Franc and Fujiwara, Hideo},
    booktitle = ISCAS85,
    pages = {677--692},
    publisher = {IEEE Press, Piscataway, N.J.},
    title = {{A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran}},
    year = {1985}
}

@inproceedings{EsmaeilzadehMar12,
  title={Architecture support for disciplined approximate programming},
  author={Esmaeilzadeh, Hadi and Sampson, Adrian and Ceze, Luis and Burger, Doug},
  booktitle=SIGPLANNOTICES,
  volume={47},
  number={4},
  pages={301--312},
  month=mar,
  year={2012}
}

@inproceedings{ErnstDec03,
  title={Razor: A low-power pipeline based on circuit-level timing speculation},
  author={Ernst, Dan and Kim, Nam Sung and Das, Shidhartha and Pant, Sanjay and Rao, Rajeev and Pham, Toan and Ziesler, Conrad and Blaauw, David and Austin, Todd and Flautner, Krisztian and others},
  booktitle=MICRO03,
  pages={7--18},
  month=dec,
  year={2003}
}

@inproceedings{YeNov13,
  title={On reconfiguration-oriented approximate adder design and its application},
  author={Ye, Rong and Wang, Ting and Yuan, Feng and Kumar, Rakesh and Xu, Qiang},
  booktitle=ICCAD,
  pages={48--54},
  month=nov,
  year={2013}
}

@inproceedings{KulkarniJan11,
  title={Trading accuracy for power with an underdesigned multiplier architecture},
  author={Kulkarni, Parag and Gupta, Puneet and Ercegovac, Milos},
  booktitle=VLSI11,
  pages={346--351},
  month=jan,
  year={2011}
}

@article{MomeniFeb15,
  title={Design and analysis of approximate compressors for multiplication},
  author={Momeni, Amir and Han, Jie and Montuschi, Paolo and Lombardi, Fabrizio},
  journal=IEEETC,
  volume={64},
  number={4},
  pages={984--994},
  month=feb,
  year={2015}
}

@inproceedings{VenkataramaniAug14,
  title={AxNN: energy-efficient neuromorphic systems using approximate computing},
  author={Venkataramani, Swagath and Ranjan, Ashish and Roy, Kaushik and Raghunathan, Anand},
  booktitle=ISLPED,
  pages={27--32},
  month=aug,
  year={2014}
}

@inproceedings{MoonsMar16,
  title={Energy-efficient convnets through approximate computing},
  author={Moons, Bert and De Brabandere, Bert and Van Gool, Luc and Verhelst, Marian},
  booktitle=WACV,
  pages={1--8},
  month=mar,
  year={2016}
}

@article{SchlachterFeb17,
  title={Design and Applications of Approximate Circuits by Gate-Level Pruning},
  author={Schlachter, Jeremy and Camus, Vincent and Palem, Krishna V. and Enz, Christian},
  journal=IEEETVLSI,
  volume={25},
  number={5},
  pages={1694--1702},
  month=feb,
  year={2017}
}



@inproceedings{VenkatesanNov11, 
author={Rangharajan Venkatesan and Amit Agarwal and Kaushik Roy and Anand Raghunathan}, 
booktitle=ICCAD, 
title={MACACO: Modeling and analysis of circuits for approximate computing}, 
year={2011}, 
pages={667-673}, 
month={Nov}
}

@INPROCEEDINGS{MiaoNov13, 
author={J. Miao and A. Gerstlauer and M. Orshansky}, 
booktitle=ICCAD,
title={Approximate logic synthesis under general error magnitude and frequency constraints}, 
year={2013}, 
volume={}, 
number={}, 
pages={779-786},
month={Nov}}

@inproceedings{HashemiJun18, 
author={Soheil Hashemi and Hokchhay Tann and Sherief Reda}, 
booktitle=DAC18, 
title={{BLASYS}: {A}pproximate {L}ogic {S}ynthesis {U}sing {B}oolean {M}atrix {F}actorization}, 
year={2018}, 
pages={55:1-55:6}, 
month={Jun}
}

@inproceedings{VenkataramaniJun12,
  title={{SALSA}: systematic logic synthesis of approximate circuits},
  author={Venkataramani, Swagath and Sabne, Amit and Kozhikkottu, Vivek and Roy, Kaushik and Raghunathan, Anand},
  booktitle=DAC12,
  pages={796--801},
  month=jun,
  year={2012}
}

@inproceedings{VenkataramaniMar13,
  title={Substitute-and-simplify: A unified design paradigm for approximate and quality configurable circuits},
  author={Venkataramani, Swagath and Roy, Kaushik and Raghunathan, Anand},
  booktitle=DATE,
  pages={1367--1372},
  month=mar,
  year={2013}
}

@inproceedings{RanjanMar14,
  title={Aslan: Synthesis of approximate sequential circuits},
  author={Ranjan, Ashish and Raha, Arnab and Venkataramani, Swagath and Roy, Kaushik and Raghunathan, Anand},
  booktitle=DATE,
  month=mar,
  pages={1-6},
  year={2014}
}

@article{VasicekJul15,
  title={Evolutionary approach to approximate digital circuits design},
  author={Vasicek, Zdenek and Sekanina, Lukas},
  journal=IEEETEC,
  volume={19},
  number={3},
  pages={432--444},
  month=jul,
  year={2015}
}

@inproceedings{NepalMar14,
  title={Abacus: A technique for automated behavioral synthesis of approximate computing circuits},
  author={Nepal, Kumud and Li, Yueting and Bahar, R and Reda, Sherief},
  booktitle=DATE,
  pages={1-6},
  month=mar,
  year={2014}
}



@article{SunJan07,
  title={{FPGA} pipeline synthesis design exploration using module selection and resource sharing},
  author={Sun, Welson and Wirthlin, Michael J and Neuendorffer, Stephen},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume={26},
  number={2},
  pages={254--265},
  month=jan,
  year={2007}
}


@inproceedings{RehmanNov16,
  title={Architectural-space exploration of approximate multipliers},
  author={Rehman, Semeen and El-Harouni, Walaa and Shafique, Muhammad and Kumar, Akash and Henkel, J{\"o}rg},
  booktitle=ICCAD,
  pages={1--8},
  month = nov,
  year={2016}
}

@INPROCEEDINGS{ShinMar11, 
author={D. Shin and S. K. Gupta}, 
booktitle=DATE,
title={A new circuit simplification method for error tolerant applications}, 
year={2011}, 
pages={1-6},
month={March}
}

@TECHREPORT{Sentovich1992sis,
  title={{SIS}: A system for sequential circuit synthesis},
  author={Sentovich, Ellen M and Singh, Kanwar Jit and Lavagno, Luciano and Moon, Cho and Murgai, Rajeev and Saldanha, Alexander and Savoj, Hamid and Stephan, Paul R and Brayton, Robert K and Sangiovanni-Vincentelli, Alberto},
  year={1992},
  publisher={Citeseer}
}

@techreport{Sentovich92,
    Author = {Sentovich, E.M. and Singh, K.J. and Lavagno, L. and Moon, C. and Murgai, R. and Saldanha, A. and Savoj, H. and Stephan, P.R. and Brayton, Robert K. and Sangiovanni-Vincentelli, Alberto L.},
    Title = {SIS: A System for Sequential Circuit Synthesis},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {1992}
    }
    
    
%% Lorenzo Mesh-traversal DAC2018

@ARTICLE{SchaferMay12, 
author={Schafer, Benjamin Carrion and Wakabayashi, Kazutoshi}, 
journal=IET, 
title={{M}achine {L}earning {P}redictive {M}odelling {H}igh-{L}evel {S}ynthesis {D}esign {S}pace {E}xploration}, 
year={2012}, 
volume={6}, 
number={3}, 
pages={153-159},
month={May},}

@inproceedings{HolzerSep07,
  title={{D}esign {S}pace {E}xploration with {E}volutionary {M}ulti-{O}bjective {O}ptimisation},
  author={Holzer, Martin and Knerr, Bastian and Rupp, Markus},
  booktitle=SIES,
  pages={126--133},
  year={2007},
  organization={IEEE},
  month=sep,
}


@inproceedings{LiaoOct09,
  title={Effective Source-to-Source Outlining to Support Whole Program Empirical Optimization.},
  author={Liao, Chunhua and Quinlan, Daniel J and Vuduc, Richard W and Panas, Thomas},
  booktitle=LCPC,
  volume={9},
  pages={308--322},
  month = oct,
  year={2009},
}

@inproceedings{ShaoOct16,
  title={Co-designing accelerators and {SoC} interfaces using gem5-aladdin},
  author={Shao, Yakun Sophia and Xi, Sam Likun and Srinivasan, Vijayalakshmi and Wei, Gu-Yeon and Brooks, David},
  booktitle=MICRO16,
  pages={1--12},
  month = oct,
  year={2016},
}

@article{KuonJan07,
  title={Measuring the gap between {FPGA}s and {ASIC}s},
  author={Kuon, Ian and Rose, Jonathan},
  journal=IEEETCAD,
  volume={26},
  number={2},
  pages={203--215},
  month = jan,
  year={2007},
}

@inproceedings{ZuoJun17,
  title={Accurate high-level modeling and automated hardware/software co-design for effective {SoC} design space exploration},
  author={Zuo, Wei and Pouchet, Louis-Noel and Ayupov, Andrey and Kim, Taemin and Lin, Chung-Wei and Shiraishi, Shinichi and Chen, Deming},
  booktitle=DAC17,
  pages={78:1--78:6},
  month =jun,
  year={2017},
  }


%%new cases18  
%models
@inproceedings{WangJun17,
  title={Flex{CL}: An analytical performance model for {OpenCL} workloads on flexible {FPGA}s},
  author={Wang, Shuo and Liang, Yun and Zhang, Wei},
  booktitle=DAC17,
  pages={1--6},
  month=jun,
  year={2017},
  organization={ACM/IEEE}
}

@inproceedings{ZhongJun16,
  title={Lin-analyzer: a high-level performance analysis tool for {FPGA}-based accelerators},
  author={Zhong, Guanwen and Prakash, Alok and Liang, Yun and Mitra, Tulika and Niar, Smail},
  booktitle=DAC16,
  pages={136:1-136:6},
  month=jun,
  year={2016},
  organization={ACM}
}

@inproceedings{ZhaoOct17,
  title={{COMBA}: A comprehensive model-based analysis framework for high level synthesis of real applications},
  author={Zhao, Jieru and Feng, Liang and Sinha, Sharad and Zhang, Wei and Liang, Yun and He, Bingsheng},
  booktitle=ICCAD,
  month=oct,
  pages={430--437},
  year={2017},
  organization={IEEE}
}
%openCL
@inproceedings{MengMar16,
  title={Adaptive threshold non-{P}areto elimination: Re-thinking machine learning for system level design space exploration on {FPGA}s},
  author={Meng, Pingfan and Althoff, Alric and Gautier, Quentin and Kastner, Ryan},
  booktitle=DATE,
  pages={918--923},
  year={2016},
  organization={EDA Consortium}
}

@article{MannMar47,
  title={On a test of whether one of two random variables is stochastically larger than the other},
  author={Mann, Henry Berthold and Whitney, Donald Ransom},
  journal=ANNMATH, 
  pages={50--60},
  month=mar,
  year={1947},
  publisher={JSTOR}
}

@article{ZacharopoulosJul18,
  title={Machine Learning Approach for Loop Unrolling Factor Prediction in High Level Synthesis},
  author={Zacharopoulos, Georgios and Barbon, Andrea and Ansaloni, Giovanni and Pozzi, Laura},
  journal={2018 IEEE International Conference on High Performance Computing \& Simulation (HPCS)},
  pages={91--97},
  year={2018},
  institution={IEEE}
}

@article{ZacharopoulosApr19,
  title={{RegionSeeker}: Automatically Identifying and Selecting Accelerators from Application Source Code},
  author={Zacharopoulos, Georgios and Ferretti, Lorenzo and Giaquinta, Emanuele and Ansaloni, Giovanni and Pozzi, Laura},
  journal=IEEETCAD,
  volume={38},
  number={4},
  month=apr,
  year={2019},
  pages={741--754}
}

@article{ZacharopoulosJan17,
  title={Data Reuse Analysis for Automated Synthesis of Custom Instructions in Sliding Window Applications},
  author={Zacharopoulos, Georgios and Ansaloni, Giovanni and Pozzi, Laura},
  journal={HiPEAC IMPACT 2017 Seventh International Workshop on Polyhedral Compilation Techniques},
  month=jan,
  year={2017},
  organization={Stockholm, Sweden In conjunction with HiPEAC 2017. http://impact.gforge~…}
}

@article{PrakashNov17,
  title={Rapid Memory-Aware Selection of Hardware Accelerators in Programmable {SoC} Design},
  author={Prakash, Alok and Clarke, Christopher T and Lam, Siew-Kei and Srikanthan, Thambipillai},
  journal=IEEETVLSI,
  volume={26},
  number={3},
  pages={445--456},
  month=nov,
  year={2017}
}

@inproceedings{HofmannApr16,
  title={Analysis of {I}ntel?s {H}aswell microarchitecture using the {ECM} model and microbenchmarks},
  author={Hofmann, Johannes and Fey, Dietmar and Eitzinger, Jan and Hager, Georg and Wellein, Gerhard},
  booktitle=ARCS,
  pages={210--222},
  month=apr,
  year={2016},
  organization={Springer}
}

@inproceedings{MilosevicFeb15,
  title={Risk assessment of atrial fibrillation: a failure prediction approach},
  author={Milosevic, Jelena and Dittrich, Andreas and Ferrante, Alberto and Malek, Miroslaw and Quiros, Camilo Rojas and Braojos, Rub{\'e}n and Ansaloni, Giovanni and Atienza, David},
  booktitle=CINC},
  pages={801--804},
  year={2014},
  month=feb,
  organization={IEEE}
}

@inproceedings{BraojosMar13,
  title={A methodology for embedded classification of heartbeats using random projections},
  author={Braojos, Rub{\'e}n and Ansaloni, Giovanni and Atienza, David},
  booktitle=DATE,
  pages={899--904},
  month=mar,
  year={2013},
  organization={IEEE}
}

@inproceedings{BraojosMar14,
  title={Hardware/software approach for code synchronization in low-power multi-core sensor nodes},
  author={Braojos, Rub{\'e}n and Dogan, Ahmed and Beretta, Ivan and Ansaloni, Giovanni and Atienza, David},
  booktitle=DATE,
  pages={1--6},
  month=mar,
  year={2014},
  organization={IEEE}
}

@inproceedings{BraojosOct16,
  title={Nano-engineered architectures for ultra-low power wireless body sensor nodes},
  author={Braojos, Rub{\'e}n and Atienza, David and Aly, Mohamed M Sabry and Wu, Tony F and Wong, H-S Philip and Mitra, Subhasish and Ansaloni, Giovanni},
  booktitle=CODESISSS,
  pages={1--10},
  month=oct,
  year={2016}
}


@article{HaoOct08,
  title={Wireless body sensor networks for health-monitoring applications},
  author={Hao, Yang and Foster, Robert},
  journal=PHYSIOMEAS,
  volume={29},
  number={11},
  pages={R27},
  month=oct,
  year={2008},
  publisher={IOP Publishing}
}

@inproceedings{BraojosJun14,
  title={Ultra-low power design of wearable cardiac monitoring systems},
  author={Braojos, Rub{\'e}n and Mamaghanian, Hossein and Junior, Alair Dias and Ansaloni, Giovanni and Atienza, David and Rinc{\'o}n, Francisco J and Murali, Srinivasan},
  booktitle=DAC14,
  pages={1--6},
  month=jun,
  year={2014},
  organization={ACM}
}

@article{PaganJun15,
  title={Robust and accurate modeling approaches for migraine per-patient prediction from ambulatory data},
  author={Pag{\'a}n, Josu{\'e} and Orbe, De and Irene, M and Gago, Ana and Sobrado, M{\'o}nica and Risco-Mart{\'\i}n, Jos{\'e} L and Mora, J Vivancos and Moya, Jos{\'e} M and Ayala, Jos{\'e} L},
  journal=MDPISENS,
  volume={15},
  number={7},
  pages={15419--15442},
  month=jun,
  year={2015},
  publisher={MDPI}
}

@article{VandecasteeleSep17,
  title={Automated epileptic seizure detection based on wearable {ECG} and {PPG} in a hospital environment},
  author={Vandecasteele, Kaat and De Cooman, Thomas and Gu, Ying and Cleeren, Evy and Claes, Kasper and Paesschen, Wim Van and Huffel, Sabine Van and Hunyadi, Borb{\'a}la},
  journal=MDPISENS,
  volume={17},
  number={10},
  pages={2338},
  month=sep,
  year={2017},
  publisher={MDPI}
}

@article{JeppesenJan15,
  title={Detection of epileptic seizures with a modified heart rate variability algorithm based on {L}orenz plot},
  author={Jeppesen, Jesper and Beniczky, S{\'a}ndor and Johansen, Peter and Sidenius, Per and Fuglsang-Frederiksen, Anders},
  journal=SEIZURE, 
  volume={24},
  pages={1--7},
  month=jan,
  year={2015},
  publisher={Elsevier}
}

@article{PaveiOct17,
  title={Early seizure detection based on cardiac autonomic regulation dynamics},
  author={Pavei, Jonatas and Heinzen, Renan G and Novakova, Barbora and Walz, Roger and Serra, Andrey J and Reuber, Markus and Ponnusamy, Athi and Marques, Jefferson LB},
  journal=FRONTPHYS,
  volume={8},
  pages={765},
  month=oct,
  year={2017}
  }

@inproceedings{ForooghifarAug18,
  title={Self-Aware Wearable Systems in Epileptic Seizure Detection},
  author={Forooghifar, Farnaz and Aminifar, Amir and Atienza Alonso, David},
  booktitle=DSD,
  pages={1--7},
  month=aug,
  year={2018}
}

@article{AnguitaSep06,
  title={Feed-forward support vector machine without multipliers},
  author={Anguita, Davide and Pischiutta, Stefano and Ridella, Sandro and Sterpi, Dario},
  journal=IEEETNN,
  volume={17},
  number={5},
  pages={1328--1331},
  year={2006},
  publisher={IEEE}
}

@inproceedings{IrickApr08,
  title={A hardware efficient support vector machine architecture for {FPGA}},
  author={Irick, Kevin and DeBole, Michael and Narayanan, Vijaykrishnan and Gayasen, Aman},
  booktitle=FCCM08,
  pages={304--305},
  month=apr,
  year={2008}
  }

@article{LiJan18,
  title={Feature selection: A data perspective},
  author={Li, Jundong and Cheng, Kewei and Wang, Suhang and Morstatter, Fred and Trevino, Robert P and Tang, Jiliang and Liu, Huan},
  journal=CSUR,
  volume={50},
  number={6},
  pages={94},
  month=jan,
  year={2018}
}

@article{WangOct12,
  title={Breaking the curse of kernelization: Budgeted stochastic gradient descent for large-scale {SVM} training},
  author={Wang, Zhuang and Crammer, Koby and Vucetic, Slobodan},
  journal=JMLR,
  volume={13},
  number={Oct},
  pages={3103--3131},
  year={2012}
}

@inproceedings{LeJun16,
  title={Budgeted semi-supervised support vector machine},
  author={Le, Trung and Duong, Phuong and Dinh, Mi and Nguyen, Tu Dinh and Nguyen, Vu and Phung, Dinh},
  booktitle=UAI,
  pages={377--386},
  month = jun,
  year={2016}
}
  
@article{Lesser11,
  title={Effects of reduced precision on floating-point {SVM} classification accuracy},
  author={Lesser, Bernd and M{\"u}cke, Manfred and Gansterer, Wilfried N},
  journal=PROCEDIA,
  volume={4},
  pages={508--517},
  year={2011},
  publisher={Elsevier}
}

@article{AnguitaMay13,
  title={Energy efficient smartphone-based activity recognition using fixed-point arithmetic},
  author={Anguita, Davide and Ghio, Alessandro and Oneto, Luca and Llanas Parra, Francesc Xavier and Reyes Ortiz, Jorge Luis},
  journal=JUCS,
  volume={19},
  number={9},
  month=may,
  pages={1295--1314},
  year={2013}
}

@article{SteinwartDec03,
 author = {Steinwart, Ingo},
 title = {Sparseness of Support Vector Machines},
 journal = JMLR,
 volume = {4},
 month = dec,
 year = {2003},
 pages = {1071--1105},
} 

@inproceedings{BurgesJul96,
 author = {Burges, Christopher J. C.},
 title = {Simplified Support Vector Decision Rules},
 booktitle = ICML96,
 year = {1996},
 pages = {71--77},
 month = jul,
} 

@article{ScholkopfSep99,
 author = {Scholkopf, B. and Mika, S. and Burges, C. J.C. and Knirsch, P. and Muller, K. -R. and Ratsch, G. and Smola, A. J.},
 title = {Input Space Versus Feature Space in Kernel-based Methods},
 journal = IEEETNN,
 volume = {10},
 month = sep,
 year = {1999},
 pages = {1000--1017},
} 

@article{YuDec04,
 author = {Yu, Lei and Liu, Huan},
 title = {Efficient Feature Selection via Analysis of Relevance and Redundancy},
 journal = JMLR,
 volume = {5},
 month = dec,
 year = {2004},
 pages = {1205--1224},
} 

@article{GuyoMar03,
 author = {Guyon, Isabelle and Elisseeff, Andr{\'e}},
 title = {An Introduction to Variable and Feature Selection},
 journal = JMLR,
 volume = {3},
 month = mar,
 year = {2003},
 pages = {1157--1182},
} 

@inproceedings{WestonSep00,
 author = {Weston, J. and Mukherjee, S. and Chapelle, O. and Pontil, M. and Poggio, T. and Vapnik, V.},
 title = {Feature Selection for SVMs},
 booktitle = {Proceedings of the 13th International Conference on Neural Information Processing Systems},
 month = sep,
 year = {2000},
 pages = {647--653},
} 

@inproceedings{LiuFeb16,
  title={High level synthesis of complex applications: An H. 264 video decoder},
  author={Liu, Xinheng and Chen, Yao and Nguyen, Tan and Gurumani, Swathi and Rupnow, Kyle and Chen, Deming},
  booktitle=FPGA16,
  pages={224--233},
  month = feb,
  year={2016}
}


@inproceedings{SampsonJun11,
  title={Ener{J}: Approximate data types for safe and general low-power computation},
  author={Sampson, Adrian and Dietl, Werner and Fortuna, Emily and Gnanapragasam, Danushen and Ceze, Luis and Grossman, Dan},
  booktitle=SIGPLANNOTICES,
  volume={46},
  number={6},
  pages={164--174},
  month=jun,
  year={2011},
  organization={ACM}
}

@techreport{SampsonJan15,
  title={Accept: A programmer-guided compiler framework for practical approximate computing},
  author={Sampson, Adrian and Baixo, Andr{\'e} and Ransford, Benjamin and Moreau, Thierry and Yip, Joshua and Ceze, Luis and Oskin, Mark},
  institution={University of Washington},
  number={UW-CSE-15-01},
  month=jan,
  year={2015}
}

@inproceedings{GrigorianJul14,
  title={Dynamically adaptive and reliable approximate computing using light-weight error analysis},
  author={Grigorian, Beayna and Reinman, Glenn},
  booktitle=AHS,
  pages={248--255},
  month=jul,
  year={2014},
  organization={IEEE}
}

@inproceedings{ReagenJun18,
  title={Ares: A framework for quantifying the resilience of deep neural networks},
  author={Reagen, Brandon and Gupta, Udit and Pentecost, Lillian and Whatmough, Paul and Lee, Sae Kyu and Mulholland, Niamh and Brooks, David and Wei, Gu-Yeon},
  booktitle=DAC18,
  pages={1--6},
  month=jun,
  year={2018},
  organization={IEEE}
}

@inproceedings{KhudiaJun15,
  title={Rumba: An online quality management system for approximate computing},
  author={Khudia, Daya S and Zamirai, Babak and Samadi, Mehrzad and Mahlke, Scott},
  booktitle=ISCA15,
  pages={554--566},
  month=jun,
  year={2015},
  organization={IEEE}
}

@inproceedings{DuJan14,
  title={Leveraging the error resilience of machine-learning applications for designing highly energy efficient accelerators},
  author={Du, Zidong and Palem, Krishna and Lingamneni, Avinash and Temam, Olivier and Chen, Yunji and Wu, Chengyong},
  booktitle=ASPDAC,
  pages={201--206},
  month=jan,
  year={2014},
  organization={IEEE}
}

@inproceedings{BaekJun10,
  title={Green: a framework for supporting energy-conscious programming using controlled approximation},
  author={Baek, Woongki and Chilimbi, Trishul M},
  booktitle=SIGPLANNOTICES,
  volume={45},
  number={6},
  pages={198--209},
  month=jun,
  year={2010},
  organization={ACM}
}

@inproceedings{VenkatagiriOct16,
  title={Approxilyzer: Towards a systematic framework for instruction-level approximate computing and its application to hardware resiliency},
  author={Venkatagiri, Radha and Mahmoud, Abdulrahman and Hari, Siva Kumar Sastry and Adve, Sarita V},
  booktitle=MICRO16,
  pages={42:1-42:14},
  month=oct,
  year={2016},
  organization={IEEE Press}
}

@inproceedings{VassiliadisMar16,
  title={Towards automatic significance analysis for approximate computing},
  author={Vassiliadis, Vassilis and Riehme, Jan and Deussen, Jens and Parasyris, Konstantinos and Antonopoulos, Christos D and Bellas, Nikolaos and Lalis, Spyros and Naumann, Uwe},
  booktitle=CGO16,
  pages={182--193},
  month=mar,
  year={2016},
  organization={IEEE}
}

@techreport{MoreauMar17,
  title={{QAPPA}: A Framework for Navigating Quality-Energy Tradeoffs with Arbitrary Quantization},
  author={Moreau, Thierry and  Augusto, Felipe and  Howe, Patrick and   Alaghi, Armin and  Ceze, Luis},
  institution={University of Washington},
  number={CMU/CSE-17-03-02},
  month=mar,
  year={2017}
}

@inproceedings{MisailovicOct14,
  title={Chisel: Reliability-and accuracy-aware optimization of approximate computational kernels},
  author={Misailovic, Sasa and Carbin, Michael and Achour, Sara and Qi, Zichao and Rinard, Martin C},
  booktitle=SIGPLANNOTICES,
  volume={49},
  number={10},
  pages={309--328},
  month=oct,
  year={2014},
  organization={ACM}
}


@manual{BarkerDec13,
   Author = {Kevin Barker and Thomas Benson and Dan Campbell and David Ediger and Roberto Gioiosa and Adolfy Hoisie and Darren Kerbyson and Joseph Manzano and Andres Marquez and Leon Song and Nathan Tallent and Antonino Tumeo},
   Month = dec,
   Organization = {Pacific Northwest National Laboratory and Georgia Tech Research Institute},
   Title = {{PERFECT (Power Efficiency Revolution For Embedded Computing Technologies)} Benchmark Suite Manual},
   Year = {2013},
   note = {\url{http://hpc.pnnl.gov/projects/PERFECT/}}}
   
   
@inproceedings{GrahamJun82,
  title={Gprof: a call graph execution profiler},
  author={Graham, Susan L and Kessler, Peter B and Mckusick, Marshall K},
  booktitle={ACM Sigplan Notices},
  volume={17},
  number={6},
  pages={120--126},
  month=jun,
  year={1982},
  organization={ACM}
}

@inproceedings{SyrowikJun18,
  title={Use of {CPU} Performance Counters for Accelerator Selection In {HLS}-Generated {CPU}-Accelerator Systems},
  author={Syrowik, Bain A and Fort, Blair and Brown, Stephen D},
  booktitle=HEART,
  pages={1-6},
  month=jun,
  year={2018},
}

@inproceedings{OppermannJul16,
  title={Detecting Kernels Suitable for {C}-Based High-Level Hardware Synthesis},
  author={Oppermann, Julian and Koch, Andreas},
  booktitle=SMARTWORLD,
  pages={1157--1164},
  month=jul,
  year={2016},
  organization={IEEE}
}

@inproceedings{CanisSep13b,
  title={From software to accelerators with {LegUp} high-level synthesis},
  author={Canis, Andrew and Choi, Jongsok and Fort, Blair and Lian, Ruolong and Huang, Qijing and Calagar, Nazanin and Gort, Marcel and Qin, Jia Jun and Aldham, Mark and Czajkowski, Tomasz and others},
  booktitle=CASES,
  pages={18},
  month=sep,
  year={2013},
  organization={IEEE}
}

@inproceedings{CacciottiSep18,
  title={Hardware Acceleration of {HDR}-Image Tone Mapping on an {FPGA-CPU} Platform through High-Level Synthesis},
  author={Cacciotti, Mattia and Camus, Vincent and Schlachter, J{\'e}r{\'e}my and Pezzotta, Alessandro and Enz, Christian},
  booktitle=SOCC,
  organization={IEEE},
  month=sep,
  pages={158-162},
  year={2018}
}

@inproceedings{NouriJun17,
  title={{HW/SW} Co-design of an {IEEE} 802.11 a/g Receiver on {Xilinx Zynq SoC} using High-Level Synthesis},
  author={Nouri, Sajjad and Rettkowski, Jens and G{\"o}hringer, Diana and Nurmi, Jari},
  booktitle=HEART,
  organization={ACM},
  pages={1-6},
  month=jun,
  year=2017,
}

@misc{PilatoMar12,
  title={Bambu: A Free Framework for the High Level Synthesis of Complex Applications},
  author={Pilato, Christian and Ferrandi, Fabrizio},
  month=mar,
  year={2012}
}

@article{MeeusSep12,
  title={An overview of today's high-level synthesis tools},
  author={Meeus, Wim and Van Beeck, Kristof and Goedem{\'e}, Toon and Meel, Jan and Stroobandt, Dirk},
  journal=DAES,
  volume={16},
  number={3},
  pages={31--51},
  month=sep,
  year={2012},
  publisher={Springer}
}


@article{deLaPiedraSep12,
  title={Sensor systems based on FPGAs and their applications: A survey},
  author={De La Piedra, Antonio and Braeken, An and Touhafi, Abdellah},
  journal=MDPISENS,
  volume={12},
  number={9},
  pages={12235--12264},
  month=sep,
  year={2012},
  publisher={MDPI}
}

@article{PutnamJun14,
  title={A reconfigurable fabric for accelerating large-scale datacenter services},
  author={Putnam, Andrew and Caulfield, Adrian M and Chung, Eric S and Chiou, Derek and Constantinides, Kypros and Demme, John and Esmaeilzadeh, Hadi and Fowers, Jeremy and Gopal, Gopi Prashanth and Gray, Jan and others},
  journal=SIGARCH,
  volume={42},
  number={3},
  pages={13--24},
  month = jun,
  year={2014},
  publisher={ACM}
}

@article{OuyangOct16,
  title={Hardware/software partitioning for heterogenous mpsoc considering communication overhead},
  author={Ouyang, Aijia and Peng, Xuyu and Liu, Jing and Sallam, Ahmed},
  journal=IJPP,
  volume={45},
  number={4},
  pages={899--922},
  month=oct,
  year={2016},
  publisher={Springer}
}

@article{NaneOct16,
  title={A survey and evaluation of {FPGA} high-level synthesis tools},
  author={Nane, Razvan and Sima, Vlad-Mihai and Pilato, Christian and Choi, Jongsok and Fort, Blair and Canis, Andrew and Chen, Yu Ting and Hsiao, Hsuan and Brown, Stephen and Ferrandi, Fabrizio and others},
  journal=IEEETCAD,
  volume={35},
  number={10},
  pages={1591--1604},
  month=oct,
  year={2016},
  publisher={IEEE}
}

@inproceedings{KathailFeb16,
  title={{SDSoC}: A higher-level programming environment for {Z}ynq {SoC} and {U}ltrascale+ {MPSoC}},
  author={Kathail, Vinod and Hwang, James and Sun, Welson and Chobe, Yogesh and Shui, Tom and Carrillo, Jorge},
  booktitle=FPGA16,
  pages={4--4},
  month=feb,
  year={2016}
  }

@misc{IntelMar19,
  title={Intel High Level Synthesis Compiler User Guide},
 url = "www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/hls/ug-hls.pdf",
  year={2019}
}



@inproceedings{PilatoSep13,
  title={Bambu: A modular framework for the high level synthesis of memory-intensive applications},
  author={Pilato, Christian and Ferrandi, Fabrizio},
  booktitle=FPL13,
  pages={1--4},
  month=sep,
  year={2013},
  organization={IEEE}
}

@inproceedings{AldhamAug11,
  title={Low-cost hardware profiling of run-time and energy in FPGA embedded processors},
  author={Aldham, Mark and Anderson, Jason and Brown, Stephen and Canis, Andrew},
  booktitle=ASAP,
  pages={61--68},
  month=aug,
  year={2011},
  organization={IEEE}
}

@inproceedings{MeeuwsJul11,
  title={High level quantitative hardware prediction modeling using statistical methods},
  author={Meeuws, Roel and Galuzzi, Carlo and Bertels, Koen},
  booktitle=SAMOS,
  pages={140--149},
  month=jul,
  year={2011},
  organization={IEEE}
}

@InProceedings{FerrettiMar19,
  author = {Ferretti. Lorenzo and Ansaloni, Giovanni and Pozzi, Laura and Aminifar, Amir and Atienza, David and Cammoun, Leila and Ryvlin, Philippe},
  title  = {Tailoring {SVM} Inference for Resource-Efficient {ECG}-Based Epilepsy Monitors},
  booktitle=DATE,
  pages={1--4},
  month = mar,
  year={2019}
}

@inproceedings{BasuMay18,
  title={Heterogeneous and Inexact: Maximizing Power Efficiency of Edge Computing Sensors for Health Monitoring Applications},
  author={Basu, Soumya and Duch, Loris and Pe{\'o}n-Quir{\'o}s, Miguel and Atienza, David and Ansaloni, Giovanni and Pozzi, Laura},
  booktitle=ISCAS18,
  pages={1--5},
  month=may,
  year={2018},
  organization={IEEE}
}

@article{BasuNov16,
  title={Inexact-aware architecture design for ultra-low power bio-signal analysis},
  author={Basu, Soumya and Del Valle, Pablo Garcia and Karakonstantis, Georgios and Ansaloni, Giovanni and Pozzi, Laura and Atienza, David},
  journal=IET,
  volume={10},
  number={6},
  pages={306--314},
  month=nov,
  year={2016},
  publisher={IET}
}

@inproceedings{FerrettiOct18,
  title={Lattice-Traversing Design Space Exploration for High Level Synthesis},
  author={Ferretti, Lorenzo and Ansaloni, Giovanni and Pozzi, Laura},
  booktitle=ICCD,
  pages={210--217},
  month = oct,
  year={2018},
  organization={IEEE}
}

@inproceedings{ChakrabortyJul13,
  title={A scalable approximate model counter},
  author={Chakraborty, Supratik and Meel, Kuldeep S and Vardi, Moshe Y},
  booktitle=CP,
  pages={200--216},
  month=jul,
  year={2013},
  organization={Springer}
}

@article{PrasadApr05,
  title={A survey of recent advances in SAT-based formal verification},
  author={Prasad, Mukul R and Biere, Armin and Gupta, Aarti},
  journal=STTT,
  volume={7},
  number={2},
  pages={156--173},
  month=apr,
  year={2005},
  publisher={Springer}
}

@incollection{Rump99,
  title={INTLAB - Interval laboratory},
  author={Rump, Siegfried M},
  booktitle={Developments in reliable computing},
  pages={77--104},
  year={1999},
  publisher={Springer}
}

@article{SangMay04,
  title={Combining Component Caching and Clause Learning for Effective Model Counting},
  author={Sang, Tian and Bacchus, Fahiem and Beame, Paul and Kautz, Henry A and Pitassi, Toniann},
  journal=SAT04,
  month=may,
  year={2004}
}

@article{Sorensson05,
  title={Minisat v1. 13-a sat solver with conflict-clause minimization},
  author={Sorensson, Niklas and Een, Niklas},
  journal=SAT,
  volume={2005},
  number={53},
  pages={1--2},
  year={2005}
}

@inproceedings{LeeMar17,
  title={High-level synthesis of approximate hardware under joint precision and voltage scaling},
  author={Lee, Seogoo and John, Lizy K and Gerstlauer, Andreas},
  booktitle=DATE,
  pages={187--192},
  month=mar,
  year={2017},
  organization={IEEE}
}

@article{XuAug17,
  title={Exposing approximate computing optimizations at different levels: From behavioral to gate-level},
  author={Xu, Siyuan and Schafer, Benjamin Carrion},
  journal=IEEETVLSI,
  volume={25},
  number={11},
  pages={3077--3088},
  month=aug,
  year={2017},
  publisher={IEEE}
}

@inproceedings{LiJun15,
  title={Joint precision optimization and high level synthesis for approximate computing},
  author={Li, Chaofan and Luo, Wei and Sapatnekar, Sachin S and Hu, Jiang},
  booktitle=DAC15,
  pages={1--6},
  mont=jun,
  year={2015},
  organization={IEEE}
}

@inproceedings{VaverkaDec16,
  title={Evolving component library for approximate high level synthesis},
  author={Vaverka, Filip and Hrbacek, Radek and Sekanina, Lukas},
  booktitle=SSCI,
  pages={1--8},
  month=dec,
  year={2016},
  organization={IEEE}
}

@Misc{XilinxESTRef18,
  key =          "XilinxESTRef",
  title =        {Xilinx Embedded System Tools Reference Manual},
  url = {https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug1043-embedded-system-tools.pdf},
  note =         {},
  year =         {2018}
}


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%
% Compilers End
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%




@Misc{Hidden,
  key =    {ZZZ},
  title =  {Reference omitted due to blind review}
}



# Aladdin


@inproceedings{esmaeilzadeh2011dark,
  title={Dark silicon and the end of multicore scaling},
  author={Esmaeilzadeh, Hadi and Blem, Emily and St Amant, Renee and Sankaralingam, Karthikeyan and Burger, Doug},
  booktitle={ACM SIGARCH Computer Architecture News},
  volume={39},
  number={3},
  pages={365--376},
  year={2011},
 } 

 @article{schaller1997moore,
  title={Moore's law: past, present and future},
  author={Schaller, Robert R},
  journal={IEEE spectrum},
  volume={34},
  number={6},
  pages={52--59},
  year={1997},
  publisher={IEEE}
}

@article{dennard1974design,
  title={Design of ion-implanted MOSFET's with very small physical dimensions},
  author={Dennard, Robert H and Gaensslen, Fritz H and Rideout, V Leo and Bassous, Ernest and LeBlanc, Andre R},
  journal={IEEE Journal of Solid-State Circuits},
  volume={9},
  number={5},
  pages={256--268},
  year={1974},
  publisher={IEEE}
}




  @article{simonite2016moore,
  title={Moore{'}{s} Law is Dead. {N}ow What?},
  author={Simonite, Tom},
  journal={MIT Technology Review, May},
  volume={13},
  pages={40--41},
  year={2016}
}

@inproceedings{kumar2017needle,
  title={Needle: Leveraging program analysis to analyze and extract accelerators from whole programs},
  author={Kumar, Snehasish and Sumner, Nick and Srinivasan, Vijayalakshmi and Margerm, Steve and Shriraman, Arrvindh},
  booktitle={2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)},
  pages={565--576},
  year={2017},
  organization={IEEE}
}

@Unpublished {bpelspec,
author =	 "Andrews, Tony and Curbera, Francisco and Dholakia,
                  Hitesh and Goland, Yaron and Klein, Johannes and
                  Leymann, Frank and Liu, Kevin and Roller, Dieter and
                  Smith, Doug and Thatte, Satish and Trickovic, Ivana
                  and Weerawarana, Sanjiva",
title =	 "{Business Process Execution Language for Web
                  Services, Version 1.1}",
Month =	 may,
year =	 2003,
note = {BPEL4WS specification}

}