
---------- Begin Simulation Statistics ----------
final_tick                                56136512500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 678862                       # Simulator instruction rate (inst/s)
host_mem_usage                                 723424                       # Number of bytes of host memory used
host_op_rate                                  1079196                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    42.97                       # Real time elapsed on the host
host_tick_rate                             1306396525                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    29170998                       # Number of instructions simulated
sim_ops                                      46373553                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056137                       # Number of seconds simulated
sim_ticks                                 56136512500                       # Number of ticks simulated
system.cpu.Branches                           2495132                       # Number of branches fetched
system.cpu.committedInsts                    29170998                       # Number of instructions committed
system.cpu.committedOps                      46373553                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        112273025                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               112273024.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              8950376                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            15259866                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1393684                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                9130444                       # Number of float alu accesses
system.cpu.num_fp_insts                       9130444                       # number of float instructions
system.cpu.num_fp_register_reads              9979372                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             8007910                       # number of times the floating registers were written
system.cpu.num_func_calls                      268670                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              40720266                       # Number of integer alu accesses
system.cpu.num_int_insts                     40720266                       # number of integer instructions
system.cpu.num_int_register_reads            89201624                       # number of times the integer registers were read
system.cpu.num_int_register_writes           34379465                       # number of times the integer registers were written
system.cpu.num_load_insts                    12199932                       # Number of load instructions
system.cpu.num_mem_refs                      14543357                       # number of memory refs
system.cpu.num_store_insts                    2343425                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                221829      0.48%      0.48% # Class of executed instruction
system.cpu.op_class::IntAlu                  25303820     54.56%     55.04% # Class of executed instruction
system.cpu.op_class::IntMult                  1092368      2.36%     57.40% # Class of executed instruction
system.cpu.op_class::IntDiv                     35967      0.08%     57.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2044676      4.41%     61.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1184      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6636      0.01%     61.90% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     61.90% # Class of executed instruction
system.cpu.op_class::SimdAlu                   618073      1.33%     63.23% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.23% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13882      0.03%     63.26% # Class of executed instruction
system.cpu.op_class::SimdMisc                  291058      0.63%     63.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdShift                    401      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              945420      2.04%     65.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              142000      0.31%     66.24% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv               28470      0.06%     66.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            1084700      2.34%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                 90      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::MemRead                  9630585     20.77%     89.41% # Class of executed instruction
system.cpu.op_class::MemWrite                 1502591      3.24%     92.65% # Class of executed instruction
system.cpu.op_class::FloatMemRead             2569347      5.54%     98.19% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             840834      1.81%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46373931                       # Class of executed instruction
system.cpu.workload.numSyscalls                    80                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4825                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         33407                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        19087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2284                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        49551                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2284                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     14516333                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14516333                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     14516333                       # number of overall hits
system.cpu.dcache.overall_hits::total        14516333                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        27094                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          27094                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        27094                       # number of overall misses
system.cpu.dcache.overall_misses::total         27094                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2064666000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2064666000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2064666000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2064666000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     14543427                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14543427                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     14543427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14543427                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001863                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001863                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001863                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001863                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76203.808961                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76203.808961                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76203.808961                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76203.808961                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4330                       # number of writebacks
system.cpu.dcache.writebacks::total              4330                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        27094                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        27094                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        27094                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        27094                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2037572000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2037572000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2037572000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2037572000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001863                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001863                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001863                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001863                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75203.808961                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75203.808961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75203.808961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75203.808961                       # average overall mshr miss latency
system.cpu.dcache.replacements                  18909                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12183405                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12183405                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1264037500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1264037500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12200079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12200079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001367                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001367                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75808.894087                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75808.894087                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1247363500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1247363500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74808.894087                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74808.894087                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2332928                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2332928                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10420                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10420                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    800628500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    800628500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2343348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2343348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004447                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004447                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76835.748560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76835.748560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10420                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10420                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    790208500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    790208500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75835.748560                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75835.748560                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  56136512500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          8004.323821                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14543427                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             27094                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            536.776666                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  8004.323821                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.977090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.977090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          789                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         7054                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.999146                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29113948                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29113948                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56136512500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    12200293                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2343434                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1336                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           211                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56136512500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  56136512500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56136512500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     39294327                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         39294327                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     39294327                       # number of overall hits
system.cpu.icache.overall_hits::total        39294327                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3370                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3370                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3370                       # number of overall misses
system.cpu.icache.overall_misses::total          3370                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    262085000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    262085000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    262085000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    262085000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     39297697                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     39297697                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     39297697                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     39297697                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77770.029674                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77770.029674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77770.029674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77770.029674                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          178                       # number of writebacks
system.cpu.icache.writebacks::total               178                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3370                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3370                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3370                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3370                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    258715000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    258715000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    258715000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    258715000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76770.029674                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76770.029674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76770.029674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76770.029674                       # average overall mshr miss latency
system.cpu.icache.replacements                    178                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     39294327                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        39294327                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3370                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3370                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    262085000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    262085000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     39297697                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     39297697                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77770.029674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77770.029674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3370                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3370                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    258715000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    258715000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76770.029674                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76770.029674                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  56136512500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2752.222026                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            39297697                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3370                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11661.037685                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2752.222026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.335965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.335965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3192                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2825                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.389648                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          78598764                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         78598764                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56136512500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    39297824                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           433                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56136512500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  56136512500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56136512500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  56136512500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1872                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1882                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data                1872                       # number of overall hits
system.l2.overall_hits::total                    1882                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3360                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              25222                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28582                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3360                       # number of overall misses
system.l2.overall_misses::.cpu.data             25222                       # number of overall misses
system.l2.overall_misses::total                 28582                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    253555000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1977269000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2230824000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    253555000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1977269000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2230824000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            27094                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30464                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           27094                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30464                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.997033                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.930907                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.938222                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.997033                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.930907                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.938222                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75462.797619                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78394.615812                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78049.961514                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75462.797619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78394.615812                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78049.961514                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1188                       # number of writebacks
system.l2.writebacks::total                      1188                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         25222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28582                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        25222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28582                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    219955000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1725049000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1945004000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    219955000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1725049000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1945004000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.930907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.938222                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.930907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.938222                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65462.797619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68394.615812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68049.961514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65462.797619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68394.615812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68049.961514                       # average overall mshr miss latency
system.l2.replacements                           6314                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         4330                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4330                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         4330                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4330                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          178                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              178                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          178                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          178                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          795                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           795                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               294                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   294                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10126                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10126                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    771491500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     771491500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10420                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10420                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.971785                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971785                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76189.166502                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76189.166502                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    670231500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    670231500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.971785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66189.166502                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66189.166502                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    253555000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    253555000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.997033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75462.797619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75462.797619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    219955000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    219955000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997033                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997033                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65462.797619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65462.797619                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1578                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1578                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        15096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1205777500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1205777500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.905362                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.905362                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79873.973238                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79873.973238                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        15096                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15096                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1054817500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1054817500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.905362                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.905362                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69873.973238                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69873.973238                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  56136512500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 20190.171050                       # Cycle average of tags in use
system.l2.tags.total_refs                       48756                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     29106                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.675119                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     230.598926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2349.005018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     17610.567107                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.071686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.537432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.616155                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         22792                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          900                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        21411                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.695557                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     78657                       # Number of tag accesses
system.l2.tags.data_accesses                    78657                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56136512500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     25212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.059796484750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           55                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           55                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               72716                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                869                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       28582                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1188                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28582                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1188                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   246                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.30                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 28582                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 1188                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   28564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           55                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     518.709091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.968832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2546.561594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           51     92.73%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      3.64%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      1.82%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      1.82%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            55                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           55                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.800000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.771851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.988826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               33     60.00%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               22     40.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            55                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  914624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                38016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     16.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   56136438500                       # Total gap between requests
system.mem_ctrls.avgGap                    1885671.43                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       107520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       806784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        29568                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1915330.953272168525                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 14371822.617231521755                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 526716.012149846298                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3360                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        25222                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1188                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     82836250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    695157500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1087474663250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24653.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27561.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 915382713.17                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       107520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       807104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        914624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       107520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       107520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        38016                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        38016                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3360                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        25222                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          28582                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1188                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1188                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1915331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     14377523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         16292854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1915331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1915331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       677206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          677206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       677206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1915331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     14377523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        16970060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                28572                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 924                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2099                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1762                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1301                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2050                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          149                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           72                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               242268750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             142860000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          777993750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8479.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27229.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               20787                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                796                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.15                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7902                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   238.513794                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   141.935602                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   284.045005                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3814     48.27%     48.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1861     23.55%     71.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          618      7.82%     79.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          379      4.80%     84.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          240      3.04%     87.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          205      2.59%     90.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          130      1.65%     91.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           85      1.08%     92.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          570      7.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7902                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1828608                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              59136                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               32.574307                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.053432                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  56136512500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        30737700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        16318500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      111362580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       4181220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4430939760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3624368370                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  18504321120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   26722229250                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   476.022255                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  48072742750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1874340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6189429750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        25761120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        13669590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       92641500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        642060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4430939760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3246584910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18822454560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   26632693500                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   474.427290                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  48900880250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1874340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5361292250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  56136512500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18456                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1188                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3637                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10126                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10126                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18456                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        61989                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        61989                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  61989                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       952640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       952640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  952640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28582                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28582    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28582                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  56136512500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            35815500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           95248250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             20044                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5518                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          178                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19705                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10420                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10420                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3370                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16674                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6918                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        73097                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 80015                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       113536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1005568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1119104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6314                       # Total snoops (count)
system.tol2bus.snoopTraffic                     38016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            36778                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062102                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.241345                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  34494     93.79%     93.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2284      6.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              36778                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  56136512500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           27029500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3370000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27094000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
