{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461026692115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461026692117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 17:44:51 2016 " "Processing started: Mon Apr 18 17:44:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461026692117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461026692117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sram_demo -c sram_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off sram_demo -c sram_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461026692117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1461026693071 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_test_127_bit.v(34) " "Verilog HDL warning at sram_test_127_bit.v(34): extended using \"x\" or \"z\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461026693209 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_test_127_bit.v(36) " "Verilog HDL warning at sram_test_127_bit.v(36): extended using \"x\" or \"z\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461026693209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_test_127_bit.v 2 2 " "Found 2 design units, including 2 entities, in source file sram_test_127_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_test_127_bit " "Found entity 1: sram_test_127_bit" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461026693214 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_clock " "Found entity 2: div_clock" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461026693214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461026693214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(21) " "Verilog HDL warning at sram.v(21): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461026693221 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(24) " "Verilog HDL warning at sram.v(24): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461026693222 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(28) " "Verilog HDL warning at sram.v(28): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461026693222 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(30) " "Verilog HDL warning at sram.v(30): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461026693222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ee_469/ee469/lab2/verilog/sram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ee_469/ee469/lab2/verilog/sram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461026693223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461026693223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sram_test_127_bit " "Elaborating entity \"sram_test_127_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461026694077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clock_divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clock_divider\"" {  } { { "sram_test_127_bit.v" "clock_divider" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461026694140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:memory " "Elaborating entity \"sram\" for hierarchy \"sram:memory\"" {  } { { "sram_test_127_bit.v" "memory" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461026694180 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs sram.v(42) " "Verilog HDL Always Construct warning at sram.v(42): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461026694185 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw sram.v(43) " "Verilog HDL Always Construct warning at sram.v(43): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461026694185 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oe sram.v(43) " "Verilog HDL Always Construct warning at sram.v(43): variable \"oe\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461026694185 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bus sram.v(44) " "Verilog HDL Always Construct warning at sram.v(44): variable \"data_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461026694185 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw sram.v(45) " "Verilog HDL Always Construct warning at sram.v(45): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461026694186 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oe sram.v(45) " "Verilog HDL Always Construct warning at sram.v(45): variable \"oe\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461026694186 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sram_data_bus sram.v(46) " "Verilog HDL Always Construct warning at sram.v(46): variable \"sram_data_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1461026694186 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr sram.v(41) " "Verilog HDL Always Construct warning at sram.v(41): inferring latch(es) for variable \"mdr\", which holds its previous value in one or more paths through the always construct" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1461026694186 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[0\] sram.v(42) " "Inferred latch for \"mdr\[0\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461026694186 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[1\] sram.v(42) " "Inferred latch for \"mdr\[1\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461026694186 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[2\] sram.v(42) " "Inferred latch for \"mdr\[2\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461026694186 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[3\] sram.v(42) " "Inferred latch for \"mdr\[3\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461026694186 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[4\] sram.v(42) " "Inferred latch for \"mdr\[4\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461026694186 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[5\] sram.v(42) " "Inferred latch for \"mdr\[5\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461026694186 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[6\] sram.v(42) " "Inferred latch for \"mdr\[6\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461026694187 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[7\] sram.v(42) " "Inferred latch for \"mdr\[7\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461026694187 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[8\] sram.v(42) " "Inferred latch for \"mdr\[8\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461026694187 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[9\] sram.v(42) " "Inferred latch for \"mdr\[9\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461026694187 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[10\] sram.v(42) " "Inferred latch for \"mdr\[10\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461026694187 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[11\] sram.v(42) " "Inferred latch for \"mdr\[11\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461026694187 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[12\] sram.v(42) " "Inferred latch for \"mdr\[12\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461026694187 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[13\] sram.v(42) " "Inferred latch for \"mdr\[13\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461026694187 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[14\] sram.v(42) " "Inferred latch for \"mdr\[14\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461026694187 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[15\] sram.v(42) " "Inferred latch for \"mdr\[15\]\" at sram.v(42)" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461026694187 "|sram_test_127_bit|sram:memory"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8584.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8584.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8584 " "Found entity 1: altsyncram_8584" {  } { { "db/altsyncram_8584.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/altsyncram_8584.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461026697166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461026697166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461026697465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461026697465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461026697618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461026697618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89i " "Found entity 1: cntr_89i" {  } { { "db/cntr_89i.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/cntr_89i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461026697838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461026697838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461026697948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461026697948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461026698132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461026698132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461026698508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461026698508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461026698620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461026698620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461026698796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461026698796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461026698905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461026698905 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026699132 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sys_clk " "Found clock multiplexer sys_clk" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 16 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1461026700716 "|sram_test_127_bit|sys_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1461026700716 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[0\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[0\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461026701057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[1\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[1\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461026701057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[2\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[2\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461026701057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[3\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[3\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461026701057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[4\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[4\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461026701057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[5\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[5\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461026701057 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[6\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[6\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1461026701057 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1461026701057 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1461026701495 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.address_wire_0_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.address_wire_0_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461026701652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.address_wire_1_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.address_wire_1_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461026701652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.address_wire_2_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.address_wire_2_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461026701652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.address_wire_3_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.address_wire_3_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461026701652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.address_wire_4_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.address_wire_4_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461026701652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.address_wire_5_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.address_wire_5_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461026701652 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pre_syn.bp.address_wire_6_ " "Inserted always-enabled tri-state buffer between \"pre_syn.bp.address_wire_6_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1461026701652 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1461026701652 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|data_bus\[0\] pre_syn.bp.data_bus_0_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|data_bus\[0\]\" to the node \"pre_syn.bp.data_bus_0_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461026701658 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|data_bus\[1\] pre_syn.bp.data_bus_1_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|data_bus\[1\]\" to the node \"pre_syn.bp.data_bus_1_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461026701658 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|data_bus\[2\] pre_syn.bp.data_bus_2_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|data_bus\[2\]\" to the node \"pre_syn.bp.data_bus_2_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461026701658 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|data_bus\[3\] pre_syn.bp.data_bus_3_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|data_bus\[3\]\" to the node \"pre_syn.bp.data_bus_3_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461026701658 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|data_bus\[4\] pre_syn.bp.data_bus_4_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|data_bus\[4\]\" to the node \"pre_syn.bp.data_bus_4_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461026701658 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|data_bus\[5\] pre_syn.bp.data_bus_5_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|data_bus\[5\]\" to the node \"pre_syn.bp.data_bus_5_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461026701658 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|data_bus\[6\] pre_syn.bp.data_bus_6_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|data_bus\[6\]\" to the node \"pre_syn.bp.data_bus_6_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461026701658 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[0\] pre_syn.bp.address_wire_0_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[0\]\" to the node \"pre_syn.bp.address_wire_0_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461026701658 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[1\] pre_syn.bp.address_wire_1_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[1\]\" to the node \"pre_syn.bp.address_wire_1_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461026701658 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[2\] pre_syn.bp.address_wire_2_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[2\]\" to the node \"pre_syn.bp.address_wire_2_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461026701658 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[3\] pre_syn.bp.address_wire_3_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[3\]\" to the node \"pre_syn.bp.address_wire_3_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461026701658 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[4\] pre_syn.bp.address_wire_4_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[4\]\" to the node \"pre_syn.bp.address_wire_4_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461026701658 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[5\] pre_syn.bp.address_wire_5_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[5\]\" to the node \"pre_syn.bp.address_wire_5_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461026701658 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[6\] pre_syn.bp.address_wire_6_ " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[6\]\" to the node \"pre_syn.bp.address_wire_6_\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461026701658 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1461026701658 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[0\] pre_syn.bp.address_wire_0_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[0\]\" to the node \"pre_syn.bp.address_wire_0_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461026701660 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[1\] pre_syn.bp.address_wire_1_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[1\]\" to the node \"pre_syn.bp.address_wire_1_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461026701660 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[2\] pre_syn.bp.address_wire_2_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[2\]\" to the node \"pre_syn.bp.address_wire_2_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461026701660 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[3\] pre_syn.bp.address_wire_3_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[3\]\" to the node \"pre_syn.bp.address_wire_3_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461026701660 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[4\] pre_syn.bp.address_wire_4_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[4\]\" to the node \"pre_syn.bp.address_wire_4_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461026701660 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[5\] pre_syn.bp.address_wire_5_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[5\]\" to the node \"pre_syn.bp.address_wire_5_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461026701660 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "address_wire\[6\] pre_syn.bp.address_wire_6_ " "Converted the fanout from the always-enabled tri-state buffer \"address_wire\[6\]\" to the node \"pre_syn.bp.address_wire_6_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461026701660 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_bus\[0\] pre_syn.bp.data_bus_0_ " "Converted the fanout from the always-enabled tri-state buffer \"data_bus\[0\]\" to the node \"pre_syn.bp.data_bus_0_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 23 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461026701660 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_bus\[1\] pre_syn.bp.data_bus_1_ " "Converted the fanout from the always-enabled tri-state buffer \"data_bus\[1\]\" to the node \"pre_syn.bp.data_bus_1_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 23 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461026701660 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_bus\[2\] pre_syn.bp.data_bus_2_ " "Converted the fanout from the always-enabled tri-state buffer \"data_bus\[2\]\" to the node \"pre_syn.bp.data_bus_2_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 23 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461026701660 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_bus\[3\] pre_syn.bp.data_bus_3_ " "Converted the fanout from the always-enabled tri-state buffer \"data_bus\[3\]\" to the node \"pre_syn.bp.data_bus_3_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 23 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461026701660 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_bus\[4\] pre_syn.bp.data_bus_4_ " "Converted the fanout from the always-enabled tri-state buffer \"data_bus\[4\]\" to the node \"pre_syn.bp.data_bus_4_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 23 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461026701660 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_bus\[5\] pre_syn.bp.data_bus_5_ " "Converted the fanout from the always-enabled tri-state buffer \"data_bus\[5\]\" to the node \"pre_syn.bp.data_bus_5_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 23 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461026701660 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "data_bus\[6\] pre_syn.bp.data_bus_6_ " "Converted the fanout from the always-enabled tri-state buffer \"data_bus\[6\]\" to the node \"pre_syn.bp.data_bus_6_\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 23 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1461026701660 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1461026701660 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[0\] Equal1 " "Converted the fan-out from the tri-state buffer \"address_wire\[0\]\" to the node \"Equal1\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461026701661 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[1\] Equal1 " "Converted the fan-out from the tri-state buffer \"address_wire\[1\]\" to the node \"Equal1\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461026701661 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[2\] Equal1 " "Converted the fan-out from the tri-state buffer \"address_wire\[2\]\" to the node \"Equal1\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461026701661 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[3\] Equal1 " "Converted the fan-out from the tri-state buffer \"address_wire\[3\]\" to the node \"Equal1\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461026701661 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[4\] Equal1 " "Converted the fan-out from the tri-state buffer \"address_wire\[4\]\" to the node \"Equal1\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461026701661 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[5\] Equal1 " "Converted the fan-out from the tri-state buffer \"address_wire\[5\]\" to the node \"Equal1\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461026701661 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address_wire\[6\] Equal1 " "Converted the fan-out from the tri-state buffer \"address_wire\[6\]\" to the node \"Equal1\" into an OR gate" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1461026701661 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1461026701661 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "read_data\[0\]~synth " "Node \"read_data\[0\]~synth\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026701716 ""} { "Warning" "WMLS_MLS_NODE_NAME" "read_data\[1\]~synth " "Node \"read_data\[1\]~synth\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026701716 ""} { "Warning" "WMLS_MLS_NODE_NAME" "read_data\[2\]~synth " "Node \"read_data\[2\]~synth\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026701716 ""} { "Warning" "WMLS_MLS_NODE_NAME" "read_data\[3\]~synth " "Node \"read_data\[3\]~synth\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026701716 ""} { "Warning" "WMLS_MLS_NODE_NAME" "read_data\[4\]~synth " "Node \"read_data\[4\]~synth\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026701716 ""} { "Warning" "WMLS_MLS_NODE_NAME" "read_data\[5\]~synth " "Node \"read_data\[5\]~synth\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026701716 ""} { "Warning" "WMLS_MLS_NODE_NAME" "read_data\[6\]~synth " "Node \"read_data\[6\]~synth\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026701716 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1461026701716 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461026701717 "|sram_test_127_bit|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461026701717 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026701949 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461026702391 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/output_files/sram_demo.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/output_files/sram_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461026702573 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 97 147 0 0 50 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 97 of its 147 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 50 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1461026703567 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461026703652 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026703652 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026704186 "|sram_test_127_bit|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026704186 "|sram_test_127_bit|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026704186 "|sram_test_127_bit|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026704186 "|sram_test_127_bit|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026704186 "|sram_test_127_bit|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026704186 "|sram_test_127_bit|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026704186 "|sram_test_127_bit|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026704186 "|sram_test_127_bit|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026704186 "|sram_test_127_bit|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab2/Verilog/sram_demo/sram_test_127_bit.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461026704186 "|sram_test_127_bit|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461026704186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1353 " "Implemented 1353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461026704199 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461026704199 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1268 " "Implemented 1268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461026704199 ""} { "Info" "ICUT_CUT_TM_RAMS" "57 " "Implemented 57 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1461026704199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461026704199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461026704331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 17:45:04 2016 " "Processing ended: Mon Apr 18 17:45:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461026704331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461026704331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461026704331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461026704331 ""}
