"use strict";(self.webpackChunkgracefullight_github_io=self.webpackChunkgracefullight_github_io||[]).push([["9024"],{60030(e,l,n){n.r(l),n.d(l,{assets:()=>c,contentTitle:()=>t,default:()=>u,frontMatter:()=>s,metadata:()=>r,toc:()=>d});var r=n(43301),i=n(74848),a=n(28453);let s={title:"CPU, GPU, FPGA, ASIC",date:new Date("2024-07-01T09:24:33.269Z"),description:"CPU, GPU, FPGA, ASIC",authors:"me",tags:["pe","pe/ca"]},t,c={authorsImageUrls:[void 0]},d=[{value:"\uCEF4\uD4E8\uD305 \uC544\uD0A4\uD14D\uCC98\uC758 \uAC1C\uC694",id:"\uCEF4\uD4E8\uD305-\uC544\uD0A4\uD14D\uCC98\uC758-\uAC1C\uC694",level:2},{value:"CPU, GPU, FPGA, ASIC \uAC1C\uB150 \uBC0F \uD2B9\uC9D5, \uC801\uC6A9\uBD84\uC57C",id:"cpu-gpu-fpga-asic-\uAC1C\uB150-\uBC0F-\uD2B9\uC9D5-\uC801\uC6A9\uBD84\uC57C",level:2},{value:"CPU, GPU, FPGA, ASIC \uAC1C\uB150 \uBC0F \uD2B9\uC9D5",id:"cpu-gpu-fpga-asic-\uAC1C\uB150-\uBC0F-\uD2B9\uC9D5",level:3},{value:"CPU",id:"cpu",level:4},{value:"GPU",id:"gpu",level:3},{value:"FPGA",id:"fpga",level:4},{value:"ASIC",id:"asic",level:4},{value:"CPU, GPU, FPGA, ASIC \uC801\uC6A9\uBD84\uC57C",id:"cpu-gpu-fpga-asic-\uC801\uC6A9\uBD84\uC57C",level:3},{value:"FPGA, ASIC \uC120\uD0DD\uC2DC \uACE0\uB824\uC0AC\uD56D",id:"fpga-asic-\uC120\uD0DD\uC2DC-\uACE0\uB824\uC0AC\uD56D",level:2}];function h(e){let l={h2:"h2",h3:"h3",h4:"h4",li:"li",mark:"mark",mermaid:"mermaid",table:"table",tbody:"tbody",td:"td",th:"th",thead:"thead",tr:"tr",ul:"ul",...(0,a.R)(),...e.components};return(0,i.jsxs)(i.Fragment,{children:[(0,i.jsx)(l.h2,{id:"\uCEF4\uD4E8\uD305-\uC544\uD0A4\uD14D\uCC98\uC758-\uAC1C\uC694",children:"\uCEF4\uD4E8\uD305 \uC544\uD0A4\uD14D\uCC98\uC758 \uAC1C\uC694"}),"\n",(0,i.jsx)(l.mermaid,{value:"graph LR\n  CPU --\x3e |\uBCD1\uB82C\uCC98\uB9AC\uC694\uAD6C\uC99D\uAC00| GPU\n  GPU --\x3e |\uC774\uC885\uBCD1\uB82C\uC131,\uC720\uC5F0\uC131\uD655\uBCF4| FPGA\n  FPGA --\x3e |\uCD5C\uACE0\uC131\uB2A5,\uD6A8\uC728\uC131\uD655\uBCF4| ASIC"}),"\n",(0,i.jsxs)(l.ul,{children:["\n",(0,i.jsx)(l.li,{children:"AI \uB4F1 \uBCD1\uB82C\uCC98\uB9AC\uC640 \uC5F0\uC0B0 \uD6A8\uC728\uC774 \uD544\uC694\uD55C \uCD5C\uC801\uD654\uB41C \uCE69 \uC218\uC694\uC758 \uC99D\uAC00\uB85C ASIC \uAE30\uBC18\uC758 SoC\uC73C\uB85C \uBC1C\uC804"}),"\n",(0,i.jsxs)(l.li,{children:["FPGA: ",(0,i.jsx)(l.mark,{className:"flexible-marker flexible-marker-default",children:"\uC774\uC885\uBCD1\uB82C\uC131, \uC124\uACC4 \uC720\uC5F0\uC131"})]}),"\n",(0,i.jsxs)(l.li,{children:["ASIC: ",(0,i.jsx)(l.mark,{className:"flexible-marker flexible-marker-default",children:"\uCD5C\uACE0\uC131\uB2A5, \uD6A8\uC728\uC131"})]}),"\n"]}),"\n",(0,i.jsx)(l.h2,{id:"cpu-gpu-fpga-asic-\uAC1C\uB150-\uBC0F-\uD2B9\uC9D5-\uC801\uC6A9\uBD84\uC57C",children:"CPU, GPU, FPGA, ASIC \uAC1C\uB150 \uBC0F \uD2B9\uC9D5, \uC801\uC6A9\uBD84\uC57C"}),"\n",(0,i.jsx)(l.h3,{id:"cpu-gpu-fpga-asic-\uAC1C\uB150-\uBC0F-\uD2B9\uC9D5",children:"CPU, GPU, FPGA, ASIC \uAC1C\uB150 \uBC0F \uD2B9\uC9D5"}),"\n",(0,i.jsx)(l.h4,{id:"cpu",children:"CPU"}),"\n",(0,i.jsx)(l.mermaid,{value:"graph TB\n  subgraph CPU\n    CU \n    ALU \n    Register\n  end"}),"\n",(0,i.jsxs)(l.ul,{children:["\n",(0,i.jsx)(l.li,{children:"\uBCF5\uC7A1\uD55C \uC5F0\uC0B0, \uC21C\uCC28\uCC98\uB9AC, \uBC94\uC6A9\uC131"}),"\n"]}),"\n",(0,i.jsx)(l.h3,{id:"gpu",children:"GPU"}),"\n",(0,i.jsx)(l.mermaid,{value:"graph TB\n  subgraph GPU\n    subgraph SM\n      SP1[SP]\n      SP2[SP]\n      SP3[SP]\n      SP4[SP]\n      SP5[SP]\n      SP6[SP]\n      SP7[SP]\n      SP8[SP]\n    end\n\n    Memory\n  end"}),"\n",(0,i.jsxs)(l.ul,{children:["\n",(0,i.jsxs)(l.li,{children:["\uB2E8\uC21C\uD55C \uC5F0\uC0B0, \uBCD1\uB82C\uCC98\uB9AC, ",(0,i.jsx)(l.mark,{className:"flexible-marker flexible-marker-default",children:"\uC18C\uC22B\uC810 \uC5F0\uC0B0 \uD2B9\uD654/FPU"})]}),"\n"]}),"\n",(0,i.jsx)(l.h4,{id:"fpga",children:"FPGA"}),"\n",(0,i.jsx)(l.mermaid,{value:"graph LR\n  subgraph FPGA\n    Switch --- CLB1[CLB]\n    Switch --- CLB2[CLB]\n    Switch --- CLB3[CLB]\n    Switch --- CLB4[CLB]\n  end\n\n  CLB1 --- IOB"}),"\n",(0,i.jsxs)(l.ul,{children:["\n",(0,i.jsxs)(l.li,{children:[(0,i.jsx)(l.mark,{className:"flexible-marker flexible-marker-default",children:"\uC124\uACC4 \uAC00\uB2A5\uD55C \uB17C\uB9AC\uC18C\uC790"}),", \uD68C\uB85C"]}),"\n",(0,i.jsxs)(l.li,{children:["\uC2A4\uC704\uCE58\uB97C \uC8FC\uBCC0\uC73C\uB85C ",(0,i.jsx)(l.mark,{className:"flexible-marker flexible-marker-default",children:"CLB"}),"\uAC00 \uAC10\uC2F8\uACE0 \uC788\uB294 \uAD6C\uC870"]}),"\n",(0,i.jsxs)(l.li,{children:["\uBAA9\uC801\uBCC4 \uC7AC\uAD6C\uC131 \uAC00\uB2A5, ",(0,i.jsx)(l.mark,{className:"flexible-marker flexible-marker-default",children:"\uC720\uC5F0\uC131"})]}),"\n"]}),"\n",(0,i.jsx)(l.h4,{id:"asic",children:"ASIC"}),"\n",(0,i.jsx)(l.mermaid,{value:"graph LR\n  subgraph ASIC\n    CPU\n    GPU\n    NPU\n    Memory\n  end"}),"\n",(0,i.jsxs)(l.ul,{children:["\n",(0,i.jsx)(l.li,{children:"\uD2B9\uD654 \uBC18\uB3C4\uCCB4"}),"\n",(0,i.jsx)(l.li,{children:(0,i.jsx)(l.mark,{className:"flexible-marker flexible-marker-default",children:"\uC800\uC804\uB825, \uACE0\uD6A8\uC728, \uB300\uB7C9\uC0DD\uC0B0"})}),"\n"]}),"\n",(0,i.jsx)(l.h3,{id:"cpu-gpu-fpga-asic-\uC801\uC6A9\uBD84\uC57C",children:"CPU, GPU, FPGA, ASIC \uC801\uC6A9\uBD84\uC57C"}),"\n",(0,i.jsxs)(l.table,{children:[(0,i.jsx)(l.thead,{children:(0,i.jsxs)(l.tr,{children:[(0,i.jsx)(l.th,{children:"\uAD6C\uBD84"}),(0,i.jsx)(l.th,{children:"\uBD84\uC57C"}),(0,i.jsx)(l.th,{children:"\uBE44\uACE0"})]})}),(0,i.jsxs)(l.tbody,{children:[(0,i.jsxs)(l.tr,{children:[(0,i.jsx)(l.td,{children:"CPU"}),(0,i.jsx)(l.td,{children:"\uBC94\uC6A9 \uCEF4\uD4E8\uD305"}),(0,i.jsx)(l.td,{children:"\uC6F9\uBE0C\uB77C\uC6B0\uC9D5, \uC624\uD53C\uC2A4\uC5C5\uBB34"})]}),(0,i.jsxs)(l.tr,{children:[(0,i.jsx)(l.td,{children:"GPU"}),(0,i.jsx)(l.td,{children:"\uADF8\uB798\uD53D \uB80C\uB354\uB9C1, \uBCD1\uB82C\uCC98\uB9AC"}),(0,i.jsx)(l.td,{children:"\uAC8C\uC784, \uC2DC\uBBAC\uB808\uC774\uC158, \uBA38\uC2E0 \uB7EC\uB2DD"})]}),(0,i.jsxs)(l.tr,{children:[(0,i.jsx)(l.td,{children:"FPGA"}),(0,i.jsx)(l.td,{children:"\uB9DE\uCDA4\uD615 H/W"}),(0,i.jsx)(l.td,{children:(0,i.jsx)(l.mark,{className:"flexible-marker flexible-marker-default",children:"\uB514\uC9C0\uD138 \uD68C\uB85C \uD504\uB85C\uADF8\uB798\uBC0D"})})]}),(0,i.jsxs)(l.tr,{children:[(0,i.jsx)(l.td,{children:"ASIC"}),(0,i.jsx)(l.td,{children:(0,i.jsx)(l.mark,{className:"flexible-marker flexible-marker-default",children:"\uD2B9\uC815 \uC791\uC5C5 \uCD5C\uC801\uD654, \uACE0\uC131\uB2A5"})}),(0,i.jsx)(l.td,{children:"\uC2A4\uB9C8\uD2B8\uD3F0, N/W \uC7A5\uCE58, AI\uAC00\uC18D\uAE30"})]})]})]}),"\n",(0,i.jsx)(l.h2,{id:"fpga-asic-\uC120\uD0DD\uC2DC-\uACE0\uB824\uC0AC\uD56D",children:"FPGA, ASIC \uC120\uD0DD\uC2DC \uACE0\uB824\uC0AC\uD56D"}),"\n",(0,i.jsx)(l.mermaid,{value:'xychart-beta\n  x-axis "\uAC2F\uC218" 1 --\x3e 10\n  y-axis "\uBE44\uC6A9" 1 --\x3e 10\n\n  line "ASIC" [3, 3.25, 3.5, 3.75, 4, 4.25, 4.5]\n  line "FPGA" [1, 2, 3, 4, 5, 6, 7]'}),"\n",(0,i.jsxs)(l.ul,{children:["\n",(0,i.jsxs)(l.li,{children:["\uB300\uB7C9\uC0DD\uC0B0\uC2DC ",(0,i.jsx)(l.mark,{className:"flexible-marker flexible-marker-default",children:"\uBE44\uC6A9 \uC808\uCDA9\uC810\uC744 \uACE0\uB824"}),"\uD558\uC5EC ASIC \uAE30\uBC18 SoC \uB3C4\uC785 \uAC80\uD1A0 \uD544\uC694"]}),"\n"]})]})}function u(e={}){let{wrapper:l}={...(0,a.R)(),...e.components};return l?(0,i.jsx)(l,{...e,children:(0,i.jsx)(h,{...e})}):h(e)}},28453(e,l,n){n.d(l,{R:()=>s,x:()=>t});var r=n(96540);let i={},a=r.createContext(i);function s(e){let l=r.useContext(a);return r.useMemo(function(){return"function"==typeof e?e(l):{...l,...e}},[l,e])}function t(e){let l;return l=e.disableParentContext?"function"==typeof e.components?e.components(i):e.components||i:s(e.components),r.createElement(a.Provider,{value:l},e.children)}},43301(e){e.exports=JSON.parse('{"permalink":"/en/pe/ca/cpu-gpu-fpga-asic","source":"@site/blog/pe/ca/cpu-gpu-fpga-asic.md","title":"CPU, GPU, FPGA, ASIC","description":"CPU, GPU, FPGA, ASIC","date":"2024-07-01T09:24:33.269Z","tags":[{"inline":false,"label":"professional-engineer","permalink":"/en/tags/pe","description":"\uAE30\uC220\uC0AC \uAD00\uB828 \uD3EC\uC2A4\uD2B8"},{"inline":false,"label":"pe/computer-architecture","permalink":"/en/tags/pe/ca","description":"\uAE30\uC220\uC0AC \uCEF4\uD4E8\uD130 \uC544\uD0A4\uD14D\uCC98 \uD1A0\uD53D"}],"readingTime":1.2,"hasTruncateMarker":false,"authors":[{"name":"Gracefullight","title":"Owner","url":"https://github.com/gracefullight","imageURL":"https://avatars.githubusercontent.com/u/11773683?v=4","key":"me","page":null}],"frontMatter":{"title":"CPU, GPU, FPGA, ASIC","date":"2024-07-01T09:24:33.269Z","description":"CPU, GPU, FPGA, ASIC","authors":"me","tags":["pe","pe/ca"]},"unlisted":false,"prevItem":{"title":"\uC2E4\uC2DC\uAC04 \uC2A4\uCF00\uC904\uB9C1, \uC6B0\uC120\uC21C\uC704 \uC5ED\uC804","permalink":"/en/pe/ca/realtime-scheduling-priority-inversion"},"nextItem":{"title":"\uBE45 \uC5D4\uB514\uC5B8, \uB9AC\uD2C0 \uC5D4\uB514\uC5B8","permalink":"/en/pe/ca/big-endian-little-endian"}}')}}]);