
STM32F407VET6_RTOS_ROBOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d0ec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  0800d27c  0800d27c  0000e27c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d380  0800d380  0000f150  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d380  0800d380  0000e380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d388  0800d388  0000f150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d388  0800d388  0000e388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d38c  0800d38c  0000e38c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000150  20000000  0800d390  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f150  2**0
                  CONTENTS
 10 .bss          00006f90  20000150  20000150  0000f150  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200070e0  200070e0  0000f150  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f150  2**0
                  CONTENTS, READONLY
 13 .debug_info   00022467  00000000  00000000  0000f180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000051ac  00000000  00000000  000315e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b40  00000000  00000000  00036798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014c6  00000000  00000000  000382d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00006734  00000000  00000000  0003979e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021521  00000000  00000000  0003fed2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e4808  00000000  00000000  000613f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00145bfb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007698  00000000  00000000  00145c40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  0014d2d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000150 	.word	0x20000150
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d264 	.word	0x0800d264

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000154 	.word	0x20000154
 80001cc:	0800d264 	.word	0x0800d264

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	@ 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_d2iz>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a84:	d215      	bcs.n	8000ab2 <__aeabi_d2iz+0x36>
 8000a86:	d511      	bpl.n	8000aac <__aeabi_d2iz+0x30>
 8000a88:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a90:	d912      	bls.n	8000ab8 <__aeabi_d2iz+0x3c>
 8000a92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aa2:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d105      	bne.n	8000ac4 <__aeabi_d2iz+0x48>
 8000ab8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000abc:	bf08      	it	eq
 8000abe:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_uldivmod>:
 8000acc:	b953      	cbnz	r3, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ace:	b94a      	cbnz	r2, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ad0:	2900      	cmp	r1, #0
 8000ad2:	bf08      	it	eq
 8000ad4:	2800      	cmpeq	r0, #0
 8000ad6:	bf1c      	itt	ne
 8000ad8:	f04f 31ff 	movne.w	r1, #4294967295
 8000adc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae0:	f000 b988 	b.w	8000df4 <__aeabi_idiv0>
 8000ae4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aec:	f000 f806 	bl	8000afc <__udivmoddi4>
 8000af0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af8:	b004      	add	sp, #16
 8000afa:	4770      	bx	lr

08000afc <__udivmoddi4>:
 8000afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b00:	9d08      	ldr	r5, [sp, #32]
 8000b02:	468e      	mov	lr, r1
 8000b04:	4604      	mov	r4, r0
 8000b06:	4688      	mov	r8, r1
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d14a      	bne.n	8000ba2 <__udivmoddi4+0xa6>
 8000b0c:	428a      	cmp	r2, r1
 8000b0e:	4617      	mov	r7, r2
 8000b10:	d962      	bls.n	8000bd8 <__udivmoddi4+0xdc>
 8000b12:	fab2 f682 	clz	r6, r2
 8000b16:	b14e      	cbz	r6, 8000b2c <__udivmoddi4+0x30>
 8000b18:	f1c6 0320 	rsb	r3, r6, #32
 8000b1c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b20:	fa20 f303 	lsr.w	r3, r0, r3
 8000b24:	40b7      	lsls	r7, r6
 8000b26:	ea43 0808 	orr.w	r8, r3, r8
 8000b2a:	40b4      	lsls	r4, r6
 8000b2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b30:	fa1f fc87 	uxth.w	ip, r7
 8000b34:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b38:	0c23      	lsrs	r3, r4, #16
 8000b3a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b3e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b42:	fb01 f20c 	mul.w	r2, r1, ip
 8000b46:	429a      	cmp	r2, r3
 8000b48:	d909      	bls.n	8000b5e <__udivmoddi4+0x62>
 8000b4a:	18fb      	adds	r3, r7, r3
 8000b4c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b50:	f080 80ea 	bcs.w	8000d28 <__udivmoddi4+0x22c>
 8000b54:	429a      	cmp	r2, r3
 8000b56:	f240 80e7 	bls.w	8000d28 <__udivmoddi4+0x22c>
 8000b5a:	3902      	subs	r1, #2
 8000b5c:	443b      	add	r3, r7
 8000b5e:	1a9a      	subs	r2, r3, r2
 8000b60:	b2a3      	uxth	r3, r4
 8000b62:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b66:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b6e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b72:	459c      	cmp	ip, r3
 8000b74:	d909      	bls.n	8000b8a <__udivmoddi4+0x8e>
 8000b76:	18fb      	adds	r3, r7, r3
 8000b78:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b7c:	f080 80d6 	bcs.w	8000d2c <__udivmoddi4+0x230>
 8000b80:	459c      	cmp	ip, r3
 8000b82:	f240 80d3 	bls.w	8000d2c <__udivmoddi4+0x230>
 8000b86:	443b      	add	r3, r7
 8000b88:	3802      	subs	r0, #2
 8000b8a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b8e:	eba3 030c 	sub.w	r3, r3, ip
 8000b92:	2100      	movs	r1, #0
 8000b94:	b11d      	cbz	r5, 8000b9e <__udivmoddi4+0xa2>
 8000b96:	40f3      	lsrs	r3, r6
 8000b98:	2200      	movs	r2, #0
 8000b9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba2:	428b      	cmp	r3, r1
 8000ba4:	d905      	bls.n	8000bb2 <__udivmoddi4+0xb6>
 8000ba6:	b10d      	cbz	r5, 8000bac <__udivmoddi4+0xb0>
 8000ba8:	e9c5 0100 	strd	r0, r1, [r5]
 8000bac:	2100      	movs	r1, #0
 8000bae:	4608      	mov	r0, r1
 8000bb0:	e7f5      	b.n	8000b9e <__udivmoddi4+0xa2>
 8000bb2:	fab3 f183 	clz	r1, r3
 8000bb6:	2900      	cmp	r1, #0
 8000bb8:	d146      	bne.n	8000c48 <__udivmoddi4+0x14c>
 8000bba:	4573      	cmp	r3, lr
 8000bbc:	d302      	bcc.n	8000bc4 <__udivmoddi4+0xc8>
 8000bbe:	4282      	cmp	r2, r0
 8000bc0:	f200 8105 	bhi.w	8000dce <__udivmoddi4+0x2d2>
 8000bc4:	1a84      	subs	r4, r0, r2
 8000bc6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bca:	2001      	movs	r0, #1
 8000bcc:	4690      	mov	r8, r2
 8000bce:	2d00      	cmp	r5, #0
 8000bd0:	d0e5      	beq.n	8000b9e <__udivmoddi4+0xa2>
 8000bd2:	e9c5 4800 	strd	r4, r8, [r5]
 8000bd6:	e7e2      	b.n	8000b9e <__udivmoddi4+0xa2>
 8000bd8:	2a00      	cmp	r2, #0
 8000bda:	f000 8090 	beq.w	8000cfe <__udivmoddi4+0x202>
 8000bde:	fab2 f682 	clz	r6, r2
 8000be2:	2e00      	cmp	r6, #0
 8000be4:	f040 80a4 	bne.w	8000d30 <__udivmoddi4+0x234>
 8000be8:	1a8a      	subs	r2, r1, r2
 8000bea:	0c03      	lsrs	r3, r0, #16
 8000bec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bf0:	b280      	uxth	r0, r0
 8000bf2:	b2bc      	uxth	r4, r7
 8000bf4:	2101      	movs	r1, #1
 8000bf6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bfa:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c02:	fb04 f20c 	mul.w	r2, r4, ip
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d907      	bls.n	8000c1a <__udivmoddi4+0x11e>
 8000c0a:	18fb      	adds	r3, r7, r3
 8000c0c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c10:	d202      	bcs.n	8000c18 <__udivmoddi4+0x11c>
 8000c12:	429a      	cmp	r2, r3
 8000c14:	f200 80e0 	bhi.w	8000dd8 <__udivmoddi4+0x2dc>
 8000c18:	46c4      	mov	ip, r8
 8000c1a:	1a9b      	subs	r3, r3, r2
 8000c1c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c20:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c24:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c28:	fb02 f404 	mul.w	r4, r2, r4
 8000c2c:	429c      	cmp	r4, r3
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x144>
 8000c30:	18fb      	adds	r3, r7, r3
 8000c32:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x142>
 8000c38:	429c      	cmp	r4, r3
 8000c3a:	f200 80ca 	bhi.w	8000dd2 <__udivmoddi4+0x2d6>
 8000c3e:	4602      	mov	r2, r0
 8000c40:	1b1b      	subs	r3, r3, r4
 8000c42:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c46:	e7a5      	b.n	8000b94 <__udivmoddi4+0x98>
 8000c48:	f1c1 0620 	rsb	r6, r1, #32
 8000c4c:	408b      	lsls	r3, r1
 8000c4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c52:	431f      	orrs	r7, r3
 8000c54:	fa0e f401 	lsl.w	r4, lr, r1
 8000c58:	fa20 f306 	lsr.w	r3, r0, r6
 8000c5c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c60:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c64:	4323      	orrs	r3, r4
 8000c66:	fa00 f801 	lsl.w	r8, r0, r1
 8000c6a:	fa1f fc87 	uxth.w	ip, r7
 8000c6e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c72:	0c1c      	lsrs	r4, r3, #16
 8000c74:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c78:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c7c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c80:	45a6      	cmp	lr, r4
 8000c82:	fa02 f201 	lsl.w	r2, r2, r1
 8000c86:	d909      	bls.n	8000c9c <__udivmoddi4+0x1a0>
 8000c88:	193c      	adds	r4, r7, r4
 8000c8a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c8e:	f080 809c 	bcs.w	8000dca <__udivmoddi4+0x2ce>
 8000c92:	45a6      	cmp	lr, r4
 8000c94:	f240 8099 	bls.w	8000dca <__udivmoddi4+0x2ce>
 8000c98:	3802      	subs	r0, #2
 8000c9a:	443c      	add	r4, r7
 8000c9c:	eba4 040e 	sub.w	r4, r4, lr
 8000ca0:	fa1f fe83 	uxth.w	lr, r3
 8000ca4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ca8:	fb09 4413 	mls	r4, r9, r3, r4
 8000cac:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cb0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cb4:	45a4      	cmp	ip, r4
 8000cb6:	d908      	bls.n	8000cca <__udivmoddi4+0x1ce>
 8000cb8:	193c      	adds	r4, r7, r4
 8000cba:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cbe:	f080 8082 	bcs.w	8000dc6 <__udivmoddi4+0x2ca>
 8000cc2:	45a4      	cmp	ip, r4
 8000cc4:	d97f      	bls.n	8000dc6 <__udivmoddi4+0x2ca>
 8000cc6:	3b02      	subs	r3, #2
 8000cc8:	443c      	add	r4, r7
 8000cca:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cce:	eba4 040c 	sub.w	r4, r4, ip
 8000cd2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cd6:	4564      	cmp	r4, ip
 8000cd8:	4673      	mov	r3, lr
 8000cda:	46e1      	mov	r9, ip
 8000cdc:	d362      	bcc.n	8000da4 <__udivmoddi4+0x2a8>
 8000cde:	d05f      	beq.n	8000da0 <__udivmoddi4+0x2a4>
 8000ce0:	b15d      	cbz	r5, 8000cfa <__udivmoddi4+0x1fe>
 8000ce2:	ebb8 0203 	subs.w	r2, r8, r3
 8000ce6:	eb64 0409 	sbc.w	r4, r4, r9
 8000cea:	fa04 f606 	lsl.w	r6, r4, r6
 8000cee:	fa22 f301 	lsr.w	r3, r2, r1
 8000cf2:	431e      	orrs	r6, r3
 8000cf4:	40cc      	lsrs	r4, r1
 8000cf6:	e9c5 6400 	strd	r6, r4, [r5]
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	e74f      	b.n	8000b9e <__udivmoddi4+0xa2>
 8000cfe:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d02:	0c01      	lsrs	r1, r0, #16
 8000d04:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d08:	b280      	uxth	r0, r0
 8000d0a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d0e:	463b      	mov	r3, r7
 8000d10:	4638      	mov	r0, r7
 8000d12:	463c      	mov	r4, r7
 8000d14:	46b8      	mov	r8, r7
 8000d16:	46be      	mov	lr, r7
 8000d18:	2620      	movs	r6, #32
 8000d1a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d1e:	eba2 0208 	sub.w	r2, r2, r8
 8000d22:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d26:	e766      	b.n	8000bf6 <__udivmoddi4+0xfa>
 8000d28:	4601      	mov	r1, r0
 8000d2a:	e718      	b.n	8000b5e <__udivmoddi4+0x62>
 8000d2c:	4610      	mov	r0, r2
 8000d2e:	e72c      	b.n	8000b8a <__udivmoddi4+0x8e>
 8000d30:	f1c6 0220 	rsb	r2, r6, #32
 8000d34:	fa2e f302 	lsr.w	r3, lr, r2
 8000d38:	40b7      	lsls	r7, r6
 8000d3a:	40b1      	lsls	r1, r6
 8000d3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d44:	430a      	orrs	r2, r1
 8000d46:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d4a:	b2bc      	uxth	r4, r7
 8000d4c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d50:	0c11      	lsrs	r1, r2, #16
 8000d52:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d56:	fb08 f904 	mul.w	r9, r8, r4
 8000d5a:	40b0      	lsls	r0, r6
 8000d5c:	4589      	cmp	r9, r1
 8000d5e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d62:	b280      	uxth	r0, r0
 8000d64:	d93e      	bls.n	8000de4 <__udivmoddi4+0x2e8>
 8000d66:	1879      	adds	r1, r7, r1
 8000d68:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d6c:	d201      	bcs.n	8000d72 <__udivmoddi4+0x276>
 8000d6e:	4589      	cmp	r9, r1
 8000d70:	d81f      	bhi.n	8000db2 <__udivmoddi4+0x2b6>
 8000d72:	eba1 0109 	sub.w	r1, r1, r9
 8000d76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7a:	fb09 f804 	mul.w	r8, r9, r4
 8000d7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d82:	b292      	uxth	r2, r2
 8000d84:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d88:	4542      	cmp	r2, r8
 8000d8a:	d229      	bcs.n	8000de0 <__udivmoddi4+0x2e4>
 8000d8c:	18ba      	adds	r2, r7, r2
 8000d8e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d92:	d2c4      	bcs.n	8000d1e <__udivmoddi4+0x222>
 8000d94:	4542      	cmp	r2, r8
 8000d96:	d2c2      	bcs.n	8000d1e <__udivmoddi4+0x222>
 8000d98:	f1a9 0102 	sub.w	r1, r9, #2
 8000d9c:	443a      	add	r2, r7
 8000d9e:	e7be      	b.n	8000d1e <__udivmoddi4+0x222>
 8000da0:	45f0      	cmp	r8, lr
 8000da2:	d29d      	bcs.n	8000ce0 <__udivmoddi4+0x1e4>
 8000da4:	ebbe 0302 	subs.w	r3, lr, r2
 8000da8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000dac:	3801      	subs	r0, #1
 8000dae:	46e1      	mov	r9, ip
 8000db0:	e796      	b.n	8000ce0 <__udivmoddi4+0x1e4>
 8000db2:	eba7 0909 	sub.w	r9, r7, r9
 8000db6:	4449      	add	r1, r9
 8000db8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dbc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dc0:	fb09 f804 	mul.w	r8, r9, r4
 8000dc4:	e7db      	b.n	8000d7e <__udivmoddi4+0x282>
 8000dc6:	4673      	mov	r3, lr
 8000dc8:	e77f      	b.n	8000cca <__udivmoddi4+0x1ce>
 8000dca:	4650      	mov	r0, sl
 8000dcc:	e766      	b.n	8000c9c <__udivmoddi4+0x1a0>
 8000dce:	4608      	mov	r0, r1
 8000dd0:	e6fd      	b.n	8000bce <__udivmoddi4+0xd2>
 8000dd2:	443b      	add	r3, r7
 8000dd4:	3a02      	subs	r2, #2
 8000dd6:	e733      	b.n	8000c40 <__udivmoddi4+0x144>
 8000dd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ddc:	443b      	add	r3, r7
 8000dde:	e71c      	b.n	8000c1a <__udivmoddi4+0x11e>
 8000de0:	4649      	mov	r1, r9
 8000de2:	e79c      	b.n	8000d1e <__udivmoddi4+0x222>
 8000de4:	eba1 0109 	sub.w	r1, r1, r9
 8000de8:	46c4      	mov	ip, r8
 8000dea:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dee:	fb09 f804 	mul.w	r8, r9, r4
 8000df2:	e7c4      	b.n	8000d7e <__udivmoddi4+0x282>

08000df4 <__aeabi_idiv0>:
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop

08000df8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dfc:	f001 f918 	bl	8002030 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e00:	f000 f83c 	bl	8000e7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e04:	f000 fab2 	bl	800136c <MX_GPIO_Init>
  MX_DMA_Init();
 8000e08:	f000 fa90 	bl	800132c <MX_DMA_Init>
  MX_TIM7_Init();
 8000e0c:	f000 fa58 	bl	80012c0 <MX_TIM7_Init>
  MX_TIM3_Init();
 8000e10:	f000 fa02 	bl	8001218 <MX_TIM3_Init>
  MX_TIM1_Init();
 8000e14:	f000 f904 	bl	8001020 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000e18:	f000 f9aa 	bl	8001170 <MX_TIM2_Init>
  MX_ADC1_Init();
 8000e1c:	f000 f896 	bl	8000f4c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000e20:	f008 fc60 	bl	80096e4 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of USBqueue */
  USBqueueHandle = osMessageQueueNew (8, 11, &USBqueue_attributes);
 8000e24:	4a0d      	ldr	r2, [pc, #52]	@ (8000e5c <main+0x64>)
 8000e26:	210b      	movs	r1, #11
 8000e28:	2008      	movs	r0, #8
 8000e2a:	f008 fd52 	bl	80098d2 <osMessageQueueNew>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	4a0b      	ldr	r2, [pc, #44]	@ (8000e60 <main+0x68>)
 8000e32:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of main_thread */
  main_threadHandle = osThreadNew(main_task, NULL, &main_thread_attributes);
 8000e34:	4a0b      	ldr	r2, [pc, #44]	@ (8000e64 <main+0x6c>)
 8000e36:	2100      	movs	r1, #0
 8000e38:	480b      	ldr	r0, [pc, #44]	@ (8000e68 <main+0x70>)
 8000e3a:	f008 fc9d 	bl	8009778 <osThreadNew>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	4a0a      	ldr	r2, [pc, #40]	@ (8000e6c <main+0x74>)
 8000e42:	6013      	str	r3, [r2, #0]

  /* creation of PWM_thread */
  PWM_threadHandle = osThreadNew(pwm_task, NULL, &PWM_thread_attributes);
 8000e44:	4a0a      	ldr	r2, [pc, #40]	@ (8000e70 <main+0x78>)
 8000e46:	2100      	movs	r1, #0
 8000e48:	480a      	ldr	r0, [pc, #40]	@ (8000e74 <main+0x7c>)
 8000e4a:	f008 fc95 	bl	8009778 <osThreadNew>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	4a09      	ldr	r2, [pc, #36]	@ (8000e78 <main+0x80>)
 8000e52:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000e54:	f008 fc6a 	bl	800972c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e58:	bf00      	nop
 8000e5a:	e7fd      	b.n	8000e58 <main+0x60>
 8000e5c:	0800d348 	.word	0x0800d348
 8000e60:	2000088c 	.word	0x2000088c
 8000e64:	0800d300 	.word	0x0800d300
 8000e68:	08001449 	.word	0x08001449
 8000e6c:	20000334 	.word	0x20000334
 8000e70:	0800d324 	.word	0x0800d324
 8000e74:	08001519 	.word	0x08001519
 8000e78:	200005e0 	.word	0x200005e0

08000e7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b094      	sub	sp, #80	@ 0x50
 8000e80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e82:	f107 0320 	add.w	r3, r7, #32
 8000e86:	2230      	movs	r2, #48	@ 0x30
 8000e88:	2100      	movs	r1, #0
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f00c f8fa 	bl	800d084 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e90:	f107 030c 	add.w	r3, r7, #12
 8000e94:	2200      	movs	r2, #0
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	605a      	str	r2, [r3, #4]
 8000e9a:	609a      	str	r2, [r3, #8]
 8000e9c:	60da      	str	r2, [r3, #12]
 8000e9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	60bb      	str	r3, [r7, #8]
 8000ea4:	4b27      	ldr	r3, [pc, #156]	@ (8000f44 <SystemClock_Config+0xc8>)
 8000ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ea8:	4a26      	ldr	r2, [pc, #152]	@ (8000f44 <SystemClock_Config+0xc8>)
 8000eaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000eae:	6413      	str	r3, [r2, #64]	@ 0x40
 8000eb0:	4b24      	ldr	r3, [pc, #144]	@ (8000f44 <SystemClock_Config+0xc8>)
 8000eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eb8:	60bb      	str	r3, [r7, #8]
 8000eba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	607b      	str	r3, [r7, #4]
 8000ec0:	4b21      	ldr	r3, [pc, #132]	@ (8000f48 <SystemClock_Config+0xcc>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a20      	ldr	r2, [pc, #128]	@ (8000f48 <SystemClock_Config+0xcc>)
 8000ec6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000eca:	6013      	str	r3, [r2, #0]
 8000ecc:	4b1e      	ldr	r3, [pc, #120]	@ (8000f48 <SystemClock_Config+0xcc>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ed4:	607b      	str	r3, [r7, #4]
 8000ed6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000edc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ee0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ee6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000eec:	2304      	movs	r3, #4
 8000eee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000ef0:	2348      	movs	r3, #72	@ 0x48
 8000ef2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000efc:	f107 0320 	add.w	r3, r7, #32
 8000f00:	4618      	mov	r0, r3
 8000f02:	f003 fb4b 	bl	800459c <HAL_RCC_OscConfig>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f0c:	f000 fb26 	bl	800155c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f10:	230f      	movs	r3, #15
 8000f12:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f14:	2302      	movs	r3, #2
 8000f16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f20:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f22:	2300      	movs	r3, #0
 8000f24:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f26:	f107 030c 	add.w	r3, r7, #12
 8000f2a:	2102      	movs	r1, #2
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f003 fdad 	bl	8004a8c <HAL_RCC_ClockConfig>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000f38:	f000 fb10 	bl	800155c <Error_Handler>
  }
}
 8000f3c:	bf00      	nop
 8000f3e:	3750      	adds	r7, #80	@ 0x50
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40023800 	.word	0x40023800
 8000f48:	40007000 	.word	0x40007000

08000f4c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f52:	463b      	mov	r3, r7
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f5e:	4b2d      	ldr	r3, [pc, #180]	@ (8001014 <MX_ADC1_Init+0xc8>)
 8000f60:	4a2d      	ldr	r2, [pc, #180]	@ (8001018 <MX_ADC1_Init+0xcc>)
 8000f62:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000f64:	4b2b      	ldr	r3, [pc, #172]	@ (8001014 <MX_ADC1_Init+0xc8>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f6a:	4b2a      	ldr	r3, [pc, #168]	@ (8001014 <MX_ADC1_Init+0xc8>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f70:	4b28      	ldr	r3, [pc, #160]	@ (8001014 <MX_ADC1_Init+0xc8>)
 8000f72:	2201      	movs	r2, #1
 8000f74:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f76:	4b27      	ldr	r3, [pc, #156]	@ (8001014 <MX_ADC1_Init+0xc8>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f7c:	4b25      	ldr	r3, [pc, #148]	@ (8001014 <MX_ADC1_Init+0xc8>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f84:	4b23      	ldr	r3, [pc, #140]	@ (8001014 <MX_ADC1_Init+0xc8>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f8a:	4b22      	ldr	r3, [pc, #136]	@ (8001014 <MX_ADC1_Init+0xc8>)
 8000f8c:	4a23      	ldr	r2, [pc, #140]	@ (800101c <MX_ADC1_Init+0xd0>)
 8000f8e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f90:	4b20      	ldr	r3, [pc, #128]	@ (8001014 <MX_ADC1_Init+0xc8>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8000f96:	4b1f      	ldr	r3, [pc, #124]	@ (8001014 <MX_ADC1_Init+0xc8>)
 8000f98:	2203      	movs	r2, #3
 8000f9a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f9c:	4b1d      	ldr	r3, [pc, #116]	@ (8001014 <MX_ADC1_Init+0xc8>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8001014 <MX_ADC1_Init+0xc8>)
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000faa:	481a      	ldr	r0, [pc, #104]	@ (8001014 <MX_ADC1_Init+0xc8>)
 8000fac:	f001 f8a6 	bl	80020fc <HAL_ADC_Init>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000fb6:	f000 fad1 	bl	800155c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fc6:	463b      	mov	r3, r7
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4812      	ldr	r0, [pc, #72]	@ (8001014 <MX_ADC1_Init+0xc8>)
 8000fcc:	f001 f8da 	bl	8002184 <HAL_ADC_ConfigChannel>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000fd6:	f000 fac1 	bl	800155c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fde:	463b      	mov	r3, r7
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	480c      	ldr	r0, [pc, #48]	@ (8001014 <MX_ADC1_Init+0xc8>)
 8000fe4:	f001 f8ce 	bl	8002184 <HAL_ADC_ConfigChannel>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000fee:	f000 fab5 	bl	800155c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 3;
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ff6:	463b      	mov	r3, r7
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4806      	ldr	r0, [pc, #24]	@ (8001014 <MX_ADC1_Init+0xc8>)
 8000ffc:	f001 f8c2 	bl	8002184 <HAL_ADC_ConfigChannel>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 8001006:	f000 faa9 	bl	800155c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800100a:	bf00      	nop
 800100c:	3710      	adds	r7, #16
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	2000016c 	.word	0x2000016c
 8001018:	40012000 	.word	0x40012000
 800101c:	0f000001 	.word	0x0f000001

08001020 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b092      	sub	sp, #72	@ 0x48
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001026:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001030:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
 800103e:	611a      	str	r2, [r3, #16]
 8001040:	615a      	str	r2, [r3, #20]
 8001042:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001044:	1d3b      	adds	r3, r7, #4
 8001046:	2220      	movs	r2, #32
 8001048:	2100      	movs	r1, #0
 800104a:	4618      	mov	r0, r3
 800104c:	f00c f81a 	bl	800d084 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001050:	4b45      	ldr	r3, [pc, #276]	@ (8001168 <MX_TIM1_Init+0x148>)
 8001052:	4a46      	ldr	r2, [pc, #280]	@ (800116c <MX_TIM1_Init+0x14c>)
 8001054:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001056:	4b44      	ldr	r3, [pc, #272]	@ (8001168 <MX_TIM1_Init+0x148>)
 8001058:	2200      	movs	r2, #0
 800105a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 800105c:	4b42      	ldr	r3, [pc, #264]	@ (8001168 <MX_TIM1_Init+0x148>)
 800105e:	2260      	movs	r2, #96	@ 0x60
 8001060:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1665;
 8001062:	4b41      	ldr	r3, [pc, #260]	@ (8001168 <MX_TIM1_Init+0x148>)
 8001064:	f240 6281 	movw	r2, #1665	@ 0x681
 8001068:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800106a:	4b3f      	ldr	r3, [pc, #252]	@ (8001168 <MX_TIM1_Init+0x148>)
 800106c:	2200      	movs	r2, #0
 800106e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001070:	4b3d      	ldr	r3, [pc, #244]	@ (8001168 <MX_TIM1_Init+0x148>)
 8001072:	2200      	movs	r2, #0
 8001074:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001076:	4b3c      	ldr	r3, [pc, #240]	@ (8001168 <MX_TIM1_Init+0x148>)
 8001078:	2200      	movs	r2, #0
 800107a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800107c:	483a      	ldr	r0, [pc, #232]	@ (8001168 <MX_TIM1_Init+0x148>)
 800107e:	f004 f86b 	bl	8005158 <HAL_TIM_PWM_Init>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001088:	f000 fa68 	bl	800155c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800108c:	2300      	movs	r3, #0
 800108e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001090:	2300      	movs	r3, #0
 8001092:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001094:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001098:	4619      	mov	r1, r3
 800109a:	4833      	ldr	r0, [pc, #204]	@ (8001168 <MX_TIM1_Init+0x148>)
 800109c:	f004 fefe 	bl	8005e9c <HAL_TIMEx_MasterConfigSynchronization>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80010a6:	f000 fa59 	bl	800155c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010aa:	2360      	movs	r3, #96	@ 0x60
 80010ac:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010b2:	2300      	movs	r3, #0
 80010b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010b6:	2300      	movs	r3, #0
 80010b8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010ba:	2300      	movs	r3, #0
 80010bc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010be:	2300      	movs	r3, #0
 80010c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010c2:	2300      	movs	r3, #0
 80010c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ca:	2200      	movs	r2, #0
 80010cc:	4619      	mov	r1, r3
 80010ce:	4826      	ldr	r0, [pc, #152]	@ (8001168 <MX_TIM1_Init+0x148>)
 80010d0:	f004 fb7e 	bl	80057d0 <HAL_TIM_PWM_ConfigChannel>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80010da:	f000 fa3f 	bl	800155c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010e2:	2204      	movs	r2, #4
 80010e4:	4619      	mov	r1, r3
 80010e6:	4820      	ldr	r0, [pc, #128]	@ (8001168 <MX_TIM1_Init+0x148>)
 80010e8:	f004 fb72 	bl	80057d0 <HAL_TIM_PWM_ConfigChannel>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80010f2:	f000 fa33 	bl	800155c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80010f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010fa:	2208      	movs	r2, #8
 80010fc:	4619      	mov	r1, r3
 80010fe:	481a      	ldr	r0, [pc, #104]	@ (8001168 <MX_TIM1_Init+0x148>)
 8001100:	f004 fb66 	bl	80057d0 <HAL_TIM_PWM_ConfigChannel>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 800110a:	f000 fa27 	bl	800155c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800110e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001112:	220c      	movs	r2, #12
 8001114:	4619      	mov	r1, r3
 8001116:	4814      	ldr	r0, [pc, #80]	@ (8001168 <MX_TIM1_Init+0x148>)
 8001118:	f004 fb5a 	bl	80057d0 <HAL_TIM_PWM_ConfigChannel>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8001122:	f000 fa1b 	bl	800155c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001126:	2300      	movs	r3, #0
 8001128:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800112a:	2300      	movs	r3, #0
 800112c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800112e:	2300      	movs	r3, #0
 8001130:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001132:	2300      	movs	r3, #0
 8001134:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001136:	2300      	movs	r3, #0
 8001138:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800113a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800113e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001140:	2300      	movs	r3, #0
 8001142:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001144:	1d3b      	adds	r3, r7, #4
 8001146:	4619      	mov	r1, r3
 8001148:	4807      	ldr	r0, [pc, #28]	@ (8001168 <MX_TIM1_Init+0x148>)
 800114a:	f004 ff23 	bl	8005f94 <HAL_TIMEx_ConfigBreakDeadTime>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8001154:	f000 fa02 	bl	800155c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001158:	4803      	ldr	r0, [pc, #12]	@ (8001168 <MX_TIM1_Init+0x148>)
 800115a:	f000 fe3d 	bl	8001dd8 <HAL_TIM_MspPostInit>

}
 800115e:	bf00      	nop
 8001160:	3748      	adds	r7, #72	@ 0x48
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	20000214 	.word	0x20000214
 800116c:	40010000 	.word	0x40010000

08001170 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b08c      	sub	sp, #48	@ 0x30
 8001174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001176:	f107 030c 	add.w	r3, r7, #12
 800117a:	2224      	movs	r2, #36	@ 0x24
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f00b ff80 	bl	800d084 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001184:	1d3b      	adds	r3, r7, #4
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800118c:	4b21      	ldr	r3, [pc, #132]	@ (8001214 <MX_TIM2_Init+0xa4>)
 800118e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001192:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001194:	4b1f      	ldr	r3, [pc, #124]	@ (8001214 <MX_TIM2_Init+0xa4>)
 8001196:	2200      	movs	r2, #0
 8001198:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800119a:	4b1e      	ldr	r3, [pc, #120]	@ (8001214 <MX_TIM2_Init+0xa4>)
 800119c:	2200      	movs	r2, #0
 800119e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80011a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001214 <MX_TIM2_Init+0xa4>)
 80011a2:	f04f 32ff 	mov.w	r2, #4294967295
 80011a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001214 <MX_TIM2_Init+0xa4>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ae:	4b19      	ldr	r3, [pc, #100]	@ (8001214 <MX_TIM2_Init+0xa4>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80011b4:	2303      	movs	r3, #3
 80011b6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80011b8:	2300      	movs	r3, #0
 80011ba:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80011bc:	2301      	movs	r3, #1
 80011be:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80011c0:	2300      	movs	r3, #0
 80011c2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80011c4:	2300      	movs	r3, #0
 80011c6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80011c8:	2300      	movs	r3, #0
 80011ca:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80011cc:	2301      	movs	r3, #1
 80011ce:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80011d0:	2300      	movs	r3, #0
 80011d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80011d8:	f107 030c 	add.w	r3, r7, #12
 80011dc:	4619      	mov	r1, r3
 80011de:	480d      	ldr	r0, [pc, #52]	@ (8001214 <MX_TIM2_Init+0xa4>)
 80011e0:	f004 f8d2 	bl	8005388 <HAL_TIM_Encoder_Init>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80011ea:	f000 f9b7 	bl	800155c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011ee:	2300      	movs	r3, #0
 80011f0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011f2:	2300      	movs	r3, #0
 80011f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	4619      	mov	r1, r3
 80011fa:	4806      	ldr	r0, [pc, #24]	@ (8001214 <MX_TIM2_Init+0xa4>)
 80011fc:	f004 fe4e 	bl	8005e9c <HAL_TIMEx_MasterConfigSynchronization>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001206:	f000 f9a9 	bl	800155c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800120a:	bf00      	nop
 800120c:	3730      	adds	r7, #48	@ 0x30
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	2000025c 	.word	0x2000025c

08001218 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b08c      	sub	sp, #48	@ 0x30
 800121c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800121e:	f107 030c 	add.w	r3, r7, #12
 8001222:	2224      	movs	r2, #36	@ 0x24
 8001224:	2100      	movs	r1, #0
 8001226:	4618      	mov	r0, r3
 8001228:	f00b ff2c 	bl	800d084 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800122c:	1d3b      	adds	r3, r7, #4
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001234:	4b20      	ldr	r3, [pc, #128]	@ (80012b8 <MX_TIM3_Init+0xa0>)
 8001236:	4a21      	ldr	r2, [pc, #132]	@ (80012bc <MX_TIM3_Init+0xa4>)
 8001238:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800123a:	4b1f      	ldr	r3, [pc, #124]	@ (80012b8 <MX_TIM3_Init+0xa0>)
 800123c:	2200      	movs	r2, #0
 800123e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001240:	4b1d      	ldr	r3, [pc, #116]	@ (80012b8 <MX_TIM3_Init+0xa0>)
 8001242:	2200      	movs	r2, #0
 8001244:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001246:	4b1c      	ldr	r3, [pc, #112]	@ (80012b8 <MX_TIM3_Init+0xa0>)
 8001248:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800124c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800124e:	4b1a      	ldr	r3, [pc, #104]	@ (80012b8 <MX_TIM3_Init+0xa0>)
 8001250:	2200      	movs	r2, #0
 8001252:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001254:	4b18      	ldr	r3, [pc, #96]	@ (80012b8 <MX_TIM3_Init+0xa0>)
 8001256:	2200      	movs	r2, #0
 8001258:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800125a:	2303      	movs	r3, #3
 800125c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800125e:	2300      	movs	r3, #0
 8001260:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001262:	2301      	movs	r3, #1
 8001264:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001266:	2300      	movs	r3, #0
 8001268:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800126a:	2300      	movs	r3, #0
 800126c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800126e:	2300      	movs	r3, #0
 8001270:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001272:	2301      	movs	r3, #1
 8001274:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001276:	2300      	movs	r3, #0
 8001278:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800127a:	2300      	movs	r3, #0
 800127c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800127e:	f107 030c 	add.w	r3, r7, #12
 8001282:	4619      	mov	r1, r3
 8001284:	480c      	ldr	r0, [pc, #48]	@ (80012b8 <MX_TIM3_Init+0xa0>)
 8001286:	f004 f87f 	bl	8005388 <HAL_TIM_Encoder_Init>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001290:	f000 f964 	bl	800155c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001294:	2300      	movs	r3, #0
 8001296:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001298:	2300      	movs	r3, #0
 800129a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800129c:	1d3b      	adds	r3, r7, #4
 800129e:	4619      	mov	r1, r3
 80012a0:	4805      	ldr	r0, [pc, #20]	@ (80012b8 <MX_TIM3_Init+0xa0>)
 80012a2:	f004 fdfb 	bl	8005e9c <HAL_TIMEx_MasterConfigSynchronization>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80012ac:	f000 f956 	bl	800155c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80012b0:	bf00      	nop
 80012b2:	3730      	adds	r7, #48	@ 0x30
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	200002a4 	.word	0x200002a4
 80012bc:	40000400 	.word	0x40000400

080012c0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012c6:	463b      	mov	r3, r7
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80012ce:	4b15      	ldr	r3, [pc, #84]	@ (8001324 <MX_TIM7_Init+0x64>)
 80012d0:	4a15      	ldr	r2, [pc, #84]	@ (8001328 <MX_TIM7_Init+0x68>)
 80012d2:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 50-1;
 80012d4:	4b13      	ldr	r3, [pc, #76]	@ (8001324 <MX_TIM7_Init+0x64>)
 80012d6:	2231      	movs	r2, #49	@ 0x31
 80012d8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012da:	4b12      	ldr	r3, [pc, #72]	@ (8001324 <MX_TIM7_Init+0x64>)
 80012dc:	2200      	movs	r2, #0
 80012de:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80012e0:	4b10      	ldr	r3, [pc, #64]	@ (8001324 <MX_TIM7_Init+0x64>)
 80012e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012e6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001324 <MX_TIM7_Init+0x64>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80012ee:	480d      	ldr	r0, [pc, #52]	@ (8001324 <MX_TIM7_Init+0x64>)
 80012f0:	f003 fe0a 	bl	8004f08 <HAL_TIM_Base_Init>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80012fa:	f000 f92f 	bl	800155c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012fe:	2300      	movs	r3, #0
 8001300:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001302:	2300      	movs	r3, #0
 8001304:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001306:	463b      	mov	r3, r7
 8001308:	4619      	mov	r1, r3
 800130a:	4806      	ldr	r0, [pc, #24]	@ (8001324 <MX_TIM7_Init+0x64>)
 800130c:	f004 fdc6 	bl	8005e9c <HAL_TIMEx_MasterConfigSynchronization>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001316:	f000 f921 	bl	800155c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	200002ec 	.word	0x200002ec
 8001328:	40001400 	.word	0x40001400

0800132c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001332:	2300      	movs	r3, #0
 8001334:	607b      	str	r3, [r7, #4]
 8001336:	4b0c      	ldr	r3, [pc, #48]	@ (8001368 <MX_DMA_Init+0x3c>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133a:	4a0b      	ldr	r2, [pc, #44]	@ (8001368 <MX_DMA_Init+0x3c>)
 800133c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001340:	6313      	str	r3, [r2, #48]	@ 0x30
 8001342:	4b09      	ldr	r3, [pc, #36]	@ (8001368 <MX_DMA_Init+0x3c>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001346:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800134a:	607b      	str	r3, [r7, #4]
 800134c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800134e:	2200      	movs	r2, #0
 8001350:	2105      	movs	r1, #5
 8001352:	2038      	movs	r0, #56	@ 0x38
 8001354:	f001 f9ec 	bl	8002730 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001358:	2038      	movs	r0, #56	@ 0x38
 800135a:	f001 fa05 	bl	8002768 <HAL_NVIC_EnableIRQ>

}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40023800 	.word	0x40023800

0800136c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b08a      	sub	sp, #40	@ 0x28
 8001370:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001372:	f107 0314 	add.w	r3, r7, #20
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	605a      	str	r2, [r3, #4]
 800137c:	609a      	str	r2, [r3, #8]
 800137e:	60da      	str	r2, [r3, #12]
 8001380:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	613b      	str	r3, [r7, #16]
 8001386:	4b2d      	ldr	r3, [pc, #180]	@ (800143c <MX_GPIO_Init+0xd0>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138a:	4a2c      	ldr	r2, [pc, #176]	@ (800143c <MX_GPIO_Init+0xd0>)
 800138c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001390:	6313      	str	r3, [r2, #48]	@ 0x30
 8001392:	4b2a      	ldr	r3, [pc, #168]	@ (800143c <MX_GPIO_Init+0xd0>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001396:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800139a:	613b      	str	r3, [r7, #16]
 800139c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
 80013a2:	4b26      	ldr	r3, [pc, #152]	@ (800143c <MX_GPIO_Init+0xd0>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a6:	4a25      	ldr	r2, [pc, #148]	@ (800143c <MX_GPIO_Init+0xd0>)
 80013a8:	f043 0301 	orr.w	r3, r3, #1
 80013ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ae:	4b23      	ldr	r3, [pc, #140]	@ (800143c <MX_GPIO_Init+0xd0>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b2:	f003 0301 	and.w	r3, r3, #1
 80013b6:	60fb      	str	r3, [r7, #12]
 80013b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	60bb      	str	r3, [r7, #8]
 80013be:	4b1f      	ldr	r3, [pc, #124]	@ (800143c <MX_GPIO_Init+0xd0>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c2:	4a1e      	ldr	r2, [pc, #120]	@ (800143c <MX_GPIO_Init+0xd0>)
 80013c4:	f043 0310 	orr.w	r3, r3, #16
 80013c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ca:	4b1c      	ldr	r3, [pc, #112]	@ (800143c <MX_GPIO_Init+0xd0>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ce:	f003 0310 	and.w	r3, r3, #16
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	607b      	str	r3, [r7, #4]
 80013da:	4b18      	ldr	r3, [pc, #96]	@ (800143c <MX_GPIO_Init+0xd0>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	4a17      	ldr	r2, [pc, #92]	@ (800143c <MX_GPIO_Init+0xd0>)
 80013e0:	f043 0304 	orr.w	r3, r3, #4
 80013e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013e6:	4b15      	ldr	r3, [pc, #84]	@ (800143c <MX_GPIO_Init+0xd0>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	f003 0304 	and.w	r3, r3, #4
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	603b      	str	r3, [r7, #0]
 80013f6:	4b11      	ldr	r3, [pc, #68]	@ (800143c <MX_GPIO_Init+0xd0>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fa:	4a10      	ldr	r2, [pc, #64]	@ (800143c <MX_GPIO_Init+0xd0>)
 80013fc:	f043 0302 	orr.w	r3, r3, #2
 8001400:	6313      	str	r3, [r2, #48]	@ 0x30
 8001402:	4b0e      	ldr	r3, [pc, #56]	@ (800143c <MX_GPIO_Init+0xd0>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	603b      	str	r3, [r7, #0]
 800140c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 800140e:	2200      	movs	r2, #0
 8001410:	21c0      	movs	r1, #192	@ 0xc0
 8001412:	480b      	ldr	r0, [pc, #44]	@ (8001440 <MX_GPIO_Init+0xd4>)
 8001414:	f001 fe3c 	bl	8003090 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001418:	23c0      	movs	r3, #192	@ 0xc0
 800141a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800141c:	2301      	movs	r3, #1
 800141e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001424:	2300      	movs	r3, #0
 8001426:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001428:	f107 0314 	add.w	r3, r7, #20
 800142c:	4619      	mov	r1, r3
 800142e:	4804      	ldr	r0, [pc, #16]	@ (8001440 <MX_GPIO_Init+0xd4>)
 8001430:	f001 fc92 	bl	8002d58 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001434:	bf00      	nop
 8001436:	3728      	adds	r7, #40	@ 0x28
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40023800 	.word	0x40023800
 8001440:	40020000 	.word	0x40020000
 8001444:	00000000 	.word	0x00000000

08001448 <main_task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_main_task */
void main_task(void *argument)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b0a6      	sub	sp, #152	@ 0x98
 800144c:	af04      	add	r7, sp, #16
 800144e:	6078      	str	r0, [r7, #4]
	/* init code for USB_DEVICE */
	MX_USB_DEVICE_Init();
 8001450:	f00b f8e2 	bl	800c618 <MX_USB_DEVICE_Init>
	  /* USER CODE BEGIN 5 */
	HAL_TIM_Base_Start(&htim7); // delay_us timer
 8001454:	482a      	ldr	r0, [pc, #168]	@ (8001500 <main_task+0xb8>)
 8001456:	f003 fda7 	bl	8004fa8 <HAL_TIM_Base_Start>

	motor dc_motor1 = init_motor(&htim1, TIM_CHANNEL_3, TIM_CHANNEL_4,
 800145a:	f107 0008 	add.w	r0, r7, #8
 800145e:	2304      	movs	r3, #4
 8001460:	9302      	str	r3, [sp, #8]
 8001462:	2300      	movs	r3, #0
 8001464:	9301      	str	r3, [sp, #4]
 8001466:	4b27      	ldr	r3, [pc, #156]	@ (8001504 <main_task+0xbc>)
 8001468:	9300      	str	r3, [sp, #0]
 800146a:	ed9f 2b1f 	vldr	d2, [pc, #124]	@ 80014e8 <main_task+0xa0>
 800146e:	ed9f 1b20 	vldr	d1, [pc, #128]	@ 80014f0 <main_task+0xa8>
 8001472:	ed9f 0b21 	vldr	d0, [pc, #132]	@ 80014f8 <main_task+0xb0>
 8001476:	230c      	movs	r3, #12
 8001478:	2208      	movs	r2, #8
 800147a:	4923      	ldr	r1, [pc, #140]	@ (8001508 <main_task+0xc0>)
 800147c:	f000 f874 	bl	8001568 <init_motor>

//	motor dc_motor2 = init_motor(&htim1, TIM_CHANNEL_1, TIM_CHANNEL_2,
//								 &htim2, TIM_CHANNEL_1, TIM_CHANNEL_2,
//	  							 0.1, 0.5, 1);

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8001480:	2201      	movs	r2, #1
 8001482:	2180      	movs	r1, #128	@ 0x80
 8001484:	4821      	ldr	r0, [pc, #132]	@ (800150c <main_task+0xc4>)
 8001486:	f001 fe03 	bl	8003090 <HAL_GPIO_WritePin>
  /* Infinite loop */
  for(;;)
  {
	  osStatus_t queue_status = osMessageQueueGet(USBqueueHandle, &active_packet, 0, 0);
 800148a:	4b21      	ldr	r3, [pc, #132]	@ (8001510 <main_task+0xc8>)
 800148c:	6818      	ldr	r0, [r3, #0]
 800148e:	2300      	movs	r3, #0
 8001490:	2200      	movs	r2, #0
 8001492:	4920      	ldr	r1, [pc, #128]	@ (8001514 <main_task+0xcc>)
 8001494:	f008 faf0 	bl	8009a78 <osMessageQueueGet>
 8001498:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84

	  if(active_packet.cmd == CMD_CONN) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800149c:	4b1d      	ldr	r3, [pc, #116]	@ (8001514 <main_task+0xcc>)
 800149e:	785b      	ldrb	r3, [r3, #1]
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d105      	bne.n	80014b2 <main_task+0x6a>
 80014a6:	2200      	movs	r2, #0
 80014a8:	2180      	movs	r1, #128	@ 0x80
 80014aa:	4818      	ldr	r0, [pc, #96]	@ (800150c <main_task+0xc4>)
 80014ac:	f001 fdf0 	bl	8003090 <HAL_GPIO_WritePin>
 80014b0:	e009      	b.n	80014c6 <main_task+0x7e>
	  else if(active_packet.cmd == CMD_DISC) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80014b2:	4b18      	ldr	r3, [pc, #96]	@ (8001514 <main_task+0xcc>)
 80014b4:	785b      	ldrb	r3, [r3, #1]
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d104      	bne.n	80014c6 <main_task+0x7e>
 80014bc:	2201      	movs	r2, #1
 80014be:	2180      	movs	r1, #128	@ 0x80
 80014c0:	4812      	ldr	r0, [pc, #72]	@ (800150c <main_task+0xc4>)
 80014c2:	f001 fde5 	bl	8003090 <HAL_GPIO_WritePin>

	  move_abs_motor(&dc_motor1, active_packet.sp1);
 80014c6:	4b13      	ldr	r3, [pc, #76]	@ (8001514 <main_task+0xcc>)
 80014c8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80014cc:	b21b      	sxth	r3, r3
 80014ce:	461a      	mov	r2, r3
 80014d0:	f107 0308 	add.w	r3, r7, #8
 80014d4:	4611      	mov	r1, r2
 80014d6:	4618      	mov	r0, r3
 80014d8:	f000 fabc 	bl	8001a54 <move_abs_motor>

	  osDelay(10);
 80014dc:	200a      	movs	r0, #10
 80014de:	f008 f9dd 	bl	800989c <osDelay>
  {
 80014e2:	e7d2      	b.n	800148a <main_task+0x42>
 80014e4:	f3af 8000 	nop.w
 80014e8:	00000000 	.word	0x00000000
 80014ec:	3ff00000 	.word	0x3ff00000
 80014f0:	00000000 	.word	0x00000000
 80014f4:	3fe00000 	.word	0x3fe00000
 80014f8:	9999999a 	.word	0x9999999a
 80014fc:	3fb99999 	.word	0x3fb99999
 8001500:	200002ec 	.word	0x200002ec
 8001504:	200002a4 	.word	0x200002a4
 8001508:	20000214 	.word	0x20000214
 800150c:	40020000 	.word	0x40020000
 8001510:	2000088c 	.word	0x2000088c
 8001514:	20000980 	.word	0x20000980

08001518 <pwm_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pwm_task */
void pwm_task(void *argument)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pwm_task */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 8001520:	2140      	movs	r1, #64	@ 0x40
 8001522:	4804      	ldr	r0, [pc, #16]	@ (8001534 <pwm_task+0x1c>)
 8001524:	f001 fdcd 	bl	80030c2 <HAL_GPIO_TogglePin>
	  osDelay(500);
 8001528:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800152c:	f008 f9b6 	bl	800989c <osDelay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 8001530:	bf00      	nop
 8001532:	e7f5      	b.n	8001520 <pwm_task+0x8>
 8001534:	40020000 	.word	0x40020000

08001538 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a04      	ldr	r2, [pc, #16]	@ (8001558 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d101      	bne.n	800154e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800154a:	f000 fd93 	bl	8002074 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800154e:	bf00      	nop
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40001000 	.word	0x40001000

0800155c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001560:	b672      	cpsid	i
}
 8001562:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001564:	bf00      	nop
 8001566:	e7fd      	b.n	8001564 <Error_Handler+0x8>

08001568 <init_motor>:
				 uint32_t pwm_tim_channel2,
				 TIM_HandleTypeDef *htim_enc,
				 uint32_t enc_tim_channel1,
				 uint32_t enc_tim_channel2,
				 double kp, double ki, double kd)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b0a8      	sub	sp, #160	@ 0xa0
 800156c:	af00      	add	r7, sp, #0
 800156e:	6278      	str	r0, [r7, #36]	@ 0x24
 8001570:	6239      	str	r1, [r7, #32]
 8001572:	61fa      	str	r2, [r7, #28]
 8001574:	61bb      	str	r3, [r7, #24]
 8001576:	ed87 0b04 	vstr	d0, [r7, #16]
 800157a:	ed87 1b02 	vstr	d1, [r7, #8]
 800157e:	ed87 2b00 	vstr	d2, [r7]
	motor dc_motor;

	dc_motor.pid_pos.kp = kp;
 8001582:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001586:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	dc_motor.pid_pos.kd = kd;
 800158a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800158e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
	dc_motor.pid_pos.ki = ki;
 8001592:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001596:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

	dc_motor.htim_pwm = htim_pwm;
 800159a:	6a3b      	ldr	r3, [r7, #32]
 800159c:	62bb      	str	r3, [r7, #40]	@ 0x28
	dc_motor.pwm_tim_channel1 = pwm_tim_channel1;
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	dc_motor.pwm_tim_channel2 = pwm_tim_channel2;
 80015a4:	69bb      	ldr	r3, [r7, #24]
 80015a6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

	dc_motor.htim_enc = htim_enc;
 80015aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80015ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
	dc_motor.enc_tim_channel1 = enc_tim_channel1;
 80015b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80015b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	dc_motor.enc_tim_channel2 = enc_tim_channel2;
 80015b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80015bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

	dc_motor.last_pos = 0;
 80015c0:	2300      	movs	r3, #0
 80015c2:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
	dc_motor.max_speed = 32767;
 80015c6:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80015ca:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

	dc_motor.pid_pos.prev_time = 0;
 80015ce:	2300      	movs	r3, #0
 80015d0:	673b      	str	r3, [r7, #112]	@ 0x70
	dc_motor.pid_pos.us_time = 0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	66bb      	str	r3, [r7, #104]	@ 0x68
	dc_motor.pid_pos.d_time = 0;
 80015d6:	2300      	movs	r3, #0
 80015d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
	dc_motor.pid_pos.d_err = 0;
 80015da:	f04f 0200 	mov.w	r2, #0
 80015de:	f04f 0300 	mov.w	r3, #0
 80015e2:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
	dc_motor.pid_pos.prev_error = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
	dc_motor.pid_pos.current_pos = 0;
 80015ea:	2300      	movs	r3, #0
 80015ec:	67bb      	str	r3, [r7, #120]	@ 0x78
	dc_motor.pid_pos.setpoint = 0;
 80015ee:	2300      	movs	r3, #0
 80015f0:	677b      	str	r3, [r7, #116]	@ 0x74

	HAL_TIM_PWM_Start(dc_motor.htim_pwm, dc_motor.pwm_tim_channel1);
 80015f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015f4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80015f8:	4611      	mov	r1, r2
 80015fa:	4618      	mov	r0, r3
 80015fc:	f003 fdfc 	bl	80051f8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(dc_motor.htim_pwm, dc_motor.pwm_tim_channel2);
 8001600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001602:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8001606:	4611      	mov	r1, r2
 8001608:	4618      	mov	r0, r3
 800160a:	f003 fdf5 	bl	80051f8 <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(dc_motor.htim_enc, dc_motor.enc_tim_channel1);
 800160e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001610:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001614:	4611      	mov	r1, r2
 8001616:	4618      	mov	r0, r3
 8001618:	f003 ff5c 	bl	80054d4 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(dc_motor.htim_enc, dc_motor.enc_tim_channel2);
 800161c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800161e:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001622:	4611      	mov	r1, r2
 8001624:	4618      	mov	r0, r3
 8001626:	f003 ff55 	bl	80054d4 <HAL_TIM_Encoder_Start>

	return dc_motor;
 800162a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162c:	4618      	mov	r0, r3
 800162e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001632:	2278      	movs	r2, #120	@ 0x78
 8001634:	4619      	mov	r1, r3
 8001636:	f00b fdb1 	bl	800d19c <memcpy>
}
 800163a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800163c:	37a0      	adds	r7, #160	@ 0xa0
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <encoder_delta>:

int16_t encoder_delta(motor *motor)
{
 8001642:	b480      	push	{r7}
 8001644:	b085      	sub	sp, #20
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
    uint16_t now = __HAL_TIM_GET_COUNTER(motor->htim_enc);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001652:	81fb      	strh	r3, [r7, #14]

    int16_t delta = (int16_t)(now - motor->last_pos);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f9b3 3068 	ldrsh.w	r3, [r3, #104]	@ 0x68
 800165a:	b29b      	uxth	r3, r3
 800165c:	89fa      	ldrh	r2, [r7, #14]
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	b29b      	uxth	r3, r3
 8001662:	81bb      	strh	r3, [r7, #12]
    motor->last_pos = now;
 8001664:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

    return delta;
 800166e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3714      	adds	r7, #20
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr

0800167e <compute_pid>:

void compute_pid(motor *motor, PID *pid)
{
 800167e:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	6039      	str	r1, [r7, #0]
	pid->us_time = HAL_GetTick();
 800168a:	f000 fd07 	bl	800209c <HAL_GetTick>
 800168e:	4602      	mov	r2, r0
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	639a      	str	r2, [r3, #56]	@ 0x38
	pid->d_time = (pid->us_time - pid->prev_time);
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169c:	1ad2      	subs	r2, r2, r3
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	63da      	str	r2, [r3, #60]	@ 0x3c

	if (motor->pid_pos.d_time < 1) motor->pid_pos.d_time = 1;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d102      	bne.n	80016b0 <compute_pid+0x32>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2201      	movs	r2, #1
 80016ae:	645a      	str	r2, [r3, #68]	@ 0x44

	pid->p_err	= pid->setpoint - pid->current_pos;
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7fe feda 	bl	8000474 <__aeabi_i2d>
 80016c0:	4602      	mov	r2, r0
 80016c2:	460b      	mov	r3, r1
 80016c4:	6839      	ldr	r1, [r7, #0]
 80016c6:	e9c1 2308 	strd	r2, r3, [r1, #32]
	pid->d_err	= (pid->p_err - pid->prev_error)/pid->d_time;
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7fe fecd 	bl	8000474 <__aeabi_i2d>
 80016da:	4602      	mov	r2, r0
 80016dc:	460b      	mov	r3, r1
 80016de:	4620      	mov	r0, r4
 80016e0:	4629      	mov	r1, r5
 80016e2:	f7fe fd79 	bl	80001d8 <__aeabi_dsub>
 80016e6:	4602      	mov	r2, r0
 80016e8:	460b      	mov	r3, r1
 80016ea:	4614      	mov	r4, r2
 80016ec:	461d      	mov	r5, r3
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7fe feae 	bl	8000454 <__aeabi_ui2d>
 80016f8:	4602      	mov	r2, r0
 80016fa:	460b      	mov	r3, r1
 80016fc:	4620      	mov	r0, r4
 80016fe:	4629      	mov	r1, r5
 8001700:	f7ff f84c 	bl	800079c <__aeabi_ddiv>
 8001704:	4602      	mov	r2, r0
 8001706:	460b      	mov	r3, r1
 8001708:	6839      	ldr	r1, [r7, #0]
 800170a:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	pid->i_err	= pid->i_err + (pid->p_err * pid->d_time);
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800171e:	4618      	mov	r0, r3
 8001720:	f7fe fe98 	bl	8000454 <__aeabi_ui2d>
 8001724:	4602      	mov	r2, r0
 8001726:	460b      	mov	r3, r1
 8001728:	4640      	mov	r0, r8
 800172a:	4649      	mov	r1, r9
 800172c:	f7fe ff0c 	bl	8000548 <__aeabi_dmul>
 8001730:	4602      	mov	r2, r0
 8001732:	460b      	mov	r3, r1
 8001734:	4620      	mov	r0, r4
 8001736:	4629      	mov	r1, r5
 8001738:	f7fe fd50 	bl	80001dc <__adddf3>
 800173c:	4602      	mov	r2, r0
 800173e:	460b      	mov	r3, r1
 8001740:	6839      	ldr	r1, [r7, #0]
 8001742:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28

	pid->ctrl_signal = (pid->kp * pid->p_err) +
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001752:	f7fe fef9 	bl	8000548 <__aeabi_dmul>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	4614      	mov	r4, r2
 800175c:	461d      	mov	r5, r3
					   (pid->kd * pid->d_err) +
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800176a:	f7fe feed 	bl	8000548 <__aeabi_dmul>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
	pid->ctrl_signal = (pid->kp * pid->p_err) +
 8001772:	4620      	mov	r0, r4
 8001774:	4629      	mov	r1, r5
 8001776:	f7fe fd31 	bl	80001dc <__adddf3>
 800177a:	4602      	mov	r2, r0
 800177c:	460b      	mov	r3, r1
 800177e:	4614      	mov	r4, r2
 8001780:	461d      	mov	r5, r3
					   (pid->ki * pid->i_err);
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800178e:	f7fe fedb 	bl	8000548 <__aeabi_dmul>
 8001792:	4602      	mov	r2, r0
 8001794:	460b      	mov	r3, r1
					   (pid->kd * pid->d_err) +
 8001796:	4620      	mov	r0, r4
 8001798:	4629      	mov	r1, r5
 800179a:	f7fe fd1f 	bl	80001dc <__adddf3>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
	pid->ctrl_signal = (pid->kp * pid->p_err) +
 80017a2:	6839      	ldr	r1, [r7, #0]
 80017a4:	e9c1 2300 	strd	r2, r3, [r1]

	pid->prev_error	= pid->p_err;
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80017ae:	4610      	mov	r0, r2
 80017b0:	4619      	mov	r1, r3
 80017b2:	f7ff f963 	bl	8000a7c <__aeabi_d2iz>
 80017b6:	4602      	mov	r2, r0
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	64da      	str	r2, [r3, #76]	@ 0x4c
	pid->prev_time	= pid->us_time;
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	641a      	str	r2, [r3, #64]	@ 0x40

	if (pid->ctrl_signal > motor->max_speed) pid->ctrl_signal = motor->max_speed;
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	e9d3 4500 	ldrd	r4, r5, [r3]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7fe fe4f 	bl	8000474 <__aeabi_i2d>
 80017d6:	4602      	mov	r2, r0
 80017d8:	460b      	mov	r3, r1
 80017da:	4620      	mov	r0, r4
 80017dc:	4629      	mov	r1, r5
 80017de:	f7ff f943 	bl	8000a68 <__aeabi_dcmpgt>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d00a      	beq.n	80017fe <compute_pid+0x180>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80017ee:	4618      	mov	r0, r3
 80017f0:	f7fe fe30 	bl	8000454 <__aeabi_ui2d>
 80017f4:	4602      	mov	r2, r0
 80017f6:	460b      	mov	r3, r1
 80017f8:	6839      	ldr	r1, [r7, #0]
 80017fa:	e9c1 2300 	strd	r2, r3, [r1]
	if (pid->ctrl_signal < -motor->max_speed) pid->ctrl_signal = -motor->max_speed;
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800180a:	425b      	negs	r3, r3
 800180c:	4618      	mov	r0, r3
 800180e:	f7fe fe31 	bl	8000474 <__aeabi_i2d>
 8001812:	4602      	mov	r2, r0
 8001814:	460b      	mov	r3, r1
 8001816:	4620      	mov	r0, r4
 8001818:	4629      	mov	r1, r5
 800181a:	f7ff f907 	bl	8000a2c <__aeabi_dcmplt>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d100      	bne.n	8001826 <compute_pid+0x1a8>
}
 8001824:	e00b      	b.n	800183e <compute_pid+0x1c0>
	if (pid->ctrl_signal < -motor->max_speed) pid->ctrl_signal = -motor->max_speed;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800182c:	425b      	negs	r3, r3
 800182e:	4618      	mov	r0, r3
 8001830:	f7fe fe20 	bl	8000474 <__aeabi_i2d>
 8001834:	4602      	mov	r2, r0
 8001836:	460b      	mov	r3, r1
 8001838:	6839      	ldr	r1, [r7, #0]
 800183a:	e9c1 2300 	strd	r2, r3, [r1]
}
 800183e:	bf00      	nop
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08001848 <fwd>:

static inline void fwd(motor *motor){
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
	//motor->moving_fwd = 1;
	//motor->moving_bwd = 0;
	__HAL_TIM_SET_COMPARE(motor->htim_pwm, motor->pwm_tim_channel1, 0);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001854:	2b00      	cmp	r3, #0
 8001856:	d105      	bne.n	8001864 <fwd+0x1c>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2200      	movs	r2, #0
 8001860:	635a      	str	r2, [r3, #52]	@ 0x34
 8001862:	e018      	b.n	8001896 <fwd+0x4e>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001868:	2b04      	cmp	r3, #4
 800186a:	d105      	bne.n	8001878 <fwd+0x30>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	2300      	movs	r3, #0
 8001874:	6393      	str	r3, [r2, #56]	@ 0x38
 8001876:	e00e      	b.n	8001896 <fwd+0x4e>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800187c:	2b08      	cmp	r3, #8
 800187e:	d105      	bne.n	800188c <fwd+0x44>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	2300      	movs	r3, #0
 8001888:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800188a:	e004      	b.n	8001896 <fwd+0x4e>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	2300      	movs	r3, #0
 8001894:	6413      	str	r3, [r2, #64]	@ 0x40
	__HAL_TIM_SET_COMPARE(motor->htim_pwm, motor->pwm_tim_channel2, abs(motor->pwm_signal));
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800189a:	2b00      	cmp	r3, #0
 800189c:	d107      	bne.n	80018ae <fwd+0x66>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f893 2070 	ldrb.w	r2, [r3, #112]	@ 0x70
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80018ac:	e021      	b.n	80018f2 <fwd+0xaa>
	__HAL_TIM_SET_COMPARE(motor->htim_pwm, motor->pwm_tim_channel2, abs(motor->pwm_signal));
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018b2:	2b04      	cmp	r3, #4
 80018b4:	d108      	bne.n	80018c8 <fwd+0x80>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	460b      	mov	r3, r1
 80018c4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80018c6:	e014      	b.n	80018f2 <fwd+0xaa>
	__HAL_TIM_SET_COMPARE(motor->htim_pwm, motor->pwm_tim_channel2, abs(motor->pwm_signal));
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018cc:	2b08      	cmp	r3, #8
 80018ce:	d108      	bne.n	80018e2 <fwd+0x9a>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	460b      	mov	r3, r1
 80018de:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80018e0:	e007      	b.n	80018f2 <fwd+0xaa>
	__HAL_TIM_SET_COMPARE(motor->htim_pwm, motor->pwm_tim_channel2, abs(motor->pwm_signal));
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	460b      	mov	r3, r1
 80018f0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80018f2:	bf00      	nop
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <bwd>:

static inline void bwd(motor *motor){
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
	//motor->moving_fwd = 0;
	//motor->moving_bwd = 1;
	__HAL_TIM_SET_COMPARE(motor->htim_pwm, motor->pwm_tim_channel1, abs(motor->pwm_signal));
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800190a:	2b00      	cmp	r3, #0
 800190c:	d107      	bne.n	800191e <bwd+0x20>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	f893 2070 	ldrb.w	r2, [r3, #112]	@ 0x70
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	635a      	str	r2, [r3, #52]	@ 0x34
 800191c:	e021      	b.n	8001962 <bwd+0x64>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001922:	2b04      	cmp	r3, #4
 8001924:	d108      	bne.n	8001938 <bwd+0x3a>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	460b      	mov	r3, r1
 8001934:	6393      	str	r3, [r2, #56]	@ 0x38
 8001936:	e014      	b.n	8001962 <bwd+0x64>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800193c:	2b08      	cmp	r3, #8
 800193e:	d108      	bne.n	8001952 <bwd+0x54>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	460b      	mov	r3, r1
 800194e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001950:	e007      	b.n	8001962 <bwd+0x64>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	460b      	mov	r3, r1
 8001960:	6413      	str	r3, [r2, #64]	@ 0x40
	__HAL_TIM_SET_COMPARE(motor->htim_pwm, motor->pwm_tim_channel2, 0);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001966:	2b00      	cmp	r3, #0
 8001968:	d105      	bne.n	8001976 <bwd+0x78>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2200      	movs	r2, #0
 8001972:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001974:	e018      	b.n	80019a8 <bwd+0xaa>
	__HAL_TIM_SET_COMPARE(motor->htim_pwm, motor->pwm_tim_channel2, 0);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800197a:	2b04      	cmp	r3, #4
 800197c:	d105      	bne.n	800198a <bwd+0x8c>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	2300      	movs	r3, #0
 8001986:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001988:	e00e      	b.n	80019a8 <bwd+0xaa>
	__HAL_TIM_SET_COMPARE(motor->htim_pwm, motor->pwm_tim_channel2, 0);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800198e:	2b08      	cmp	r3, #8
 8001990:	d105      	bne.n	800199e <bwd+0xa0>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	2300      	movs	r3, #0
 800199a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800199c:	e004      	b.n	80019a8 <bwd+0xaa>
	__HAL_TIM_SET_COMPARE(motor->htim_pwm, motor->pwm_tim_channel2, 0);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	2300      	movs	r3, #0
 80019a6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80019a8:	bf00      	nop
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <stop>:

static inline void stop(motor *motor){
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
	//motor->moving_fwd = 0;
	//motor->moving_bwd = 0;
	__HAL_TIM_SET_COMPARE(motor->htim_pwm, motor->pwm_tim_channel1, 0);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d105      	bne.n	80019d0 <stop+0x1c>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2200      	movs	r2, #0
 80019cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80019ce:	e018      	b.n	8001a02 <stop+0x4e>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d4:	2b04      	cmp	r3, #4
 80019d6:	d105      	bne.n	80019e4 <stop+0x30>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	2300      	movs	r3, #0
 80019e0:	6393      	str	r3, [r2, #56]	@ 0x38
 80019e2:	e00e      	b.n	8001a02 <stop+0x4e>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019e8:	2b08      	cmp	r3, #8
 80019ea:	d105      	bne.n	80019f8 <stop+0x44>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	2300      	movs	r3, #0
 80019f4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80019f6:	e004      	b.n	8001a02 <stop+0x4e>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	2300      	movs	r3, #0
 8001a00:	6413      	str	r3, [r2, #64]	@ 0x40
	__HAL_TIM_SET_COMPARE(motor->htim_pwm, motor->pwm_tim_channel2, 0);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d105      	bne.n	8001a16 <stop+0x62>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2200      	movs	r2, #0
 8001a12:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001a14:	e018      	b.n	8001a48 <stop+0x94>
	__HAL_TIM_SET_COMPARE(motor->htim_pwm, motor->pwm_tim_channel2, 0);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a1a:	2b04      	cmp	r3, #4
 8001a1c:	d105      	bne.n	8001a2a <stop+0x76>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	2300      	movs	r3, #0
 8001a26:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001a28:	e00e      	b.n	8001a48 <stop+0x94>
	__HAL_TIM_SET_COMPARE(motor->htim_pwm, motor->pwm_tim_channel2, 0);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a2e:	2b08      	cmp	r3, #8
 8001a30:	d105      	bne.n	8001a3e <stop+0x8a>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	2300      	movs	r3, #0
 8001a3a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001a3c:	e004      	b.n	8001a48 <stop+0x94>
	__HAL_TIM_SET_COMPARE(motor->htim_pwm, motor->pwm_tim_channel2, 0);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	2300      	movs	r3, #0
 8001a46:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001a48:	bf00      	nop
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <move_abs_motor>:

void move_abs_motor(motor *motor,
				    int32_t setpoint)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	6039      	str	r1, [r7, #0]
	motor->pid_pos.current_pos = encoder_delta(motor);
 8001a5e:	6878      	ldr	r0, [r7, #4]
 8001a60:	f7ff fdef 	bl	8001642 <encoder_delta>
 8001a64:	4603      	mov	r3, r0
 8001a66:	461a      	mov	r2, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	651a      	str	r2, [r3, #80]	@ 0x50
	motor->pid_pos.setpoint = setpoint;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	683a      	ldr	r2, [r7, #0]
 8001a70:	64da      	str	r2, [r3, #76]	@ 0x4c

	compute_pid(motor, &motor->pid_pos);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	3308      	adds	r3, #8
 8001a76:	4619      	mov	r1, r3
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	f7ff fe00 	bl	800167e <compute_pid>

	if(motor->pid_pos.ctrl_signal > MIN_POS_DELTA) fwd(motor);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001a84:	f04f 0200 	mov.w	r2, #0
 8001a88:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac8 <move_abs_motor+0x74>)
 8001a8a:	f7fe ffed 	bl	8000a68 <__aeabi_dcmpgt>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d003      	beq.n	8001a9c <move_abs_motor+0x48>
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f7ff fed7 	bl	8001848 <fwd>
	else if(motor->pid_pos.ctrl_signal < -MIN_POS_DELTA) bwd(motor);
	else stop(motor);
}
 8001a9a:	e011      	b.n	8001ac0 <move_abs_motor+0x6c>
	else if(motor->pid_pos.ctrl_signal < -MIN_POS_DELTA) bwd(motor);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001aa2:	f04f 0200 	mov.w	r2, #0
 8001aa6:	4b09      	ldr	r3, [pc, #36]	@ (8001acc <move_abs_motor+0x78>)
 8001aa8:	f7fe ffc0 	bl	8000a2c <__aeabi_dcmplt>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d003      	beq.n	8001aba <move_abs_motor+0x66>
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff ff23 	bl	80018fe <bwd>
}
 8001ab8:	e002      	b.n	8001ac0 <move_abs_motor+0x6c>
	else stop(motor);
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f7ff ff7a 	bl	80019b4 <stop>
}
 8001ac0:	bf00      	nop
 8001ac2:	3708      	adds	r7, #8
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	40240000 	.word	0x40240000
 8001acc:	c0240000 	.word	0xc0240000

08001ad0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	607b      	str	r3, [r7, #4]
 8001ada:	4b12      	ldr	r3, [pc, #72]	@ (8001b24 <HAL_MspInit+0x54>)
 8001adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ade:	4a11      	ldr	r2, [pc, #68]	@ (8001b24 <HAL_MspInit+0x54>)
 8001ae0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ae4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ae6:	4b0f      	ldr	r3, [pc, #60]	@ (8001b24 <HAL_MspInit+0x54>)
 8001ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aee:	607b      	str	r3, [r7, #4]
 8001af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001af2:	2300      	movs	r3, #0
 8001af4:	603b      	str	r3, [r7, #0]
 8001af6:	4b0b      	ldr	r3, [pc, #44]	@ (8001b24 <HAL_MspInit+0x54>)
 8001af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afa:	4a0a      	ldr	r2, [pc, #40]	@ (8001b24 <HAL_MspInit+0x54>)
 8001afc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b00:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b02:	4b08      	ldr	r3, [pc, #32]	@ (8001b24 <HAL_MspInit+0x54>)
 8001b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b0a:	603b      	str	r3, [r7, #0]
 8001b0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b0e:	2200      	movs	r2, #0
 8001b10:	210f      	movs	r1, #15
 8001b12:	f06f 0001 	mvn.w	r0, #1
 8001b16:	f000 fe0b 	bl	8002730 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	40023800 	.word	0x40023800

08001b28 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b08a      	sub	sp, #40	@ 0x28
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b30:	f107 0314 	add.w	r3, r7, #20
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	605a      	str	r2, [r3, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
 8001b3c:	60da      	str	r2, [r3, #12]
 8001b3e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a2f      	ldr	r2, [pc, #188]	@ (8001c04 <HAL_ADC_MspInit+0xdc>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d157      	bne.n	8001bfa <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	613b      	str	r3, [r7, #16]
 8001b4e:	4b2e      	ldr	r3, [pc, #184]	@ (8001c08 <HAL_ADC_MspInit+0xe0>)
 8001b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b52:	4a2d      	ldr	r2, [pc, #180]	@ (8001c08 <HAL_ADC_MspInit+0xe0>)
 8001b54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b58:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b5a:	4b2b      	ldr	r3, [pc, #172]	@ (8001c08 <HAL_ADC_MspInit+0xe0>)
 8001b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b62:	613b      	str	r3, [r7, #16]
 8001b64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b66:	2300      	movs	r3, #0
 8001b68:	60fb      	str	r3, [r7, #12]
 8001b6a:	4b27      	ldr	r3, [pc, #156]	@ (8001c08 <HAL_ADC_MspInit+0xe0>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6e:	4a26      	ldr	r2, [pc, #152]	@ (8001c08 <HAL_ADC_MspInit+0xe0>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b76:	4b24      	ldr	r3, [pc, #144]	@ (8001c08 <HAL_ADC_MspInit+0xe0>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ADC_MOTOR1_Pin|ADC_MOTOR2_Pin;
 8001b82:	2318      	movs	r3, #24
 8001b84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b86:	2303      	movs	r3, #3
 8001b88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b8e:	f107 0314 	add.w	r3, r7, #20
 8001b92:	4619      	mov	r1, r3
 8001b94:	481d      	ldr	r0, [pc, #116]	@ (8001c0c <HAL_ADC_MspInit+0xe4>)
 8001b96:	f001 f8df 	bl	8002d58 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001b9a:	4b1d      	ldr	r3, [pc, #116]	@ (8001c10 <HAL_ADC_MspInit+0xe8>)
 8001b9c:	4a1d      	ldr	r2, [pc, #116]	@ (8001c14 <HAL_ADC_MspInit+0xec>)
 8001b9e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c10 <HAL_ADC_MspInit+0xe8>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ba6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c10 <HAL_ADC_MspInit+0xe8>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bac:	4b18      	ldr	r3, [pc, #96]	@ (8001c10 <HAL_ADC_MspInit+0xe8>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001bb2:	4b17      	ldr	r3, [pc, #92]	@ (8001c10 <HAL_ADC_MspInit+0xe8>)
 8001bb4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bb8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001bba:	4b15      	ldr	r3, [pc, #84]	@ (8001c10 <HAL_ADC_MspInit+0xe8>)
 8001bbc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001bc0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001bc2:	4b13      	ldr	r3, [pc, #76]	@ (8001c10 <HAL_ADC_MspInit+0xe8>)
 8001bc4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bc8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001bca:	4b11      	ldr	r3, [pc, #68]	@ (8001c10 <HAL_ADC_MspInit+0xe8>)
 8001bcc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bd0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8001c10 <HAL_ADC_MspInit+0xe8>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bd8:	4b0d      	ldr	r3, [pc, #52]	@ (8001c10 <HAL_ADC_MspInit+0xe8>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001bde:	480c      	ldr	r0, [pc, #48]	@ (8001c10 <HAL_ADC_MspInit+0xe8>)
 8001be0:	f000 fdd0 	bl	8002784 <HAL_DMA_Init>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001bea:	f7ff fcb7 	bl	800155c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4a07      	ldr	r2, [pc, #28]	@ (8001c10 <HAL_ADC_MspInit+0xe8>)
 8001bf2:	639a      	str	r2, [r3, #56]	@ 0x38
 8001bf4:	4a06      	ldr	r2, [pc, #24]	@ (8001c10 <HAL_ADC_MspInit+0xe8>)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001bfa:	bf00      	nop
 8001bfc:	3728      	adds	r7, #40	@ 0x28
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	40012000 	.word	0x40012000
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	40020000 	.word	0x40020000
 8001c10:	200001b4 	.word	0x200001b4
 8001c14:	40026410 	.word	0x40026410

08001c18 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b085      	sub	sp, #20
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a0b      	ldr	r2, [pc, #44]	@ (8001c54 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d10d      	bne.n	8001c46 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	60fb      	str	r3, [r7, #12]
 8001c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c58 <HAL_TIM_PWM_MspInit+0x40>)
 8001c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c32:	4a09      	ldr	r2, [pc, #36]	@ (8001c58 <HAL_TIM_PWM_MspInit+0x40>)
 8001c34:	f043 0301 	orr.w	r3, r3, #1
 8001c38:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c3a:	4b07      	ldr	r3, [pc, #28]	@ (8001c58 <HAL_TIM_PWM_MspInit+0x40>)
 8001c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	60fb      	str	r3, [r7, #12]
 8001c44:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001c46:	bf00      	nop
 8001c48:	3714      	adds	r7, #20
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	40010000 	.word	0x40010000
 8001c58:	40023800 	.word	0x40023800

08001c5c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08c      	sub	sp, #48	@ 0x30
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c64:	f107 031c 	add.w	r3, r7, #28
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	60da      	str	r2, [r3, #12]
 8001c72:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c7c:	d14a      	bne.n	8001d14 <HAL_TIM_Encoder_MspInit+0xb8>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	61bb      	str	r3, [r7, #24]
 8001c82:	4b3f      	ldr	r3, [pc, #252]	@ (8001d80 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c86:	4a3e      	ldr	r2, [pc, #248]	@ (8001d80 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c88:	f043 0301 	orr.w	r3, r3, #1
 8001c8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c8e:	4b3c      	ldr	r3, [pc, #240]	@ (8001d80 <HAL_TIM_Encoder_MspInit+0x124>)
 8001c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c92:	f003 0301 	and.w	r3, r3, #1
 8001c96:	61bb      	str	r3, [r7, #24]
 8001c98:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	617b      	str	r3, [r7, #20]
 8001c9e:	4b38      	ldr	r3, [pc, #224]	@ (8001d80 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca2:	4a37      	ldr	r2, [pc, #220]	@ (8001d80 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ca4:	f043 0301 	orr.w	r3, r3, #1
 8001ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001caa:	4b35      	ldr	r3, [pc, #212]	@ (8001d80 <HAL_TIM_Encoder_MspInit+0x124>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	617b      	str	r3, [r7, #20]
 8001cb4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	613b      	str	r3, [r7, #16]
 8001cba:	4b31      	ldr	r3, [pc, #196]	@ (8001d80 <HAL_TIM_Encoder_MspInit+0x124>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cbe:	4a30      	ldr	r2, [pc, #192]	@ (8001d80 <HAL_TIM_Encoder_MspInit+0x124>)
 8001cc0:	f043 0302 	orr.w	r3, r3, #2
 8001cc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cc6:	4b2e      	ldr	r3, [pc, #184]	@ (8001d80 <HAL_TIM_Encoder_MspInit+0x124>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	613b      	str	r3, [r7, #16]
 8001cd0:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = MOT2_ENC_TIM2CH1_Pin;
 8001cd2:	2320      	movs	r3, #32
 8001cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MOT2_ENC_TIM2CH1_GPIO_Port, &GPIO_InitStruct);
 8001ce6:	f107 031c 	add.w	r3, r7, #28
 8001cea:	4619      	mov	r1, r3
 8001cec:	4825      	ldr	r0, [pc, #148]	@ (8001d84 <HAL_TIM_Encoder_MspInit+0x128>)
 8001cee:	f001 f833 	bl	8002d58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOT2_ENC_TIM2CH2_Pin;
 8001cf2:	2308      	movs	r3, #8
 8001cf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d02:	2301      	movs	r3, #1
 8001d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MOT2_ENC_TIM2CH2_GPIO_Port, &GPIO_InitStruct);
 8001d06:	f107 031c 	add.w	r3, r7, #28
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	481e      	ldr	r0, [pc, #120]	@ (8001d88 <HAL_TIM_Encoder_MspInit+0x12c>)
 8001d0e:	f001 f823 	bl	8002d58 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001d12:	e030      	b.n	8001d76 <HAL_TIM_Encoder_MspInit+0x11a>
  else if(htim_encoder->Instance==TIM3)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a1c      	ldr	r2, [pc, #112]	@ (8001d8c <HAL_TIM_Encoder_MspInit+0x130>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d12b      	bne.n	8001d76 <HAL_TIM_Encoder_MspInit+0x11a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d1e:	2300      	movs	r3, #0
 8001d20:	60fb      	str	r3, [r7, #12]
 8001d22:	4b17      	ldr	r3, [pc, #92]	@ (8001d80 <HAL_TIM_Encoder_MspInit+0x124>)
 8001d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d26:	4a16      	ldr	r2, [pc, #88]	@ (8001d80 <HAL_TIM_Encoder_MspInit+0x124>)
 8001d28:	f043 0302 	orr.w	r3, r3, #2
 8001d2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d2e:	4b14      	ldr	r3, [pc, #80]	@ (8001d80 <HAL_TIM_Encoder_MspInit+0x124>)
 8001d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d32:	f003 0302 	and.w	r3, r3, #2
 8001d36:	60fb      	str	r3, [r7, #12]
 8001d38:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	60bb      	str	r3, [r7, #8]
 8001d3e:	4b10      	ldr	r3, [pc, #64]	@ (8001d80 <HAL_TIM_Encoder_MspInit+0x124>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d42:	4a0f      	ldr	r2, [pc, #60]	@ (8001d80 <HAL_TIM_Encoder_MspInit+0x124>)
 8001d44:	f043 0304 	orr.w	r3, r3, #4
 8001d48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d80 <HAL_TIM_Encoder_MspInit+0x124>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4e:	f003 0304 	and.w	r3, r3, #4
 8001d52:	60bb      	str	r3, [r7, #8]
 8001d54:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOT1_ENC_TIM3CH1_Pin|MOT1_ENC_TIM3CH2_Pin;
 8001d56:	23c0      	movs	r3, #192	@ 0xc0
 8001d58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d62:	2300      	movs	r3, #0
 8001d64:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d66:	2302      	movs	r3, #2
 8001d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d6a:	f107 031c 	add.w	r3, r7, #28
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4807      	ldr	r0, [pc, #28]	@ (8001d90 <HAL_TIM_Encoder_MspInit+0x134>)
 8001d72:	f000 fff1 	bl	8002d58 <HAL_GPIO_Init>
}
 8001d76:	bf00      	nop
 8001d78:	3730      	adds	r7, #48	@ 0x30
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	40023800 	.word	0x40023800
 8001d84:	40020000 	.word	0x40020000
 8001d88:	40020400 	.word	0x40020400
 8001d8c:	40000400 	.word	0x40000400
 8001d90:	40020800 	.word	0x40020800

08001d94 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b085      	sub	sp, #20
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a0b      	ldr	r2, [pc, #44]	@ (8001dd0 <HAL_TIM_Base_MspInit+0x3c>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d10d      	bne.n	8001dc2 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM7_MspInit 0 */

    /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001da6:	2300      	movs	r3, #0
 8001da8:	60fb      	str	r3, [r7, #12]
 8001daa:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd4 <HAL_TIM_Base_MspInit+0x40>)
 8001dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dae:	4a09      	ldr	r2, [pc, #36]	@ (8001dd4 <HAL_TIM_Base_MspInit+0x40>)
 8001db0:	f043 0320 	orr.w	r3, r3, #32
 8001db4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001db6:	4b07      	ldr	r3, [pc, #28]	@ (8001dd4 <HAL_TIM_Base_MspInit+0x40>)
 8001db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dba:	f003 0320 	and.w	r3, r3, #32
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM7_MspInit 1 */

  }

}
 8001dc2:	bf00      	nop
 8001dc4:	3714      	adds	r7, #20
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	40001400 	.word	0x40001400
 8001dd4:	40023800 	.word	0x40023800

08001dd8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b088      	sub	sp, #32
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de0:	f107 030c 	add.w	r3, r7, #12
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	605a      	str	r2, [r3, #4]
 8001dea:	609a      	str	r2, [r3, #8]
 8001dec:	60da      	str	r2, [r3, #12]
 8001dee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a12      	ldr	r2, [pc, #72]	@ (8001e40 <HAL_TIM_MspPostInit+0x68>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d11e      	bne.n	8001e38 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60bb      	str	r3, [r7, #8]
 8001dfe:	4b11      	ldr	r3, [pc, #68]	@ (8001e44 <HAL_TIM_MspPostInit+0x6c>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e02:	4a10      	ldr	r2, [pc, #64]	@ (8001e44 <HAL_TIM_MspPostInit+0x6c>)
 8001e04:	f043 0310 	orr.w	r3, r3, #16
 8001e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e44 <HAL_TIM_MspPostInit+0x6c>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0e:	f003 0310 	and.w	r3, r3, #16
 8001e12:	60bb      	str	r3, [r7, #8]
 8001e14:	68bb      	ldr	r3, [r7, #8]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = MOT2_PWM_TIM1CH1_Pin|MOT2_PWM_TIM1CH2_Pin|MOT1_PWM_TIM1CH3_Pin|MOT1_PWM_TIM1CH4_Pin;
 8001e16:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8001e1a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e20:	2300      	movs	r3, #0
 8001e22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e24:	2300      	movs	r3, #0
 8001e26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e2c:	f107 030c 	add.w	r3, r7, #12
 8001e30:	4619      	mov	r1, r3
 8001e32:	4805      	ldr	r0, [pc, #20]	@ (8001e48 <HAL_TIM_MspPostInit+0x70>)
 8001e34:	f000 ff90 	bl	8002d58 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001e38:	bf00      	nop
 8001e3a:	3720      	adds	r7, #32
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40010000 	.word	0x40010000
 8001e44:	40023800 	.word	0x40023800
 8001e48:	40021000 	.word	0x40021000

08001e4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b08e      	sub	sp, #56	@ 0x38
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001e54:	2300      	movs	r3, #0
 8001e56:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	60fb      	str	r3, [r7, #12]
 8001e60:	4b33      	ldr	r3, [pc, #204]	@ (8001f30 <HAL_InitTick+0xe4>)
 8001e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e64:	4a32      	ldr	r2, [pc, #200]	@ (8001f30 <HAL_InitTick+0xe4>)
 8001e66:	f043 0310 	orr.w	r3, r3, #16
 8001e6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e6c:	4b30      	ldr	r3, [pc, #192]	@ (8001f30 <HAL_InitTick+0xe4>)
 8001e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e70:	f003 0310 	and.w	r3, r3, #16
 8001e74:	60fb      	str	r3, [r7, #12]
 8001e76:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e78:	f107 0210 	add.w	r2, r7, #16
 8001e7c:	f107 0314 	add.w	r3, r7, #20
 8001e80:	4611      	mov	r1, r2
 8001e82:	4618      	mov	r0, r3
 8001e84:	f003 f80e 	bl	8004ea4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001e88:	6a3b      	ldr	r3, [r7, #32]
 8001e8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d103      	bne.n	8001e9a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e92:	f002 fff3 	bl	8004e7c <HAL_RCC_GetPCLK1Freq>
 8001e96:	6378      	str	r0, [r7, #52]	@ 0x34
 8001e98:	e004      	b.n	8001ea4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001e9a:	f002 ffef 	bl	8004e7c <HAL_RCC_GetPCLK1Freq>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ea4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ea6:	4a23      	ldr	r2, [pc, #140]	@ (8001f34 <HAL_InitTick+0xe8>)
 8001ea8:	fba2 2303 	umull	r2, r3, r2, r3
 8001eac:	0c9b      	lsrs	r3, r3, #18
 8001eae:	3b01      	subs	r3, #1
 8001eb0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001eb2:	4b21      	ldr	r3, [pc, #132]	@ (8001f38 <HAL_InitTick+0xec>)
 8001eb4:	4a21      	ldr	r2, [pc, #132]	@ (8001f3c <HAL_InitTick+0xf0>)
 8001eb6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001eb8:	4b1f      	ldr	r3, [pc, #124]	@ (8001f38 <HAL_InitTick+0xec>)
 8001eba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ebe:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001ec0:	4a1d      	ldr	r2, [pc, #116]	@ (8001f38 <HAL_InitTick+0xec>)
 8001ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ec4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001ec6:	4b1c      	ldr	r3, [pc, #112]	@ (8001f38 <HAL_InitTick+0xec>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ecc:	4b1a      	ldr	r3, [pc, #104]	@ (8001f38 <HAL_InitTick+0xec>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ed2:	4b19      	ldr	r3, [pc, #100]	@ (8001f38 <HAL_InitTick+0xec>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001ed8:	4817      	ldr	r0, [pc, #92]	@ (8001f38 <HAL_InitTick+0xec>)
 8001eda:	f003 f815 	bl	8004f08 <HAL_TIM_Base_Init>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001ee4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d11b      	bne.n	8001f24 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001eec:	4812      	ldr	r0, [pc, #72]	@ (8001f38 <HAL_InitTick+0xec>)
 8001eee:	f003 f8c3 	bl	8005078 <HAL_TIM_Base_Start_IT>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001ef8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d111      	bne.n	8001f24 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001f00:	2036      	movs	r0, #54	@ 0x36
 8001f02:	f000 fc31 	bl	8002768 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2b0f      	cmp	r3, #15
 8001f0a:	d808      	bhi.n	8001f1e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	6879      	ldr	r1, [r7, #4]
 8001f10:	2036      	movs	r0, #54	@ 0x36
 8001f12:	f000 fc0d 	bl	8002730 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f16:	4a0a      	ldr	r2, [pc, #40]	@ (8001f40 <HAL_InitTick+0xf4>)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6013      	str	r3, [r2, #0]
 8001f1c:	e002      	b.n	8001f24 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001f24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3738      	adds	r7, #56	@ 0x38
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40023800 	.word	0x40023800
 8001f34:	431bde83 	.word	0x431bde83
 8001f38:	20000938 	.word	0x20000938
 8001f3c:	40001000 	.word	0x40001000
 8001f40:	20000004 	.word	0x20000004

08001f44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f48:	bf00      	nop
 8001f4a:	e7fd      	b.n	8001f48 <NMI_Handler+0x4>

08001f4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f50:	bf00      	nop
 8001f52:	e7fd      	b.n	8001f50 <HardFault_Handler+0x4>

08001f54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f58:	bf00      	nop
 8001f5a:	e7fd      	b.n	8001f58 <MemManage_Handler+0x4>

08001f5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f60:	bf00      	nop
 8001f62:	e7fd      	b.n	8001f60 <BusFault_Handler+0x4>

08001f64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f68:	bf00      	nop
 8001f6a:	e7fd      	b.n	8001f68 <UsageFault_Handler+0x4>

08001f6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f70:	bf00      	nop
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
	...

08001f7c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f80:	4802      	ldr	r0, [pc, #8]	@ (8001f8c <TIM6_DAC_IRQHandler+0x10>)
 8001f82:	f003 fb35 	bl	80055f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f86:	bf00      	nop
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	20000938 	.word	0x20000938

08001f90 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f94:	4802      	ldr	r0, [pc, #8]	@ (8001fa0 <DMA2_Stream0_IRQHandler+0x10>)
 8001f96:	f000 fca3 	bl	80028e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	200001b4 	.word	0x200001b4

08001fa4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001fa8:	4802      	ldr	r0, [pc, #8]	@ (8001fb4 <OTG_FS_IRQHandler+0x10>)
 8001faa:	f001 f9e8 	bl	800337e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	2000689c 	.word	0x2000689c

08001fb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fbc:	4b06      	ldr	r3, [pc, #24]	@ (8001fd8 <SystemInit+0x20>)
 8001fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fc2:	4a05      	ldr	r2, [pc, #20]	@ (8001fd8 <SystemInit+0x20>)
 8001fc4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fc8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fcc:	bf00      	nop
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	e000ed00 	.word	0xe000ed00

08001fdc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001fdc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002014 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001fe0:	f7ff ffea 	bl	8001fb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fe4:	480c      	ldr	r0, [pc, #48]	@ (8002018 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001fe6:	490d      	ldr	r1, [pc, #52]	@ (800201c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001fe8:	4a0d      	ldr	r2, [pc, #52]	@ (8002020 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001fea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fec:	e002      	b.n	8001ff4 <LoopCopyDataInit>

08001fee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ff0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ff2:	3304      	adds	r3, #4

08001ff4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ff4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ff6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ff8:	d3f9      	bcc.n	8001fee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ffa:	4a0a      	ldr	r2, [pc, #40]	@ (8002024 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ffc:	4c0a      	ldr	r4, [pc, #40]	@ (8002028 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ffe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002000:	e001      	b.n	8002006 <LoopFillZerobss>

08002002 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002002:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002004:	3204      	adds	r2, #4

08002006 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002006:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002008:	d3fb      	bcc.n	8002002 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800200a:	f00b f8a1 	bl	800d150 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800200e:	f7fe fef3 	bl	8000df8 <main>
  bx  lr    
 8002012:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002014:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002018:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800201c:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 8002020:	0800d390 	.word	0x0800d390
  ldr r2, =_sbss
 8002024:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 8002028:	200070e0 	.word	0x200070e0

0800202c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800202c:	e7fe      	b.n	800202c <ADC_IRQHandler>
	...

08002030 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002034:	4b0e      	ldr	r3, [pc, #56]	@ (8002070 <HAL_Init+0x40>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a0d      	ldr	r2, [pc, #52]	@ (8002070 <HAL_Init+0x40>)
 800203a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800203e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002040:	4b0b      	ldr	r3, [pc, #44]	@ (8002070 <HAL_Init+0x40>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a0a      	ldr	r2, [pc, #40]	@ (8002070 <HAL_Init+0x40>)
 8002046:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800204a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800204c:	4b08      	ldr	r3, [pc, #32]	@ (8002070 <HAL_Init+0x40>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a07      	ldr	r2, [pc, #28]	@ (8002070 <HAL_Init+0x40>)
 8002052:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002056:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002058:	2003      	movs	r0, #3
 800205a:	f000 fb5e 	bl	800271a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800205e:	200f      	movs	r0, #15
 8002060:	f7ff fef4 	bl	8001e4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002064:	f7ff fd34 	bl	8001ad0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	40023c00 	.word	0x40023c00

08002074 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002078:	4b06      	ldr	r3, [pc, #24]	@ (8002094 <HAL_IncTick+0x20>)
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	461a      	mov	r2, r3
 800207e:	4b06      	ldr	r3, [pc, #24]	@ (8002098 <HAL_IncTick+0x24>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4413      	add	r3, r2
 8002084:	4a04      	ldr	r2, [pc, #16]	@ (8002098 <HAL_IncTick+0x24>)
 8002086:	6013      	str	r3, [r2, #0]
}
 8002088:	bf00      	nop
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	20000008 	.word	0x20000008
 8002098:	200009d0 	.word	0x200009d0

0800209c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  return uwTick;
 80020a0:	4b03      	ldr	r3, [pc, #12]	@ (80020b0 <HAL_GetTick+0x14>)
 80020a2:	681b      	ldr	r3, [r3, #0]
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	200009d0 	.word	0x200009d0

080020b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020bc:	f7ff ffee 	bl	800209c <HAL_GetTick>
 80020c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020cc:	d005      	beq.n	80020da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020ce:	4b0a      	ldr	r3, [pc, #40]	@ (80020f8 <HAL_Delay+0x44>)
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	461a      	mov	r2, r3
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	4413      	add	r3, r2
 80020d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80020da:	bf00      	nop
 80020dc:	f7ff ffde 	bl	800209c <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d8f7      	bhi.n	80020dc <HAL_Delay+0x28>
  {
  }
}
 80020ec:	bf00      	nop
 80020ee:	bf00      	nop
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	20000008 	.word	0x20000008

080020fc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002104:	2300      	movs	r3, #0
 8002106:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e033      	b.n	800217a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002116:	2b00      	cmp	r3, #0
 8002118:	d109      	bne.n	800212e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f7ff fd04 	bl	8001b28 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002132:	f003 0310 	and.w	r3, r3, #16
 8002136:	2b00      	cmp	r3, #0
 8002138:	d118      	bne.n	800216c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002142:	f023 0302 	bic.w	r3, r3, #2
 8002146:	f043 0202 	orr.w	r2, r3, #2
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f000 f93a 	bl	80023c8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215e:	f023 0303 	bic.w	r3, r3, #3
 8002162:	f043 0201 	orr.w	r2, r3, #1
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	641a      	str	r2, [r3, #64]	@ 0x40
 800216a:	e001      	b.n	8002170 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002178:	7bfb      	ldrb	r3, [r7, #15]
}
 800217a:	4618      	mov	r0, r3
 800217c:	3710      	adds	r7, #16
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
	...

08002184 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002184:	b480      	push	{r7}
 8002186:	b085      	sub	sp, #20
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800218e:	2300      	movs	r3, #0
 8002190:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002198:	2b01      	cmp	r3, #1
 800219a:	d101      	bne.n	80021a0 <HAL_ADC_ConfigChannel+0x1c>
 800219c:	2302      	movs	r3, #2
 800219e:	e105      	b.n	80023ac <HAL_ADC_ConfigChannel+0x228>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2201      	movs	r2, #1
 80021a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	2b09      	cmp	r3, #9
 80021ae:	d925      	bls.n	80021fc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	68d9      	ldr	r1, [r3, #12]
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	b29b      	uxth	r3, r3
 80021bc:	461a      	mov	r2, r3
 80021be:	4613      	mov	r3, r2
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	4413      	add	r3, r2
 80021c4:	3b1e      	subs	r3, #30
 80021c6:	2207      	movs	r2, #7
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	43da      	mvns	r2, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	400a      	ands	r2, r1
 80021d4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	68d9      	ldr	r1, [r3, #12]
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	689a      	ldr	r2, [r3, #8]
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	4618      	mov	r0, r3
 80021e8:	4603      	mov	r3, r0
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	4403      	add	r3, r0
 80021ee:	3b1e      	subs	r3, #30
 80021f0:	409a      	lsls	r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	430a      	orrs	r2, r1
 80021f8:	60da      	str	r2, [r3, #12]
 80021fa:	e022      	b.n	8002242 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	6919      	ldr	r1, [r3, #16]
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	b29b      	uxth	r3, r3
 8002208:	461a      	mov	r2, r3
 800220a:	4613      	mov	r3, r2
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	4413      	add	r3, r2
 8002210:	2207      	movs	r2, #7
 8002212:	fa02 f303 	lsl.w	r3, r2, r3
 8002216:	43da      	mvns	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	400a      	ands	r2, r1
 800221e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	6919      	ldr	r1, [r3, #16]
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	689a      	ldr	r2, [r3, #8]
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	b29b      	uxth	r3, r3
 8002230:	4618      	mov	r0, r3
 8002232:	4603      	mov	r3, r0
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	4403      	add	r3, r0
 8002238:	409a      	lsls	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	430a      	orrs	r2, r1
 8002240:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	2b06      	cmp	r3, #6
 8002248:	d824      	bhi.n	8002294 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685a      	ldr	r2, [r3, #4]
 8002254:	4613      	mov	r3, r2
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	4413      	add	r3, r2
 800225a:	3b05      	subs	r3, #5
 800225c:	221f      	movs	r2, #31
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	43da      	mvns	r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	400a      	ands	r2, r1
 800226a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	b29b      	uxth	r3, r3
 8002278:	4618      	mov	r0, r3
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685a      	ldr	r2, [r3, #4]
 800227e:	4613      	mov	r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	4413      	add	r3, r2
 8002284:	3b05      	subs	r3, #5
 8002286:	fa00 f203 	lsl.w	r2, r0, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	430a      	orrs	r2, r1
 8002290:	635a      	str	r2, [r3, #52]	@ 0x34
 8002292:	e04c      	b.n	800232e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	2b0c      	cmp	r3, #12
 800229a:	d824      	bhi.n	80022e6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685a      	ldr	r2, [r3, #4]
 80022a6:	4613      	mov	r3, r2
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	4413      	add	r3, r2
 80022ac:	3b23      	subs	r3, #35	@ 0x23
 80022ae:	221f      	movs	r2, #31
 80022b0:	fa02 f303 	lsl.w	r3, r2, r3
 80022b4:	43da      	mvns	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	400a      	ands	r2, r1
 80022bc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	4618      	mov	r0, r3
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685a      	ldr	r2, [r3, #4]
 80022d0:	4613      	mov	r3, r2
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	4413      	add	r3, r2
 80022d6:	3b23      	subs	r3, #35	@ 0x23
 80022d8:	fa00 f203 	lsl.w	r2, r0, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	430a      	orrs	r2, r1
 80022e2:	631a      	str	r2, [r3, #48]	@ 0x30
 80022e4:	e023      	b.n	800232e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685a      	ldr	r2, [r3, #4]
 80022f0:	4613      	mov	r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	4413      	add	r3, r2
 80022f6:	3b41      	subs	r3, #65	@ 0x41
 80022f8:	221f      	movs	r2, #31
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	43da      	mvns	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	400a      	ands	r2, r1
 8002306:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	b29b      	uxth	r3, r3
 8002314:	4618      	mov	r0, r3
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	685a      	ldr	r2, [r3, #4]
 800231a:	4613      	mov	r3, r2
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	4413      	add	r3, r2
 8002320:	3b41      	subs	r3, #65	@ 0x41
 8002322:	fa00 f203 	lsl.w	r2, r0, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	430a      	orrs	r2, r1
 800232c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800232e:	4b22      	ldr	r3, [pc, #136]	@ (80023b8 <HAL_ADC_ConfigChannel+0x234>)
 8002330:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a21      	ldr	r2, [pc, #132]	@ (80023bc <HAL_ADC_ConfigChannel+0x238>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d109      	bne.n	8002350 <HAL_ADC_ConfigChannel+0x1cc>
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2b12      	cmp	r3, #18
 8002342:	d105      	bne.n	8002350 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a19      	ldr	r2, [pc, #100]	@ (80023bc <HAL_ADC_ConfigChannel+0x238>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d123      	bne.n	80023a2 <HAL_ADC_ConfigChannel+0x21e>
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2b10      	cmp	r3, #16
 8002360:	d003      	beq.n	800236a <HAL_ADC_ConfigChannel+0x1e6>
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2b11      	cmp	r3, #17
 8002368:	d11b      	bne.n	80023a2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	2b10      	cmp	r3, #16
 800237c:	d111      	bne.n	80023a2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800237e:	4b10      	ldr	r3, [pc, #64]	@ (80023c0 <HAL_ADC_ConfigChannel+0x23c>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a10      	ldr	r2, [pc, #64]	@ (80023c4 <HAL_ADC_ConfigChannel+0x240>)
 8002384:	fba2 2303 	umull	r2, r3, r2, r3
 8002388:	0c9a      	lsrs	r2, r3, #18
 800238a:	4613      	mov	r3, r2
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	4413      	add	r3, r2
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002394:	e002      	b.n	800239c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	3b01      	subs	r3, #1
 800239a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d1f9      	bne.n	8002396 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3714      	adds	r7, #20
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr
 80023b8:	40012300 	.word	0x40012300
 80023bc:	40012000 	.word	0x40012000
 80023c0:	20000000 	.word	0x20000000
 80023c4:	431bde83 	.word	0x431bde83

080023c8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023d0:	4b79      	ldr	r3, [pc, #484]	@ (80025b8 <ADC_Init+0x1f0>)
 80023d2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	685a      	ldr	r2, [r3, #4]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	431a      	orrs	r2, r3
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	685a      	ldr	r2, [r3, #4]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	6859      	ldr	r1, [r3, #4]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	691b      	ldr	r3, [r3, #16]
 8002408:	021a      	lsls	r2, r3, #8
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	430a      	orrs	r2, r1
 8002410:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	685a      	ldr	r2, [r3, #4]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002420:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	6859      	ldr	r1, [r3, #4]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689a      	ldr	r2, [r3, #8]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	430a      	orrs	r2, r1
 8002432:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	689a      	ldr	r2, [r3, #8]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002442:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6899      	ldr	r1, [r3, #8]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	68da      	ldr	r2, [r3, #12]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	430a      	orrs	r2, r1
 8002454:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800245a:	4a58      	ldr	r2, [pc, #352]	@ (80025bc <ADC_Init+0x1f4>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d022      	beq.n	80024a6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	689a      	ldr	r2, [r3, #8]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800246e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	6899      	ldr	r1, [r3, #8]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	430a      	orrs	r2, r1
 8002480:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	689a      	ldr	r2, [r3, #8]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002490:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	6899      	ldr	r1, [r3, #8]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	430a      	orrs	r2, r1
 80024a2:	609a      	str	r2, [r3, #8]
 80024a4:	e00f      	b.n	80024c6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	689a      	ldr	r2, [r3, #8]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80024b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	689a      	ldr	r2, [r3, #8]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80024c4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	689a      	ldr	r2, [r3, #8]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f022 0202 	bic.w	r2, r2, #2
 80024d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	6899      	ldr	r1, [r3, #8]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	7e1b      	ldrb	r3, [r3, #24]
 80024e0:	005a      	lsls	r2, r3, #1
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	430a      	orrs	r2, r1
 80024e8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d01b      	beq.n	800252c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	685a      	ldr	r2, [r3, #4]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002502:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	685a      	ldr	r2, [r3, #4]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002512:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	6859      	ldr	r1, [r3, #4]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800251e:	3b01      	subs	r3, #1
 8002520:	035a      	lsls	r2, r3, #13
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	430a      	orrs	r2, r1
 8002528:	605a      	str	r2, [r3, #4]
 800252a:	e007      	b.n	800253c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	685a      	ldr	r2, [r3, #4]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800253a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800254a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	69db      	ldr	r3, [r3, #28]
 8002556:	3b01      	subs	r3, #1
 8002558:	051a      	lsls	r2, r3, #20
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	430a      	orrs	r2, r1
 8002560:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	689a      	ldr	r2, [r3, #8]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002570:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	6899      	ldr	r1, [r3, #8]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800257e:	025a      	lsls	r2, r3, #9
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	430a      	orrs	r2, r1
 8002586:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	689a      	ldr	r2, [r3, #8]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002596:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	6899      	ldr	r1, [r3, #8]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	695b      	ldr	r3, [r3, #20]
 80025a2:	029a      	lsls	r2, r3, #10
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	430a      	orrs	r2, r1
 80025aa:	609a      	str	r2, [r3, #8]
}
 80025ac:	bf00      	nop
 80025ae:	3714      	adds	r7, #20
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr
 80025b8:	40012300 	.word	0x40012300
 80025bc:	0f000001 	.word	0x0f000001

080025c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f003 0307 	and.w	r3, r3, #7
 80025ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002604 <__NVIC_SetPriorityGrouping+0x44>)
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025d6:	68ba      	ldr	r2, [r7, #8]
 80025d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025dc:	4013      	ands	r3, r2
 80025de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025f2:	4a04      	ldr	r2, [pc, #16]	@ (8002604 <__NVIC_SetPriorityGrouping+0x44>)
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	60d3      	str	r3, [r2, #12]
}
 80025f8:	bf00      	nop
 80025fa:	3714      	adds	r7, #20
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr
 8002604:	e000ed00 	.word	0xe000ed00

08002608 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800260c:	4b04      	ldr	r3, [pc, #16]	@ (8002620 <__NVIC_GetPriorityGrouping+0x18>)
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	0a1b      	lsrs	r3, r3, #8
 8002612:	f003 0307 	and.w	r3, r3, #7
}
 8002616:	4618      	mov	r0, r3
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr
 8002620:	e000ed00 	.word	0xe000ed00

08002624 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	4603      	mov	r3, r0
 800262c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800262e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002632:	2b00      	cmp	r3, #0
 8002634:	db0b      	blt.n	800264e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002636:	79fb      	ldrb	r3, [r7, #7]
 8002638:	f003 021f 	and.w	r2, r3, #31
 800263c:	4907      	ldr	r1, [pc, #28]	@ (800265c <__NVIC_EnableIRQ+0x38>)
 800263e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002642:	095b      	lsrs	r3, r3, #5
 8002644:	2001      	movs	r0, #1
 8002646:	fa00 f202 	lsl.w	r2, r0, r2
 800264a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800264e:	bf00      	nop
 8002650:	370c      	adds	r7, #12
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	e000e100 	.word	0xe000e100

08002660 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	4603      	mov	r3, r0
 8002668:	6039      	str	r1, [r7, #0]
 800266a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800266c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002670:	2b00      	cmp	r3, #0
 8002672:	db0a      	blt.n	800268a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	b2da      	uxtb	r2, r3
 8002678:	490c      	ldr	r1, [pc, #48]	@ (80026ac <__NVIC_SetPriority+0x4c>)
 800267a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267e:	0112      	lsls	r2, r2, #4
 8002680:	b2d2      	uxtb	r2, r2
 8002682:	440b      	add	r3, r1
 8002684:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002688:	e00a      	b.n	80026a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	b2da      	uxtb	r2, r3
 800268e:	4908      	ldr	r1, [pc, #32]	@ (80026b0 <__NVIC_SetPriority+0x50>)
 8002690:	79fb      	ldrb	r3, [r7, #7]
 8002692:	f003 030f 	and.w	r3, r3, #15
 8002696:	3b04      	subs	r3, #4
 8002698:	0112      	lsls	r2, r2, #4
 800269a:	b2d2      	uxtb	r2, r2
 800269c:	440b      	add	r3, r1
 800269e:	761a      	strb	r2, [r3, #24]
}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	e000e100 	.word	0xe000e100
 80026b0:	e000ed00 	.word	0xe000ed00

080026b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b089      	sub	sp, #36	@ 0x24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	60b9      	str	r1, [r7, #8]
 80026be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f003 0307 	and.w	r3, r3, #7
 80026c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	f1c3 0307 	rsb	r3, r3, #7
 80026ce:	2b04      	cmp	r3, #4
 80026d0:	bf28      	it	cs
 80026d2:	2304      	movcs	r3, #4
 80026d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	3304      	adds	r3, #4
 80026da:	2b06      	cmp	r3, #6
 80026dc:	d902      	bls.n	80026e4 <NVIC_EncodePriority+0x30>
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	3b03      	subs	r3, #3
 80026e2:	e000      	b.n	80026e6 <NVIC_EncodePriority+0x32>
 80026e4:	2300      	movs	r3, #0
 80026e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026e8:	f04f 32ff 	mov.w	r2, #4294967295
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	fa02 f303 	lsl.w	r3, r2, r3
 80026f2:	43da      	mvns	r2, r3
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	401a      	ands	r2, r3
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	fa01 f303 	lsl.w	r3, r1, r3
 8002706:	43d9      	mvns	r1, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800270c:	4313      	orrs	r3, r2
         );
}
 800270e:	4618      	mov	r0, r3
 8002710:	3724      	adds	r7, #36	@ 0x24
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr

0800271a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800271a:	b580      	push	{r7, lr}
 800271c:	b082      	sub	sp, #8
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f7ff ff4c 	bl	80025c0 <__NVIC_SetPriorityGrouping>
}
 8002728:	bf00      	nop
 800272a:	3708      	adds	r7, #8
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af00      	add	r7, sp, #0
 8002736:	4603      	mov	r3, r0
 8002738:	60b9      	str	r1, [r7, #8]
 800273a:	607a      	str	r2, [r7, #4]
 800273c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800273e:	2300      	movs	r3, #0
 8002740:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002742:	f7ff ff61 	bl	8002608 <__NVIC_GetPriorityGrouping>
 8002746:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	68b9      	ldr	r1, [r7, #8]
 800274c:	6978      	ldr	r0, [r7, #20]
 800274e:	f7ff ffb1 	bl	80026b4 <NVIC_EncodePriority>
 8002752:	4602      	mov	r2, r0
 8002754:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002758:	4611      	mov	r1, r2
 800275a:	4618      	mov	r0, r3
 800275c:	f7ff ff80 	bl	8002660 <__NVIC_SetPriority>
}
 8002760:	bf00      	nop
 8002762:	3718      	adds	r7, #24
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}

08002768 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002776:	4618      	mov	r0, r3
 8002778:	f7ff ff54 	bl	8002624 <__NVIC_EnableIRQ>
}
 800277c:	bf00      	nop
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b086      	sub	sp, #24
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800278c:	2300      	movs	r3, #0
 800278e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002790:	f7ff fc84 	bl	800209c <HAL_GetTick>
 8002794:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d101      	bne.n	80027a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e099      	b.n	80028d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2202      	movs	r2, #2
 80027a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f022 0201 	bic.w	r2, r2, #1
 80027be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027c0:	e00f      	b.n	80027e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027c2:	f7ff fc6b 	bl	800209c <HAL_GetTick>
 80027c6:	4602      	mov	r2, r0
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	2b05      	cmp	r3, #5
 80027ce:	d908      	bls.n	80027e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2220      	movs	r2, #32
 80027d4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2203      	movs	r2, #3
 80027da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e078      	b.n	80028d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0301 	and.w	r3, r3, #1
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d1e8      	bne.n	80027c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80027f8:	697a      	ldr	r2, [r7, #20]
 80027fa:	4b38      	ldr	r3, [pc, #224]	@ (80028dc <HAL_DMA_Init+0x158>)
 80027fc:	4013      	ands	r3, r2
 80027fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	685a      	ldr	r2, [r3, #4]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800280e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	691b      	ldr	r3, [r3, #16]
 8002814:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800281a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002826:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a1b      	ldr	r3, [r3, #32]
 800282c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800282e:	697a      	ldr	r2, [r7, #20]
 8002830:	4313      	orrs	r3, r2
 8002832:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002838:	2b04      	cmp	r3, #4
 800283a:	d107      	bne.n	800284c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002844:	4313      	orrs	r3, r2
 8002846:	697a      	ldr	r2, [r7, #20]
 8002848:	4313      	orrs	r3, r2
 800284a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	697a      	ldr	r2, [r7, #20]
 8002852:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	695b      	ldr	r3, [r3, #20]
 800285a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	f023 0307 	bic.w	r3, r3, #7
 8002862:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002868:	697a      	ldr	r2, [r7, #20]
 800286a:	4313      	orrs	r3, r2
 800286c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002872:	2b04      	cmp	r3, #4
 8002874:	d117      	bne.n	80028a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800287a:	697a      	ldr	r2, [r7, #20]
 800287c:	4313      	orrs	r3, r2
 800287e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002884:	2b00      	cmp	r3, #0
 8002886:	d00e      	beq.n	80028a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	f000 f9e9 	bl	8002c60 <DMA_CheckFifoParam>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d008      	beq.n	80028a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2240      	movs	r2, #64	@ 0x40
 8002898:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2201      	movs	r2, #1
 800289e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80028a2:	2301      	movs	r3, #1
 80028a4:	e016      	b.n	80028d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	697a      	ldr	r2, [r7, #20]
 80028ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f000 f9a0 	bl	8002bf4 <DMA_CalcBaseAndBitshift>
 80028b4:	4603      	mov	r3, r0
 80028b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028bc:	223f      	movs	r2, #63	@ 0x3f
 80028be:	409a      	lsls	r2, r3
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2201      	movs	r2, #1
 80028ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3718      	adds	r7, #24
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	f010803f 	.word	0xf010803f

080028e0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b086      	sub	sp, #24
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80028e8:	2300      	movs	r3, #0
 80028ea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80028ec:	4b8e      	ldr	r3, [pc, #568]	@ (8002b28 <HAL_DMA_IRQHandler+0x248>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a8e      	ldr	r2, [pc, #568]	@ (8002b2c <HAL_DMA_IRQHandler+0x24c>)
 80028f2:	fba2 2303 	umull	r2, r3, r2, r3
 80028f6:	0a9b      	lsrs	r3, r3, #10
 80028f8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028fe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800290a:	2208      	movs	r2, #8
 800290c:	409a      	lsls	r2, r3
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	4013      	ands	r3, r2
 8002912:	2b00      	cmp	r3, #0
 8002914:	d01a      	beq.n	800294c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0304 	and.w	r3, r3, #4
 8002920:	2b00      	cmp	r3, #0
 8002922:	d013      	beq.n	800294c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f022 0204 	bic.w	r2, r2, #4
 8002932:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002938:	2208      	movs	r2, #8
 800293a:	409a      	lsls	r2, r3
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002944:	f043 0201 	orr.w	r2, r3, #1
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002950:	2201      	movs	r2, #1
 8002952:	409a      	lsls	r2, r3
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	4013      	ands	r3, r2
 8002958:	2b00      	cmp	r3, #0
 800295a:	d012      	beq.n	8002982 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	695b      	ldr	r3, [r3, #20]
 8002962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00b      	beq.n	8002982 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800296e:	2201      	movs	r2, #1
 8002970:	409a      	lsls	r2, r3
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800297a:	f043 0202 	orr.w	r2, r3, #2
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002986:	2204      	movs	r2, #4
 8002988:	409a      	lsls	r2, r3
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	4013      	ands	r3, r2
 800298e:	2b00      	cmp	r3, #0
 8002990:	d012      	beq.n	80029b8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0302 	and.w	r3, r3, #2
 800299c:	2b00      	cmp	r3, #0
 800299e:	d00b      	beq.n	80029b8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a4:	2204      	movs	r2, #4
 80029a6:	409a      	lsls	r2, r3
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029b0:	f043 0204 	orr.w	r2, r3, #4
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029bc:	2210      	movs	r2, #16
 80029be:	409a      	lsls	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4013      	ands	r3, r2
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d043      	beq.n	8002a50 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0308 	and.w	r3, r3, #8
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d03c      	beq.n	8002a50 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029da:	2210      	movs	r2, #16
 80029dc:	409a      	lsls	r2, r3
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d018      	beq.n	8002a22 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d108      	bne.n	8002a10 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d024      	beq.n	8002a50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	4798      	blx	r3
 8002a0e:	e01f      	b.n	8002a50 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d01b      	beq.n	8002a50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	4798      	blx	r3
 8002a20:	e016      	b.n	8002a50 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d107      	bne.n	8002a40 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f022 0208 	bic.w	r2, r2, #8
 8002a3e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d003      	beq.n	8002a50 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a54:	2220      	movs	r2, #32
 8002a56:	409a      	lsls	r2, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 808f 	beq.w	8002b80 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0310 	and.w	r3, r3, #16
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	f000 8087 	beq.w	8002b80 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a76:	2220      	movs	r2, #32
 8002a78:	409a      	lsls	r2, r3
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b05      	cmp	r3, #5
 8002a88:	d136      	bne.n	8002af8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f022 0216 	bic.w	r2, r2, #22
 8002a98:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	695a      	ldr	r2, [r3, #20]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002aa8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d103      	bne.n	8002aba <HAL_DMA_IRQHandler+0x1da>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d007      	beq.n	8002aca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f022 0208 	bic.w	r2, r2, #8
 8002ac8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ace:	223f      	movs	r2, #63	@ 0x3f
 8002ad0:	409a      	lsls	r2, r3
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2201      	movs	r2, #1
 8002ada:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d07e      	beq.n	8002bec <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	4798      	blx	r3
        }
        return;
 8002af6:	e079      	b.n	8002bec <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d01d      	beq.n	8002b42 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d10d      	bne.n	8002b30 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d031      	beq.n	8002b80 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	4798      	blx	r3
 8002b24:	e02c      	b.n	8002b80 <HAL_DMA_IRQHandler+0x2a0>
 8002b26:	bf00      	nop
 8002b28:	20000000 	.word	0x20000000
 8002b2c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d023      	beq.n	8002b80 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	4798      	blx	r3
 8002b40:	e01e      	b.n	8002b80 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d10f      	bne.n	8002b70 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f022 0210 	bic.w	r2, r2, #16
 8002b5e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d003      	beq.n	8002b80 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d032      	beq.n	8002bee <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b8c:	f003 0301 	and.w	r3, r3, #1
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d022      	beq.n	8002bda <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2205      	movs	r2, #5
 8002b98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f022 0201 	bic.w	r2, r2, #1
 8002baa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	3301      	adds	r3, #1
 8002bb0:	60bb      	str	r3, [r7, #8]
 8002bb2:	697a      	ldr	r2, [r7, #20]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d307      	bcc.n	8002bc8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d1f2      	bne.n	8002bac <HAL_DMA_IRQHandler+0x2cc>
 8002bc6:	e000      	b.n	8002bca <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002bc8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2201      	movs	r2, #1
 8002bce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d005      	beq.n	8002bee <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	4798      	blx	r3
 8002bea:	e000      	b.n	8002bee <HAL_DMA_IRQHandler+0x30e>
        return;
 8002bec:	bf00      	nop
    }
  }
}
 8002bee:	3718      	adds	r7, #24
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	3b10      	subs	r3, #16
 8002c04:	4a14      	ldr	r2, [pc, #80]	@ (8002c58 <DMA_CalcBaseAndBitshift+0x64>)
 8002c06:	fba2 2303 	umull	r2, r3, r2, r3
 8002c0a:	091b      	lsrs	r3, r3, #4
 8002c0c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c0e:	4a13      	ldr	r2, [pc, #76]	@ (8002c5c <DMA_CalcBaseAndBitshift+0x68>)
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	4413      	add	r3, r2
 8002c14:	781b      	ldrb	r3, [r3, #0]
 8002c16:	461a      	mov	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2b03      	cmp	r3, #3
 8002c20:	d909      	bls.n	8002c36 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002c2a:	f023 0303 	bic.w	r3, r3, #3
 8002c2e:	1d1a      	adds	r2, r3, #4
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	659a      	str	r2, [r3, #88]	@ 0x58
 8002c34:	e007      	b.n	8002c46 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002c3e:	f023 0303 	bic.w	r3, r3, #3
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3714      	adds	r7, #20
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	aaaaaaab 	.word	0xaaaaaaab
 8002c5c:	0800d378 	.word	0x0800d378

08002c60 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b085      	sub	sp, #20
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c70:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	699b      	ldr	r3, [r3, #24]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d11f      	bne.n	8002cba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	2b03      	cmp	r3, #3
 8002c7e:	d856      	bhi.n	8002d2e <DMA_CheckFifoParam+0xce>
 8002c80:	a201      	add	r2, pc, #4	@ (adr r2, 8002c88 <DMA_CheckFifoParam+0x28>)
 8002c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c86:	bf00      	nop
 8002c88:	08002c99 	.word	0x08002c99
 8002c8c:	08002cab 	.word	0x08002cab
 8002c90:	08002c99 	.word	0x08002c99
 8002c94:	08002d2f 	.word	0x08002d2f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c9c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d046      	beq.n	8002d32 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ca8:	e043      	b.n	8002d32 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cae:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002cb2:	d140      	bne.n	8002d36 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cb8:	e03d      	b.n	8002d36 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cc2:	d121      	bne.n	8002d08 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	2b03      	cmp	r3, #3
 8002cc8:	d837      	bhi.n	8002d3a <DMA_CheckFifoParam+0xda>
 8002cca:	a201      	add	r2, pc, #4	@ (adr r2, 8002cd0 <DMA_CheckFifoParam+0x70>)
 8002ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cd0:	08002ce1 	.word	0x08002ce1
 8002cd4:	08002ce7 	.word	0x08002ce7
 8002cd8:	08002ce1 	.word	0x08002ce1
 8002cdc:	08002cf9 	.word	0x08002cf9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	73fb      	strb	r3, [r7, #15]
      break;
 8002ce4:	e030      	b.n	8002d48 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d025      	beq.n	8002d3e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cf6:	e022      	b.n	8002d3e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cfc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d00:	d11f      	bne.n	8002d42 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d06:	e01c      	b.n	8002d42 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d903      	bls.n	8002d16 <DMA_CheckFifoParam+0xb6>
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	2b03      	cmp	r3, #3
 8002d12:	d003      	beq.n	8002d1c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002d14:	e018      	b.n	8002d48 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	73fb      	strb	r3, [r7, #15]
      break;
 8002d1a:	e015      	b.n	8002d48 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d20:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d00e      	beq.n	8002d46 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	73fb      	strb	r3, [r7, #15]
      break;
 8002d2c:	e00b      	b.n	8002d46 <DMA_CheckFifoParam+0xe6>
      break;
 8002d2e:	bf00      	nop
 8002d30:	e00a      	b.n	8002d48 <DMA_CheckFifoParam+0xe8>
      break;
 8002d32:	bf00      	nop
 8002d34:	e008      	b.n	8002d48 <DMA_CheckFifoParam+0xe8>
      break;
 8002d36:	bf00      	nop
 8002d38:	e006      	b.n	8002d48 <DMA_CheckFifoParam+0xe8>
      break;
 8002d3a:	bf00      	nop
 8002d3c:	e004      	b.n	8002d48 <DMA_CheckFifoParam+0xe8>
      break;
 8002d3e:	bf00      	nop
 8002d40:	e002      	b.n	8002d48 <DMA_CheckFifoParam+0xe8>
      break;   
 8002d42:	bf00      	nop
 8002d44:	e000      	b.n	8002d48 <DMA_CheckFifoParam+0xe8>
      break;
 8002d46:	bf00      	nop
    }
  } 
  
  return status; 
 8002d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3714      	adds	r7, #20
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop

08002d58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b089      	sub	sp, #36	@ 0x24
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d62:	2300      	movs	r3, #0
 8002d64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d66:	2300      	movs	r3, #0
 8002d68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d6e:	2300      	movs	r3, #0
 8002d70:	61fb      	str	r3, [r7, #28]
 8002d72:	e16b      	b.n	800304c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d74:	2201      	movs	r2, #1
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	697a      	ldr	r2, [r7, #20]
 8002d84:	4013      	ands	r3, r2
 8002d86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	f040 815a 	bne.w	8003046 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f003 0303 	and.w	r3, r3, #3
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d005      	beq.n	8002daa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d130      	bne.n	8002e0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	2203      	movs	r2, #3
 8002db6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dba:	43db      	mvns	r3, r3
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	68da      	ldr	r2, [r3, #12]
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	fa02 f303 	lsl.w	r3, r2, r3
 8002dce:	69ba      	ldr	r2, [r7, #24]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	69ba      	ldr	r2, [r7, #24]
 8002dd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002de0:	2201      	movs	r2, #1
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	43db      	mvns	r3, r3
 8002dea:	69ba      	ldr	r2, [r7, #24]
 8002dec:	4013      	ands	r3, r2
 8002dee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	091b      	lsrs	r3, r3, #4
 8002df6:	f003 0201 	and.w	r2, r3, #1
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002e00:	69ba      	ldr	r2, [r7, #24]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	69ba      	ldr	r2, [r7, #24]
 8002e0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f003 0303 	and.w	r3, r3, #3
 8002e14:	2b03      	cmp	r3, #3
 8002e16:	d017      	beq.n	8002e48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	005b      	lsls	r3, r3, #1
 8002e22:	2203      	movs	r2, #3
 8002e24:	fa02 f303 	lsl.w	r3, r2, r3
 8002e28:	43db      	mvns	r3, r3
 8002e2a:	69ba      	ldr	r2, [r7, #24]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	689a      	ldr	r2, [r3, #8]
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	005b      	lsls	r3, r3, #1
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	69ba      	ldr	r2, [r7, #24]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f003 0303 	and.w	r3, r3, #3
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d123      	bne.n	8002e9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	08da      	lsrs	r2, r3, #3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	3208      	adds	r2, #8
 8002e5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	f003 0307 	and.w	r3, r3, #7
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	220f      	movs	r2, #15
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	43db      	mvns	r3, r3
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	4013      	ands	r3, r2
 8002e76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	691a      	ldr	r2, [r3, #16]
 8002e7c:	69fb      	ldr	r3, [r7, #28]
 8002e7e:	f003 0307 	and.w	r3, r3, #7
 8002e82:	009b      	lsls	r3, r3, #2
 8002e84:	fa02 f303 	lsl.w	r3, r2, r3
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e8e:	69fb      	ldr	r3, [r7, #28]
 8002e90:	08da      	lsrs	r2, r3, #3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	3208      	adds	r2, #8
 8002e96:	69b9      	ldr	r1, [r7, #24]
 8002e98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	2203      	movs	r2, #3
 8002ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eac:	43db      	mvns	r3, r3
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f003 0203 	and.w	r2, r3, #3
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	f000 80b4 	beq.w	8003046 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ede:	2300      	movs	r3, #0
 8002ee0:	60fb      	str	r3, [r7, #12]
 8002ee2:	4b60      	ldr	r3, [pc, #384]	@ (8003064 <HAL_GPIO_Init+0x30c>)
 8002ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ee6:	4a5f      	ldr	r2, [pc, #380]	@ (8003064 <HAL_GPIO_Init+0x30c>)
 8002ee8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002eec:	6453      	str	r3, [r2, #68]	@ 0x44
 8002eee:	4b5d      	ldr	r3, [pc, #372]	@ (8003064 <HAL_GPIO_Init+0x30c>)
 8002ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ef6:	60fb      	str	r3, [r7, #12]
 8002ef8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002efa:	4a5b      	ldr	r2, [pc, #364]	@ (8003068 <HAL_GPIO_Init+0x310>)
 8002efc:	69fb      	ldr	r3, [r7, #28]
 8002efe:	089b      	lsrs	r3, r3, #2
 8002f00:	3302      	adds	r3, #2
 8002f02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f08:	69fb      	ldr	r3, [r7, #28]
 8002f0a:	f003 0303 	and.w	r3, r3, #3
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	220f      	movs	r2, #15
 8002f12:	fa02 f303 	lsl.w	r3, r2, r3
 8002f16:	43db      	mvns	r3, r3
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4a52      	ldr	r2, [pc, #328]	@ (800306c <HAL_GPIO_Init+0x314>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d02b      	beq.n	8002f7e <HAL_GPIO_Init+0x226>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a51      	ldr	r2, [pc, #324]	@ (8003070 <HAL_GPIO_Init+0x318>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d025      	beq.n	8002f7a <HAL_GPIO_Init+0x222>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a50      	ldr	r2, [pc, #320]	@ (8003074 <HAL_GPIO_Init+0x31c>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d01f      	beq.n	8002f76 <HAL_GPIO_Init+0x21e>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a4f      	ldr	r2, [pc, #316]	@ (8003078 <HAL_GPIO_Init+0x320>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d019      	beq.n	8002f72 <HAL_GPIO_Init+0x21a>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a4e      	ldr	r2, [pc, #312]	@ (800307c <HAL_GPIO_Init+0x324>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d013      	beq.n	8002f6e <HAL_GPIO_Init+0x216>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a4d      	ldr	r2, [pc, #308]	@ (8003080 <HAL_GPIO_Init+0x328>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d00d      	beq.n	8002f6a <HAL_GPIO_Init+0x212>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a4c      	ldr	r2, [pc, #304]	@ (8003084 <HAL_GPIO_Init+0x32c>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d007      	beq.n	8002f66 <HAL_GPIO_Init+0x20e>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a4b      	ldr	r2, [pc, #300]	@ (8003088 <HAL_GPIO_Init+0x330>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d101      	bne.n	8002f62 <HAL_GPIO_Init+0x20a>
 8002f5e:	2307      	movs	r3, #7
 8002f60:	e00e      	b.n	8002f80 <HAL_GPIO_Init+0x228>
 8002f62:	2308      	movs	r3, #8
 8002f64:	e00c      	b.n	8002f80 <HAL_GPIO_Init+0x228>
 8002f66:	2306      	movs	r3, #6
 8002f68:	e00a      	b.n	8002f80 <HAL_GPIO_Init+0x228>
 8002f6a:	2305      	movs	r3, #5
 8002f6c:	e008      	b.n	8002f80 <HAL_GPIO_Init+0x228>
 8002f6e:	2304      	movs	r3, #4
 8002f70:	e006      	b.n	8002f80 <HAL_GPIO_Init+0x228>
 8002f72:	2303      	movs	r3, #3
 8002f74:	e004      	b.n	8002f80 <HAL_GPIO_Init+0x228>
 8002f76:	2302      	movs	r3, #2
 8002f78:	e002      	b.n	8002f80 <HAL_GPIO_Init+0x228>
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e000      	b.n	8002f80 <HAL_GPIO_Init+0x228>
 8002f7e:	2300      	movs	r3, #0
 8002f80:	69fa      	ldr	r2, [r7, #28]
 8002f82:	f002 0203 	and.w	r2, r2, #3
 8002f86:	0092      	lsls	r2, r2, #2
 8002f88:	4093      	lsls	r3, r2
 8002f8a:	69ba      	ldr	r2, [r7, #24]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f90:	4935      	ldr	r1, [pc, #212]	@ (8003068 <HAL_GPIO_Init+0x310>)
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	089b      	lsrs	r3, r3, #2
 8002f96:	3302      	adds	r3, #2
 8002f98:	69ba      	ldr	r2, [r7, #24]
 8002f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f9e:	4b3b      	ldr	r3, [pc, #236]	@ (800308c <HAL_GPIO_Init+0x334>)
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	43db      	mvns	r3, r3
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	4013      	ands	r3, r2
 8002fac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d003      	beq.n	8002fc2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002fba:	69ba      	ldr	r2, [r7, #24]
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002fc2:	4a32      	ldr	r2, [pc, #200]	@ (800308c <HAL_GPIO_Init+0x334>)
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002fc8:	4b30      	ldr	r3, [pc, #192]	@ (800308c <HAL_GPIO_Init+0x334>)
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	43db      	mvns	r3, r3
 8002fd2:	69ba      	ldr	r2, [r7, #24]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d003      	beq.n	8002fec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002fe4:	69ba      	ldr	r2, [r7, #24]
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002fec:	4a27      	ldr	r2, [pc, #156]	@ (800308c <HAL_GPIO_Init+0x334>)
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ff2:	4b26      	ldr	r3, [pc, #152]	@ (800308c <HAL_GPIO_Init+0x334>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	43db      	mvns	r3, r3
 8002ffc:	69ba      	ldr	r2, [r7, #24]
 8002ffe:	4013      	ands	r3, r2
 8003000:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d003      	beq.n	8003016 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	4313      	orrs	r3, r2
 8003014:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003016:	4a1d      	ldr	r2, [pc, #116]	@ (800308c <HAL_GPIO_Init+0x334>)
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800301c:	4b1b      	ldr	r3, [pc, #108]	@ (800308c <HAL_GPIO_Init+0x334>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	43db      	mvns	r3, r3
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	4013      	ands	r3, r2
 800302a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d003      	beq.n	8003040 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	4313      	orrs	r3, r2
 800303e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003040:	4a12      	ldr	r2, [pc, #72]	@ (800308c <HAL_GPIO_Init+0x334>)
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	3301      	adds	r3, #1
 800304a:	61fb      	str	r3, [r7, #28]
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	2b0f      	cmp	r3, #15
 8003050:	f67f ae90 	bls.w	8002d74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003054:	bf00      	nop
 8003056:	bf00      	nop
 8003058:	3724      	adds	r7, #36	@ 0x24
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	40023800 	.word	0x40023800
 8003068:	40013800 	.word	0x40013800
 800306c:	40020000 	.word	0x40020000
 8003070:	40020400 	.word	0x40020400
 8003074:	40020800 	.word	0x40020800
 8003078:	40020c00 	.word	0x40020c00
 800307c:	40021000 	.word	0x40021000
 8003080:	40021400 	.word	0x40021400
 8003084:	40021800 	.word	0x40021800
 8003088:	40021c00 	.word	0x40021c00
 800308c:	40013c00 	.word	0x40013c00

08003090 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	460b      	mov	r3, r1
 800309a:	807b      	strh	r3, [r7, #2]
 800309c:	4613      	mov	r3, r2
 800309e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030a0:	787b      	ldrb	r3, [r7, #1]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d003      	beq.n	80030ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030a6:	887a      	ldrh	r2, [r7, #2]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80030ac:	e003      	b.n	80030b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80030ae:	887b      	ldrh	r3, [r7, #2]
 80030b0:	041a      	lsls	r2, r3, #16
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	619a      	str	r2, [r3, #24]
}
 80030b6:	bf00      	nop
 80030b8:	370c      	adds	r7, #12
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr

080030c2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030c2:	b480      	push	{r7}
 80030c4:	b085      	sub	sp, #20
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	6078      	str	r0, [r7, #4]
 80030ca:	460b      	mov	r3, r1
 80030cc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80030d4:	887a      	ldrh	r2, [r7, #2]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	4013      	ands	r3, r2
 80030da:	041a      	lsls	r2, r3, #16
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	43d9      	mvns	r1, r3
 80030e0:	887b      	ldrh	r3, [r7, #2]
 80030e2:	400b      	ands	r3, r1
 80030e4:	431a      	orrs	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	619a      	str	r2, [r3, #24]
}
 80030ea:	bf00      	nop
 80030ec:	3714      	adds	r7, #20
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr

080030f6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b086      	sub	sp, #24
 80030fa:	af02      	add	r7, sp, #8
 80030fc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d101      	bne.n	8003108 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e101      	b.n	800330c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003114:	b2db      	uxtb	r3, r3
 8003116:	2b00      	cmp	r3, #0
 8003118:	d106      	bne.n	8003128 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f009 fc9a 	bl	800ca5c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2203      	movs	r2, #3
 800312c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003136:	d102      	bne.n	800313e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2200      	movs	r2, #0
 800313c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4618      	mov	r0, r3
 8003144:	f003 f8a3 	bl	800628e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6818      	ldr	r0, [r3, #0]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	7c1a      	ldrb	r2, [r3, #16]
 8003150:	f88d 2000 	strb.w	r2, [sp]
 8003154:	3304      	adds	r3, #4
 8003156:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003158:	f002 ff82 	bl	8006060 <USB_CoreInit>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d005      	beq.n	800316e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2202      	movs	r2, #2
 8003166:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e0ce      	b.n	800330c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2100      	movs	r1, #0
 8003174:	4618      	mov	r0, r3
 8003176:	f003 f89b 	bl	80062b0 <USB_SetCurrentMode>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d005      	beq.n	800318c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2202      	movs	r2, #2
 8003184:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e0bf      	b.n	800330c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800318c:	2300      	movs	r3, #0
 800318e:	73fb      	strb	r3, [r7, #15]
 8003190:	e04a      	b.n	8003228 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003192:	7bfa      	ldrb	r2, [r7, #15]
 8003194:	6879      	ldr	r1, [r7, #4]
 8003196:	4613      	mov	r3, r2
 8003198:	00db      	lsls	r3, r3, #3
 800319a:	4413      	add	r3, r2
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	440b      	add	r3, r1
 80031a0:	3315      	adds	r3, #21
 80031a2:	2201      	movs	r2, #1
 80031a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80031a6:	7bfa      	ldrb	r2, [r7, #15]
 80031a8:	6879      	ldr	r1, [r7, #4]
 80031aa:	4613      	mov	r3, r2
 80031ac:	00db      	lsls	r3, r3, #3
 80031ae:	4413      	add	r3, r2
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	440b      	add	r3, r1
 80031b4:	3314      	adds	r3, #20
 80031b6:	7bfa      	ldrb	r2, [r7, #15]
 80031b8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80031ba:	7bfa      	ldrb	r2, [r7, #15]
 80031bc:	7bfb      	ldrb	r3, [r7, #15]
 80031be:	b298      	uxth	r0, r3
 80031c0:	6879      	ldr	r1, [r7, #4]
 80031c2:	4613      	mov	r3, r2
 80031c4:	00db      	lsls	r3, r3, #3
 80031c6:	4413      	add	r3, r2
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	440b      	add	r3, r1
 80031cc:	332e      	adds	r3, #46	@ 0x2e
 80031ce:	4602      	mov	r2, r0
 80031d0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80031d2:	7bfa      	ldrb	r2, [r7, #15]
 80031d4:	6879      	ldr	r1, [r7, #4]
 80031d6:	4613      	mov	r3, r2
 80031d8:	00db      	lsls	r3, r3, #3
 80031da:	4413      	add	r3, r2
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	440b      	add	r3, r1
 80031e0:	3318      	adds	r3, #24
 80031e2:	2200      	movs	r2, #0
 80031e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80031e6:	7bfa      	ldrb	r2, [r7, #15]
 80031e8:	6879      	ldr	r1, [r7, #4]
 80031ea:	4613      	mov	r3, r2
 80031ec:	00db      	lsls	r3, r3, #3
 80031ee:	4413      	add	r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	440b      	add	r3, r1
 80031f4:	331c      	adds	r3, #28
 80031f6:	2200      	movs	r2, #0
 80031f8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80031fa:	7bfa      	ldrb	r2, [r7, #15]
 80031fc:	6879      	ldr	r1, [r7, #4]
 80031fe:	4613      	mov	r3, r2
 8003200:	00db      	lsls	r3, r3, #3
 8003202:	4413      	add	r3, r2
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	440b      	add	r3, r1
 8003208:	3320      	adds	r3, #32
 800320a:	2200      	movs	r2, #0
 800320c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800320e:	7bfa      	ldrb	r2, [r7, #15]
 8003210:	6879      	ldr	r1, [r7, #4]
 8003212:	4613      	mov	r3, r2
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	4413      	add	r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	440b      	add	r3, r1
 800321c:	3324      	adds	r3, #36	@ 0x24
 800321e:	2200      	movs	r2, #0
 8003220:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003222:	7bfb      	ldrb	r3, [r7, #15]
 8003224:	3301      	adds	r3, #1
 8003226:	73fb      	strb	r3, [r7, #15]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	791b      	ldrb	r3, [r3, #4]
 800322c:	7bfa      	ldrb	r2, [r7, #15]
 800322e:	429a      	cmp	r2, r3
 8003230:	d3af      	bcc.n	8003192 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003232:	2300      	movs	r3, #0
 8003234:	73fb      	strb	r3, [r7, #15]
 8003236:	e044      	b.n	80032c2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003238:	7bfa      	ldrb	r2, [r7, #15]
 800323a:	6879      	ldr	r1, [r7, #4]
 800323c:	4613      	mov	r3, r2
 800323e:	00db      	lsls	r3, r3, #3
 8003240:	4413      	add	r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	440b      	add	r3, r1
 8003246:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800324a:	2200      	movs	r2, #0
 800324c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800324e:	7bfa      	ldrb	r2, [r7, #15]
 8003250:	6879      	ldr	r1, [r7, #4]
 8003252:	4613      	mov	r3, r2
 8003254:	00db      	lsls	r3, r3, #3
 8003256:	4413      	add	r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	440b      	add	r3, r1
 800325c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003260:	7bfa      	ldrb	r2, [r7, #15]
 8003262:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003264:	7bfa      	ldrb	r2, [r7, #15]
 8003266:	6879      	ldr	r1, [r7, #4]
 8003268:	4613      	mov	r3, r2
 800326a:	00db      	lsls	r3, r3, #3
 800326c:	4413      	add	r3, r2
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	440b      	add	r3, r1
 8003272:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003276:	2200      	movs	r2, #0
 8003278:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800327a:	7bfa      	ldrb	r2, [r7, #15]
 800327c:	6879      	ldr	r1, [r7, #4]
 800327e:	4613      	mov	r3, r2
 8003280:	00db      	lsls	r3, r3, #3
 8003282:	4413      	add	r3, r2
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	440b      	add	r3, r1
 8003288:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800328c:	2200      	movs	r2, #0
 800328e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003290:	7bfa      	ldrb	r2, [r7, #15]
 8003292:	6879      	ldr	r1, [r7, #4]
 8003294:	4613      	mov	r3, r2
 8003296:	00db      	lsls	r3, r3, #3
 8003298:	4413      	add	r3, r2
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	440b      	add	r3, r1
 800329e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80032a2:	2200      	movs	r2, #0
 80032a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80032a6:	7bfa      	ldrb	r2, [r7, #15]
 80032a8:	6879      	ldr	r1, [r7, #4]
 80032aa:	4613      	mov	r3, r2
 80032ac:	00db      	lsls	r3, r3, #3
 80032ae:	4413      	add	r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	440b      	add	r3, r1
 80032b4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80032b8:	2200      	movs	r2, #0
 80032ba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032bc:	7bfb      	ldrb	r3, [r7, #15]
 80032be:	3301      	adds	r3, #1
 80032c0:	73fb      	strb	r3, [r7, #15]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	791b      	ldrb	r3, [r3, #4]
 80032c6:	7bfa      	ldrb	r2, [r7, #15]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d3b5      	bcc.n	8003238 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6818      	ldr	r0, [r3, #0]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	7c1a      	ldrb	r2, [r3, #16]
 80032d4:	f88d 2000 	strb.w	r2, [sp]
 80032d8:	3304      	adds	r3, #4
 80032da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80032dc:	f003 f834 	bl	8006348 <USB_DevInit>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d005      	beq.n	80032f2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2202      	movs	r2, #2
 80032ea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e00c      	b.n	800330c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2200      	movs	r2, #0
 80032f6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4618      	mov	r0, r3
 8003306:	f004 f87e 	bl	8007406 <USB_DevDisconnect>

  return HAL_OK;
 800330a:	2300      	movs	r3, #0
}
 800330c:	4618      	mov	r0, r3
 800330e:	3710      	adds	r7, #16
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}

08003314 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003328:	2b01      	cmp	r3, #1
 800332a:	d101      	bne.n	8003330 <HAL_PCD_Start+0x1c>
 800332c:	2302      	movs	r3, #2
 800332e:	e022      	b.n	8003376 <HAL_PCD_Start+0x62>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003340:	2b00      	cmp	r3, #0
 8003342:	d009      	beq.n	8003358 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003348:	2b01      	cmp	r3, #1
 800334a:	d105      	bne.n	8003358 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003350:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4618      	mov	r0, r3
 800335e:	f002 ff85 	bl	800626c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4618      	mov	r0, r3
 8003368:	f004 f82c 	bl	80073c4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003374:	2300      	movs	r3, #0
}
 8003376:	4618      	mov	r0, r3
 8003378:	3710      	adds	r7, #16
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800337e:	b590      	push	{r4, r7, lr}
 8003380:	b08d      	sub	sp, #52	@ 0x34
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800338c:	6a3b      	ldr	r3, [r7, #32]
 800338e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4618      	mov	r0, r3
 8003396:	f004 f8ea 	bl	800756e <USB_GetMode>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	f040 848c 	bne.w	8003cba <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f004 f84e 	bl	8007448 <USB_ReadInterrupts>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f000 8482 	beq.w	8003cb8 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	0a1b      	lsrs	r3, r3, #8
 80033be:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4618      	mov	r0, r3
 80033ce:	f004 f83b 	bl	8007448 <USB_ReadInterrupts>
 80033d2:	4603      	mov	r3, r0
 80033d4:	f003 0302 	and.w	r3, r3, #2
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d107      	bne.n	80033ec <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	695a      	ldr	r2, [r3, #20]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f002 0202 	and.w	r2, r2, #2
 80033ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4618      	mov	r0, r3
 80033f2:	f004 f829 	bl	8007448 <USB_ReadInterrupts>
 80033f6:	4603      	mov	r3, r0
 80033f8:	f003 0310 	and.w	r3, r3, #16
 80033fc:	2b10      	cmp	r3, #16
 80033fe:	d161      	bne.n	80034c4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	699a      	ldr	r2, [r3, #24]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f022 0210 	bic.w	r2, r2, #16
 800340e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003410:	6a3b      	ldr	r3, [r7, #32]
 8003412:	6a1b      	ldr	r3, [r3, #32]
 8003414:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003416:	69bb      	ldr	r3, [r7, #24]
 8003418:	f003 020f 	and.w	r2, r3, #15
 800341c:	4613      	mov	r3, r2
 800341e:	00db      	lsls	r3, r3, #3
 8003420:	4413      	add	r3, r2
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	4413      	add	r3, r2
 800342c:	3304      	adds	r3, #4
 800342e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003430:	69bb      	ldr	r3, [r7, #24]
 8003432:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003436:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800343a:	d124      	bne.n	8003486 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800343c:	69ba      	ldr	r2, [r7, #24]
 800343e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003442:	4013      	ands	r3, r2
 8003444:	2b00      	cmp	r3, #0
 8003446:	d035      	beq.n	80034b4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	091b      	lsrs	r3, r3, #4
 8003450:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003452:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003456:	b29b      	uxth	r3, r3
 8003458:	461a      	mov	r2, r3
 800345a:	6a38      	ldr	r0, [r7, #32]
 800345c:	f003 fe60 	bl	8007120 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	68da      	ldr	r2, [r3, #12]
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	091b      	lsrs	r3, r3, #4
 8003468:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800346c:	441a      	add	r2, r3
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	695a      	ldr	r2, [r3, #20]
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	091b      	lsrs	r3, r3, #4
 800347a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800347e:	441a      	add	r2, r3
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	615a      	str	r2, [r3, #20]
 8003484:	e016      	b.n	80034b4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800348c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003490:	d110      	bne.n	80034b4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003498:	2208      	movs	r2, #8
 800349a:	4619      	mov	r1, r3
 800349c:	6a38      	ldr	r0, [r7, #32]
 800349e:	f003 fe3f 	bl	8007120 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	695a      	ldr	r2, [r3, #20]
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	091b      	lsrs	r3, r3, #4
 80034aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80034ae:	441a      	add	r2, r3
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	699a      	ldr	r2, [r3, #24]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f042 0210 	orr.w	r2, r2, #16
 80034c2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f003 ffbd 	bl	8007448 <USB_ReadInterrupts>
 80034ce:	4603      	mov	r3, r0
 80034d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034d4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80034d8:	f040 80a7 	bne.w	800362a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80034dc:	2300      	movs	r3, #0
 80034de:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4618      	mov	r0, r3
 80034e6:	f003 ffc2 	bl	800746e <USB_ReadDevAllOutEpInterrupt>
 80034ea:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80034ec:	e099      	b.n	8003622 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80034ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034f0:	f003 0301 	and.w	r3, r3, #1
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	f000 808e 	beq.w	8003616 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003500:	b2d2      	uxtb	r2, r2
 8003502:	4611      	mov	r1, r2
 8003504:	4618      	mov	r0, r3
 8003506:	f003 ffe6 	bl	80074d6 <USB_ReadDevOutEPInterrupt>
 800350a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	f003 0301 	and.w	r3, r3, #1
 8003512:	2b00      	cmp	r3, #0
 8003514:	d00c      	beq.n	8003530 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003518:	015a      	lsls	r2, r3, #5
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	4413      	add	r3, r2
 800351e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003522:	461a      	mov	r2, r3
 8003524:	2301      	movs	r3, #1
 8003526:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003528:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f000 fea4 	bl	8004278 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	f003 0308 	and.w	r3, r3, #8
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00c      	beq.n	8003554 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800353a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800353c:	015a      	lsls	r2, r3, #5
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	4413      	add	r3, r2
 8003542:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003546:	461a      	mov	r2, r3
 8003548:	2308      	movs	r3, #8
 800354a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800354c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f000 ff7a 	bl	8004448 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	f003 0310 	and.w	r3, r3, #16
 800355a:	2b00      	cmp	r3, #0
 800355c:	d008      	beq.n	8003570 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800355e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003560:	015a      	lsls	r2, r3, #5
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	4413      	add	r3, r2
 8003566:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800356a:	461a      	mov	r2, r3
 800356c:	2310      	movs	r3, #16
 800356e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d030      	beq.n	80035dc <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800357a:	6a3b      	ldr	r3, [r7, #32]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003582:	2b80      	cmp	r3, #128	@ 0x80
 8003584:	d109      	bne.n	800359a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	69fa      	ldr	r2, [r7, #28]
 8003590:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003594:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003598:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800359a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800359c:	4613      	mov	r3, r2
 800359e:	00db      	lsls	r3, r3, #3
 80035a0:	4413      	add	r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	4413      	add	r3, r2
 80035ac:	3304      	adds	r3, #4
 80035ae:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	78db      	ldrb	r3, [r3, #3]
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d108      	bne.n	80035ca <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	2200      	movs	r2, #0
 80035bc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80035be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	4619      	mov	r1, r3
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f009 fb4f 	bl	800cc68 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80035ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035cc:	015a      	lsls	r2, r3, #5
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	4413      	add	r3, r2
 80035d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035d6:	461a      	mov	r2, r3
 80035d8:	2302      	movs	r3, #2
 80035da:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	f003 0320 	and.w	r3, r3, #32
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d008      	beq.n	80035f8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80035e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e8:	015a      	lsls	r2, r3, #5
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	4413      	add	r3, r2
 80035ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035f2:	461a      	mov	r2, r3
 80035f4:	2320      	movs	r3, #32
 80035f6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d009      	beq.n	8003616 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003604:	015a      	lsls	r2, r3, #5
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	4413      	add	r3, r2
 800360a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800360e:	461a      	mov	r2, r3
 8003610:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003614:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003618:	3301      	adds	r3, #1
 800361a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800361c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800361e:	085b      	lsrs	r3, r3, #1
 8003620:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003624:	2b00      	cmp	r3, #0
 8003626:	f47f af62 	bne.w	80034ee <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4618      	mov	r0, r3
 8003630:	f003 ff0a 	bl	8007448 <USB_ReadInterrupts>
 8003634:	4603      	mov	r3, r0
 8003636:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800363a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800363e:	f040 80db 	bne.w	80037f8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4618      	mov	r0, r3
 8003648:	f003 ff2b 	bl	80074a2 <USB_ReadDevAllInEpInterrupt>
 800364c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800364e:	2300      	movs	r3, #0
 8003650:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003652:	e0cd      	b.n	80037f0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003656:	f003 0301 	and.w	r3, r3, #1
 800365a:	2b00      	cmp	r3, #0
 800365c:	f000 80c2 	beq.w	80037e4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003666:	b2d2      	uxtb	r2, r2
 8003668:	4611      	mov	r1, r2
 800366a:	4618      	mov	r0, r3
 800366c:	f003 ff51 	bl	8007512 <USB_ReadDevInEPInterrupt>
 8003670:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	2b00      	cmp	r3, #0
 800367a:	d057      	beq.n	800372c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800367c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800367e:	f003 030f 	and.w	r3, r3, #15
 8003682:	2201      	movs	r2, #1
 8003684:	fa02 f303 	lsl.w	r3, r2, r3
 8003688:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003690:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	43db      	mvns	r3, r3
 8003696:	69f9      	ldr	r1, [r7, #28]
 8003698:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800369c:	4013      	ands	r3, r2
 800369e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80036a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a2:	015a      	lsls	r2, r3, #5
 80036a4:	69fb      	ldr	r3, [r7, #28]
 80036a6:	4413      	add	r3, r2
 80036a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80036ac:	461a      	mov	r2, r3
 80036ae:	2301      	movs	r3, #1
 80036b0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	799b      	ldrb	r3, [r3, #6]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d132      	bne.n	8003720 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80036ba:	6879      	ldr	r1, [r7, #4]
 80036bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036be:	4613      	mov	r3, r2
 80036c0:	00db      	lsls	r3, r3, #3
 80036c2:	4413      	add	r3, r2
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	440b      	add	r3, r1
 80036c8:	3320      	adds	r3, #32
 80036ca:	6819      	ldr	r1, [r3, #0]
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036d0:	4613      	mov	r3, r2
 80036d2:	00db      	lsls	r3, r3, #3
 80036d4:	4413      	add	r3, r2
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	4403      	add	r3, r0
 80036da:	331c      	adds	r3, #28
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4419      	add	r1, r3
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036e4:	4613      	mov	r3, r2
 80036e6:	00db      	lsls	r3, r3, #3
 80036e8:	4413      	add	r3, r2
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	4403      	add	r3, r0
 80036ee:	3320      	adds	r3, #32
 80036f0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80036f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d113      	bne.n	8003720 <HAL_PCD_IRQHandler+0x3a2>
 80036f8:	6879      	ldr	r1, [r7, #4]
 80036fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036fc:	4613      	mov	r3, r2
 80036fe:	00db      	lsls	r3, r3, #3
 8003700:	4413      	add	r3, r2
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	440b      	add	r3, r1
 8003706:	3324      	adds	r3, #36	@ 0x24
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d108      	bne.n	8003720 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6818      	ldr	r0, [r3, #0]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003718:	461a      	mov	r2, r3
 800371a:	2101      	movs	r1, #1
 800371c:	f003 ff58 	bl	80075d0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003722:	b2db      	uxtb	r3, r3
 8003724:	4619      	mov	r1, r3
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f009 fa19 	bl	800cb5e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	f003 0308 	and.w	r3, r3, #8
 8003732:	2b00      	cmp	r3, #0
 8003734:	d008      	beq.n	8003748 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003738:	015a      	lsls	r2, r3, #5
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	4413      	add	r3, r2
 800373e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003742:	461a      	mov	r2, r3
 8003744:	2308      	movs	r3, #8
 8003746:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	f003 0310 	and.w	r3, r3, #16
 800374e:	2b00      	cmp	r3, #0
 8003750:	d008      	beq.n	8003764 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003754:	015a      	lsls	r2, r3, #5
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	4413      	add	r3, r2
 800375a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800375e:	461a      	mov	r2, r3
 8003760:	2310      	movs	r3, #16
 8003762:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800376a:	2b00      	cmp	r3, #0
 800376c:	d008      	beq.n	8003780 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800376e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003770:	015a      	lsls	r2, r3, #5
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	4413      	add	r3, r2
 8003776:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800377a:	461a      	mov	r2, r3
 800377c:	2340      	movs	r3, #64	@ 0x40
 800377e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b00      	cmp	r3, #0
 8003788:	d023      	beq.n	80037d2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800378a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800378c:	6a38      	ldr	r0, [r7, #32]
 800378e:	f002 ff3f 	bl	8006610 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003792:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003794:	4613      	mov	r3, r2
 8003796:	00db      	lsls	r3, r3, #3
 8003798:	4413      	add	r3, r2
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	3310      	adds	r3, #16
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	4413      	add	r3, r2
 80037a2:	3304      	adds	r3, #4
 80037a4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	78db      	ldrb	r3, [r3, #3]
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d108      	bne.n	80037c0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	2200      	movs	r2, #0
 80037b2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80037b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	4619      	mov	r1, r3
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f009 fa66 	bl	800cc8c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80037c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c2:	015a      	lsls	r2, r3, #5
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	4413      	add	r3, r2
 80037c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80037cc:	461a      	mov	r2, r3
 80037ce:	2302      	movs	r3, #2
 80037d0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d003      	beq.n	80037e4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80037dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f000 fcbd 	bl	800415e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80037e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e6:	3301      	adds	r3, #1
 80037e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80037ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037ec:	085b      	lsrs	r3, r3, #1
 80037ee:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80037f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	f47f af2e 	bne.w	8003654 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4618      	mov	r0, r3
 80037fe:	f003 fe23 	bl	8007448 <USB_ReadInterrupts>
 8003802:	4603      	mov	r3, r0
 8003804:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003808:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800380c:	d122      	bne.n	8003854 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	69fa      	ldr	r2, [r7, #28]
 8003818:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800381c:	f023 0301 	bic.w	r3, r3, #1
 8003820:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003828:	2b01      	cmp	r3, #1
 800382a:	d108      	bne.n	800383e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003834:	2100      	movs	r1, #0
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f000 fea4 	bl	8004584 <HAL_PCDEx_LPM_Callback>
 800383c:	e002      	b.n	8003844 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f009 fa04 	bl	800cc4c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	695a      	ldr	r2, [r3, #20]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003852:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4618      	mov	r0, r3
 800385a:	f003 fdf5 	bl	8007448 <USB_ReadInterrupts>
 800385e:	4603      	mov	r3, r0
 8003860:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003864:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003868:	d112      	bne.n	8003890 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f003 0301 	and.w	r3, r3, #1
 8003876:	2b01      	cmp	r3, #1
 8003878:	d102      	bne.n	8003880 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f009 f9c0 	bl	800cc00 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	695a      	ldr	r2, [r3, #20]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800388e:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4618      	mov	r0, r3
 8003896:	f003 fdd7 	bl	8007448 <USB_ReadInterrupts>
 800389a:	4603      	mov	r3, r0
 800389c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038a4:	f040 80b7 	bne.w	8003a16 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	69fa      	ldr	r2, [r7, #28]
 80038b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80038b6:	f023 0301 	bic.w	r3, r3, #1
 80038ba:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	2110      	movs	r1, #16
 80038c2:	4618      	mov	r0, r3
 80038c4:	f002 fea4 	bl	8006610 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038c8:	2300      	movs	r3, #0
 80038ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038cc:	e046      	b.n	800395c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80038ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038d0:	015a      	lsls	r2, r3, #5
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	4413      	add	r3, r2
 80038d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80038da:	461a      	mov	r2, r3
 80038dc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80038e0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80038e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038e4:	015a      	lsls	r2, r3, #5
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	4413      	add	r3, r2
 80038ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038f2:	0151      	lsls	r1, r2, #5
 80038f4:	69fa      	ldr	r2, [r7, #28]
 80038f6:	440a      	add	r2, r1
 80038f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80038fc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003900:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003904:	015a      	lsls	r2, r3, #5
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	4413      	add	r3, r2
 800390a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800390e:	461a      	mov	r2, r3
 8003910:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003914:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003918:	015a      	lsls	r2, r3, #5
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	4413      	add	r3, r2
 800391e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003926:	0151      	lsls	r1, r2, #5
 8003928:	69fa      	ldr	r2, [r7, #28]
 800392a:	440a      	add	r2, r1
 800392c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003930:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003934:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003938:	015a      	lsls	r2, r3, #5
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	4413      	add	r3, r2
 800393e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003946:	0151      	lsls	r1, r2, #5
 8003948:	69fa      	ldr	r2, [r7, #28]
 800394a:	440a      	add	r2, r1
 800394c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003950:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003954:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003958:	3301      	adds	r3, #1
 800395a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	791b      	ldrb	r3, [r3, #4]
 8003960:	461a      	mov	r2, r3
 8003962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003964:	4293      	cmp	r3, r2
 8003966:	d3b2      	bcc.n	80038ce <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800396e:	69db      	ldr	r3, [r3, #28]
 8003970:	69fa      	ldr	r2, [r7, #28]
 8003972:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003976:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800397a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	7bdb      	ldrb	r3, [r3, #15]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d016      	beq.n	80039b2 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800398a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800398e:	69fa      	ldr	r2, [r7, #28]
 8003990:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003994:	f043 030b 	orr.w	r3, r3, #11
 8003998:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80039a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039a4:	69fa      	ldr	r2, [r7, #28]
 80039a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80039aa:	f043 030b 	orr.w	r3, r3, #11
 80039ae:	6453      	str	r3, [r2, #68]	@ 0x44
 80039b0:	e015      	b.n	80039de <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	69fa      	ldr	r2, [r7, #28]
 80039bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80039c0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80039c4:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80039c8:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80039d0:	691b      	ldr	r3, [r3, #16]
 80039d2:	69fa      	ldr	r2, [r7, #28]
 80039d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80039d8:	f043 030b 	orr.w	r3, r3, #11
 80039dc:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	69fa      	ldr	r2, [r7, #28]
 80039e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80039ec:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80039f0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6818      	ldr	r0, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003a00:	461a      	mov	r2, r3
 8003a02:	f003 fde5 	bl	80075d0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	695a      	ldr	r2, [r3, #20]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003a14:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f003 fd14 	bl	8007448 <USB_ReadInterrupts>
 8003a20:	4603      	mov	r3, r0
 8003a22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a2a:	d123      	bne.n	8003a74 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4618      	mov	r0, r3
 8003a32:	f003 fdaa 	bl	800758a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f002 fe61 	bl	8006702 <USB_GetDevSpeed>
 8003a40:	4603      	mov	r3, r0
 8003a42:	461a      	mov	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681c      	ldr	r4, [r3, #0]
 8003a4c:	f001 fa0a 	bl	8004e64 <HAL_RCC_GetHCLKFreq>
 8003a50:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003a56:	461a      	mov	r2, r3
 8003a58:	4620      	mov	r0, r4
 8003a5a:	f002 fb65 	bl	8006128 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f009 f8a5 	bl	800cbae <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	695a      	ldr	r2, [r3, #20]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003a72:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f003 fce5 	bl	8007448 <USB_ReadInterrupts>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	f003 0308 	and.w	r3, r3, #8
 8003a84:	2b08      	cmp	r3, #8
 8003a86:	d10a      	bne.n	8003a9e <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f009 f882 	bl	800cb92 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	695a      	ldr	r2, [r3, #20]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f002 0208 	and.w	r2, r2, #8
 8003a9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f003 fcd0 	bl	8007448 <USB_ReadInterrupts>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aae:	2b80      	cmp	r3, #128	@ 0x80
 8003ab0:	d123      	bne.n	8003afa <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003ab2:	6a3b      	ldr	r3, [r7, #32]
 8003ab4:	699b      	ldr	r3, [r3, #24]
 8003ab6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003aba:	6a3b      	ldr	r3, [r7, #32]
 8003abc:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003abe:	2301      	movs	r3, #1
 8003ac0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ac2:	e014      	b.n	8003aee <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003ac4:	6879      	ldr	r1, [r7, #4]
 8003ac6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ac8:	4613      	mov	r3, r2
 8003aca:	00db      	lsls	r3, r3, #3
 8003acc:	4413      	add	r3, r2
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	440b      	add	r3, r1
 8003ad2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d105      	bne.n	8003ae8 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 fb0a 	bl	80040fc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aea:	3301      	adds	r3, #1
 8003aec:	627b      	str	r3, [r7, #36]	@ 0x24
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	791b      	ldrb	r3, [r3, #4]
 8003af2:	461a      	mov	r2, r3
 8003af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d3e4      	bcc.n	8003ac4 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f003 fca2 	bl	8007448 <USB_ReadInterrupts>
 8003b04:	4603      	mov	r3, r0
 8003b06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b0e:	d13c      	bne.n	8003b8a <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003b10:	2301      	movs	r3, #1
 8003b12:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b14:	e02b      	b.n	8003b6e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b18:	015a      	lsls	r2, r3, #5
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003b26:	6879      	ldr	r1, [r7, #4]
 8003b28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	00db      	lsls	r3, r3, #3
 8003b2e:	4413      	add	r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	440b      	add	r3, r1
 8003b34:	3318      	adds	r3, #24
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d115      	bne.n	8003b68 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003b3c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	da12      	bge.n	8003b68 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003b42:	6879      	ldr	r1, [r7, #4]
 8003b44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b46:	4613      	mov	r3, r2
 8003b48:	00db      	lsls	r3, r3, #3
 8003b4a:	4413      	add	r3, r2
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	440b      	add	r3, r1
 8003b50:	3317      	adds	r3, #23
 8003b52:	2201      	movs	r2, #1
 8003b54:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	4619      	mov	r1, r3
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 faca 	bl	80040fc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	791b      	ldrb	r3, [r3, #4]
 8003b72:	461a      	mov	r2, r3
 8003b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d3cd      	bcc.n	8003b16 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	695a      	ldr	r2, [r3, #20]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003b88:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f003 fc5a 	bl	8007448 <USB_ReadInterrupts>
 8003b94:	4603      	mov	r3, r0
 8003b96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b9e:	d156      	bne.n	8003c4e <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ba4:	e045      	b.n	8003c32 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba8:	015a      	lsls	r2, r3, #5
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	4413      	add	r3, r2
 8003bae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003bb6:	6879      	ldr	r1, [r7, #4]
 8003bb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bba:	4613      	mov	r3, r2
 8003bbc:	00db      	lsls	r3, r3, #3
 8003bbe:	4413      	add	r3, r2
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	440b      	add	r3, r1
 8003bc4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d12e      	bne.n	8003c2c <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003bce:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	da2b      	bge.n	8003c2c <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	0c1a      	lsrs	r2, r3, #16
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003bde:	4053      	eors	r3, r2
 8003be0:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d121      	bne.n	8003c2c <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003be8:	6879      	ldr	r1, [r7, #4]
 8003bea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bec:	4613      	mov	r3, r2
 8003bee:	00db      	lsls	r3, r3, #3
 8003bf0:	4413      	add	r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	440b      	add	r3, r1
 8003bf6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003bfe:	6a3b      	ldr	r3, [r7, #32]
 8003c00:	699b      	ldr	r3, [r3, #24]
 8003c02:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003c06:	6a3b      	ldr	r3, [r7, #32]
 8003c08:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003c0a:	6a3b      	ldr	r3, [r7, #32]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d10a      	bne.n	8003c2c <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	69fa      	ldr	r2, [r7, #28]
 8003c20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c24:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c28:	6053      	str	r3, [r2, #4]
            break;
 8003c2a:	e008      	b.n	8003c3e <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2e:	3301      	adds	r3, #1
 8003c30:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	791b      	ldrb	r3, [r3, #4]
 8003c36:	461a      	mov	r2, r3
 8003c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d3b3      	bcc.n	8003ba6 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	695a      	ldr	r2, [r3, #20]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003c4c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4618      	mov	r0, r3
 8003c54:	f003 fbf8 	bl	8007448 <USB_ReadInterrupts>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c62:	d10a      	bne.n	8003c7a <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f009 f823 	bl	800ccb0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	695a      	ldr	r2, [r3, #20]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003c78:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f003 fbe2 	bl	8007448 <USB_ReadInterrupts>
 8003c84:	4603      	mov	r3, r0
 8003c86:	f003 0304 	and.w	r3, r3, #4
 8003c8a:	2b04      	cmp	r3, #4
 8003c8c:	d115      	bne.n	8003cba <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	f003 0304 	and.w	r3, r3, #4
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d002      	beq.n	8003ca6 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f009 f813 	bl	800cccc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	6859      	ldr	r1, [r3, #4]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	69ba      	ldr	r2, [r7, #24]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	605a      	str	r2, [r3, #4]
 8003cb6:	e000      	b.n	8003cba <HAL_PCD_IRQHandler+0x93c>
      return;
 8003cb8:	bf00      	nop
    }
  }
}
 8003cba:	3734      	adds	r7, #52	@ 0x34
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd90      	pop	{r4, r7, pc}

08003cc0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
 8003cc8:	460b      	mov	r3, r1
 8003cca:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d101      	bne.n	8003cda <HAL_PCD_SetAddress+0x1a>
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	e012      	b.n	8003d00 <HAL_PCD_SetAddress+0x40>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	78fa      	ldrb	r2, [r7, #3]
 8003ce6:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	78fa      	ldrb	r2, [r7, #3]
 8003cee:	4611      	mov	r1, r2
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f003 fb41 	bl	8007378 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3708      	adds	r7, #8
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	4608      	mov	r0, r1
 8003d12:	4611      	mov	r1, r2
 8003d14:	461a      	mov	r2, r3
 8003d16:	4603      	mov	r3, r0
 8003d18:	70fb      	strb	r3, [r7, #3]
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	803b      	strh	r3, [r7, #0]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003d22:	2300      	movs	r3, #0
 8003d24:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003d26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	da0f      	bge.n	8003d4e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d2e:	78fb      	ldrb	r3, [r7, #3]
 8003d30:	f003 020f 	and.w	r2, r3, #15
 8003d34:	4613      	mov	r3, r2
 8003d36:	00db      	lsls	r3, r3, #3
 8003d38:	4413      	add	r3, r2
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	3310      	adds	r3, #16
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	4413      	add	r3, r2
 8003d42:	3304      	adds	r3, #4
 8003d44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	705a      	strb	r2, [r3, #1]
 8003d4c:	e00f      	b.n	8003d6e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d4e:	78fb      	ldrb	r3, [r7, #3]
 8003d50:	f003 020f 	and.w	r2, r3, #15
 8003d54:	4613      	mov	r3, r2
 8003d56:	00db      	lsls	r3, r3, #3
 8003d58:	4413      	add	r3, r2
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	4413      	add	r3, r2
 8003d64:	3304      	adds	r3, #4
 8003d66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003d6e:	78fb      	ldrb	r3, [r7, #3]
 8003d70:	f003 030f 	and.w	r3, r3, #15
 8003d74:	b2da      	uxtb	r2, r3
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003d7a:	883b      	ldrh	r3, [r7, #0]
 8003d7c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	78ba      	ldrb	r2, [r7, #2]
 8003d88:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	785b      	ldrb	r3, [r3, #1]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d004      	beq.n	8003d9c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	461a      	mov	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003d9c:	78bb      	ldrb	r3, [r7, #2]
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d102      	bne.n	8003da8 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2200      	movs	r2, #0
 8003da6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d101      	bne.n	8003db6 <HAL_PCD_EP_Open+0xae>
 8003db2:	2302      	movs	r3, #2
 8003db4:	e00e      	b.n	8003dd4 <HAL_PCD_EP_Open+0xcc>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2201      	movs	r2, #1
 8003dba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68f9      	ldr	r1, [r7, #12]
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f002 fcc1 	bl	800674c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003dd2:	7afb      	ldrb	r3, [r7, #11]
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	460b      	mov	r3, r1
 8003de6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003de8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	da0f      	bge.n	8003e10 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003df0:	78fb      	ldrb	r3, [r7, #3]
 8003df2:	f003 020f 	and.w	r2, r3, #15
 8003df6:	4613      	mov	r3, r2
 8003df8:	00db      	lsls	r3, r3, #3
 8003dfa:	4413      	add	r3, r2
 8003dfc:	009b      	lsls	r3, r3, #2
 8003dfe:	3310      	adds	r3, #16
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	4413      	add	r3, r2
 8003e04:	3304      	adds	r3, #4
 8003e06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	705a      	strb	r2, [r3, #1]
 8003e0e:	e00f      	b.n	8003e30 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e10:	78fb      	ldrb	r3, [r7, #3]
 8003e12:	f003 020f 	and.w	r2, r3, #15
 8003e16:	4613      	mov	r3, r2
 8003e18:	00db      	lsls	r3, r3, #3
 8003e1a:	4413      	add	r3, r2
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	4413      	add	r3, r2
 8003e26:	3304      	adds	r3, #4
 8003e28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e30:	78fb      	ldrb	r3, [r7, #3]
 8003e32:	f003 030f 	and.w	r3, r3, #15
 8003e36:	b2da      	uxtb	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d101      	bne.n	8003e4a <HAL_PCD_EP_Close+0x6e>
 8003e46:	2302      	movs	r3, #2
 8003e48:	e00e      	b.n	8003e68 <HAL_PCD_EP_Close+0x8c>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	68f9      	ldr	r1, [r7, #12]
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f002 fcff 	bl	800685c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2200      	movs	r2, #0
 8003e62:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003e66:	2300      	movs	r3, #0
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3710      	adds	r7, #16
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	607a      	str	r2, [r7, #4]
 8003e7a:	603b      	str	r3, [r7, #0]
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e80:	7afb      	ldrb	r3, [r7, #11]
 8003e82:	f003 020f 	and.w	r2, r3, #15
 8003e86:	4613      	mov	r3, r2
 8003e88:	00db      	lsls	r3, r3, #3
 8003e8a:	4413      	add	r3, r2
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	4413      	add	r3, r2
 8003e96:	3304      	adds	r3, #4
 8003e98:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	683a      	ldr	r2, [r7, #0]
 8003ea4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003eb2:	7afb      	ldrb	r3, [r7, #11]
 8003eb4:	f003 030f 	and.w	r3, r3, #15
 8003eb8:	b2da      	uxtb	r2, r3
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	799b      	ldrb	r3, [r3, #6]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d102      	bne.n	8003ecc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6818      	ldr	r0, [r3, #0]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	799b      	ldrb	r3, [r3, #6]
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	6979      	ldr	r1, [r7, #20]
 8003ed8:	f002 fd9c 	bl	8006a14 <USB_EPStartXfer>

  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3718      	adds	r7, #24
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003ee6:	b480      	push	{r7}
 8003ee8:	b083      	sub	sp, #12
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
 8003eee:	460b      	mov	r3, r1
 8003ef0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003ef2:	78fb      	ldrb	r3, [r7, #3]
 8003ef4:	f003 020f 	and.w	r2, r3, #15
 8003ef8:	6879      	ldr	r1, [r7, #4]
 8003efa:	4613      	mov	r3, r2
 8003efc:	00db      	lsls	r3, r3, #3
 8003efe:	4413      	add	r3, r2
 8003f00:	009b      	lsls	r3, r3, #2
 8003f02:	440b      	add	r3, r1
 8003f04:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003f08:	681b      	ldr	r3, [r3, #0]
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	370c      	adds	r7, #12
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr

08003f16 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003f16:	b580      	push	{r7, lr}
 8003f18:	b086      	sub	sp, #24
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	60f8      	str	r0, [r7, #12]
 8003f1e:	607a      	str	r2, [r7, #4]
 8003f20:	603b      	str	r3, [r7, #0]
 8003f22:	460b      	mov	r3, r1
 8003f24:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f26:	7afb      	ldrb	r3, [r7, #11]
 8003f28:	f003 020f 	and.w	r2, r3, #15
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	00db      	lsls	r3, r3, #3
 8003f30:	4413      	add	r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	3310      	adds	r3, #16
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	4413      	add	r3, r2
 8003f3a:	3304      	adds	r3, #4
 8003f3c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	683a      	ldr	r2, [r7, #0]
 8003f48:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	2201      	movs	r2, #1
 8003f54:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f56:	7afb      	ldrb	r3, [r7, #11]
 8003f58:	f003 030f 	and.w	r3, r3, #15
 8003f5c:	b2da      	uxtb	r2, r3
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	799b      	ldrb	r3, [r3, #6]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d102      	bne.n	8003f70 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6818      	ldr	r0, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	799b      	ldrb	r3, [r3, #6]
 8003f78:	461a      	mov	r2, r3
 8003f7a:	6979      	ldr	r1, [r7, #20]
 8003f7c:	f002 fd4a 	bl	8006a14 <USB_EPStartXfer>

  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3718      	adds	r7, #24
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}

08003f8a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f8a:	b580      	push	{r7, lr}
 8003f8c:	b084      	sub	sp, #16
 8003f8e:	af00      	add	r7, sp, #0
 8003f90:	6078      	str	r0, [r7, #4]
 8003f92:	460b      	mov	r3, r1
 8003f94:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003f96:	78fb      	ldrb	r3, [r7, #3]
 8003f98:	f003 030f 	and.w	r3, r3, #15
 8003f9c:	687a      	ldr	r2, [r7, #4]
 8003f9e:	7912      	ldrb	r2, [r2, #4]
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d901      	bls.n	8003fa8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e04f      	b.n	8004048 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003fa8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	da0f      	bge.n	8003fd0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fb0:	78fb      	ldrb	r3, [r7, #3]
 8003fb2:	f003 020f 	and.w	r2, r3, #15
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	00db      	lsls	r3, r3, #3
 8003fba:	4413      	add	r3, r2
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	3310      	adds	r3, #16
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	3304      	adds	r3, #4
 8003fc6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	705a      	strb	r2, [r3, #1]
 8003fce:	e00d      	b.n	8003fec <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003fd0:	78fa      	ldrb	r2, [r7, #3]
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	00db      	lsls	r3, r3, #3
 8003fd6:	4413      	add	r3, r2
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	4413      	add	r3, r2
 8003fe2:	3304      	adds	r3, #4
 8003fe4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ff2:	78fb      	ldrb	r3, [r7, #3]
 8003ff4:	f003 030f 	and.w	r3, r3, #15
 8003ff8:	b2da      	uxtb	r2, r3
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004004:	2b01      	cmp	r3, #1
 8004006:	d101      	bne.n	800400c <HAL_PCD_EP_SetStall+0x82>
 8004008:	2302      	movs	r3, #2
 800400a:	e01d      	b.n	8004048 <HAL_PCD_EP_SetStall+0xbe>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2201      	movs	r2, #1
 8004010:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	68f9      	ldr	r1, [r7, #12]
 800401a:	4618      	mov	r0, r3
 800401c:	f003 f8d8 	bl	80071d0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004020:	78fb      	ldrb	r3, [r7, #3]
 8004022:	f003 030f 	and.w	r3, r3, #15
 8004026:	2b00      	cmp	r3, #0
 8004028:	d109      	bne.n	800403e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6818      	ldr	r0, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	7999      	ldrb	r1, [r3, #6]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004038:	461a      	mov	r2, r3
 800403a:	f003 fac9 	bl	80075d0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004046:	2300      	movs	r3, #0
}
 8004048:	4618      	mov	r0, r3
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	460b      	mov	r3, r1
 800405a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800405c:	78fb      	ldrb	r3, [r7, #3]
 800405e:	f003 030f 	and.w	r3, r3, #15
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	7912      	ldrb	r2, [r2, #4]
 8004066:	4293      	cmp	r3, r2
 8004068:	d901      	bls.n	800406e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e042      	b.n	80040f4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800406e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004072:	2b00      	cmp	r3, #0
 8004074:	da0f      	bge.n	8004096 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004076:	78fb      	ldrb	r3, [r7, #3]
 8004078:	f003 020f 	and.w	r2, r3, #15
 800407c:	4613      	mov	r3, r2
 800407e:	00db      	lsls	r3, r3, #3
 8004080:	4413      	add	r3, r2
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	3310      	adds	r3, #16
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	4413      	add	r3, r2
 800408a:	3304      	adds	r3, #4
 800408c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2201      	movs	r2, #1
 8004092:	705a      	strb	r2, [r3, #1]
 8004094:	e00f      	b.n	80040b6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004096:	78fb      	ldrb	r3, [r7, #3]
 8004098:	f003 020f 	and.w	r2, r3, #15
 800409c:	4613      	mov	r3, r2
 800409e:	00db      	lsls	r3, r3, #3
 80040a0:	4413      	add	r3, r2
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	4413      	add	r3, r2
 80040ac:	3304      	adds	r3, #4
 80040ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80040bc:	78fb      	ldrb	r3, [r7, #3]
 80040be:	f003 030f 	and.w	r3, r3, #15
 80040c2:	b2da      	uxtb	r2, r3
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d101      	bne.n	80040d6 <HAL_PCD_EP_ClrStall+0x86>
 80040d2:	2302      	movs	r3, #2
 80040d4:	e00e      	b.n	80040f4 <HAL_PCD_EP_ClrStall+0xa4>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2201      	movs	r2, #1
 80040da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	68f9      	ldr	r1, [r7, #12]
 80040e4:	4618      	mov	r0, r3
 80040e6:	f003 f8e1 	bl	80072ac <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80040f2:	2300      	movs	r3, #0
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3710      	adds	r7, #16
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}

080040fc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b084      	sub	sp, #16
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
 8004104:	460b      	mov	r3, r1
 8004106:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004108:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800410c:	2b00      	cmp	r3, #0
 800410e:	da0c      	bge.n	800412a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004110:	78fb      	ldrb	r3, [r7, #3]
 8004112:	f003 020f 	and.w	r2, r3, #15
 8004116:	4613      	mov	r3, r2
 8004118:	00db      	lsls	r3, r3, #3
 800411a:	4413      	add	r3, r2
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	3310      	adds	r3, #16
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	4413      	add	r3, r2
 8004124:	3304      	adds	r3, #4
 8004126:	60fb      	str	r3, [r7, #12]
 8004128:	e00c      	b.n	8004144 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800412a:	78fb      	ldrb	r3, [r7, #3]
 800412c:	f003 020f 	and.w	r2, r3, #15
 8004130:	4613      	mov	r3, r2
 8004132:	00db      	lsls	r3, r3, #3
 8004134:	4413      	add	r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	4413      	add	r3, r2
 8004140:	3304      	adds	r3, #4
 8004142:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	68f9      	ldr	r1, [r7, #12]
 800414a:	4618      	mov	r0, r3
 800414c:	f002 ff00 	bl	8006f50 <USB_EPStopXfer>
 8004150:	4603      	mov	r3, r0
 8004152:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004154:	7afb      	ldrb	r3, [r7, #11]
}
 8004156:	4618      	mov	r0, r3
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800415e:	b580      	push	{r7, lr}
 8004160:	b08a      	sub	sp, #40	@ 0x28
 8004162:	af02      	add	r7, sp, #8
 8004164:	6078      	str	r0, [r7, #4]
 8004166:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	4613      	mov	r3, r2
 8004176:	00db      	lsls	r3, r3, #3
 8004178:	4413      	add	r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	3310      	adds	r3, #16
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	4413      	add	r3, r2
 8004182:	3304      	adds	r3, #4
 8004184:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	695a      	ldr	r2, [r3, #20]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	429a      	cmp	r2, r3
 8004190:	d901      	bls.n	8004196 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e06b      	b.n	800426e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	691a      	ldr	r2, [r3, #16]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	695b      	ldr	r3, [r3, #20]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	69fa      	ldr	r2, [r7, #28]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d902      	bls.n	80041b2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	3303      	adds	r3, #3
 80041b6:	089b      	lsrs	r3, r3, #2
 80041b8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80041ba:	e02a      	b.n	8004212 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	691a      	ldr	r2, [r3, #16]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	695b      	ldr	r3, [r3, #20]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	69fa      	ldr	r2, [r7, #28]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d902      	bls.n	80041d8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	3303      	adds	r3, #3
 80041dc:	089b      	lsrs	r3, r3, #2
 80041de:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	68d9      	ldr	r1, [r3, #12]
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	b2da      	uxtb	r2, r3
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80041f0:	9300      	str	r3, [sp, #0]
 80041f2:	4603      	mov	r3, r0
 80041f4:	6978      	ldr	r0, [r7, #20]
 80041f6:	f002 ff55 	bl	80070a4 <USB_WritePacket>

    ep->xfer_buff  += len;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	68da      	ldr	r2, [r3, #12]
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	441a      	add	r2, r3
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	695a      	ldr	r2, [r3, #20]
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	441a      	add	r2, r3
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	015a      	lsls	r2, r3, #5
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	4413      	add	r3, r2
 800421a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800421e:	699b      	ldr	r3, [r3, #24]
 8004220:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004222:	69ba      	ldr	r2, [r7, #24]
 8004224:	429a      	cmp	r2, r3
 8004226:	d809      	bhi.n	800423c <PCD_WriteEmptyTxFifo+0xde>
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	695a      	ldr	r2, [r3, #20]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004230:	429a      	cmp	r2, r3
 8004232:	d203      	bcs.n	800423c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	691b      	ldr	r3, [r3, #16]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1bf      	bne.n	80041bc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	691a      	ldr	r2, [r3, #16]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	695b      	ldr	r3, [r3, #20]
 8004244:	429a      	cmp	r2, r3
 8004246:	d811      	bhi.n	800426c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	f003 030f 	and.w	r3, r3, #15
 800424e:	2201      	movs	r2, #1
 8004250:	fa02 f303 	lsl.w	r3, r2, r3
 8004254:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800425c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	43db      	mvns	r3, r3
 8004262:	6939      	ldr	r1, [r7, #16]
 8004264:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004268:	4013      	ands	r3, r2
 800426a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800426c:	2300      	movs	r3, #0
}
 800426e:	4618      	mov	r0, r3
 8004270:	3720      	adds	r7, #32
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
	...

08004278 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b088      	sub	sp, #32
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	333c      	adds	r3, #60	@ 0x3c
 8004290:	3304      	adds	r3, #4
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	015a      	lsls	r2, r3, #5
 800429a:	69bb      	ldr	r3, [r7, #24]
 800429c:	4413      	add	r3, r2
 800429e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	799b      	ldrb	r3, [r3, #6]
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d17b      	bne.n	80043a6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	f003 0308 	and.w	r3, r3, #8
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d015      	beq.n	80042e4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	4a61      	ldr	r2, [pc, #388]	@ (8004440 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	f240 80b9 	bls.w	8004434 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	f000 80b3 	beq.w	8004434 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	015a      	lsls	r2, r3, #5
 80042d2:	69bb      	ldr	r3, [r7, #24]
 80042d4:	4413      	add	r3, r2
 80042d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042da:	461a      	mov	r2, r3
 80042dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042e0:	6093      	str	r3, [r2, #8]
 80042e2:	e0a7      	b.n	8004434 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	f003 0320 	and.w	r3, r3, #32
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d009      	beq.n	8004302 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	015a      	lsls	r2, r3, #5
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	4413      	add	r3, r2
 80042f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042fa:	461a      	mov	r2, r3
 80042fc:	2320      	movs	r3, #32
 80042fe:	6093      	str	r3, [r2, #8]
 8004300:	e098      	b.n	8004434 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004308:	2b00      	cmp	r3, #0
 800430a:	f040 8093 	bne.w	8004434 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	4a4b      	ldr	r2, [pc, #300]	@ (8004440 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d90f      	bls.n	8004336 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800431c:	2b00      	cmp	r3, #0
 800431e:	d00a      	beq.n	8004336 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	015a      	lsls	r2, r3, #5
 8004324:	69bb      	ldr	r3, [r7, #24]
 8004326:	4413      	add	r3, r2
 8004328:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800432c:	461a      	mov	r2, r3
 800432e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004332:	6093      	str	r3, [r2, #8]
 8004334:	e07e      	b.n	8004434 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004336:	683a      	ldr	r2, [r7, #0]
 8004338:	4613      	mov	r3, r2
 800433a:	00db      	lsls	r3, r3, #3
 800433c:	4413      	add	r3, r2
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	4413      	add	r3, r2
 8004348:	3304      	adds	r3, #4
 800434a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6a1a      	ldr	r2, [r3, #32]
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	0159      	lsls	r1, r3, #5
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	440b      	add	r3, r1
 8004358:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004362:	1ad2      	subs	r2, r2, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d114      	bne.n	8004398 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d109      	bne.n	800438a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6818      	ldr	r0, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004380:	461a      	mov	r2, r3
 8004382:	2101      	movs	r1, #1
 8004384:	f003 f924 	bl	80075d0 <USB_EP0_OutStart>
 8004388:	e006      	b.n	8004398 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	68da      	ldr	r2, [r3, #12]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	695b      	ldr	r3, [r3, #20]
 8004392:	441a      	add	r2, r3
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	b2db      	uxtb	r3, r3
 800439c:	4619      	mov	r1, r3
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f008 fbc2 	bl	800cb28 <HAL_PCD_DataOutStageCallback>
 80043a4:	e046      	b.n	8004434 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	4a26      	ldr	r2, [pc, #152]	@ (8004444 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d124      	bne.n	80043f8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d00a      	beq.n	80043ce <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	015a      	lsls	r2, r3, #5
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	4413      	add	r3, r2
 80043c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043c4:	461a      	mov	r2, r3
 80043c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80043ca:	6093      	str	r3, [r2, #8]
 80043cc:	e032      	b.n	8004434 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	f003 0320 	and.w	r3, r3, #32
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d008      	beq.n	80043ea <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	015a      	lsls	r2, r3, #5
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	4413      	add	r3, r2
 80043e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043e4:	461a      	mov	r2, r3
 80043e6:	2320      	movs	r3, #32
 80043e8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	4619      	mov	r1, r3
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f008 fb99 	bl	800cb28 <HAL_PCD_DataOutStageCallback>
 80043f6:	e01d      	b.n	8004434 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d114      	bne.n	8004428 <PCD_EP_OutXfrComplete_int+0x1b0>
 80043fe:	6879      	ldr	r1, [r7, #4]
 8004400:	683a      	ldr	r2, [r7, #0]
 8004402:	4613      	mov	r3, r2
 8004404:	00db      	lsls	r3, r3, #3
 8004406:	4413      	add	r3, r2
 8004408:	009b      	lsls	r3, r3, #2
 800440a:	440b      	add	r3, r1
 800440c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d108      	bne.n	8004428 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6818      	ldr	r0, [r3, #0]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004420:	461a      	mov	r2, r3
 8004422:	2100      	movs	r1, #0
 8004424:	f003 f8d4 	bl	80075d0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	b2db      	uxtb	r3, r3
 800442c:	4619      	mov	r1, r3
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f008 fb7a 	bl	800cb28 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3720      	adds	r7, #32
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	4f54300a 	.word	0x4f54300a
 8004444:	4f54310a 	.word	0x4f54310a

08004448 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b086      	sub	sp, #24
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	333c      	adds	r3, #60	@ 0x3c
 8004460:	3304      	adds	r3, #4
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	015a      	lsls	r2, r3, #5
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	4413      	add	r3, r2
 800446e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	4a15      	ldr	r2, [pc, #84]	@ (80044d0 <PCD_EP_OutSetupPacket_int+0x88>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d90e      	bls.n	800449c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004484:	2b00      	cmp	r3, #0
 8004486:	d009      	beq.n	800449c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	015a      	lsls	r2, r3, #5
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	4413      	add	r3, r2
 8004490:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004494:	461a      	mov	r2, r3
 8004496:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800449a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f008 fb31 	bl	800cb04 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	4a0a      	ldr	r2, [pc, #40]	@ (80044d0 <PCD_EP_OutSetupPacket_int+0x88>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d90c      	bls.n	80044c4 <PCD_EP_OutSetupPacket_int+0x7c>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	799b      	ldrb	r3, [r3, #6]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d108      	bne.n	80044c4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6818      	ldr	r0, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80044bc:	461a      	mov	r2, r3
 80044be:	2101      	movs	r1, #1
 80044c0:	f003 f886 	bl	80075d0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3718      	adds	r7, #24
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	4f54300a 	.word	0x4f54300a

080044d4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b085      	sub	sp, #20
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	460b      	mov	r3, r1
 80044de:	70fb      	strb	r3, [r7, #3]
 80044e0:	4613      	mov	r3, r2
 80044e2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ea:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80044ec:	78fb      	ldrb	r3, [r7, #3]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d107      	bne.n	8004502 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80044f2:	883b      	ldrh	r3, [r7, #0]
 80044f4:	0419      	lsls	r1, r3, #16
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	68ba      	ldr	r2, [r7, #8]
 80044fc:	430a      	orrs	r2, r1
 80044fe:	629a      	str	r2, [r3, #40]	@ 0x28
 8004500:	e028      	b.n	8004554 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004508:	0c1b      	lsrs	r3, r3, #16
 800450a:	68ba      	ldr	r2, [r7, #8]
 800450c:	4413      	add	r3, r2
 800450e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004510:	2300      	movs	r3, #0
 8004512:	73fb      	strb	r3, [r7, #15]
 8004514:	e00d      	b.n	8004532 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	7bfb      	ldrb	r3, [r7, #15]
 800451c:	3340      	adds	r3, #64	@ 0x40
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	4413      	add	r3, r2
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	0c1b      	lsrs	r3, r3, #16
 8004526:	68ba      	ldr	r2, [r7, #8]
 8004528:	4413      	add	r3, r2
 800452a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800452c:	7bfb      	ldrb	r3, [r7, #15]
 800452e:	3301      	adds	r3, #1
 8004530:	73fb      	strb	r3, [r7, #15]
 8004532:	7bfa      	ldrb	r2, [r7, #15]
 8004534:	78fb      	ldrb	r3, [r7, #3]
 8004536:	3b01      	subs	r3, #1
 8004538:	429a      	cmp	r2, r3
 800453a:	d3ec      	bcc.n	8004516 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800453c:	883b      	ldrh	r3, [r7, #0]
 800453e:	0418      	lsls	r0, r3, #16
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6819      	ldr	r1, [r3, #0]
 8004544:	78fb      	ldrb	r3, [r7, #3]
 8004546:	3b01      	subs	r3, #1
 8004548:	68ba      	ldr	r2, [r7, #8]
 800454a:	4302      	orrs	r2, r0
 800454c:	3340      	adds	r3, #64	@ 0x40
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	440b      	add	r3, r1
 8004552:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3714      	adds	r7, #20
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr

08004562 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004562:	b480      	push	{r7}
 8004564:	b083      	sub	sp, #12
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
 800456a:	460b      	mov	r3, r1
 800456c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	887a      	ldrh	r2, [r7, #2]
 8004574:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004576:	2300      	movs	r3, #0
}
 8004578:	4618      	mov	r0, r3
 800457a:	370c      	adds	r7, #12
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	460b      	mov	r3, r1
 800458e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004590:	bf00      	nop
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr

0800459c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b086      	sub	sp, #24
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d101      	bne.n	80045ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e267      	b.n	8004a7e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0301 	and.w	r3, r3, #1
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d075      	beq.n	80046a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80045ba:	4b88      	ldr	r3, [pc, #544]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	f003 030c 	and.w	r3, r3, #12
 80045c2:	2b04      	cmp	r3, #4
 80045c4:	d00c      	beq.n	80045e0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045c6:	4b85      	ldr	r3, [pc, #532]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80045ce:	2b08      	cmp	r3, #8
 80045d0:	d112      	bne.n	80045f8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045d2:	4b82      	ldr	r3, [pc, #520]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045de:	d10b      	bne.n	80045f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045e0:	4b7e      	ldr	r3, [pc, #504]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d05b      	beq.n	80046a4 <HAL_RCC_OscConfig+0x108>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d157      	bne.n	80046a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e242      	b.n	8004a7e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004600:	d106      	bne.n	8004610 <HAL_RCC_OscConfig+0x74>
 8004602:	4b76      	ldr	r3, [pc, #472]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a75      	ldr	r2, [pc, #468]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 8004608:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800460c:	6013      	str	r3, [r2, #0]
 800460e:	e01d      	b.n	800464c <HAL_RCC_OscConfig+0xb0>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004618:	d10c      	bne.n	8004634 <HAL_RCC_OscConfig+0x98>
 800461a:	4b70      	ldr	r3, [pc, #448]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a6f      	ldr	r2, [pc, #444]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 8004620:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004624:	6013      	str	r3, [r2, #0]
 8004626:	4b6d      	ldr	r3, [pc, #436]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a6c      	ldr	r2, [pc, #432]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 800462c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004630:	6013      	str	r3, [r2, #0]
 8004632:	e00b      	b.n	800464c <HAL_RCC_OscConfig+0xb0>
 8004634:	4b69      	ldr	r3, [pc, #420]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a68      	ldr	r2, [pc, #416]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 800463a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800463e:	6013      	str	r3, [r2, #0]
 8004640:	4b66      	ldr	r3, [pc, #408]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a65      	ldr	r2, [pc, #404]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 8004646:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800464a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d013      	beq.n	800467c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004654:	f7fd fd22 	bl	800209c <HAL_GetTick>
 8004658:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800465a:	e008      	b.n	800466e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800465c:	f7fd fd1e 	bl	800209c <HAL_GetTick>
 8004660:	4602      	mov	r2, r0
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	2b64      	cmp	r3, #100	@ 0x64
 8004668:	d901      	bls.n	800466e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	e207      	b.n	8004a7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800466e:	4b5b      	ldr	r3, [pc, #364]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d0f0      	beq.n	800465c <HAL_RCC_OscConfig+0xc0>
 800467a:	e014      	b.n	80046a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800467c:	f7fd fd0e 	bl	800209c <HAL_GetTick>
 8004680:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004682:	e008      	b.n	8004696 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004684:	f7fd fd0a 	bl	800209c <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	2b64      	cmp	r3, #100	@ 0x64
 8004690:	d901      	bls.n	8004696 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	e1f3      	b.n	8004a7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004696:	4b51      	ldr	r3, [pc, #324]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d1f0      	bne.n	8004684 <HAL_RCC_OscConfig+0xe8>
 80046a2:	e000      	b.n	80046a6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d063      	beq.n	800477a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80046b2:	4b4a      	ldr	r3, [pc, #296]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f003 030c 	and.w	r3, r3, #12
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d00b      	beq.n	80046d6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046be:	4b47      	ldr	r3, [pc, #284]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80046c6:	2b08      	cmp	r3, #8
 80046c8:	d11c      	bne.n	8004704 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046ca:	4b44      	ldr	r3, [pc, #272]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d116      	bne.n	8004704 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046d6:	4b41      	ldr	r3, [pc, #260]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 0302 	and.w	r3, r3, #2
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d005      	beq.n	80046ee <HAL_RCC_OscConfig+0x152>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d001      	beq.n	80046ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e1c7      	b.n	8004a7e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046ee:	4b3b      	ldr	r3, [pc, #236]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	00db      	lsls	r3, r3, #3
 80046fc:	4937      	ldr	r1, [pc, #220]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 80046fe:	4313      	orrs	r3, r2
 8004700:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004702:	e03a      	b.n	800477a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d020      	beq.n	800474e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800470c:	4b34      	ldr	r3, [pc, #208]	@ (80047e0 <HAL_RCC_OscConfig+0x244>)
 800470e:	2201      	movs	r2, #1
 8004710:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004712:	f7fd fcc3 	bl	800209c <HAL_GetTick>
 8004716:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004718:	e008      	b.n	800472c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800471a:	f7fd fcbf 	bl	800209c <HAL_GetTick>
 800471e:	4602      	mov	r2, r0
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	1ad3      	subs	r3, r2, r3
 8004724:	2b02      	cmp	r3, #2
 8004726:	d901      	bls.n	800472c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e1a8      	b.n	8004a7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800472c:	4b2b      	ldr	r3, [pc, #172]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0302 	and.w	r3, r3, #2
 8004734:	2b00      	cmp	r3, #0
 8004736:	d0f0      	beq.n	800471a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004738:	4b28      	ldr	r3, [pc, #160]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	691b      	ldr	r3, [r3, #16]
 8004744:	00db      	lsls	r3, r3, #3
 8004746:	4925      	ldr	r1, [pc, #148]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 8004748:	4313      	orrs	r3, r2
 800474a:	600b      	str	r3, [r1, #0]
 800474c:	e015      	b.n	800477a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800474e:	4b24      	ldr	r3, [pc, #144]	@ (80047e0 <HAL_RCC_OscConfig+0x244>)
 8004750:	2200      	movs	r2, #0
 8004752:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004754:	f7fd fca2 	bl	800209c <HAL_GetTick>
 8004758:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800475a:	e008      	b.n	800476e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800475c:	f7fd fc9e 	bl	800209c <HAL_GetTick>
 8004760:	4602      	mov	r2, r0
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	2b02      	cmp	r3, #2
 8004768:	d901      	bls.n	800476e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	e187      	b.n	8004a7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800476e:	4b1b      	ldr	r3, [pc, #108]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0302 	and.w	r3, r3, #2
 8004776:	2b00      	cmp	r3, #0
 8004778:	d1f0      	bne.n	800475c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 0308 	and.w	r3, r3, #8
 8004782:	2b00      	cmp	r3, #0
 8004784:	d036      	beq.n	80047f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d016      	beq.n	80047bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800478e:	4b15      	ldr	r3, [pc, #84]	@ (80047e4 <HAL_RCC_OscConfig+0x248>)
 8004790:	2201      	movs	r2, #1
 8004792:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004794:	f7fd fc82 	bl	800209c <HAL_GetTick>
 8004798:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800479a:	e008      	b.n	80047ae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800479c:	f7fd fc7e 	bl	800209c <HAL_GetTick>
 80047a0:	4602      	mov	r2, r0
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	d901      	bls.n	80047ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	e167      	b.n	8004a7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ae:	4b0b      	ldr	r3, [pc, #44]	@ (80047dc <HAL_RCC_OscConfig+0x240>)
 80047b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047b2:	f003 0302 	and.w	r3, r3, #2
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d0f0      	beq.n	800479c <HAL_RCC_OscConfig+0x200>
 80047ba:	e01b      	b.n	80047f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047bc:	4b09      	ldr	r3, [pc, #36]	@ (80047e4 <HAL_RCC_OscConfig+0x248>)
 80047be:	2200      	movs	r2, #0
 80047c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047c2:	f7fd fc6b 	bl	800209c <HAL_GetTick>
 80047c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047c8:	e00e      	b.n	80047e8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047ca:	f7fd fc67 	bl	800209c <HAL_GetTick>
 80047ce:	4602      	mov	r2, r0
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d907      	bls.n	80047e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	e150      	b.n	8004a7e <HAL_RCC_OscConfig+0x4e2>
 80047dc:	40023800 	.word	0x40023800
 80047e0:	42470000 	.word	0x42470000
 80047e4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047e8:	4b88      	ldr	r3, [pc, #544]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 80047ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047ec:	f003 0302 	and.w	r3, r3, #2
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d1ea      	bne.n	80047ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0304 	and.w	r3, r3, #4
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	f000 8097 	beq.w	8004930 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004802:	2300      	movs	r3, #0
 8004804:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004806:	4b81      	ldr	r3, [pc, #516]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 8004808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800480a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800480e:	2b00      	cmp	r3, #0
 8004810:	d10f      	bne.n	8004832 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004812:	2300      	movs	r3, #0
 8004814:	60bb      	str	r3, [r7, #8]
 8004816:	4b7d      	ldr	r3, [pc, #500]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 8004818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800481a:	4a7c      	ldr	r2, [pc, #496]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 800481c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004820:	6413      	str	r3, [r2, #64]	@ 0x40
 8004822:	4b7a      	ldr	r3, [pc, #488]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 8004824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004826:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800482a:	60bb      	str	r3, [r7, #8]
 800482c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800482e:	2301      	movs	r3, #1
 8004830:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004832:	4b77      	ldr	r3, [pc, #476]	@ (8004a10 <HAL_RCC_OscConfig+0x474>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800483a:	2b00      	cmp	r3, #0
 800483c:	d118      	bne.n	8004870 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800483e:	4b74      	ldr	r3, [pc, #464]	@ (8004a10 <HAL_RCC_OscConfig+0x474>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a73      	ldr	r2, [pc, #460]	@ (8004a10 <HAL_RCC_OscConfig+0x474>)
 8004844:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004848:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800484a:	f7fd fc27 	bl	800209c <HAL_GetTick>
 800484e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004850:	e008      	b.n	8004864 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004852:	f7fd fc23 	bl	800209c <HAL_GetTick>
 8004856:	4602      	mov	r2, r0
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	1ad3      	subs	r3, r2, r3
 800485c:	2b02      	cmp	r3, #2
 800485e:	d901      	bls.n	8004864 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004860:	2303      	movs	r3, #3
 8004862:	e10c      	b.n	8004a7e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004864:	4b6a      	ldr	r3, [pc, #424]	@ (8004a10 <HAL_RCC_OscConfig+0x474>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800486c:	2b00      	cmp	r3, #0
 800486e:	d0f0      	beq.n	8004852 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	2b01      	cmp	r3, #1
 8004876:	d106      	bne.n	8004886 <HAL_RCC_OscConfig+0x2ea>
 8004878:	4b64      	ldr	r3, [pc, #400]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 800487a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800487c:	4a63      	ldr	r2, [pc, #396]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 800487e:	f043 0301 	orr.w	r3, r3, #1
 8004882:	6713      	str	r3, [r2, #112]	@ 0x70
 8004884:	e01c      	b.n	80048c0 <HAL_RCC_OscConfig+0x324>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	2b05      	cmp	r3, #5
 800488c:	d10c      	bne.n	80048a8 <HAL_RCC_OscConfig+0x30c>
 800488e:	4b5f      	ldr	r3, [pc, #380]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 8004890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004892:	4a5e      	ldr	r2, [pc, #376]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 8004894:	f043 0304 	orr.w	r3, r3, #4
 8004898:	6713      	str	r3, [r2, #112]	@ 0x70
 800489a:	4b5c      	ldr	r3, [pc, #368]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 800489c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800489e:	4a5b      	ldr	r2, [pc, #364]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 80048a0:	f043 0301 	orr.w	r3, r3, #1
 80048a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80048a6:	e00b      	b.n	80048c0 <HAL_RCC_OscConfig+0x324>
 80048a8:	4b58      	ldr	r3, [pc, #352]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 80048aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048ac:	4a57      	ldr	r2, [pc, #348]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 80048ae:	f023 0301 	bic.w	r3, r3, #1
 80048b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80048b4:	4b55      	ldr	r3, [pc, #340]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 80048b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048b8:	4a54      	ldr	r2, [pc, #336]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 80048ba:	f023 0304 	bic.w	r3, r3, #4
 80048be:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d015      	beq.n	80048f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048c8:	f7fd fbe8 	bl	800209c <HAL_GetTick>
 80048cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048ce:	e00a      	b.n	80048e6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048d0:	f7fd fbe4 	bl	800209c <HAL_GetTick>
 80048d4:	4602      	mov	r2, r0
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048de:	4293      	cmp	r3, r2
 80048e0:	d901      	bls.n	80048e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e0cb      	b.n	8004a7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048e6:	4b49      	ldr	r3, [pc, #292]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 80048e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048ea:	f003 0302 	and.w	r3, r3, #2
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d0ee      	beq.n	80048d0 <HAL_RCC_OscConfig+0x334>
 80048f2:	e014      	b.n	800491e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048f4:	f7fd fbd2 	bl	800209c <HAL_GetTick>
 80048f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048fa:	e00a      	b.n	8004912 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048fc:	f7fd fbce 	bl	800209c <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	f241 3288 	movw	r2, #5000	@ 0x1388
 800490a:	4293      	cmp	r3, r2
 800490c:	d901      	bls.n	8004912 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800490e:	2303      	movs	r3, #3
 8004910:	e0b5      	b.n	8004a7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004912:	4b3e      	ldr	r3, [pc, #248]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 8004914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b00      	cmp	r3, #0
 800491c:	d1ee      	bne.n	80048fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800491e:	7dfb      	ldrb	r3, [r7, #23]
 8004920:	2b01      	cmp	r3, #1
 8004922:	d105      	bne.n	8004930 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004924:	4b39      	ldr	r3, [pc, #228]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 8004926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004928:	4a38      	ldr	r2, [pc, #224]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 800492a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800492e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	699b      	ldr	r3, [r3, #24]
 8004934:	2b00      	cmp	r3, #0
 8004936:	f000 80a1 	beq.w	8004a7c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800493a:	4b34      	ldr	r3, [pc, #208]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	f003 030c 	and.w	r3, r3, #12
 8004942:	2b08      	cmp	r3, #8
 8004944:	d05c      	beq.n	8004a00 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	699b      	ldr	r3, [r3, #24]
 800494a:	2b02      	cmp	r3, #2
 800494c:	d141      	bne.n	80049d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800494e:	4b31      	ldr	r3, [pc, #196]	@ (8004a14 <HAL_RCC_OscConfig+0x478>)
 8004950:	2200      	movs	r2, #0
 8004952:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004954:	f7fd fba2 	bl	800209c <HAL_GetTick>
 8004958:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800495a:	e008      	b.n	800496e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800495c:	f7fd fb9e 	bl	800209c <HAL_GetTick>
 8004960:	4602      	mov	r2, r0
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	2b02      	cmp	r3, #2
 8004968:	d901      	bls.n	800496e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800496a:	2303      	movs	r3, #3
 800496c:	e087      	b.n	8004a7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800496e:	4b27      	ldr	r3, [pc, #156]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004976:	2b00      	cmp	r3, #0
 8004978:	d1f0      	bne.n	800495c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	69da      	ldr	r2, [r3, #28]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6a1b      	ldr	r3, [r3, #32]
 8004982:	431a      	orrs	r2, r3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004988:	019b      	lsls	r3, r3, #6
 800498a:	431a      	orrs	r2, r3
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004990:	085b      	lsrs	r3, r3, #1
 8004992:	3b01      	subs	r3, #1
 8004994:	041b      	lsls	r3, r3, #16
 8004996:	431a      	orrs	r2, r3
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800499c:	061b      	lsls	r3, r3, #24
 800499e:	491b      	ldr	r1, [pc, #108]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004a14 <HAL_RCC_OscConfig+0x478>)
 80049a6:	2201      	movs	r2, #1
 80049a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049aa:	f7fd fb77 	bl	800209c <HAL_GetTick>
 80049ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049b0:	e008      	b.n	80049c4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049b2:	f7fd fb73 	bl	800209c <HAL_GetTick>
 80049b6:	4602      	mov	r2, r0
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d901      	bls.n	80049c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e05c      	b.n	8004a7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049c4:	4b11      	ldr	r3, [pc, #68]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d0f0      	beq.n	80049b2 <HAL_RCC_OscConfig+0x416>
 80049d0:	e054      	b.n	8004a7c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049d2:	4b10      	ldr	r3, [pc, #64]	@ (8004a14 <HAL_RCC_OscConfig+0x478>)
 80049d4:	2200      	movs	r2, #0
 80049d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049d8:	f7fd fb60 	bl	800209c <HAL_GetTick>
 80049dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049de:	e008      	b.n	80049f2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049e0:	f7fd fb5c 	bl	800209c <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d901      	bls.n	80049f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e045      	b.n	8004a7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049f2:	4b06      	ldr	r3, [pc, #24]	@ (8004a0c <HAL_RCC_OscConfig+0x470>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1f0      	bne.n	80049e0 <HAL_RCC_OscConfig+0x444>
 80049fe:	e03d      	b.n	8004a7c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	699b      	ldr	r3, [r3, #24]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d107      	bne.n	8004a18 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e038      	b.n	8004a7e <HAL_RCC_OscConfig+0x4e2>
 8004a0c:	40023800 	.word	0x40023800
 8004a10:	40007000 	.word	0x40007000
 8004a14:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004a18:	4b1b      	ldr	r3, [pc, #108]	@ (8004a88 <HAL_RCC_OscConfig+0x4ec>)
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	699b      	ldr	r3, [r3, #24]
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d028      	beq.n	8004a78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d121      	bne.n	8004a78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d11a      	bne.n	8004a78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a42:	68fa      	ldr	r2, [r7, #12]
 8004a44:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004a48:	4013      	ands	r3, r2
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004a4e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d111      	bne.n	8004a78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a5e:	085b      	lsrs	r3, r3, #1
 8004a60:	3b01      	subs	r3, #1
 8004a62:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d107      	bne.n	8004a78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a72:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d001      	beq.n	8004a7c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e000      	b.n	8004a7e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3718      	adds	r7, #24
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	40023800 	.word	0x40023800

08004a8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d101      	bne.n	8004aa0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e0cc      	b.n	8004c3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004aa0:	4b68      	ldr	r3, [pc, #416]	@ (8004c44 <HAL_RCC_ClockConfig+0x1b8>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0307 	and.w	r3, r3, #7
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d90c      	bls.n	8004ac8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aae:	4b65      	ldr	r3, [pc, #404]	@ (8004c44 <HAL_RCC_ClockConfig+0x1b8>)
 8004ab0:	683a      	ldr	r2, [r7, #0]
 8004ab2:	b2d2      	uxtb	r2, r2
 8004ab4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ab6:	4b63      	ldr	r3, [pc, #396]	@ (8004c44 <HAL_RCC_ClockConfig+0x1b8>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0307 	and.w	r3, r3, #7
 8004abe:	683a      	ldr	r2, [r7, #0]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d001      	beq.n	8004ac8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e0b8      	b.n	8004c3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0302 	and.w	r3, r3, #2
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d020      	beq.n	8004b16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0304 	and.w	r3, r3, #4
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d005      	beq.n	8004aec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ae0:	4b59      	ldr	r3, [pc, #356]	@ (8004c48 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	4a58      	ldr	r2, [pc, #352]	@ (8004c48 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004aea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 0308 	and.w	r3, r3, #8
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d005      	beq.n	8004b04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004af8:	4b53      	ldr	r3, [pc, #332]	@ (8004c48 <HAL_RCC_ClockConfig+0x1bc>)
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	4a52      	ldr	r2, [pc, #328]	@ (8004c48 <HAL_RCC_ClockConfig+0x1bc>)
 8004afe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004b02:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b04:	4b50      	ldr	r3, [pc, #320]	@ (8004c48 <HAL_RCC_ClockConfig+0x1bc>)
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	494d      	ldr	r1, [pc, #308]	@ (8004c48 <HAL_RCC_ClockConfig+0x1bc>)
 8004b12:	4313      	orrs	r3, r2
 8004b14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0301 	and.w	r3, r3, #1
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d044      	beq.n	8004bac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d107      	bne.n	8004b3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b2a:	4b47      	ldr	r3, [pc, #284]	@ (8004c48 <HAL_RCC_ClockConfig+0x1bc>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d119      	bne.n	8004b6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e07f      	b.n	8004c3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d003      	beq.n	8004b4a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b46:	2b03      	cmp	r3, #3
 8004b48:	d107      	bne.n	8004b5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b4a:	4b3f      	ldr	r3, [pc, #252]	@ (8004c48 <HAL_RCC_ClockConfig+0x1bc>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d109      	bne.n	8004b6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e06f      	b.n	8004c3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b5a:	4b3b      	ldr	r3, [pc, #236]	@ (8004c48 <HAL_RCC_ClockConfig+0x1bc>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 0302 	and.w	r3, r3, #2
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d101      	bne.n	8004b6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e067      	b.n	8004c3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b6a:	4b37      	ldr	r3, [pc, #220]	@ (8004c48 <HAL_RCC_ClockConfig+0x1bc>)
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	f023 0203 	bic.w	r2, r3, #3
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	4934      	ldr	r1, [pc, #208]	@ (8004c48 <HAL_RCC_ClockConfig+0x1bc>)
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b7c:	f7fd fa8e 	bl	800209c <HAL_GetTick>
 8004b80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b82:	e00a      	b.n	8004b9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b84:	f7fd fa8a 	bl	800209c <HAL_GetTick>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d901      	bls.n	8004b9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	e04f      	b.n	8004c3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b9a:	4b2b      	ldr	r3, [pc, #172]	@ (8004c48 <HAL_RCC_ClockConfig+0x1bc>)
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	f003 020c 	and.w	r2, r3, #12
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d1eb      	bne.n	8004b84 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bac:	4b25      	ldr	r3, [pc, #148]	@ (8004c44 <HAL_RCC_ClockConfig+0x1b8>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 0307 	and.w	r3, r3, #7
 8004bb4:	683a      	ldr	r2, [r7, #0]
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d20c      	bcs.n	8004bd4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bba:	4b22      	ldr	r3, [pc, #136]	@ (8004c44 <HAL_RCC_ClockConfig+0x1b8>)
 8004bbc:	683a      	ldr	r2, [r7, #0]
 8004bbe:	b2d2      	uxtb	r2, r2
 8004bc0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bc2:	4b20      	ldr	r3, [pc, #128]	@ (8004c44 <HAL_RCC_ClockConfig+0x1b8>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0307 	and.w	r3, r3, #7
 8004bca:	683a      	ldr	r2, [r7, #0]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d001      	beq.n	8004bd4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e032      	b.n	8004c3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 0304 	and.w	r3, r3, #4
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d008      	beq.n	8004bf2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004be0:	4b19      	ldr	r3, [pc, #100]	@ (8004c48 <HAL_RCC_ClockConfig+0x1bc>)
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	4916      	ldr	r1, [pc, #88]	@ (8004c48 <HAL_RCC_ClockConfig+0x1bc>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 0308 	and.w	r3, r3, #8
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d009      	beq.n	8004c12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004bfe:	4b12      	ldr	r3, [pc, #72]	@ (8004c48 <HAL_RCC_ClockConfig+0x1bc>)
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	00db      	lsls	r3, r3, #3
 8004c0c:	490e      	ldr	r1, [pc, #56]	@ (8004c48 <HAL_RCC_ClockConfig+0x1bc>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c12:	f000 f821 	bl	8004c58 <HAL_RCC_GetSysClockFreq>
 8004c16:	4602      	mov	r2, r0
 8004c18:	4b0b      	ldr	r3, [pc, #44]	@ (8004c48 <HAL_RCC_ClockConfig+0x1bc>)
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	091b      	lsrs	r3, r3, #4
 8004c1e:	f003 030f 	and.w	r3, r3, #15
 8004c22:	490a      	ldr	r1, [pc, #40]	@ (8004c4c <HAL_RCC_ClockConfig+0x1c0>)
 8004c24:	5ccb      	ldrb	r3, [r1, r3]
 8004c26:	fa22 f303 	lsr.w	r3, r2, r3
 8004c2a:	4a09      	ldr	r2, [pc, #36]	@ (8004c50 <HAL_RCC_ClockConfig+0x1c4>)
 8004c2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004c2e:	4b09      	ldr	r3, [pc, #36]	@ (8004c54 <HAL_RCC_ClockConfig+0x1c8>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4618      	mov	r0, r3
 8004c34:	f7fd f90a 	bl	8001e4c <HAL_InitTick>

  return HAL_OK;
 8004c38:	2300      	movs	r3, #0
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	3710      	adds	r7, #16
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	bf00      	nop
 8004c44:	40023c00 	.word	0x40023c00
 8004c48:	40023800 	.word	0x40023800
 8004c4c:	0800d360 	.word	0x0800d360
 8004c50:	20000000 	.word	0x20000000
 8004c54:	20000004 	.word	0x20000004

08004c58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c5c:	b094      	sub	sp, #80	@ 0x50
 8004c5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004c60:	2300      	movs	r3, #0
 8004c62:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004c64:	2300      	movs	r3, #0
 8004c66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c70:	4b79      	ldr	r3, [pc, #484]	@ (8004e58 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	f003 030c 	and.w	r3, r3, #12
 8004c78:	2b08      	cmp	r3, #8
 8004c7a:	d00d      	beq.n	8004c98 <HAL_RCC_GetSysClockFreq+0x40>
 8004c7c:	2b08      	cmp	r3, #8
 8004c7e:	f200 80e1 	bhi.w	8004e44 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d002      	beq.n	8004c8c <HAL_RCC_GetSysClockFreq+0x34>
 8004c86:	2b04      	cmp	r3, #4
 8004c88:	d003      	beq.n	8004c92 <HAL_RCC_GetSysClockFreq+0x3a>
 8004c8a:	e0db      	b.n	8004e44 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c8c:	4b73      	ldr	r3, [pc, #460]	@ (8004e5c <HAL_RCC_GetSysClockFreq+0x204>)
 8004c8e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c90:	e0db      	b.n	8004e4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c92:	4b73      	ldr	r3, [pc, #460]	@ (8004e60 <HAL_RCC_GetSysClockFreq+0x208>)
 8004c94:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c96:	e0d8      	b.n	8004e4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c98:	4b6f      	ldr	r3, [pc, #444]	@ (8004e58 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ca0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ca2:	4b6d      	ldr	r3, [pc, #436]	@ (8004e58 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d063      	beq.n	8004d76 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cae:	4b6a      	ldr	r3, [pc, #424]	@ (8004e58 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	099b      	lsrs	r3, r3, #6
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004cb8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cc6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004cca:	4622      	mov	r2, r4
 8004ccc:	462b      	mov	r3, r5
 8004cce:	f04f 0000 	mov.w	r0, #0
 8004cd2:	f04f 0100 	mov.w	r1, #0
 8004cd6:	0159      	lsls	r1, r3, #5
 8004cd8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cdc:	0150      	lsls	r0, r2, #5
 8004cde:	4602      	mov	r2, r0
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	4621      	mov	r1, r4
 8004ce4:	1a51      	subs	r1, r2, r1
 8004ce6:	6139      	str	r1, [r7, #16]
 8004ce8:	4629      	mov	r1, r5
 8004cea:	eb63 0301 	sbc.w	r3, r3, r1
 8004cee:	617b      	str	r3, [r7, #20]
 8004cf0:	f04f 0200 	mov.w	r2, #0
 8004cf4:	f04f 0300 	mov.w	r3, #0
 8004cf8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004cfc:	4659      	mov	r1, fp
 8004cfe:	018b      	lsls	r3, r1, #6
 8004d00:	4651      	mov	r1, sl
 8004d02:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d06:	4651      	mov	r1, sl
 8004d08:	018a      	lsls	r2, r1, #6
 8004d0a:	4651      	mov	r1, sl
 8004d0c:	ebb2 0801 	subs.w	r8, r2, r1
 8004d10:	4659      	mov	r1, fp
 8004d12:	eb63 0901 	sbc.w	r9, r3, r1
 8004d16:	f04f 0200 	mov.w	r2, #0
 8004d1a:	f04f 0300 	mov.w	r3, #0
 8004d1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d2a:	4690      	mov	r8, r2
 8004d2c:	4699      	mov	r9, r3
 8004d2e:	4623      	mov	r3, r4
 8004d30:	eb18 0303 	adds.w	r3, r8, r3
 8004d34:	60bb      	str	r3, [r7, #8]
 8004d36:	462b      	mov	r3, r5
 8004d38:	eb49 0303 	adc.w	r3, r9, r3
 8004d3c:	60fb      	str	r3, [r7, #12]
 8004d3e:	f04f 0200 	mov.w	r2, #0
 8004d42:	f04f 0300 	mov.w	r3, #0
 8004d46:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004d4a:	4629      	mov	r1, r5
 8004d4c:	024b      	lsls	r3, r1, #9
 8004d4e:	4621      	mov	r1, r4
 8004d50:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004d54:	4621      	mov	r1, r4
 8004d56:	024a      	lsls	r2, r1, #9
 8004d58:	4610      	mov	r0, r2
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d5e:	2200      	movs	r2, #0
 8004d60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d64:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d68:	f7fb feb0 	bl	8000acc <__aeabi_uldivmod>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	460b      	mov	r3, r1
 8004d70:	4613      	mov	r3, r2
 8004d72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d74:	e058      	b.n	8004e28 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d76:	4b38      	ldr	r3, [pc, #224]	@ (8004e58 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	099b      	lsrs	r3, r3, #6
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	4618      	mov	r0, r3
 8004d80:	4611      	mov	r1, r2
 8004d82:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004d86:	623b      	str	r3, [r7, #32]
 8004d88:	2300      	movs	r3, #0
 8004d8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d8c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004d90:	4642      	mov	r2, r8
 8004d92:	464b      	mov	r3, r9
 8004d94:	f04f 0000 	mov.w	r0, #0
 8004d98:	f04f 0100 	mov.w	r1, #0
 8004d9c:	0159      	lsls	r1, r3, #5
 8004d9e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004da2:	0150      	lsls	r0, r2, #5
 8004da4:	4602      	mov	r2, r0
 8004da6:	460b      	mov	r3, r1
 8004da8:	4641      	mov	r1, r8
 8004daa:	ebb2 0a01 	subs.w	sl, r2, r1
 8004dae:	4649      	mov	r1, r9
 8004db0:	eb63 0b01 	sbc.w	fp, r3, r1
 8004db4:	f04f 0200 	mov.w	r2, #0
 8004db8:	f04f 0300 	mov.w	r3, #0
 8004dbc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004dc0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004dc4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004dc8:	ebb2 040a 	subs.w	r4, r2, sl
 8004dcc:	eb63 050b 	sbc.w	r5, r3, fp
 8004dd0:	f04f 0200 	mov.w	r2, #0
 8004dd4:	f04f 0300 	mov.w	r3, #0
 8004dd8:	00eb      	lsls	r3, r5, #3
 8004dda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004dde:	00e2      	lsls	r2, r4, #3
 8004de0:	4614      	mov	r4, r2
 8004de2:	461d      	mov	r5, r3
 8004de4:	4643      	mov	r3, r8
 8004de6:	18e3      	adds	r3, r4, r3
 8004de8:	603b      	str	r3, [r7, #0]
 8004dea:	464b      	mov	r3, r9
 8004dec:	eb45 0303 	adc.w	r3, r5, r3
 8004df0:	607b      	str	r3, [r7, #4]
 8004df2:	f04f 0200 	mov.w	r2, #0
 8004df6:	f04f 0300 	mov.w	r3, #0
 8004dfa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004dfe:	4629      	mov	r1, r5
 8004e00:	028b      	lsls	r3, r1, #10
 8004e02:	4621      	mov	r1, r4
 8004e04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e08:	4621      	mov	r1, r4
 8004e0a:	028a      	lsls	r2, r1, #10
 8004e0c:	4610      	mov	r0, r2
 8004e0e:	4619      	mov	r1, r3
 8004e10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e12:	2200      	movs	r2, #0
 8004e14:	61bb      	str	r3, [r7, #24]
 8004e16:	61fa      	str	r2, [r7, #28]
 8004e18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e1c:	f7fb fe56 	bl	8000acc <__aeabi_uldivmod>
 8004e20:	4602      	mov	r2, r0
 8004e22:	460b      	mov	r3, r1
 8004e24:	4613      	mov	r3, r2
 8004e26:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004e28:	4b0b      	ldr	r3, [pc, #44]	@ (8004e58 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	0c1b      	lsrs	r3, r3, #16
 8004e2e:	f003 0303 	and.w	r3, r3, #3
 8004e32:	3301      	adds	r3, #1
 8004e34:	005b      	lsls	r3, r3, #1
 8004e36:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004e38:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e40:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e42:	e002      	b.n	8004e4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e44:	4b05      	ldr	r3, [pc, #20]	@ (8004e5c <HAL_RCC_GetSysClockFreq+0x204>)
 8004e46:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3750      	adds	r7, #80	@ 0x50
 8004e50:	46bd      	mov	sp, r7
 8004e52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e56:	bf00      	nop
 8004e58:	40023800 	.word	0x40023800
 8004e5c:	00f42400 	.word	0x00f42400
 8004e60:	007a1200 	.word	0x007a1200

08004e64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e64:	b480      	push	{r7}
 8004e66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e68:	4b03      	ldr	r3, [pc, #12]	@ (8004e78 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr
 8004e76:	bf00      	nop
 8004e78:	20000000 	.word	0x20000000

08004e7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e80:	f7ff fff0 	bl	8004e64 <HAL_RCC_GetHCLKFreq>
 8004e84:	4602      	mov	r2, r0
 8004e86:	4b05      	ldr	r3, [pc, #20]	@ (8004e9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	0a9b      	lsrs	r3, r3, #10
 8004e8c:	f003 0307 	and.w	r3, r3, #7
 8004e90:	4903      	ldr	r1, [pc, #12]	@ (8004ea0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e92:	5ccb      	ldrb	r3, [r1, r3]
 8004e94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	40023800 	.word	0x40023800
 8004ea0:	0800d370 	.word	0x0800d370

08004ea4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	220f      	movs	r2, #15
 8004eb2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004eb4:	4b12      	ldr	r3, [pc, #72]	@ (8004f00 <HAL_RCC_GetClockConfig+0x5c>)
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	f003 0203 	and.w	r2, r3, #3
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004ec0:	4b0f      	ldr	r3, [pc, #60]	@ (8004f00 <HAL_RCC_GetClockConfig+0x5c>)
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8004f00 <HAL_RCC_GetClockConfig+0x5c>)
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004ed8:	4b09      	ldr	r3, [pc, #36]	@ (8004f00 <HAL_RCC_GetClockConfig+0x5c>)
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	08db      	lsrs	r3, r3, #3
 8004ede:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004ee6:	4b07      	ldr	r3, [pc, #28]	@ (8004f04 <HAL_RCC_GetClockConfig+0x60>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0207 	and.w	r2, r3, #7
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	601a      	str	r2, [r3, #0]
}
 8004ef2:	bf00      	nop
 8004ef4:	370c      	adds	r7, #12
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	40023800 	.word	0x40023800
 8004f04:	40023c00 	.word	0x40023c00

08004f08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d101      	bne.n	8004f1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e041      	b.n	8004f9e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d106      	bne.n	8004f34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f7fc ff30 	bl	8001d94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2202      	movs	r2, #2
 8004f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	3304      	adds	r3, #4
 8004f44:	4619      	mov	r1, r3
 8004f46:	4610      	mov	r0, r2
 8004f48:	f000 fd2c 	bl	80059a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2201      	movs	r2, #1
 8004f68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3708      	adds	r7, #8
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
	...

08004fa8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b085      	sub	sp, #20
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d001      	beq.n	8004fc0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	e046      	b.n	800504e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2202      	movs	r2, #2
 8004fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a23      	ldr	r2, [pc, #140]	@ (800505c <HAL_TIM_Base_Start+0xb4>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d022      	beq.n	8005018 <HAL_TIM_Base_Start+0x70>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fda:	d01d      	beq.n	8005018 <HAL_TIM_Base_Start+0x70>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a1f      	ldr	r2, [pc, #124]	@ (8005060 <HAL_TIM_Base_Start+0xb8>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d018      	beq.n	8005018 <HAL_TIM_Base_Start+0x70>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a1e      	ldr	r2, [pc, #120]	@ (8005064 <HAL_TIM_Base_Start+0xbc>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d013      	beq.n	8005018 <HAL_TIM_Base_Start+0x70>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a1c      	ldr	r2, [pc, #112]	@ (8005068 <HAL_TIM_Base_Start+0xc0>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d00e      	beq.n	8005018 <HAL_TIM_Base_Start+0x70>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a1b      	ldr	r2, [pc, #108]	@ (800506c <HAL_TIM_Base_Start+0xc4>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d009      	beq.n	8005018 <HAL_TIM_Base_Start+0x70>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a19      	ldr	r2, [pc, #100]	@ (8005070 <HAL_TIM_Base_Start+0xc8>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d004      	beq.n	8005018 <HAL_TIM_Base_Start+0x70>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a18      	ldr	r2, [pc, #96]	@ (8005074 <HAL_TIM_Base_Start+0xcc>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d111      	bne.n	800503c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	f003 0307 	and.w	r3, r3, #7
 8005022:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2b06      	cmp	r3, #6
 8005028:	d010      	beq.n	800504c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f042 0201 	orr.w	r2, r2, #1
 8005038:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800503a:	e007      	b.n	800504c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f042 0201 	orr.w	r2, r2, #1
 800504a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800504c:	2300      	movs	r3, #0
}
 800504e:	4618      	mov	r0, r3
 8005050:	3714      	adds	r7, #20
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop
 800505c:	40010000 	.word	0x40010000
 8005060:	40000400 	.word	0x40000400
 8005064:	40000800 	.word	0x40000800
 8005068:	40000c00 	.word	0x40000c00
 800506c:	40010400 	.word	0x40010400
 8005070:	40014000 	.word	0x40014000
 8005074:	40001800 	.word	0x40001800

08005078 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005078:	b480      	push	{r7}
 800507a:	b085      	sub	sp, #20
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005086:	b2db      	uxtb	r3, r3
 8005088:	2b01      	cmp	r3, #1
 800508a:	d001      	beq.n	8005090 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	e04e      	b.n	800512e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2202      	movs	r2, #2
 8005094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68da      	ldr	r2, [r3, #12]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f042 0201 	orr.w	r2, r2, #1
 80050a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a23      	ldr	r2, [pc, #140]	@ (800513c <HAL_TIM_Base_Start_IT+0xc4>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d022      	beq.n	80050f8 <HAL_TIM_Base_Start_IT+0x80>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050ba:	d01d      	beq.n	80050f8 <HAL_TIM_Base_Start_IT+0x80>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a1f      	ldr	r2, [pc, #124]	@ (8005140 <HAL_TIM_Base_Start_IT+0xc8>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d018      	beq.n	80050f8 <HAL_TIM_Base_Start_IT+0x80>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a1e      	ldr	r2, [pc, #120]	@ (8005144 <HAL_TIM_Base_Start_IT+0xcc>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d013      	beq.n	80050f8 <HAL_TIM_Base_Start_IT+0x80>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a1c      	ldr	r2, [pc, #112]	@ (8005148 <HAL_TIM_Base_Start_IT+0xd0>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d00e      	beq.n	80050f8 <HAL_TIM_Base_Start_IT+0x80>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a1b      	ldr	r2, [pc, #108]	@ (800514c <HAL_TIM_Base_Start_IT+0xd4>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d009      	beq.n	80050f8 <HAL_TIM_Base_Start_IT+0x80>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a19      	ldr	r2, [pc, #100]	@ (8005150 <HAL_TIM_Base_Start_IT+0xd8>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d004      	beq.n	80050f8 <HAL_TIM_Base_Start_IT+0x80>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a18      	ldr	r2, [pc, #96]	@ (8005154 <HAL_TIM_Base_Start_IT+0xdc>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d111      	bne.n	800511c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f003 0307 	and.w	r3, r3, #7
 8005102:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2b06      	cmp	r3, #6
 8005108:	d010      	beq.n	800512c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f042 0201 	orr.w	r2, r2, #1
 8005118:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800511a:	e007      	b.n	800512c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f042 0201 	orr.w	r2, r2, #1
 800512a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800512c:	2300      	movs	r3, #0
}
 800512e:	4618      	mov	r0, r3
 8005130:	3714      	adds	r7, #20
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop
 800513c:	40010000 	.word	0x40010000
 8005140:	40000400 	.word	0x40000400
 8005144:	40000800 	.word	0x40000800
 8005148:	40000c00 	.word	0x40000c00
 800514c:	40010400 	.word	0x40010400
 8005150:	40014000 	.word	0x40014000
 8005154:	40001800 	.word	0x40001800

08005158 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b082      	sub	sp, #8
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d101      	bne.n	800516a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e041      	b.n	80051ee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005170:	b2db      	uxtb	r3, r3
 8005172:	2b00      	cmp	r3, #0
 8005174:	d106      	bne.n	8005184 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f7fc fd4a 	bl	8001c18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2202      	movs	r2, #2
 8005188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681a      	ldr	r2, [r3, #0]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	3304      	adds	r3, #4
 8005194:	4619      	mov	r1, r3
 8005196:	4610      	mov	r0, r2
 8005198:	f000 fc04 	bl	80059a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051ec:	2300      	movs	r3, #0
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3708      	adds	r7, #8
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}
	...

080051f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d109      	bne.n	800521c <HAL_TIM_PWM_Start+0x24>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800520e:	b2db      	uxtb	r3, r3
 8005210:	2b01      	cmp	r3, #1
 8005212:	bf14      	ite	ne
 8005214:	2301      	movne	r3, #1
 8005216:	2300      	moveq	r3, #0
 8005218:	b2db      	uxtb	r3, r3
 800521a:	e022      	b.n	8005262 <HAL_TIM_PWM_Start+0x6a>
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	2b04      	cmp	r3, #4
 8005220:	d109      	bne.n	8005236 <HAL_TIM_PWM_Start+0x3e>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005228:	b2db      	uxtb	r3, r3
 800522a:	2b01      	cmp	r3, #1
 800522c:	bf14      	ite	ne
 800522e:	2301      	movne	r3, #1
 8005230:	2300      	moveq	r3, #0
 8005232:	b2db      	uxtb	r3, r3
 8005234:	e015      	b.n	8005262 <HAL_TIM_PWM_Start+0x6a>
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	2b08      	cmp	r3, #8
 800523a:	d109      	bne.n	8005250 <HAL_TIM_PWM_Start+0x58>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005242:	b2db      	uxtb	r3, r3
 8005244:	2b01      	cmp	r3, #1
 8005246:	bf14      	ite	ne
 8005248:	2301      	movne	r3, #1
 800524a:	2300      	moveq	r3, #0
 800524c:	b2db      	uxtb	r3, r3
 800524e:	e008      	b.n	8005262 <HAL_TIM_PWM_Start+0x6a>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005256:	b2db      	uxtb	r3, r3
 8005258:	2b01      	cmp	r3, #1
 800525a:	bf14      	ite	ne
 800525c:	2301      	movne	r3, #1
 800525e:	2300      	moveq	r3, #0
 8005260:	b2db      	uxtb	r3, r3
 8005262:	2b00      	cmp	r3, #0
 8005264:	d001      	beq.n	800526a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e07c      	b.n	8005364 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d104      	bne.n	800527a <HAL_TIM_PWM_Start+0x82>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2202      	movs	r2, #2
 8005274:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005278:	e013      	b.n	80052a2 <HAL_TIM_PWM_Start+0xaa>
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	2b04      	cmp	r3, #4
 800527e:	d104      	bne.n	800528a <HAL_TIM_PWM_Start+0x92>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2202      	movs	r2, #2
 8005284:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005288:	e00b      	b.n	80052a2 <HAL_TIM_PWM_Start+0xaa>
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	2b08      	cmp	r3, #8
 800528e:	d104      	bne.n	800529a <HAL_TIM_PWM_Start+0xa2>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2202      	movs	r2, #2
 8005294:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005298:	e003      	b.n	80052a2 <HAL_TIM_PWM_Start+0xaa>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2202      	movs	r2, #2
 800529e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	2201      	movs	r2, #1
 80052a8:	6839      	ldr	r1, [r7, #0]
 80052aa:	4618      	mov	r0, r3
 80052ac:	f000 fdd0 	bl	8005e50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a2d      	ldr	r2, [pc, #180]	@ (800536c <HAL_TIM_PWM_Start+0x174>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d004      	beq.n	80052c4 <HAL_TIM_PWM_Start+0xcc>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a2c      	ldr	r2, [pc, #176]	@ (8005370 <HAL_TIM_PWM_Start+0x178>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d101      	bne.n	80052c8 <HAL_TIM_PWM_Start+0xd0>
 80052c4:	2301      	movs	r3, #1
 80052c6:	e000      	b.n	80052ca <HAL_TIM_PWM_Start+0xd2>
 80052c8:	2300      	movs	r3, #0
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d007      	beq.n	80052de <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80052dc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a22      	ldr	r2, [pc, #136]	@ (800536c <HAL_TIM_PWM_Start+0x174>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d022      	beq.n	800532e <HAL_TIM_PWM_Start+0x136>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052f0:	d01d      	beq.n	800532e <HAL_TIM_PWM_Start+0x136>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a1f      	ldr	r2, [pc, #124]	@ (8005374 <HAL_TIM_PWM_Start+0x17c>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d018      	beq.n	800532e <HAL_TIM_PWM_Start+0x136>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a1d      	ldr	r2, [pc, #116]	@ (8005378 <HAL_TIM_PWM_Start+0x180>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d013      	beq.n	800532e <HAL_TIM_PWM_Start+0x136>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a1c      	ldr	r2, [pc, #112]	@ (800537c <HAL_TIM_PWM_Start+0x184>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d00e      	beq.n	800532e <HAL_TIM_PWM_Start+0x136>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a16      	ldr	r2, [pc, #88]	@ (8005370 <HAL_TIM_PWM_Start+0x178>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d009      	beq.n	800532e <HAL_TIM_PWM_Start+0x136>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a18      	ldr	r2, [pc, #96]	@ (8005380 <HAL_TIM_PWM_Start+0x188>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d004      	beq.n	800532e <HAL_TIM_PWM_Start+0x136>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a16      	ldr	r2, [pc, #88]	@ (8005384 <HAL_TIM_PWM_Start+0x18c>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d111      	bne.n	8005352 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	f003 0307 	and.w	r3, r3, #7
 8005338:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2b06      	cmp	r3, #6
 800533e:	d010      	beq.n	8005362 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f042 0201 	orr.w	r2, r2, #1
 800534e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005350:	e007      	b.n	8005362 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f042 0201 	orr.w	r2, r2, #1
 8005360:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005362:	2300      	movs	r3, #0
}
 8005364:	4618      	mov	r0, r3
 8005366:	3710      	adds	r7, #16
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	40010000 	.word	0x40010000
 8005370:	40010400 	.word	0x40010400
 8005374:	40000400 	.word	0x40000400
 8005378:	40000800 	.word	0x40000800
 800537c:	40000c00 	.word	0x40000c00
 8005380:	40014000 	.word	0x40014000
 8005384:	40001800 	.word	0x40001800

08005388 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b086      	sub	sp, #24
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d101      	bne.n	800539c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	e097      	b.n	80054cc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d106      	bne.n	80053b6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2200      	movs	r2, #0
 80053ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f7fc fc53 	bl	8001c5c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2202      	movs	r2, #2
 80053ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	687a      	ldr	r2, [r7, #4]
 80053c6:	6812      	ldr	r2, [r2, #0]
 80053c8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80053cc:	f023 0307 	bic.w	r3, r3, #7
 80053d0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	3304      	adds	r3, #4
 80053da:	4619      	mov	r1, r3
 80053dc:	4610      	mov	r0, r2
 80053de:	f000 fae1 	bl	80059a4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	699b      	ldr	r3, [r3, #24]
 80053f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	6a1b      	ldr	r3, [r3, #32]
 80053f8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	697a      	ldr	r2, [r7, #20]
 8005400:	4313      	orrs	r3, r2
 8005402:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800540a:	f023 0303 	bic.w	r3, r3, #3
 800540e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	689a      	ldr	r2, [r3, #8]
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	699b      	ldr	r3, [r3, #24]
 8005418:	021b      	lsls	r3, r3, #8
 800541a:	4313      	orrs	r3, r2
 800541c:	693a      	ldr	r2, [r7, #16]
 800541e:	4313      	orrs	r3, r2
 8005420:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005428:	f023 030c 	bic.w	r3, r3, #12
 800542c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005434:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005438:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	68da      	ldr	r2, [r3, #12]
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	69db      	ldr	r3, [r3, #28]
 8005442:	021b      	lsls	r3, r3, #8
 8005444:	4313      	orrs	r3, r2
 8005446:	693a      	ldr	r2, [r7, #16]
 8005448:	4313      	orrs	r3, r2
 800544a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	011a      	lsls	r2, r3, #4
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	6a1b      	ldr	r3, [r3, #32]
 8005456:	031b      	lsls	r3, r3, #12
 8005458:	4313      	orrs	r3, r2
 800545a:	693a      	ldr	r2, [r7, #16]
 800545c:	4313      	orrs	r3, r2
 800545e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005466:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800546e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	685a      	ldr	r2, [r3, #4]
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	695b      	ldr	r3, [r3, #20]
 8005478:	011b      	lsls	r3, r3, #4
 800547a:	4313      	orrs	r3, r2
 800547c:	68fa      	ldr	r2, [r7, #12]
 800547e:	4313      	orrs	r3, r2
 8005480:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	697a      	ldr	r2, [r7, #20]
 8005488:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	693a      	ldr	r2, [r7, #16]
 8005490:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	68fa      	ldr	r2, [r7, #12]
 8005498:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2201      	movs	r2, #1
 800549e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2201      	movs	r2, #1
 80054a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2201      	movs	r2, #1
 80054ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2201      	movs	r2, #1
 80054b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2201      	movs	r2, #1
 80054be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2201      	movs	r2, #1
 80054c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3718      	adds	r7, #24
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b084      	sub	sp, #16
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80054e4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80054ec:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80054f4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80054fc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d110      	bne.n	8005526 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005504:	7bfb      	ldrb	r3, [r7, #15]
 8005506:	2b01      	cmp	r3, #1
 8005508:	d102      	bne.n	8005510 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800550a:	7b7b      	ldrb	r3, [r7, #13]
 800550c:	2b01      	cmp	r3, #1
 800550e:	d001      	beq.n	8005514 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	e069      	b.n	80055e8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2202      	movs	r2, #2
 8005518:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2202      	movs	r2, #2
 8005520:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005524:	e031      	b.n	800558a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	2b04      	cmp	r3, #4
 800552a:	d110      	bne.n	800554e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800552c:	7bbb      	ldrb	r3, [r7, #14]
 800552e:	2b01      	cmp	r3, #1
 8005530:	d102      	bne.n	8005538 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005532:	7b3b      	ldrb	r3, [r7, #12]
 8005534:	2b01      	cmp	r3, #1
 8005536:	d001      	beq.n	800553c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e055      	b.n	80055e8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2202      	movs	r2, #2
 8005540:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2202      	movs	r2, #2
 8005548:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800554c:	e01d      	b.n	800558a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800554e:	7bfb      	ldrb	r3, [r7, #15]
 8005550:	2b01      	cmp	r3, #1
 8005552:	d108      	bne.n	8005566 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005554:	7bbb      	ldrb	r3, [r7, #14]
 8005556:	2b01      	cmp	r3, #1
 8005558:	d105      	bne.n	8005566 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800555a:	7b7b      	ldrb	r3, [r7, #13]
 800555c:	2b01      	cmp	r3, #1
 800555e:	d102      	bne.n	8005566 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005560:	7b3b      	ldrb	r3, [r7, #12]
 8005562:	2b01      	cmp	r3, #1
 8005564:	d001      	beq.n	800556a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e03e      	b.n	80055e8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2202      	movs	r2, #2
 800556e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2202      	movs	r2, #2
 8005576:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2202      	movs	r2, #2
 800557e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2202      	movs	r2, #2
 8005586:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d003      	beq.n	8005598 <HAL_TIM_Encoder_Start+0xc4>
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	2b04      	cmp	r3, #4
 8005594:	d008      	beq.n	80055a8 <HAL_TIM_Encoder_Start+0xd4>
 8005596:	e00f      	b.n	80055b8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2201      	movs	r2, #1
 800559e:	2100      	movs	r1, #0
 80055a0:	4618      	mov	r0, r3
 80055a2:	f000 fc55 	bl	8005e50 <TIM_CCxChannelCmd>
      break;
 80055a6:	e016      	b.n	80055d6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	2201      	movs	r2, #1
 80055ae:	2104      	movs	r1, #4
 80055b0:	4618      	mov	r0, r3
 80055b2:	f000 fc4d 	bl	8005e50 <TIM_CCxChannelCmd>
      break;
 80055b6:	e00e      	b.n	80055d6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2201      	movs	r2, #1
 80055be:	2100      	movs	r1, #0
 80055c0:	4618      	mov	r0, r3
 80055c2:	f000 fc45 	bl	8005e50 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	2201      	movs	r2, #1
 80055cc:	2104      	movs	r1, #4
 80055ce:	4618      	mov	r0, r3
 80055d0:	f000 fc3e 	bl	8005e50 <TIM_CCxChannelCmd>
      break;
 80055d4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f042 0201 	orr.w	r2, r2, #1
 80055e4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80055e6:	2300      	movs	r3, #0
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	3710      	adds	r7, #16
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}

080055f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b084      	sub	sp, #16
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	68db      	ldr	r3, [r3, #12]
 80055fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	f003 0302 	and.w	r3, r3, #2
 800560e:	2b00      	cmp	r3, #0
 8005610:	d020      	beq.n	8005654 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	f003 0302 	and.w	r3, r3, #2
 8005618:	2b00      	cmp	r3, #0
 800561a:	d01b      	beq.n	8005654 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f06f 0202 	mvn.w	r2, #2
 8005624:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2201      	movs	r2, #1
 800562a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	699b      	ldr	r3, [r3, #24]
 8005632:	f003 0303 	and.w	r3, r3, #3
 8005636:	2b00      	cmp	r3, #0
 8005638:	d003      	beq.n	8005642 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f000 f994 	bl	8005968 <HAL_TIM_IC_CaptureCallback>
 8005640:	e005      	b.n	800564e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f000 f986 	bl	8005954 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f000 f997 	bl	800597c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2200      	movs	r2, #0
 8005652:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	f003 0304 	and.w	r3, r3, #4
 800565a:	2b00      	cmp	r3, #0
 800565c:	d020      	beq.n	80056a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f003 0304 	and.w	r3, r3, #4
 8005664:	2b00      	cmp	r3, #0
 8005666:	d01b      	beq.n	80056a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f06f 0204 	mvn.w	r2, #4
 8005670:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2202      	movs	r2, #2
 8005676:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	699b      	ldr	r3, [r3, #24]
 800567e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005682:	2b00      	cmp	r3, #0
 8005684:	d003      	beq.n	800568e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f000 f96e 	bl	8005968 <HAL_TIM_IC_CaptureCallback>
 800568c:	e005      	b.n	800569a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 f960 	bl	8005954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f000 f971 	bl	800597c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	f003 0308 	and.w	r3, r3, #8
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d020      	beq.n	80056ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	f003 0308 	and.w	r3, r3, #8
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d01b      	beq.n	80056ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f06f 0208 	mvn.w	r2, #8
 80056bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2204      	movs	r2, #4
 80056c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	69db      	ldr	r3, [r3, #28]
 80056ca:	f003 0303 	and.w	r3, r3, #3
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d003      	beq.n	80056da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f000 f948 	bl	8005968 <HAL_TIM_IC_CaptureCallback>
 80056d8:	e005      	b.n	80056e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 f93a 	bl	8005954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 f94b 	bl	800597c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	f003 0310 	and.w	r3, r3, #16
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d020      	beq.n	8005738 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f003 0310 	and.w	r3, r3, #16
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d01b      	beq.n	8005738 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f06f 0210 	mvn.w	r2, #16
 8005708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2208      	movs	r2, #8
 800570e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	69db      	ldr	r3, [r3, #28]
 8005716:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800571a:	2b00      	cmp	r3, #0
 800571c:	d003      	beq.n	8005726 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 f922 	bl	8005968 <HAL_TIM_IC_CaptureCallback>
 8005724:	e005      	b.n	8005732 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 f914 	bl	8005954 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f000 f925 	bl	800597c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	f003 0301 	and.w	r3, r3, #1
 800573e:	2b00      	cmp	r3, #0
 8005740:	d00c      	beq.n	800575c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f003 0301 	and.w	r3, r3, #1
 8005748:	2b00      	cmp	r3, #0
 800574a:	d007      	beq.n	800575c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f06f 0201 	mvn.w	r2, #1
 8005754:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f7fb feee 	bl	8001538 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005762:	2b00      	cmp	r3, #0
 8005764:	d00c      	beq.n	8005780 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800576c:	2b00      	cmp	r3, #0
 800576e:	d007      	beq.n	8005780 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f000 fc66 	bl	800604c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005786:	2b00      	cmp	r3, #0
 8005788:	d00c      	beq.n	80057a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005790:	2b00      	cmp	r3, #0
 8005792:	d007      	beq.n	80057a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800579c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 f8f6 	bl	8005990 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	f003 0320 	and.w	r3, r3, #32
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d00c      	beq.n	80057c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f003 0320 	and.w	r3, r3, #32
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d007      	beq.n	80057c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f06f 0220 	mvn.w	r2, #32
 80057c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 fc38 	bl	8006038 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80057c8:	bf00      	nop
 80057ca:	3710      	adds	r7, #16
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}

080057d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	60b9      	str	r1, [r7, #8]
 80057da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057dc:	2300      	movs	r3, #0
 80057de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d101      	bne.n	80057ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 80057ea:	2302      	movs	r3, #2
 80057ec:	e0ae      	b.n	800594c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2201      	movs	r2, #1
 80057f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2b0c      	cmp	r3, #12
 80057fa:	f200 809f 	bhi.w	800593c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80057fe:	a201      	add	r2, pc, #4	@ (adr r2, 8005804 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005804:	08005839 	.word	0x08005839
 8005808:	0800593d 	.word	0x0800593d
 800580c:	0800593d 	.word	0x0800593d
 8005810:	0800593d 	.word	0x0800593d
 8005814:	08005879 	.word	0x08005879
 8005818:	0800593d 	.word	0x0800593d
 800581c:	0800593d 	.word	0x0800593d
 8005820:	0800593d 	.word	0x0800593d
 8005824:	080058bb 	.word	0x080058bb
 8005828:	0800593d 	.word	0x0800593d
 800582c:	0800593d 	.word	0x0800593d
 8005830:	0800593d 	.word	0x0800593d
 8005834:	080058fb 	.word	0x080058fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	68b9      	ldr	r1, [r7, #8]
 800583e:	4618      	mov	r0, r3
 8005840:	f000 f956 	bl	8005af0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	699a      	ldr	r2, [r3, #24]
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f042 0208 	orr.w	r2, r2, #8
 8005852:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	699a      	ldr	r2, [r3, #24]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f022 0204 	bic.w	r2, r2, #4
 8005862:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	6999      	ldr	r1, [r3, #24]
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	691a      	ldr	r2, [r3, #16]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	430a      	orrs	r2, r1
 8005874:	619a      	str	r2, [r3, #24]
      break;
 8005876:	e064      	b.n	8005942 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	68b9      	ldr	r1, [r7, #8]
 800587e:	4618      	mov	r0, r3
 8005880:	f000 f9a6 	bl	8005bd0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	699a      	ldr	r2, [r3, #24]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005892:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	699a      	ldr	r2, [r3, #24]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	6999      	ldr	r1, [r3, #24]
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	691b      	ldr	r3, [r3, #16]
 80058ae:	021a      	lsls	r2, r3, #8
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	430a      	orrs	r2, r1
 80058b6:	619a      	str	r2, [r3, #24]
      break;
 80058b8:	e043      	b.n	8005942 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	68b9      	ldr	r1, [r7, #8]
 80058c0:	4618      	mov	r0, r3
 80058c2:	f000 f9fb 	bl	8005cbc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	69da      	ldr	r2, [r3, #28]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f042 0208 	orr.w	r2, r2, #8
 80058d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	69da      	ldr	r2, [r3, #28]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f022 0204 	bic.w	r2, r2, #4
 80058e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	69d9      	ldr	r1, [r3, #28]
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	691a      	ldr	r2, [r3, #16]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	430a      	orrs	r2, r1
 80058f6:	61da      	str	r2, [r3, #28]
      break;
 80058f8:	e023      	b.n	8005942 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68b9      	ldr	r1, [r7, #8]
 8005900:	4618      	mov	r0, r3
 8005902:	f000 fa4f 	bl	8005da4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	69da      	ldr	r2, [r3, #28]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005914:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	69da      	ldr	r2, [r3, #28]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005924:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	69d9      	ldr	r1, [r3, #28]
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	691b      	ldr	r3, [r3, #16]
 8005930:	021a      	lsls	r2, r3, #8
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	430a      	orrs	r2, r1
 8005938:	61da      	str	r2, [r3, #28]
      break;
 800593a:	e002      	b.n	8005942 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	75fb      	strb	r3, [r7, #23]
      break;
 8005940:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800594a:	7dfb      	ldrb	r3, [r7, #23]
}
 800594c:	4618      	mov	r0, r3
 800594e:	3718      	adds	r7, #24
 8005950:	46bd      	mov	sp, r7
 8005952:	bd80      	pop	{r7, pc}

08005954 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005954:	b480      	push	{r7}
 8005956:	b083      	sub	sp, #12
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800595c:	bf00      	nop
 800595e:	370c      	adds	r7, #12
 8005960:	46bd      	mov	sp, r7
 8005962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005966:	4770      	bx	lr

08005968 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005968:	b480      	push	{r7}
 800596a:	b083      	sub	sp, #12
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005970:	bf00      	nop
 8005972:	370c      	adds	r7, #12
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr

0800597c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005984:	bf00      	nop
 8005986:	370c      	adds	r7, #12
 8005988:	46bd      	mov	sp, r7
 800598a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598e:	4770      	bx	lr

08005990 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005990:	b480      	push	{r7}
 8005992:	b083      	sub	sp, #12
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005998:	bf00      	nop
 800599a:	370c      	adds	r7, #12
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr

080059a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b085      	sub	sp, #20
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	4a43      	ldr	r2, [pc, #268]	@ (8005ac4 <TIM_Base_SetConfig+0x120>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d013      	beq.n	80059e4 <TIM_Base_SetConfig+0x40>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059c2:	d00f      	beq.n	80059e4 <TIM_Base_SetConfig+0x40>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	4a40      	ldr	r2, [pc, #256]	@ (8005ac8 <TIM_Base_SetConfig+0x124>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d00b      	beq.n	80059e4 <TIM_Base_SetConfig+0x40>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4a3f      	ldr	r2, [pc, #252]	@ (8005acc <TIM_Base_SetConfig+0x128>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d007      	beq.n	80059e4 <TIM_Base_SetConfig+0x40>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a3e      	ldr	r2, [pc, #248]	@ (8005ad0 <TIM_Base_SetConfig+0x12c>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d003      	beq.n	80059e4 <TIM_Base_SetConfig+0x40>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	4a3d      	ldr	r2, [pc, #244]	@ (8005ad4 <TIM_Base_SetConfig+0x130>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d108      	bne.n	80059f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	68fa      	ldr	r2, [r7, #12]
 80059f2:	4313      	orrs	r3, r2
 80059f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a32      	ldr	r2, [pc, #200]	@ (8005ac4 <TIM_Base_SetConfig+0x120>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d02b      	beq.n	8005a56 <TIM_Base_SetConfig+0xb2>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a04:	d027      	beq.n	8005a56 <TIM_Base_SetConfig+0xb2>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a2f      	ldr	r2, [pc, #188]	@ (8005ac8 <TIM_Base_SetConfig+0x124>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d023      	beq.n	8005a56 <TIM_Base_SetConfig+0xb2>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a2e      	ldr	r2, [pc, #184]	@ (8005acc <TIM_Base_SetConfig+0x128>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d01f      	beq.n	8005a56 <TIM_Base_SetConfig+0xb2>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a2d      	ldr	r2, [pc, #180]	@ (8005ad0 <TIM_Base_SetConfig+0x12c>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d01b      	beq.n	8005a56 <TIM_Base_SetConfig+0xb2>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a2c      	ldr	r2, [pc, #176]	@ (8005ad4 <TIM_Base_SetConfig+0x130>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d017      	beq.n	8005a56 <TIM_Base_SetConfig+0xb2>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	4a2b      	ldr	r2, [pc, #172]	@ (8005ad8 <TIM_Base_SetConfig+0x134>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d013      	beq.n	8005a56 <TIM_Base_SetConfig+0xb2>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	4a2a      	ldr	r2, [pc, #168]	@ (8005adc <TIM_Base_SetConfig+0x138>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d00f      	beq.n	8005a56 <TIM_Base_SetConfig+0xb2>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a29      	ldr	r2, [pc, #164]	@ (8005ae0 <TIM_Base_SetConfig+0x13c>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d00b      	beq.n	8005a56 <TIM_Base_SetConfig+0xb2>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a28      	ldr	r2, [pc, #160]	@ (8005ae4 <TIM_Base_SetConfig+0x140>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d007      	beq.n	8005a56 <TIM_Base_SetConfig+0xb2>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a27      	ldr	r2, [pc, #156]	@ (8005ae8 <TIM_Base_SetConfig+0x144>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d003      	beq.n	8005a56 <TIM_Base_SetConfig+0xb2>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a26      	ldr	r2, [pc, #152]	@ (8005aec <TIM_Base_SetConfig+0x148>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d108      	bne.n	8005a68 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	68db      	ldr	r3, [r3, #12]
 8005a62:	68fa      	ldr	r2, [r7, #12]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	689a      	ldr	r2, [r3, #8]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a0e      	ldr	r2, [pc, #56]	@ (8005ac4 <TIM_Base_SetConfig+0x120>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d003      	beq.n	8005a96 <TIM_Base_SetConfig+0xf2>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a10      	ldr	r2, [pc, #64]	@ (8005ad4 <TIM_Base_SetConfig+0x130>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d103      	bne.n	8005a9e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	691a      	ldr	r2, [r3, #16]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f043 0204 	orr.w	r2, r3, #4
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2201      	movs	r2, #1
 8005aae:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	68fa      	ldr	r2, [r7, #12]
 8005ab4:	601a      	str	r2, [r3, #0]
}
 8005ab6:	bf00      	nop
 8005ab8:	3714      	adds	r7, #20
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
 8005ac2:	bf00      	nop
 8005ac4:	40010000 	.word	0x40010000
 8005ac8:	40000400 	.word	0x40000400
 8005acc:	40000800 	.word	0x40000800
 8005ad0:	40000c00 	.word	0x40000c00
 8005ad4:	40010400 	.word	0x40010400
 8005ad8:	40014000 	.word	0x40014000
 8005adc:	40014400 	.word	0x40014400
 8005ae0:	40014800 	.word	0x40014800
 8005ae4:	40001800 	.word	0x40001800
 8005ae8:	40001c00 	.word	0x40001c00
 8005aec:	40002000 	.word	0x40002000

08005af0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b087      	sub	sp, #28
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a1b      	ldr	r3, [r3, #32]
 8005afe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a1b      	ldr	r3, [r3, #32]
 8005b04:	f023 0201 	bic.w	r2, r3, #1
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	699b      	ldr	r3, [r3, #24]
 8005b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f023 0303 	bic.w	r3, r3, #3
 8005b26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	68fa      	ldr	r2, [r7, #12]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	f023 0302 	bic.w	r3, r3, #2
 8005b38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	697a      	ldr	r2, [r7, #20]
 8005b40:	4313      	orrs	r3, r2
 8005b42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a20      	ldr	r2, [pc, #128]	@ (8005bc8 <TIM_OC1_SetConfig+0xd8>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d003      	beq.n	8005b54 <TIM_OC1_SetConfig+0x64>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a1f      	ldr	r2, [pc, #124]	@ (8005bcc <TIM_OC1_SetConfig+0xdc>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d10c      	bne.n	8005b6e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	f023 0308 	bic.w	r3, r3, #8
 8005b5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	697a      	ldr	r2, [r7, #20]
 8005b62:	4313      	orrs	r3, r2
 8005b64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	f023 0304 	bic.w	r3, r3, #4
 8005b6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a15      	ldr	r2, [pc, #84]	@ (8005bc8 <TIM_OC1_SetConfig+0xd8>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d003      	beq.n	8005b7e <TIM_OC1_SetConfig+0x8e>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a14      	ldr	r2, [pc, #80]	@ (8005bcc <TIM_OC1_SetConfig+0xdc>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d111      	bne.n	8005ba2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	695b      	ldr	r3, [r3, #20]
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	699b      	ldr	r3, [r3, #24]
 8005b9c:	693a      	ldr	r2, [r7, #16]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	693a      	ldr	r2, [r7, #16]
 8005ba6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	68fa      	ldr	r2, [r7, #12]
 8005bac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	685a      	ldr	r2, [r3, #4]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	697a      	ldr	r2, [r7, #20]
 8005bba:	621a      	str	r2, [r3, #32]
}
 8005bbc:	bf00      	nop
 8005bbe:	371c      	adds	r7, #28
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc6:	4770      	bx	lr
 8005bc8:	40010000 	.word	0x40010000
 8005bcc:	40010400 	.word	0x40010400

08005bd0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b087      	sub	sp, #28
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6a1b      	ldr	r3, [r3, #32]
 8005bde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a1b      	ldr	r3, [r3, #32]
 8005be4:	f023 0210 	bic.w	r2, r3, #16
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	699b      	ldr	r3, [r3, #24]
 8005bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	021b      	lsls	r3, r3, #8
 8005c0e:	68fa      	ldr	r2, [r7, #12]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c14:	697b      	ldr	r3, [r7, #20]
 8005c16:	f023 0320 	bic.w	r3, r3, #32
 8005c1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	011b      	lsls	r3, r3, #4
 8005c22:	697a      	ldr	r2, [r7, #20]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	4a22      	ldr	r2, [pc, #136]	@ (8005cb4 <TIM_OC2_SetConfig+0xe4>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d003      	beq.n	8005c38 <TIM_OC2_SetConfig+0x68>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	4a21      	ldr	r2, [pc, #132]	@ (8005cb8 <TIM_OC2_SetConfig+0xe8>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d10d      	bne.n	8005c54 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	68db      	ldr	r3, [r3, #12]
 8005c44:	011b      	lsls	r3, r3, #4
 8005c46:	697a      	ldr	r2, [r7, #20]
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c52:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a17      	ldr	r2, [pc, #92]	@ (8005cb4 <TIM_OC2_SetConfig+0xe4>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d003      	beq.n	8005c64 <TIM_OC2_SetConfig+0x94>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a16      	ldr	r2, [pc, #88]	@ (8005cb8 <TIM_OC2_SetConfig+0xe8>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d113      	bne.n	8005c8c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	695b      	ldr	r3, [r3, #20]
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	693a      	ldr	r2, [r7, #16]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	699b      	ldr	r3, [r3, #24]
 8005c84:	009b      	lsls	r3, r3, #2
 8005c86:	693a      	ldr	r2, [r7, #16]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	693a      	ldr	r2, [r7, #16]
 8005c90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	68fa      	ldr	r2, [r7, #12]
 8005c96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	685a      	ldr	r2, [r3, #4]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	697a      	ldr	r2, [r7, #20]
 8005ca4:	621a      	str	r2, [r3, #32]
}
 8005ca6:	bf00      	nop
 8005ca8:	371c      	adds	r7, #28
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr
 8005cb2:	bf00      	nop
 8005cb4:	40010000 	.word	0x40010000
 8005cb8:	40010400 	.word	0x40010400

08005cbc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b087      	sub	sp, #28
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6a1b      	ldr	r3, [r3, #32]
 8005cca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6a1b      	ldr	r3, [r3, #32]
 8005cd0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	69db      	ldr	r3, [r3, #28]
 8005ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f023 0303 	bic.w	r3, r3, #3
 8005cf2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	021b      	lsls	r3, r3, #8
 8005d0c:	697a      	ldr	r2, [r7, #20]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a21      	ldr	r2, [pc, #132]	@ (8005d9c <TIM_OC3_SetConfig+0xe0>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d003      	beq.n	8005d22 <TIM_OC3_SetConfig+0x66>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a20      	ldr	r2, [pc, #128]	@ (8005da0 <TIM_OC3_SetConfig+0xe4>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d10d      	bne.n	8005d3e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d28:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	68db      	ldr	r3, [r3, #12]
 8005d2e:	021b      	lsls	r3, r3, #8
 8005d30:	697a      	ldr	r2, [r7, #20]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a16      	ldr	r2, [pc, #88]	@ (8005d9c <TIM_OC3_SetConfig+0xe0>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d003      	beq.n	8005d4e <TIM_OC3_SetConfig+0x92>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	4a15      	ldr	r2, [pc, #84]	@ (8005da0 <TIM_OC3_SetConfig+0xe4>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d113      	bne.n	8005d76 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	695b      	ldr	r3, [r3, #20]
 8005d62:	011b      	lsls	r3, r3, #4
 8005d64:	693a      	ldr	r2, [r7, #16]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	699b      	ldr	r3, [r3, #24]
 8005d6e:	011b      	lsls	r3, r3, #4
 8005d70:	693a      	ldr	r2, [r7, #16]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	693a      	ldr	r2, [r7, #16]
 8005d7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	68fa      	ldr	r2, [r7, #12]
 8005d80:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	685a      	ldr	r2, [r3, #4]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	697a      	ldr	r2, [r7, #20]
 8005d8e:	621a      	str	r2, [r3, #32]
}
 8005d90:	bf00      	nop
 8005d92:	371c      	adds	r7, #28
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr
 8005d9c:	40010000 	.word	0x40010000
 8005da0:	40010400 	.word	0x40010400

08005da4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b087      	sub	sp, #28
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6a1b      	ldr	r3, [r3, #32]
 8005db2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6a1b      	ldr	r3, [r3, #32]
 8005db8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	69db      	ldr	r3, [r3, #28]
 8005dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005dd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005dda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	021b      	lsls	r3, r3, #8
 8005de2:	68fa      	ldr	r2, [r7, #12]
 8005de4:	4313      	orrs	r3, r2
 8005de6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005dee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	031b      	lsls	r3, r3, #12
 8005df6:	693a      	ldr	r2, [r7, #16]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	4a12      	ldr	r2, [pc, #72]	@ (8005e48 <TIM_OC4_SetConfig+0xa4>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d003      	beq.n	8005e0c <TIM_OC4_SetConfig+0x68>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	4a11      	ldr	r2, [pc, #68]	@ (8005e4c <TIM_OC4_SetConfig+0xa8>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d109      	bne.n	8005e20 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e12:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	695b      	ldr	r3, [r3, #20]
 8005e18:	019b      	lsls	r3, r3, #6
 8005e1a:	697a      	ldr	r2, [r7, #20]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	68fa      	ldr	r2, [r7, #12]
 8005e2a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	685a      	ldr	r2, [r3, #4]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	693a      	ldr	r2, [r7, #16]
 8005e38:	621a      	str	r2, [r3, #32]
}
 8005e3a:	bf00      	nop
 8005e3c:	371c      	adds	r7, #28
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr
 8005e46:	bf00      	nop
 8005e48:	40010000 	.word	0x40010000
 8005e4c:	40010400 	.word	0x40010400

08005e50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b087      	sub	sp, #28
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	60f8      	str	r0, [r7, #12]
 8005e58:	60b9      	str	r1, [r7, #8]
 8005e5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	f003 031f 	and.w	r3, r3, #31
 8005e62:	2201      	movs	r2, #1
 8005e64:	fa02 f303 	lsl.w	r3, r2, r3
 8005e68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	6a1a      	ldr	r2, [r3, #32]
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	43db      	mvns	r3, r3
 8005e72:	401a      	ands	r2, r3
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6a1a      	ldr	r2, [r3, #32]
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	f003 031f 	and.w	r3, r3, #31
 8005e82:	6879      	ldr	r1, [r7, #4]
 8005e84:	fa01 f303 	lsl.w	r3, r1, r3
 8005e88:	431a      	orrs	r2, r3
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	621a      	str	r2, [r3, #32]
}
 8005e8e:	bf00      	nop
 8005e90:	371c      	adds	r7, #28
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr
	...

08005e9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b085      	sub	sp, #20
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
 8005ea4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d101      	bne.n	8005eb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005eb0:	2302      	movs	r3, #2
 8005eb2:	e05a      	b.n	8005f6a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2202      	movs	r2, #2
 8005ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68fa      	ldr	r2, [r7, #12]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	68fa      	ldr	r2, [r7, #12]
 8005eec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a21      	ldr	r2, [pc, #132]	@ (8005f78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d022      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f00:	d01d      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a1d      	ldr	r2, [pc, #116]	@ (8005f7c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d018      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a1b      	ldr	r2, [pc, #108]	@ (8005f80 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d013      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a1a      	ldr	r2, [pc, #104]	@ (8005f84 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d00e      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a18      	ldr	r2, [pc, #96]	@ (8005f88 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d009      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a17      	ldr	r2, [pc, #92]	@ (8005f8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d004      	beq.n	8005f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4a15      	ldr	r2, [pc, #84]	@ (8005f90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d10c      	bne.n	8005f58 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	68ba      	ldr	r2, [r7, #8]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68ba      	ldr	r2, [r7, #8]
 8005f56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005f68:	2300      	movs	r3, #0
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3714      	adds	r7, #20
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr
 8005f76:	bf00      	nop
 8005f78:	40010000 	.word	0x40010000
 8005f7c:	40000400 	.word	0x40000400
 8005f80:	40000800 	.word	0x40000800
 8005f84:	40000c00 	.word	0x40000c00
 8005f88:	40010400 	.word	0x40010400
 8005f8c:	40014000 	.word	0x40014000
 8005f90:	40001800 	.word	0x40001800

08005f94 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b085      	sub	sp, #20
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	d101      	bne.n	8005fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005fac:	2302      	movs	r3, #2
 8005fae:	e03d      	b.n	800602c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	68db      	ldr	r3, [r3, #12]
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	691b      	ldr	r3, [r3, #16]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	695b      	ldr	r3, [r3, #20]
 8006008:	4313      	orrs	r3, r2
 800600a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	69db      	ldr	r3, [r3, #28]
 8006016:	4313      	orrs	r3, r2
 8006018:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68fa      	ldr	r2, [r7, #12]
 8006020:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800602a:	2300      	movs	r3, #0
}
 800602c:	4618      	mov	r0, r3
 800602e:	3714      	adds	r7, #20
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800604c:	b480      	push	{r7}
 800604e:	b083      	sub	sp, #12
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006054:	bf00      	nop
 8006056:	370c      	adds	r7, #12
 8006058:	46bd      	mov	sp, r7
 800605a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605e:	4770      	bx	lr

08006060 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006060:	b084      	sub	sp, #16
 8006062:	b580      	push	{r7, lr}
 8006064:	b084      	sub	sp, #16
 8006066:	af00      	add	r7, sp, #0
 8006068:	6078      	str	r0, [r7, #4]
 800606a:	f107 001c 	add.w	r0, r7, #28
 800606e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006072:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006076:	2b01      	cmp	r3, #1
 8006078:	d123      	bne.n	80060c2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800607e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	68db      	ldr	r3, [r3, #12]
 800608a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800608e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80060a2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d105      	bne.n	80060b6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	68db      	ldr	r3, [r3, #12]
 80060ae:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f001 fae8 	bl	800768c <USB_CoreReset>
 80060bc:	4603      	mov	r3, r0
 80060be:	73fb      	strb	r3, [r7, #15]
 80060c0:	e01b      	b.n	80060fa <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	68db      	ldr	r3, [r3, #12]
 80060c6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f001 fadc 	bl	800768c <USB_CoreReset>
 80060d4:	4603      	mov	r3, r0
 80060d6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80060d8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d106      	bne.n	80060ee <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060e4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	639a      	str	r2, [r3, #56]	@ 0x38
 80060ec:	e005      	b.n	80060fa <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060f2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80060fa:	7fbb      	ldrb	r3, [r7, #30]
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d10b      	bne.n	8006118 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	f043 0206 	orr.w	r2, r3, #6
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	f043 0220 	orr.w	r2, r3, #32
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006118:	7bfb      	ldrb	r3, [r7, #15]
}
 800611a:	4618      	mov	r0, r3
 800611c:	3710      	adds	r7, #16
 800611e:	46bd      	mov	sp, r7
 8006120:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006124:	b004      	add	sp, #16
 8006126:	4770      	bx	lr

08006128 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006128:	b480      	push	{r7}
 800612a:	b087      	sub	sp, #28
 800612c:	af00      	add	r7, sp, #0
 800612e:	60f8      	str	r0, [r7, #12]
 8006130:	60b9      	str	r1, [r7, #8]
 8006132:	4613      	mov	r3, r2
 8006134:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006136:	79fb      	ldrb	r3, [r7, #7]
 8006138:	2b02      	cmp	r3, #2
 800613a:	d165      	bne.n	8006208 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	4a41      	ldr	r2, [pc, #260]	@ (8006244 <USB_SetTurnaroundTime+0x11c>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d906      	bls.n	8006152 <USB_SetTurnaroundTime+0x2a>
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	4a40      	ldr	r2, [pc, #256]	@ (8006248 <USB_SetTurnaroundTime+0x120>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d202      	bcs.n	8006152 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800614c:	230f      	movs	r3, #15
 800614e:	617b      	str	r3, [r7, #20]
 8006150:	e062      	b.n	8006218 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	4a3c      	ldr	r2, [pc, #240]	@ (8006248 <USB_SetTurnaroundTime+0x120>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d306      	bcc.n	8006168 <USB_SetTurnaroundTime+0x40>
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	4a3b      	ldr	r2, [pc, #236]	@ (800624c <USB_SetTurnaroundTime+0x124>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d202      	bcs.n	8006168 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006162:	230e      	movs	r3, #14
 8006164:	617b      	str	r3, [r7, #20]
 8006166:	e057      	b.n	8006218 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	4a38      	ldr	r2, [pc, #224]	@ (800624c <USB_SetTurnaroundTime+0x124>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d306      	bcc.n	800617e <USB_SetTurnaroundTime+0x56>
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	4a37      	ldr	r2, [pc, #220]	@ (8006250 <USB_SetTurnaroundTime+0x128>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d202      	bcs.n	800617e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006178:	230d      	movs	r3, #13
 800617a:	617b      	str	r3, [r7, #20]
 800617c:	e04c      	b.n	8006218 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	4a33      	ldr	r2, [pc, #204]	@ (8006250 <USB_SetTurnaroundTime+0x128>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d306      	bcc.n	8006194 <USB_SetTurnaroundTime+0x6c>
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	4a32      	ldr	r2, [pc, #200]	@ (8006254 <USB_SetTurnaroundTime+0x12c>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d802      	bhi.n	8006194 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800618e:	230c      	movs	r3, #12
 8006190:	617b      	str	r3, [r7, #20]
 8006192:	e041      	b.n	8006218 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	4a2f      	ldr	r2, [pc, #188]	@ (8006254 <USB_SetTurnaroundTime+0x12c>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d906      	bls.n	80061aa <USB_SetTurnaroundTime+0x82>
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	4a2e      	ldr	r2, [pc, #184]	@ (8006258 <USB_SetTurnaroundTime+0x130>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d802      	bhi.n	80061aa <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80061a4:	230b      	movs	r3, #11
 80061a6:	617b      	str	r3, [r7, #20]
 80061a8:	e036      	b.n	8006218 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	4a2a      	ldr	r2, [pc, #168]	@ (8006258 <USB_SetTurnaroundTime+0x130>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d906      	bls.n	80061c0 <USB_SetTurnaroundTime+0x98>
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	4a29      	ldr	r2, [pc, #164]	@ (800625c <USB_SetTurnaroundTime+0x134>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d802      	bhi.n	80061c0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80061ba:	230a      	movs	r3, #10
 80061bc:	617b      	str	r3, [r7, #20]
 80061be:	e02b      	b.n	8006218 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	4a26      	ldr	r2, [pc, #152]	@ (800625c <USB_SetTurnaroundTime+0x134>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d906      	bls.n	80061d6 <USB_SetTurnaroundTime+0xae>
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	4a25      	ldr	r2, [pc, #148]	@ (8006260 <USB_SetTurnaroundTime+0x138>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d202      	bcs.n	80061d6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80061d0:	2309      	movs	r3, #9
 80061d2:	617b      	str	r3, [r7, #20]
 80061d4:	e020      	b.n	8006218 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	4a21      	ldr	r2, [pc, #132]	@ (8006260 <USB_SetTurnaroundTime+0x138>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d306      	bcc.n	80061ec <USB_SetTurnaroundTime+0xc4>
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	4a20      	ldr	r2, [pc, #128]	@ (8006264 <USB_SetTurnaroundTime+0x13c>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d802      	bhi.n	80061ec <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80061e6:	2308      	movs	r3, #8
 80061e8:	617b      	str	r3, [r7, #20]
 80061ea:	e015      	b.n	8006218 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	4a1d      	ldr	r2, [pc, #116]	@ (8006264 <USB_SetTurnaroundTime+0x13c>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d906      	bls.n	8006202 <USB_SetTurnaroundTime+0xda>
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	4a1c      	ldr	r2, [pc, #112]	@ (8006268 <USB_SetTurnaroundTime+0x140>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d202      	bcs.n	8006202 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80061fc:	2307      	movs	r3, #7
 80061fe:	617b      	str	r3, [r7, #20]
 8006200:	e00a      	b.n	8006218 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006202:	2306      	movs	r3, #6
 8006204:	617b      	str	r3, [r7, #20]
 8006206:	e007      	b.n	8006218 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006208:	79fb      	ldrb	r3, [r7, #7]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d102      	bne.n	8006214 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800620e:	2309      	movs	r3, #9
 8006210:	617b      	str	r3, [r7, #20]
 8006212:	e001      	b.n	8006218 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006214:	2309      	movs	r3, #9
 8006216:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	68db      	ldr	r3, [r3, #12]
 800621c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	68da      	ldr	r2, [r3, #12]
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	029b      	lsls	r3, r3, #10
 800622c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006230:	431a      	orrs	r2, r3
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006236:	2300      	movs	r3, #0
}
 8006238:	4618      	mov	r0, r3
 800623a:	371c      	adds	r7, #28
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr
 8006244:	00d8acbf 	.word	0x00d8acbf
 8006248:	00e4e1c0 	.word	0x00e4e1c0
 800624c:	00f42400 	.word	0x00f42400
 8006250:	01067380 	.word	0x01067380
 8006254:	011a499f 	.word	0x011a499f
 8006258:	01312cff 	.word	0x01312cff
 800625c:	014ca43f 	.word	0x014ca43f
 8006260:	016e3600 	.word	0x016e3600
 8006264:	01a6ab1f 	.word	0x01a6ab1f
 8006268:	01e84800 	.word	0x01e84800

0800626c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800626c:	b480      	push	{r7}
 800626e:	b083      	sub	sp, #12
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	f043 0201 	orr.w	r2, r3, #1
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006280:	2300      	movs	r3, #0
}
 8006282:	4618      	mov	r0, r3
 8006284:	370c      	adds	r7, #12
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr

0800628e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800628e:	b480      	push	{r7}
 8006290:	b083      	sub	sp, #12
 8006292:	af00      	add	r7, sp, #0
 8006294:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	f023 0201 	bic.w	r2, r3, #1
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80062a2:	2300      	movs	r3, #0
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	370c      	adds	r7, #12
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr

080062b0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
 80062b8:	460b      	mov	r3, r1
 80062ba:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80062bc:	2300      	movs	r3, #0
 80062be:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	68db      	ldr	r3, [r3, #12]
 80062c4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80062cc:	78fb      	ldrb	r3, [r7, #3]
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	d115      	bne.n	80062fe <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	68db      	ldr	r3, [r3, #12]
 80062d6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80062de:	200a      	movs	r0, #10
 80062e0:	f7fb fee8 	bl	80020b4 <HAL_Delay>
      ms += 10U;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	330a      	adds	r3, #10
 80062e8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f001 f93f 	bl	800756e <USB_GetMode>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d01e      	beq.n	8006334 <USB_SetCurrentMode+0x84>
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2bc7      	cmp	r3, #199	@ 0xc7
 80062fa:	d9f0      	bls.n	80062de <USB_SetCurrentMode+0x2e>
 80062fc:	e01a      	b.n	8006334 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80062fe:	78fb      	ldrb	r3, [r7, #3]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d115      	bne.n	8006330 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006310:	200a      	movs	r0, #10
 8006312:	f7fb fecf 	bl	80020b4 <HAL_Delay>
      ms += 10U;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	330a      	adds	r3, #10
 800631a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f001 f926 	bl	800756e <USB_GetMode>
 8006322:	4603      	mov	r3, r0
 8006324:	2b00      	cmp	r3, #0
 8006326:	d005      	beq.n	8006334 <USB_SetCurrentMode+0x84>
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2bc7      	cmp	r3, #199	@ 0xc7
 800632c:	d9f0      	bls.n	8006310 <USB_SetCurrentMode+0x60>
 800632e:	e001      	b.n	8006334 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	e005      	b.n	8006340 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2bc8      	cmp	r3, #200	@ 0xc8
 8006338:	d101      	bne.n	800633e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800633a:	2301      	movs	r3, #1
 800633c:	e000      	b.n	8006340 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800633e:	2300      	movs	r3, #0
}
 8006340:	4618      	mov	r0, r3
 8006342:	3710      	adds	r7, #16
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}

08006348 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006348:	b084      	sub	sp, #16
 800634a:	b580      	push	{r7, lr}
 800634c:	b086      	sub	sp, #24
 800634e:	af00      	add	r7, sp, #0
 8006350:	6078      	str	r0, [r7, #4]
 8006352:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006356:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800635a:	2300      	movs	r3, #0
 800635c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006362:	2300      	movs	r3, #0
 8006364:	613b      	str	r3, [r7, #16]
 8006366:	e009      	b.n	800637c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006368:	687a      	ldr	r2, [r7, #4]
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	3340      	adds	r3, #64	@ 0x40
 800636e:	009b      	lsls	r3, r3, #2
 8006370:	4413      	add	r3, r2
 8006372:	2200      	movs	r2, #0
 8006374:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	3301      	adds	r3, #1
 800637a:	613b      	str	r3, [r7, #16]
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	2b0e      	cmp	r3, #14
 8006380:	d9f2      	bls.n	8006368 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006382:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006386:	2b00      	cmp	r3, #0
 8006388:	d11c      	bne.n	80063c4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	68fa      	ldr	r2, [r7, #12]
 8006394:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006398:	f043 0302 	orr.w	r3, r3, #2
 800639c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063a2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ae:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ba:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	639a      	str	r2, [r3, #56]	@ 0x38
 80063c2:	e00b      	b.n	80063dc <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063c8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80063e2:	461a      	mov	r2, r3
 80063e4:	2300      	movs	r3, #0
 80063e6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80063e8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d10d      	bne.n	800640c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80063f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d104      	bne.n	8006402 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80063f8:	2100      	movs	r1, #0
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 f968 	bl	80066d0 <USB_SetDevSpeed>
 8006400:	e008      	b.n	8006414 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006402:	2101      	movs	r1, #1
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f000 f963 	bl	80066d0 <USB_SetDevSpeed>
 800640a:	e003      	b.n	8006414 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800640c:	2103      	movs	r1, #3
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f000 f95e 	bl	80066d0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006414:	2110      	movs	r1, #16
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 f8fa 	bl	8006610 <USB_FlushTxFifo>
 800641c:	4603      	mov	r3, r0
 800641e:	2b00      	cmp	r3, #0
 8006420:	d001      	beq.n	8006426 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f000 f924 	bl	8006674 <USB_FlushRxFifo>
 800642c:	4603      	mov	r3, r0
 800642e:	2b00      	cmp	r3, #0
 8006430:	d001      	beq.n	8006436 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800643c:	461a      	mov	r2, r3
 800643e:	2300      	movs	r3, #0
 8006440:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006448:	461a      	mov	r2, r3
 800644a:	2300      	movs	r3, #0
 800644c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006454:	461a      	mov	r2, r3
 8006456:	2300      	movs	r3, #0
 8006458:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800645a:	2300      	movs	r3, #0
 800645c:	613b      	str	r3, [r7, #16]
 800645e:	e043      	b.n	80064e8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	015a      	lsls	r2, r3, #5
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	4413      	add	r3, r2
 8006468:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006472:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006476:	d118      	bne.n	80064aa <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d10a      	bne.n	8006494 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	015a      	lsls	r2, r3, #5
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	4413      	add	r3, r2
 8006486:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800648a:	461a      	mov	r2, r3
 800648c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006490:	6013      	str	r3, [r2, #0]
 8006492:	e013      	b.n	80064bc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	015a      	lsls	r2, r3, #5
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	4413      	add	r3, r2
 800649c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064a0:	461a      	mov	r2, r3
 80064a2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80064a6:	6013      	str	r3, [r2, #0]
 80064a8:	e008      	b.n	80064bc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	015a      	lsls	r2, r3, #5
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	4413      	add	r3, r2
 80064b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064b6:	461a      	mov	r2, r3
 80064b8:	2300      	movs	r3, #0
 80064ba:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	015a      	lsls	r2, r3, #5
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	4413      	add	r3, r2
 80064c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064c8:	461a      	mov	r2, r3
 80064ca:	2300      	movs	r3, #0
 80064cc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	015a      	lsls	r2, r3, #5
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	4413      	add	r3, r2
 80064d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064da:	461a      	mov	r2, r3
 80064dc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80064e0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80064e2:	693b      	ldr	r3, [r7, #16]
 80064e4:	3301      	adds	r3, #1
 80064e6:	613b      	str	r3, [r7, #16]
 80064e8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80064ec:	461a      	mov	r2, r3
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d3b5      	bcc.n	8006460 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80064f4:	2300      	movs	r3, #0
 80064f6:	613b      	str	r3, [r7, #16]
 80064f8:	e043      	b.n	8006582 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	015a      	lsls	r2, r3, #5
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	4413      	add	r3, r2
 8006502:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800650c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006510:	d118      	bne.n	8006544 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d10a      	bne.n	800652e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	015a      	lsls	r2, r3, #5
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	4413      	add	r3, r2
 8006520:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006524:	461a      	mov	r2, r3
 8006526:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800652a:	6013      	str	r3, [r2, #0]
 800652c:	e013      	b.n	8006556 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	015a      	lsls	r2, r3, #5
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	4413      	add	r3, r2
 8006536:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800653a:	461a      	mov	r2, r3
 800653c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006540:	6013      	str	r3, [r2, #0]
 8006542:	e008      	b.n	8006556 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	015a      	lsls	r2, r3, #5
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	4413      	add	r3, r2
 800654c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006550:	461a      	mov	r2, r3
 8006552:	2300      	movs	r3, #0
 8006554:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	015a      	lsls	r2, r3, #5
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	4413      	add	r3, r2
 800655e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006562:	461a      	mov	r2, r3
 8006564:	2300      	movs	r3, #0
 8006566:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	015a      	lsls	r2, r3, #5
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	4413      	add	r3, r2
 8006570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006574:	461a      	mov	r2, r3
 8006576:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800657a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	3301      	adds	r3, #1
 8006580:	613b      	str	r3, [r7, #16]
 8006582:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006586:	461a      	mov	r2, r3
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	4293      	cmp	r3, r2
 800658c:	d3b5      	bcc.n	80064fa <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006594:	691b      	ldr	r3, [r3, #16]
 8006596:	68fa      	ldr	r2, [r7, #12]
 8006598:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800659c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065a0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2200      	movs	r2, #0
 80065a6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80065ae:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80065b0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d105      	bne.n	80065c4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	699b      	ldr	r3, [r3, #24]
 80065bc:	f043 0210 	orr.w	r2, r3, #16
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	699a      	ldr	r2, [r3, #24]
 80065c8:	4b10      	ldr	r3, [pc, #64]	@ (800660c <USB_DevInit+0x2c4>)
 80065ca:	4313      	orrs	r3, r2
 80065cc:	687a      	ldr	r2, [r7, #4]
 80065ce:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80065d0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d005      	beq.n	80065e4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	699b      	ldr	r3, [r3, #24]
 80065dc:	f043 0208 	orr.w	r2, r3, #8
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80065e4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	d107      	bne.n	80065fc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	699b      	ldr	r3, [r3, #24]
 80065f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80065f4:	f043 0304 	orr.w	r3, r3, #4
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80065fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80065fe:	4618      	mov	r0, r3
 8006600:	3718      	adds	r7, #24
 8006602:	46bd      	mov	sp, r7
 8006604:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006608:	b004      	add	sp, #16
 800660a:	4770      	bx	lr
 800660c:	803c3800 	.word	0x803c3800

08006610 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006610:	b480      	push	{r7}
 8006612:	b085      	sub	sp, #20
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
 8006618:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800661a:	2300      	movs	r3, #0
 800661c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	3301      	adds	r3, #1
 8006622:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800662a:	d901      	bls.n	8006630 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800662c:	2303      	movs	r3, #3
 800662e:	e01b      	b.n	8006668 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	691b      	ldr	r3, [r3, #16]
 8006634:	2b00      	cmp	r3, #0
 8006636:	daf2      	bge.n	800661e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006638:	2300      	movs	r3, #0
 800663a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	019b      	lsls	r3, r3, #6
 8006640:	f043 0220 	orr.w	r2, r3, #32
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	3301      	adds	r3, #1
 800664c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006654:	d901      	bls.n	800665a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006656:	2303      	movs	r3, #3
 8006658:	e006      	b.n	8006668 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	691b      	ldr	r3, [r3, #16]
 800665e:	f003 0320 	and.w	r3, r3, #32
 8006662:	2b20      	cmp	r3, #32
 8006664:	d0f0      	beq.n	8006648 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006666:	2300      	movs	r3, #0
}
 8006668:	4618      	mov	r0, r3
 800666a:	3714      	adds	r7, #20
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr

08006674 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006674:	b480      	push	{r7}
 8006676:	b085      	sub	sp, #20
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800667c:	2300      	movs	r3, #0
 800667e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	3301      	adds	r3, #1
 8006684:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800668c:	d901      	bls.n	8006692 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800668e:	2303      	movs	r3, #3
 8006690:	e018      	b.n	80066c4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	691b      	ldr	r3, [r3, #16]
 8006696:	2b00      	cmp	r3, #0
 8006698:	daf2      	bge.n	8006680 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800669a:	2300      	movs	r3, #0
 800669c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2210      	movs	r2, #16
 80066a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	3301      	adds	r3, #1
 80066a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80066b0:	d901      	bls.n	80066b6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80066b2:	2303      	movs	r3, #3
 80066b4:	e006      	b.n	80066c4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	691b      	ldr	r3, [r3, #16]
 80066ba:	f003 0310 	and.w	r3, r3, #16
 80066be:	2b10      	cmp	r3, #16
 80066c0:	d0f0      	beq.n	80066a4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80066c2:	2300      	movs	r3, #0
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3714      	adds	r7, #20
 80066c8:	46bd      	mov	sp, r7
 80066ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ce:	4770      	bx	lr

080066d0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b085      	sub	sp, #20
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
 80066d8:	460b      	mov	r3, r1
 80066da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	78fb      	ldrb	r3, [r7, #3]
 80066ea:	68f9      	ldr	r1, [r7, #12]
 80066ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80066f0:	4313      	orrs	r3, r2
 80066f2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80066f4:	2300      	movs	r3, #0
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3714      	adds	r7, #20
 80066fa:	46bd      	mov	sp, r7
 80066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006700:	4770      	bx	lr

08006702 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006702:	b480      	push	{r7}
 8006704:	b087      	sub	sp, #28
 8006706:	af00      	add	r7, sp, #0
 8006708:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006714:	689b      	ldr	r3, [r3, #8]
 8006716:	f003 0306 	and.w	r3, r3, #6
 800671a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d102      	bne.n	8006728 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006722:	2300      	movs	r3, #0
 8006724:	75fb      	strb	r3, [r7, #23]
 8006726:	e00a      	b.n	800673e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2b02      	cmp	r3, #2
 800672c:	d002      	beq.n	8006734 <USB_GetDevSpeed+0x32>
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2b06      	cmp	r3, #6
 8006732:	d102      	bne.n	800673a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006734:	2302      	movs	r3, #2
 8006736:	75fb      	strb	r3, [r7, #23]
 8006738:	e001      	b.n	800673e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800673a:	230f      	movs	r3, #15
 800673c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800673e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006740:	4618      	mov	r0, r3
 8006742:	371c      	adds	r7, #28
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr

0800674c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800674c:	b480      	push	{r7}
 800674e:	b085      	sub	sp, #20
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	781b      	ldrb	r3, [r3, #0]
 800675e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	785b      	ldrb	r3, [r3, #1]
 8006764:	2b01      	cmp	r3, #1
 8006766:	d13a      	bne.n	80067de <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800676e:	69da      	ldr	r2, [r3, #28]
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	781b      	ldrb	r3, [r3, #0]
 8006774:	f003 030f 	and.w	r3, r3, #15
 8006778:	2101      	movs	r1, #1
 800677a:	fa01 f303 	lsl.w	r3, r1, r3
 800677e:	b29b      	uxth	r3, r3
 8006780:	68f9      	ldr	r1, [r7, #12]
 8006782:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006786:	4313      	orrs	r3, r2
 8006788:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	015a      	lsls	r2, r3, #5
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	4413      	add	r3, r2
 8006792:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800679c:	2b00      	cmp	r3, #0
 800679e:	d155      	bne.n	800684c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	015a      	lsls	r2, r3, #5
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	4413      	add	r3, r2
 80067a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	791b      	ldrb	r3, [r3, #4]
 80067ba:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80067bc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	059b      	lsls	r3, r3, #22
 80067c2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80067c4:	4313      	orrs	r3, r2
 80067c6:	68ba      	ldr	r2, [r7, #8]
 80067c8:	0151      	lsls	r1, r2, #5
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	440a      	add	r2, r1
 80067ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80067da:	6013      	str	r3, [r2, #0]
 80067dc:	e036      	b.n	800684c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067e4:	69da      	ldr	r2, [r3, #28]
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	781b      	ldrb	r3, [r3, #0]
 80067ea:	f003 030f 	and.w	r3, r3, #15
 80067ee:	2101      	movs	r1, #1
 80067f0:	fa01 f303 	lsl.w	r3, r1, r3
 80067f4:	041b      	lsls	r3, r3, #16
 80067f6:	68f9      	ldr	r1, [r7, #12]
 80067f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80067fc:	4313      	orrs	r3, r2
 80067fe:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	015a      	lsls	r2, r3, #5
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	4413      	add	r3, r2
 8006808:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006812:	2b00      	cmp	r3, #0
 8006814:	d11a      	bne.n	800684c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	015a      	lsls	r2, r3, #5
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	4413      	add	r3, r2
 800681e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006822:	681a      	ldr	r2, [r3, #0]
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	791b      	ldrb	r3, [r3, #4]
 8006830:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006832:	430b      	orrs	r3, r1
 8006834:	4313      	orrs	r3, r2
 8006836:	68ba      	ldr	r2, [r7, #8]
 8006838:	0151      	lsls	r1, r2, #5
 800683a:	68fa      	ldr	r2, [r7, #12]
 800683c:	440a      	add	r2, r1
 800683e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006842:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006846:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800684a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800684c:	2300      	movs	r3, #0
}
 800684e:	4618      	mov	r0, r3
 8006850:	3714      	adds	r7, #20
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr
	...

0800685c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800685c:	b480      	push	{r7}
 800685e:	b085      	sub	sp, #20
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
 8006864:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	781b      	ldrb	r3, [r3, #0]
 800686e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	785b      	ldrb	r3, [r3, #1]
 8006874:	2b01      	cmp	r3, #1
 8006876:	d161      	bne.n	800693c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	015a      	lsls	r2, r3, #5
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	4413      	add	r3, r2
 8006880:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800688a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800688e:	d11f      	bne.n	80068d0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	015a      	lsls	r2, r3, #5
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	4413      	add	r3, r2
 8006898:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	68ba      	ldr	r2, [r7, #8]
 80068a0:	0151      	lsls	r1, r2, #5
 80068a2:	68fa      	ldr	r2, [r7, #12]
 80068a4:	440a      	add	r2, r1
 80068a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068aa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80068ae:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	015a      	lsls	r2, r3, #5
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	4413      	add	r3, r2
 80068b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68ba      	ldr	r2, [r7, #8]
 80068c0:	0151      	lsls	r1, r2, #5
 80068c2:	68fa      	ldr	r2, [r7, #12]
 80068c4:	440a      	add	r2, r1
 80068c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068ca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80068ce:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	781b      	ldrb	r3, [r3, #0]
 80068dc:	f003 030f 	and.w	r3, r3, #15
 80068e0:	2101      	movs	r1, #1
 80068e2:	fa01 f303 	lsl.w	r3, r1, r3
 80068e6:	b29b      	uxth	r3, r3
 80068e8:	43db      	mvns	r3, r3
 80068ea:	68f9      	ldr	r1, [r7, #12]
 80068ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80068f0:	4013      	ands	r3, r2
 80068f2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068fa:	69da      	ldr	r2, [r3, #28]
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	781b      	ldrb	r3, [r3, #0]
 8006900:	f003 030f 	and.w	r3, r3, #15
 8006904:	2101      	movs	r1, #1
 8006906:	fa01 f303 	lsl.w	r3, r1, r3
 800690a:	b29b      	uxth	r3, r3
 800690c:	43db      	mvns	r3, r3
 800690e:	68f9      	ldr	r1, [r7, #12]
 8006910:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006914:	4013      	ands	r3, r2
 8006916:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	015a      	lsls	r2, r3, #5
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	4413      	add	r3, r2
 8006920:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	0159      	lsls	r1, r3, #5
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	440b      	add	r3, r1
 800692e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006932:	4619      	mov	r1, r3
 8006934:	4b35      	ldr	r3, [pc, #212]	@ (8006a0c <USB_DeactivateEndpoint+0x1b0>)
 8006936:	4013      	ands	r3, r2
 8006938:	600b      	str	r3, [r1, #0]
 800693a:	e060      	b.n	80069fe <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	015a      	lsls	r2, r3, #5
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	4413      	add	r3, r2
 8006944:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800694e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006952:	d11f      	bne.n	8006994 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	015a      	lsls	r2, r3, #5
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	4413      	add	r3, r2
 800695c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	68ba      	ldr	r2, [r7, #8]
 8006964:	0151      	lsls	r1, r2, #5
 8006966:	68fa      	ldr	r2, [r7, #12]
 8006968:	440a      	add	r2, r1
 800696a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800696e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006972:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	015a      	lsls	r2, r3, #5
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	4413      	add	r3, r2
 800697c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	68ba      	ldr	r2, [r7, #8]
 8006984:	0151      	lsls	r1, r2, #5
 8006986:	68fa      	ldr	r2, [r7, #12]
 8006988:	440a      	add	r2, r1
 800698a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800698e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006992:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800699a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	781b      	ldrb	r3, [r3, #0]
 80069a0:	f003 030f 	and.w	r3, r3, #15
 80069a4:	2101      	movs	r1, #1
 80069a6:	fa01 f303 	lsl.w	r3, r1, r3
 80069aa:	041b      	lsls	r3, r3, #16
 80069ac:	43db      	mvns	r3, r3
 80069ae:	68f9      	ldr	r1, [r7, #12]
 80069b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80069b4:	4013      	ands	r3, r2
 80069b6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069be:	69da      	ldr	r2, [r3, #28]
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	781b      	ldrb	r3, [r3, #0]
 80069c4:	f003 030f 	and.w	r3, r3, #15
 80069c8:	2101      	movs	r1, #1
 80069ca:	fa01 f303 	lsl.w	r3, r1, r3
 80069ce:	041b      	lsls	r3, r3, #16
 80069d0:	43db      	mvns	r3, r3
 80069d2:	68f9      	ldr	r1, [r7, #12]
 80069d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80069d8:	4013      	ands	r3, r2
 80069da:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	015a      	lsls	r2, r3, #5
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	4413      	add	r3, r2
 80069e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	0159      	lsls	r1, r3, #5
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	440b      	add	r3, r1
 80069f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069f6:	4619      	mov	r1, r3
 80069f8:	4b05      	ldr	r3, [pc, #20]	@ (8006a10 <USB_DeactivateEndpoint+0x1b4>)
 80069fa:	4013      	ands	r3, r2
 80069fc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80069fe:	2300      	movs	r3, #0
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	3714      	adds	r7, #20
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr
 8006a0c:	ec337800 	.word	0xec337800
 8006a10:	eff37800 	.word	0xeff37800

08006a14 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b08a      	sub	sp, #40	@ 0x28
 8006a18:	af02      	add	r7, sp, #8
 8006a1a:	60f8      	str	r0, [r7, #12]
 8006a1c:	60b9      	str	r1, [r7, #8]
 8006a1e:	4613      	mov	r3, r2
 8006a20:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	781b      	ldrb	r3, [r3, #0]
 8006a2a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	785b      	ldrb	r3, [r3, #1]
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	f040 817f 	bne.w	8006d34 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	691b      	ldr	r3, [r3, #16]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d132      	bne.n	8006aa4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006a3e:	69bb      	ldr	r3, [r7, #24]
 8006a40:	015a      	lsls	r2, r3, #5
 8006a42:	69fb      	ldr	r3, [r7, #28]
 8006a44:	4413      	add	r3, r2
 8006a46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a4a:	691b      	ldr	r3, [r3, #16]
 8006a4c:	69ba      	ldr	r2, [r7, #24]
 8006a4e:	0151      	lsls	r1, r2, #5
 8006a50:	69fa      	ldr	r2, [r7, #28]
 8006a52:	440a      	add	r2, r1
 8006a54:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a58:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006a5c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006a60:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006a62:	69bb      	ldr	r3, [r7, #24]
 8006a64:	015a      	lsls	r2, r3, #5
 8006a66:	69fb      	ldr	r3, [r7, #28]
 8006a68:	4413      	add	r3, r2
 8006a6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a6e:	691b      	ldr	r3, [r3, #16]
 8006a70:	69ba      	ldr	r2, [r7, #24]
 8006a72:	0151      	lsls	r1, r2, #5
 8006a74:	69fa      	ldr	r2, [r7, #28]
 8006a76:	440a      	add	r2, r1
 8006a78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a7c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006a80:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006a82:	69bb      	ldr	r3, [r7, #24]
 8006a84:	015a      	lsls	r2, r3, #5
 8006a86:	69fb      	ldr	r3, [r7, #28]
 8006a88:	4413      	add	r3, r2
 8006a8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a8e:	691b      	ldr	r3, [r3, #16]
 8006a90:	69ba      	ldr	r2, [r7, #24]
 8006a92:	0151      	lsls	r1, r2, #5
 8006a94:	69fa      	ldr	r2, [r7, #28]
 8006a96:	440a      	add	r2, r1
 8006a98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a9c:	0cdb      	lsrs	r3, r3, #19
 8006a9e:	04db      	lsls	r3, r3, #19
 8006aa0:	6113      	str	r3, [r2, #16]
 8006aa2:	e097      	b.n	8006bd4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006aa4:	69bb      	ldr	r3, [r7, #24]
 8006aa6:	015a      	lsls	r2, r3, #5
 8006aa8:	69fb      	ldr	r3, [r7, #28]
 8006aaa:	4413      	add	r3, r2
 8006aac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ab0:	691b      	ldr	r3, [r3, #16]
 8006ab2:	69ba      	ldr	r2, [r7, #24]
 8006ab4:	0151      	lsls	r1, r2, #5
 8006ab6:	69fa      	ldr	r2, [r7, #28]
 8006ab8:	440a      	add	r2, r1
 8006aba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006abe:	0cdb      	lsrs	r3, r3, #19
 8006ac0:	04db      	lsls	r3, r3, #19
 8006ac2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006ac4:	69bb      	ldr	r3, [r7, #24]
 8006ac6:	015a      	lsls	r2, r3, #5
 8006ac8:	69fb      	ldr	r3, [r7, #28]
 8006aca:	4413      	add	r3, r2
 8006acc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ad0:	691b      	ldr	r3, [r3, #16]
 8006ad2:	69ba      	ldr	r2, [r7, #24]
 8006ad4:	0151      	lsls	r1, r2, #5
 8006ad6:	69fa      	ldr	r2, [r7, #28]
 8006ad8:	440a      	add	r2, r1
 8006ada:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ade:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006ae2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006ae6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006ae8:	69bb      	ldr	r3, [r7, #24]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d11a      	bne.n	8006b24 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	691a      	ldr	r2, [r3, #16]
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d903      	bls.n	8006b02 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	689a      	ldr	r2, [r3, #8]
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006b02:	69bb      	ldr	r3, [r7, #24]
 8006b04:	015a      	lsls	r2, r3, #5
 8006b06:	69fb      	ldr	r3, [r7, #28]
 8006b08:	4413      	add	r3, r2
 8006b0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b0e:	691b      	ldr	r3, [r3, #16]
 8006b10:	69ba      	ldr	r2, [r7, #24]
 8006b12:	0151      	lsls	r1, r2, #5
 8006b14:	69fa      	ldr	r2, [r7, #28]
 8006b16:	440a      	add	r2, r1
 8006b18:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b1c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006b20:	6113      	str	r3, [r2, #16]
 8006b22:	e044      	b.n	8006bae <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	691a      	ldr	r2, [r3, #16]
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	689b      	ldr	r3, [r3, #8]
 8006b2c:	4413      	add	r3, r2
 8006b2e:	1e5a      	subs	r2, r3, #1
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b38:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006b3a:	69bb      	ldr	r3, [r7, #24]
 8006b3c:	015a      	lsls	r2, r3, #5
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	4413      	add	r3, r2
 8006b42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b46:	691a      	ldr	r2, [r3, #16]
 8006b48:	8afb      	ldrh	r3, [r7, #22]
 8006b4a:	04d9      	lsls	r1, r3, #19
 8006b4c:	4ba4      	ldr	r3, [pc, #656]	@ (8006de0 <USB_EPStartXfer+0x3cc>)
 8006b4e:	400b      	ands	r3, r1
 8006b50:	69b9      	ldr	r1, [r7, #24]
 8006b52:	0148      	lsls	r0, r1, #5
 8006b54:	69f9      	ldr	r1, [r7, #28]
 8006b56:	4401      	add	r1, r0
 8006b58:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	791b      	ldrb	r3, [r3, #4]
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	d122      	bne.n	8006bae <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006b68:	69bb      	ldr	r3, [r7, #24]
 8006b6a:	015a      	lsls	r2, r3, #5
 8006b6c:	69fb      	ldr	r3, [r7, #28]
 8006b6e:	4413      	add	r3, r2
 8006b70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b74:	691b      	ldr	r3, [r3, #16]
 8006b76:	69ba      	ldr	r2, [r7, #24]
 8006b78:	0151      	lsls	r1, r2, #5
 8006b7a:	69fa      	ldr	r2, [r7, #28]
 8006b7c:	440a      	add	r2, r1
 8006b7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b82:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006b86:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006b88:	69bb      	ldr	r3, [r7, #24]
 8006b8a:	015a      	lsls	r2, r3, #5
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	4413      	add	r3, r2
 8006b90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b94:	691a      	ldr	r2, [r3, #16]
 8006b96:	8afb      	ldrh	r3, [r7, #22]
 8006b98:	075b      	lsls	r3, r3, #29
 8006b9a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8006b9e:	69b9      	ldr	r1, [r7, #24]
 8006ba0:	0148      	lsls	r0, r1, #5
 8006ba2:	69f9      	ldr	r1, [r7, #28]
 8006ba4:	4401      	add	r1, r0
 8006ba6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006baa:	4313      	orrs	r3, r2
 8006bac:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006bae:	69bb      	ldr	r3, [r7, #24]
 8006bb0:	015a      	lsls	r2, r3, #5
 8006bb2:	69fb      	ldr	r3, [r7, #28]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bba:	691a      	ldr	r2, [r3, #16]
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	691b      	ldr	r3, [r3, #16]
 8006bc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bc4:	69b9      	ldr	r1, [r7, #24]
 8006bc6:	0148      	lsls	r0, r1, #5
 8006bc8:	69f9      	ldr	r1, [r7, #28]
 8006bca:	4401      	add	r1, r0
 8006bcc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006bd4:	79fb      	ldrb	r3, [r7, #7]
 8006bd6:	2b01      	cmp	r3, #1
 8006bd8:	d14b      	bne.n	8006c72 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	69db      	ldr	r3, [r3, #28]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d009      	beq.n	8006bf6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006be2:	69bb      	ldr	r3, [r7, #24]
 8006be4:	015a      	lsls	r2, r3, #5
 8006be6:	69fb      	ldr	r3, [r7, #28]
 8006be8:	4413      	add	r3, r2
 8006bea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bee:	461a      	mov	r2, r3
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	69db      	ldr	r3, [r3, #28]
 8006bf4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	791b      	ldrb	r3, [r3, #4]
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d128      	bne.n	8006c50 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006bfe:	69fb      	ldr	r3, [r7, #28]
 8006c00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c04:	689b      	ldr	r3, [r3, #8]
 8006c06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d110      	bne.n	8006c30 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006c0e:	69bb      	ldr	r3, [r7, #24]
 8006c10:	015a      	lsls	r2, r3, #5
 8006c12:	69fb      	ldr	r3, [r7, #28]
 8006c14:	4413      	add	r3, r2
 8006c16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	69ba      	ldr	r2, [r7, #24]
 8006c1e:	0151      	lsls	r1, r2, #5
 8006c20:	69fa      	ldr	r2, [r7, #28]
 8006c22:	440a      	add	r2, r1
 8006c24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c28:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006c2c:	6013      	str	r3, [r2, #0]
 8006c2e:	e00f      	b.n	8006c50 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006c30:	69bb      	ldr	r3, [r7, #24]
 8006c32:	015a      	lsls	r2, r3, #5
 8006c34:	69fb      	ldr	r3, [r7, #28]
 8006c36:	4413      	add	r3, r2
 8006c38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	69ba      	ldr	r2, [r7, #24]
 8006c40:	0151      	lsls	r1, r2, #5
 8006c42:	69fa      	ldr	r2, [r7, #28]
 8006c44:	440a      	add	r2, r1
 8006c46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c4e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006c50:	69bb      	ldr	r3, [r7, #24]
 8006c52:	015a      	lsls	r2, r3, #5
 8006c54:	69fb      	ldr	r3, [r7, #28]
 8006c56:	4413      	add	r3, r2
 8006c58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	69ba      	ldr	r2, [r7, #24]
 8006c60:	0151      	lsls	r1, r2, #5
 8006c62:	69fa      	ldr	r2, [r7, #28]
 8006c64:	440a      	add	r2, r1
 8006c66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c6a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006c6e:	6013      	str	r3, [r2, #0]
 8006c70:	e166      	b.n	8006f40 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	015a      	lsls	r2, r3, #5
 8006c76:	69fb      	ldr	r3, [r7, #28]
 8006c78:	4413      	add	r3, r2
 8006c7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	69ba      	ldr	r2, [r7, #24]
 8006c82:	0151      	lsls	r1, r2, #5
 8006c84:	69fa      	ldr	r2, [r7, #28]
 8006c86:	440a      	add	r2, r1
 8006c88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c8c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006c90:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	791b      	ldrb	r3, [r3, #4]
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	d015      	beq.n	8006cc6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	691b      	ldr	r3, [r3, #16]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	f000 814e 	beq.w	8006f40 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006ca4:	69fb      	ldr	r3, [r7, #28]
 8006ca6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006caa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	781b      	ldrb	r3, [r3, #0]
 8006cb0:	f003 030f 	and.w	r3, r3, #15
 8006cb4:	2101      	movs	r1, #1
 8006cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8006cba:	69f9      	ldr	r1, [r7, #28]
 8006cbc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	634b      	str	r3, [r1, #52]	@ 0x34
 8006cc4:	e13c      	b.n	8006f40 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006cc6:	69fb      	ldr	r3, [r7, #28]
 8006cc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d110      	bne.n	8006cf8 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006cd6:	69bb      	ldr	r3, [r7, #24]
 8006cd8:	015a      	lsls	r2, r3, #5
 8006cda:	69fb      	ldr	r3, [r7, #28]
 8006cdc:	4413      	add	r3, r2
 8006cde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	69ba      	ldr	r2, [r7, #24]
 8006ce6:	0151      	lsls	r1, r2, #5
 8006ce8:	69fa      	ldr	r2, [r7, #28]
 8006cea:	440a      	add	r2, r1
 8006cec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cf0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006cf4:	6013      	str	r3, [r2, #0]
 8006cf6:	e00f      	b.n	8006d18 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006cf8:	69bb      	ldr	r3, [r7, #24]
 8006cfa:	015a      	lsls	r2, r3, #5
 8006cfc:	69fb      	ldr	r3, [r7, #28]
 8006cfe:	4413      	add	r3, r2
 8006d00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	69ba      	ldr	r2, [r7, #24]
 8006d08:	0151      	lsls	r1, r2, #5
 8006d0a:	69fa      	ldr	r2, [r7, #28]
 8006d0c:	440a      	add	r2, r1
 8006d0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d16:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	68d9      	ldr	r1, [r3, #12]
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	781a      	ldrb	r2, [r3, #0]
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	691b      	ldr	r3, [r3, #16]
 8006d24:	b298      	uxth	r0, r3
 8006d26:	79fb      	ldrb	r3, [r7, #7]
 8006d28:	9300      	str	r3, [sp, #0]
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	68f8      	ldr	r0, [r7, #12]
 8006d2e:	f000 f9b9 	bl	80070a4 <USB_WritePacket>
 8006d32:	e105      	b.n	8006f40 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006d34:	69bb      	ldr	r3, [r7, #24]
 8006d36:	015a      	lsls	r2, r3, #5
 8006d38:	69fb      	ldr	r3, [r7, #28]
 8006d3a:	4413      	add	r3, r2
 8006d3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d40:	691b      	ldr	r3, [r3, #16]
 8006d42:	69ba      	ldr	r2, [r7, #24]
 8006d44:	0151      	lsls	r1, r2, #5
 8006d46:	69fa      	ldr	r2, [r7, #28]
 8006d48:	440a      	add	r2, r1
 8006d4a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d4e:	0cdb      	lsrs	r3, r3, #19
 8006d50:	04db      	lsls	r3, r3, #19
 8006d52:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006d54:	69bb      	ldr	r3, [r7, #24]
 8006d56:	015a      	lsls	r2, r3, #5
 8006d58:	69fb      	ldr	r3, [r7, #28]
 8006d5a:	4413      	add	r3, r2
 8006d5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d60:	691b      	ldr	r3, [r3, #16]
 8006d62:	69ba      	ldr	r2, [r7, #24]
 8006d64:	0151      	lsls	r1, r2, #5
 8006d66:	69fa      	ldr	r2, [r7, #28]
 8006d68:	440a      	add	r2, r1
 8006d6a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d6e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006d72:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006d76:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006d78:	69bb      	ldr	r3, [r7, #24]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d132      	bne.n	8006de4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	691b      	ldr	r3, [r3, #16]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d003      	beq.n	8006d8e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	689a      	ldr	r2, [r3, #8]
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	689a      	ldr	r2, [r3, #8]
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006d96:	69bb      	ldr	r3, [r7, #24]
 8006d98:	015a      	lsls	r2, r3, #5
 8006d9a:	69fb      	ldr	r3, [r7, #28]
 8006d9c:	4413      	add	r3, r2
 8006d9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006da2:	691a      	ldr	r2, [r3, #16]
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	6a1b      	ldr	r3, [r3, #32]
 8006da8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dac:	69b9      	ldr	r1, [r7, #24]
 8006dae:	0148      	lsls	r0, r1, #5
 8006db0:	69f9      	ldr	r1, [r7, #28]
 8006db2:	4401      	add	r1, r0
 8006db4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006db8:	4313      	orrs	r3, r2
 8006dba:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	015a      	lsls	r2, r3, #5
 8006dc0:	69fb      	ldr	r3, [r7, #28]
 8006dc2:	4413      	add	r3, r2
 8006dc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dc8:	691b      	ldr	r3, [r3, #16]
 8006dca:	69ba      	ldr	r2, [r7, #24]
 8006dcc:	0151      	lsls	r1, r2, #5
 8006dce:	69fa      	ldr	r2, [r7, #28]
 8006dd0:	440a      	add	r2, r1
 8006dd2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006dd6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006dda:	6113      	str	r3, [r2, #16]
 8006ddc:	e062      	b.n	8006ea4 <USB_EPStartXfer+0x490>
 8006dde:	bf00      	nop
 8006de0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	691b      	ldr	r3, [r3, #16]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d123      	bne.n	8006e34 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006dec:	69bb      	ldr	r3, [r7, #24]
 8006dee:	015a      	lsls	r2, r3, #5
 8006df0:	69fb      	ldr	r3, [r7, #28]
 8006df2:	4413      	add	r3, r2
 8006df4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006df8:	691a      	ldr	r2, [r3, #16]
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e02:	69b9      	ldr	r1, [r7, #24]
 8006e04:	0148      	lsls	r0, r1, #5
 8006e06:	69f9      	ldr	r1, [r7, #28]
 8006e08:	4401      	add	r1, r0
 8006e0a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006e12:	69bb      	ldr	r3, [r7, #24]
 8006e14:	015a      	lsls	r2, r3, #5
 8006e16:	69fb      	ldr	r3, [r7, #28]
 8006e18:	4413      	add	r3, r2
 8006e1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e1e:	691b      	ldr	r3, [r3, #16]
 8006e20:	69ba      	ldr	r2, [r7, #24]
 8006e22:	0151      	lsls	r1, r2, #5
 8006e24:	69fa      	ldr	r2, [r7, #28]
 8006e26:	440a      	add	r2, r1
 8006e28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e2c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006e30:	6113      	str	r3, [r2, #16]
 8006e32:	e037      	b.n	8006ea4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	691a      	ldr	r2, [r3, #16]
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	4413      	add	r3, r2
 8006e3e:	1e5a      	subs	r2, r3, #1
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	689b      	ldr	r3, [r3, #8]
 8006e44:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e48:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	689b      	ldr	r3, [r3, #8]
 8006e4e:	8afa      	ldrh	r2, [r7, #22]
 8006e50:	fb03 f202 	mul.w	r2, r3, r2
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006e58:	69bb      	ldr	r3, [r7, #24]
 8006e5a:	015a      	lsls	r2, r3, #5
 8006e5c:	69fb      	ldr	r3, [r7, #28]
 8006e5e:	4413      	add	r3, r2
 8006e60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e64:	691a      	ldr	r2, [r3, #16]
 8006e66:	8afb      	ldrh	r3, [r7, #22]
 8006e68:	04d9      	lsls	r1, r3, #19
 8006e6a:	4b38      	ldr	r3, [pc, #224]	@ (8006f4c <USB_EPStartXfer+0x538>)
 8006e6c:	400b      	ands	r3, r1
 8006e6e:	69b9      	ldr	r1, [r7, #24]
 8006e70:	0148      	lsls	r0, r1, #5
 8006e72:	69f9      	ldr	r1, [r7, #28]
 8006e74:	4401      	add	r1, r0
 8006e76:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006e7e:	69bb      	ldr	r3, [r7, #24]
 8006e80:	015a      	lsls	r2, r3, #5
 8006e82:	69fb      	ldr	r3, [r7, #28]
 8006e84:	4413      	add	r3, r2
 8006e86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e8a:	691a      	ldr	r2, [r3, #16]
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	6a1b      	ldr	r3, [r3, #32]
 8006e90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e94:	69b9      	ldr	r1, [r7, #24]
 8006e96:	0148      	lsls	r0, r1, #5
 8006e98:	69f9      	ldr	r1, [r7, #28]
 8006e9a:	4401      	add	r1, r0
 8006e9c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006ea0:	4313      	orrs	r3, r2
 8006ea2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006ea4:	79fb      	ldrb	r3, [r7, #7]
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d10d      	bne.n	8006ec6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	68db      	ldr	r3, [r3, #12]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d009      	beq.n	8006ec6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	68d9      	ldr	r1, [r3, #12]
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	015a      	lsls	r2, r3, #5
 8006eba:	69fb      	ldr	r3, [r7, #28]
 8006ebc:	4413      	add	r3, r2
 8006ebe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ec2:	460a      	mov	r2, r1
 8006ec4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	791b      	ldrb	r3, [r3, #4]
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d128      	bne.n	8006f20 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006ece:	69fb      	ldr	r3, [r7, #28]
 8006ed0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d110      	bne.n	8006f00 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	015a      	lsls	r2, r3, #5
 8006ee2:	69fb      	ldr	r3, [r7, #28]
 8006ee4:	4413      	add	r3, r2
 8006ee6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	69ba      	ldr	r2, [r7, #24]
 8006eee:	0151      	lsls	r1, r2, #5
 8006ef0:	69fa      	ldr	r2, [r7, #28]
 8006ef2:	440a      	add	r2, r1
 8006ef4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ef8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006efc:	6013      	str	r3, [r2, #0]
 8006efe:	e00f      	b.n	8006f20 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006f00:	69bb      	ldr	r3, [r7, #24]
 8006f02:	015a      	lsls	r2, r3, #5
 8006f04:	69fb      	ldr	r3, [r7, #28]
 8006f06:	4413      	add	r3, r2
 8006f08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	69ba      	ldr	r2, [r7, #24]
 8006f10:	0151      	lsls	r1, r2, #5
 8006f12:	69fa      	ldr	r2, [r7, #28]
 8006f14:	440a      	add	r2, r1
 8006f16:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f1e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006f20:	69bb      	ldr	r3, [r7, #24]
 8006f22:	015a      	lsls	r2, r3, #5
 8006f24:	69fb      	ldr	r3, [r7, #28]
 8006f26:	4413      	add	r3, r2
 8006f28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	69ba      	ldr	r2, [r7, #24]
 8006f30:	0151      	lsls	r1, r2, #5
 8006f32:	69fa      	ldr	r2, [r7, #28]
 8006f34:	440a      	add	r2, r1
 8006f36:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f3a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006f3e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006f40:	2300      	movs	r3, #0
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	3720      	adds	r7, #32
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}
 8006f4a:	bf00      	nop
 8006f4c:	1ff80000 	.word	0x1ff80000

08006f50 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b087      	sub	sp, #28
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	785b      	ldrb	r3, [r3, #1]
 8006f6a:	2b01      	cmp	r3, #1
 8006f6c:	d14a      	bne.n	8007004 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	781b      	ldrb	r3, [r3, #0]
 8006f72:	015a      	lsls	r2, r3, #5
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	4413      	add	r3, r2
 8006f78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f86:	f040 8086 	bne.w	8007096 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	781b      	ldrb	r3, [r3, #0]
 8006f8e:	015a      	lsls	r2, r3, #5
 8006f90:	693b      	ldr	r3, [r7, #16]
 8006f92:	4413      	add	r3, r2
 8006f94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	683a      	ldr	r2, [r7, #0]
 8006f9c:	7812      	ldrb	r2, [r2, #0]
 8006f9e:	0151      	lsls	r1, r2, #5
 8006fa0:	693a      	ldr	r2, [r7, #16]
 8006fa2:	440a      	add	r2, r1
 8006fa4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006fa8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006fac:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	781b      	ldrb	r3, [r3, #0]
 8006fb2:	015a      	lsls	r2, r3, #5
 8006fb4:	693b      	ldr	r3, [r7, #16]
 8006fb6:	4413      	add	r3, r2
 8006fb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	683a      	ldr	r2, [r7, #0]
 8006fc0:	7812      	ldrb	r2, [r2, #0]
 8006fc2:	0151      	lsls	r1, r2, #5
 8006fc4:	693a      	ldr	r2, [r7, #16]
 8006fc6:	440a      	add	r2, r1
 8006fc8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006fcc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006fd0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	3301      	adds	r3, #1
 8006fd6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d902      	bls.n	8006fe8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	75fb      	strb	r3, [r7, #23]
          break;
 8006fe6:	e056      	b.n	8007096 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	781b      	ldrb	r3, [r3, #0]
 8006fec:	015a      	lsls	r2, r3, #5
 8006fee:	693b      	ldr	r3, [r7, #16]
 8006ff0:	4413      	add	r3, r2
 8006ff2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ffc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007000:	d0e7      	beq.n	8006fd2 <USB_EPStopXfer+0x82>
 8007002:	e048      	b.n	8007096 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	781b      	ldrb	r3, [r3, #0]
 8007008:	015a      	lsls	r2, r3, #5
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	4413      	add	r3, r2
 800700e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007018:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800701c:	d13b      	bne.n	8007096 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	781b      	ldrb	r3, [r3, #0]
 8007022:	015a      	lsls	r2, r3, #5
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	4413      	add	r3, r2
 8007028:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	683a      	ldr	r2, [r7, #0]
 8007030:	7812      	ldrb	r2, [r2, #0]
 8007032:	0151      	lsls	r1, r2, #5
 8007034:	693a      	ldr	r2, [r7, #16]
 8007036:	440a      	add	r2, r1
 8007038:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800703c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007040:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	781b      	ldrb	r3, [r3, #0]
 8007046:	015a      	lsls	r2, r3, #5
 8007048:	693b      	ldr	r3, [r7, #16]
 800704a:	4413      	add	r3, r2
 800704c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	683a      	ldr	r2, [r7, #0]
 8007054:	7812      	ldrb	r2, [r2, #0]
 8007056:	0151      	lsls	r1, r2, #5
 8007058:	693a      	ldr	r2, [r7, #16]
 800705a:	440a      	add	r2, r1
 800705c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007060:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007064:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	3301      	adds	r3, #1
 800706a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007072:	4293      	cmp	r3, r2
 8007074:	d902      	bls.n	800707c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007076:	2301      	movs	r3, #1
 8007078:	75fb      	strb	r3, [r7, #23]
          break;
 800707a:	e00c      	b.n	8007096 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	781b      	ldrb	r3, [r3, #0]
 8007080:	015a      	lsls	r2, r3, #5
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	4413      	add	r3, r2
 8007086:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007090:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007094:	d0e7      	beq.n	8007066 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007096:	7dfb      	ldrb	r3, [r7, #23]
}
 8007098:	4618      	mov	r0, r3
 800709a:	371c      	adds	r7, #28
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr

080070a4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b089      	sub	sp, #36	@ 0x24
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	60f8      	str	r0, [r7, #12]
 80070ac:	60b9      	str	r1, [r7, #8]
 80070ae:	4611      	mov	r1, r2
 80070b0:	461a      	mov	r2, r3
 80070b2:	460b      	mov	r3, r1
 80070b4:	71fb      	strb	r3, [r7, #7]
 80070b6:	4613      	mov	r3, r2
 80070b8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80070c2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d123      	bne.n	8007112 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80070ca:	88bb      	ldrh	r3, [r7, #4]
 80070cc:	3303      	adds	r3, #3
 80070ce:	089b      	lsrs	r3, r3, #2
 80070d0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80070d2:	2300      	movs	r3, #0
 80070d4:	61bb      	str	r3, [r7, #24]
 80070d6:	e018      	b.n	800710a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80070d8:	79fb      	ldrb	r3, [r7, #7]
 80070da:	031a      	lsls	r2, r3, #12
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	4413      	add	r3, r2
 80070e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80070e4:	461a      	mov	r2, r3
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	6013      	str	r3, [r2, #0]
      pSrc++;
 80070ec:	69fb      	ldr	r3, [r7, #28]
 80070ee:	3301      	adds	r3, #1
 80070f0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	3301      	adds	r3, #1
 80070f6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80070f8:	69fb      	ldr	r3, [r7, #28]
 80070fa:	3301      	adds	r3, #1
 80070fc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80070fe:	69fb      	ldr	r3, [r7, #28]
 8007100:	3301      	adds	r3, #1
 8007102:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007104:	69bb      	ldr	r3, [r7, #24]
 8007106:	3301      	adds	r3, #1
 8007108:	61bb      	str	r3, [r7, #24]
 800710a:	69ba      	ldr	r2, [r7, #24]
 800710c:	693b      	ldr	r3, [r7, #16]
 800710e:	429a      	cmp	r2, r3
 8007110:	d3e2      	bcc.n	80070d8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007112:	2300      	movs	r3, #0
}
 8007114:	4618      	mov	r0, r3
 8007116:	3724      	adds	r7, #36	@ 0x24
 8007118:	46bd      	mov	sp, r7
 800711a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711e:	4770      	bx	lr

08007120 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007120:	b480      	push	{r7}
 8007122:	b08b      	sub	sp, #44	@ 0x2c
 8007124:	af00      	add	r7, sp, #0
 8007126:	60f8      	str	r0, [r7, #12]
 8007128:	60b9      	str	r1, [r7, #8]
 800712a:	4613      	mov	r3, r2
 800712c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007136:	88fb      	ldrh	r3, [r7, #6]
 8007138:	089b      	lsrs	r3, r3, #2
 800713a:	b29b      	uxth	r3, r3
 800713c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800713e:	88fb      	ldrh	r3, [r7, #6]
 8007140:	f003 0303 	and.w	r3, r3, #3
 8007144:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007146:	2300      	movs	r3, #0
 8007148:	623b      	str	r3, [r7, #32]
 800714a:	e014      	b.n	8007176 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800714c:	69bb      	ldr	r3, [r7, #24]
 800714e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007152:	681a      	ldr	r2, [r3, #0]
 8007154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007156:	601a      	str	r2, [r3, #0]
    pDest++;
 8007158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715a:	3301      	adds	r3, #1
 800715c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800715e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007160:	3301      	adds	r3, #1
 8007162:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007166:	3301      	adds	r3, #1
 8007168:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800716a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800716c:	3301      	adds	r3, #1
 800716e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007170:	6a3b      	ldr	r3, [r7, #32]
 8007172:	3301      	adds	r3, #1
 8007174:	623b      	str	r3, [r7, #32]
 8007176:	6a3a      	ldr	r2, [r7, #32]
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	429a      	cmp	r2, r3
 800717c:	d3e6      	bcc.n	800714c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800717e:	8bfb      	ldrh	r3, [r7, #30]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d01e      	beq.n	80071c2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007184:	2300      	movs	r3, #0
 8007186:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007188:	69bb      	ldr	r3, [r7, #24]
 800718a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800718e:	461a      	mov	r2, r3
 8007190:	f107 0310 	add.w	r3, r7, #16
 8007194:	6812      	ldr	r2, [r2, #0]
 8007196:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007198:	693a      	ldr	r2, [r7, #16]
 800719a:	6a3b      	ldr	r3, [r7, #32]
 800719c:	b2db      	uxtb	r3, r3
 800719e:	00db      	lsls	r3, r3, #3
 80071a0:	fa22 f303 	lsr.w	r3, r2, r3
 80071a4:	b2da      	uxtb	r2, r3
 80071a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a8:	701a      	strb	r2, [r3, #0]
      i++;
 80071aa:	6a3b      	ldr	r3, [r7, #32]
 80071ac:	3301      	adds	r3, #1
 80071ae:	623b      	str	r3, [r7, #32]
      pDest++;
 80071b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b2:	3301      	adds	r3, #1
 80071b4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80071b6:	8bfb      	ldrh	r3, [r7, #30]
 80071b8:	3b01      	subs	r3, #1
 80071ba:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80071bc:	8bfb      	ldrh	r3, [r7, #30]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d1ea      	bne.n	8007198 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80071c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	372c      	adds	r7, #44	@ 0x2c
 80071c8:	46bd      	mov	sp, r7
 80071ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ce:	4770      	bx	lr

080071d0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b085      	sub	sp, #20
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
 80071d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	781b      	ldrb	r3, [r3, #0]
 80071e2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	785b      	ldrb	r3, [r3, #1]
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d12c      	bne.n	8007246 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	015a      	lsls	r2, r3, #5
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	4413      	add	r3, r2
 80071f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	db12      	blt.n	8007224 <USB_EPSetStall+0x54>
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d00f      	beq.n	8007224 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	015a      	lsls	r2, r3, #5
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	4413      	add	r3, r2
 800720c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	68ba      	ldr	r2, [r7, #8]
 8007214:	0151      	lsls	r1, r2, #5
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	440a      	add	r2, r1
 800721a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800721e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007222:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	015a      	lsls	r2, r3, #5
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	4413      	add	r3, r2
 800722c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	68ba      	ldr	r2, [r7, #8]
 8007234:	0151      	lsls	r1, r2, #5
 8007236:	68fa      	ldr	r2, [r7, #12]
 8007238:	440a      	add	r2, r1
 800723a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800723e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007242:	6013      	str	r3, [r2, #0]
 8007244:	e02b      	b.n	800729e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	015a      	lsls	r2, r3, #5
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	4413      	add	r3, r2
 800724e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	2b00      	cmp	r3, #0
 8007256:	db12      	blt.n	800727e <USB_EPSetStall+0xae>
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d00f      	beq.n	800727e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	015a      	lsls	r2, r3, #5
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	4413      	add	r3, r2
 8007266:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	68ba      	ldr	r2, [r7, #8]
 800726e:	0151      	lsls	r1, r2, #5
 8007270:	68fa      	ldr	r2, [r7, #12]
 8007272:	440a      	add	r2, r1
 8007274:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007278:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800727c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	015a      	lsls	r2, r3, #5
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	4413      	add	r3, r2
 8007286:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	68ba      	ldr	r2, [r7, #8]
 800728e:	0151      	lsls	r1, r2, #5
 8007290:	68fa      	ldr	r2, [r7, #12]
 8007292:	440a      	add	r2, r1
 8007294:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007298:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800729c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800729e:	2300      	movs	r3, #0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3714      	adds	r7, #20
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b085      	sub	sp, #20
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	781b      	ldrb	r3, [r3, #0]
 80072be:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	785b      	ldrb	r3, [r3, #1]
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d128      	bne.n	800731a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	015a      	lsls	r2, r3, #5
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	4413      	add	r3, r2
 80072d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	68ba      	ldr	r2, [r7, #8]
 80072d8:	0151      	lsls	r1, r2, #5
 80072da:	68fa      	ldr	r2, [r7, #12]
 80072dc:	440a      	add	r2, r1
 80072de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072e2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80072e6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	791b      	ldrb	r3, [r3, #4]
 80072ec:	2b03      	cmp	r3, #3
 80072ee:	d003      	beq.n	80072f8 <USB_EPClearStall+0x4c>
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	791b      	ldrb	r3, [r3, #4]
 80072f4:	2b02      	cmp	r3, #2
 80072f6:	d138      	bne.n	800736a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	015a      	lsls	r2, r3, #5
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	4413      	add	r3, r2
 8007300:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	68ba      	ldr	r2, [r7, #8]
 8007308:	0151      	lsls	r1, r2, #5
 800730a:	68fa      	ldr	r2, [r7, #12]
 800730c:	440a      	add	r2, r1
 800730e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007312:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007316:	6013      	str	r3, [r2, #0]
 8007318:	e027      	b.n	800736a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	015a      	lsls	r2, r3, #5
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	4413      	add	r3, r2
 8007322:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	68ba      	ldr	r2, [r7, #8]
 800732a:	0151      	lsls	r1, r2, #5
 800732c:	68fa      	ldr	r2, [r7, #12]
 800732e:	440a      	add	r2, r1
 8007330:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007334:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007338:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	791b      	ldrb	r3, [r3, #4]
 800733e:	2b03      	cmp	r3, #3
 8007340:	d003      	beq.n	800734a <USB_EPClearStall+0x9e>
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	791b      	ldrb	r3, [r3, #4]
 8007346:	2b02      	cmp	r3, #2
 8007348:	d10f      	bne.n	800736a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	015a      	lsls	r2, r3, #5
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	4413      	add	r3, r2
 8007352:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	68ba      	ldr	r2, [r7, #8]
 800735a:	0151      	lsls	r1, r2, #5
 800735c:	68fa      	ldr	r2, [r7, #12]
 800735e:	440a      	add	r2, r1
 8007360:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007364:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007368:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800736a:	2300      	movs	r3, #0
}
 800736c:	4618      	mov	r0, r3
 800736e:	3714      	adds	r7, #20
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr

08007378 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007378:	b480      	push	{r7}
 800737a:	b085      	sub	sp, #20
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	460b      	mov	r3, r1
 8007382:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	68fa      	ldr	r2, [r7, #12]
 8007392:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007396:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800739a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	78fb      	ldrb	r3, [r7, #3]
 80073a6:	011b      	lsls	r3, r3, #4
 80073a8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80073ac:	68f9      	ldr	r1, [r7, #12]
 80073ae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073b2:	4313      	orrs	r3, r2
 80073b4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80073b6:	2300      	movs	r3, #0
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3714      	adds	r7, #20
 80073bc:	46bd      	mov	sp, r7
 80073be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c2:	4770      	bx	lr

080073c4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80073c4:	b480      	push	{r7}
 80073c6:	b085      	sub	sp, #20
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	68fa      	ldr	r2, [r7, #12]
 80073da:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80073de:	f023 0303 	bic.w	r3, r3, #3
 80073e2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073ea:	685b      	ldr	r3, [r3, #4]
 80073ec:	68fa      	ldr	r2, [r7, #12]
 80073ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80073f2:	f023 0302 	bic.w	r3, r3, #2
 80073f6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80073f8:	2300      	movs	r3, #0
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	3714      	adds	r7, #20
 80073fe:	46bd      	mov	sp, r7
 8007400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007404:	4770      	bx	lr

08007406 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007406:	b480      	push	{r7}
 8007408:	b085      	sub	sp, #20
 800740a:	af00      	add	r7, sp, #0
 800740c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68fa      	ldr	r2, [r7, #12]
 800741c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007420:	f023 0303 	bic.w	r3, r3, #3
 8007424:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	68fa      	ldr	r2, [r7, #12]
 8007430:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007434:	f043 0302 	orr.w	r3, r3, #2
 8007438:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800743a:	2300      	movs	r3, #0
}
 800743c:	4618      	mov	r0, r3
 800743e:	3714      	adds	r7, #20
 8007440:	46bd      	mov	sp, r7
 8007442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007446:	4770      	bx	lr

08007448 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007448:	b480      	push	{r7}
 800744a:	b085      	sub	sp, #20
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	695b      	ldr	r3, [r3, #20]
 8007454:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	699b      	ldr	r3, [r3, #24]
 800745a:	68fa      	ldr	r2, [r7, #12]
 800745c:	4013      	ands	r3, r2
 800745e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007460:	68fb      	ldr	r3, [r7, #12]
}
 8007462:	4618      	mov	r0, r3
 8007464:	3714      	adds	r7, #20
 8007466:	46bd      	mov	sp, r7
 8007468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746c:	4770      	bx	lr

0800746e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800746e:	b480      	push	{r7}
 8007470:	b085      	sub	sp, #20
 8007472:	af00      	add	r7, sp, #0
 8007474:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007480:	699b      	ldr	r3, [r3, #24]
 8007482:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800748a:	69db      	ldr	r3, [r3, #28]
 800748c:	68ba      	ldr	r2, [r7, #8]
 800748e:	4013      	ands	r3, r2
 8007490:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	0c1b      	lsrs	r3, r3, #16
}
 8007496:	4618      	mov	r0, r3
 8007498:	3714      	adds	r7, #20
 800749a:	46bd      	mov	sp, r7
 800749c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a0:	4770      	bx	lr

080074a2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80074a2:	b480      	push	{r7}
 80074a4:	b085      	sub	sp, #20
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074b4:	699b      	ldr	r3, [r3, #24]
 80074b6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074be:	69db      	ldr	r3, [r3, #28]
 80074c0:	68ba      	ldr	r2, [r7, #8]
 80074c2:	4013      	ands	r3, r2
 80074c4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	b29b      	uxth	r3, r3
}
 80074ca:	4618      	mov	r0, r3
 80074cc:	3714      	adds	r7, #20
 80074ce:	46bd      	mov	sp, r7
 80074d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d4:	4770      	bx	lr

080074d6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80074d6:	b480      	push	{r7}
 80074d8:	b085      	sub	sp, #20
 80074da:	af00      	add	r7, sp, #0
 80074dc:	6078      	str	r0, [r7, #4]
 80074de:	460b      	mov	r3, r1
 80074e0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80074e6:	78fb      	ldrb	r3, [r7, #3]
 80074e8:	015a      	lsls	r2, r3, #5
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	4413      	add	r3, r2
 80074ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074f2:	689b      	ldr	r3, [r3, #8]
 80074f4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074fc:	695b      	ldr	r3, [r3, #20]
 80074fe:	68ba      	ldr	r2, [r7, #8]
 8007500:	4013      	ands	r3, r2
 8007502:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007504:	68bb      	ldr	r3, [r7, #8]
}
 8007506:	4618      	mov	r0, r3
 8007508:	3714      	adds	r7, #20
 800750a:	46bd      	mov	sp, r7
 800750c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007510:	4770      	bx	lr

08007512 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007512:	b480      	push	{r7}
 8007514:	b087      	sub	sp, #28
 8007516:	af00      	add	r7, sp, #0
 8007518:	6078      	str	r0, [r7, #4]
 800751a:	460b      	mov	r3, r1
 800751c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007528:	691b      	ldr	r3, [r3, #16]
 800752a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007532:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007534:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007536:	78fb      	ldrb	r3, [r7, #3]
 8007538:	f003 030f 	and.w	r3, r3, #15
 800753c:	68fa      	ldr	r2, [r7, #12]
 800753e:	fa22 f303 	lsr.w	r3, r2, r3
 8007542:	01db      	lsls	r3, r3, #7
 8007544:	b2db      	uxtb	r3, r3
 8007546:	693a      	ldr	r2, [r7, #16]
 8007548:	4313      	orrs	r3, r2
 800754a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800754c:	78fb      	ldrb	r3, [r7, #3]
 800754e:	015a      	lsls	r2, r3, #5
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	4413      	add	r3, r2
 8007554:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	693a      	ldr	r2, [r7, #16]
 800755c:	4013      	ands	r3, r2
 800755e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007560:	68bb      	ldr	r3, [r7, #8]
}
 8007562:	4618      	mov	r0, r3
 8007564:	371c      	adds	r7, #28
 8007566:	46bd      	mov	sp, r7
 8007568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756c:	4770      	bx	lr

0800756e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800756e:	b480      	push	{r7}
 8007570:	b083      	sub	sp, #12
 8007572:	af00      	add	r7, sp, #0
 8007574:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	695b      	ldr	r3, [r3, #20]
 800757a:	f003 0301 	and.w	r3, r3, #1
}
 800757e:	4618      	mov	r0, r3
 8007580:	370c      	adds	r7, #12
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr

0800758a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800758a:	b480      	push	{r7}
 800758c:	b085      	sub	sp, #20
 800758e:	af00      	add	r7, sp, #0
 8007590:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	68fa      	ldr	r2, [r7, #12]
 80075a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075a4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80075a8:	f023 0307 	bic.w	r3, r3, #7
 80075ac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	68fa      	ldr	r2, [r7, #12]
 80075b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80075bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075c0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80075c2:	2300      	movs	r3, #0
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3714      	adds	r7, #20
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr

080075d0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b087      	sub	sp, #28
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	460b      	mov	r3, r1
 80075da:	607a      	str	r2, [r7, #4]
 80075dc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	333c      	adds	r3, #60	@ 0x3c
 80075e6:	3304      	adds	r3, #4
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	4a26      	ldr	r2, [pc, #152]	@ (8007688 <USB_EP0_OutStart+0xb8>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d90a      	bls.n	800760a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007600:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007604:	d101      	bne.n	800760a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007606:	2300      	movs	r3, #0
 8007608:	e037      	b.n	800767a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007610:	461a      	mov	r2, r3
 8007612:	2300      	movs	r3, #0
 8007614:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800761c:	691b      	ldr	r3, [r3, #16]
 800761e:	697a      	ldr	r2, [r7, #20]
 8007620:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007624:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007628:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007630:	691b      	ldr	r3, [r3, #16]
 8007632:	697a      	ldr	r2, [r7, #20]
 8007634:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007638:	f043 0318 	orr.w	r3, r3, #24
 800763c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007644:	691b      	ldr	r3, [r3, #16]
 8007646:	697a      	ldr	r2, [r7, #20]
 8007648:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800764c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007650:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007652:	7afb      	ldrb	r3, [r7, #11]
 8007654:	2b01      	cmp	r3, #1
 8007656:	d10f      	bne.n	8007678 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800765e:	461a      	mov	r2, r3
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	697a      	ldr	r2, [r7, #20]
 800766e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007672:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007676:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007678:	2300      	movs	r3, #0
}
 800767a:	4618      	mov	r0, r3
 800767c:	371c      	adds	r7, #28
 800767e:	46bd      	mov	sp, r7
 8007680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007684:	4770      	bx	lr
 8007686:	bf00      	nop
 8007688:	4f54300a 	.word	0x4f54300a

0800768c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800768c:	b480      	push	{r7}
 800768e:	b085      	sub	sp, #20
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007694:	2300      	movs	r3, #0
 8007696:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	3301      	adds	r3, #1
 800769c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80076a4:	d901      	bls.n	80076aa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80076a6:	2303      	movs	r3, #3
 80076a8:	e022      	b.n	80076f0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	691b      	ldr	r3, [r3, #16]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	daf2      	bge.n	8007698 <USB_CoreReset+0xc>

  count = 10U;
 80076b2:	230a      	movs	r3, #10
 80076b4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80076b6:	e002      	b.n	80076be <USB_CoreReset+0x32>
  {
    count--;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	3b01      	subs	r3, #1
 80076bc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d1f9      	bne.n	80076b8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	691b      	ldr	r3, [r3, #16]
 80076c8:	f043 0201 	orr.w	r2, r3, #1
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	3301      	adds	r3, #1
 80076d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80076dc:	d901      	bls.n	80076e2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80076de:	2303      	movs	r3, #3
 80076e0:	e006      	b.n	80076f0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	691b      	ldr	r3, [r3, #16]
 80076e6:	f003 0301 	and.w	r3, r3, #1
 80076ea:	2b01      	cmp	r3, #1
 80076ec:	d0f0      	beq.n	80076d0 <USB_CoreReset+0x44>

  return HAL_OK;
 80076ee:	2300      	movs	r3, #0
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	3714      	adds	r7, #20
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr

080076fc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b084      	sub	sp, #16
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	460b      	mov	r3, r1
 8007706:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007708:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800770c:	f005 fc76 	bl	800cffc <USBD_static_malloc>
 8007710:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d109      	bne.n	800772c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	32b0      	adds	r2, #176	@ 0xb0
 8007722:	2100      	movs	r1, #0
 8007724:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007728:	2302      	movs	r3, #2
 800772a:	e0d4      	b.n	80078d6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800772c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8007730:	2100      	movs	r1, #0
 8007732:	68f8      	ldr	r0, [r7, #12]
 8007734:	f005 fca6 	bl	800d084 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	32b0      	adds	r2, #176	@ 0xb0
 8007742:	68f9      	ldr	r1, [r7, #12]
 8007744:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	32b0      	adds	r2, #176	@ 0xb0
 8007752:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	7c1b      	ldrb	r3, [r3, #16]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d138      	bne.n	80077d6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007764:	4b5e      	ldr	r3, [pc, #376]	@ (80078e0 <USBD_CDC_Init+0x1e4>)
 8007766:	7819      	ldrb	r1, [r3, #0]
 8007768:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800776c:	2202      	movs	r2, #2
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f005 fb21 	bl	800cdb6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007774:	4b5a      	ldr	r3, [pc, #360]	@ (80078e0 <USBD_CDC_Init+0x1e4>)
 8007776:	781b      	ldrb	r3, [r3, #0]
 8007778:	f003 020f 	and.w	r2, r3, #15
 800777c:	6879      	ldr	r1, [r7, #4]
 800777e:	4613      	mov	r3, r2
 8007780:	009b      	lsls	r3, r3, #2
 8007782:	4413      	add	r3, r2
 8007784:	009b      	lsls	r3, r3, #2
 8007786:	440b      	add	r3, r1
 8007788:	3323      	adds	r3, #35	@ 0x23
 800778a:	2201      	movs	r2, #1
 800778c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800778e:	4b55      	ldr	r3, [pc, #340]	@ (80078e4 <USBD_CDC_Init+0x1e8>)
 8007790:	7819      	ldrb	r1, [r3, #0]
 8007792:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007796:	2202      	movs	r2, #2
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f005 fb0c 	bl	800cdb6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800779e:	4b51      	ldr	r3, [pc, #324]	@ (80078e4 <USBD_CDC_Init+0x1e8>)
 80077a0:	781b      	ldrb	r3, [r3, #0]
 80077a2:	f003 020f 	and.w	r2, r3, #15
 80077a6:	6879      	ldr	r1, [r7, #4]
 80077a8:	4613      	mov	r3, r2
 80077aa:	009b      	lsls	r3, r3, #2
 80077ac:	4413      	add	r3, r2
 80077ae:	009b      	lsls	r3, r3, #2
 80077b0:	440b      	add	r3, r1
 80077b2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80077b6:	2201      	movs	r2, #1
 80077b8:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80077ba:	4b4b      	ldr	r3, [pc, #300]	@ (80078e8 <USBD_CDC_Init+0x1ec>)
 80077bc:	781b      	ldrb	r3, [r3, #0]
 80077be:	f003 020f 	and.w	r2, r3, #15
 80077c2:	6879      	ldr	r1, [r7, #4]
 80077c4:	4613      	mov	r3, r2
 80077c6:	009b      	lsls	r3, r3, #2
 80077c8:	4413      	add	r3, r2
 80077ca:	009b      	lsls	r3, r3, #2
 80077cc:	440b      	add	r3, r1
 80077ce:	331c      	adds	r3, #28
 80077d0:	2210      	movs	r2, #16
 80077d2:	601a      	str	r2, [r3, #0]
 80077d4:	e035      	b.n	8007842 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80077d6:	4b42      	ldr	r3, [pc, #264]	@ (80078e0 <USBD_CDC_Init+0x1e4>)
 80077d8:	7819      	ldrb	r1, [r3, #0]
 80077da:	2340      	movs	r3, #64	@ 0x40
 80077dc:	2202      	movs	r2, #2
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f005 fae9 	bl	800cdb6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80077e4:	4b3e      	ldr	r3, [pc, #248]	@ (80078e0 <USBD_CDC_Init+0x1e4>)
 80077e6:	781b      	ldrb	r3, [r3, #0]
 80077e8:	f003 020f 	and.w	r2, r3, #15
 80077ec:	6879      	ldr	r1, [r7, #4]
 80077ee:	4613      	mov	r3, r2
 80077f0:	009b      	lsls	r3, r3, #2
 80077f2:	4413      	add	r3, r2
 80077f4:	009b      	lsls	r3, r3, #2
 80077f6:	440b      	add	r3, r1
 80077f8:	3323      	adds	r3, #35	@ 0x23
 80077fa:	2201      	movs	r2, #1
 80077fc:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80077fe:	4b39      	ldr	r3, [pc, #228]	@ (80078e4 <USBD_CDC_Init+0x1e8>)
 8007800:	7819      	ldrb	r1, [r3, #0]
 8007802:	2340      	movs	r3, #64	@ 0x40
 8007804:	2202      	movs	r2, #2
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f005 fad5 	bl	800cdb6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800780c:	4b35      	ldr	r3, [pc, #212]	@ (80078e4 <USBD_CDC_Init+0x1e8>)
 800780e:	781b      	ldrb	r3, [r3, #0]
 8007810:	f003 020f 	and.w	r2, r3, #15
 8007814:	6879      	ldr	r1, [r7, #4]
 8007816:	4613      	mov	r3, r2
 8007818:	009b      	lsls	r3, r3, #2
 800781a:	4413      	add	r3, r2
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	440b      	add	r3, r1
 8007820:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007824:	2201      	movs	r2, #1
 8007826:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007828:	4b2f      	ldr	r3, [pc, #188]	@ (80078e8 <USBD_CDC_Init+0x1ec>)
 800782a:	781b      	ldrb	r3, [r3, #0]
 800782c:	f003 020f 	and.w	r2, r3, #15
 8007830:	6879      	ldr	r1, [r7, #4]
 8007832:	4613      	mov	r3, r2
 8007834:	009b      	lsls	r3, r3, #2
 8007836:	4413      	add	r3, r2
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	440b      	add	r3, r1
 800783c:	331c      	adds	r3, #28
 800783e:	2210      	movs	r2, #16
 8007840:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007842:	4b29      	ldr	r3, [pc, #164]	@ (80078e8 <USBD_CDC_Init+0x1ec>)
 8007844:	7819      	ldrb	r1, [r3, #0]
 8007846:	2308      	movs	r3, #8
 8007848:	2203      	movs	r2, #3
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f005 fab3 	bl	800cdb6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007850:	4b25      	ldr	r3, [pc, #148]	@ (80078e8 <USBD_CDC_Init+0x1ec>)
 8007852:	781b      	ldrb	r3, [r3, #0]
 8007854:	f003 020f 	and.w	r2, r3, #15
 8007858:	6879      	ldr	r1, [r7, #4]
 800785a:	4613      	mov	r3, r2
 800785c:	009b      	lsls	r3, r3, #2
 800785e:	4413      	add	r3, r2
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	440b      	add	r3, r1
 8007864:	3323      	adds	r3, #35	@ 0x23
 8007866:	2201      	movs	r2, #1
 8007868:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2200      	movs	r2, #0
 800786e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007878:	687a      	ldr	r2, [r7, #4]
 800787a:	33b0      	adds	r3, #176	@ 0xb0
 800787c:	009b      	lsls	r3, r3, #2
 800787e:	4413      	add	r3, r2
 8007880:	685b      	ldr	r3, [r3, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	2200      	movs	r2, #0
 800788a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2200      	movs	r2, #0
 8007892:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800789c:	2b00      	cmp	r3, #0
 800789e:	d101      	bne.n	80078a4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80078a0:	2302      	movs	r3, #2
 80078a2:	e018      	b.n	80078d6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	7c1b      	ldrb	r3, [r3, #16]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d10a      	bne.n	80078c2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80078ac:	4b0d      	ldr	r3, [pc, #52]	@ (80078e4 <USBD_CDC_Init+0x1e8>)
 80078ae:	7819      	ldrb	r1, [r3, #0]
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80078b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f005 fb6a 	bl	800cf94 <USBD_LL_PrepareReceive>
 80078c0:	e008      	b.n	80078d4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80078c2:	4b08      	ldr	r3, [pc, #32]	@ (80078e4 <USBD_CDC_Init+0x1e8>)
 80078c4:	7819      	ldrb	r1, [r3, #0]
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80078cc:	2340      	movs	r3, #64	@ 0x40
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f005 fb60 	bl	800cf94 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80078d4:	2300      	movs	r3, #0
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	3710      	adds	r7, #16
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
 80078de:	bf00      	nop
 80078e0:	20000093 	.word	0x20000093
 80078e4:	20000094 	.word	0x20000094
 80078e8:	20000095 	.word	0x20000095

080078ec <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b082      	sub	sp, #8
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
 80078f4:	460b      	mov	r3, r1
 80078f6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80078f8:	4b3a      	ldr	r3, [pc, #232]	@ (80079e4 <USBD_CDC_DeInit+0xf8>)
 80078fa:	781b      	ldrb	r3, [r3, #0]
 80078fc:	4619      	mov	r1, r3
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f005 fa7f 	bl	800ce02 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007904:	4b37      	ldr	r3, [pc, #220]	@ (80079e4 <USBD_CDC_DeInit+0xf8>)
 8007906:	781b      	ldrb	r3, [r3, #0]
 8007908:	f003 020f 	and.w	r2, r3, #15
 800790c:	6879      	ldr	r1, [r7, #4]
 800790e:	4613      	mov	r3, r2
 8007910:	009b      	lsls	r3, r3, #2
 8007912:	4413      	add	r3, r2
 8007914:	009b      	lsls	r3, r3, #2
 8007916:	440b      	add	r3, r1
 8007918:	3323      	adds	r3, #35	@ 0x23
 800791a:	2200      	movs	r2, #0
 800791c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800791e:	4b32      	ldr	r3, [pc, #200]	@ (80079e8 <USBD_CDC_DeInit+0xfc>)
 8007920:	781b      	ldrb	r3, [r3, #0]
 8007922:	4619      	mov	r1, r3
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f005 fa6c 	bl	800ce02 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800792a:	4b2f      	ldr	r3, [pc, #188]	@ (80079e8 <USBD_CDC_DeInit+0xfc>)
 800792c:	781b      	ldrb	r3, [r3, #0]
 800792e:	f003 020f 	and.w	r2, r3, #15
 8007932:	6879      	ldr	r1, [r7, #4]
 8007934:	4613      	mov	r3, r2
 8007936:	009b      	lsls	r3, r3, #2
 8007938:	4413      	add	r3, r2
 800793a:	009b      	lsls	r3, r3, #2
 800793c:	440b      	add	r3, r1
 800793e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007942:	2200      	movs	r2, #0
 8007944:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007946:	4b29      	ldr	r3, [pc, #164]	@ (80079ec <USBD_CDC_DeInit+0x100>)
 8007948:	781b      	ldrb	r3, [r3, #0]
 800794a:	4619      	mov	r1, r3
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f005 fa58 	bl	800ce02 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8007952:	4b26      	ldr	r3, [pc, #152]	@ (80079ec <USBD_CDC_DeInit+0x100>)
 8007954:	781b      	ldrb	r3, [r3, #0]
 8007956:	f003 020f 	and.w	r2, r3, #15
 800795a:	6879      	ldr	r1, [r7, #4]
 800795c:	4613      	mov	r3, r2
 800795e:	009b      	lsls	r3, r3, #2
 8007960:	4413      	add	r3, r2
 8007962:	009b      	lsls	r3, r3, #2
 8007964:	440b      	add	r3, r1
 8007966:	3323      	adds	r3, #35	@ 0x23
 8007968:	2200      	movs	r2, #0
 800796a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800796c:	4b1f      	ldr	r3, [pc, #124]	@ (80079ec <USBD_CDC_DeInit+0x100>)
 800796e:	781b      	ldrb	r3, [r3, #0]
 8007970:	f003 020f 	and.w	r2, r3, #15
 8007974:	6879      	ldr	r1, [r7, #4]
 8007976:	4613      	mov	r3, r2
 8007978:	009b      	lsls	r3, r3, #2
 800797a:	4413      	add	r3, r2
 800797c:	009b      	lsls	r3, r3, #2
 800797e:	440b      	add	r3, r1
 8007980:	331c      	adds	r3, #28
 8007982:	2200      	movs	r2, #0
 8007984:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	32b0      	adds	r2, #176	@ 0xb0
 8007990:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d01f      	beq.n	80079d8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800799e:	687a      	ldr	r2, [r7, #4]
 80079a0:	33b0      	adds	r3, #176	@ 0xb0
 80079a2:	009b      	lsls	r3, r3, #2
 80079a4:	4413      	add	r3, r2
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	685b      	ldr	r3, [r3, #4]
 80079aa:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	32b0      	adds	r2, #176	@ 0xb0
 80079b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079ba:	4618      	mov	r0, r3
 80079bc:	f005 fb2c 	bl	800d018 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	32b0      	adds	r2, #176	@ 0xb0
 80079ca:	2100      	movs	r1, #0
 80079cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2200      	movs	r2, #0
 80079d4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80079d8:	2300      	movs	r3, #0
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3708      	adds	r7, #8
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}
 80079e2:	bf00      	nop
 80079e4:	20000093 	.word	0x20000093
 80079e8:	20000094 	.word	0x20000094
 80079ec:	20000095 	.word	0x20000095

080079f0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b086      	sub	sp, #24
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
 80079f8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	32b0      	adds	r2, #176	@ 0xb0
 8007a04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a08:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a12:	2300      	movs	r3, #0
 8007a14:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d101      	bne.n	8007a20 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007a1c:	2303      	movs	r3, #3
 8007a1e:	e0bf      	b.n	8007ba0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	781b      	ldrb	r3, [r3, #0]
 8007a24:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d050      	beq.n	8007ace <USBD_CDC_Setup+0xde>
 8007a2c:	2b20      	cmp	r3, #32
 8007a2e:	f040 80af 	bne.w	8007b90 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	88db      	ldrh	r3, [r3, #6]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d03a      	beq.n	8007ab0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	781b      	ldrb	r3, [r3, #0]
 8007a3e:	b25b      	sxtb	r3, r3
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	da1b      	bge.n	8007a7c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007a4a:	687a      	ldr	r2, [r7, #4]
 8007a4c:	33b0      	adds	r3, #176	@ 0xb0
 8007a4e:	009b      	lsls	r3, r3, #2
 8007a50:	4413      	add	r3, r2
 8007a52:	685b      	ldr	r3, [r3, #4]
 8007a54:	689b      	ldr	r3, [r3, #8]
 8007a56:	683a      	ldr	r2, [r7, #0]
 8007a58:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007a5a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007a5c:	683a      	ldr	r2, [r7, #0]
 8007a5e:	88d2      	ldrh	r2, [r2, #6]
 8007a60:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	88db      	ldrh	r3, [r3, #6]
 8007a66:	2b07      	cmp	r3, #7
 8007a68:	bf28      	it	cs
 8007a6a:	2307      	movcs	r3, #7
 8007a6c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007a6e:	693b      	ldr	r3, [r7, #16]
 8007a70:	89fa      	ldrh	r2, [r7, #14]
 8007a72:	4619      	mov	r1, r3
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f001 fd69 	bl	800954c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007a7a:	e090      	b.n	8007b9e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	785a      	ldrb	r2, [r3, #1]
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	88db      	ldrh	r3, [r3, #6]
 8007a8a:	2b3f      	cmp	r3, #63	@ 0x3f
 8007a8c:	d803      	bhi.n	8007a96 <USBD_CDC_Setup+0xa6>
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	88db      	ldrh	r3, [r3, #6]
 8007a92:	b2da      	uxtb	r2, r3
 8007a94:	e000      	b.n	8007a98 <USBD_CDC_Setup+0xa8>
 8007a96:	2240      	movs	r2, #64	@ 0x40
 8007a98:	693b      	ldr	r3, [r7, #16]
 8007a9a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007a9e:	6939      	ldr	r1, [r7, #16]
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	f001 fd7e 	bl	80095aa <USBD_CtlPrepareRx>
      break;
 8007aae:	e076      	b.n	8007b9e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007ab6:	687a      	ldr	r2, [r7, #4]
 8007ab8:	33b0      	adds	r3, #176	@ 0xb0
 8007aba:	009b      	lsls	r3, r3, #2
 8007abc:	4413      	add	r3, r2
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	683a      	ldr	r2, [r7, #0]
 8007ac4:	7850      	ldrb	r0, [r2, #1]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	6839      	ldr	r1, [r7, #0]
 8007aca:	4798      	blx	r3
      break;
 8007acc:	e067      	b.n	8007b9e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	785b      	ldrb	r3, [r3, #1]
 8007ad2:	2b0b      	cmp	r3, #11
 8007ad4:	d851      	bhi.n	8007b7a <USBD_CDC_Setup+0x18a>
 8007ad6:	a201      	add	r2, pc, #4	@ (adr r2, 8007adc <USBD_CDC_Setup+0xec>)
 8007ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007adc:	08007b0d 	.word	0x08007b0d
 8007ae0:	08007b89 	.word	0x08007b89
 8007ae4:	08007b7b 	.word	0x08007b7b
 8007ae8:	08007b7b 	.word	0x08007b7b
 8007aec:	08007b7b 	.word	0x08007b7b
 8007af0:	08007b7b 	.word	0x08007b7b
 8007af4:	08007b7b 	.word	0x08007b7b
 8007af8:	08007b7b 	.word	0x08007b7b
 8007afc:	08007b7b 	.word	0x08007b7b
 8007b00:	08007b7b 	.word	0x08007b7b
 8007b04:	08007b37 	.word	0x08007b37
 8007b08:	08007b61 	.word	0x08007b61
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	2b03      	cmp	r3, #3
 8007b16:	d107      	bne.n	8007b28 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007b18:	f107 030a 	add.w	r3, r7, #10
 8007b1c:	2202      	movs	r2, #2
 8007b1e:	4619      	mov	r1, r3
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f001 fd13 	bl	800954c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b26:	e032      	b.n	8007b8e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007b28:	6839      	ldr	r1, [r7, #0]
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	f001 fc91 	bl	8009452 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b30:	2303      	movs	r3, #3
 8007b32:	75fb      	strb	r3, [r7, #23]
          break;
 8007b34:	e02b      	b.n	8007b8e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b3c:	b2db      	uxtb	r3, r3
 8007b3e:	2b03      	cmp	r3, #3
 8007b40:	d107      	bne.n	8007b52 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007b42:	f107 030d 	add.w	r3, r7, #13
 8007b46:	2201      	movs	r2, #1
 8007b48:	4619      	mov	r1, r3
 8007b4a:	6878      	ldr	r0, [r7, #4]
 8007b4c:	f001 fcfe 	bl	800954c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b50:	e01d      	b.n	8007b8e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007b52:	6839      	ldr	r1, [r7, #0]
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f001 fc7c 	bl	8009452 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b5a:	2303      	movs	r3, #3
 8007b5c:	75fb      	strb	r3, [r7, #23]
          break;
 8007b5e:	e016      	b.n	8007b8e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b66:	b2db      	uxtb	r3, r3
 8007b68:	2b03      	cmp	r3, #3
 8007b6a:	d00f      	beq.n	8007b8c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007b6c:	6839      	ldr	r1, [r7, #0]
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f001 fc6f 	bl	8009452 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b74:	2303      	movs	r3, #3
 8007b76:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007b78:	e008      	b.n	8007b8c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007b7a:	6839      	ldr	r1, [r7, #0]
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f001 fc68 	bl	8009452 <USBD_CtlError>
          ret = USBD_FAIL;
 8007b82:	2303      	movs	r3, #3
 8007b84:	75fb      	strb	r3, [r7, #23]
          break;
 8007b86:	e002      	b.n	8007b8e <USBD_CDC_Setup+0x19e>
          break;
 8007b88:	bf00      	nop
 8007b8a:	e008      	b.n	8007b9e <USBD_CDC_Setup+0x1ae>
          break;
 8007b8c:	bf00      	nop
      }
      break;
 8007b8e:	e006      	b.n	8007b9e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007b90:	6839      	ldr	r1, [r7, #0]
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f001 fc5d 	bl	8009452 <USBD_CtlError>
      ret = USBD_FAIL;
 8007b98:	2303      	movs	r3, #3
 8007b9a:	75fb      	strb	r3, [r7, #23]
      break;
 8007b9c:	bf00      	nop
  }

  return (uint8_t)ret;
 8007b9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3718      	adds	r7, #24
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}

08007ba8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b084      	sub	sp, #16
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007bba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	32b0      	adds	r2, #176	@ 0xb0
 8007bc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d101      	bne.n	8007bd2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007bce:	2303      	movs	r3, #3
 8007bd0:	e065      	b.n	8007c9e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	32b0      	adds	r2, #176	@ 0xb0
 8007bdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007be0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007be2:	78fb      	ldrb	r3, [r7, #3]
 8007be4:	f003 020f 	and.w	r2, r3, #15
 8007be8:	6879      	ldr	r1, [r7, #4]
 8007bea:	4613      	mov	r3, r2
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	4413      	add	r3, r2
 8007bf0:	009b      	lsls	r3, r3, #2
 8007bf2:	440b      	add	r3, r1
 8007bf4:	3314      	adds	r3, #20
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d02f      	beq.n	8007c5c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007bfc:	78fb      	ldrb	r3, [r7, #3]
 8007bfe:	f003 020f 	and.w	r2, r3, #15
 8007c02:	6879      	ldr	r1, [r7, #4]
 8007c04:	4613      	mov	r3, r2
 8007c06:	009b      	lsls	r3, r3, #2
 8007c08:	4413      	add	r3, r2
 8007c0a:	009b      	lsls	r3, r3, #2
 8007c0c:	440b      	add	r3, r1
 8007c0e:	3314      	adds	r3, #20
 8007c10:	681a      	ldr	r2, [r3, #0]
 8007c12:	78fb      	ldrb	r3, [r7, #3]
 8007c14:	f003 010f 	and.w	r1, r3, #15
 8007c18:	68f8      	ldr	r0, [r7, #12]
 8007c1a:	460b      	mov	r3, r1
 8007c1c:	00db      	lsls	r3, r3, #3
 8007c1e:	440b      	add	r3, r1
 8007c20:	009b      	lsls	r3, r3, #2
 8007c22:	4403      	add	r3, r0
 8007c24:	331c      	adds	r3, #28
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	fbb2 f1f3 	udiv	r1, r2, r3
 8007c2c:	fb01 f303 	mul.w	r3, r1, r3
 8007c30:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d112      	bne.n	8007c5c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007c36:	78fb      	ldrb	r3, [r7, #3]
 8007c38:	f003 020f 	and.w	r2, r3, #15
 8007c3c:	6879      	ldr	r1, [r7, #4]
 8007c3e:	4613      	mov	r3, r2
 8007c40:	009b      	lsls	r3, r3, #2
 8007c42:	4413      	add	r3, r2
 8007c44:	009b      	lsls	r3, r3, #2
 8007c46:	440b      	add	r3, r1
 8007c48:	3314      	adds	r3, #20
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007c4e:	78f9      	ldrb	r1, [r7, #3]
 8007c50:	2300      	movs	r3, #0
 8007c52:	2200      	movs	r2, #0
 8007c54:	6878      	ldr	r0, [r7, #4]
 8007c56:	f005 f97c 	bl	800cf52 <USBD_LL_Transmit>
 8007c5a:	e01f      	b.n	8007c9c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007c6a:	687a      	ldr	r2, [r7, #4]
 8007c6c:	33b0      	adds	r3, #176	@ 0xb0
 8007c6e:	009b      	lsls	r3, r3, #2
 8007c70:	4413      	add	r3, r2
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	691b      	ldr	r3, [r3, #16]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d010      	beq.n	8007c9c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007c80:	687a      	ldr	r2, [r7, #4]
 8007c82:	33b0      	adds	r3, #176	@ 0xb0
 8007c84:	009b      	lsls	r3, r3, #2
 8007c86:	4413      	add	r3, r2
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	691b      	ldr	r3, [r3, #16]
 8007c8c:	68ba      	ldr	r2, [r7, #8]
 8007c8e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8007c92:	68ba      	ldr	r2, [r7, #8]
 8007c94:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007c98:	78fa      	ldrb	r2, [r7, #3]
 8007c9a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007c9c:	2300      	movs	r3, #0
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3710      	adds	r7, #16
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}

08007ca6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007ca6:	b580      	push	{r7, lr}
 8007ca8:	b084      	sub	sp, #16
 8007caa:	af00      	add	r7, sp, #0
 8007cac:	6078      	str	r0, [r7, #4]
 8007cae:	460b      	mov	r3, r1
 8007cb0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	32b0      	adds	r2, #176	@ 0xb0
 8007cbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cc0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	32b0      	adds	r2, #176	@ 0xb0
 8007ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d101      	bne.n	8007cd8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007cd4:	2303      	movs	r3, #3
 8007cd6:	e01a      	b.n	8007d0e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007cd8:	78fb      	ldrb	r3, [r7, #3]
 8007cda:	4619      	mov	r1, r3
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	f005 f97a 	bl	800cfd6 <USBD_LL_GetRxDataSize>
 8007ce2:	4602      	mov	r2, r0
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007cf0:	687a      	ldr	r2, [r7, #4]
 8007cf2:	33b0      	adds	r3, #176	@ 0xb0
 8007cf4:	009b      	lsls	r3, r3, #2
 8007cf6:	4413      	add	r3, r2
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	68db      	ldr	r3, [r3, #12]
 8007cfc:	68fa      	ldr	r2, [r7, #12]
 8007cfe:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007d02:	68fa      	ldr	r2, [r7, #12]
 8007d04:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007d08:	4611      	mov	r1, r2
 8007d0a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007d0c:	2300      	movs	r3, #0
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3710      	adds	r7, #16
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}

08007d16 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007d16:	b580      	push	{r7, lr}
 8007d18:	b084      	sub	sp, #16
 8007d1a:	af00      	add	r7, sp, #0
 8007d1c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	32b0      	adds	r2, #176	@ 0xb0
 8007d28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d2c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d101      	bne.n	8007d38 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007d34:	2303      	movs	r3, #3
 8007d36:	e024      	b.n	8007d82 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d3e:	687a      	ldr	r2, [r7, #4]
 8007d40:	33b0      	adds	r3, #176	@ 0xb0
 8007d42:	009b      	lsls	r3, r3, #2
 8007d44:	4413      	add	r3, r2
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d019      	beq.n	8007d80 <USBD_CDC_EP0_RxReady+0x6a>
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007d52:	2bff      	cmp	r3, #255	@ 0xff
 8007d54:	d014      	beq.n	8007d80 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d5c:	687a      	ldr	r2, [r7, #4]
 8007d5e:	33b0      	adds	r3, #176	@ 0xb0
 8007d60:	009b      	lsls	r3, r3, #2
 8007d62:	4413      	add	r3, r2
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	68fa      	ldr	r2, [r7, #12]
 8007d6a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007d6e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007d70:	68fa      	ldr	r2, [r7, #12]
 8007d72:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007d76:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	22ff      	movs	r2, #255	@ 0xff
 8007d7c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007d80:	2300      	movs	r3, #0
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3710      	adds	r7, #16
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}
	...

08007d8c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b086      	sub	sp, #24
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007d94:	2182      	movs	r1, #130	@ 0x82
 8007d96:	4818      	ldr	r0, [pc, #96]	@ (8007df8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007d98:	f000 fd22 	bl	80087e0 <USBD_GetEpDesc>
 8007d9c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007d9e:	2101      	movs	r1, #1
 8007da0:	4815      	ldr	r0, [pc, #84]	@ (8007df8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007da2:	f000 fd1d 	bl	80087e0 <USBD_GetEpDesc>
 8007da6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007da8:	2181      	movs	r1, #129	@ 0x81
 8007daa:	4813      	ldr	r0, [pc, #76]	@ (8007df8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007dac:	f000 fd18 	bl	80087e0 <USBD_GetEpDesc>
 8007db0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007db2:	697b      	ldr	r3, [r7, #20]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d002      	beq.n	8007dbe <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	2210      	movs	r2, #16
 8007dbc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007dbe:	693b      	ldr	r3, [r7, #16]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d006      	beq.n	8007dd2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007dc4:	693b      	ldr	r3, [r7, #16]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007dcc:	711a      	strb	r2, [r3, #4]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d006      	beq.n	8007de6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007de0:	711a      	strb	r2, [r3, #4]
 8007de2:	2200      	movs	r2, #0
 8007de4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2243      	movs	r2, #67	@ 0x43
 8007dea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007dec:	4b02      	ldr	r3, [pc, #8]	@ (8007df8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	3718      	adds	r7, #24
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}
 8007df6:	bf00      	nop
 8007df8:	20000050 	.word	0x20000050

08007dfc <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b086      	sub	sp, #24
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e04:	2182      	movs	r1, #130	@ 0x82
 8007e06:	4818      	ldr	r0, [pc, #96]	@ (8007e68 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007e08:	f000 fcea 	bl	80087e0 <USBD_GetEpDesc>
 8007e0c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e0e:	2101      	movs	r1, #1
 8007e10:	4815      	ldr	r0, [pc, #84]	@ (8007e68 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007e12:	f000 fce5 	bl	80087e0 <USBD_GetEpDesc>
 8007e16:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007e18:	2181      	movs	r1, #129	@ 0x81
 8007e1a:	4813      	ldr	r0, [pc, #76]	@ (8007e68 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007e1c:	f000 fce0 	bl	80087e0 <USBD_GetEpDesc>
 8007e20:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007e22:	697b      	ldr	r3, [r7, #20]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d002      	beq.n	8007e2e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	2210      	movs	r2, #16
 8007e2c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d006      	beq.n	8007e42 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	2200      	movs	r2, #0
 8007e38:	711a      	strb	r2, [r3, #4]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	f042 0202 	orr.w	r2, r2, #2
 8007e40:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d006      	beq.n	8007e56 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	711a      	strb	r2, [r3, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	f042 0202 	orr.w	r2, r2, #2
 8007e54:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2243      	movs	r2, #67	@ 0x43
 8007e5a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007e5c:	4b02      	ldr	r3, [pc, #8]	@ (8007e68 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3718      	adds	r7, #24
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
 8007e66:	bf00      	nop
 8007e68:	20000050 	.word	0x20000050

08007e6c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b086      	sub	sp, #24
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e74:	2182      	movs	r1, #130	@ 0x82
 8007e76:	4818      	ldr	r0, [pc, #96]	@ (8007ed8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007e78:	f000 fcb2 	bl	80087e0 <USBD_GetEpDesc>
 8007e7c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e7e:	2101      	movs	r1, #1
 8007e80:	4815      	ldr	r0, [pc, #84]	@ (8007ed8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007e82:	f000 fcad 	bl	80087e0 <USBD_GetEpDesc>
 8007e86:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007e88:	2181      	movs	r1, #129	@ 0x81
 8007e8a:	4813      	ldr	r0, [pc, #76]	@ (8007ed8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007e8c:	f000 fca8 	bl	80087e0 <USBD_GetEpDesc>
 8007e90:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007e92:	697b      	ldr	r3, [r7, #20]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d002      	beq.n	8007e9e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007e98:	697b      	ldr	r3, [r7, #20]
 8007e9a:	2210      	movs	r2, #16
 8007e9c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007e9e:	693b      	ldr	r3, [r7, #16]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d006      	beq.n	8007eb2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007eac:	711a      	strb	r2, [r3, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d006      	beq.n	8007ec6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007ec0:	711a      	strb	r2, [r3, #4]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2243      	movs	r2, #67	@ 0x43
 8007eca:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007ecc:	4b02      	ldr	r3, [pc, #8]	@ (8007ed8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3718      	adds	r7, #24
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bd80      	pop	{r7, pc}
 8007ed6:	bf00      	nop
 8007ed8:	20000050 	.word	0x20000050

08007edc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b083      	sub	sp, #12
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	220a      	movs	r2, #10
 8007ee8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007eea:	4b03      	ldr	r3, [pc, #12]	@ (8007ef8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	370c      	adds	r7, #12
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef6:	4770      	bx	lr
 8007ef8:	2000000c 	.word	0x2000000c

08007efc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b083      	sub	sp, #12
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
 8007f04:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d101      	bne.n	8007f10 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007f0c:	2303      	movs	r3, #3
 8007f0e:	e009      	b.n	8007f24 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007f16:	687a      	ldr	r2, [r7, #4]
 8007f18:	33b0      	adds	r3, #176	@ 0xb0
 8007f1a:	009b      	lsls	r3, r3, #2
 8007f1c:	4413      	add	r3, r2
 8007f1e:	683a      	ldr	r2, [r7, #0]
 8007f20:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007f22:	2300      	movs	r3, #0
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	370c      	adds	r7, #12
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr

08007f30 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b087      	sub	sp, #28
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	32b0      	adds	r2, #176	@ 0xb0
 8007f46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f4a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007f4c:	697b      	ldr	r3, [r7, #20]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d101      	bne.n	8007f56 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007f52:	2303      	movs	r3, #3
 8007f54:	e008      	b.n	8007f68 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	68ba      	ldr	r2, [r7, #8]
 8007f5a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	687a      	ldr	r2, [r7, #4]
 8007f62:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007f66:	2300      	movs	r3, #0
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	371c      	adds	r7, #28
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f72:	4770      	bx	lr

08007f74 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007f74:	b480      	push	{r7}
 8007f76:	b085      	sub	sp, #20
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	32b0      	adds	r2, #176	@ 0xb0
 8007f88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f8c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d101      	bne.n	8007f98 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007f94:	2303      	movs	r3, #3
 8007f96:	e004      	b.n	8007fa2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	683a      	ldr	r2, [r7, #0]
 8007f9c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007fa0:	2300      	movs	r3, #0
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3714      	adds	r7, #20
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr
	...

08007fb0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b084      	sub	sp, #16
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	32b0      	adds	r2, #176	@ 0xb0
 8007fc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fc6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	32b0      	adds	r2, #176	@ 0xb0
 8007fd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d101      	bne.n	8007fde <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007fda:	2303      	movs	r3, #3
 8007fdc:	e018      	b.n	8008010 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	7c1b      	ldrb	r3, [r3, #16]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d10a      	bne.n	8007ffc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8008018 <USBD_CDC_ReceivePacket+0x68>)
 8007fe8:	7819      	ldrb	r1, [r3, #0]
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007ff0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007ff4:	6878      	ldr	r0, [r7, #4]
 8007ff6:	f004 ffcd 	bl	800cf94 <USBD_LL_PrepareReceive>
 8007ffa:	e008      	b.n	800800e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007ffc:	4b06      	ldr	r3, [pc, #24]	@ (8008018 <USBD_CDC_ReceivePacket+0x68>)
 8007ffe:	7819      	ldrb	r1, [r3, #0]
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008006:	2340      	movs	r3, #64	@ 0x40
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f004 ffc3 	bl	800cf94 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800800e:	2300      	movs	r3, #0
}
 8008010:	4618      	mov	r0, r3
 8008012:	3710      	adds	r7, #16
 8008014:	46bd      	mov	sp, r7
 8008016:	bd80      	pop	{r7, pc}
 8008018:	20000094 	.word	0x20000094

0800801c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b086      	sub	sp, #24
 8008020:	af00      	add	r7, sp, #0
 8008022:	60f8      	str	r0, [r7, #12]
 8008024:	60b9      	str	r1, [r7, #8]
 8008026:	4613      	mov	r3, r2
 8008028:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d101      	bne.n	8008034 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008030:	2303      	movs	r3, #3
 8008032:	e01f      	b.n	8008074 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2200      	movs	r2, #0
 8008038:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2200      	movs	r2, #0
 8008040:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	2200      	movs	r2, #0
 8008048:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d003      	beq.n	800805a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	68ba      	ldr	r2, [r7, #8]
 8008056:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2201      	movs	r2, #1
 800805e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	79fa      	ldrb	r2, [r7, #7]
 8008066:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008068:	68f8      	ldr	r0, [r7, #12]
 800806a:	f004 fe3d 	bl	800cce8 <USBD_LL_Init>
 800806e:	4603      	mov	r3, r0
 8008070:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008072:	7dfb      	ldrb	r3, [r7, #23]
}
 8008074:	4618      	mov	r0, r3
 8008076:	3718      	adds	r7, #24
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}

0800807c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b084      	sub	sp, #16
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
 8008084:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008086:	2300      	movs	r3, #0
 8008088:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d101      	bne.n	8008094 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008090:	2303      	movs	r3, #3
 8008092:	e025      	b.n	80080e0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	683a      	ldr	r2, [r7, #0]
 8008098:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	32ae      	adds	r2, #174	@ 0xae
 80080a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d00f      	beq.n	80080d0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	32ae      	adds	r2, #174	@ 0xae
 80080ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080c0:	f107 020e 	add.w	r2, r7, #14
 80080c4:	4610      	mov	r0, r2
 80080c6:	4798      	blx	r3
 80080c8:	4602      	mov	r2, r0
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80080d6:	1c5a      	adds	r2, r3, #1
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80080de:	2300      	movs	r3, #0
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	3710      	adds	r7, #16
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bd80      	pop	{r7, pc}

080080e8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b082      	sub	sp, #8
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f004 fe45 	bl	800cd80 <USBD_LL_Start>
 80080f6:	4603      	mov	r3, r0
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3708      	adds	r7, #8
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}

08008100 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008100:	b480      	push	{r7}
 8008102:	b083      	sub	sp, #12
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008108:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800810a:	4618      	mov	r0, r3
 800810c:	370c      	adds	r7, #12
 800810e:	46bd      	mov	sp, r7
 8008110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008114:	4770      	bx	lr

08008116 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008116:	b580      	push	{r7, lr}
 8008118:	b084      	sub	sp, #16
 800811a:	af00      	add	r7, sp, #0
 800811c:	6078      	str	r0, [r7, #4]
 800811e:	460b      	mov	r3, r1
 8008120:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008122:	2300      	movs	r3, #0
 8008124:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800812c:	2b00      	cmp	r3, #0
 800812e:	d009      	beq.n	8008144 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	78fa      	ldrb	r2, [r7, #3]
 800813a:	4611      	mov	r1, r2
 800813c:	6878      	ldr	r0, [r7, #4]
 800813e:	4798      	blx	r3
 8008140:	4603      	mov	r3, r0
 8008142:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008144:	7bfb      	ldrb	r3, [r7, #15]
}
 8008146:	4618      	mov	r0, r3
 8008148:	3710      	adds	r7, #16
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}

0800814e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800814e:	b580      	push	{r7, lr}
 8008150:	b084      	sub	sp, #16
 8008152:	af00      	add	r7, sp, #0
 8008154:	6078      	str	r0, [r7, #4]
 8008156:	460b      	mov	r3, r1
 8008158:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800815a:	2300      	movs	r3, #0
 800815c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008164:	685b      	ldr	r3, [r3, #4]
 8008166:	78fa      	ldrb	r2, [r7, #3]
 8008168:	4611      	mov	r1, r2
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	4798      	blx	r3
 800816e:	4603      	mov	r3, r0
 8008170:	2b00      	cmp	r3, #0
 8008172:	d001      	beq.n	8008178 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008174:	2303      	movs	r3, #3
 8008176:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008178:	7bfb      	ldrb	r3, [r7, #15]
}
 800817a:	4618      	mov	r0, r3
 800817c:	3710      	adds	r7, #16
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}

08008182 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008182:	b580      	push	{r7, lr}
 8008184:	b084      	sub	sp, #16
 8008186:	af00      	add	r7, sp, #0
 8008188:	6078      	str	r0, [r7, #4]
 800818a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008192:	6839      	ldr	r1, [r7, #0]
 8008194:	4618      	mov	r0, r3
 8008196:	f001 f922 	bl	80093de <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2201      	movs	r2, #1
 800819e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80081a8:	461a      	mov	r2, r3
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80081b6:	f003 031f 	and.w	r3, r3, #31
 80081ba:	2b02      	cmp	r3, #2
 80081bc:	d01a      	beq.n	80081f4 <USBD_LL_SetupStage+0x72>
 80081be:	2b02      	cmp	r3, #2
 80081c0:	d822      	bhi.n	8008208 <USBD_LL_SetupStage+0x86>
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d002      	beq.n	80081cc <USBD_LL_SetupStage+0x4a>
 80081c6:	2b01      	cmp	r3, #1
 80081c8:	d00a      	beq.n	80081e0 <USBD_LL_SetupStage+0x5e>
 80081ca:	e01d      	b.n	8008208 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80081d2:	4619      	mov	r1, r3
 80081d4:	6878      	ldr	r0, [r7, #4]
 80081d6:	f000 fb77 	bl	80088c8 <USBD_StdDevReq>
 80081da:	4603      	mov	r3, r0
 80081dc:	73fb      	strb	r3, [r7, #15]
      break;
 80081de:	e020      	b.n	8008222 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80081e6:	4619      	mov	r1, r3
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f000 fbdf 	bl	80089ac <USBD_StdItfReq>
 80081ee:	4603      	mov	r3, r0
 80081f0:	73fb      	strb	r3, [r7, #15]
      break;
 80081f2:	e016      	b.n	8008222 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80081fa:	4619      	mov	r1, r3
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f000 fc41 	bl	8008a84 <USBD_StdEPReq>
 8008202:	4603      	mov	r3, r0
 8008204:	73fb      	strb	r3, [r7, #15]
      break;
 8008206:	e00c      	b.n	8008222 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800820e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008212:	b2db      	uxtb	r3, r3
 8008214:	4619      	mov	r1, r3
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f004 fe12 	bl	800ce40 <USBD_LL_StallEP>
 800821c:	4603      	mov	r3, r0
 800821e:	73fb      	strb	r3, [r7, #15]
      break;
 8008220:	bf00      	nop
  }

  return ret;
 8008222:	7bfb      	ldrb	r3, [r7, #15]
}
 8008224:	4618      	mov	r0, r3
 8008226:	3710      	adds	r7, #16
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}

0800822c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b086      	sub	sp, #24
 8008230:	af00      	add	r7, sp, #0
 8008232:	60f8      	str	r0, [r7, #12]
 8008234:	460b      	mov	r3, r1
 8008236:	607a      	str	r2, [r7, #4]
 8008238:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800823a:	2300      	movs	r3, #0
 800823c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800823e:	7afb      	ldrb	r3, [r7, #11]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d177      	bne.n	8008334 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800824a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008252:	2b03      	cmp	r3, #3
 8008254:	f040 80a1 	bne.w	800839a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	685b      	ldr	r3, [r3, #4]
 800825c:	693a      	ldr	r2, [r7, #16]
 800825e:	8992      	ldrh	r2, [r2, #12]
 8008260:	4293      	cmp	r3, r2
 8008262:	d91c      	bls.n	800829e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	693a      	ldr	r2, [r7, #16]
 800826a:	8992      	ldrh	r2, [r2, #12]
 800826c:	1a9a      	subs	r2, r3, r2
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008272:	693b      	ldr	r3, [r7, #16]
 8008274:	691b      	ldr	r3, [r3, #16]
 8008276:	693a      	ldr	r2, [r7, #16]
 8008278:	8992      	ldrh	r2, [r2, #12]
 800827a:	441a      	add	r2, r3
 800827c:	693b      	ldr	r3, [r7, #16]
 800827e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	6919      	ldr	r1, [r3, #16]
 8008284:	693b      	ldr	r3, [r7, #16]
 8008286:	899b      	ldrh	r3, [r3, #12]
 8008288:	461a      	mov	r2, r3
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	4293      	cmp	r3, r2
 8008290:	bf38      	it	cc
 8008292:	4613      	movcc	r3, r2
 8008294:	461a      	mov	r2, r3
 8008296:	68f8      	ldr	r0, [r7, #12]
 8008298:	f001 f9a8 	bl	80095ec <USBD_CtlContinueRx>
 800829c:	e07d      	b.n	800839a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80082a4:	f003 031f 	and.w	r3, r3, #31
 80082a8:	2b02      	cmp	r3, #2
 80082aa:	d014      	beq.n	80082d6 <USBD_LL_DataOutStage+0xaa>
 80082ac:	2b02      	cmp	r3, #2
 80082ae:	d81d      	bhi.n	80082ec <USBD_LL_DataOutStage+0xc0>
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d002      	beq.n	80082ba <USBD_LL_DataOutStage+0x8e>
 80082b4:	2b01      	cmp	r3, #1
 80082b6:	d003      	beq.n	80082c0 <USBD_LL_DataOutStage+0x94>
 80082b8:	e018      	b.n	80082ec <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80082ba:	2300      	movs	r3, #0
 80082bc:	75bb      	strb	r3, [r7, #22]
            break;
 80082be:	e018      	b.n	80082f2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80082c6:	b2db      	uxtb	r3, r3
 80082c8:	4619      	mov	r1, r3
 80082ca:	68f8      	ldr	r0, [r7, #12]
 80082cc:	f000 fa6e 	bl	80087ac <USBD_CoreFindIF>
 80082d0:	4603      	mov	r3, r0
 80082d2:	75bb      	strb	r3, [r7, #22]
            break;
 80082d4:	e00d      	b.n	80082f2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80082dc:	b2db      	uxtb	r3, r3
 80082de:	4619      	mov	r1, r3
 80082e0:	68f8      	ldr	r0, [r7, #12]
 80082e2:	f000 fa70 	bl	80087c6 <USBD_CoreFindEP>
 80082e6:	4603      	mov	r3, r0
 80082e8:	75bb      	strb	r3, [r7, #22]
            break;
 80082ea:	e002      	b.n	80082f2 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80082ec:	2300      	movs	r3, #0
 80082ee:	75bb      	strb	r3, [r7, #22]
            break;
 80082f0:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80082f2:	7dbb      	ldrb	r3, [r7, #22]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d119      	bne.n	800832c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082fe:	b2db      	uxtb	r3, r3
 8008300:	2b03      	cmp	r3, #3
 8008302:	d113      	bne.n	800832c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008304:	7dba      	ldrb	r2, [r7, #22]
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	32ae      	adds	r2, #174	@ 0xae
 800830a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800830e:	691b      	ldr	r3, [r3, #16]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d00b      	beq.n	800832c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8008314:	7dba      	ldrb	r2, [r7, #22]
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800831c:	7dba      	ldrb	r2, [r7, #22]
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	32ae      	adds	r2, #174	@ 0xae
 8008322:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008326:	691b      	ldr	r3, [r3, #16]
 8008328:	68f8      	ldr	r0, [r7, #12]
 800832a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800832c:	68f8      	ldr	r0, [r7, #12]
 800832e:	f001 f96e 	bl	800960e <USBD_CtlSendStatus>
 8008332:	e032      	b.n	800839a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008334:	7afb      	ldrb	r3, [r7, #11]
 8008336:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800833a:	b2db      	uxtb	r3, r3
 800833c:	4619      	mov	r1, r3
 800833e:	68f8      	ldr	r0, [r7, #12]
 8008340:	f000 fa41 	bl	80087c6 <USBD_CoreFindEP>
 8008344:	4603      	mov	r3, r0
 8008346:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008348:	7dbb      	ldrb	r3, [r7, #22]
 800834a:	2bff      	cmp	r3, #255	@ 0xff
 800834c:	d025      	beq.n	800839a <USBD_LL_DataOutStage+0x16e>
 800834e:	7dbb      	ldrb	r3, [r7, #22]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d122      	bne.n	800839a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800835a:	b2db      	uxtb	r3, r3
 800835c:	2b03      	cmp	r3, #3
 800835e:	d117      	bne.n	8008390 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008360:	7dba      	ldrb	r2, [r7, #22]
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	32ae      	adds	r2, #174	@ 0xae
 8008366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800836a:	699b      	ldr	r3, [r3, #24]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d00f      	beq.n	8008390 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8008370:	7dba      	ldrb	r2, [r7, #22]
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008378:	7dba      	ldrb	r2, [r7, #22]
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	32ae      	adds	r2, #174	@ 0xae
 800837e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008382:	699b      	ldr	r3, [r3, #24]
 8008384:	7afa      	ldrb	r2, [r7, #11]
 8008386:	4611      	mov	r1, r2
 8008388:	68f8      	ldr	r0, [r7, #12]
 800838a:	4798      	blx	r3
 800838c:	4603      	mov	r3, r0
 800838e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008390:	7dfb      	ldrb	r3, [r7, #23]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d001      	beq.n	800839a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8008396:	7dfb      	ldrb	r3, [r7, #23]
 8008398:	e000      	b.n	800839c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800839a:	2300      	movs	r3, #0
}
 800839c:	4618      	mov	r0, r3
 800839e:	3718      	adds	r7, #24
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bd80      	pop	{r7, pc}

080083a4 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b086      	sub	sp, #24
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	60f8      	str	r0, [r7, #12]
 80083ac:	460b      	mov	r3, r1
 80083ae:	607a      	str	r2, [r7, #4]
 80083b0:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80083b2:	7afb      	ldrb	r3, [r7, #11]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d178      	bne.n	80084aa <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	3314      	adds	r3, #20
 80083bc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80083c4:	2b02      	cmp	r3, #2
 80083c6:	d163      	bne.n	8008490 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	693a      	ldr	r2, [r7, #16]
 80083ce:	8992      	ldrh	r2, [r2, #12]
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d91c      	bls.n	800840e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	693a      	ldr	r2, [r7, #16]
 80083da:	8992      	ldrh	r2, [r2, #12]
 80083dc:	1a9a      	subs	r2, r3, r2
 80083de:	693b      	ldr	r3, [r7, #16]
 80083e0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80083e2:	693b      	ldr	r3, [r7, #16]
 80083e4:	691b      	ldr	r3, [r3, #16]
 80083e6:	693a      	ldr	r2, [r7, #16]
 80083e8:	8992      	ldrh	r2, [r2, #12]
 80083ea:	441a      	add	r2, r3
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	6919      	ldr	r1, [r3, #16]
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	461a      	mov	r2, r3
 80083fa:	68f8      	ldr	r0, [r7, #12]
 80083fc:	f001 f8c4 	bl	8009588 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008400:	2300      	movs	r3, #0
 8008402:	2200      	movs	r2, #0
 8008404:	2100      	movs	r1, #0
 8008406:	68f8      	ldr	r0, [r7, #12]
 8008408:	f004 fdc4 	bl	800cf94 <USBD_LL_PrepareReceive>
 800840c:	e040      	b.n	8008490 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	899b      	ldrh	r3, [r3, #12]
 8008412:	461a      	mov	r2, r3
 8008414:	693b      	ldr	r3, [r7, #16]
 8008416:	685b      	ldr	r3, [r3, #4]
 8008418:	429a      	cmp	r2, r3
 800841a:	d11c      	bne.n	8008456 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	693a      	ldr	r2, [r7, #16]
 8008422:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008424:	4293      	cmp	r3, r2
 8008426:	d316      	bcc.n	8008456 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	681a      	ldr	r2, [r3, #0]
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008432:	429a      	cmp	r2, r3
 8008434:	d20f      	bcs.n	8008456 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008436:	2200      	movs	r2, #0
 8008438:	2100      	movs	r1, #0
 800843a:	68f8      	ldr	r0, [r7, #12]
 800843c:	f001 f8a4 	bl	8009588 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	2200      	movs	r2, #0
 8008444:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008448:	2300      	movs	r3, #0
 800844a:	2200      	movs	r2, #0
 800844c:	2100      	movs	r1, #0
 800844e:	68f8      	ldr	r0, [r7, #12]
 8008450:	f004 fda0 	bl	800cf94 <USBD_LL_PrepareReceive>
 8008454:	e01c      	b.n	8008490 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800845c:	b2db      	uxtb	r3, r3
 800845e:	2b03      	cmp	r3, #3
 8008460:	d10f      	bne.n	8008482 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008468:	68db      	ldr	r3, [r3, #12]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d009      	beq.n	8008482 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	2200      	movs	r2, #0
 8008472:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800847c:	68db      	ldr	r3, [r3, #12]
 800847e:	68f8      	ldr	r0, [r7, #12]
 8008480:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008482:	2180      	movs	r1, #128	@ 0x80
 8008484:	68f8      	ldr	r0, [r7, #12]
 8008486:	f004 fcdb 	bl	800ce40 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800848a:	68f8      	ldr	r0, [r7, #12]
 800848c:	f001 f8d2 	bl	8009634 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008496:	2b00      	cmp	r3, #0
 8008498:	d03a      	beq.n	8008510 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800849a:	68f8      	ldr	r0, [r7, #12]
 800849c:	f7ff fe30 	bl	8008100 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	2200      	movs	r2, #0
 80084a4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80084a8:	e032      	b.n	8008510 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80084aa:	7afb      	ldrb	r3, [r7, #11]
 80084ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80084b0:	b2db      	uxtb	r3, r3
 80084b2:	4619      	mov	r1, r3
 80084b4:	68f8      	ldr	r0, [r7, #12]
 80084b6:	f000 f986 	bl	80087c6 <USBD_CoreFindEP>
 80084ba:	4603      	mov	r3, r0
 80084bc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80084be:	7dfb      	ldrb	r3, [r7, #23]
 80084c0:	2bff      	cmp	r3, #255	@ 0xff
 80084c2:	d025      	beq.n	8008510 <USBD_LL_DataInStage+0x16c>
 80084c4:	7dfb      	ldrb	r3, [r7, #23]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d122      	bne.n	8008510 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	2b03      	cmp	r3, #3
 80084d4:	d11c      	bne.n	8008510 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80084d6:	7dfa      	ldrb	r2, [r7, #23]
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	32ae      	adds	r2, #174	@ 0xae
 80084dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084e0:	695b      	ldr	r3, [r3, #20]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d014      	beq.n	8008510 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80084e6:	7dfa      	ldrb	r2, [r7, #23]
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80084ee:	7dfa      	ldrb	r2, [r7, #23]
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	32ae      	adds	r2, #174	@ 0xae
 80084f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084f8:	695b      	ldr	r3, [r3, #20]
 80084fa:	7afa      	ldrb	r2, [r7, #11]
 80084fc:	4611      	mov	r1, r2
 80084fe:	68f8      	ldr	r0, [r7, #12]
 8008500:	4798      	blx	r3
 8008502:	4603      	mov	r3, r0
 8008504:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008506:	7dbb      	ldrb	r3, [r7, #22]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d001      	beq.n	8008510 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800850c:	7dbb      	ldrb	r3, [r7, #22]
 800850e:	e000      	b.n	8008512 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8008510:	2300      	movs	r3, #0
}
 8008512:	4618      	mov	r0, r3
 8008514:	3718      	adds	r7, #24
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}

0800851a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800851a:	b580      	push	{r7, lr}
 800851c:	b084      	sub	sp, #16
 800851e:	af00      	add	r7, sp, #0
 8008520:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008522:	2300      	movs	r3, #0
 8008524:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2201      	movs	r2, #1
 800852a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2200      	movs	r2, #0
 8008532:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2200      	movs	r2, #0
 800853a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2200      	movs	r2, #0
 8008540:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2200      	movs	r2, #0
 8008548:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008552:	2b00      	cmp	r3, #0
 8008554:	d014      	beq.n	8008580 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800855c:	685b      	ldr	r3, [r3, #4]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d00e      	beq.n	8008580 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008568:	685b      	ldr	r3, [r3, #4]
 800856a:	687a      	ldr	r2, [r7, #4]
 800856c:	6852      	ldr	r2, [r2, #4]
 800856e:	b2d2      	uxtb	r2, r2
 8008570:	4611      	mov	r1, r2
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	4798      	blx	r3
 8008576:	4603      	mov	r3, r0
 8008578:	2b00      	cmp	r3, #0
 800857a:	d001      	beq.n	8008580 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800857c:	2303      	movs	r3, #3
 800857e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008580:	2340      	movs	r3, #64	@ 0x40
 8008582:	2200      	movs	r2, #0
 8008584:	2100      	movs	r1, #0
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f004 fc15 	bl	800cdb6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2201      	movs	r2, #1
 8008590:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2240      	movs	r2, #64	@ 0x40
 8008598:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800859c:	2340      	movs	r3, #64	@ 0x40
 800859e:	2200      	movs	r2, #0
 80085a0:	2180      	movs	r1, #128	@ 0x80
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f004 fc07 	bl	800cdb6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2201      	movs	r2, #1
 80085ac:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2240      	movs	r2, #64	@ 0x40
 80085b4:	841a      	strh	r2, [r3, #32]

  return ret;
 80085b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	3710      	adds	r7, #16
 80085bc:	46bd      	mov	sp, r7
 80085be:	bd80      	pop	{r7, pc}

080085c0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b083      	sub	sp, #12
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
 80085c8:	460b      	mov	r3, r1
 80085ca:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	78fa      	ldrb	r2, [r7, #3]
 80085d0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80085d2:	2300      	movs	r3, #0
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	370c      	adds	r7, #12
 80085d8:	46bd      	mov	sp, r7
 80085da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085de:	4770      	bx	lr

080085e0 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b083      	sub	sp, #12
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085ee:	b2db      	uxtb	r3, r3
 80085f0:	2b04      	cmp	r3, #4
 80085f2:	d006      	beq.n	8008602 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085fa:	b2da      	uxtb	r2, r3
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2204      	movs	r2, #4
 8008606:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800860a:	2300      	movs	r3, #0
}
 800860c:	4618      	mov	r0, r3
 800860e:	370c      	adds	r7, #12
 8008610:	46bd      	mov	sp, r7
 8008612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008616:	4770      	bx	lr

08008618 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008618:	b480      	push	{r7}
 800861a:	b083      	sub	sp, #12
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008626:	b2db      	uxtb	r3, r3
 8008628:	2b04      	cmp	r3, #4
 800862a:	d106      	bne.n	800863a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008632:	b2da      	uxtb	r2, r3
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800863a:	2300      	movs	r3, #0
}
 800863c:	4618      	mov	r0, r3
 800863e:	370c      	adds	r7, #12
 8008640:	46bd      	mov	sp, r7
 8008642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008646:	4770      	bx	lr

08008648 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b082      	sub	sp, #8
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008656:	b2db      	uxtb	r3, r3
 8008658:	2b03      	cmp	r3, #3
 800865a:	d110      	bne.n	800867e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008662:	2b00      	cmp	r3, #0
 8008664:	d00b      	beq.n	800867e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800866c:	69db      	ldr	r3, [r3, #28]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d005      	beq.n	800867e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008678:	69db      	ldr	r3, [r3, #28]
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800867e:	2300      	movs	r3, #0
}
 8008680:	4618      	mov	r0, r3
 8008682:	3708      	adds	r7, #8
 8008684:	46bd      	mov	sp, r7
 8008686:	bd80      	pop	{r7, pc}

08008688 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b082      	sub	sp, #8
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
 8008690:	460b      	mov	r3, r1
 8008692:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	32ae      	adds	r2, #174	@ 0xae
 800869e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d101      	bne.n	80086aa <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80086a6:	2303      	movs	r3, #3
 80086a8:	e01c      	b.n	80086e4 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086b0:	b2db      	uxtb	r3, r3
 80086b2:	2b03      	cmp	r3, #3
 80086b4:	d115      	bne.n	80086e2 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	32ae      	adds	r2, #174	@ 0xae
 80086c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086c4:	6a1b      	ldr	r3, [r3, #32]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d00b      	beq.n	80086e2 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	32ae      	adds	r2, #174	@ 0xae
 80086d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086d8:	6a1b      	ldr	r3, [r3, #32]
 80086da:	78fa      	ldrb	r2, [r7, #3]
 80086dc:	4611      	mov	r1, r2
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80086e2:	2300      	movs	r3, #0
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	3708      	adds	r7, #8
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}

080086ec <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b082      	sub	sp, #8
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
 80086f4:	460b      	mov	r3, r1
 80086f6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	32ae      	adds	r2, #174	@ 0xae
 8008702:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d101      	bne.n	800870e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800870a:	2303      	movs	r3, #3
 800870c:	e01c      	b.n	8008748 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008714:	b2db      	uxtb	r3, r3
 8008716:	2b03      	cmp	r3, #3
 8008718:	d115      	bne.n	8008746 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	32ae      	adds	r2, #174	@ 0xae
 8008724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800872a:	2b00      	cmp	r3, #0
 800872c:	d00b      	beq.n	8008746 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	32ae      	adds	r2, #174	@ 0xae
 8008738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800873c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800873e:	78fa      	ldrb	r2, [r7, #3]
 8008740:	4611      	mov	r1, r2
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008746:	2300      	movs	r3, #0
}
 8008748:	4618      	mov	r0, r3
 800874a:	3708      	adds	r7, #8
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008750:	b480      	push	{r7}
 8008752:	b083      	sub	sp, #12
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008758:	2300      	movs	r3, #0
}
 800875a:	4618      	mov	r0, r3
 800875c:	370c      	adds	r7, #12
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr

08008766 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008766:	b580      	push	{r7, lr}
 8008768:	b084      	sub	sp, #16
 800876a:	af00      	add	r7, sp, #0
 800876c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800876e:	2300      	movs	r3, #0
 8008770:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2201      	movs	r2, #1
 8008776:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008780:	2b00      	cmp	r3, #0
 8008782:	d00e      	beq.n	80087a2 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800878a:	685b      	ldr	r3, [r3, #4]
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	6852      	ldr	r2, [r2, #4]
 8008790:	b2d2      	uxtb	r2, r2
 8008792:	4611      	mov	r1, r2
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	4798      	blx	r3
 8008798:	4603      	mov	r3, r0
 800879a:	2b00      	cmp	r3, #0
 800879c:	d001      	beq.n	80087a2 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800879e:	2303      	movs	r3, #3
 80087a0:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80087a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	3710      	adds	r7, #16
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}

080087ac <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80087ac:	b480      	push	{r7}
 80087ae:	b083      	sub	sp, #12
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
 80087b4:	460b      	mov	r3, r1
 80087b6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80087b8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	370c      	adds	r7, #12
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr

080087c6 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80087c6:	b480      	push	{r7}
 80087c8:	b083      	sub	sp, #12
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	6078      	str	r0, [r7, #4]
 80087ce:	460b      	mov	r3, r1
 80087d0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80087d2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80087d4:	4618      	mov	r0, r3
 80087d6:	370c      	adds	r7, #12
 80087d8:	46bd      	mov	sp, r7
 80087da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087de:	4770      	bx	lr

080087e0 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b086      	sub	sp, #24
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	460b      	mov	r3, r1
 80087ea:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80087f4:	2300      	movs	r3, #0
 80087f6:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	885b      	ldrh	r3, [r3, #2]
 80087fc:	b29b      	uxth	r3, r3
 80087fe:	68fa      	ldr	r2, [r7, #12]
 8008800:	7812      	ldrb	r2, [r2, #0]
 8008802:	4293      	cmp	r3, r2
 8008804:	d91f      	bls.n	8008846 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	781b      	ldrb	r3, [r3, #0]
 800880a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800880c:	e013      	b.n	8008836 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800880e:	f107 030a 	add.w	r3, r7, #10
 8008812:	4619      	mov	r1, r3
 8008814:	6978      	ldr	r0, [r7, #20]
 8008816:	f000 f81b 	bl	8008850 <USBD_GetNextDesc>
 800881a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	785b      	ldrb	r3, [r3, #1]
 8008820:	2b05      	cmp	r3, #5
 8008822:	d108      	bne.n	8008836 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008828:	693b      	ldr	r3, [r7, #16]
 800882a:	789b      	ldrb	r3, [r3, #2]
 800882c:	78fa      	ldrb	r2, [r7, #3]
 800882e:	429a      	cmp	r2, r3
 8008830:	d008      	beq.n	8008844 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008832:	2300      	movs	r3, #0
 8008834:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	885b      	ldrh	r3, [r3, #2]
 800883a:	b29a      	uxth	r2, r3
 800883c:	897b      	ldrh	r3, [r7, #10]
 800883e:	429a      	cmp	r2, r3
 8008840:	d8e5      	bhi.n	800880e <USBD_GetEpDesc+0x2e>
 8008842:	e000      	b.n	8008846 <USBD_GetEpDesc+0x66>
          break;
 8008844:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008846:	693b      	ldr	r3, [r7, #16]
}
 8008848:	4618      	mov	r0, r3
 800884a:	3718      	adds	r7, #24
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}

08008850 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008850:	b480      	push	{r7}
 8008852:	b085      	sub	sp, #20
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
 8008858:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	881b      	ldrh	r3, [r3, #0]
 8008862:	68fa      	ldr	r2, [r7, #12]
 8008864:	7812      	ldrb	r2, [r2, #0]
 8008866:	4413      	add	r3, r2
 8008868:	b29a      	uxth	r2, r3
 800886a:	683b      	ldr	r3, [r7, #0]
 800886c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	781b      	ldrb	r3, [r3, #0]
 8008872:	461a      	mov	r2, r3
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	4413      	add	r3, r2
 8008878:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800887a:	68fb      	ldr	r3, [r7, #12]
}
 800887c:	4618      	mov	r0, r3
 800887e:	3714      	adds	r7, #20
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr

08008888 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008888:	b480      	push	{r7}
 800888a:	b087      	sub	sp, #28
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	781b      	ldrb	r3, [r3, #0]
 8008898:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	3301      	adds	r3, #1
 800889e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80088a0:	697b      	ldr	r3, [r7, #20]
 80088a2:	781b      	ldrb	r3, [r3, #0]
 80088a4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80088a6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80088aa:	021b      	lsls	r3, r3, #8
 80088ac:	b21a      	sxth	r2, r3
 80088ae:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80088b2:	4313      	orrs	r3, r2
 80088b4:	b21b      	sxth	r3, r3
 80088b6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80088b8:	89fb      	ldrh	r3, [r7, #14]
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	371c      	adds	r7, #28
 80088be:	46bd      	mov	sp, r7
 80088c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c4:	4770      	bx	lr
	...

080088c8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b084      	sub	sp, #16
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
 80088d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80088d2:	2300      	movs	r3, #0
 80088d4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	781b      	ldrb	r3, [r3, #0]
 80088da:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80088de:	2b40      	cmp	r3, #64	@ 0x40
 80088e0:	d005      	beq.n	80088ee <USBD_StdDevReq+0x26>
 80088e2:	2b40      	cmp	r3, #64	@ 0x40
 80088e4:	d857      	bhi.n	8008996 <USBD_StdDevReq+0xce>
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d00f      	beq.n	800890a <USBD_StdDevReq+0x42>
 80088ea:	2b20      	cmp	r3, #32
 80088ec:	d153      	bne.n	8008996 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	32ae      	adds	r2, #174	@ 0xae
 80088f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088fc:	689b      	ldr	r3, [r3, #8]
 80088fe:	6839      	ldr	r1, [r7, #0]
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	4798      	blx	r3
 8008904:	4603      	mov	r3, r0
 8008906:	73fb      	strb	r3, [r7, #15]
      break;
 8008908:	e04a      	b.n	80089a0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	785b      	ldrb	r3, [r3, #1]
 800890e:	2b09      	cmp	r3, #9
 8008910:	d83b      	bhi.n	800898a <USBD_StdDevReq+0xc2>
 8008912:	a201      	add	r2, pc, #4	@ (adr r2, 8008918 <USBD_StdDevReq+0x50>)
 8008914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008918:	0800896d 	.word	0x0800896d
 800891c:	08008981 	.word	0x08008981
 8008920:	0800898b 	.word	0x0800898b
 8008924:	08008977 	.word	0x08008977
 8008928:	0800898b 	.word	0x0800898b
 800892c:	0800894b 	.word	0x0800894b
 8008930:	08008941 	.word	0x08008941
 8008934:	0800898b 	.word	0x0800898b
 8008938:	08008963 	.word	0x08008963
 800893c:	08008955 	.word	0x08008955
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008940:	6839      	ldr	r1, [r7, #0]
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f000 fa3e 	bl	8008dc4 <USBD_GetDescriptor>
          break;
 8008948:	e024      	b.n	8008994 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800894a:	6839      	ldr	r1, [r7, #0]
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f000 fba3 	bl	8009098 <USBD_SetAddress>
          break;
 8008952:	e01f      	b.n	8008994 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008954:	6839      	ldr	r1, [r7, #0]
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f000 fbe2 	bl	8009120 <USBD_SetConfig>
 800895c:	4603      	mov	r3, r0
 800895e:	73fb      	strb	r3, [r7, #15]
          break;
 8008960:	e018      	b.n	8008994 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008962:	6839      	ldr	r1, [r7, #0]
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f000 fc85 	bl	8009274 <USBD_GetConfig>
          break;
 800896a:	e013      	b.n	8008994 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800896c:	6839      	ldr	r1, [r7, #0]
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 fcb6 	bl	80092e0 <USBD_GetStatus>
          break;
 8008974:	e00e      	b.n	8008994 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008976:	6839      	ldr	r1, [r7, #0]
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f000 fce5 	bl	8009348 <USBD_SetFeature>
          break;
 800897e:	e009      	b.n	8008994 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008980:	6839      	ldr	r1, [r7, #0]
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	f000 fd09 	bl	800939a <USBD_ClrFeature>
          break;
 8008988:	e004      	b.n	8008994 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800898a:	6839      	ldr	r1, [r7, #0]
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f000 fd60 	bl	8009452 <USBD_CtlError>
          break;
 8008992:	bf00      	nop
      }
      break;
 8008994:	e004      	b.n	80089a0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008996:	6839      	ldr	r1, [r7, #0]
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	f000 fd5a 	bl	8009452 <USBD_CtlError>
      break;
 800899e:	bf00      	nop
  }

  return ret;
 80089a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	3710      	adds	r7, #16
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd80      	pop	{r7, pc}
 80089aa:	bf00      	nop

080089ac <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b084      	sub	sp, #16
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
 80089b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80089b6:	2300      	movs	r3, #0
 80089b8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	781b      	ldrb	r3, [r3, #0]
 80089be:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80089c2:	2b40      	cmp	r3, #64	@ 0x40
 80089c4:	d005      	beq.n	80089d2 <USBD_StdItfReq+0x26>
 80089c6:	2b40      	cmp	r3, #64	@ 0x40
 80089c8:	d852      	bhi.n	8008a70 <USBD_StdItfReq+0xc4>
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d001      	beq.n	80089d2 <USBD_StdItfReq+0x26>
 80089ce:	2b20      	cmp	r3, #32
 80089d0:	d14e      	bne.n	8008a70 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	3b01      	subs	r3, #1
 80089dc:	2b02      	cmp	r3, #2
 80089de:	d840      	bhi.n	8008a62 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	889b      	ldrh	r3, [r3, #4]
 80089e4:	b2db      	uxtb	r3, r3
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d836      	bhi.n	8008a58 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	889b      	ldrh	r3, [r3, #4]
 80089ee:	b2db      	uxtb	r3, r3
 80089f0:	4619      	mov	r1, r3
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f7ff feda 	bl	80087ac <USBD_CoreFindIF>
 80089f8:	4603      	mov	r3, r0
 80089fa:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80089fc:	7bbb      	ldrb	r3, [r7, #14]
 80089fe:	2bff      	cmp	r3, #255	@ 0xff
 8008a00:	d01d      	beq.n	8008a3e <USBD_StdItfReq+0x92>
 8008a02:	7bbb      	ldrb	r3, [r7, #14]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d11a      	bne.n	8008a3e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008a08:	7bba      	ldrb	r2, [r7, #14]
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	32ae      	adds	r2, #174	@ 0xae
 8008a0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a12:	689b      	ldr	r3, [r3, #8]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d00f      	beq.n	8008a38 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008a18:	7bba      	ldrb	r2, [r7, #14]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008a20:	7bba      	ldrb	r2, [r7, #14]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	32ae      	adds	r2, #174	@ 0xae
 8008a26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a2a:	689b      	ldr	r3, [r3, #8]
 8008a2c:	6839      	ldr	r1, [r7, #0]
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	4798      	blx	r3
 8008a32:	4603      	mov	r3, r0
 8008a34:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008a36:	e004      	b.n	8008a42 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008a38:	2303      	movs	r3, #3
 8008a3a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008a3c:	e001      	b.n	8008a42 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008a3e:	2303      	movs	r3, #3
 8008a40:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	88db      	ldrh	r3, [r3, #6]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d110      	bne.n	8008a6c <USBD_StdItfReq+0xc0>
 8008a4a:	7bfb      	ldrb	r3, [r7, #15]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d10d      	bne.n	8008a6c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f000 fddc 	bl	800960e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008a56:	e009      	b.n	8008a6c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008a58:	6839      	ldr	r1, [r7, #0]
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f000 fcf9 	bl	8009452 <USBD_CtlError>
          break;
 8008a60:	e004      	b.n	8008a6c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008a62:	6839      	ldr	r1, [r7, #0]
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	f000 fcf4 	bl	8009452 <USBD_CtlError>
          break;
 8008a6a:	e000      	b.n	8008a6e <USBD_StdItfReq+0xc2>
          break;
 8008a6c:	bf00      	nop
      }
      break;
 8008a6e:	e004      	b.n	8008a7a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008a70:	6839      	ldr	r1, [r7, #0]
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f000 fced 	bl	8009452 <USBD_CtlError>
      break;
 8008a78:	bf00      	nop
  }

  return ret;
 8008a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3710      	adds	r7, #16
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b084      	sub	sp, #16
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
 8008a8c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	889b      	ldrh	r3, [r3, #4]
 8008a96:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	781b      	ldrb	r3, [r3, #0]
 8008a9c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008aa0:	2b40      	cmp	r3, #64	@ 0x40
 8008aa2:	d007      	beq.n	8008ab4 <USBD_StdEPReq+0x30>
 8008aa4:	2b40      	cmp	r3, #64	@ 0x40
 8008aa6:	f200 8181 	bhi.w	8008dac <USBD_StdEPReq+0x328>
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d02a      	beq.n	8008b04 <USBD_StdEPReq+0x80>
 8008aae:	2b20      	cmp	r3, #32
 8008ab0:	f040 817c 	bne.w	8008dac <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008ab4:	7bbb      	ldrb	r3, [r7, #14]
 8008ab6:	4619      	mov	r1, r3
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f7ff fe84 	bl	80087c6 <USBD_CoreFindEP>
 8008abe:	4603      	mov	r3, r0
 8008ac0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ac2:	7b7b      	ldrb	r3, [r7, #13]
 8008ac4:	2bff      	cmp	r3, #255	@ 0xff
 8008ac6:	f000 8176 	beq.w	8008db6 <USBD_StdEPReq+0x332>
 8008aca:	7b7b      	ldrb	r3, [r7, #13]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	f040 8172 	bne.w	8008db6 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8008ad2:	7b7a      	ldrb	r2, [r7, #13]
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008ada:	7b7a      	ldrb	r2, [r7, #13]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	32ae      	adds	r2, #174	@ 0xae
 8008ae0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ae4:	689b      	ldr	r3, [r3, #8]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	f000 8165 	beq.w	8008db6 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008aec:	7b7a      	ldrb	r2, [r7, #13]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	32ae      	adds	r2, #174	@ 0xae
 8008af2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008af6:	689b      	ldr	r3, [r3, #8]
 8008af8:	6839      	ldr	r1, [r7, #0]
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	4798      	blx	r3
 8008afe:	4603      	mov	r3, r0
 8008b00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008b02:	e158      	b.n	8008db6 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	785b      	ldrb	r3, [r3, #1]
 8008b08:	2b03      	cmp	r3, #3
 8008b0a:	d008      	beq.n	8008b1e <USBD_StdEPReq+0x9a>
 8008b0c:	2b03      	cmp	r3, #3
 8008b0e:	f300 8147 	bgt.w	8008da0 <USBD_StdEPReq+0x31c>
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	f000 809b 	beq.w	8008c4e <USBD_StdEPReq+0x1ca>
 8008b18:	2b01      	cmp	r3, #1
 8008b1a:	d03c      	beq.n	8008b96 <USBD_StdEPReq+0x112>
 8008b1c:	e140      	b.n	8008da0 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b24:	b2db      	uxtb	r3, r3
 8008b26:	2b02      	cmp	r3, #2
 8008b28:	d002      	beq.n	8008b30 <USBD_StdEPReq+0xac>
 8008b2a:	2b03      	cmp	r3, #3
 8008b2c:	d016      	beq.n	8008b5c <USBD_StdEPReq+0xd8>
 8008b2e:	e02c      	b.n	8008b8a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b30:	7bbb      	ldrb	r3, [r7, #14]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d00d      	beq.n	8008b52 <USBD_StdEPReq+0xce>
 8008b36:	7bbb      	ldrb	r3, [r7, #14]
 8008b38:	2b80      	cmp	r3, #128	@ 0x80
 8008b3a:	d00a      	beq.n	8008b52 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008b3c:	7bbb      	ldrb	r3, [r7, #14]
 8008b3e:	4619      	mov	r1, r3
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f004 f97d 	bl	800ce40 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008b46:	2180      	movs	r1, #128	@ 0x80
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f004 f979 	bl	800ce40 <USBD_LL_StallEP>
 8008b4e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008b50:	e020      	b.n	8008b94 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008b52:	6839      	ldr	r1, [r7, #0]
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	f000 fc7c 	bl	8009452 <USBD_CtlError>
              break;
 8008b5a:	e01b      	b.n	8008b94 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	885b      	ldrh	r3, [r3, #2]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d10e      	bne.n	8008b82 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008b64:	7bbb      	ldrb	r3, [r7, #14]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d00b      	beq.n	8008b82 <USBD_StdEPReq+0xfe>
 8008b6a:	7bbb      	ldrb	r3, [r7, #14]
 8008b6c:	2b80      	cmp	r3, #128	@ 0x80
 8008b6e:	d008      	beq.n	8008b82 <USBD_StdEPReq+0xfe>
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	88db      	ldrh	r3, [r3, #6]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d104      	bne.n	8008b82 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008b78:	7bbb      	ldrb	r3, [r7, #14]
 8008b7a:	4619      	mov	r1, r3
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f004 f95f 	bl	800ce40 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008b82:	6878      	ldr	r0, [r7, #4]
 8008b84:	f000 fd43 	bl	800960e <USBD_CtlSendStatus>

              break;
 8008b88:	e004      	b.n	8008b94 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008b8a:	6839      	ldr	r1, [r7, #0]
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	f000 fc60 	bl	8009452 <USBD_CtlError>
              break;
 8008b92:	bf00      	nop
          }
          break;
 8008b94:	e109      	b.n	8008daa <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b9c:	b2db      	uxtb	r3, r3
 8008b9e:	2b02      	cmp	r3, #2
 8008ba0:	d002      	beq.n	8008ba8 <USBD_StdEPReq+0x124>
 8008ba2:	2b03      	cmp	r3, #3
 8008ba4:	d016      	beq.n	8008bd4 <USBD_StdEPReq+0x150>
 8008ba6:	e04b      	b.n	8008c40 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008ba8:	7bbb      	ldrb	r3, [r7, #14]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d00d      	beq.n	8008bca <USBD_StdEPReq+0x146>
 8008bae:	7bbb      	ldrb	r3, [r7, #14]
 8008bb0:	2b80      	cmp	r3, #128	@ 0x80
 8008bb2:	d00a      	beq.n	8008bca <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008bb4:	7bbb      	ldrb	r3, [r7, #14]
 8008bb6:	4619      	mov	r1, r3
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f004 f941 	bl	800ce40 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008bbe:	2180      	movs	r1, #128	@ 0x80
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f004 f93d 	bl	800ce40 <USBD_LL_StallEP>
 8008bc6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008bc8:	e040      	b.n	8008c4c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008bca:	6839      	ldr	r1, [r7, #0]
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 fc40 	bl	8009452 <USBD_CtlError>
              break;
 8008bd2:	e03b      	b.n	8008c4c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	885b      	ldrh	r3, [r3, #2]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d136      	bne.n	8008c4a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008bdc:	7bbb      	ldrb	r3, [r7, #14]
 8008bde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d004      	beq.n	8008bf0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008be6:	7bbb      	ldrb	r3, [r7, #14]
 8008be8:	4619      	mov	r1, r3
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f004 f947 	bl	800ce7e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	f000 fd0c 	bl	800960e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008bf6:	7bbb      	ldrb	r3, [r7, #14]
 8008bf8:	4619      	mov	r1, r3
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	f7ff fde3 	bl	80087c6 <USBD_CoreFindEP>
 8008c00:	4603      	mov	r3, r0
 8008c02:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008c04:	7b7b      	ldrb	r3, [r7, #13]
 8008c06:	2bff      	cmp	r3, #255	@ 0xff
 8008c08:	d01f      	beq.n	8008c4a <USBD_StdEPReq+0x1c6>
 8008c0a:	7b7b      	ldrb	r3, [r7, #13]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d11c      	bne.n	8008c4a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008c10:	7b7a      	ldrb	r2, [r7, #13]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008c18:	7b7a      	ldrb	r2, [r7, #13]
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	32ae      	adds	r2, #174	@ 0xae
 8008c1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c22:	689b      	ldr	r3, [r3, #8]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d010      	beq.n	8008c4a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008c28:	7b7a      	ldrb	r2, [r7, #13]
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	32ae      	adds	r2, #174	@ 0xae
 8008c2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c32:	689b      	ldr	r3, [r3, #8]
 8008c34:	6839      	ldr	r1, [r7, #0]
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	4798      	blx	r3
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008c3e:	e004      	b.n	8008c4a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008c40:	6839      	ldr	r1, [r7, #0]
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f000 fc05 	bl	8009452 <USBD_CtlError>
              break;
 8008c48:	e000      	b.n	8008c4c <USBD_StdEPReq+0x1c8>
              break;
 8008c4a:	bf00      	nop
          }
          break;
 8008c4c:	e0ad      	b.n	8008daa <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c54:	b2db      	uxtb	r3, r3
 8008c56:	2b02      	cmp	r3, #2
 8008c58:	d002      	beq.n	8008c60 <USBD_StdEPReq+0x1dc>
 8008c5a:	2b03      	cmp	r3, #3
 8008c5c:	d033      	beq.n	8008cc6 <USBD_StdEPReq+0x242>
 8008c5e:	e099      	b.n	8008d94 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c60:	7bbb      	ldrb	r3, [r7, #14]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d007      	beq.n	8008c76 <USBD_StdEPReq+0x1f2>
 8008c66:	7bbb      	ldrb	r3, [r7, #14]
 8008c68:	2b80      	cmp	r3, #128	@ 0x80
 8008c6a:	d004      	beq.n	8008c76 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008c6c:	6839      	ldr	r1, [r7, #0]
 8008c6e:	6878      	ldr	r0, [r7, #4]
 8008c70:	f000 fbef 	bl	8009452 <USBD_CtlError>
                break;
 8008c74:	e093      	b.n	8008d9e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c76:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	da0b      	bge.n	8008c96 <USBD_StdEPReq+0x212>
 8008c7e:	7bbb      	ldrb	r3, [r7, #14]
 8008c80:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008c84:	4613      	mov	r3, r2
 8008c86:	009b      	lsls	r3, r3, #2
 8008c88:	4413      	add	r3, r2
 8008c8a:	009b      	lsls	r3, r3, #2
 8008c8c:	3310      	adds	r3, #16
 8008c8e:	687a      	ldr	r2, [r7, #4]
 8008c90:	4413      	add	r3, r2
 8008c92:	3304      	adds	r3, #4
 8008c94:	e00b      	b.n	8008cae <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008c96:	7bbb      	ldrb	r3, [r7, #14]
 8008c98:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c9c:	4613      	mov	r3, r2
 8008c9e:	009b      	lsls	r3, r3, #2
 8008ca0:	4413      	add	r3, r2
 8008ca2:	009b      	lsls	r3, r3, #2
 8008ca4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008ca8:	687a      	ldr	r2, [r7, #4]
 8008caa:	4413      	add	r3, r2
 8008cac:	3304      	adds	r3, #4
 8008cae:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	330e      	adds	r3, #14
 8008cba:	2202      	movs	r2, #2
 8008cbc:	4619      	mov	r1, r3
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f000 fc44 	bl	800954c <USBD_CtlSendData>
              break;
 8008cc4:	e06b      	b.n	8008d9e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008cc6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	da11      	bge.n	8008cf2 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008cce:	7bbb      	ldrb	r3, [r7, #14]
 8008cd0:	f003 020f 	and.w	r2, r3, #15
 8008cd4:	6879      	ldr	r1, [r7, #4]
 8008cd6:	4613      	mov	r3, r2
 8008cd8:	009b      	lsls	r3, r3, #2
 8008cda:	4413      	add	r3, r2
 8008cdc:	009b      	lsls	r3, r3, #2
 8008cde:	440b      	add	r3, r1
 8008ce0:	3323      	adds	r3, #35	@ 0x23
 8008ce2:	781b      	ldrb	r3, [r3, #0]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d117      	bne.n	8008d18 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008ce8:	6839      	ldr	r1, [r7, #0]
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f000 fbb1 	bl	8009452 <USBD_CtlError>
                  break;
 8008cf0:	e055      	b.n	8008d9e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008cf2:	7bbb      	ldrb	r3, [r7, #14]
 8008cf4:	f003 020f 	and.w	r2, r3, #15
 8008cf8:	6879      	ldr	r1, [r7, #4]
 8008cfa:	4613      	mov	r3, r2
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	4413      	add	r3, r2
 8008d00:	009b      	lsls	r3, r3, #2
 8008d02:	440b      	add	r3, r1
 8008d04:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008d08:	781b      	ldrb	r3, [r3, #0]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d104      	bne.n	8008d18 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008d0e:	6839      	ldr	r1, [r7, #0]
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f000 fb9e 	bl	8009452 <USBD_CtlError>
                  break;
 8008d16:	e042      	b.n	8008d9e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	da0b      	bge.n	8008d38 <USBD_StdEPReq+0x2b4>
 8008d20:	7bbb      	ldrb	r3, [r7, #14]
 8008d22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008d26:	4613      	mov	r3, r2
 8008d28:	009b      	lsls	r3, r3, #2
 8008d2a:	4413      	add	r3, r2
 8008d2c:	009b      	lsls	r3, r3, #2
 8008d2e:	3310      	adds	r3, #16
 8008d30:	687a      	ldr	r2, [r7, #4]
 8008d32:	4413      	add	r3, r2
 8008d34:	3304      	adds	r3, #4
 8008d36:	e00b      	b.n	8008d50 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008d38:	7bbb      	ldrb	r3, [r7, #14]
 8008d3a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d3e:	4613      	mov	r3, r2
 8008d40:	009b      	lsls	r3, r3, #2
 8008d42:	4413      	add	r3, r2
 8008d44:	009b      	lsls	r3, r3, #2
 8008d46:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	3304      	adds	r3, #4
 8008d50:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008d52:	7bbb      	ldrb	r3, [r7, #14]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d002      	beq.n	8008d5e <USBD_StdEPReq+0x2da>
 8008d58:	7bbb      	ldrb	r3, [r7, #14]
 8008d5a:	2b80      	cmp	r3, #128	@ 0x80
 8008d5c:	d103      	bne.n	8008d66 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	2200      	movs	r2, #0
 8008d62:	739a      	strb	r2, [r3, #14]
 8008d64:	e00e      	b.n	8008d84 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008d66:	7bbb      	ldrb	r3, [r7, #14]
 8008d68:	4619      	mov	r1, r3
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f004 f8a6 	bl	800cebc <USBD_LL_IsStallEP>
 8008d70:	4603      	mov	r3, r0
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d003      	beq.n	8008d7e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	2201      	movs	r2, #1
 8008d7a:	739a      	strb	r2, [r3, #14]
 8008d7c:	e002      	b.n	8008d84 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	2200      	movs	r2, #0
 8008d82:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008d84:	68bb      	ldr	r3, [r7, #8]
 8008d86:	330e      	adds	r3, #14
 8008d88:	2202      	movs	r2, #2
 8008d8a:	4619      	mov	r1, r3
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f000 fbdd 	bl	800954c <USBD_CtlSendData>
              break;
 8008d92:	e004      	b.n	8008d9e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008d94:	6839      	ldr	r1, [r7, #0]
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f000 fb5b 	bl	8009452 <USBD_CtlError>
              break;
 8008d9c:	bf00      	nop
          }
          break;
 8008d9e:	e004      	b.n	8008daa <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8008da0:	6839      	ldr	r1, [r7, #0]
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f000 fb55 	bl	8009452 <USBD_CtlError>
          break;
 8008da8:	bf00      	nop
      }
      break;
 8008daa:	e005      	b.n	8008db8 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8008dac:	6839      	ldr	r1, [r7, #0]
 8008dae:	6878      	ldr	r0, [r7, #4]
 8008db0:	f000 fb4f 	bl	8009452 <USBD_CtlError>
      break;
 8008db4:	e000      	b.n	8008db8 <USBD_StdEPReq+0x334>
      break;
 8008db6:	bf00      	nop
  }

  return ret;
 8008db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dba:	4618      	mov	r0, r3
 8008dbc:	3710      	adds	r7, #16
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	bd80      	pop	{r7, pc}
	...

08008dc4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b084      	sub	sp, #16
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
 8008dcc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	885b      	ldrh	r3, [r3, #2]
 8008dde:	0a1b      	lsrs	r3, r3, #8
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	3b01      	subs	r3, #1
 8008de4:	2b06      	cmp	r3, #6
 8008de6:	f200 8128 	bhi.w	800903a <USBD_GetDescriptor+0x276>
 8008dea:	a201      	add	r2, pc, #4	@ (adr r2, 8008df0 <USBD_GetDescriptor+0x2c>)
 8008dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008df0:	08008e0d 	.word	0x08008e0d
 8008df4:	08008e25 	.word	0x08008e25
 8008df8:	08008e65 	.word	0x08008e65
 8008dfc:	0800903b 	.word	0x0800903b
 8008e00:	0800903b 	.word	0x0800903b
 8008e04:	08008fdb 	.word	0x08008fdb
 8008e08:	08009007 	.word	0x08009007
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	687a      	ldr	r2, [r7, #4]
 8008e16:	7c12      	ldrb	r2, [r2, #16]
 8008e18:	f107 0108 	add.w	r1, r7, #8
 8008e1c:	4610      	mov	r0, r2
 8008e1e:	4798      	blx	r3
 8008e20:	60f8      	str	r0, [r7, #12]
      break;
 8008e22:	e112      	b.n	800904a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	7c1b      	ldrb	r3, [r3, #16]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d10d      	bne.n	8008e48 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e34:	f107 0208 	add.w	r2, r7, #8
 8008e38:	4610      	mov	r0, r2
 8008e3a:	4798      	blx	r3
 8008e3c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	3301      	adds	r3, #1
 8008e42:	2202      	movs	r2, #2
 8008e44:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008e46:	e100      	b.n	800904a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e50:	f107 0208 	add.w	r2, r7, #8
 8008e54:	4610      	mov	r0, r2
 8008e56:	4798      	blx	r3
 8008e58:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	3301      	adds	r3, #1
 8008e5e:	2202      	movs	r2, #2
 8008e60:	701a      	strb	r2, [r3, #0]
      break;
 8008e62:	e0f2      	b.n	800904a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	885b      	ldrh	r3, [r3, #2]
 8008e68:	b2db      	uxtb	r3, r3
 8008e6a:	2b05      	cmp	r3, #5
 8008e6c:	f200 80ac 	bhi.w	8008fc8 <USBD_GetDescriptor+0x204>
 8008e70:	a201      	add	r2, pc, #4	@ (adr r2, 8008e78 <USBD_GetDescriptor+0xb4>)
 8008e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e76:	bf00      	nop
 8008e78:	08008e91 	.word	0x08008e91
 8008e7c:	08008ec5 	.word	0x08008ec5
 8008e80:	08008ef9 	.word	0x08008ef9
 8008e84:	08008f2d 	.word	0x08008f2d
 8008e88:	08008f61 	.word	0x08008f61
 8008e8c:	08008f95 	.word	0x08008f95
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e96:	685b      	ldr	r3, [r3, #4]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d00b      	beq.n	8008eb4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ea2:	685b      	ldr	r3, [r3, #4]
 8008ea4:	687a      	ldr	r2, [r7, #4]
 8008ea6:	7c12      	ldrb	r2, [r2, #16]
 8008ea8:	f107 0108 	add.w	r1, r7, #8
 8008eac:	4610      	mov	r0, r2
 8008eae:	4798      	blx	r3
 8008eb0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008eb2:	e091      	b.n	8008fd8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008eb4:	6839      	ldr	r1, [r7, #0]
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f000 facb 	bl	8009452 <USBD_CtlError>
            err++;
 8008ebc:	7afb      	ldrb	r3, [r7, #11]
 8008ebe:	3301      	adds	r3, #1
 8008ec0:	72fb      	strb	r3, [r7, #11]
          break;
 8008ec2:	e089      	b.n	8008fd8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008eca:	689b      	ldr	r3, [r3, #8]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d00b      	beq.n	8008ee8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ed6:	689b      	ldr	r3, [r3, #8]
 8008ed8:	687a      	ldr	r2, [r7, #4]
 8008eda:	7c12      	ldrb	r2, [r2, #16]
 8008edc:	f107 0108 	add.w	r1, r7, #8
 8008ee0:	4610      	mov	r0, r2
 8008ee2:	4798      	blx	r3
 8008ee4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ee6:	e077      	b.n	8008fd8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ee8:	6839      	ldr	r1, [r7, #0]
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f000 fab1 	bl	8009452 <USBD_CtlError>
            err++;
 8008ef0:	7afb      	ldrb	r3, [r7, #11]
 8008ef2:	3301      	adds	r3, #1
 8008ef4:	72fb      	strb	r3, [r7, #11]
          break;
 8008ef6:	e06f      	b.n	8008fd8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008efe:	68db      	ldr	r3, [r3, #12]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d00b      	beq.n	8008f1c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f0a:	68db      	ldr	r3, [r3, #12]
 8008f0c:	687a      	ldr	r2, [r7, #4]
 8008f0e:	7c12      	ldrb	r2, [r2, #16]
 8008f10:	f107 0108 	add.w	r1, r7, #8
 8008f14:	4610      	mov	r0, r2
 8008f16:	4798      	blx	r3
 8008f18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f1a:	e05d      	b.n	8008fd8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f1c:	6839      	ldr	r1, [r7, #0]
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f000 fa97 	bl	8009452 <USBD_CtlError>
            err++;
 8008f24:	7afb      	ldrb	r3, [r7, #11]
 8008f26:	3301      	adds	r3, #1
 8008f28:	72fb      	strb	r3, [r7, #11]
          break;
 8008f2a:	e055      	b.n	8008fd8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f32:	691b      	ldr	r3, [r3, #16]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d00b      	beq.n	8008f50 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f3e:	691b      	ldr	r3, [r3, #16]
 8008f40:	687a      	ldr	r2, [r7, #4]
 8008f42:	7c12      	ldrb	r2, [r2, #16]
 8008f44:	f107 0108 	add.w	r1, r7, #8
 8008f48:	4610      	mov	r0, r2
 8008f4a:	4798      	blx	r3
 8008f4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f4e:	e043      	b.n	8008fd8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f50:	6839      	ldr	r1, [r7, #0]
 8008f52:	6878      	ldr	r0, [r7, #4]
 8008f54:	f000 fa7d 	bl	8009452 <USBD_CtlError>
            err++;
 8008f58:	7afb      	ldrb	r3, [r7, #11]
 8008f5a:	3301      	adds	r3, #1
 8008f5c:	72fb      	strb	r3, [r7, #11]
          break;
 8008f5e:	e03b      	b.n	8008fd8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f66:	695b      	ldr	r3, [r3, #20]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d00b      	beq.n	8008f84 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f72:	695b      	ldr	r3, [r3, #20]
 8008f74:	687a      	ldr	r2, [r7, #4]
 8008f76:	7c12      	ldrb	r2, [r2, #16]
 8008f78:	f107 0108 	add.w	r1, r7, #8
 8008f7c:	4610      	mov	r0, r2
 8008f7e:	4798      	blx	r3
 8008f80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f82:	e029      	b.n	8008fd8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f84:	6839      	ldr	r1, [r7, #0]
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f000 fa63 	bl	8009452 <USBD_CtlError>
            err++;
 8008f8c:	7afb      	ldrb	r3, [r7, #11]
 8008f8e:	3301      	adds	r3, #1
 8008f90:	72fb      	strb	r3, [r7, #11]
          break;
 8008f92:	e021      	b.n	8008fd8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f9a:	699b      	ldr	r3, [r3, #24]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d00b      	beq.n	8008fb8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fa6:	699b      	ldr	r3, [r3, #24]
 8008fa8:	687a      	ldr	r2, [r7, #4]
 8008faa:	7c12      	ldrb	r2, [r2, #16]
 8008fac:	f107 0108 	add.w	r1, r7, #8
 8008fb0:	4610      	mov	r0, r2
 8008fb2:	4798      	blx	r3
 8008fb4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fb6:	e00f      	b.n	8008fd8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008fb8:	6839      	ldr	r1, [r7, #0]
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 fa49 	bl	8009452 <USBD_CtlError>
            err++;
 8008fc0:	7afb      	ldrb	r3, [r7, #11]
 8008fc2:	3301      	adds	r3, #1
 8008fc4:	72fb      	strb	r3, [r7, #11]
          break;
 8008fc6:	e007      	b.n	8008fd8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008fc8:	6839      	ldr	r1, [r7, #0]
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f000 fa41 	bl	8009452 <USBD_CtlError>
          err++;
 8008fd0:	7afb      	ldrb	r3, [r7, #11]
 8008fd2:	3301      	adds	r3, #1
 8008fd4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008fd6:	bf00      	nop
      }
      break;
 8008fd8:	e037      	b.n	800904a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	7c1b      	ldrb	r3, [r3, #16]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d109      	bne.n	8008ff6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fe8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fea:	f107 0208 	add.w	r2, r7, #8
 8008fee:	4610      	mov	r0, r2
 8008ff0:	4798      	blx	r3
 8008ff2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ff4:	e029      	b.n	800904a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008ff6:	6839      	ldr	r1, [r7, #0]
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f000 fa2a 	bl	8009452 <USBD_CtlError>
        err++;
 8008ffe:	7afb      	ldrb	r3, [r7, #11]
 8009000:	3301      	adds	r3, #1
 8009002:	72fb      	strb	r3, [r7, #11]
      break;
 8009004:	e021      	b.n	800904a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	7c1b      	ldrb	r3, [r3, #16]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d10d      	bne.n	800902a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009016:	f107 0208 	add.w	r2, r7, #8
 800901a:	4610      	mov	r0, r2
 800901c:	4798      	blx	r3
 800901e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	3301      	adds	r3, #1
 8009024:	2207      	movs	r2, #7
 8009026:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009028:	e00f      	b.n	800904a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800902a:	6839      	ldr	r1, [r7, #0]
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f000 fa10 	bl	8009452 <USBD_CtlError>
        err++;
 8009032:	7afb      	ldrb	r3, [r7, #11]
 8009034:	3301      	adds	r3, #1
 8009036:	72fb      	strb	r3, [r7, #11]
      break;
 8009038:	e007      	b.n	800904a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800903a:	6839      	ldr	r1, [r7, #0]
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f000 fa08 	bl	8009452 <USBD_CtlError>
      err++;
 8009042:	7afb      	ldrb	r3, [r7, #11]
 8009044:	3301      	adds	r3, #1
 8009046:	72fb      	strb	r3, [r7, #11]
      break;
 8009048:	bf00      	nop
  }

  if (err != 0U)
 800904a:	7afb      	ldrb	r3, [r7, #11]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d11e      	bne.n	800908e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	88db      	ldrh	r3, [r3, #6]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d016      	beq.n	8009086 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009058:	893b      	ldrh	r3, [r7, #8]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d00e      	beq.n	800907c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	88da      	ldrh	r2, [r3, #6]
 8009062:	893b      	ldrh	r3, [r7, #8]
 8009064:	4293      	cmp	r3, r2
 8009066:	bf28      	it	cs
 8009068:	4613      	movcs	r3, r2
 800906a:	b29b      	uxth	r3, r3
 800906c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800906e:	893b      	ldrh	r3, [r7, #8]
 8009070:	461a      	mov	r2, r3
 8009072:	68f9      	ldr	r1, [r7, #12]
 8009074:	6878      	ldr	r0, [r7, #4]
 8009076:	f000 fa69 	bl	800954c <USBD_CtlSendData>
 800907a:	e009      	b.n	8009090 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800907c:	6839      	ldr	r1, [r7, #0]
 800907e:	6878      	ldr	r0, [r7, #4]
 8009080:	f000 f9e7 	bl	8009452 <USBD_CtlError>
 8009084:	e004      	b.n	8009090 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f000 fac1 	bl	800960e <USBD_CtlSendStatus>
 800908c:	e000      	b.n	8009090 <USBD_GetDescriptor+0x2cc>
    return;
 800908e:	bf00      	nop
  }
}
 8009090:	3710      	adds	r7, #16
 8009092:	46bd      	mov	sp, r7
 8009094:	bd80      	pop	{r7, pc}
 8009096:	bf00      	nop

08009098 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b084      	sub	sp, #16
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
 80090a0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	889b      	ldrh	r3, [r3, #4]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d131      	bne.n	800910e <USBD_SetAddress+0x76>
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	88db      	ldrh	r3, [r3, #6]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d12d      	bne.n	800910e <USBD_SetAddress+0x76>
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	885b      	ldrh	r3, [r3, #2]
 80090b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80090b8:	d829      	bhi.n	800910e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	885b      	ldrh	r3, [r3, #2]
 80090be:	b2db      	uxtb	r3, r3
 80090c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090c4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090cc:	b2db      	uxtb	r3, r3
 80090ce:	2b03      	cmp	r3, #3
 80090d0:	d104      	bne.n	80090dc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80090d2:	6839      	ldr	r1, [r7, #0]
 80090d4:	6878      	ldr	r0, [r7, #4]
 80090d6:	f000 f9bc 	bl	8009452 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090da:	e01d      	b.n	8009118 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	7bfa      	ldrb	r2, [r7, #15]
 80090e0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80090e4:	7bfb      	ldrb	r3, [r7, #15]
 80090e6:	4619      	mov	r1, r3
 80090e8:	6878      	ldr	r0, [r7, #4]
 80090ea:	f003 ff13 	bl	800cf14 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f000 fa8d 	bl	800960e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80090f4:	7bfb      	ldrb	r3, [r7, #15]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d004      	beq.n	8009104 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2202      	movs	r2, #2
 80090fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009102:	e009      	b.n	8009118 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2201      	movs	r2, #1
 8009108:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800910c:	e004      	b.n	8009118 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800910e:	6839      	ldr	r1, [r7, #0]
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	f000 f99e 	bl	8009452 <USBD_CtlError>
  }
}
 8009116:	bf00      	nop
 8009118:	bf00      	nop
 800911a:	3710      	adds	r7, #16
 800911c:	46bd      	mov	sp, r7
 800911e:	bd80      	pop	{r7, pc}

08009120 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b084      	sub	sp, #16
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
 8009128:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800912a:	2300      	movs	r3, #0
 800912c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	885b      	ldrh	r3, [r3, #2]
 8009132:	b2da      	uxtb	r2, r3
 8009134:	4b4e      	ldr	r3, [pc, #312]	@ (8009270 <USBD_SetConfig+0x150>)
 8009136:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009138:	4b4d      	ldr	r3, [pc, #308]	@ (8009270 <USBD_SetConfig+0x150>)
 800913a:	781b      	ldrb	r3, [r3, #0]
 800913c:	2b01      	cmp	r3, #1
 800913e:	d905      	bls.n	800914c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009140:	6839      	ldr	r1, [r7, #0]
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	f000 f985 	bl	8009452 <USBD_CtlError>
    return USBD_FAIL;
 8009148:	2303      	movs	r3, #3
 800914a:	e08c      	b.n	8009266 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009152:	b2db      	uxtb	r3, r3
 8009154:	2b02      	cmp	r3, #2
 8009156:	d002      	beq.n	800915e <USBD_SetConfig+0x3e>
 8009158:	2b03      	cmp	r3, #3
 800915a:	d029      	beq.n	80091b0 <USBD_SetConfig+0x90>
 800915c:	e075      	b.n	800924a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800915e:	4b44      	ldr	r3, [pc, #272]	@ (8009270 <USBD_SetConfig+0x150>)
 8009160:	781b      	ldrb	r3, [r3, #0]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d020      	beq.n	80091a8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009166:	4b42      	ldr	r3, [pc, #264]	@ (8009270 <USBD_SetConfig+0x150>)
 8009168:	781b      	ldrb	r3, [r3, #0]
 800916a:	461a      	mov	r2, r3
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009170:	4b3f      	ldr	r3, [pc, #252]	@ (8009270 <USBD_SetConfig+0x150>)
 8009172:	781b      	ldrb	r3, [r3, #0]
 8009174:	4619      	mov	r1, r3
 8009176:	6878      	ldr	r0, [r7, #4]
 8009178:	f7fe ffcd 	bl	8008116 <USBD_SetClassConfig>
 800917c:	4603      	mov	r3, r0
 800917e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009180:	7bfb      	ldrb	r3, [r7, #15]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d008      	beq.n	8009198 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009186:	6839      	ldr	r1, [r7, #0]
 8009188:	6878      	ldr	r0, [r7, #4]
 800918a:	f000 f962 	bl	8009452 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	2202      	movs	r2, #2
 8009192:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009196:	e065      	b.n	8009264 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009198:	6878      	ldr	r0, [r7, #4]
 800919a:	f000 fa38 	bl	800960e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2203      	movs	r2, #3
 80091a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80091a6:	e05d      	b.n	8009264 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80091a8:	6878      	ldr	r0, [r7, #4]
 80091aa:	f000 fa30 	bl	800960e <USBD_CtlSendStatus>
      break;
 80091ae:	e059      	b.n	8009264 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80091b0:	4b2f      	ldr	r3, [pc, #188]	@ (8009270 <USBD_SetConfig+0x150>)
 80091b2:	781b      	ldrb	r3, [r3, #0]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d112      	bne.n	80091de <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2202      	movs	r2, #2
 80091bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80091c0:	4b2b      	ldr	r3, [pc, #172]	@ (8009270 <USBD_SetConfig+0x150>)
 80091c2:	781b      	ldrb	r3, [r3, #0]
 80091c4:	461a      	mov	r2, r3
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80091ca:	4b29      	ldr	r3, [pc, #164]	@ (8009270 <USBD_SetConfig+0x150>)
 80091cc:	781b      	ldrb	r3, [r3, #0]
 80091ce:	4619      	mov	r1, r3
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f7fe ffbc 	bl	800814e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	f000 fa19 	bl	800960e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80091dc:	e042      	b.n	8009264 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80091de:	4b24      	ldr	r3, [pc, #144]	@ (8009270 <USBD_SetConfig+0x150>)
 80091e0:	781b      	ldrb	r3, [r3, #0]
 80091e2:	461a      	mov	r2, r3
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	685b      	ldr	r3, [r3, #4]
 80091e8:	429a      	cmp	r2, r3
 80091ea:	d02a      	beq.n	8009242 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	685b      	ldr	r3, [r3, #4]
 80091f0:	b2db      	uxtb	r3, r3
 80091f2:	4619      	mov	r1, r3
 80091f4:	6878      	ldr	r0, [r7, #4]
 80091f6:	f7fe ffaa 	bl	800814e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80091fa:	4b1d      	ldr	r3, [pc, #116]	@ (8009270 <USBD_SetConfig+0x150>)
 80091fc:	781b      	ldrb	r3, [r3, #0]
 80091fe:	461a      	mov	r2, r3
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009204:	4b1a      	ldr	r3, [pc, #104]	@ (8009270 <USBD_SetConfig+0x150>)
 8009206:	781b      	ldrb	r3, [r3, #0]
 8009208:	4619      	mov	r1, r3
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f7fe ff83 	bl	8008116 <USBD_SetClassConfig>
 8009210:	4603      	mov	r3, r0
 8009212:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009214:	7bfb      	ldrb	r3, [r7, #15]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d00f      	beq.n	800923a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800921a:	6839      	ldr	r1, [r7, #0]
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f000 f918 	bl	8009452 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	685b      	ldr	r3, [r3, #4]
 8009226:	b2db      	uxtb	r3, r3
 8009228:	4619      	mov	r1, r3
 800922a:	6878      	ldr	r0, [r7, #4]
 800922c:	f7fe ff8f 	bl	800814e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2202      	movs	r2, #2
 8009234:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009238:	e014      	b.n	8009264 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f000 f9e7 	bl	800960e <USBD_CtlSendStatus>
      break;
 8009240:	e010      	b.n	8009264 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f000 f9e3 	bl	800960e <USBD_CtlSendStatus>
      break;
 8009248:	e00c      	b.n	8009264 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800924a:	6839      	ldr	r1, [r7, #0]
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f000 f900 	bl	8009452 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009252:	4b07      	ldr	r3, [pc, #28]	@ (8009270 <USBD_SetConfig+0x150>)
 8009254:	781b      	ldrb	r3, [r3, #0]
 8009256:	4619      	mov	r1, r3
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f7fe ff78 	bl	800814e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800925e:	2303      	movs	r3, #3
 8009260:	73fb      	strb	r3, [r7, #15]
      break;
 8009262:	bf00      	nop
  }

  return ret;
 8009264:	7bfb      	ldrb	r3, [r7, #15]
}
 8009266:	4618      	mov	r0, r3
 8009268:	3710      	adds	r7, #16
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
 800926e:	bf00      	nop
 8009270:	200009d4 	.word	0x200009d4

08009274 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b082      	sub	sp, #8
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
 800927c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	88db      	ldrh	r3, [r3, #6]
 8009282:	2b01      	cmp	r3, #1
 8009284:	d004      	beq.n	8009290 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009286:	6839      	ldr	r1, [r7, #0]
 8009288:	6878      	ldr	r0, [r7, #4]
 800928a:	f000 f8e2 	bl	8009452 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800928e:	e023      	b.n	80092d8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009296:	b2db      	uxtb	r3, r3
 8009298:	2b02      	cmp	r3, #2
 800929a:	dc02      	bgt.n	80092a2 <USBD_GetConfig+0x2e>
 800929c:	2b00      	cmp	r3, #0
 800929e:	dc03      	bgt.n	80092a8 <USBD_GetConfig+0x34>
 80092a0:	e015      	b.n	80092ce <USBD_GetConfig+0x5a>
 80092a2:	2b03      	cmp	r3, #3
 80092a4:	d00b      	beq.n	80092be <USBD_GetConfig+0x4a>
 80092a6:	e012      	b.n	80092ce <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2200      	movs	r2, #0
 80092ac:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	3308      	adds	r3, #8
 80092b2:	2201      	movs	r2, #1
 80092b4:	4619      	mov	r1, r3
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f000 f948 	bl	800954c <USBD_CtlSendData>
        break;
 80092bc:	e00c      	b.n	80092d8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	3304      	adds	r3, #4
 80092c2:	2201      	movs	r2, #1
 80092c4:	4619      	mov	r1, r3
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f000 f940 	bl	800954c <USBD_CtlSendData>
        break;
 80092cc:	e004      	b.n	80092d8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80092ce:	6839      	ldr	r1, [r7, #0]
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f000 f8be 	bl	8009452 <USBD_CtlError>
        break;
 80092d6:	bf00      	nop
}
 80092d8:	bf00      	nop
 80092da:	3708      	adds	r7, #8
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}

080092e0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b082      	sub	sp, #8
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
 80092e8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092f0:	b2db      	uxtb	r3, r3
 80092f2:	3b01      	subs	r3, #1
 80092f4:	2b02      	cmp	r3, #2
 80092f6:	d81e      	bhi.n	8009336 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	88db      	ldrh	r3, [r3, #6]
 80092fc:	2b02      	cmp	r3, #2
 80092fe:	d004      	beq.n	800930a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009300:	6839      	ldr	r1, [r7, #0]
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f000 f8a5 	bl	8009452 <USBD_CtlError>
        break;
 8009308:	e01a      	b.n	8009340 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2201      	movs	r2, #1
 800930e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009316:	2b00      	cmp	r3, #0
 8009318:	d005      	beq.n	8009326 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	68db      	ldr	r3, [r3, #12]
 800931e:	f043 0202 	orr.w	r2, r3, #2
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	330c      	adds	r3, #12
 800932a:	2202      	movs	r2, #2
 800932c:	4619      	mov	r1, r3
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f000 f90c 	bl	800954c <USBD_CtlSendData>
      break;
 8009334:	e004      	b.n	8009340 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009336:	6839      	ldr	r1, [r7, #0]
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f000 f88a 	bl	8009452 <USBD_CtlError>
      break;
 800933e:	bf00      	nop
  }
}
 8009340:	bf00      	nop
 8009342:	3708      	adds	r7, #8
 8009344:	46bd      	mov	sp, r7
 8009346:	bd80      	pop	{r7, pc}

08009348 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b082      	sub	sp, #8
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
 8009350:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	885b      	ldrh	r3, [r3, #2]
 8009356:	2b01      	cmp	r3, #1
 8009358:	d107      	bne.n	800936a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2201      	movs	r2, #1
 800935e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	f000 f953 	bl	800960e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009368:	e013      	b.n	8009392 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	885b      	ldrh	r3, [r3, #2]
 800936e:	2b02      	cmp	r3, #2
 8009370:	d10b      	bne.n	800938a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	889b      	ldrh	r3, [r3, #4]
 8009376:	0a1b      	lsrs	r3, r3, #8
 8009378:	b29b      	uxth	r3, r3
 800937a:	b2da      	uxtb	r2, r3
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 f943 	bl	800960e <USBD_CtlSendStatus>
}
 8009388:	e003      	b.n	8009392 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800938a:	6839      	ldr	r1, [r7, #0]
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f000 f860 	bl	8009452 <USBD_CtlError>
}
 8009392:	bf00      	nop
 8009394:	3708      	adds	r7, #8
 8009396:	46bd      	mov	sp, r7
 8009398:	bd80      	pop	{r7, pc}

0800939a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800939a:	b580      	push	{r7, lr}
 800939c:	b082      	sub	sp, #8
 800939e:	af00      	add	r7, sp, #0
 80093a0:	6078      	str	r0, [r7, #4]
 80093a2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093aa:	b2db      	uxtb	r3, r3
 80093ac:	3b01      	subs	r3, #1
 80093ae:	2b02      	cmp	r3, #2
 80093b0:	d80b      	bhi.n	80093ca <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	885b      	ldrh	r3, [r3, #2]
 80093b6:	2b01      	cmp	r3, #1
 80093b8:	d10c      	bne.n	80093d4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2200      	movs	r2, #0
 80093be:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f000 f923 	bl	800960e <USBD_CtlSendStatus>
      }
      break;
 80093c8:	e004      	b.n	80093d4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80093ca:	6839      	ldr	r1, [r7, #0]
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	f000 f840 	bl	8009452 <USBD_CtlError>
      break;
 80093d2:	e000      	b.n	80093d6 <USBD_ClrFeature+0x3c>
      break;
 80093d4:	bf00      	nop
  }
}
 80093d6:	bf00      	nop
 80093d8:	3708      	adds	r7, #8
 80093da:	46bd      	mov	sp, r7
 80093dc:	bd80      	pop	{r7, pc}

080093de <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80093de:	b580      	push	{r7, lr}
 80093e0:	b084      	sub	sp, #16
 80093e2:	af00      	add	r7, sp, #0
 80093e4:	6078      	str	r0, [r7, #4]
 80093e6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	781a      	ldrb	r2, [r3, #0]
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	3301      	adds	r3, #1
 80093f8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	781a      	ldrb	r2, [r3, #0]
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	3301      	adds	r3, #1
 8009406:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009408:	68f8      	ldr	r0, [r7, #12]
 800940a:	f7ff fa3d 	bl	8008888 <SWAPBYTE>
 800940e:	4603      	mov	r3, r0
 8009410:	461a      	mov	r2, r3
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	3301      	adds	r3, #1
 800941a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	3301      	adds	r3, #1
 8009420:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009422:	68f8      	ldr	r0, [r7, #12]
 8009424:	f7ff fa30 	bl	8008888 <SWAPBYTE>
 8009428:	4603      	mov	r3, r0
 800942a:	461a      	mov	r2, r3
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	3301      	adds	r3, #1
 8009434:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	3301      	adds	r3, #1
 800943a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800943c:	68f8      	ldr	r0, [r7, #12]
 800943e:	f7ff fa23 	bl	8008888 <SWAPBYTE>
 8009442:	4603      	mov	r3, r0
 8009444:	461a      	mov	r2, r3
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	80da      	strh	r2, [r3, #6]
}
 800944a:	bf00      	nop
 800944c:	3710      	adds	r7, #16
 800944e:	46bd      	mov	sp, r7
 8009450:	bd80      	pop	{r7, pc}

08009452 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009452:	b580      	push	{r7, lr}
 8009454:	b082      	sub	sp, #8
 8009456:	af00      	add	r7, sp, #0
 8009458:	6078      	str	r0, [r7, #4]
 800945a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800945c:	2180      	movs	r1, #128	@ 0x80
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	f003 fcee 	bl	800ce40 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009464:	2100      	movs	r1, #0
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f003 fcea 	bl	800ce40 <USBD_LL_StallEP>
}
 800946c:	bf00      	nop
 800946e:	3708      	adds	r7, #8
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}

08009474 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b086      	sub	sp, #24
 8009478:	af00      	add	r7, sp, #0
 800947a:	60f8      	str	r0, [r7, #12]
 800947c:	60b9      	str	r1, [r7, #8]
 800947e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009480:	2300      	movs	r3, #0
 8009482:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d042      	beq.n	8009510 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800948e:	6938      	ldr	r0, [r7, #16]
 8009490:	f000 f842 	bl	8009518 <USBD_GetLen>
 8009494:	4603      	mov	r3, r0
 8009496:	3301      	adds	r3, #1
 8009498:	005b      	lsls	r3, r3, #1
 800949a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800949e:	d808      	bhi.n	80094b2 <USBD_GetString+0x3e>
 80094a0:	6938      	ldr	r0, [r7, #16]
 80094a2:	f000 f839 	bl	8009518 <USBD_GetLen>
 80094a6:	4603      	mov	r3, r0
 80094a8:	3301      	adds	r3, #1
 80094aa:	b29b      	uxth	r3, r3
 80094ac:	005b      	lsls	r3, r3, #1
 80094ae:	b29a      	uxth	r2, r3
 80094b0:	e001      	b.n	80094b6 <USBD_GetString+0x42>
 80094b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80094ba:	7dfb      	ldrb	r3, [r7, #23]
 80094bc:	68ba      	ldr	r2, [r7, #8]
 80094be:	4413      	add	r3, r2
 80094c0:	687a      	ldr	r2, [r7, #4]
 80094c2:	7812      	ldrb	r2, [r2, #0]
 80094c4:	701a      	strb	r2, [r3, #0]
  idx++;
 80094c6:	7dfb      	ldrb	r3, [r7, #23]
 80094c8:	3301      	adds	r3, #1
 80094ca:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80094cc:	7dfb      	ldrb	r3, [r7, #23]
 80094ce:	68ba      	ldr	r2, [r7, #8]
 80094d0:	4413      	add	r3, r2
 80094d2:	2203      	movs	r2, #3
 80094d4:	701a      	strb	r2, [r3, #0]
  idx++;
 80094d6:	7dfb      	ldrb	r3, [r7, #23]
 80094d8:	3301      	adds	r3, #1
 80094da:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80094dc:	e013      	b.n	8009506 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80094de:	7dfb      	ldrb	r3, [r7, #23]
 80094e0:	68ba      	ldr	r2, [r7, #8]
 80094e2:	4413      	add	r3, r2
 80094e4:	693a      	ldr	r2, [r7, #16]
 80094e6:	7812      	ldrb	r2, [r2, #0]
 80094e8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80094ea:	693b      	ldr	r3, [r7, #16]
 80094ec:	3301      	adds	r3, #1
 80094ee:	613b      	str	r3, [r7, #16]
    idx++;
 80094f0:	7dfb      	ldrb	r3, [r7, #23]
 80094f2:	3301      	adds	r3, #1
 80094f4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80094f6:	7dfb      	ldrb	r3, [r7, #23]
 80094f8:	68ba      	ldr	r2, [r7, #8]
 80094fa:	4413      	add	r3, r2
 80094fc:	2200      	movs	r2, #0
 80094fe:	701a      	strb	r2, [r3, #0]
    idx++;
 8009500:	7dfb      	ldrb	r3, [r7, #23]
 8009502:	3301      	adds	r3, #1
 8009504:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009506:	693b      	ldr	r3, [r7, #16]
 8009508:	781b      	ldrb	r3, [r3, #0]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d1e7      	bne.n	80094de <USBD_GetString+0x6a>
 800950e:	e000      	b.n	8009512 <USBD_GetString+0x9e>
    return;
 8009510:	bf00      	nop
  }
}
 8009512:	3718      	adds	r7, #24
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}

08009518 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009518:	b480      	push	{r7}
 800951a:	b085      	sub	sp, #20
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009520:	2300      	movs	r3, #0
 8009522:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009528:	e005      	b.n	8009536 <USBD_GetLen+0x1e>
  {
    len++;
 800952a:	7bfb      	ldrb	r3, [r7, #15]
 800952c:	3301      	adds	r3, #1
 800952e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	3301      	adds	r3, #1
 8009534:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	781b      	ldrb	r3, [r3, #0]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d1f5      	bne.n	800952a <USBD_GetLen+0x12>
  }

  return len;
 800953e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009540:	4618      	mov	r0, r3
 8009542:	3714      	adds	r7, #20
 8009544:	46bd      	mov	sp, r7
 8009546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954a:	4770      	bx	lr

0800954c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b084      	sub	sp, #16
 8009550:	af00      	add	r7, sp, #0
 8009552:	60f8      	str	r0, [r7, #12]
 8009554:	60b9      	str	r1, [r7, #8]
 8009556:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	2202      	movs	r2, #2
 800955c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	687a      	ldr	r2, [r7, #4]
 8009564:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	68ba      	ldr	r2, [r7, #8]
 800956a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	687a      	ldr	r2, [r7, #4]
 8009570:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	68ba      	ldr	r2, [r7, #8]
 8009576:	2100      	movs	r1, #0
 8009578:	68f8      	ldr	r0, [r7, #12]
 800957a:	f003 fcea 	bl	800cf52 <USBD_LL_Transmit>

  return USBD_OK;
 800957e:	2300      	movs	r3, #0
}
 8009580:	4618      	mov	r0, r3
 8009582:	3710      	adds	r7, #16
 8009584:	46bd      	mov	sp, r7
 8009586:	bd80      	pop	{r7, pc}

08009588 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b084      	sub	sp, #16
 800958c:	af00      	add	r7, sp, #0
 800958e:	60f8      	str	r0, [r7, #12]
 8009590:	60b9      	str	r1, [r7, #8]
 8009592:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	68ba      	ldr	r2, [r7, #8]
 8009598:	2100      	movs	r1, #0
 800959a:	68f8      	ldr	r0, [r7, #12]
 800959c:	f003 fcd9 	bl	800cf52 <USBD_LL_Transmit>

  return USBD_OK;
 80095a0:	2300      	movs	r3, #0
}
 80095a2:	4618      	mov	r0, r3
 80095a4:	3710      	adds	r7, #16
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}

080095aa <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80095aa:	b580      	push	{r7, lr}
 80095ac:	b084      	sub	sp, #16
 80095ae:	af00      	add	r7, sp, #0
 80095b0:	60f8      	str	r0, [r7, #12]
 80095b2:	60b9      	str	r1, [r7, #8]
 80095b4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	2203      	movs	r2, #3
 80095ba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	687a      	ldr	r2, [r7, #4]
 80095c2:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	68ba      	ldr	r2, [r7, #8]
 80095ca:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	687a      	ldr	r2, [r7, #4]
 80095d2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	68ba      	ldr	r2, [r7, #8]
 80095da:	2100      	movs	r1, #0
 80095dc:	68f8      	ldr	r0, [r7, #12]
 80095de:	f003 fcd9 	bl	800cf94 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80095e2:	2300      	movs	r3, #0
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	3710      	adds	r7, #16
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd80      	pop	{r7, pc}

080095ec <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b084      	sub	sp, #16
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	60f8      	str	r0, [r7, #12]
 80095f4:	60b9      	str	r1, [r7, #8]
 80095f6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	68ba      	ldr	r2, [r7, #8]
 80095fc:	2100      	movs	r1, #0
 80095fe:	68f8      	ldr	r0, [r7, #12]
 8009600:	f003 fcc8 	bl	800cf94 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009604:	2300      	movs	r3, #0
}
 8009606:	4618      	mov	r0, r3
 8009608:	3710      	adds	r7, #16
 800960a:	46bd      	mov	sp, r7
 800960c:	bd80      	pop	{r7, pc}

0800960e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800960e:	b580      	push	{r7, lr}
 8009610:	b082      	sub	sp, #8
 8009612:	af00      	add	r7, sp, #0
 8009614:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2204      	movs	r2, #4
 800961a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800961e:	2300      	movs	r3, #0
 8009620:	2200      	movs	r2, #0
 8009622:	2100      	movs	r1, #0
 8009624:	6878      	ldr	r0, [r7, #4]
 8009626:	f003 fc94 	bl	800cf52 <USBD_LL_Transmit>

  return USBD_OK;
 800962a:	2300      	movs	r3, #0
}
 800962c:	4618      	mov	r0, r3
 800962e:	3708      	adds	r7, #8
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}

08009634 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b082      	sub	sp, #8
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2205      	movs	r2, #5
 8009640:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009644:	2300      	movs	r3, #0
 8009646:	2200      	movs	r2, #0
 8009648:	2100      	movs	r1, #0
 800964a:	6878      	ldr	r0, [r7, #4]
 800964c:	f003 fca2 	bl	800cf94 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009650:	2300      	movs	r3, #0
}
 8009652:	4618      	mov	r0, r3
 8009654:	3708      	adds	r7, #8
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}
	...

0800965c <__NVIC_SetPriority>:
{
 800965c:	b480      	push	{r7}
 800965e:	b083      	sub	sp, #12
 8009660:	af00      	add	r7, sp, #0
 8009662:	4603      	mov	r3, r0
 8009664:	6039      	str	r1, [r7, #0]
 8009666:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800966c:	2b00      	cmp	r3, #0
 800966e:	db0a      	blt.n	8009686 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	b2da      	uxtb	r2, r3
 8009674:	490c      	ldr	r1, [pc, #48]	@ (80096a8 <__NVIC_SetPriority+0x4c>)
 8009676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800967a:	0112      	lsls	r2, r2, #4
 800967c:	b2d2      	uxtb	r2, r2
 800967e:	440b      	add	r3, r1
 8009680:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009684:	e00a      	b.n	800969c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	b2da      	uxtb	r2, r3
 800968a:	4908      	ldr	r1, [pc, #32]	@ (80096ac <__NVIC_SetPriority+0x50>)
 800968c:	79fb      	ldrb	r3, [r7, #7]
 800968e:	f003 030f 	and.w	r3, r3, #15
 8009692:	3b04      	subs	r3, #4
 8009694:	0112      	lsls	r2, r2, #4
 8009696:	b2d2      	uxtb	r2, r2
 8009698:	440b      	add	r3, r1
 800969a:	761a      	strb	r2, [r3, #24]
}
 800969c:	bf00      	nop
 800969e:	370c      	adds	r7, #12
 80096a0:	46bd      	mov	sp, r7
 80096a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a6:	4770      	bx	lr
 80096a8:	e000e100 	.word	0xe000e100
 80096ac:	e000ed00 	.word	0xe000ed00

080096b0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80096b0:	b580      	push	{r7, lr}
 80096b2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80096b4:	4b05      	ldr	r3, [pc, #20]	@ (80096cc <SysTick_Handler+0x1c>)
 80096b6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80096b8:	f001 ff34 	bl	800b524 <xTaskGetSchedulerState>
 80096bc:	4603      	mov	r3, r0
 80096be:	2b01      	cmp	r3, #1
 80096c0:	d001      	beq.n	80096c6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80096c2:	f002 fd29 	bl	800c118 <xPortSysTickHandler>
  }
}
 80096c6:	bf00      	nop
 80096c8:	bd80      	pop	{r7, pc}
 80096ca:	bf00      	nop
 80096cc:	e000e010 	.word	0xe000e010

080096d0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80096d0:	b580      	push	{r7, lr}
 80096d2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80096d4:	2100      	movs	r1, #0
 80096d6:	f06f 0004 	mvn.w	r0, #4
 80096da:	f7ff ffbf 	bl	800965c <__NVIC_SetPriority>
#endif
}
 80096de:	bf00      	nop
 80096e0:	bd80      	pop	{r7, pc}
	...

080096e4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80096e4:	b480      	push	{r7}
 80096e6:	b083      	sub	sp, #12
 80096e8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80096ea:	f3ef 8305 	mrs	r3, IPSR
 80096ee:	603b      	str	r3, [r7, #0]
  return(result);
 80096f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d003      	beq.n	80096fe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80096f6:	f06f 0305 	mvn.w	r3, #5
 80096fa:	607b      	str	r3, [r7, #4]
 80096fc:	e00c      	b.n	8009718 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80096fe:	4b0a      	ldr	r3, [pc, #40]	@ (8009728 <osKernelInitialize+0x44>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d105      	bne.n	8009712 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009706:	4b08      	ldr	r3, [pc, #32]	@ (8009728 <osKernelInitialize+0x44>)
 8009708:	2201      	movs	r2, #1
 800970a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800970c:	2300      	movs	r3, #0
 800970e:	607b      	str	r3, [r7, #4]
 8009710:	e002      	b.n	8009718 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009712:	f04f 33ff 	mov.w	r3, #4294967295
 8009716:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009718:	687b      	ldr	r3, [r7, #4]
}
 800971a:	4618      	mov	r0, r3
 800971c:	370c      	adds	r7, #12
 800971e:	46bd      	mov	sp, r7
 8009720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009724:	4770      	bx	lr
 8009726:	bf00      	nop
 8009728:	200009d8 	.word	0x200009d8

0800972c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800972c:	b580      	push	{r7, lr}
 800972e:	b082      	sub	sp, #8
 8009730:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009732:	f3ef 8305 	mrs	r3, IPSR
 8009736:	603b      	str	r3, [r7, #0]
  return(result);
 8009738:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800973a:	2b00      	cmp	r3, #0
 800973c:	d003      	beq.n	8009746 <osKernelStart+0x1a>
    stat = osErrorISR;
 800973e:	f06f 0305 	mvn.w	r3, #5
 8009742:	607b      	str	r3, [r7, #4]
 8009744:	e010      	b.n	8009768 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009746:	4b0b      	ldr	r3, [pc, #44]	@ (8009774 <osKernelStart+0x48>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	2b01      	cmp	r3, #1
 800974c:	d109      	bne.n	8009762 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800974e:	f7ff ffbf 	bl	80096d0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009752:	4b08      	ldr	r3, [pc, #32]	@ (8009774 <osKernelStart+0x48>)
 8009754:	2202      	movs	r2, #2
 8009756:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009758:	f001 fa80 	bl	800ac5c <vTaskStartScheduler>
      stat = osOK;
 800975c:	2300      	movs	r3, #0
 800975e:	607b      	str	r3, [r7, #4]
 8009760:	e002      	b.n	8009768 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009762:	f04f 33ff 	mov.w	r3, #4294967295
 8009766:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009768:	687b      	ldr	r3, [r7, #4]
}
 800976a:	4618      	mov	r0, r3
 800976c:	3708      	adds	r7, #8
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}
 8009772:	bf00      	nop
 8009774:	200009d8 	.word	0x200009d8

08009778 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009778:	b580      	push	{r7, lr}
 800977a:	b08e      	sub	sp, #56	@ 0x38
 800977c:	af04      	add	r7, sp, #16
 800977e:	60f8      	str	r0, [r7, #12]
 8009780:	60b9      	str	r1, [r7, #8]
 8009782:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009784:	2300      	movs	r3, #0
 8009786:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009788:	f3ef 8305 	mrs	r3, IPSR
 800978c:	617b      	str	r3, [r7, #20]
  return(result);
 800978e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009790:	2b00      	cmp	r3, #0
 8009792:	d17e      	bne.n	8009892 <osThreadNew+0x11a>
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d07b      	beq.n	8009892 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800979a:	2380      	movs	r3, #128	@ 0x80
 800979c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800979e:	2318      	movs	r3, #24
 80097a0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80097a2:	2300      	movs	r3, #0
 80097a4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80097a6:	f04f 33ff 	mov.w	r3, #4294967295
 80097aa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d045      	beq.n	800983e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d002      	beq.n	80097c0 <osThreadNew+0x48>
        name = attr->name;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	699b      	ldr	r3, [r3, #24]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d002      	beq.n	80097ce <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	699b      	ldr	r3, [r3, #24]
 80097cc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80097ce:	69fb      	ldr	r3, [r7, #28]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d008      	beq.n	80097e6 <osThreadNew+0x6e>
 80097d4:	69fb      	ldr	r3, [r7, #28]
 80097d6:	2b38      	cmp	r3, #56	@ 0x38
 80097d8:	d805      	bhi.n	80097e6 <osThreadNew+0x6e>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	f003 0301 	and.w	r3, r3, #1
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d001      	beq.n	80097ea <osThreadNew+0x72>
        return (NULL);
 80097e6:	2300      	movs	r3, #0
 80097e8:	e054      	b.n	8009894 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	695b      	ldr	r3, [r3, #20]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d003      	beq.n	80097fa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	695b      	ldr	r3, [r3, #20]
 80097f6:	089b      	lsrs	r3, r3, #2
 80097f8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	689b      	ldr	r3, [r3, #8]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d00e      	beq.n	8009820 <osThreadNew+0xa8>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	68db      	ldr	r3, [r3, #12]
 8009806:	2ba7      	cmp	r3, #167	@ 0xa7
 8009808:	d90a      	bls.n	8009820 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800980e:	2b00      	cmp	r3, #0
 8009810:	d006      	beq.n	8009820 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	695b      	ldr	r3, [r3, #20]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d002      	beq.n	8009820 <osThreadNew+0xa8>
        mem = 1;
 800981a:	2301      	movs	r3, #1
 800981c:	61bb      	str	r3, [r7, #24]
 800981e:	e010      	b.n	8009842 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	689b      	ldr	r3, [r3, #8]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d10c      	bne.n	8009842 <osThreadNew+0xca>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	68db      	ldr	r3, [r3, #12]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d108      	bne.n	8009842 <osThreadNew+0xca>
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	691b      	ldr	r3, [r3, #16]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d104      	bne.n	8009842 <osThreadNew+0xca>
          mem = 0;
 8009838:	2300      	movs	r3, #0
 800983a:	61bb      	str	r3, [r7, #24]
 800983c:	e001      	b.n	8009842 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800983e:	2300      	movs	r3, #0
 8009840:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009842:	69bb      	ldr	r3, [r7, #24]
 8009844:	2b01      	cmp	r3, #1
 8009846:	d110      	bne.n	800986a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800984c:	687a      	ldr	r2, [r7, #4]
 800984e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009850:	9202      	str	r2, [sp, #8]
 8009852:	9301      	str	r3, [sp, #4]
 8009854:	69fb      	ldr	r3, [r7, #28]
 8009856:	9300      	str	r3, [sp, #0]
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	6a3a      	ldr	r2, [r7, #32]
 800985c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800985e:	68f8      	ldr	r0, [r7, #12]
 8009860:	f001 f808 	bl	800a874 <xTaskCreateStatic>
 8009864:	4603      	mov	r3, r0
 8009866:	613b      	str	r3, [r7, #16]
 8009868:	e013      	b.n	8009892 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800986a:	69bb      	ldr	r3, [r7, #24]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d110      	bne.n	8009892 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009870:	6a3b      	ldr	r3, [r7, #32]
 8009872:	b29a      	uxth	r2, r3
 8009874:	f107 0310 	add.w	r3, r7, #16
 8009878:	9301      	str	r3, [sp, #4]
 800987a:	69fb      	ldr	r3, [r7, #28]
 800987c:	9300      	str	r3, [sp, #0]
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009882:	68f8      	ldr	r0, [r7, #12]
 8009884:	f001 f856 	bl	800a934 <xTaskCreate>
 8009888:	4603      	mov	r3, r0
 800988a:	2b01      	cmp	r3, #1
 800988c:	d001      	beq.n	8009892 <osThreadNew+0x11a>
            hTask = NULL;
 800988e:	2300      	movs	r3, #0
 8009890:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009892:	693b      	ldr	r3, [r7, #16]
}
 8009894:	4618      	mov	r0, r3
 8009896:	3728      	adds	r7, #40	@ 0x28
 8009898:	46bd      	mov	sp, r7
 800989a:	bd80      	pop	{r7, pc}

0800989c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800989c:	b580      	push	{r7, lr}
 800989e:	b084      	sub	sp, #16
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80098a4:	f3ef 8305 	mrs	r3, IPSR
 80098a8:	60bb      	str	r3, [r7, #8]
  return(result);
 80098aa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d003      	beq.n	80098b8 <osDelay+0x1c>
    stat = osErrorISR;
 80098b0:	f06f 0305 	mvn.w	r3, #5
 80098b4:	60fb      	str	r3, [r7, #12]
 80098b6:	e007      	b.n	80098c8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80098b8:	2300      	movs	r3, #0
 80098ba:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d002      	beq.n	80098c8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f001 f994 	bl	800abf0 <vTaskDelay>
    }
  }

  return (stat);
 80098c8:	68fb      	ldr	r3, [r7, #12]
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	3710      	adds	r7, #16
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bd80      	pop	{r7, pc}

080098d2 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80098d2:	b580      	push	{r7, lr}
 80098d4:	b08a      	sub	sp, #40	@ 0x28
 80098d6:	af02      	add	r7, sp, #8
 80098d8:	60f8      	str	r0, [r7, #12]
 80098da:	60b9      	str	r1, [r7, #8]
 80098dc:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80098de:	2300      	movs	r3, #0
 80098e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80098e2:	f3ef 8305 	mrs	r3, IPSR
 80098e6:	613b      	str	r3, [r7, #16]
  return(result);
 80098e8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d15f      	bne.n	80099ae <osMessageQueueNew+0xdc>
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d05c      	beq.n	80099ae <osMessageQueueNew+0xdc>
 80098f4:	68bb      	ldr	r3, [r7, #8]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d059      	beq.n	80099ae <osMessageQueueNew+0xdc>
    mem = -1;
 80098fa:	f04f 33ff 	mov.w	r3, #4294967295
 80098fe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d029      	beq.n	800995a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	689b      	ldr	r3, [r3, #8]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d012      	beq.n	8009934 <osMessageQueueNew+0x62>
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	68db      	ldr	r3, [r3, #12]
 8009912:	2b4f      	cmp	r3, #79	@ 0x4f
 8009914:	d90e      	bls.n	8009934 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800991a:	2b00      	cmp	r3, #0
 800991c:	d00a      	beq.n	8009934 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	695a      	ldr	r2, [r3, #20]
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	68b9      	ldr	r1, [r7, #8]
 8009926:	fb01 f303 	mul.w	r3, r1, r3
 800992a:	429a      	cmp	r2, r3
 800992c:	d302      	bcc.n	8009934 <osMessageQueueNew+0x62>
        mem = 1;
 800992e:	2301      	movs	r3, #1
 8009930:	61bb      	str	r3, [r7, #24]
 8009932:	e014      	b.n	800995e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	689b      	ldr	r3, [r3, #8]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d110      	bne.n	800995e <osMessageQueueNew+0x8c>
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	68db      	ldr	r3, [r3, #12]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d10c      	bne.n	800995e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009948:	2b00      	cmp	r3, #0
 800994a:	d108      	bne.n	800995e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	695b      	ldr	r3, [r3, #20]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d104      	bne.n	800995e <osMessageQueueNew+0x8c>
          mem = 0;
 8009954:	2300      	movs	r3, #0
 8009956:	61bb      	str	r3, [r7, #24]
 8009958:	e001      	b.n	800995e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800995a:	2300      	movs	r3, #0
 800995c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800995e:	69bb      	ldr	r3, [r7, #24]
 8009960:	2b01      	cmp	r3, #1
 8009962:	d10b      	bne.n	800997c <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	691a      	ldr	r2, [r3, #16]
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	2100      	movs	r1, #0
 800996e:	9100      	str	r1, [sp, #0]
 8009970:	68b9      	ldr	r1, [r7, #8]
 8009972:	68f8      	ldr	r0, [r7, #12]
 8009974:	f000 fa30 	bl	8009dd8 <xQueueGenericCreateStatic>
 8009978:	61f8      	str	r0, [r7, #28]
 800997a:	e008      	b.n	800998e <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800997c:	69bb      	ldr	r3, [r7, #24]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d105      	bne.n	800998e <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8009982:	2200      	movs	r2, #0
 8009984:	68b9      	ldr	r1, [r7, #8]
 8009986:	68f8      	ldr	r0, [r7, #12]
 8009988:	f000 faa3 	bl	8009ed2 <xQueueGenericCreate>
 800998c:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800998e:	69fb      	ldr	r3, [r7, #28]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d00c      	beq.n	80099ae <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d003      	beq.n	80099a2 <osMessageQueueNew+0xd0>
        name = attr->name;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	617b      	str	r3, [r7, #20]
 80099a0:	e001      	b.n	80099a6 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80099a2:	2300      	movs	r3, #0
 80099a4:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80099a6:	6979      	ldr	r1, [r7, #20]
 80099a8:	69f8      	ldr	r0, [r7, #28]
 80099aa:	f000 ff05 	bl	800a7b8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80099ae:	69fb      	ldr	r3, [r7, #28]
}
 80099b0:	4618      	mov	r0, r3
 80099b2:	3720      	adds	r7, #32
 80099b4:	46bd      	mov	sp, r7
 80099b6:	bd80      	pop	{r7, pc}

080099b8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b088      	sub	sp, #32
 80099bc:	af00      	add	r7, sp, #0
 80099be:	60f8      	str	r0, [r7, #12]
 80099c0:	60b9      	str	r1, [r7, #8]
 80099c2:	603b      	str	r3, [r7, #0]
 80099c4:	4613      	mov	r3, r2
 80099c6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80099cc:	2300      	movs	r3, #0
 80099ce:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80099d0:	f3ef 8305 	mrs	r3, IPSR
 80099d4:	617b      	str	r3, [r7, #20]
  return(result);
 80099d6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d028      	beq.n	8009a2e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80099dc:	69bb      	ldr	r3, [r7, #24]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d005      	beq.n	80099ee <osMessageQueuePut+0x36>
 80099e2:	68bb      	ldr	r3, [r7, #8]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d002      	beq.n	80099ee <osMessageQueuePut+0x36>
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d003      	beq.n	80099f6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80099ee:	f06f 0303 	mvn.w	r3, #3
 80099f2:	61fb      	str	r3, [r7, #28]
 80099f4:	e038      	b.n	8009a68 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80099f6:	2300      	movs	r3, #0
 80099f8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80099fa:	f107 0210 	add.w	r2, r7, #16
 80099fe:	2300      	movs	r3, #0
 8009a00:	68b9      	ldr	r1, [r7, #8]
 8009a02:	69b8      	ldr	r0, [r7, #24]
 8009a04:	f000 fbc6 	bl	800a194 <xQueueGenericSendFromISR>
 8009a08:	4603      	mov	r3, r0
 8009a0a:	2b01      	cmp	r3, #1
 8009a0c:	d003      	beq.n	8009a16 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8009a0e:	f06f 0302 	mvn.w	r3, #2
 8009a12:	61fb      	str	r3, [r7, #28]
 8009a14:	e028      	b.n	8009a68 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8009a16:	693b      	ldr	r3, [r7, #16]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d025      	beq.n	8009a68 <osMessageQueuePut+0xb0>
 8009a1c:	4b15      	ldr	r3, [pc, #84]	@ (8009a74 <osMessageQueuePut+0xbc>)
 8009a1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a22:	601a      	str	r2, [r3, #0]
 8009a24:	f3bf 8f4f 	dsb	sy
 8009a28:	f3bf 8f6f 	isb	sy
 8009a2c:	e01c      	b.n	8009a68 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009a2e:	69bb      	ldr	r3, [r7, #24]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d002      	beq.n	8009a3a <osMessageQueuePut+0x82>
 8009a34:	68bb      	ldr	r3, [r7, #8]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d103      	bne.n	8009a42 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8009a3a:	f06f 0303 	mvn.w	r3, #3
 8009a3e:	61fb      	str	r3, [r7, #28]
 8009a40:	e012      	b.n	8009a68 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009a42:	2300      	movs	r3, #0
 8009a44:	683a      	ldr	r2, [r7, #0]
 8009a46:	68b9      	ldr	r1, [r7, #8]
 8009a48:	69b8      	ldr	r0, [r7, #24]
 8009a4a:	f000 faa1 	bl	8009f90 <xQueueGenericSend>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	2b01      	cmp	r3, #1
 8009a52:	d009      	beq.n	8009a68 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d003      	beq.n	8009a62 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8009a5a:	f06f 0301 	mvn.w	r3, #1
 8009a5e:	61fb      	str	r3, [r7, #28]
 8009a60:	e002      	b.n	8009a68 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8009a62:	f06f 0302 	mvn.w	r3, #2
 8009a66:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009a68:	69fb      	ldr	r3, [r7, #28]
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3720      	adds	r7, #32
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}
 8009a72:	bf00      	nop
 8009a74:	e000ed04 	.word	0xe000ed04

08009a78 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b088      	sub	sp, #32
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	60f8      	str	r0, [r7, #12]
 8009a80:	60b9      	str	r1, [r7, #8]
 8009a82:	607a      	str	r2, [r7, #4]
 8009a84:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009a8e:	f3ef 8305 	mrs	r3, IPSR
 8009a92:	617b      	str	r3, [r7, #20]
  return(result);
 8009a94:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d028      	beq.n	8009aec <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009a9a:	69bb      	ldr	r3, [r7, #24]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d005      	beq.n	8009aac <osMessageQueueGet+0x34>
 8009aa0:	68bb      	ldr	r3, [r7, #8]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d002      	beq.n	8009aac <osMessageQueueGet+0x34>
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d003      	beq.n	8009ab4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8009aac:	f06f 0303 	mvn.w	r3, #3
 8009ab0:	61fb      	str	r3, [r7, #28]
 8009ab2:	e037      	b.n	8009b24 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8009ab8:	f107 0310 	add.w	r3, r7, #16
 8009abc:	461a      	mov	r2, r3
 8009abe:	68b9      	ldr	r1, [r7, #8]
 8009ac0:	69b8      	ldr	r0, [r7, #24]
 8009ac2:	f000 fce7 	bl	800a494 <xQueueReceiveFromISR>
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	2b01      	cmp	r3, #1
 8009aca:	d003      	beq.n	8009ad4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8009acc:	f06f 0302 	mvn.w	r3, #2
 8009ad0:	61fb      	str	r3, [r7, #28]
 8009ad2:	e027      	b.n	8009b24 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8009ad4:	693b      	ldr	r3, [r7, #16]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d024      	beq.n	8009b24 <osMessageQueueGet+0xac>
 8009ada:	4b15      	ldr	r3, [pc, #84]	@ (8009b30 <osMessageQueueGet+0xb8>)
 8009adc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ae0:	601a      	str	r2, [r3, #0]
 8009ae2:	f3bf 8f4f 	dsb	sy
 8009ae6:	f3bf 8f6f 	isb	sy
 8009aea:	e01b      	b.n	8009b24 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009aec:	69bb      	ldr	r3, [r7, #24]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d002      	beq.n	8009af8 <osMessageQueueGet+0x80>
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d103      	bne.n	8009b00 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8009af8:	f06f 0303 	mvn.w	r3, #3
 8009afc:	61fb      	str	r3, [r7, #28]
 8009afe:	e011      	b.n	8009b24 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009b00:	683a      	ldr	r2, [r7, #0]
 8009b02:	68b9      	ldr	r1, [r7, #8]
 8009b04:	69b8      	ldr	r0, [r7, #24]
 8009b06:	f000 fbe3 	bl	800a2d0 <xQueueReceive>
 8009b0a:	4603      	mov	r3, r0
 8009b0c:	2b01      	cmp	r3, #1
 8009b0e:	d009      	beq.n	8009b24 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d003      	beq.n	8009b1e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8009b16:	f06f 0301 	mvn.w	r3, #1
 8009b1a:	61fb      	str	r3, [r7, #28]
 8009b1c:	e002      	b.n	8009b24 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8009b1e:	f06f 0302 	mvn.w	r3, #2
 8009b22:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009b24:	69fb      	ldr	r3, [r7, #28]
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	3720      	adds	r7, #32
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd80      	pop	{r7, pc}
 8009b2e:	bf00      	nop
 8009b30:	e000ed04 	.word	0xe000ed04

08009b34 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009b34:	b480      	push	{r7}
 8009b36:	b085      	sub	sp, #20
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	60f8      	str	r0, [r7, #12]
 8009b3c:	60b9      	str	r1, [r7, #8]
 8009b3e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	4a07      	ldr	r2, [pc, #28]	@ (8009b60 <vApplicationGetIdleTaskMemory+0x2c>)
 8009b44:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009b46:	68bb      	ldr	r3, [r7, #8]
 8009b48:	4a06      	ldr	r2, [pc, #24]	@ (8009b64 <vApplicationGetIdleTaskMemory+0x30>)
 8009b4a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2280      	movs	r2, #128	@ 0x80
 8009b50:	601a      	str	r2, [r3, #0]
}
 8009b52:	bf00      	nop
 8009b54:	3714      	adds	r7, #20
 8009b56:	46bd      	mov	sp, r7
 8009b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5c:	4770      	bx	lr
 8009b5e:	bf00      	nop
 8009b60:	200009dc 	.word	0x200009dc
 8009b64:	20000a84 	.word	0x20000a84

08009b68 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009b68:	b480      	push	{r7}
 8009b6a:	b085      	sub	sp, #20
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	60f8      	str	r0, [r7, #12]
 8009b70:	60b9      	str	r1, [r7, #8]
 8009b72:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	4a07      	ldr	r2, [pc, #28]	@ (8009b94 <vApplicationGetTimerTaskMemory+0x2c>)
 8009b78:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	4a06      	ldr	r2, [pc, #24]	@ (8009b98 <vApplicationGetTimerTaskMemory+0x30>)
 8009b7e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009b86:	601a      	str	r2, [r3, #0]
}
 8009b88:	bf00      	nop
 8009b8a:	3714      	adds	r7, #20
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr
 8009b94:	20000c84 	.word	0x20000c84
 8009b98:	20000d2c 	.word	0x20000d2c

08009b9c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009b9c:	b480      	push	{r7}
 8009b9e:	b083      	sub	sp, #12
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	f103 0208 	add.w	r2, r3, #8
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8009bb4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f103 0208 	add.w	r2, r3, #8
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f103 0208 	add.w	r2, r3, #8
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2200      	movs	r2, #0
 8009bce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009bd0:	bf00      	nop
 8009bd2:	370c      	adds	r7, #12
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bda:	4770      	bx	lr

08009bdc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009bdc:	b480      	push	{r7}
 8009bde:	b083      	sub	sp, #12
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2200      	movs	r2, #0
 8009be8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009bea:	bf00      	nop
 8009bec:	370c      	adds	r7, #12
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf4:	4770      	bx	lr

08009bf6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009bf6:	b480      	push	{r7}
 8009bf8:	b085      	sub	sp, #20
 8009bfa:	af00      	add	r7, sp, #0
 8009bfc:	6078      	str	r0, [r7, #4]
 8009bfe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	685b      	ldr	r3, [r3, #4]
 8009c04:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	68fa      	ldr	r2, [r7, #12]
 8009c0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	689a      	ldr	r2, [r3, #8]
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	689b      	ldr	r3, [r3, #8]
 8009c18:	683a      	ldr	r2, [r7, #0]
 8009c1a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	683a      	ldr	r2, [r7, #0]
 8009c20:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	687a      	ldr	r2, [r7, #4]
 8009c26:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	1c5a      	adds	r2, r3, #1
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	601a      	str	r2, [r3, #0]
}
 8009c32:	bf00      	nop
 8009c34:	3714      	adds	r7, #20
 8009c36:	46bd      	mov	sp, r7
 8009c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3c:	4770      	bx	lr

08009c3e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009c3e:	b480      	push	{r7}
 8009c40:	b085      	sub	sp, #20
 8009c42:	af00      	add	r7, sp, #0
 8009c44:	6078      	str	r0, [r7, #4]
 8009c46:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c54:	d103      	bne.n	8009c5e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	691b      	ldr	r3, [r3, #16]
 8009c5a:	60fb      	str	r3, [r7, #12]
 8009c5c:	e00c      	b.n	8009c78 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	3308      	adds	r3, #8
 8009c62:	60fb      	str	r3, [r7, #12]
 8009c64:	e002      	b.n	8009c6c <vListInsert+0x2e>
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	685b      	ldr	r3, [r3, #4]
 8009c6a:	60fb      	str	r3, [r7, #12]
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	685b      	ldr	r3, [r3, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	68ba      	ldr	r2, [r7, #8]
 8009c74:	429a      	cmp	r2, r3
 8009c76:	d2f6      	bcs.n	8009c66 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	685a      	ldr	r2, [r3, #4]
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	685b      	ldr	r3, [r3, #4]
 8009c84:	683a      	ldr	r2, [r7, #0]
 8009c86:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	68fa      	ldr	r2, [r7, #12]
 8009c8c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	683a      	ldr	r2, [r7, #0]
 8009c92:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	687a      	ldr	r2, [r7, #4]
 8009c98:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	1c5a      	adds	r2, r3, #1
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	601a      	str	r2, [r3, #0]
}
 8009ca4:	bf00      	nop
 8009ca6:	3714      	adds	r7, #20
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cae:	4770      	bx	lr

08009cb0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009cb0:	b480      	push	{r7}
 8009cb2:	b085      	sub	sp, #20
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	691b      	ldr	r3, [r3, #16]
 8009cbc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	685b      	ldr	r3, [r3, #4]
 8009cc2:	687a      	ldr	r2, [r7, #4]
 8009cc4:	6892      	ldr	r2, [r2, #8]
 8009cc6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	689b      	ldr	r3, [r3, #8]
 8009ccc:	687a      	ldr	r2, [r7, #4]
 8009cce:	6852      	ldr	r2, [r2, #4]
 8009cd0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	685b      	ldr	r3, [r3, #4]
 8009cd6:	687a      	ldr	r2, [r7, #4]
 8009cd8:	429a      	cmp	r2, r3
 8009cda:	d103      	bne.n	8009ce4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	689a      	ldr	r2, [r3, #8]
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	1e5a      	subs	r2, r3, #1
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681b      	ldr	r3, [r3, #0]
}
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	3714      	adds	r7, #20
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr

08009d04 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b084      	sub	sp, #16
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
 8009d0c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d10b      	bne.n	8009d30 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d1c:	f383 8811 	msr	BASEPRI, r3
 8009d20:	f3bf 8f6f 	isb	sy
 8009d24:	f3bf 8f4f 	dsb	sy
 8009d28:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009d2a:	bf00      	nop
 8009d2c:	bf00      	nop
 8009d2e:	e7fd      	b.n	8009d2c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009d30:	f002 f962 	bl	800bff8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681a      	ldr	r2, [r3, #0]
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d3c:	68f9      	ldr	r1, [r7, #12]
 8009d3e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009d40:	fb01 f303 	mul.w	r3, r1, r3
 8009d44:	441a      	add	r2, r3
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	681a      	ldr	r2, [r3, #0]
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681a      	ldr	r2, [r3, #0]
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d60:	3b01      	subs	r3, #1
 8009d62:	68f9      	ldr	r1, [r7, #12]
 8009d64:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009d66:	fb01 f303 	mul.w	r3, r1, r3
 8009d6a:	441a      	add	r2, r3
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	22ff      	movs	r2, #255	@ 0xff
 8009d74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	22ff      	movs	r2, #255	@ 0xff
 8009d7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d114      	bne.n	8009db0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	691b      	ldr	r3, [r3, #16]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d01a      	beq.n	8009dc4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	3310      	adds	r3, #16
 8009d92:	4618      	mov	r0, r3
 8009d94:	f001 fa00 	bl	800b198 <xTaskRemoveFromEventList>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d012      	beq.n	8009dc4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8009dd4 <xQueueGenericReset+0xd0>)
 8009da0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009da4:	601a      	str	r2, [r3, #0]
 8009da6:	f3bf 8f4f 	dsb	sy
 8009daa:	f3bf 8f6f 	isb	sy
 8009dae:	e009      	b.n	8009dc4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	3310      	adds	r3, #16
 8009db4:	4618      	mov	r0, r3
 8009db6:	f7ff fef1 	bl	8009b9c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	3324      	adds	r3, #36	@ 0x24
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	f7ff feec 	bl	8009b9c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009dc4:	f002 f94a 	bl	800c05c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009dc8:	2301      	movs	r3, #1
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3710      	adds	r7, #16
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}
 8009dd2:	bf00      	nop
 8009dd4:	e000ed04 	.word	0xe000ed04

08009dd8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b08e      	sub	sp, #56	@ 0x38
 8009ddc:	af02      	add	r7, sp, #8
 8009dde:	60f8      	str	r0, [r7, #12]
 8009de0:	60b9      	str	r1, [r7, #8]
 8009de2:	607a      	str	r2, [r7, #4]
 8009de4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d10b      	bne.n	8009e04 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009df0:	f383 8811 	msr	BASEPRI, r3
 8009df4:	f3bf 8f6f 	isb	sy
 8009df8:	f3bf 8f4f 	dsb	sy
 8009dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009dfe:	bf00      	nop
 8009e00:	bf00      	nop
 8009e02:	e7fd      	b.n	8009e00 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d10b      	bne.n	8009e22 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e0e:	f383 8811 	msr	BASEPRI, r3
 8009e12:	f3bf 8f6f 	isb	sy
 8009e16:	f3bf 8f4f 	dsb	sy
 8009e1a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009e1c:	bf00      	nop
 8009e1e:	bf00      	nop
 8009e20:	e7fd      	b.n	8009e1e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d002      	beq.n	8009e2e <xQueueGenericCreateStatic+0x56>
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d001      	beq.n	8009e32 <xQueueGenericCreateStatic+0x5a>
 8009e2e:	2301      	movs	r3, #1
 8009e30:	e000      	b.n	8009e34 <xQueueGenericCreateStatic+0x5c>
 8009e32:	2300      	movs	r3, #0
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d10b      	bne.n	8009e50 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009e38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e3c:	f383 8811 	msr	BASEPRI, r3
 8009e40:	f3bf 8f6f 	isb	sy
 8009e44:	f3bf 8f4f 	dsb	sy
 8009e48:	623b      	str	r3, [r7, #32]
}
 8009e4a:	bf00      	nop
 8009e4c:	bf00      	nop
 8009e4e:	e7fd      	b.n	8009e4c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d102      	bne.n	8009e5c <xQueueGenericCreateStatic+0x84>
 8009e56:	68bb      	ldr	r3, [r7, #8]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d101      	bne.n	8009e60 <xQueueGenericCreateStatic+0x88>
 8009e5c:	2301      	movs	r3, #1
 8009e5e:	e000      	b.n	8009e62 <xQueueGenericCreateStatic+0x8a>
 8009e60:	2300      	movs	r3, #0
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d10b      	bne.n	8009e7e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e6a:	f383 8811 	msr	BASEPRI, r3
 8009e6e:	f3bf 8f6f 	isb	sy
 8009e72:	f3bf 8f4f 	dsb	sy
 8009e76:	61fb      	str	r3, [r7, #28]
}
 8009e78:	bf00      	nop
 8009e7a:	bf00      	nop
 8009e7c:	e7fd      	b.n	8009e7a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009e7e:	2350      	movs	r3, #80	@ 0x50
 8009e80:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	2b50      	cmp	r3, #80	@ 0x50
 8009e86:	d00b      	beq.n	8009ea0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009e88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e8c:	f383 8811 	msr	BASEPRI, r3
 8009e90:	f3bf 8f6f 	isb	sy
 8009e94:	f3bf 8f4f 	dsb	sy
 8009e98:	61bb      	str	r3, [r7, #24]
}
 8009e9a:	bf00      	nop
 8009e9c:	bf00      	nop
 8009e9e:	e7fd      	b.n	8009e9c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009ea0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009ea2:	683b      	ldr	r3, [r7, #0]
 8009ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d00d      	beq.n	8009ec8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eae:	2201      	movs	r2, #1
 8009eb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009eb4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eba:	9300      	str	r3, [sp, #0]
 8009ebc:	4613      	mov	r3, r2
 8009ebe:	687a      	ldr	r2, [r7, #4]
 8009ec0:	68b9      	ldr	r1, [r7, #8]
 8009ec2:	68f8      	ldr	r0, [r7, #12]
 8009ec4:	f000 f840 	bl	8009f48 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	3730      	adds	r7, #48	@ 0x30
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bd80      	pop	{r7, pc}

08009ed2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009ed2:	b580      	push	{r7, lr}
 8009ed4:	b08a      	sub	sp, #40	@ 0x28
 8009ed6:	af02      	add	r7, sp, #8
 8009ed8:	60f8      	str	r0, [r7, #12]
 8009eda:	60b9      	str	r1, [r7, #8]
 8009edc:	4613      	mov	r3, r2
 8009ede:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d10b      	bne.n	8009efe <xQueueGenericCreate+0x2c>
	__asm volatile
 8009ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eea:	f383 8811 	msr	BASEPRI, r3
 8009eee:	f3bf 8f6f 	isb	sy
 8009ef2:	f3bf 8f4f 	dsb	sy
 8009ef6:	613b      	str	r3, [r7, #16]
}
 8009ef8:	bf00      	nop
 8009efa:	bf00      	nop
 8009efc:	e7fd      	b.n	8009efa <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	68ba      	ldr	r2, [r7, #8]
 8009f02:	fb02 f303 	mul.w	r3, r2, r3
 8009f06:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009f08:	69fb      	ldr	r3, [r7, #28]
 8009f0a:	3350      	adds	r3, #80	@ 0x50
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	f002 f995 	bl	800c23c <pvPortMalloc>
 8009f12:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009f14:	69bb      	ldr	r3, [r7, #24]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d011      	beq.n	8009f3e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009f1a:	69bb      	ldr	r3, [r7, #24]
 8009f1c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009f1e:	697b      	ldr	r3, [r7, #20]
 8009f20:	3350      	adds	r3, #80	@ 0x50
 8009f22:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009f24:	69bb      	ldr	r3, [r7, #24]
 8009f26:	2200      	movs	r2, #0
 8009f28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009f2c:	79fa      	ldrb	r2, [r7, #7]
 8009f2e:	69bb      	ldr	r3, [r7, #24]
 8009f30:	9300      	str	r3, [sp, #0]
 8009f32:	4613      	mov	r3, r2
 8009f34:	697a      	ldr	r2, [r7, #20]
 8009f36:	68b9      	ldr	r1, [r7, #8]
 8009f38:	68f8      	ldr	r0, [r7, #12]
 8009f3a:	f000 f805 	bl	8009f48 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009f3e:	69bb      	ldr	r3, [r7, #24]
	}
 8009f40:	4618      	mov	r0, r3
 8009f42:	3720      	adds	r7, #32
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd80      	pop	{r7, pc}

08009f48 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b084      	sub	sp, #16
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	60f8      	str	r0, [r7, #12]
 8009f50:	60b9      	str	r1, [r7, #8]
 8009f52:	607a      	str	r2, [r7, #4]
 8009f54:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d103      	bne.n	8009f64 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009f5c:	69bb      	ldr	r3, [r7, #24]
 8009f5e:	69ba      	ldr	r2, [r7, #24]
 8009f60:	601a      	str	r2, [r3, #0]
 8009f62:	e002      	b.n	8009f6a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009f64:	69bb      	ldr	r3, [r7, #24]
 8009f66:	687a      	ldr	r2, [r7, #4]
 8009f68:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009f6a:	69bb      	ldr	r3, [r7, #24]
 8009f6c:	68fa      	ldr	r2, [r7, #12]
 8009f6e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009f70:	69bb      	ldr	r3, [r7, #24]
 8009f72:	68ba      	ldr	r2, [r7, #8]
 8009f74:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009f76:	2101      	movs	r1, #1
 8009f78:	69b8      	ldr	r0, [r7, #24]
 8009f7a:	f7ff fec3 	bl	8009d04 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009f7e:	69bb      	ldr	r3, [r7, #24]
 8009f80:	78fa      	ldrb	r2, [r7, #3]
 8009f82:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009f86:	bf00      	nop
 8009f88:	3710      	adds	r7, #16
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}
	...

08009f90 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b08e      	sub	sp, #56	@ 0x38
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	60f8      	str	r0, [r7, #12]
 8009f98:	60b9      	str	r1, [r7, #8]
 8009f9a:	607a      	str	r2, [r7, #4]
 8009f9c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d10b      	bne.n	8009fc4 <xQueueGenericSend+0x34>
	__asm volatile
 8009fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fb0:	f383 8811 	msr	BASEPRI, r3
 8009fb4:	f3bf 8f6f 	isb	sy
 8009fb8:	f3bf 8f4f 	dsb	sy
 8009fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009fbe:	bf00      	nop
 8009fc0:	bf00      	nop
 8009fc2:	e7fd      	b.n	8009fc0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009fc4:	68bb      	ldr	r3, [r7, #8]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d103      	bne.n	8009fd2 <xQueueGenericSend+0x42>
 8009fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d101      	bne.n	8009fd6 <xQueueGenericSend+0x46>
 8009fd2:	2301      	movs	r3, #1
 8009fd4:	e000      	b.n	8009fd8 <xQueueGenericSend+0x48>
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d10b      	bne.n	8009ff4 <xQueueGenericSend+0x64>
	__asm volatile
 8009fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fe0:	f383 8811 	msr	BASEPRI, r3
 8009fe4:	f3bf 8f6f 	isb	sy
 8009fe8:	f3bf 8f4f 	dsb	sy
 8009fec:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009fee:	bf00      	nop
 8009ff0:	bf00      	nop
 8009ff2:	e7fd      	b.n	8009ff0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	2b02      	cmp	r3, #2
 8009ff8:	d103      	bne.n	800a002 <xQueueGenericSend+0x72>
 8009ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ffc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ffe:	2b01      	cmp	r3, #1
 800a000:	d101      	bne.n	800a006 <xQueueGenericSend+0x76>
 800a002:	2301      	movs	r3, #1
 800a004:	e000      	b.n	800a008 <xQueueGenericSend+0x78>
 800a006:	2300      	movs	r3, #0
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d10b      	bne.n	800a024 <xQueueGenericSend+0x94>
	__asm volatile
 800a00c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a010:	f383 8811 	msr	BASEPRI, r3
 800a014:	f3bf 8f6f 	isb	sy
 800a018:	f3bf 8f4f 	dsb	sy
 800a01c:	623b      	str	r3, [r7, #32]
}
 800a01e:	bf00      	nop
 800a020:	bf00      	nop
 800a022:	e7fd      	b.n	800a020 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a024:	f001 fa7e 	bl	800b524 <xTaskGetSchedulerState>
 800a028:	4603      	mov	r3, r0
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d102      	bne.n	800a034 <xQueueGenericSend+0xa4>
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d101      	bne.n	800a038 <xQueueGenericSend+0xa8>
 800a034:	2301      	movs	r3, #1
 800a036:	e000      	b.n	800a03a <xQueueGenericSend+0xaa>
 800a038:	2300      	movs	r3, #0
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d10b      	bne.n	800a056 <xQueueGenericSend+0xc6>
	__asm volatile
 800a03e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a042:	f383 8811 	msr	BASEPRI, r3
 800a046:	f3bf 8f6f 	isb	sy
 800a04a:	f3bf 8f4f 	dsb	sy
 800a04e:	61fb      	str	r3, [r7, #28]
}
 800a050:	bf00      	nop
 800a052:	bf00      	nop
 800a054:	e7fd      	b.n	800a052 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a056:	f001 ffcf 	bl	800bff8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a05a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a05c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a05e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a062:	429a      	cmp	r2, r3
 800a064:	d302      	bcc.n	800a06c <xQueueGenericSend+0xdc>
 800a066:	683b      	ldr	r3, [r7, #0]
 800a068:	2b02      	cmp	r3, #2
 800a06a:	d129      	bne.n	800a0c0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a06c:	683a      	ldr	r2, [r7, #0]
 800a06e:	68b9      	ldr	r1, [r7, #8]
 800a070:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a072:	f000 fa91 	bl	800a598 <prvCopyDataToQueue>
 800a076:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a07a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d010      	beq.n	800a0a2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a082:	3324      	adds	r3, #36	@ 0x24
 800a084:	4618      	mov	r0, r3
 800a086:	f001 f887 	bl	800b198 <xTaskRemoveFromEventList>
 800a08a:	4603      	mov	r3, r0
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d013      	beq.n	800a0b8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a090:	4b3f      	ldr	r3, [pc, #252]	@ (800a190 <xQueueGenericSend+0x200>)
 800a092:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a096:	601a      	str	r2, [r3, #0]
 800a098:	f3bf 8f4f 	dsb	sy
 800a09c:	f3bf 8f6f 	isb	sy
 800a0a0:	e00a      	b.n	800a0b8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a0a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d007      	beq.n	800a0b8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a0a8:	4b39      	ldr	r3, [pc, #228]	@ (800a190 <xQueueGenericSend+0x200>)
 800a0aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0ae:	601a      	str	r2, [r3, #0]
 800a0b0:	f3bf 8f4f 	dsb	sy
 800a0b4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a0b8:	f001 ffd0 	bl	800c05c <vPortExitCritical>
				return pdPASS;
 800a0bc:	2301      	movs	r3, #1
 800a0be:	e063      	b.n	800a188 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d103      	bne.n	800a0ce <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a0c6:	f001 ffc9 	bl	800c05c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	e05c      	b.n	800a188 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a0ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d106      	bne.n	800a0e2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a0d4:	f107 0314 	add.w	r3, r7, #20
 800a0d8:	4618      	mov	r0, r3
 800a0da:	f001 f8c1 	bl	800b260 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a0de:	2301      	movs	r3, #1
 800a0e0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a0e2:	f001 ffbb 	bl	800c05c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a0e6:	f000 fe29 	bl	800ad3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a0ea:	f001 ff85 	bl	800bff8 <vPortEnterCritical>
 800a0ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0f0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a0f4:	b25b      	sxtb	r3, r3
 800a0f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0fa:	d103      	bne.n	800a104 <xQueueGenericSend+0x174>
 800a0fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0fe:	2200      	movs	r2, #0
 800a100:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a106:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a10a:	b25b      	sxtb	r3, r3
 800a10c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a110:	d103      	bne.n	800a11a <xQueueGenericSend+0x18a>
 800a112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a114:	2200      	movs	r2, #0
 800a116:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a11a:	f001 ff9f 	bl	800c05c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a11e:	1d3a      	adds	r2, r7, #4
 800a120:	f107 0314 	add.w	r3, r7, #20
 800a124:	4611      	mov	r1, r2
 800a126:	4618      	mov	r0, r3
 800a128:	f001 f8b0 	bl	800b28c <xTaskCheckForTimeOut>
 800a12c:	4603      	mov	r3, r0
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d124      	bne.n	800a17c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a132:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a134:	f000 fb28 	bl	800a788 <prvIsQueueFull>
 800a138:	4603      	mov	r3, r0
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d018      	beq.n	800a170 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a13e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a140:	3310      	adds	r3, #16
 800a142:	687a      	ldr	r2, [r7, #4]
 800a144:	4611      	mov	r1, r2
 800a146:	4618      	mov	r0, r3
 800a148:	f000 ffd4 	bl	800b0f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a14c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a14e:	f000 fab3 	bl	800a6b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a152:	f000 fe01 	bl	800ad58 <xTaskResumeAll>
 800a156:	4603      	mov	r3, r0
 800a158:	2b00      	cmp	r3, #0
 800a15a:	f47f af7c 	bne.w	800a056 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a15e:	4b0c      	ldr	r3, [pc, #48]	@ (800a190 <xQueueGenericSend+0x200>)
 800a160:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a164:	601a      	str	r2, [r3, #0]
 800a166:	f3bf 8f4f 	dsb	sy
 800a16a:	f3bf 8f6f 	isb	sy
 800a16e:	e772      	b.n	800a056 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a170:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a172:	f000 faa1 	bl	800a6b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a176:	f000 fdef 	bl	800ad58 <xTaskResumeAll>
 800a17a:	e76c      	b.n	800a056 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a17c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a17e:	f000 fa9b 	bl	800a6b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a182:	f000 fde9 	bl	800ad58 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a186:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a188:	4618      	mov	r0, r3
 800a18a:	3738      	adds	r7, #56	@ 0x38
 800a18c:	46bd      	mov	sp, r7
 800a18e:	bd80      	pop	{r7, pc}
 800a190:	e000ed04 	.word	0xe000ed04

0800a194 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b090      	sub	sp, #64	@ 0x40
 800a198:	af00      	add	r7, sp, #0
 800a19a:	60f8      	str	r0, [r7, #12]
 800a19c:	60b9      	str	r1, [r7, #8]
 800a19e:	607a      	str	r2, [r7, #4]
 800a1a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800a1a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d10b      	bne.n	800a1c4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a1ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1b0:	f383 8811 	msr	BASEPRI, r3
 800a1b4:	f3bf 8f6f 	isb	sy
 800a1b8:	f3bf 8f4f 	dsb	sy
 800a1bc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a1be:	bf00      	nop
 800a1c0:	bf00      	nop
 800a1c2:	e7fd      	b.n	800a1c0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a1c4:	68bb      	ldr	r3, [r7, #8]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d103      	bne.n	800a1d2 <xQueueGenericSendFromISR+0x3e>
 800a1ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d101      	bne.n	800a1d6 <xQueueGenericSendFromISR+0x42>
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	e000      	b.n	800a1d8 <xQueueGenericSendFromISR+0x44>
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d10b      	bne.n	800a1f4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a1dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1e0:	f383 8811 	msr	BASEPRI, r3
 800a1e4:	f3bf 8f6f 	isb	sy
 800a1e8:	f3bf 8f4f 	dsb	sy
 800a1ec:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a1ee:	bf00      	nop
 800a1f0:	bf00      	nop
 800a1f2:	e7fd      	b.n	800a1f0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a1f4:	683b      	ldr	r3, [r7, #0]
 800a1f6:	2b02      	cmp	r3, #2
 800a1f8:	d103      	bne.n	800a202 <xQueueGenericSendFromISR+0x6e>
 800a1fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a1fe:	2b01      	cmp	r3, #1
 800a200:	d101      	bne.n	800a206 <xQueueGenericSendFromISR+0x72>
 800a202:	2301      	movs	r3, #1
 800a204:	e000      	b.n	800a208 <xQueueGenericSendFromISR+0x74>
 800a206:	2300      	movs	r3, #0
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d10b      	bne.n	800a224 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a20c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a210:	f383 8811 	msr	BASEPRI, r3
 800a214:	f3bf 8f6f 	isb	sy
 800a218:	f3bf 8f4f 	dsb	sy
 800a21c:	623b      	str	r3, [r7, #32]
}
 800a21e:	bf00      	nop
 800a220:	bf00      	nop
 800a222:	e7fd      	b.n	800a220 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a224:	f001 ffc8 	bl	800c1b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a228:	f3ef 8211 	mrs	r2, BASEPRI
 800a22c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a230:	f383 8811 	msr	BASEPRI, r3
 800a234:	f3bf 8f6f 	isb	sy
 800a238:	f3bf 8f4f 	dsb	sy
 800a23c:	61fa      	str	r2, [r7, #28]
 800a23e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a240:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a242:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a246:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a24a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a24c:	429a      	cmp	r2, r3
 800a24e:	d302      	bcc.n	800a256 <xQueueGenericSendFromISR+0xc2>
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	2b02      	cmp	r3, #2
 800a254:	d12f      	bne.n	800a2b6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a258:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a25c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a264:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a266:	683a      	ldr	r2, [r7, #0]
 800a268:	68b9      	ldr	r1, [r7, #8]
 800a26a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a26c:	f000 f994 	bl	800a598 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a270:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800a274:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a278:	d112      	bne.n	800a2a0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a27a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a27c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d016      	beq.n	800a2b0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a284:	3324      	adds	r3, #36	@ 0x24
 800a286:	4618      	mov	r0, r3
 800a288:	f000 ff86 	bl	800b198 <xTaskRemoveFromEventList>
 800a28c:	4603      	mov	r3, r0
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d00e      	beq.n	800a2b0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d00b      	beq.n	800a2b0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2201      	movs	r2, #1
 800a29c:	601a      	str	r2, [r3, #0]
 800a29e:	e007      	b.n	800a2b0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a2a0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a2a4:	3301      	adds	r3, #1
 800a2a6:	b2db      	uxtb	r3, r3
 800a2a8:	b25a      	sxtb	r2, r3
 800a2aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a2b0:	2301      	movs	r3, #1
 800a2b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800a2b4:	e001      	b.n	800a2ba <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a2ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2bc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a2be:	697b      	ldr	r3, [r7, #20]
 800a2c0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a2c4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a2c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	3740      	adds	r7, #64	@ 0x40
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bd80      	pop	{r7, pc}

0800a2d0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b08c      	sub	sp, #48	@ 0x30
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	60f8      	str	r0, [r7, #12]
 800a2d8:	60b9      	str	r1, [r7, #8]
 800a2da:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a2dc:	2300      	movs	r3, #0
 800a2de:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a2e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d10b      	bne.n	800a302 <xQueueReceive+0x32>
	__asm volatile
 800a2ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ee:	f383 8811 	msr	BASEPRI, r3
 800a2f2:	f3bf 8f6f 	isb	sy
 800a2f6:	f3bf 8f4f 	dsb	sy
 800a2fa:	623b      	str	r3, [r7, #32]
}
 800a2fc:	bf00      	nop
 800a2fe:	bf00      	nop
 800a300:	e7fd      	b.n	800a2fe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a302:	68bb      	ldr	r3, [r7, #8]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d103      	bne.n	800a310 <xQueueReceive+0x40>
 800a308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a30a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d101      	bne.n	800a314 <xQueueReceive+0x44>
 800a310:	2301      	movs	r3, #1
 800a312:	e000      	b.n	800a316 <xQueueReceive+0x46>
 800a314:	2300      	movs	r3, #0
 800a316:	2b00      	cmp	r3, #0
 800a318:	d10b      	bne.n	800a332 <xQueueReceive+0x62>
	__asm volatile
 800a31a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a31e:	f383 8811 	msr	BASEPRI, r3
 800a322:	f3bf 8f6f 	isb	sy
 800a326:	f3bf 8f4f 	dsb	sy
 800a32a:	61fb      	str	r3, [r7, #28]
}
 800a32c:	bf00      	nop
 800a32e:	bf00      	nop
 800a330:	e7fd      	b.n	800a32e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a332:	f001 f8f7 	bl	800b524 <xTaskGetSchedulerState>
 800a336:	4603      	mov	r3, r0
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d102      	bne.n	800a342 <xQueueReceive+0x72>
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d101      	bne.n	800a346 <xQueueReceive+0x76>
 800a342:	2301      	movs	r3, #1
 800a344:	e000      	b.n	800a348 <xQueueReceive+0x78>
 800a346:	2300      	movs	r3, #0
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d10b      	bne.n	800a364 <xQueueReceive+0x94>
	__asm volatile
 800a34c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a350:	f383 8811 	msr	BASEPRI, r3
 800a354:	f3bf 8f6f 	isb	sy
 800a358:	f3bf 8f4f 	dsb	sy
 800a35c:	61bb      	str	r3, [r7, #24]
}
 800a35e:	bf00      	nop
 800a360:	bf00      	nop
 800a362:	e7fd      	b.n	800a360 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a364:	f001 fe48 	bl	800bff8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a36a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a36c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a36e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a370:	2b00      	cmp	r3, #0
 800a372:	d01f      	beq.n	800a3b4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a374:	68b9      	ldr	r1, [r7, #8]
 800a376:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a378:	f000 f978 	bl	800a66c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a37c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a37e:	1e5a      	subs	r2, r3, #1
 800a380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a382:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a386:	691b      	ldr	r3, [r3, #16]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d00f      	beq.n	800a3ac <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a38c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a38e:	3310      	adds	r3, #16
 800a390:	4618      	mov	r0, r3
 800a392:	f000 ff01 	bl	800b198 <xTaskRemoveFromEventList>
 800a396:	4603      	mov	r3, r0
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d007      	beq.n	800a3ac <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a39c:	4b3c      	ldr	r3, [pc, #240]	@ (800a490 <xQueueReceive+0x1c0>)
 800a39e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a3a2:	601a      	str	r2, [r3, #0]
 800a3a4:	f3bf 8f4f 	dsb	sy
 800a3a8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a3ac:	f001 fe56 	bl	800c05c <vPortExitCritical>
				return pdPASS;
 800a3b0:	2301      	movs	r3, #1
 800a3b2:	e069      	b.n	800a488 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d103      	bne.n	800a3c2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a3ba:	f001 fe4f 	bl	800c05c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a3be:	2300      	movs	r3, #0
 800a3c0:	e062      	b.n	800a488 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a3c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d106      	bne.n	800a3d6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a3c8:	f107 0310 	add.w	r3, r7, #16
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	f000 ff47 	bl	800b260 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a3d2:	2301      	movs	r3, #1
 800a3d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a3d6:	f001 fe41 	bl	800c05c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a3da:	f000 fcaf 	bl	800ad3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a3de:	f001 fe0b 	bl	800bff8 <vPortEnterCritical>
 800a3e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a3e8:	b25b      	sxtb	r3, r3
 800a3ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3ee:	d103      	bne.n	800a3f8 <xQueueReceive+0x128>
 800a3f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a3f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a3fe:	b25b      	sxtb	r3, r3
 800a400:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a404:	d103      	bne.n	800a40e <xQueueReceive+0x13e>
 800a406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a408:	2200      	movs	r2, #0
 800a40a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a40e:	f001 fe25 	bl	800c05c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a412:	1d3a      	adds	r2, r7, #4
 800a414:	f107 0310 	add.w	r3, r7, #16
 800a418:	4611      	mov	r1, r2
 800a41a:	4618      	mov	r0, r3
 800a41c:	f000 ff36 	bl	800b28c <xTaskCheckForTimeOut>
 800a420:	4603      	mov	r3, r0
 800a422:	2b00      	cmp	r3, #0
 800a424:	d123      	bne.n	800a46e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a426:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a428:	f000 f998 	bl	800a75c <prvIsQueueEmpty>
 800a42c:	4603      	mov	r3, r0
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d017      	beq.n	800a462 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a434:	3324      	adds	r3, #36	@ 0x24
 800a436:	687a      	ldr	r2, [r7, #4]
 800a438:	4611      	mov	r1, r2
 800a43a:	4618      	mov	r0, r3
 800a43c:	f000 fe5a 	bl	800b0f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a440:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a442:	f000 f939 	bl	800a6b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a446:	f000 fc87 	bl	800ad58 <xTaskResumeAll>
 800a44a:	4603      	mov	r3, r0
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d189      	bne.n	800a364 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a450:	4b0f      	ldr	r3, [pc, #60]	@ (800a490 <xQueueReceive+0x1c0>)
 800a452:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a456:	601a      	str	r2, [r3, #0]
 800a458:	f3bf 8f4f 	dsb	sy
 800a45c:	f3bf 8f6f 	isb	sy
 800a460:	e780      	b.n	800a364 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a462:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a464:	f000 f928 	bl	800a6b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a468:	f000 fc76 	bl	800ad58 <xTaskResumeAll>
 800a46c:	e77a      	b.n	800a364 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a46e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a470:	f000 f922 	bl	800a6b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a474:	f000 fc70 	bl	800ad58 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a478:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a47a:	f000 f96f 	bl	800a75c <prvIsQueueEmpty>
 800a47e:	4603      	mov	r3, r0
 800a480:	2b00      	cmp	r3, #0
 800a482:	f43f af6f 	beq.w	800a364 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a486:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a488:	4618      	mov	r0, r3
 800a48a:	3730      	adds	r7, #48	@ 0x30
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}
 800a490:	e000ed04 	.word	0xe000ed04

0800a494 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b08e      	sub	sp, #56	@ 0x38
 800a498:	af00      	add	r7, sp, #0
 800a49a:	60f8      	str	r0, [r7, #12]
 800a49c:	60b9      	str	r1, [r7, #8]
 800a49e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a4a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d10b      	bne.n	800a4c2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800a4aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ae:	f383 8811 	msr	BASEPRI, r3
 800a4b2:	f3bf 8f6f 	isb	sy
 800a4b6:	f3bf 8f4f 	dsb	sy
 800a4ba:	623b      	str	r3, [r7, #32]
}
 800a4bc:	bf00      	nop
 800a4be:	bf00      	nop
 800a4c0:	e7fd      	b.n	800a4be <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a4c2:	68bb      	ldr	r3, [r7, #8]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d103      	bne.n	800a4d0 <xQueueReceiveFromISR+0x3c>
 800a4c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d101      	bne.n	800a4d4 <xQueueReceiveFromISR+0x40>
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	e000      	b.n	800a4d6 <xQueueReceiveFromISR+0x42>
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d10b      	bne.n	800a4f2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800a4da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4de:	f383 8811 	msr	BASEPRI, r3
 800a4e2:	f3bf 8f6f 	isb	sy
 800a4e6:	f3bf 8f4f 	dsb	sy
 800a4ea:	61fb      	str	r3, [r7, #28]
}
 800a4ec:	bf00      	nop
 800a4ee:	bf00      	nop
 800a4f0:	e7fd      	b.n	800a4ee <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a4f2:	f001 fe61 	bl	800c1b8 <vPortValidateInterruptPriority>
	__asm volatile
 800a4f6:	f3ef 8211 	mrs	r2, BASEPRI
 800a4fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4fe:	f383 8811 	msr	BASEPRI, r3
 800a502:	f3bf 8f6f 	isb	sy
 800a506:	f3bf 8f4f 	dsb	sy
 800a50a:	61ba      	str	r2, [r7, #24]
 800a50c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a50e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a510:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a516:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d02f      	beq.n	800a57e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a51e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a520:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a524:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a528:	68b9      	ldr	r1, [r7, #8]
 800a52a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a52c:	f000 f89e 	bl	800a66c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a532:	1e5a      	subs	r2, r3, #1
 800a534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a536:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a538:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a53c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a540:	d112      	bne.n	800a568 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a544:	691b      	ldr	r3, [r3, #16]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d016      	beq.n	800a578 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a54a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a54c:	3310      	adds	r3, #16
 800a54e:	4618      	mov	r0, r3
 800a550:	f000 fe22 	bl	800b198 <xTaskRemoveFromEventList>
 800a554:	4603      	mov	r3, r0
 800a556:	2b00      	cmp	r3, #0
 800a558:	d00e      	beq.n	800a578 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d00b      	beq.n	800a578 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2201      	movs	r2, #1
 800a564:	601a      	str	r2, [r3, #0]
 800a566:	e007      	b.n	800a578 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a568:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a56c:	3301      	adds	r3, #1
 800a56e:	b2db      	uxtb	r3, r3
 800a570:	b25a      	sxtb	r2, r3
 800a572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a574:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800a578:	2301      	movs	r3, #1
 800a57a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a57c:	e001      	b.n	800a582 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800a57e:	2300      	movs	r3, #0
 800a580:	637b      	str	r3, [r7, #52]	@ 0x34
 800a582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a584:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a586:	693b      	ldr	r3, [r7, #16]
 800a588:	f383 8811 	msr	BASEPRI, r3
}
 800a58c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a58e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a590:	4618      	mov	r0, r3
 800a592:	3738      	adds	r7, #56	@ 0x38
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}

0800a598 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b086      	sub	sp, #24
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	60f8      	str	r0, [r7, #12]
 800a5a0:	60b9      	str	r1, [r7, #8]
 800a5a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5ac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d10d      	bne.n	800a5d2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d14d      	bne.n	800a65a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	689b      	ldr	r3, [r3, #8]
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	f000 ffcc 	bl	800b560 <xTaskPriorityDisinherit>
 800a5c8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	609a      	str	r2, [r3, #8]
 800a5d0:	e043      	b.n	800a65a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d119      	bne.n	800a60c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	6858      	ldr	r0, [r3, #4]
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5e0:	461a      	mov	r2, r3
 800a5e2:	68b9      	ldr	r1, [r7, #8]
 800a5e4:	f002 fdda 	bl	800d19c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	685a      	ldr	r2, [r3, #4]
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5f0:	441a      	add	r2, r3
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	685a      	ldr	r2, [r3, #4]
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	689b      	ldr	r3, [r3, #8]
 800a5fe:	429a      	cmp	r2, r3
 800a600:	d32b      	bcc.n	800a65a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	681a      	ldr	r2, [r3, #0]
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	605a      	str	r2, [r3, #4]
 800a60a:	e026      	b.n	800a65a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	68d8      	ldr	r0, [r3, #12]
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a614:	461a      	mov	r2, r3
 800a616:	68b9      	ldr	r1, [r7, #8]
 800a618:	f002 fdc0 	bl	800d19c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	68da      	ldr	r2, [r3, #12]
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a624:	425b      	negs	r3, r3
 800a626:	441a      	add	r2, r3
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	68da      	ldr	r2, [r3, #12]
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	429a      	cmp	r2, r3
 800a636:	d207      	bcs.n	800a648 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	689a      	ldr	r2, [r3, #8]
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a640:	425b      	negs	r3, r3
 800a642:	441a      	add	r2, r3
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2b02      	cmp	r3, #2
 800a64c:	d105      	bne.n	800a65a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a64e:	693b      	ldr	r3, [r7, #16]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d002      	beq.n	800a65a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a654:	693b      	ldr	r3, [r7, #16]
 800a656:	3b01      	subs	r3, #1
 800a658:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a65a:	693b      	ldr	r3, [r7, #16]
 800a65c:	1c5a      	adds	r2, r3, #1
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a662:	697b      	ldr	r3, [r7, #20]
}
 800a664:	4618      	mov	r0, r3
 800a666:	3718      	adds	r7, #24
 800a668:	46bd      	mov	sp, r7
 800a66a:	bd80      	pop	{r7, pc}

0800a66c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a66c:	b580      	push	{r7, lr}
 800a66e:	b082      	sub	sp, #8
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
 800a674:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d018      	beq.n	800a6b0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	68da      	ldr	r2, [r3, #12]
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a686:	441a      	add	r2, r3
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	68da      	ldr	r2, [r3, #12]
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	689b      	ldr	r3, [r3, #8]
 800a694:	429a      	cmp	r2, r3
 800a696:	d303      	bcc.n	800a6a0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681a      	ldr	r2, [r3, #0]
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	68d9      	ldr	r1, [r3, #12]
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6a8:	461a      	mov	r2, r3
 800a6aa:	6838      	ldr	r0, [r7, #0]
 800a6ac:	f002 fd76 	bl	800d19c <memcpy>
	}
}
 800a6b0:	bf00      	nop
 800a6b2:	3708      	adds	r7, #8
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bd80      	pop	{r7, pc}

0800a6b8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b084      	sub	sp, #16
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a6c0:	f001 fc9a 	bl	800bff8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a6ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a6cc:	e011      	b.n	800a6f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d012      	beq.n	800a6fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	3324      	adds	r3, #36	@ 0x24
 800a6da:	4618      	mov	r0, r3
 800a6dc:	f000 fd5c 	bl	800b198 <xTaskRemoveFromEventList>
 800a6e0:	4603      	mov	r3, r0
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d001      	beq.n	800a6ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a6e6:	f000 fe35 	bl	800b354 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a6ea:	7bfb      	ldrb	r3, [r7, #15]
 800a6ec:	3b01      	subs	r3, #1
 800a6ee:	b2db      	uxtb	r3, r3
 800a6f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a6f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	dce9      	bgt.n	800a6ce <prvUnlockQueue+0x16>
 800a6fa:	e000      	b.n	800a6fe <prvUnlockQueue+0x46>
					break;
 800a6fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	22ff      	movs	r2, #255	@ 0xff
 800a702:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a706:	f001 fca9 	bl	800c05c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a70a:	f001 fc75 	bl	800bff8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a714:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a716:	e011      	b.n	800a73c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	691b      	ldr	r3, [r3, #16]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d012      	beq.n	800a746 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	3310      	adds	r3, #16
 800a724:	4618      	mov	r0, r3
 800a726:	f000 fd37 	bl	800b198 <xTaskRemoveFromEventList>
 800a72a:	4603      	mov	r3, r0
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d001      	beq.n	800a734 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a730:	f000 fe10 	bl	800b354 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a734:	7bbb      	ldrb	r3, [r7, #14]
 800a736:	3b01      	subs	r3, #1
 800a738:	b2db      	uxtb	r3, r3
 800a73a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a73c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a740:	2b00      	cmp	r3, #0
 800a742:	dce9      	bgt.n	800a718 <prvUnlockQueue+0x60>
 800a744:	e000      	b.n	800a748 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a746:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	22ff      	movs	r2, #255	@ 0xff
 800a74c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a750:	f001 fc84 	bl	800c05c <vPortExitCritical>
}
 800a754:	bf00      	nop
 800a756:	3710      	adds	r7, #16
 800a758:	46bd      	mov	sp, r7
 800a75a:	bd80      	pop	{r7, pc}

0800a75c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b084      	sub	sp, #16
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a764:	f001 fc48 	bl	800bff8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d102      	bne.n	800a776 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a770:	2301      	movs	r3, #1
 800a772:	60fb      	str	r3, [r7, #12]
 800a774:	e001      	b.n	800a77a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a776:	2300      	movs	r3, #0
 800a778:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a77a:	f001 fc6f 	bl	800c05c <vPortExitCritical>

	return xReturn;
 800a77e:	68fb      	ldr	r3, [r7, #12]
}
 800a780:	4618      	mov	r0, r3
 800a782:	3710      	adds	r7, #16
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}

0800a788 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b084      	sub	sp, #16
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a790:	f001 fc32 	bl	800bff8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a79c:	429a      	cmp	r2, r3
 800a79e:	d102      	bne.n	800a7a6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a7a0:	2301      	movs	r3, #1
 800a7a2:	60fb      	str	r3, [r7, #12]
 800a7a4:	e001      	b.n	800a7aa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a7aa:	f001 fc57 	bl	800c05c <vPortExitCritical>

	return xReturn;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
}
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	3710      	adds	r7, #16
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	bd80      	pop	{r7, pc}

0800a7b8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a7b8:	b480      	push	{r7}
 800a7ba:	b085      	sub	sp, #20
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	6078      	str	r0, [r7, #4]
 800a7c0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	60fb      	str	r3, [r7, #12]
 800a7c6:	e014      	b.n	800a7f2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a7c8:	4a0f      	ldr	r2, [pc, #60]	@ (800a808 <vQueueAddToRegistry+0x50>)
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d10b      	bne.n	800a7ec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a7d4:	490c      	ldr	r1, [pc, #48]	@ (800a808 <vQueueAddToRegistry+0x50>)
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	683a      	ldr	r2, [r7, #0]
 800a7da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a7de:	4a0a      	ldr	r2, [pc, #40]	@ (800a808 <vQueueAddToRegistry+0x50>)
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	00db      	lsls	r3, r3, #3
 800a7e4:	4413      	add	r3, r2
 800a7e6:	687a      	ldr	r2, [r7, #4]
 800a7e8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a7ea:	e006      	b.n	800a7fa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	3301      	adds	r3, #1
 800a7f0:	60fb      	str	r3, [r7, #12]
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	2b07      	cmp	r3, #7
 800a7f6:	d9e7      	bls.n	800a7c8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a7f8:	bf00      	nop
 800a7fa:	bf00      	nop
 800a7fc:	3714      	adds	r7, #20
 800a7fe:	46bd      	mov	sp, r7
 800a800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a804:	4770      	bx	lr
 800a806:	bf00      	nop
 800a808:	2000112c 	.word	0x2000112c

0800a80c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b086      	sub	sp, #24
 800a810:	af00      	add	r7, sp, #0
 800a812:	60f8      	str	r0, [r7, #12]
 800a814:	60b9      	str	r1, [r7, #8]
 800a816:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a81c:	f001 fbec 	bl	800bff8 <vPortEnterCritical>
 800a820:	697b      	ldr	r3, [r7, #20]
 800a822:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a826:	b25b      	sxtb	r3, r3
 800a828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a82c:	d103      	bne.n	800a836 <vQueueWaitForMessageRestricted+0x2a>
 800a82e:	697b      	ldr	r3, [r7, #20]
 800a830:	2200      	movs	r2, #0
 800a832:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a836:	697b      	ldr	r3, [r7, #20]
 800a838:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a83c:	b25b      	sxtb	r3, r3
 800a83e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a842:	d103      	bne.n	800a84c <vQueueWaitForMessageRestricted+0x40>
 800a844:	697b      	ldr	r3, [r7, #20]
 800a846:	2200      	movs	r2, #0
 800a848:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a84c:	f001 fc06 	bl	800c05c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a850:	697b      	ldr	r3, [r7, #20]
 800a852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a854:	2b00      	cmp	r3, #0
 800a856:	d106      	bne.n	800a866 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a858:	697b      	ldr	r3, [r7, #20]
 800a85a:	3324      	adds	r3, #36	@ 0x24
 800a85c:	687a      	ldr	r2, [r7, #4]
 800a85e:	68b9      	ldr	r1, [r7, #8]
 800a860:	4618      	mov	r0, r3
 800a862:	f000 fc6d 	bl	800b140 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a866:	6978      	ldr	r0, [r7, #20]
 800a868:	f7ff ff26 	bl	800a6b8 <prvUnlockQueue>
	}
 800a86c:	bf00      	nop
 800a86e:	3718      	adds	r7, #24
 800a870:	46bd      	mov	sp, r7
 800a872:	bd80      	pop	{r7, pc}

0800a874 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a874:	b580      	push	{r7, lr}
 800a876:	b08e      	sub	sp, #56	@ 0x38
 800a878:	af04      	add	r7, sp, #16
 800a87a:	60f8      	str	r0, [r7, #12]
 800a87c:	60b9      	str	r1, [r7, #8]
 800a87e:	607a      	str	r2, [r7, #4]
 800a880:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a884:	2b00      	cmp	r3, #0
 800a886:	d10b      	bne.n	800a8a0 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a88c:	f383 8811 	msr	BASEPRI, r3
 800a890:	f3bf 8f6f 	isb	sy
 800a894:	f3bf 8f4f 	dsb	sy
 800a898:	623b      	str	r3, [r7, #32]
}
 800a89a:	bf00      	nop
 800a89c:	bf00      	nop
 800a89e:	e7fd      	b.n	800a89c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a8a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d10b      	bne.n	800a8be <xTaskCreateStatic+0x4a>
	__asm volatile
 800a8a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8aa:	f383 8811 	msr	BASEPRI, r3
 800a8ae:	f3bf 8f6f 	isb	sy
 800a8b2:	f3bf 8f4f 	dsb	sy
 800a8b6:	61fb      	str	r3, [r7, #28]
}
 800a8b8:	bf00      	nop
 800a8ba:	bf00      	nop
 800a8bc:	e7fd      	b.n	800a8ba <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a8be:	23a8      	movs	r3, #168	@ 0xa8
 800a8c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a8c2:	693b      	ldr	r3, [r7, #16]
 800a8c4:	2ba8      	cmp	r3, #168	@ 0xa8
 800a8c6:	d00b      	beq.n	800a8e0 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a8c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8cc:	f383 8811 	msr	BASEPRI, r3
 800a8d0:	f3bf 8f6f 	isb	sy
 800a8d4:	f3bf 8f4f 	dsb	sy
 800a8d8:	61bb      	str	r3, [r7, #24]
}
 800a8da:	bf00      	nop
 800a8dc:	bf00      	nop
 800a8de:	e7fd      	b.n	800a8dc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a8e0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a8e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d01e      	beq.n	800a926 <xTaskCreateStatic+0xb2>
 800a8e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d01b      	beq.n	800a926 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a8ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8f0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a8f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a8f6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a8f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8fa:	2202      	movs	r2, #2
 800a8fc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a900:	2300      	movs	r3, #0
 800a902:	9303      	str	r3, [sp, #12]
 800a904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a906:	9302      	str	r3, [sp, #8]
 800a908:	f107 0314 	add.w	r3, r7, #20
 800a90c:	9301      	str	r3, [sp, #4]
 800a90e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a910:	9300      	str	r3, [sp, #0]
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	687a      	ldr	r2, [r7, #4]
 800a916:	68b9      	ldr	r1, [r7, #8]
 800a918:	68f8      	ldr	r0, [r7, #12]
 800a91a:	f000 f851 	bl	800a9c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a91e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a920:	f000 f8f6 	bl	800ab10 <prvAddNewTaskToReadyList>
 800a924:	e001      	b.n	800a92a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a926:	2300      	movs	r3, #0
 800a928:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a92a:	697b      	ldr	r3, [r7, #20]
	}
 800a92c:	4618      	mov	r0, r3
 800a92e:	3728      	adds	r7, #40	@ 0x28
 800a930:	46bd      	mov	sp, r7
 800a932:	bd80      	pop	{r7, pc}

0800a934 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a934:	b580      	push	{r7, lr}
 800a936:	b08c      	sub	sp, #48	@ 0x30
 800a938:	af04      	add	r7, sp, #16
 800a93a:	60f8      	str	r0, [r7, #12]
 800a93c:	60b9      	str	r1, [r7, #8]
 800a93e:	603b      	str	r3, [r7, #0]
 800a940:	4613      	mov	r3, r2
 800a942:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a944:	88fb      	ldrh	r3, [r7, #6]
 800a946:	009b      	lsls	r3, r3, #2
 800a948:	4618      	mov	r0, r3
 800a94a:	f001 fc77 	bl	800c23c <pvPortMalloc>
 800a94e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	2b00      	cmp	r3, #0
 800a954:	d00e      	beq.n	800a974 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a956:	20a8      	movs	r0, #168	@ 0xa8
 800a958:	f001 fc70 	bl	800c23c <pvPortMalloc>
 800a95c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a95e:	69fb      	ldr	r3, [r7, #28]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d003      	beq.n	800a96c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a964:	69fb      	ldr	r3, [r7, #28]
 800a966:	697a      	ldr	r2, [r7, #20]
 800a968:	631a      	str	r2, [r3, #48]	@ 0x30
 800a96a:	e005      	b.n	800a978 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a96c:	6978      	ldr	r0, [r7, #20]
 800a96e:	f001 fd33 	bl	800c3d8 <vPortFree>
 800a972:	e001      	b.n	800a978 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a974:	2300      	movs	r3, #0
 800a976:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a978:	69fb      	ldr	r3, [r7, #28]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d017      	beq.n	800a9ae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a97e:	69fb      	ldr	r3, [r7, #28]
 800a980:	2200      	movs	r2, #0
 800a982:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a986:	88fa      	ldrh	r2, [r7, #6]
 800a988:	2300      	movs	r3, #0
 800a98a:	9303      	str	r3, [sp, #12]
 800a98c:	69fb      	ldr	r3, [r7, #28]
 800a98e:	9302      	str	r3, [sp, #8]
 800a990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a992:	9301      	str	r3, [sp, #4]
 800a994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a996:	9300      	str	r3, [sp, #0]
 800a998:	683b      	ldr	r3, [r7, #0]
 800a99a:	68b9      	ldr	r1, [r7, #8]
 800a99c:	68f8      	ldr	r0, [r7, #12]
 800a99e:	f000 f80f 	bl	800a9c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a9a2:	69f8      	ldr	r0, [r7, #28]
 800a9a4:	f000 f8b4 	bl	800ab10 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a9a8:	2301      	movs	r3, #1
 800a9aa:	61bb      	str	r3, [r7, #24]
 800a9ac:	e002      	b.n	800a9b4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a9ae:	f04f 33ff 	mov.w	r3, #4294967295
 800a9b2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a9b4:	69bb      	ldr	r3, [r7, #24]
	}
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	3720      	adds	r7, #32
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd80      	pop	{r7, pc}
	...

0800a9c0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b088      	sub	sp, #32
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	60f8      	str	r0, [r7, #12]
 800a9c8:	60b9      	str	r1, [r7, #8]
 800a9ca:	607a      	str	r2, [r7, #4]
 800a9cc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a9ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9d0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	009b      	lsls	r3, r3, #2
 800a9d6:	461a      	mov	r2, r3
 800a9d8:	21a5      	movs	r1, #165	@ 0xa5
 800a9da:	f002 fb53 	bl	800d084 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a9de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a9e8:	3b01      	subs	r3, #1
 800a9ea:	009b      	lsls	r3, r3, #2
 800a9ec:	4413      	add	r3, r2
 800a9ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a9f0:	69bb      	ldr	r3, [r7, #24]
 800a9f2:	f023 0307 	bic.w	r3, r3, #7
 800a9f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a9f8:	69bb      	ldr	r3, [r7, #24]
 800a9fa:	f003 0307 	and.w	r3, r3, #7
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d00b      	beq.n	800aa1a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800aa02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa06:	f383 8811 	msr	BASEPRI, r3
 800aa0a:	f3bf 8f6f 	isb	sy
 800aa0e:	f3bf 8f4f 	dsb	sy
 800aa12:	617b      	str	r3, [r7, #20]
}
 800aa14:	bf00      	nop
 800aa16:	bf00      	nop
 800aa18:	e7fd      	b.n	800aa16 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800aa1a:	68bb      	ldr	r3, [r7, #8]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d01f      	beq.n	800aa60 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aa20:	2300      	movs	r3, #0
 800aa22:	61fb      	str	r3, [r7, #28]
 800aa24:	e012      	b.n	800aa4c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800aa26:	68ba      	ldr	r2, [r7, #8]
 800aa28:	69fb      	ldr	r3, [r7, #28]
 800aa2a:	4413      	add	r3, r2
 800aa2c:	7819      	ldrb	r1, [r3, #0]
 800aa2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa30:	69fb      	ldr	r3, [r7, #28]
 800aa32:	4413      	add	r3, r2
 800aa34:	3334      	adds	r3, #52	@ 0x34
 800aa36:	460a      	mov	r2, r1
 800aa38:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800aa3a:	68ba      	ldr	r2, [r7, #8]
 800aa3c:	69fb      	ldr	r3, [r7, #28]
 800aa3e:	4413      	add	r3, r2
 800aa40:	781b      	ldrb	r3, [r3, #0]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d006      	beq.n	800aa54 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aa46:	69fb      	ldr	r3, [r7, #28]
 800aa48:	3301      	adds	r3, #1
 800aa4a:	61fb      	str	r3, [r7, #28]
 800aa4c:	69fb      	ldr	r3, [r7, #28]
 800aa4e:	2b0f      	cmp	r3, #15
 800aa50:	d9e9      	bls.n	800aa26 <prvInitialiseNewTask+0x66>
 800aa52:	e000      	b.n	800aa56 <prvInitialiseNewTask+0x96>
			{
				break;
 800aa54:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800aa56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa58:	2200      	movs	r2, #0
 800aa5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800aa5e:	e003      	b.n	800aa68 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800aa60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa62:	2200      	movs	r2, #0
 800aa64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800aa68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa6a:	2b37      	cmp	r3, #55	@ 0x37
 800aa6c:	d901      	bls.n	800aa72 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800aa6e:	2337      	movs	r3, #55	@ 0x37
 800aa70:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800aa72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aa76:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800aa78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aa7c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800aa7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa80:	2200      	movs	r2, #0
 800aa82:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800aa84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa86:	3304      	adds	r3, #4
 800aa88:	4618      	mov	r0, r3
 800aa8a:	f7ff f8a7 	bl	8009bdc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800aa8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa90:	3318      	adds	r3, #24
 800aa92:	4618      	mov	r0, r3
 800aa94:	f7ff f8a2 	bl	8009bdc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800aa98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa9c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aaa0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800aaa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaa6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800aaa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aaac:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800aaae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aab0:	2200      	movs	r2, #0
 800aab2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800aab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aab8:	2200      	movs	r2, #0
 800aaba:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800aabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aac0:	3354      	adds	r3, #84	@ 0x54
 800aac2:	224c      	movs	r2, #76	@ 0x4c
 800aac4:	2100      	movs	r1, #0
 800aac6:	4618      	mov	r0, r3
 800aac8:	f002 fadc 	bl	800d084 <memset>
 800aacc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aace:	4a0d      	ldr	r2, [pc, #52]	@ (800ab04 <prvInitialiseNewTask+0x144>)
 800aad0:	659a      	str	r2, [r3, #88]	@ 0x58
 800aad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aad4:	4a0c      	ldr	r2, [pc, #48]	@ (800ab08 <prvInitialiseNewTask+0x148>)
 800aad6:	65da      	str	r2, [r3, #92]	@ 0x5c
 800aad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aada:	4a0c      	ldr	r2, [pc, #48]	@ (800ab0c <prvInitialiseNewTask+0x14c>)
 800aadc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800aade:	683a      	ldr	r2, [r7, #0]
 800aae0:	68f9      	ldr	r1, [r7, #12]
 800aae2:	69b8      	ldr	r0, [r7, #24]
 800aae4:	f001 f95a 	bl	800bd9c <pxPortInitialiseStack>
 800aae8:	4602      	mov	r2, r0
 800aaea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800aaee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d002      	beq.n	800aafa <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800aaf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aaf8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aafa:	bf00      	nop
 800aafc:	3720      	adds	r7, #32
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}
 800ab02:	bf00      	nop
 800ab04:	20006fa0 	.word	0x20006fa0
 800ab08:	20007008 	.word	0x20007008
 800ab0c:	20007070 	.word	0x20007070

0800ab10 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b082      	sub	sp, #8
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ab18:	f001 fa6e 	bl	800bff8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ab1c:	4b2d      	ldr	r3, [pc, #180]	@ (800abd4 <prvAddNewTaskToReadyList+0xc4>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	3301      	adds	r3, #1
 800ab22:	4a2c      	ldr	r2, [pc, #176]	@ (800abd4 <prvAddNewTaskToReadyList+0xc4>)
 800ab24:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ab26:	4b2c      	ldr	r3, [pc, #176]	@ (800abd8 <prvAddNewTaskToReadyList+0xc8>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d109      	bne.n	800ab42 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ab2e:	4a2a      	ldr	r2, [pc, #168]	@ (800abd8 <prvAddNewTaskToReadyList+0xc8>)
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ab34:	4b27      	ldr	r3, [pc, #156]	@ (800abd4 <prvAddNewTaskToReadyList+0xc4>)
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	2b01      	cmp	r3, #1
 800ab3a:	d110      	bne.n	800ab5e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ab3c:	f000 fc2e 	bl	800b39c <prvInitialiseTaskLists>
 800ab40:	e00d      	b.n	800ab5e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ab42:	4b26      	ldr	r3, [pc, #152]	@ (800abdc <prvAddNewTaskToReadyList+0xcc>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d109      	bne.n	800ab5e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ab4a:	4b23      	ldr	r3, [pc, #140]	@ (800abd8 <prvAddNewTaskToReadyList+0xc8>)
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab54:	429a      	cmp	r2, r3
 800ab56:	d802      	bhi.n	800ab5e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ab58:	4a1f      	ldr	r2, [pc, #124]	@ (800abd8 <prvAddNewTaskToReadyList+0xc8>)
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ab5e:	4b20      	ldr	r3, [pc, #128]	@ (800abe0 <prvAddNewTaskToReadyList+0xd0>)
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	3301      	adds	r3, #1
 800ab64:	4a1e      	ldr	r2, [pc, #120]	@ (800abe0 <prvAddNewTaskToReadyList+0xd0>)
 800ab66:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ab68:	4b1d      	ldr	r3, [pc, #116]	@ (800abe0 <prvAddNewTaskToReadyList+0xd0>)
 800ab6a:	681a      	ldr	r2, [r3, #0]
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab74:	4b1b      	ldr	r3, [pc, #108]	@ (800abe4 <prvAddNewTaskToReadyList+0xd4>)
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	429a      	cmp	r2, r3
 800ab7a:	d903      	bls.n	800ab84 <prvAddNewTaskToReadyList+0x74>
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab80:	4a18      	ldr	r2, [pc, #96]	@ (800abe4 <prvAddNewTaskToReadyList+0xd4>)
 800ab82:	6013      	str	r3, [r2, #0]
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab88:	4613      	mov	r3, r2
 800ab8a:	009b      	lsls	r3, r3, #2
 800ab8c:	4413      	add	r3, r2
 800ab8e:	009b      	lsls	r3, r3, #2
 800ab90:	4a15      	ldr	r2, [pc, #84]	@ (800abe8 <prvAddNewTaskToReadyList+0xd8>)
 800ab92:	441a      	add	r2, r3
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	3304      	adds	r3, #4
 800ab98:	4619      	mov	r1, r3
 800ab9a:	4610      	mov	r0, r2
 800ab9c:	f7ff f82b 	bl	8009bf6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800aba0:	f001 fa5c 	bl	800c05c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800aba4:	4b0d      	ldr	r3, [pc, #52]	@ (800abdc <prvAddNewTaskToReadyList+0xcc>)
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d00e      	beq.n	800abca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800abac:	4b0a      	ldr	r3, [pc, #40]	@ (800abd8 <prvAddNewTaskToReadyList+0xc8>)
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abb6:	429a      	cmp	r2, r3
 800abb8:	d207      	bcs.n	800abca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800abba:	4b0c      	ldr	r3, [pc, #48]	@ (800abec <prvAddNewTaskToReadyList+0xdc>)
 800abbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800abc0:	601a      	str	r2, [r3, #0]
 800abc2:	f3bf 8f4f 	dsb	sy
 800abc6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800abca:	bf00      	nop
 800abcc:	3708      	adds	r7, #8
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd80      	pop	{r7, pc}
 800abd2:	bf00      	nop
 800abd4:	20001640 	.word	0x20001640
 800abd8:	2000116c 	.word	0x2000116c
 800abdc:	2000164c 	.word	0x2000164c
 800abe0:	2000165c 	.word	0x2000165c
 800abe4:	20001648 	.word	0x20001648
 800abe8:	20001170 	.word	0x20001170
 800abec:	e000ed04 	.word	0xe000ed04

0800abf0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b084      	sub	sp, #16
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800abf8:	2300      	movs	r3, #0
 800abfa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d018      	beq.n	800ac34 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ac02:	4b14      	ldr	r3, [pc, #80]	@ (800ac54 <vTaskDelay+0x64>)
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d00b      	beq.n	800ac22 <vTaskDelay+0x32>
	__asm volatile
 800ac0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac0e:	f383 8811 	msr	BASEPRI, r3
 800ac12:	f3bf 8f6f 	isb	sy
 800ac16:	f3bf 8f4f 	dsb	sy
 800ac1a:	60bb      	str	r3, [r7, #8]
}
 800ac1c:	bf00      	nop
 800ac1e:	bf00      	nop
 800ac20:	e7fd      	b.n	800ac1e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ac22:	f000 f88b 	bl	800ad3c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ac26:	2100      	movs	r1, #0
 800ac28:	6878      	ldr	r0, [r7, #4]
 800ac2a:	f000 fd09 	bl	800b640 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ac2e:	f000 f893 	bl	800ad58 <xTaskResumeAll>
 800ac32:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d107      	bne.n	800ac4a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800ac3a:	4b07      	ldr	r3, [pc, #28]	@ (800ac58 <vTaskDelay+0x68>)
 800ac3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac40:	601a      	str	r2, [r3, #0]
 800ac42:	f3bf 8f4f 	dsb	sy
 800ac46:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ac4a:	bf00      	nop
 800ac4c:	3710      	adds	r7, #16
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	bd80      	pop	{r7, pc}
 800ac52:	bf00      	nop
 800ac54:	20001668 	.word	0x20001668
 800ac58:	e000ed04 	.word	0xe000ed04

0800ac5c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ac5c:	b580      	push	{r7, lr}
 800ac5e:	b08a      	sub	sp, #40	@ 0x28
 800ac60:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ac62:	2300      	movs	r3, #0
 800ac64:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ac66:	2300      	movs	r3, #0
 800ac68:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ac6a:	463a      	mov	r2, r7
 800ac6c:	1d39      	adds	r1, r7, #4
 800ac6e:	f107 0308 	add.w	r3, r7, #8
 800ac72:	4618      	mov	r0, r3
 800ac74:	f7fe ff5e 	bl	8009b34 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ac78:	6839      	ldr	r1, [r7, #0]
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	68ba      	ldr	r2, [r7, #8]
 800ac7e:	9202      	str	r2, [sp, #8]
 800ac80:	9301      	str	r3, [sp, #4]
 800ac82:	2300      	movs	r3, #0
 800ac84:	9300      	str	r3, [sp, #0]
 800ac86:	2300      	movs	r3, #0
 800ac88:	460a      	mov	r2, r1
 800ac8a:	4924      	ldr	r1, [pc, #144]	@ (800ad1c <vTaskStartScheduler+0xc0>)
 800ac8c:	4824      	ldr	r0, [pc, #144]	@ (800ad20 <vTaskStartScheduler+0xc4>)
 800ac8e:	f7ff fdf1 	bl	800a874 <xTaskCreateStatic>
 800ac92:	4603      	mov	r3, r0
 800ac94:	4a23      	ldr	r2, [pc, #140]	@ (800ad24 <vTaskStartScheduler+0xc8>)
 800ac96:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ac98:	4b22      	ldr	r3, [pc, #136]	@ (800ad24 <vTaskStartScheduler+0xc8>)
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d002      	beq.n	800aca6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800aca0:	2301      	movs	r3, #1
 800aca2:	617b      	str	r3, [r7, #20]
 800aca4:	e001      	b.n	800acaa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800aca6:	2300      	movs	r3, #0
 800aca8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800acaa:	697b      	ldr	r3, [r7, #20]
 800acac:	2b01      	cmp	r3, #1
 800acae:	d102      	bne.n	800acb6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800acb0:	f000 fd1a 	bl	800b6e8 <xTimerCreateTimerTask>
 800acb4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800acb6:	697b      	ldr	r3, [r7, #20]
 800acb8:	2b01      	cmp	r3, #1
 800acba:	d11b      	bne.n	800acf4 <vTaskStartScheduler+0x98>
	__asm volatile
 800acbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acc0:	f383 8811 	msr	BASEPRI, r3
 800acc4:	f3bf 8f6f 	isb	sy
 800acc8:	f3bf 8f4f 	dsb	sy
 800accc:	613b      	str	r3, [r7, #16]
}
 800acce:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800acd0:	4b15      	ldr	r3, [pc, #84]	@ (800ad28 <vTaskStartScheduler+0xcc>)
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	3354      	adds	r3, #84	@ 0x54
 800acd6:	4a15      	ldr	r2, [pc, #84]	@ (800ad2c <vTaskStartScheduler+0xd0>)
 800acd8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800acda:	4b15      	ldr	r3, [pc, #84]	@ (800ad30 <vTaskStartScheduler+0xd4>)
 800acdc:	f04f 32ff 	mov.w	r2, #4294967295
 800ace0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ace2:	4b14      	ldr	r3, [pc, #80]	@ (800ad34 <vTaskStartScheduler+0xd8>)
 800ace4:	2201      	movs	r2, #1
 800ace6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ace8:	4b13      	ldr	r3, [pc, #76]	@ (800ad38 <vTaskStartScheduler+0xdc>)
 800acea:	2200      	movs	r2, #0
 800acec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800acee:	f001 f8df 	bl	800beb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800acf2:	e00f      	b.n	800ad14 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800acf4:	697b      	ldr	r3, [r7, #20]
 800acf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acfa:	d10b      	bne.n	800ad14 <vTaskStartScheduler+0xb8>
	__asm volatile
 800acfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad00:	f383 8811 	msr	BASEPRI, r3
 800ad04:	f3bf 8f6f 	isb	sy
 800ad08:	f3bf 8f4f 	dsb	sy
 800ad0c:	60fb      	str	r3, [r7, #12]
}
 800ad0e:	bf00      	nop
 800ad10:	bf00      	nop
 800ad12:	e7fd      	b.n	800ad10 <vTaskStartScheduler+0xb4>
}
 800ad14:	bf00      	nop
 800ad16:	3718      	adds	r7, #24
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	bd80      	pop	{r7, pc}
 800ad1c:	0800d2a0 	.word	0x0800d2a0
 800ad20:	0800b36d 	.word	0x0800b36d
 800ad24:	20001664 	.word	0x20001664
 800ad28:	2000116c 	.word	0x2000116c
 800ad2c:	20000100 	.word	0x20000100
 800ad30:	20001660 	.word	0x20001660
 800ad34:	2000164c 	.word	0x2000164c
 800ad38:	20001644 	.word	0x20001644

0800ad3c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ad3c:	b480      	push	{r7}
 800ad3e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ad40:	4b04      	ldr	r3, [pc, #16]	@ (800ad54 <vTaskSuspendAll+0x18>)
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	3301      	adds	r3, #1
 800ad46:	4a03      	ldr	r2, [pc, #12]	@ (800ad54 <vTaskSuspendAll+0x18>)
 800ad48:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ad4a:	bf00      	nop
 800ad4c:	46bd      	mov	sp, r7
 800ad4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad52:	4770      	bx	lr
 800ad54:	20001668 	.word	0x20001668

0800ad58 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b084      	sub	sp, #16
 800ad5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ad5e:	2300      	movs	r3, #0
 800ad60:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ad62:	2300      	movs	r3, #0
 800ad64:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ad66:	4b42      	ldr	r3, [pc, #264]	@ (800ae70 <xTaskResumeAll+0x118>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d10b      	bne.n	800ad86 <xTaskResumeAll+0x2e>
	__asm volatile
 800ad6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad72:	f383 8811 	msr	BASEPRI, r3
 800ad76:	f3bf 8f6f 	isb	sy
 800ad7a:	f3bf 8f4f 	dsb	sy
 800ad7e:	603b      	str	r3, [r7, #0]
}
 800ad80:	bf00      	nop
 800ad82:	bf00      	nop
 800ad84:	e7fd      	b.n	800ad82 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ad86:	f001 f937 	bl	800bff8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ad8a:	4b39      	ldr	r3, [pc, #228]	@ (800ae70 <xTaskResumeAll+0x118>)
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	3b01      	subs	r3, #1
 800ad90:	4a37      	ldr	r2, [pc, #220]	@ (800ae70 <xTaskResumeAll+0x118>)
 800ad92:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ad94:	4b36      	ldr	r3, [pc, #216]	@ (800ae70 <xTaskResumeAll+0x118>)
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d162      	bne.n	800ae62 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ad9c:	4b35      	ldr	r3, [pc, #212]	@ (800ae74 <xTaskResumeAll+0x11c>)
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d05e      	beq.n	800ae62 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ada4:	e02f      	b.n	800ae06 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ada6:	4b34      	ldr	r3, [pc, #208]	@ (800ae78 <xTaskResumeAll+0x120>)
 800ada8:	68db      	ldr	r3, [r3, #12]
 800adaa:	68db      	ldr	r3, [r3, #12]
 800adac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	3318      	adds	r3, #24
 800adb2:	4618      	mov	r0, r3
 800adb4:	f7fe ff7c 	bl	8009cb0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	3304      	adds	r3, #4
 800adbc:	4618      	mov	r0, r3
 800adbe:	f7fe ff77 	bl	8009cb0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adc6:	4b2d      	ldr	r3, [pc, #180]	@ (800ae7c <xTaskResumeAll+0x124>)
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	429a      	cmp	r2, r3
 800adcc:	d903      	bls.n	800add6 <xTaskResumeAll+0x7e>
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800add2:	4a2a      	ldr	r2, [pc, #168]	@ (800ae7c <xTaskResumeAll+0x124>)
 800add4:	6013      	str	r3, [r2, #0]
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adda:	4613      	mov	r3, r2
 800addc:	009b      	lsls	r3, r3, #2
 800adde:	4413      	add	r3, r2
 800ade0:	009b      	lsls	r3, r3, #2
 800ade2:	4a27      	ldr	r2, [pc, #156]	@ (800ae80 <xTaskResumeAll+0x128>)
 800ade4:	441a      	add	r2, r3
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	3304      	adds	r3, #4
 800adea:	4619      	mov	r1, r3
 800adec:	4610      	mov	r0, r2
 800adee:	f7fe ff02 	bl	8009bf6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adf6:	4b23      	ldr	r3, [pc, #140]	@ (800ae84 <xTaskResumeAll+0x12c>)
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adfc:	429a      	cmp	r2, r3
 800adfe:	d302      	bcc.n	800ae06 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800ae00:	4b21      	ldr	r3, [pc, #132]	@ (800ae88 <xTaskResumeAll+0x130>)
 800ae02:	2201      	movs	r2, #1
 800ae04:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ae06:	4b1c      	ldr	r3, [pc, #112]	@ (800ae78 <xTaskResumeAll+0x120>)
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d1cb      	bne.n	800ada6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d001      	beq.n	800ae18 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ae14:	f000 fb66 	bl	800b4e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ae18:	4b1c      	ldr	r3, [pc, #112]	@ (800ae8c <xTaskResumeAll+0x134>)
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d010      	beq.n	800ae46 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ae24:	f000 f846 	bl	800aeb4 <xTaskIncrementTick>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d002      	beq.n	800ae34 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800ae2e:	4b16      	ldr	r3, [pc, #88]	@ (800ae88 <xTaskResumeAll+0x130>)
 800ae30:	2201      	movs	r2, #1
 800ae32:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	3b01      	subs	r3, #1
 800ae38:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d1f1      	bne.n	800ae24 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800ae40:	4b12      	ldr	r3, [pc, #72]	@ (800ae8c <xTaskResumeAll+0x134>)
 800ae42:	2200      	movs	r2, #0
 800ae44:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ae46:	4b10      	ldr	r3, [pc, #64]	@ (800ae88 <xTaskResumeAll+0x130>)
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d009      	beq.n	800ae62 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ae4e:	2301      	movs	r3, #1
 800ae50:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ae52:	4b0f      	ldr	r3, [pc, #60]	@ (800ae90 <xTaskResumeAll+0x138>)
 800ae54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae58:	601a      	str	r2, [r3, #0]
 800ae5a:	f3bf 8f4f 	dsb	sy
 800ae5e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ae62:	f001 f8fb 	bl	800c05c <vPortExitCritical>

	return xAlreadyYielded;
 800ae66:	68bb      	ldr	r3, [r7, #8]
}
 800ae68:	4618      	mov	r0, r3
 800ae6a:	3710      	adds	r7, #16
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	bd80      	pop	{r7, pc}
 800ae70:	20001668 	.word	0x20001668
 800ae74:	20001640 	.word	0x20001640
 800ae78:	20001600 	.word	0x20001600
 800ae7c:	20001648 	.word	0x20001648
 800ae80:	20001170 	.word	0x20001170
 800ae84:	2000116c 	.word	0x2000116c
 800ae88:	20001654 	.word	0x20001654
 800ae8c:	20001650 	.word	0x20001650
 800ae90:	e000ed04 	.word	0xe000ed04

0800ae94 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ae94:	b480      	push	{r7}
 800ae96:	b083      	sub	sp, #12
 800ae98:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ae9a:	4b05      	ldr	r3, [pc, #20]	@ (800aeb0 <xTaskGetTickCount+0x1c>)
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800aea0:	687b      	ldr	r3, [r7, #4]
}
 800aea2:	4618      	mov	r0, r3
 800aea4:	370c      	adds	r7, #12
 800aea6:	46bd      	mov	sp, r7
 800aea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeac:	4770      	bx	lr
 800aeae:	bf00      	nop
 800aeb0:	20001644 	.word	0x20001644

0800aeb4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b086      	sub	sp, #24
 800aeb8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800aeba:	2300      	movs	r3, #0
 800aebc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aebe:	4b4f      	ldr	r3, [pc, #316]	@ (800affc <xTaskIncrementTick+0x148>)
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	f040 8090 	bne.w	800afe8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800aec8:	4b4d      	ldr	r3, [pc, #308]	@ (800b000 <xTaskIncrementTick+0x14c>)
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	3301      	adds	r3, #1
 800aece:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800aed0:	4a4b      	ldr	r2, [pc, #300]	@ (800b000 <xTaskIncrementTick+0x14c>)
 800aed2:	693b      	ldr	r3, [r7, #16]
 800aed4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800aed6:	693b      	ldr	r3, [r7, #16]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d121      	bne.n	800af20 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800aedc:	4b49      	ldr	r3, [pc, #292]	@ (800b004 <xTaskIncrementTick+0x150>)
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d00b      	beq.n	800aefe <xTaskIncrementTick+0x4a>
	__asm volatile
 800aee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeea:	f383 8811 	msr	BASEPRI, r3
 800aeee:	f3bf 8f6f 	isb	sy
 800aef2:	f3bf 8f4f 	dsb	sy
 800aef6:	603b      	str	r3, [r7, #0]
}
 800aef8:	bf00      	nop
 800aefa:	bf00      	nop
 800aefc:	e7fd      	b.n	800aefa <xTaskIncrementTick+0x46>
 800aefe:	4b41      	ldr	r3, [pc, #260]	@ (800b004 <xTaskIncrementTick+0x150>)
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	60fb      	str	r3, [r7, #12]
 800af04:	4b40      	ldr	r3, [pc, #256]	@ (800b008 <xTaskIncrementTick+0x154>)
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	4a3e      	ldr	r2, [pc, #248]	@ (800b004 <xTaskIncrementTick+0x150>)
 800af0a:	6013      	str	r3, [r2, #0]
 800af0c:	4a3e      	ldr	r2, [pc, #248]	@ (800b008 <xTaskIncrementTick+0x154>)
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	6013      	str	r3, [r2, #0]
 800af12:	4b3e      	ldr	r3, [pc, #248]	@ (800b00c <xTaskIncrementTick+0x158>)
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	3301      	adds	r3, #1
 800af18:	4a3c      	ldr	r2, [pc, #240]	@ (800b00c <xTaskIncrementTick+0x158>)
 800af1a:	6013      	str	r3, [r2, #0]
 800af1c:	f000 fae2 	bl	800b4e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800af20:	4b3b      	ldr	r3, [pc, #236]	@ (800b010 <xTaskIncrementTick+0x15c>)
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	693a      	ldr	r2, [r7, #16]
 800af26:	429a      	cmp	r2, r3
 800af28:	d349      	bcc.n	800afbe <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af2a:	4b36      	ldr	r3, [pc, #216]	@ (800b004 <xTaskIncrementTick+0x150>)
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d104      	bne.n	800af3e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af34:	4b36      	ldr	r3, [pc, #216]	@ (800b010 <xTaskIncrementTick+0x15c>)
 800af36:	f04f 32ff 	mov.w	r2, #4294967295
 800af3a:	601a      	str	r2, [r3, #0]
					break;
 800af3c:	e03f      	b.n	800afbe <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af3e:	4b31      	ldr	r3, [pc, #196]	@ (800b004 <xTaskIncrementTick+0x150>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	68db      	ldr	r3, [r3, #12]
 800af44:	68db      	ldr	r3, [r3, #12]
 800af46:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800af48:	68bb      	ldr	r3, [r7, #8]
 800af4a:	685b      	ldr	r3, [r3, #4]
 800af4c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800af4e:	693a      	ldr	r2, [r7, #16]
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	429a      	cmp	r2, r3
 800af54:	d203      	bcs.n	800af5e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800af56:	4a2e      	ldr	r2, [pc, #184]	@ (800b010 <xTaskIncrementTick+0x15c>)
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800af5c:	e02f      	b.n	800afbe <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af5e:	68bb      	ldr	r3, [r7, #8]
 800af60:	3304      	adds	r3, #4
 800af62:	4618      	mov	r0, r3
 800af64:	f7fe fea4 	bl	8009cb0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800af68:	68bb      	ldr	r3, [r7, #8]
 800af6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d004      	beq.n	800af7a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800af70:	68bb      	ldr	r3, [r7, #8]
 800af72:	3318      	adds	r3, #24
 800af74:	4618      	mov	r0, r3
 800af76:	f7fe fe9b 	bl	8009cb0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800af7a:	68bb      	ldr	r3, [r7, #8]
 800af7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af7e:	4b25      	ldr	r3, [pc, #148]	@ (800b014 <xTaskIncrementTick+0x160>)
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	429a      	cmp	r2, r3
 800af84:	d903      	bls.n	800af8e <xTaskIncrementTick+0xda>
 800af86:	68bb      	ldr	r3, [r7, #8]
 800af88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af8a:	4a22      	ldr	r2, [pc, #136]	@ (800b014 <xTaskIncrementTick+0x160>)
 800af8c:	6013      	str	r3, [r2, #0]
 800af8e:	68bb      	ldr	r3, [r7, #8]
 800af90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af92:	4613      	mov	r3, r2
 800af94:	009b      	lsls	r3, r3, #2
 800af96:	4413      	add	r3, r2
 800af98:	009b      	lsls	r3, r3, #2
 800af9a:	4a1f      	ldr	r2, [pc, #124]	@ (800b018 <xTaskIncrementTick+0x164>)
 800af9c:	441a      	add	r2, r3
 800af9e:	68bb      	ldr	r3, [r7, #8]
 800afa0:	3304      	adds	r3, #4
 800afa2:	4619      	mov	r1, r3
 800afa4:	4610      	mov	r0, r2
 800afa6:	f7fe fe26 	bl	8009bf6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800afaa:	68bb      	ldr	r3, [r7, #8]
 800afac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afae:	4b1b      	ldr	r3, [pc, #108]	@ (800b01c <xTaskIncrementTick+0x168>)
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afb4:	429a      	cmp	r2, r3
 800afb6:	d3b8      	bcc.n	800af2a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800afb8:	2301      	movs	r3, #1
 800afba:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800afbc:	e7b5      	b.n	800af2a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800afbe:	4b17      	ldr	r3, [pc, #92]	@ (800b01c <xTaskIncrementTick+0x168>)
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afc4:	4914      	ldr	r1, [pc, #80]	@ (800b018 <xTaskIncrementTick+0x164>)
 800afc6:	4613      	mov	r3, r2
 800afc8:	009b      	lsls	r3, r3, #2
 800afca:	4413      	add	r3, r2
 800afcc:	009b      	lsls	r3, r3, #2
 800afce:	440b      	add	r3, r1
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	2b01      	cmp	r3, #1
 800afd4:	d901      	bls.n	800afda <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800afd6:	2301      	movs	r3, #1
 800afd8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800afda:	4b11      	ldr	r3, [pc, #68]	@ (800b020 <xTaskIncrementTick+0x16c>)
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d007      	beq.n	800aff2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800afe2:	2301      	movs	r3, #1
 800afe4:	617b      	str	r3, [r7, #20]
 800afe6:	e004      	b.n	800aff2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800afe8:	4b0e      	ldr	r3, [pc, #56]	@ (800b024 <xTaskIncrementTick+0x170>)
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	3301      	adds	r3, #1
 800afee:	4a0d      	ldr	r2, [pc, #52]	@ (800b024 <xTaskIncrementTick+0x170>)
 800aff0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800aff2:	697b      	ldr	r3, [r7, #20]
}
 800aff4:	4618      	mov	r0, r3
 800aff6:	3718      	adds	r7, #24
 800aff8:	46bd      	mov	sp, r7
 800affa:	bd80      	pop	{r7, pc}
 800affc:	20001668 	.word	0x20001668
 800b000:	20001644 	.word	0x20001644
 800b004:	200015f8 	.word	0x200015f8
 800b008:	200015fc 	.word	0x200015fc
 800b00c:	20001658 	.word	0x20001658
 800b010:	20001660 	.word	0x20001660
 800b014:	20001648 	.word	0x20001648
 800b018:	20001170 	.word	0x20001170
 800b01c:	2000116c 	.word	0x2000116c
 800b020:	20001654 	.word	0x20001654
 800b024:	20001650 	.word	0x20001650

0800b028 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b028:	b480      	push	{r7}
 800b02a:	b085      	sub	sp, #20
 800b02c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b02e:	4b2b      	ldr	r3, [pc, #172]	@ (800b0dc <vTaskSwitchContext+0xb4>)
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	2b00      	cmp	r3, #0
 800b034:	d003      	beq.n	800b03e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b036:	4b2a      	ldr	r3, [pc, #168]	@ (800b0e0 <vTaskSwitchContext+0xb8>)
 800b038:	2201      	movs	r2, #1
 800b03a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b03c:	e047      	b.n	800b0ce <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800b03e:	4b28      	ldr	r3, [pc, #160]	@ (800b0e0 <vTaskSwitchContext+0xb8>)
 800b040:	2200      	movs	r2, #0
 800b042:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b044:	4b27      	ldr	r3, [pc, #156]	@ (800b0e4 <vTaskSwitchContext+0xbc>)
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	60fb      	str	r3, [r7, #12]
 800b04a:	e011      	b.n	800b070 <vTaskSwitchContext+0x48>
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d10b      	bne.n	800b06a <vTaskSwitchContext+0x42>
	__asm volatile
 800b052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b056:	f383 8811 	msr	BASEPRI, r3
 800b05a:	f3bf 8f6f 	isb	sy
 800b05e:	f3bf 8f4f 	dsb	sy
 800b062:	607b      	str	r3, [r7, #4]
}
 800b064:	bf00      	nop
 800b066:	bf00      	nop
 800b068:	e7fd      	b.n	800b066 <vTaskSwitchContext+0x3e>
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	3b01      	subs	r3, #1
 800b06e:	60fb      	str	r3, [r7, #12]
 800b070:	491d      	ldr	r1, [pc, #116]	@ (800b0e8 <vTaskSwitchContext+0xc0>)
 800b072:	68fa      	ldr	r2, [r7, #12]
 800b074:	4613      	mov	r3, r2
 800b076:	009b      	lsls	r3, r3, #2
 800b078:	4413      	add	r3, r2
 800b07a:	009b      	lsls	r3, r3, #2
 800b07c:	440b      	add	r3, r1
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d0e3      	beq.n	800b04c <vTaskSwitchContext+0x24>
 800b084:	68fa      	ldr	r2, [r7, #12]
 800b086:	4613      	mov	r3, r2
 800b088:	009b      	lsls	r3, r3, #2
 800b08a:	4413      	add	r3, r2
 800b08c:	009b      	lsls	r3, r3, #2
 800b08e:	4a16      	ldr	r2, [pc, #88]	@ (800b0e8 <vTaskSwitchContext+0xc0>)
 800b090:	4413      	add	r3, r2
 800b092:	60bb      	str	r3, [r7, #8]
 800b094:	68bb      	ldr	r3, [r7, #8]
 800b096:	685b      	ldr	r3, [r3, #4]
 800b098:	685a      	ldr	r2, [r3, #4]
 800b09a:	68bb      	ldr	r3, [r7, #8]
 800b09c:	605a      	str	r2, [r3, #4]
 800b09e:	68bb      	ldr	r3, [r7, #8]
 800b0a0:	685a      	ldr	r2, [r3, #4]
 800b0a2:	68bb      	ldr	r3, [r7, #8]
 800b0a4:	3308      	adds	r3, #8
 800b0a6:	429a      	cmp	r2, r3
 800b0a8:	d104      	bne.n	800b0b4 <vTaskSwitchContext+0x8c>
 800b0aa:	68bb      	ldr	r3, [r7, #8]
 800b0ac:	685b      	ldr	r3, [r3, #4]
 800b0ae:	685a      	ldr	r2, [r3, #4]
 800b0b0:	68bb      	ldr	r3, [r7, #8]
 800b0b2:	605a      	str	r2, [r3, #4]
 800b0b4:	68bb      	ldr	r3, [r7, #8]
 800b0b6:	685b      	ldr	r3, [r3, #4]
 800b0b8:	68db      	ldr	r3, [r3, #12]
 800b0ba:	4a0c      	ldr	r2, [pc, #48]	@ (800b0ec <vTaskSwitchContext+0xc4>)
 800b0bc:	6013      	str	r3, [r2, #0]
 800b0be:	4a09      	ldr	r2, [pc, #36]	@ (800b0e4 <vTaskSwitchContext+0xbc>)
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b0c4:	4b09      	ldr	r3, [pc, #36]	@ (800b0ec <vTaskSwitchContext+0xc4>)
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	3354      	adds	r3, #84	@ 0x54
 800b0ca:	4a09      	ldr	r2, [pc, #36]	@ (800b0f0 <vTaskSwitchContext+0xc8>)
 800b0cc:	6013      	str	r3, [r2, #0]
}
 800b0ce:	bf00      	nop
 800b0d0:	3714      	adds	r7, #20
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d8:	4770      	bx	lr
 800b0da:	bf00      	nop
 800b0dc:	20001668 	.word	0x20001668
 800b0e0:	20001654 	.word	0x20001654
 800b0e4:	20001648 	.word	0x20001648
 800b0e8:	20001170 	.word	0x20001170
 800b0ec:	2000116c 	.word	0x2000116c
 800b0f0:	20000100 	.word	0x20000100

0800b0f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b084      	sub	sp, #16
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
 800b0fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d10b      	bne.n	800b11c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b108:	f383 8811 	msr	BASEPRI, r3
 800b10c:	f3bf 8f6f 	isb	sy
 800b110:	f3bf 8f4f 	dsb	sy
 800b114:	60fb      	str	r3, [r7, #12]
}
 800b116:	bf00      	nop
 800b118:	bf00      	nop
 800b11a:	e7fd      	b.n	800b118 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b11c:	4b07      	ldr	r3, [pc, #28]	@ (800b13c <vTaskPlaceOnEventList+0x48>)
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	3318      	adds	r3, #24
 800b122:	4619      	mov	r1, r3
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	f7fe fd8a 	bl	8009c3e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b12a:	2101      	movs	r1, #1
 800b12c:	6838      	ldr	r0, [r7, #0]
 800b12e:	f000 fa87 	bl	800b640 <prvAddCurrentTaskToDelayedList>
}
 800b132:	bf00      	nop
 800b134:	3710      	adds	r7, #16
 800b136:	46bd      	mov	sp, r7
 800b138:	bd80      	pop	{r7, pc}
 800b13a:	bf00      	nop
 800b13c:	2000116c 	.word	0x2000116c

0800b140 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b140:	b580      	push	{r7, lr}
 800b142:	b086      	sub	sp, #24
 800b144:	af00      	add	r7, sp, #0
 800b146:	60f8      	str	r0, [r7, #12]
 800b148:	60b9      	str	r1, [r7, #8]
 800b14a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d10b      	bne.n	800b16a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800b152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b156:	f383 8811 	msr	BASEPRI, r3
 800b15a:	f3bf 8f6f 	isb	sy
 800b15e:	f3bf 8f4f 	dsb	sy
 800b162:	617b      	str	r3, [r7, #20]
}
 800b164:	bf00      	nop
 800b166:	bf00      	nop
 800b168:	e7fd      	b.n	800b166 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b16a:	4b0a      	ldr	r3, [pc, #40]	@ (800b194 <vTaskPlaceOnEventListRestricted+0x54>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	3318      	adds	r3, #24
 800b170:	4619      	mov	r1, r3
 800b172:	68f8      	ldr	r0, [r7, #12]
 800b174:	f7fe fd3f 	bl	8009bf6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d002      	beq.n	800b184 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800b17e:	f04f 33ff 	mov.w	r3, #4294967295
 800b182:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b184:	6879      	ldr	r1, [r7, #4]
 800b186:	68b8      	ldr	r0, [r7, #8]
 800b188:	f000 fa5a 	bl	800b640 <prvAddCurrentTaskToDelayedList>
	}
 800b18c:	bf00      	nop
 800b18e:	3718      	adds	r7, #24
 800b190:	46bd      	mov	sp, r7
 800b192:	bd80      	pop	{r7, pc}
 800b194:	2000116c 	.word	0x2000116c

0800b198 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b086      	sub	sp, #24
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	68db      	ldr	r3, [r3, #12]
 800b1a4:	68db      	ldr	r3, [r3, #12]
 800b1a6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b1a8:	693b      	ldr	r3, [r7, #16]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d10b      	bne.n	800b1c6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b1ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1b2:	f383 8811 	msr	BASEPRI, r3
 800b1b6:	f3bf 8f6f 	isb	sy
 800b1ba:	f3bf 8f4f 	dsb	sy
 800b1be:	60fb      	str	r3, [r7, #12]
}
 800b1c0:	bf00      	nop
 800b1c2:	bf00      	nop
 800b1c4:	e7fd      	b.n	800b1c2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b1c6:	693b      	ldr	r3, [r7, #16]
 800b1c8:	3318      	adds	r3, #24
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	f7fe fd70 	bl	8009cb0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b1d0:	4b1d      	ldr	r3, [pc, #116]	@ (800b248 <xTaskRemoveFromEventList+0xb0>)
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d11d      	bne.n	800b214 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b1d8:	693b      	ldr	r3, [r7, #16]
 800b1da:	3304      	adds	r3, #4
 800b1dc:	4618      	mov	r0, r3
 800b1de:	f7fe fd67 	bl	8009cb0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b1e2:	693b      	ldr	r3, [r7, #16]
 800b1e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1e6:	4b19      	ldr	r3, [pc, #100]	@ (800b24c <xTaskRemoveFromEventList+0xb4>)
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	429a      	cmp	r2, r3
 800b1ec:	d903      	bls.n	800b1f6 <xTaskRemoveFromEventList+0x5e>
 800b1ee:	693b      	ldr	r3, [r7, #16]
 800b1f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1f2:	4a16      	ldr	r2, [pc, #88]	@ (800b24c <xTaskRemoveFromEventList+0xb4>)
 800b1f4:	6013      	str	r3, [r2, #0]
 800b1f6:	693b      	ldr	r3, [r7, #16]
 800b1f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1fa:	4613      	mov	r3, r2
 800b1fc:	009b      	lsls	r3, r3, #2
 800b1fe:	4413      	add	r3, r2
 800b200:	009b      	lsls	r3, r3, #2
 800b202:	4a13      	ldr	r2, [pc, #76]	@ (800b250 <xTaskRemoveFromEventList+0xb8>)
 800b204:	441a      	add	r2, r3
 800b206:	693b      	ldr	r3, [r7, #16]
 800b208:	3304      	adds	r3, #4
 800b20a:	4619      	mov	r1, r3
 800b20c:	4610      	mov	r0, r2
 800b20e:	f7fe fcf2 	bl	8009bf6 <vListInsertEnd>
 800b212:	e005      	b.n	800b220 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b214:	693b      	ldr	r3, [r7, #16]
 800b216:	3318      	adds	r3, #24
 800b218:	4619      	mov	r1, r3
 800b21a:	480e      	ldr	r0, [pc, #56]	@ (800b254 <xTaskRemoveFromEventList+0xbc>)
 800b21c:	f7fe fceb 	bl	8009bf6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b220:	693b      	ldr	r3, [r7, #16]
 800b222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b224:	4b0c      	ldr	r3, [pc, #48]	@ (800b258 <xTaskRemoveFromEventList+0xc0>)
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b22a:	429a      	cmp	r2, r3
 800b22c:	d905      	bls.n	800b23a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b22e:	2301      	movs	r3, #1
 800b230:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b232:	4b0a      	ldr	r3, [pc, #40]	@ (800b25c <xTaskRemoveFromEventList+0xc4>)
 800b234:	2201      	movs	r2, #1
 800b236:	601a      	str	r2, [r3, #0]
 800b238:	e001      	b.n	800b23e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800b23a:	2300      	movs	r3, #0
 800b23c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b23e:	697b      	ldr	r3, [r7, #20]
}
 800b240:	4618      	mov	r0, r3
 800b242:	3718      	adds	r7, #24
 800b244:	46bd      	mov	sp, r7
 800b246:	bd80      	pop	{r7, pc}
 800b248:	20001668 	.word	0x20001668
 800b24c:	20001648 	.word	0x20001648
 800b250:	20001170 	.word	0x20001170
 800b254:	20001600 	.word	0x20001600
 800b258:	2000116c 	.word	0x2000116c
 800b25c:	20001654 	.word	0x20001654

0800b260 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b260:	b480      	push	{r7}
 800b262:	b083      	sub	sp, #12
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b268:	4b06      	ldr	r3, [pc, #24]	@ (800b284 <vTaskInternalSetTimeOutState+0x24>)
 800b26a:	681a      	ldr	r2, [r3, #0]
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b270:	4b05      	ldr	r3, [pc, #20]	@ (800b288 <vTaskInternalSetTimeOutState+0x28>)
 800b272:	681a      	ldr	r2, [r3, #0]
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	605a      	str	r2, [r3, #4]
}
 800b278:	bf00      	nop
 800b27a:	370c      	adds	r7, #12
 800b27c:	46bd      	mov	sp, r7
 800b27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b282:	4770      	bx	lr
 800b284:	20001658 	.word	0x20001658
 800b288:	20001644 	.word	0x20001644

0800b28c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b088      	sub	sp, #32
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
 800b294:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d10b      	bne.n	800b2b4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b29c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2a0:	f383 8811 	msr	BASEPRI, r3
 800b2a4:	f3bf 8f6f 	isb	sy
 800b2a8:	f3bf 8f4f 	dsb	sy
 800b2ac:	613b      	str	r3, [r7, #16]
}
 800b2ae:	bf00      	nop
 800b2b0:	bf00      	nop
 800b2b2:	e7fd      	b.n	800b2b0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b2b4:	683b      	ldr	r3, [r7, #0]
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d10b      	bne.n	800b2d2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b2ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2be:	f383 8811 	msr	BASEPRI, r3
 800b2c2:	f3bf 8f6f 	isb	sy
 800b2c6:	f3bf 8f4f 	dsb	sy
 800b2ca:	60fb      	str	r3, [r7, #12]
}
 800b2cc:	bf00      	nop
 800b2ce:	bf00      	nop
 800b2d0:	e7fd      	b.n	800b2ce <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b2d2:	f000 fe91 	bl	800bff8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b2d6:	4b1d      	ldr	r3, [pc, #116]	@ (800b34c <xTaskCheckForTimeOut+0xc0>)
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	685b      	ldr	r3, [r3, #4]
 800b2e0:	69ba      	ldr	r2, [r7, #24]
 800b2e2:	1ad3      	subs	r3, r2, r3
 800b2e4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2ee:	d102      	bne.n	800b2f6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	61fb      	str	r3, [r7, #28]
 800b2f4:	e023      	b.n	800b33e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681a      	ldr	r2, [r3, #0]
 800b2fa:	4b15      	ldr	r3, [pc, #84]	@ (800b350 <xTaskCheckForTimeOut+0xc4>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	429a      	cmp	r2, r3
 800b300:	d007      	beq.n	800b312 <xTaskCheckForTimeOut+0x86>
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	685b      	ldr	r3, [r3, #4]
 800b306:	69ba      	ldr	r2, [r7, #24]
 800b308:	429a      	cmp	r2, r3
 800b30a:	d302      	bcc.n	800b312 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b30c:	2301      	movs	r3, #1
 800b30e:	61fb      	str	r3, [r7, #28]
 800b310:	e015      	b.n	800b33e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b312:	683b      	ldr	r3, [r7, #0]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	697a      	ldr	r2, [r7, #20]
 800b318:	429a      	cmp	r2, r3
 800b31a:	d20b      	bcs.n	800b334 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	681a      	ldr	r2, [r3, #0]
 800b320:	697b      	ldr	r3, [r7, #20]
 800b322:	1ad2      	subs	r2, r2, r3
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b328:	6878      	ldr	r0, [r7, #4]
 800b32a:	f7ff ff99 	bl	800b260 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b32e:	2300      	movs	r3, #0
 800b330:	61fb      	str	r3, [r7, #28]
 800b332:	e004      	b.n	800b33e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	2200      	movs	r2, #0
 800b338:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b33a:	2301      	movs	r3, #1
 800b33c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b33e:	f000 fe8d 	bl	800c05c <vPortExitCritical>

	return xReturn;
 800b342:	69fb      	ldr	r3, [r7, #28]
}
 800b344:	4618      	mov	r0, r3
 800b346:	3720      	adds	r7, #32
 800b348:	46bd      	mov	sp, r7
 800b34a:	bd80      	pop	{r7, pc}
 800b34c:	20001644 	.word	0x20001644
 800b350:	20001658 	.word	0x20001658

0800b354 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b354:	b480      	push	{r7}
 800b356:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b358:	4b03      	ldr	r3, [pc, #12]	@ (800b368 <vTaskMissedYield+0x14>)
 800b35a:	2201      	movs	r2, #1
 800b35c:	601a      	str	r2, [r3, #0]
}
 800b35e:	bf00      	nop
 800b360:	46bd      	mov	sp, r7
 800b362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b366:	4770      	bx	lr
 800b368:	20001654 	.word	0x20001654

0800b36c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b082      	sub	sp, #8
 800b370:	af00      	add	r7, sp, #0
 800b372:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b374:	f000 f852 	bl	800b41c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b378:	4b06      	ldr	r3, [pc, #24]	@ (800b394 <prvIdleTask+0x28>)
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	2b01      	cmp	r3, #1
 800b37e:	d9f9      	bls.n	800b374 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b380:	4b05      	ldr	r3, [pc, #20]	@ (800b398 <prvIdleTask+0x2c>)
 800b382:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b386:	601a      	str	r2, [r3, #0]
 800b388:	f3bf 8f4f 	dsb	sy
 800b38c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b390:	e7f0      	b.n	800b374 <prvIdleTask+0x8>
 800b392:	bf00      	nop
 800b394:	20001170 	.word	0x20001170
 800b398:	e000ed04 	.word	0xe000ed04

0800b39c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b39c:	b580      	push	{r7, lr}
 800b39e:	b082      	sub	sp, #8
 800b3a0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	607b      	str	r3, [r7, #4]
 800b3a6:	e00c      	b.n	800b3c2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b3a8:	687a      	ldr	r2, [r7, #4]
 800b3aa:	4613      	mov	r3, r2
 800b3ac:	009b      	lsls	r3, r3, #2
 800b3ae:	4413      	add	r3, r2
 800b3b0:	009b      	lsls	r3, r3, #2
 800b3b2:	4a12      	ldr	r2, [pc, #72]	@ (800b3fc <prvInitialiseTaskLists+0x60>)
 800b3b4:	4413      	add	r3, r2
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	f7fe fbf0 	bl	8009b9c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	3301      	adds	r3, #1
 800b3c0:	607b      	str	r3, [r7, #4]
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	2b37      	cmp	r3, #55	@ 0x37
 800b3c6:	d9ef      	bls.n	800b3a8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b3c8:	480d      	ldr	r0, [pc, #52]	@ (800b400 <prvInitialiseTaskLists+0x64>)
 800b3ca:	f7fe fbe7 	bl	8009b9c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b3ce:	480d      	ldr	r0, [pc, #52]	@ (800b404 <prvInitialiseTaskLists+0x68>)
 800b3d0:	f7fe fbe4 	bl	8009b9c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b3d4:	480c      	ldr	r0, [pc, #48]	@ (800b408 <prvInitialiseTaskLists+0x6c>)
 800b3d6:	f7fe fbe1 	bl	8009b9c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b3da:	480c      	ldr	r0, [pc, #48]	@ (800b40c <prvInitialiseTaskLists+0x70>)
 800b3dc:	f7fe fbde 	bl	8009b9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b3e0:	480b      	ldr	r0, [pc, #44]	@ (800b410 <prvInitialiseTaskLists+0x74>)
 800b3e2:	f7fe fbdb 	bl	8009b9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b3e6:	4b0b      	ldr	r3, [pc, #44]	@ (800b414 <prvInitialiseTaskLists+0x78>)
 800b3e8:	4a05      	ldr	r2, [pc, #20]	@ (800b400 <prvInitialiseTaskLists+0x64>)
 800b3ea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b3ec:	4b0a      	ldr	r3, [pc, #40]	@ (800b418 <prvInitialiseTaskLists+0x7c>)
 800b3ee:	4a05      	ldr	r2, [pc, #20]	@ (800b404 <prvInitialiseTaskLists+0x68>)
 800b3f0:	601a      	str	r2, [r3, #0]
}
 800b3f2:	bf00      	nop
 800b3f4:	3708      	adds	r7, #8
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bd80      	pop	{r7, pc}
 800b3fa:	bf00      	nop
 800b3fc:	20001170 	.word	0x20001170
 800b400:	200015d0 	.word	0x200015d0
 800b404:	200015e4 	.word	0x200015e4
 800b408:	20001600 	.word	0x20001600
 800b40c:	20001614 	.word	0x20001614
 800b410:	2000162c 	.word	0x2000162c
 800b414:	200015f8 	.word	0x200015f8
 800b418:	200015fc 	.word	0x200015fc

0800b41c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b082      	sub	sp, #8
 800b420:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b422:	e019      	b.n	800b458 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b424:	f000 fde8 	bl	800bff8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b428:	4b10      	ldr	r3, [pc, #64]	@ (800b46c <prvCheckTasksWaitingTermination+0x50>)
 800b42a:	68db      	ldr	r3, [r3, #12]
 800b42c:	68db      	ldr	r3, [r3, #12]
 800b42e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	3304      	adds	r3, #4
 800b434:	4618      	mov	r0, r3
 800b436:	f7fe fc3b 	bl	8009cb0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b43a:	4b0d      	ldr	r3, [pc, #52]	@ (800b470 <prvCheckTasksWaitingTermination+0x54>)
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	3b01      	subs	r3, #1
 800b440:	4a0b      	ldr	r2, [pc, #44]	@ (800b470 <prvCheckTasksWaitingTermination+0x54>)
 800b442:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b444:	4b0b      	ldr	r3, [pc, #44]	@ (800b474 <prvCheckTasksWaitingTermination+0x58>)
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	3b01      	subs	r3, #1
 800b44a:	4a0a      	ldr	r2, [pc, #40]	@ (800b474 <prvCheckTasksWaitingTermination+0x58>)
 800b44c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b44e:	f000 fe05 	bl	800c05c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b452:	6878      	ldr	r0, [r7, #4]
 800b454:	f000 f810 	bl	800b478 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b458:	4b06      	ldr	r3, [pc, #24]	@ (800b474 <prvCheckTasksWaitingTermination+0x58>)
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d1e1      	bne.n	800b424 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b460:	bf00      	nop
 800b462:	bf00      	nop
 800b464:	3708      	adds	r7, #8
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}
 800b46a:	bf00      	nop
 800b46c:	20001614 	.word	0x20001614
 800b470:	20001640 	.word	0x20001640
 800b474:	20001628 	.word	0x20001628

0800b478 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b084      	sub	sp, #16
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	3354      	adds	r3, #84	@ 0x54
 800b484:	4618      	mov	r0, r3
 800b486:	f001 fe05 	bl	800d094 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b490:	2b00      	cmp	r3, #0
 800b492:	d108      	bne.n	800b4a6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b498:	4618      	mov	r0, r3
 800b49a:	f000 ff9d 	bl	800c3d8 <vPortFree>
				vPortFree( pxTCB );
 800b49e:	6878      	ldr	r0, [r7, #4]
 800b4a0:	f000 ff9a 	bl	800c3d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b4a4:	e019      	b.n	800b4da <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b4ac:	2b01      	cmp	r3, #1
 800b4ae:	d103      	bne.n	800b4b8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b4b0:	6878      	ldr	r0, [r7, #4]
 800b4b2:	f000 ff91 	bl	800c3d8 <vPortFree>
	}
 800b4b6:	e010      	b.n	800b4da <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b4be:	2b02      	cmp	r3, #2
 800b4c0:	d00b      	beq.n	800b4da <prvDeleteTCB+0x62>
	__asm volatile
 800b4c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4c6:	f383 8811 	msr	BASEPRI, r3
 800b4ca:	f3bf 8f6f 	isb	sy
 800b4ce:	f3bf 8f4f 	dsb	sy
 800b4d2:	60fb      	str	r3, [r7, #12]
}
 800b4d4:	bf00      	nop
 800b4d6:	bf00      	nop
 800b4d8:	e7fd      	b.n	800b4d6 <prvDeleteTCB+0x5e>
	}
 800b4da:	bf00      	nop
 800b4dc:	3710      	adds	r7, #16
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	bd80      	pop	{r7, pc}
	...

0800b4e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	b083      	sub	sp, #12
 800b4e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b4ea:	4b0c      	ldr	r3, [pc, #48]	@ (800b51c <prvResetNextTaskUnblockTime+0x38>)
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d104      	bne.n	800b4fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b4f4:	4b0a      	ldr	r3, [pc, #40]	@ (800b520 <prvResetNextTaskUnblockTime+0x3c>)
 800b4f6:	f04f 32ff 	mov.w	r2, #4294967295
 800b4fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b4fc:	e008      	b.n	800b510 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b4fe:	4b07      	ldr	r3, [pc, #28]	@ (800b51c <prvResetNextTaskUnblockTime+0x38>)
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	68db      	ldr	r3, [r3, #12]
 800b504:	68db      	ldr	r3, [r3, #12]
 800b506:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	685b      	ldr	r3, [r3, #4]
 800b50c:	4a04      	ldr	r2, [pc, #16]	@ (800b520 <prvResetNextTaskUnblockTime+0x3c>)
 800b50e:	6013      	str	r3, [r2, #0]
}
 800b510:	bf00      	nop
 800b512:	370c      	adds	r7, #12
 800b514:	46bd      	mov	sp, r7
 800b516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51a:	4770      	bx	lr
 800b51c:	200015f8 	.word	0x200015f8
 800b520:	20001660 	.word	0x20001660

0800b524 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b524:	b480      	push	{r7}
 800b526:	b083      	sub	sp, #12
 800b528:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b52a:	4b0b      	ldr	r3, [pc, #44]	@ (800b558 <xTaskGetSchedulerState+0x34>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d102      	bne.n	800b538 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b532:	2301      	movs	r3, #1
 800b534:	607b      	str	r3, [r7, #4]
 800b536:	e008      	b.n	800b54a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b538:	4b08      	ldr	r3, [pc, #32]	@ (800b55c <xTaskGetSchedulerState+0x38>)
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d102      	bne.n	800b546 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b540:	2302      	movs	r3, #2
 800b542:	607b      	str	r3, [r7, #4]
 800b544:	e001      	b.n	800b54a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b546:	2300      	movs	r3, #0
 800b548:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b54a:	687b      	ldr	r3, [r7, #4]
	}
 800b54c:	4618      	mov	r0, r3
 800b54e:	370c      	adds	r7, #12
 800b550:	46bd      	mov	sp, r7
 800b552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b556:	4770      	bx	lr
 800b558:	2000164c 	.word	0x2000164c
 800b55c:	20001668 	.word	0x20001668

0800b560 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b560:	b580      	push	{r7, lr}
 800b562:	b086      	sub	sp, #24
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b56c:	2300      	movs	r3, #0
 800b56e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d058      	beq.n	800b628 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b576:	4b2f      	ldr	r3, [pc, #188]	@ (800b634 <xTaskPriorityDisinherit+0xd4>)
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	693a      	ldr	r2, [r7, #16]
 800b57c:	429a      	cmp	r2, r3
 800b57e:	d00b      	beq.n	800b598 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b584:	f383 8811 	msr	BASEPRI, r3
 800b588:	f3bf 8f6f 	isb	sy
 800b58c:	f3bf 8f4f 	dsb	sy
 800b590:	60fb      	str	r3, [r7, #12]
}
 800b592:	bf00      	nop
 800b594:	bf00      	nop
 800b596:	e7fd      	b.n	800b594 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b598:	693b      	ldr	r3, [r7, #16]
 800b59a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d10b      	bne.n	800b5b8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b5a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5a4:	f383 8811 	msr	BASEPRI, r3
 800b5a8:	f3bf 8f6f 	isb	sy
 800b5ac:	f3bf 8f4f 	dsb	sy
 800b5b0:	60bb      	str	r3, [r7, #8]
}
 800b5b2:	bf00      	nop
 800b5b4:	bf00      	nop
 800b5b6:	e7fd      	b.n	800b5b4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b5b8:	693b      	ldr	r3, [r7, #16]
 800b5ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b5bc:	1e5a      	subs	r2, r3, #1
 800b5be:	693b      	ldr	r3, [r7, #16]
 800b5c0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b5c2:	693b      	ldr	r3, [r7, #16]
 800b5c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5c6:	693b      	ldr	r3, [r7, #16]
 800b5c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b5ca:	429a      	cmp	r2, r3
 800b5cc:	d02c      	beq.n	800b628 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d128      	bne.n	800b628 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b5d6:	693b      	ldr	r3, [r7, #16]
 800b5d8:	3304      	adds	r3, #4
 800b5da:	4618      	mov	r0, r3
 800b5dc:	f7fe fb68 	bl	8009cb0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b5e0:	693b      	ldr	r3, [r7, #16]
 800b5e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b5e4:	693b      	ldr	r3, [r7, #16]
 800b5e6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b5e8:	693b      	ldr	r3, [r7, #16]
 800b5ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5ec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b5f0:	693b      	ldr	r3, [r7, #16]
 800b5f2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b5f4:	693b      	ldr	r3, [r7, #16]
 800b5f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5f8:	4b0f      	ldr	r3, [pc, #60]	@ (800b638 <xTaskPriorityDisinherit+0xd8>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	429a      	cmp	r2, r3
 800b5fe:	d903      	bls.n	800b608 <xTaskPriorityDisinherit+0xa8>
 800b600:	693b      	ldr	r3, [r7, #16]
 800b602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b604:	4a0c      	ldr	r2, [pc, #48]	@ (800b638 <xTaskPriorityDisinherit+0xd8>)
 800b606:	6013      	str	r3, [r2, #0]
 800b608:	693b      	ldr	r3, [r7, #16]
 800b60a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b60c:	4613      	mov	r3, r2
 800b60e:	009b      	lsls	r3, r3, #2
 800b610:	4413      	add	r3, r2
 800b612:	009b      	lsls	r3, r3, #2
 800b614:	4a09      	ldr	r2, [pc, #36]	@ (800b63c <xTaskPriorityDisinherit+0xdc>)
 800b616:	441a      	add	r2, r3
 800b618:	693b      	ldr	r3, [r7, #16]
 800b61a:	3304      	adds	r3, #4
 800b61c:	4619      	mov	r1, r3
 800b61e:	4610      	mov	r0, r2
 800b620:	f7fe fae9 	bl	8009bf6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b624:	2301      	movs	r3, #1
 800b626:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b628:	697b      	ldr	r3, [r7, #20]
	}
 800b62a:	4618      	mov	r0, r3
 800b62c:	3718      	adds	r7, #24
 800b62e:	46bd      	mov	sp, r7
 800b630:	bd80      	pop	{r7, pc}
 800b632:	bf00      	nop
 800b634:	2000116c 	.word	0x2000116c
 800b638:	20001648 	.word	0x20001648
 800b63c:	20001170 	.word	0x20001170

0800b640 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b640:	b580      	push	{r7, lr}
 800b642:	b084      	sub	sp, #16
 800b644:	af00      	add	r7, sp, #0
 800b646:	6078      	str	r0, [r7, #4]
 800b648:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b64a:	4b21      	ldr	r3, [pc, #132]	@ (800b6d0 <prvAddCurrentTaskToDelayedList+0x90>)
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b650:	4b20      	ldr	r3, [pc, #128]	@ (800b6d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	3304      	adds	r3, #4
 800b656:	4618      	mov	r0, r3
 800b658:	f7fe fb2a 	bl	8009cb0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b662:	d10a      	bne.n	800b67a <prvAddCurrentTaskToDelayedList+0x3a>
 800b664:	683b      	ldr	r3, [r7, #0]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d007      	beq.n	800b67a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b66a:	4b1a      	ldr	r3, [pc, #104]	@ (800b6d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	3304      	adds	r3, #4
 800b670:	4619      	mov	r1, r3
 800b672:	4819      	ldr	r0, [pc, #100]	@ (800b6d8 <prvAddCurrentTaskToDelayedList+0x98>)
 800b674:	f7fe fabf 	bl	8009bf6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b678:	e026      	b.n	800b6c8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b67a:	68fa      	ldr	r2, [r7, #12]
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	4413      	add	r3, r2
 800b680:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b682:	4b14      	ldr	r3, [pc, #80]	@ (800b6d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	68ba      	ldr	r2, [r7, #8]
 800b688:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b68a:	68ba      	ldr	r2, [r7, #8]
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	429a      	cmp	r2, r3
 800b690:	d209      	bcs.n	800b6a6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b692:	4b12      	ldr	r3, [pc, #72]	@ (800b6dc <prvAddCurrentTaskToDelayedList+0x9c>)
 800b694:	681a      	ldr	r2, [r3, #0]
 800b696:	4b0f      	ldr	r3, [pc, #60]	@ (800b6d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	3304      	adds	r3, #4
 800b69c:	4619      	mov	r1, r3
 800b69e:	4610      	mov	r0, r2
 800b6a0:	f7fe facd 	bl	8009c3e <vListInsert>
}
 800b6a4:	e010      	b.n	800b6c8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b6a6:	4b0e      	ldr	r3, [pc, #56]	@ (800b6e0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b6a8:	681a      	ldr	r2, [r3, #0]
 800b6aa:	4b0a      	ldr	r3, [pc, #40]	@ (800b6d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	3304      	adds	r3, #4
 800b6b0:	4619      	mov	r1, r3
 800b6b2:	4610      	mov	r0, r2
 800b6b4:	f7fe fac3 	bl	8009c3e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b6b8:	4b0a      	ldr	r3, [pc, #40]	@ (800b6e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	68ba      	ldr	r2, [r7, #8]
 800b6be:	429a      	cmp	r2, r3
 800b6c0:	d202      	bcs.n	800b6c8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b6c2:	4a08      	ldr	r2, [pc, #32]	@ (800b6e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b6c4:	68bb      	ldr	r3, [r7, #8]
 800b6c6:	6013      	str	r3, [r2, #0]
}
 800b6c8:	bf00      	nop
 800b6ca:	3710      	adds	r7, #16
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bd80      	pop	{r7, pc}
 800b6d0:	20001644 	.word	0x20001644
 800b6d4:	2000116c 	.word	0x2000116c
 800b6d8:	2000162c 	.word	0x2000162c
 800b6dc:	200015fc 	.word	0x200015fc
 800b6e0:	200015f8 	.word	0x200015f8
 800b6e4:	20001660 	.word	0x20001660

0800b6e8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b08a      	sub	sp, #40	@ 0x28
 800b6ec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b6f2:	f000 fb13 	bl	800bd1c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b6f6:	4b1d      	ldr	r3, [pc, #116]	@ (800b76c <xTimerCreateTimerTask+0x84>)
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d021      	beq.n	800b742 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b6fe:	2300      	movs	r3, #0
 800b700:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b702:	2300      	movs	r3, #0
 800b704:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b706:	1d3a      	adds	r2, r7, #4
 800b708:	f107 0108 	add.w	r1, r7, #8
 800b70c:	f107 030c 	add.w	r3, r7, #12
 800b710:	4618      	mov	r0, r3
 800b712:	f7fe fa29 	bl	8009b68 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b716:	6879      	ldr	r1, [r7, #4]
 800b718:	68bb      	ldr	r3, [r7, #8]
 800b71a:	68fa      	ldr	r2, [r7, #12]
 800b71c:	9202      	str	r2, [sp, #8]
 800b71e:	9301      	str	r3, [sp, #4]
 800b720:	2302      	movs	r3, #2
 800b722:	9300      	str	r3, [sp, #0]
 800b724:	2300      	movs	r3, #0
 800b726:	460a      	mov	r2, r1
 800b728:	4911      	ldr	r1, [pc, #68]	@ (800b770 <xTimerCreateTimerTask+0x88>)
 800b72a:	4812      	ldr	r0, [pc, #72]	@ (800b774 <xTimerCreateTimerTask+0x8c>)
 800b72c:	f7ff f8a2 	bl	800a874 <xTaskCreateStatic>
 800b730:	4603      	mov	r3, r0
 800b732:	4a11      	ldr	r2, [pc, #68]	@ (800b778 <xTimerCreateTimerTask+0x90>)
 800b734:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b736:	4b10      	ldr	r3, [pc, #64]	@ (800b778 <xTimerCreateTimerTask+0x90>)
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d001      	beq.n	800b742 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b73e:	2301      	movs	r3, #1
 800b740:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b742:	697b      	ldr	r3, [r7, #20]
 800b744:	2b00      	cmp	r3, #0
 800b746:	d10b      	bne.n	800b760 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b74c:	f383 8811 	msr	BASEPRI, r3
 800b750:	f3bf 8f6f 	isb	sy
 800b754:	f3bf 8f4f 	dsb	sy
 800b758:	613b      	str	r3, [r7, #16]
}
 800b75a:	bf00      	nop
 800b75c:	bf00      	nop
 800b75e:	e7fd      	b.n	800b75c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b760:	697b      	ldr	r3, [r7, #20]
}
 800b762:	4618      	mov	r0, r3
 800b764:	3718      	adds	r7, #24
 800b766:	46bd      	mov	sp, r7
 800b768:	bd80      	pop	{r7, pc}
 800b76a:	bf00      	nop
 800b76c:	2000169c 	.word	0x2000169c
 800b770:	0800d2a8 	.word	0x0800d2a8
 800b774:	0800b8b5 	.word	0x0800b8b5
 800b778:	200016a0 	.word	0x200016a0

0800b77c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b77c:	b580      	push	{r7, lr}
 800b77e:	b08a      	sub	sp, #40	@ 0x28
 800b780:	af00      	add	r7, sp, #0
 800b782:	60f8      	str	r0, [r7, #12]
 800b784:	60b9      	str	r1, [r7, #8]
 800b786:	607a      	str	r2, [r7, #4]
 800b788:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b78a:	2300      	movs	r3, #0
 800b78c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d10b      	bne.n	800b7ac <xTimerGenericCommand+0x30>
	__asm volatile
 800b794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b798:	f383 8811 	msr	BASEPRI, r3
 800b79c:	f3bf 8f6f 	isb	sy
 800b7a0:	f3bf 8f4f 	dsb	sy
 800b7a4:	623b      	str	r3, [r7, #32]
}
 800b7a6:	bf00      	nop
 800b7a8:	bf00      	nop
 800b7aa:	e7fd      	b.n	800b7a8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b7ac:	4b19      	ldr	r3, [pc, #100]	@ (800b814 <xTimerGenericCommand+0x98>)
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d02a      	beq.n	800b80a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b7b4:	68bb      	ldr	r3, [r7, #8]
 800b7b6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	2b05      	cmp	r3, #5
 800b7c4:	dc18      	bgt.n	800b7f8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b7c6:	f7ff fead 	bl	800b524 <xTaskGetSchedulerState>
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	2b02      	cmp	r3, #2
 800b7ce:	d109      	bne.n	800b7e4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b7d0:	4b10      	ldr	r3, [pc, #64]	@ (800b814 <xTimerGenericCommand+0x98>)
 800b7d2:	6818      	ldr	r0, [r3, #0]
 800b7d4:	f107 0110 	add.w	r1, r7, #16
 800b7d8:	2300      	movs	r3, #0
 800b7da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b7dc:	f7fe fbd8 	bl	8009f90 <xQueueGenericSend>
 800b7e0:	6278      	str	r0, [r7, #36]	@ 0x24
 800b7e2:	e012      	b.n	800b80a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b7e4:	4b0b      	ldr	r3, [pc, #44]	@ (800b814 <xTimerGenericCommand+0x98>)
 800b7e6:	6818      	ldr	r0, [r3, #0]
 800b7e8:	f107 0110 	add.w	r1, r7, #16
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	f7fe fbce 	bl	8009f90 <xQueueGenericSend>
 800b7f4:	6278      	str	r0, [r7, #36]	@ 0x24
 800b7f6:	e008      	b.n	800b80a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b7f8:	4b06      	ldr	r3, [pc, #24]	@ (800b814 <xTimerGenericCommand+0x98>)
 800b7fa:	6818      	ldr	r0, [r3, #0]
 800b7fc:	f107 0110 	add.w	r1, r7, #16
 800b800:	2300      	movs	r3, #0
 800b802:	683a      	ldr	r2, [r7, #0]
 800b804:	f7fe fcc6 	bl	800a194 <xQueueGenericSendFromISR>
 800b808:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b80a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b80c:	4618      	mov	r0, r3
 800b80e:	3728      	adds	r7, #40	@ 0x28
 800b810:	46bd      	mov	sp, r7
 800b812:	bd80      	pop	{r7, pc}
 800b814:	2000169c 	.word	0x2000169c

0800b818 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b088      	sub	sp, #32
 800b81c:	af02      	add	r7, sp, #8
 800b81e:	6078      	str	r0, [r7, #4]
 800b820:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b822:	4b23      	ldr	r3, [pc, #140]	@ (800b8b0 <prvProcessExpiredTimer+0x98>)
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	68db      	ldr	r3, [r3, #12]
 800b828:	68db      	ldr	r3, [r3, #12]
 800b82a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b82c:	697b      	ldr	r3, [r7, #20]
 800b82e:	3304      	adds	r3, #4
 800b830:	4618      	mov	r0, r3
 800b832:	f7fe fa3d 	bl	8009cb0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b836:	697b      	ldr	r3, [r7, #20]
 800b838:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b83c:	f003 0304 	and.w	r3, r3, #4
 800b840:	2b00      	cmp	r3, #0
 800b842:	d023      	beq.n	800b88c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b844:	697b      	ldr	r3, [r7, #20]
 800b846:	699a      	ldr	r2, [r3, #24]
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	18d1      	adds	r1, r2, r3
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	683a      	ldr	r2, [r7, #0]
 800b850:	6978      	ldr	r0, [r7, #20]
 800b852:	f000 f8d5 	bl	800ba00 <prvInsertTimerInActiveList>
 800b856:	4603      	mov	r3, r0
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d020      	beq.n	800b89e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b85c:	2300      	movs	r3, #0
 800b85e:	9300      	str	r3, [sp, #0]
 800b860:	2300      	movs	r3, #0
 800b862:	687a      	ldr	r2, [r7, #4]
 800b864:	2100      	movs	r1, #0
 800b866:	6978      	ldr	r0, [r7, #20]
 800b868:	f7ff ff88 	bl	800b77c <xTimerGenericCommand>
 800b86c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b86e:	693b      	ldr	r3, [r7, #16]
 800b870:	2b00      	cmp	r3, #0
 800b872:	d114      	bne.n	800b89e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b878:	f383 8811 	msr	BASEPRI, r3
 800b87c:	f3bf 8f6f 	isb	sy
 800b880:	f3bf 8f4f 	dsb	sy
 800b884:	60fb      	str	r3, [r7, #12]
}
 800b886:	bf00      	nop
 800b888:	bf00      	nop
 800b88a:	e7fd      	b.n	800b888 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b88c:	697b      	ldr	r3, [r7, #20]
 800b88e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b892:	f023 0301 	bic.w	r3, r3, #1
 800b896:	b2da      	uxtb	r2, r3
 800b898:	697b      	ldr	r3, [r7, #20]
 800b89a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b89e:	697b      	ldr	r3, [r7, #20]
 800b8a0:	6a1b      	ldr	r3, [r3, #32]
 800b8a2:	6978      	ldr	r0, [r7, #20]
 800b8a4:	4798      	blx	r3
}
 800b8a6:	bf00      	nop
 800b8a8:	3718      	adds	r7, #24
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bd80      	pop	{r7, pc}
 800b8ae:	bf00      	nop
 800b8b0:	20001694 	.word	0x20001694

0800b8b4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b8b4:	b580      	push	{r7, lr}
 800b8b6:	b084      	sub	sp, #16
 800b8b8:	af00      	add	r7, sp, #0
 800b8ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b8bc:	f107 0308 	add.w	r3, r7, #8
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	f000 f859 	bl	800b978 <prvGetNextExpireTime>
 800b8c6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b8c8:	68bb      	ldr	r3, [r7, #8]
 800b8ca:	4619      	mov	r1, r3
 800b8cc:	68f8      	ldr	r0, [r7, #12]
 800b8ce:	f000 f805 	bl	800b8dc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b8d2:	f000 f8d7 	bl	800ba84 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b8d6:	bf00      	nop
 800b8d8:	e7f0      	b.n	800b8bc <prvTimerTask+0x8>
	...

0800b8dc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b084      	sub	sp, #16
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
 800b8e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b8e6:	f7ff fa29 	bl	800ad3c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b8ea:	f107 0308 	add.w	r3, r7, #8
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	f000 f866 	bl	800b9c0 <prvSampleTimeNow>
 800b8f4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b8f6:	68bb      	ldr	r3, [r7, #8]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d130      	bne.n	800b95e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d10a      	bne.n	800b918 <prvProcessTimerOrBlockTask+0x3c>
 800b902:	687a      	ldr	r2, [r7, #4]
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	429a      	cmp	r2, r3
 800b908:	d806      	bhi.n	800b918 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b90a:	f7ff fa25 	bl	800ad58 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b90e:	68f9      	ldr	r1, [r7, #12]
 800b910:	6878      	ldr	r0, [r7, #4]
 800b912:	f7ff ff81 	bl	800b818 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b916:	e024      	b.n	800b962 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b918:	683b      	ldr	r3, [r7, #0]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d008      	beq.n	800b930 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b91e:	4b13      	ldr	r3, [pc, #76]	@ (800b96c <prvProcessTimerOrBlockTask+0x90>)
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d101      	bne.n	800b92c <prvProcessTimerOrBlockTask+0x50>
 800b928:	2301      	movs	r3, #1
 800b92a:	e000      	b.n	800b92e <prvProcessTimerOrBlockTask+0x52>
 800b92c:	2300      	movs	r3, #0
 800b92e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b930:	4b0f      	ldr	r3, [pc, #60]	@ (800b970 <prvProcessTimerOrBlockTask+0x94>)
 800b932:	6818      	ldr	r0, [r3, #0]
 800b934:	687a      	ldr	r2, [r7, #4]
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	1ad3      	subs	r3, r2, r3
 800b93a:	683a      	ldr	r2, [r7, #0]
 800b93c:	4619      	mov	r1, r3
 800b93e:	f7fe ff65 	bl	800a80c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b942:	f7ff fa09 	bl	800ad58 <xTaskResumeAll>
 800b946:	4603      	mov	r3, r0
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d10a      	bne.n	800b962 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b94c:	4b09      	ldr	r3, [pc, #36]	@ (800b974 <prvProcessTimerOrBlockTask+0x98>)
 800b94e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b952:	601a      	str	r2, [r3, #0]
 800b954:	f3bf 8f4f 	dsb	sy
 800b958:	f3bf 8f6f 	isb	sy
}
 800b95c:	e001      	b.n	800b962 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b95e:	f7ff f9fb 	bl	800ad58 <xTaskResumeAll>
}
 800b962:	bf00      	nop
 800b964:	3710      	adds	r7, #16
 800b966:	46bd      	mov	sp, r7
 800b968:	bd80      	pop	{r7, pc}
 800b96a:	bf00      	nop
 800b96c:	20001698 	.word	0x20001698
 800b970:	2000169c 	.word	0x2000169c
 800b974:	e000ed04 	.word	0xe000ed04

0800b978 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b978:	b480      	push	{r7}
 800b97a:	b085      	sub	sp, #20
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b980:	4b0e      	ldr	r3, [pc, #56]	@ (800b9bc <prvGetNextExpireTime+0x44>)
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d101      	bne.n	800b98e <prvGetNextExpireTime+0x16>
 800b98a:	2201      	movs	r2, #1
 800b98c:	e000      	b.n	800b990 <prvGetNextExpireTime+0x18>
 800b98e:	2200      	movs	r2, #0
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d105      	bne.n	800b9a8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b99c:	4b07      	ldr	r3, [pc, #28]	@ (800b9bc <prvGetNextExpireTime+0x44>)
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	68db      	ldr	r3, [r3, #12]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	60fb      	str	r3, [r7, #12]
 800b9a6:	e001      	b.n	800b9ac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b9ac:	68fb      	ldr	r3, [r7, #12]
}
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	3714      	adds	r7, #20
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b8:	4770      	bx	lr
 800b9ba:	bf00      	nop
 800b9bc:	20001694 	.word	0x20001694

0800b9c0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b084      	sub	sp, #16
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b9c8:	f7ff fa64 	bl	800ae94 <xTaskGetTickCount>
 800b9cc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b9ce:	4b0b      	ldr	r3, [pc, #44]	@ (800b9fc <prvSampleTimeNow+0x3c>)
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	68fa      	ldr	r2, [r7, #12]
 800b9d4:	429a      	cmp	r2, r3
 800b9d6:	d205      	bcs.n	800b9e4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b9d8:	f000 f93a 	bl	800bc50 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	2201      	movs	r2, #1
 800b9e0:	601a      	str	r2, [r3, #0]
 800b9e2:	e002      	b.n	800b9ea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b9ea:	4a04      	ldr	r2, [pc, #16]	@ (800b9fc <prvSampleTimeNow+0x3c>)
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b9f0:	68fb      	ldr	r3, [r7, #12]
}
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	3710      	adds	r7, #16
 800b9f6:	46bd      	mov	sp, r7
 800b9f8:	bd80      	pop	{r7, pc}
 800b9fa:	bf00      	nop
 800b9fc:	200016a4 	.word	0x200016a4

0800ba00 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ba00:	b580      	push	{r7, lr}
 800ba02:	b086      	sub	sp, #24
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	60f8      	str	r0, [r7, #12]
 800ba08:	60b9      	str	r1, [r7, #8]
 800ba0a:	607a      	str	r2, [r7, #4]
 800ba0c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ba0e:	2300      	movs	r3, #0
 800ba10:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	68ba      	ldr	r2, [r7, #8]
 800ba16:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	68fa      	ldr	r2, [r7, #12]
 800ba1c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ba1e:	68ba      	ldr	r2, [r7, #8]
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	429a      	cmp	r2, r3
 800ba24:	d812      	bhi.n	800ba4c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba26:	687a      	ldr	r2, [r7, #4]
 800ba28:	683b      	ldr	r3, [r7, #0]
 800ba2a:	1ad2      	subs	r2, r2, r3
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	699b      	ldr	r3, [r3, #24]
 800ba30:	429a      	cmp	r2, r3
 800ba32:	d302      	bcc.n	800ba3a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ba34:	2301      	movs	r3, #1
 800ba36:	617b      	str	r3, [r7, #20]
 800ba38:	e01b      	b.n	800ba72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ba3a:	4b10      	ldr	r3, [pc, #64]	@ (800ba7c <prvInsertTimerInActiveList+0x7c>)
 800ba3c:	681a      	ldr	r2, [r3, #0]
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	3304      	adds	r3, #4
 800ba42:	4619      	mov	r1, r3
 800ba44:	4610      	mov	r0, r2
 800ba46:	f7fe f8fa 	bl	8009c3e <vListInsert>
 800ba4a:	e012      	b.n	800ba72 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ba4c:	687a      	ldr	r2, [r7, #4]
 800ba4e:	683b      	ldr	r3, [r7, #0]
 800ba50:	429a      	cmp	r2, r3
 800ba52:	d206      	bcs.n	800ba62 <prvInsertTimerInActiveList+0x62>
 800ba54:	68ba      	ldr	r2, [r7, #8]
 800ba56:	683b      	ldr	r3, [r7, #0]
 800ba58:	429a      	cmp	r2, r3
 800ba5a:	d302      	bcc.n	800ba62 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ba5c:	2301      	movs	r3, #1
 800ba5e:	617b      	str	r3, [r7, #20]
 800ba60:	e007      	b.n	800ba72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ba62:	4b07      	ldr	r3, [pc, #28]	@ (800ba80 <prvInsertTimerInActiveList+0x80>)
 800ba64:	681a      	ldr	r2, [r3, #0]
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	3304      	adds	r3, #4
 800ba6a:	4619      	mov	r1, r3
 800ba6c:	4610      	mov	r0, r2
 800ba6e:	f7fe f8e6 	bl	8009c3e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ba72:	697b      	ldr	r3, [r7, #20]
}
 800ba74:	4618      	mov	r0, r3
 800ba76:	3718      	adds	r7, #24
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bd80      	pop	{r7, pc}
 800ba7c:	20001698 	.word	0x20001698
 800ba80:	20001694 	.word	0x20001694

0800ba84 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ba84:	b580      	push	{r7, lr}
 800ba86:	b08e      	sub	sp, #56	@ 0x38
 800ba88:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ba8a:	e0ce      	b.n	800bc2a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	da19      	bge.n	800bac6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ba92:	1d3b      	adds	r3, r7, #4
 800ba94:	3304      	adds	r3, #4
 800ba96:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ba98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d10b      	bne.n	800bab6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ba9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baa2:	f383 8811 	msr	BASEPRI, r3
 800baa6:	f3bf 8f6f 	isb	sy
 800baaa:	f3bf 8f4f 	dsb	sy
 800baae:	61fb      	str	r3, [r7, #28]
}
 800bab0:	bf00      	nop
 800bab2:	bf00      	nop
 800bab4:	e7fd      	b.n	800bab2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800babc:	6850      	ldr	r0, [r2, #4]
 800babe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bac0:	6892      	ldr	r2, [r2, #8]
 800bac2:	4611      	mov	r1, r2
 800bac4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	f2c0 80ae 	blt.w	800bc2a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bad4:	695b      	ldr	r3, [r3, #20]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d004      	beq.n	800bae4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800badc:	3304      	adds	r3, #4
 800bade:	4618      	mov	r0, r3
 800bae0:	f7fe f8e6 	bl	8009cb0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bae4:	463b      	mov	r3, r7
 800bae6:	4618      	mov	r0, r3
 800bae8:	f7ff ff6a 	bl	800b9c0 <prvSampleTimeNow>
 800baec:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	2b09      	cmp	r3, #9
 800baf2:	f200 8097 	bhi.w	800bc24 <prvProcessReceivedCommands+0x1a0>
 800baf6:	a201      	add	r2, pc, #4	@ (adr r2, 800bafc <prvProcessReceivedCommands+0x78>)
 800baf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bafc:	0800bb25 	.word	0x0800bb25
 800bb00:	0800bb25 	.word	0x0800bb25
 800bb04:	0800bb25 	.word	0x0800bb25
 800bb08:	0800bb9b 	.word	0x0800bb9b
 800bb0c:	0800bbaf 	.word	0x0800bbaf
 800bb10:	0800bbfb 	.word	0x0800bbfb
 800bb14:	0800bb25 	.word	0x0800bb25
 800bb18:	0800bb25 	.word	0x0800bb25
 800bb1c:	0800bb9b 	.word	0x0800bb9b
 800bb20:	0800bbaf 	.word	0x0800bbaf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bb24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bb2a:	f043 0301 	orr.w	r3, r3, #1
 800bb2e:	b2da      	uxtb	r2, r3
 800bb30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bb36:	68ba      	ldr	r2, [r7, #8]
 800bb38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb3a:	699b      	ldr	r3, [r3, #24]
 800bb3c:	18d1      	adds	r1, r2, r3
 800bb3e:	68bb      	ldr	r3, [r7, #8]
 800bb40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bb42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bb44:	f7ff ff5c 	bl	800ba00 <prvInsertTimerInActiveList>
 800bb48:	4603      	mov	r3, r0
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d06c      	beq.n	800bc28 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bb4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb50:	6a1b      	ldr	r3, [r3, #32]
 800bb52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bb54:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bb56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bb5c:	f003 0304 	and.w	r3, r3, #4
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d061      	beq.n	800bc28 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bb64:	68ba      	ldr	r2, [r7, #8]
 800bb66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb68:	699b      	ldr	r3, [r3, #24]
 800bb6a:	441a      	add	r2, r3
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	9300      	str	r3, [sp, #0]
 800bb70:	2300      	movs	r3, #0
 800bb72:	2100      	movs	r1, #0
 800bb74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bb76:	f7ff fe01 	bl	800b77c <xTimerGenericCommand>
 800bb7a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bb7c:	6a3b      	ldr	r3, [r7, #32]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d152      	bne.n	800bc28 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800bb82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb86:	f383 8811 	msr	BASEPRI, r3
 800bb8a:	f3bf 8f6f 	isb	sy
 800bb8e:	f3bf 8f4f 	dsb	sy
 800bb92:	61bb      	str	r3, [r7, #24]
}
 800bb94:	bf00      	nop
 800bb96:	bf00      	nop
 800bb98:	e7fd      	b.n	800bb96 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bb9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bba0:	f023 0301 	bic.w	r3, r3, #1
 800bba4:	b2da      	uxtb	r2, r3
 800bba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bba8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bbac:	e03d      	b.n	800bc2a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bbae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbb0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bbb4:	f043 0301 	orr.w	r3, r3, #1
 800bbb8:	b2da      	uxtb	r2, r3
 800bbba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbbc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bbc0:	68ba      	ldr	r2, [r7, #8]
 800bbc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbc4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bbc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbc8:	699b      	ldr	r3, [r3, #24]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d10b      	bne.n	800bbe6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800bbce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbd2:	f383 8811 	msr	BASEPRI, r3
 800bbd6:	f3bf 8f6f 	isb	sy
 800bbda:	f3bf 8f4f 	dsb	sy
 800bbde:	617b      	str	r3, [r7, #20]
}
 800bbe0:	bf00      	nop
 800bbe2:	bf00      	nop
 800bbe4:	e7fd      	b.n	800bbe2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bbe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbe8:	699a      	ldr	r2, [r3, #24]
 800bbea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbec:	18d1      	adds	r1, r2, r3
 800bbee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbf0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbf4:	f7ff ff04 	bl	800ba00 <prvInsertTimerInActiveList>
					break;
 800bbf8:	e017      	b.n	800bc2a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bbfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbfc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc00:	f003 0302 	and.w	r3, r3, #2
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d103      	bne.n	800bc10 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800bc08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bc0a:	f000 fbe5 	bl	800c3d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bc0e:	e00c      	b.n	800bc2a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bc10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc16:	f023 0301 	bic.w	r3, r3, #1
 800bc1a:	b2da      	uxtb	r2, r3
 800bc1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bc22:	e002      	b.n	800bc2a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800bc24:	bf00      	nop
 800bc26:	e000      	b.n	800bc2a <prvProcessReceivedCommands+0x1a6>
					break;
 800bc28:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bc2a:	4b08      	ldr	r3, [pc, #32]	@ (800bc4c <prvProcessReceivedCommands+0x1c8>)
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	1d39      	adds	r1, r7, #4
 800bc30:	2200      	movs	r2, #0
 800bc32:	4618      	mov	r0, r3
 800bc34:	f7fe fb4c 	bl	800a2d0 <xQueueReceive>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	f47f af26 	bne.w	800ba8c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800bc40:	bf00      	nop
 800bc42:	bf00      	nop
 800bc44:	3730      	adds	r7, #48	@ 0x30
 800bc46:	46bd      	mov	sp, r7
 800bc48:	bd80      	pop	{r7, pc}
 800bc4a:	bf00      	nop
 800bc4c:	2000169c 	.word	0x2000169c

0800bc50 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b088      	sub	sp, #32
 800bc54:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bc56:	e049      	b.n	800bcec <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bc58:	4b2e      	ldr	r3, [pc, #184]	@ (800bd14 <prvSwitchTimerLists+0xc4>)
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	68db      	ldr	r3, [r3, #12]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc62:	4b2c      	ldr	r3, [pc, #176]	@ (800bd14 <prvSwitchTimerLists+0xc4>)
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	68db      	ldr	r3, [r3, #12]
 800bc68:	68db      	ldr	r3, [r3, #12]
 800bc6a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	3304      	adds	r3, #4
 800bc70:	4618      	mov	r0, r3
 800bc72:	f7fe f81d 	bl	8009cb0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	6a1b      	ldr	r3, [r3, #32]
 800bc7a:	68f8      	ldr	r0, [r7, #12]
 800bc7c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc84:	f003 0304 	and.w	r3, r3, #4
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d02f      	beq.n	800bcec <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	699b      	ldr	r3, [r3, #24]
 800bc90:	693a      	ldr	r2, [r7, #16]
 800bc92:	4413      	add	r3, r2
 800bc94:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bc96:	68ba      	ldr	r2, [r7, #8]
 800bc98:	693b      	ldr	r3, [r7, #16]
 800bc9a:	429a      	cmp	r2, r3
 800bc9c:	d90e      	bls.n	800bcbc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	68ba      	ldr	r2, [r7, #8]
 800bca2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	68fa      	ldr	r2, [r7, #12]
 800bca8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bcaa:	4b1a      	ldr	r3, [pc, #104]	@ (800bd14 <prvSwitchTimerLists+0xc4>)
 800bcac:	681a      	ldr	r2, [r3, #0]
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	3304      	adds	r3, #4
 800bcb2:	4619      	mov	r1, r3
 800bcb4:	4610      	mov	r0, r2
 800bcb6:	f7fd ffc2 	bl	8009c3e <vListInsert>
 800bcba:	e017      	b.n	800bcec <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	9300      	str	r3, [sp, #0]
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	693a      	ldr	r2, [r7, #16]
 800bcc4:	2100      	movs	r1, #0
 800bcc6:	68f8      	ldr	r0, [r7, #12]
 800bcc8:	f7ff fd58 	bl	800b77c <xTimerGenericCommand>
 800bccc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d10b      	bne.n	800bcec <prvSwitchTimerLists+0x9c>
	__asm volatile
 800bcd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcd8:	f383 8811 	msr	BASEPRI, r3
 800bcdc:	f3bf 8f6f 	isb	sy
 800bce0:	f3bf 8f4f 	dsb	sy
 800bce4:	603b      	str	r3, [r7, #0]
}
 800bce6:	bf00      	nop
 800bce8:	bf00      	nop
 800bcea:	e7fd      	b.n	800bce8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bcec:	4b09      	ldr	r3, [pc, #36]	@ (800bd14 <prvSwitchTimerLists+0xc4>)
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d1b0      	bne.n	800bc58 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bcf6:	4b07      	ldr	r3, [pc, #28]	@ (800bd14 <prvSwitchTimerLists+0xc4>)
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bcfc:	4b06      	ldr	r3, [pc, #24]	@ (800bd18 <prvSwitchTimerLists+0xc8>)
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	4a04      	ldr	r2, [pc, #16]	@ (800bd14 <prvSwitchTimerLists+0xc4>)
 800bd02:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bd04:	4a04      	ldr	r2, [pc, #16]	@ (800bd18 <prvSwitchTimerLists+0xc8>)
 800bd06:	697b      	ldr	r3, [r7, #20]
 800bd08:	6013      	str	r3, [r2, #0]
}
 800bd0a:	bf00      	nop
 800bd0c:	3718      	adds	r7, #24
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	bd80      	pop	{r7, pc}
 800bd12:	bf00      	nop
 800bd14:	20001694 	.word	0x20001694
 800bd18:	20001698 	.word	0x20001698

0800bd1c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b082      	sub	sp, #8
 800bd20:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bd22:	f000 f969 	bl	800bff8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bd26:	4b15      	ldr	r3, [pc, #84]	@ (800bd7c <prvCheckForValidListAndQueue+0x60>)
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d120      	bne.n	800bd70 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bd2e:	4814      	ldr	r0, [pc, #80]	@ (800bd80 <prvCheckForValidListAndQueue+0x64>)
 800bd30:	f7fd ff34 	bl	8009b9c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bd34:	4813      	ldr	r0, [pc, #76]	@ (800bd84 <prvCheckForValidListAndQueue+0x68>)
 800bd36:	f7fd ff31 	bl	8009b9c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bd3a:	4b13      	ldr	r3, [pc, #76]	@ (800bd88 <prvCheckForValidListAndQueue+0x6c>)
 800bd3c:	4a10      	ldr	r2, [pc, #64]	@ (800bd80 <prvCheckForValidListAndQueue+0x64>)
 800bd3e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bd40:	4b12      	ldr	r3, [pc, #72]	@ (800bd8c <prvCheckForValidListAndQueue+0x70>)
 800bd42:	4a10      	ldr	r2, [pc, #64]	@ (800bd84 <prvCheckForValidListAndQueue+0x68>)
 800bd44:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bd46:	2300      	movs	r3, #0
 800bd48:	9300      	str	r3, [sp, #0]
 800bd4a:	4b11      	ldr	r3, [pc, #68]	@ (800bd90 <prvCheckForValidListAndQueue+0x74>)
 800bd4c:	4a11      	ldr	r2, [pc, #68]	@ (800bd94 <prvCheckForValidListAndQueue+0x78>)
 800bd4e:	2110      	movs	r1, #16
 800bd50:	200a      	movs	r0, #10
 800bd52:	f7fe f841 	bl	8009dd8 <xQueueGenericCreateStatic>
 800bd56:	4603      	mov	r3, r0
 800bd58:	4a08      	ldr	r2, [pc, #32]	@ (800bd7c <prvCheckForValidListAndQueue+0x60>)
 800bd5a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bd5c:	4b07      	ldr	r3, [pc, #28]	@ (800bd7c <prvCheckForValidListAndQueue+0x60>)
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d005      	beq.n	800bd70 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bd64:	4b05      	ldr	r3, [pc, #20]	@ (800bd7c <prvCheckForValidListAndQueue+0x60>)
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	490b      	ldr	r1, [pc, #44]	@ (800bd98 <prvCheckForValidListAndQueue+0x7c>)
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	f7fe fd24 	bl	800a7b8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bd70:	f000 f974 	bl	800c05c <vPortExitCritical>
}
 800bd74:	bf00      	nop
 800bd76:	46bd      	mov	sp, r7
 800bd78:	bd80      	pop	{r7, pc}
 800bd7a:	bf00      	nop
 800bd7c:	2000169c 	.word	0x2000169c
 800bd80:	2000166c 	.word	0x2000166c
 800bd84:	20001680 	.word	0x20001680
 800bd88:	20001694 	.word	0x20001694
 800bd8c:	20001698 	.word	0x20001698
 800bd90:	20001748 	.word	0x20001748
 800bd94:	200016a8 	.word	0x200016a8
 800bd98:	0800d2b0 	.word	0x0800d2b0

0800bd9c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bd9c:	b480      	push	{r7}
 800bd9e:	b085      	sub	sp, #20
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	60f8      	str	r0, [r7, #12]
 800bda4:	60b9      	str	r1, [r7, #8]
 800bda6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	3b04      	subs	r3, #4
 800bdac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bdb4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	3b04      	subs	r3, #4
 800bdba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bdbc:	68bb      	ldr	r3, [r7, #8]
 800bdbe:	f023 0201 	bic.w	r2, r3, #1
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	3b04      	subs	r3, #4
 800bdca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bdcc:	4a0c      	ldr	r2, [pc, #48]	@ (800be00 <pxPortInitialiseStack+0x64>)
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	3b14      	subs	r3, #20
 800bdd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bdd8:	687a      	ldr	r2, [r7, #4]
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	3b04      	subs	r3, #4
 800bde2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	f06f 0202 	mvn.w	r2, #2
 800bdea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	3b20      	subs	r3, #32
 800bdf0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bdf2:	68fb      	ldr	r3, [r7, #12]
}
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	3714      	adds	r7, #20
 800bdf8:	46bd      	mov	sp, r7
 800bdfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdfe:	4770      	bx	lr
 800be00:	0800be05 	.word	0x0800be05

0800be04 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800be04:	b480      	push	{r7}
 800be06:	b085      	sub	sp, #20
 800be08:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800be0a:	2300      	movs	r3, #0
 800be0c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800be0e:	4b13      	ldr	r3, [pc, #76]	@ (800be5c <prvTaskExitError+0x58>)
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be16:	d00b      	beq.n	800be30 <prvTaskExitError+0x2c>
	__asm volatile
 800be18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be1c:	f383 8811 	msr	BASEPRI, r3
 800be20:	f3bf 8f6f 	isb	sy
 800be24:	f3bf 8f4f 	dsb	sy
 800be28:	60fb      	str	r3, [r7, #12]
}
 800be2a:	bf00      	nop
 800be2c:	bf00      	nop
 800be2e:	e7fd      	b.n	800be2c <prvTaskExitError+0x28>
	__asm volatile
 800be30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be34:	f383 8811 	msr	BASEPRI, r3
 800be38:	f3bf 8f6f 	isb	sy
 800be3c:	f3bf 8f4f 	dsb	sy
 800be40:	60bb      	str	r3, [r7, #8]
}
 800be42:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800be44:	bf00      	nop
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d0fc      	beq.n	800be46 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800be4c:	bf00      	nop
 800be4e:	bf00      	nop
 800be50:	3714      	adds	r7, #20
 800be52:	46bd      	mov	sp, r7
 800be54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be58:	4770      	bx	lr
 800be5a:	bf00      	nop
 800be5c:	20000098 	.word	0x20000098

0800be60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800be60:	4b07      	ldr	r3, [pc, #28]	@ (800be80 <pxCurrentTCBConst2>)
 800be62:	6819      	ldr	r1, [r3, #0]
 800be64:	6808      	ldr	r0, [r1, #0]
 800be66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be6a:	f380 8809 	msr	PSP, r0
 800be6e:	f3bf 8f6f 	isb	sy
 800be72:	f04f 0000 	mov.w	r0, #0
 800be76:	f380 8811 	msr	BASEPRI, r0
 800be7a:	4770      	bx	lr
 800be7c:	f3af 8000 	nop.w

0800be80 <pxCurrentTCBConst2>:
 800be80:	2000116c 	.word	0x2000116c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800be84:	bf00      	nop
 800be86:	bf00      	nop

0800be88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800be88:	4808      	ldr	r0, [pc, #32]	@ (800beac <prvPortStartFirstTask+0x24>)
 800be8a:	6800      	ldr	r0, [r0, #0]
 800be8c:	6800      	ldr	r0, [r0, #0]
 800be8e:	f380 8808 	msr	MSP, r0
 800be92:	f04f 0000 	mov.w	r0, #0
 800be96:	f380 8814 	msr	CONTROL, r0
 800be9a:	b662      	cpsie	i
 800be9c:	b661      	cpsie	f
 800be9e:	f3bf 8f4f 	dsb	sy
 800bea2:	f3bf 8f6f 	isb	sy
 800bea6:	df00      	svc	0
 800bea8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800beaa:	bf00      	nop
 800beac:	e000ed08 	.word	0xe000ed08

0800beb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800beb0:	b580      	push	{r7, lr}
 800beb2:	b086      	sub	sp, #24
 800beb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800beb6:	4b47      	ldr	r3, [pc, #284]	@ (800bfd4 <xPortStartScheduler+0x124>)
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	4a47      	ldr	r2, [pc, #284]	@ (800bfd8 <xPortStartScheduler+0x128>)
 800bebc:	4293      	cmp	r3, r2
 800bebe:	d10b      	bne.n	800bed8 <xPortStartScheduler+0x28>
	__asm volatile
 800bec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bec4:	f383 8811 	msr	BASEPRI, r3
 800bec8:	f3bf 8f6f 	isb	sy
 800becc:	f3bf 8f4f 	dsb	sy
 800bed0:	60fb      	str	r3, [r7, #12]
}
 800bed2:	bf00      	nop
 800bed4:	bf00      	nop
 800bed6:	e7fd      	b.n	800bed4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bed8:	4b3e      	ldr	r3, [pc, #248]	@ (800bfd4 <xPortStartScheduler+0x124>)
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	4a3f      	ldr	r2, [pc, #252]	@ (800bfdc <xPortStartScheduler+0x12c>)
 800bede:	4293      	cmp	r3, r2
 800bee0:	d10b      	bne.n	800befa <xPortStartScheduler+0x4a>
	__asm volatile
 800bee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bee6:	f383 8811 	msr	BASEPRI, r3
 800beea:	f3bf 8f6f 	isb	sy
 800beee:	f3bf 8f4f 	dsb	sy
 800bef2:	613b      	str	r3, [r7, #16]
}
 800bef4:	bf00      	nop
 800bef6:	bf00      	nop
 800bef8:	e7fd      	b.n	800bef6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800befa:	4b39      	ldr	r3, [pc, #228]	@ (800bfe0 <xPortStartScheduler+0x130>)
 800befc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800befe:	697b      	ldr	r3, [r7, #20]
 800bf00:	781b      	ldrb	r3, [r3, #0]
 800bf02:	b2db      	uxtb	r3, r3
 800bf04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bf06:	697b      	ldr	r3, [r7, #20]
 800bf08:	22ff      	movs	r2, #255	@ 0xff
 800bf0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bf0c:	697b      	ldr	r3, [r7, #20]
 800bf0e:	781b      	ldrb	r3, [r3, #0]
 800bf10:	b2db      	uxtb	r3, r3
 800bf12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bf14:	78fb      	ldrb	r3, [r7, #3]
 800bf16:	b2db      	uxtb	r3, r3
 800bf18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bf1c:	b2da      	uxtb	r2, r3
 800bf1e:	4b31      	ldr	r3, [pc, #196]	@ (800bfe4 <xPortStartScheduler+0x134>)
 800bf20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bf22:	4b31      	ldr	r3, [pc, #196]	@ (800bfe8 <xPortStartScheduler+0x138>)
 800bf24:	2207      	movs	r2, #7
 800bf26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bf28:	e009      	b.n	800bf3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800bf2a:	4b2f      	ldr	r3, [pc, #188]	@ (800bfe8 <xPortStartScheduler+0x138>)
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	3b01      	subs	r3, #1
 800bf30:	4a2d      	ldr	r2, [pc, #180]	@ (800bfe8 <xPortStartScheduler+0x138>)
 800bf32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bf34:	78fb      	ldrb	r3, [r7, #3]
 800bf36:	b2db      	uxtb	r3, r3
 800bf38:	005b      	lsls	r3, r3, #1
 800bf3a:	b2db      	uxtb	r3, r3
 800bf3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bf3e:	78fb      	ldrb	r3, [r7, #3]
 800bf40:	b2db      	uxtb	r3, r3
 800bf42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf46:	2b80      	cmp	r3, #128	@ 0x80
 800bf48:	d0ef      	beq.n	800bf2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bf4a:	4b27      	ldr	r3, [pc, #156]	@ (800bfe8 <xPortStartScheduler+0x138>)
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	f1c3 0307 	rsb	r3, r3, #7
 800bf52:	2b04      	cmp	r3, #4
 800bf54:	d00b      	beq.n	800bf6e <xPortStartScheduler+0xbe>
	__asm volatile
 800bf56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf5a:	f383 8811 	msr	BASEPRI, r3
 800bf5e:	f3bf 8f6f 	isb	sy
 800bf62:	f3bf 8f4f 	dsb	sy
 800bf66:	60bb      	str	r3, [r7, #8]
}
 800bf68:	bf00      	nop
 800bf6a:	bf00      	nop
 800bf6c:	e7fd      	b.n	800bf6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bf6e:	4b1e      	ldr	r3, [pc, #120]	@ (800bfe8 <xPortStartScheduler+0x138>)
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	021b      	lsls	r3, r3, #8
 800bf74:	4a1c      	ldr	r2, [pc, #112]	@ (800bfe8 <xPortStartScheduler+0x138>)
 800bf76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bf78:	4b1b      	ldr	r3, [pc, #108]	@ (800bfe8 <xPortStartScheduler+0x138>)
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bf80:	4a19      	ldr	r2, [pc, #100]	@ (800bfe8 <xPortStartScheduler+0x138>)
 800bf82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	b2da      	uxtb	r2, r3
 800bf88:	697b      	ldr	r3, [r7, #20]
 800bf8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bf8c:	4b17      	ldr	r3, [pc, #92]	@ (800bfec <xPortStartScheduler+0x13c>)
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	4a16      	ldr	r2, [pc, #88]	@ (800bfec <xPortStartScheduler+0x13c>)
 800bf92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bf96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bf98:	4b14      	ldr	r3, [pc, #80]	@ (800bfec <xPortStartScheduler+0x13c>)
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	4a13      	ldr	r2, [pc, #76]	@ (800bfec <xPortStartScheduler+0x13c>)
 800bf9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800bfa2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bfa4:	f000 f8da 	bl	800c15c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bfa8:	4b11      	ldr	r3, [pc, #68]	@ (800bff0 <xPortStartScheduler+0x140>)
 800bfaa:	2200      	movs	r2, #0
 800bfac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bfae:	f000 f8f9 	bl	800c1a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bfb2:	4b10      	ldr	r3, [pc, #64]	@ (800bff4 <xPortStartScheduler+0x144>)
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	4a0f      	ldr	r2, [pc, #60]	@ (800bff4 <xPortStartScheduler+0x144>)
 800bfb8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bfbc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bfbe:	f7ff ff63 	bl	800be88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bfc2:	f7ff f831 	bl	800b028 <vTaskSwitchContext>
	prvTaskExitError();
 800bfc6:	f7ff ff1d 	bl	800be04 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bfca:	2300      	movs	r3, #0
}
 800bfcc:	4618      	mov	r0, r3
 800bfce:	3718      	adds	r7, #24
 800bfd0:	46bd      	mov	sp, r7
 800bfd2:	bd80      	pop	{r7, pc}
 800bfd4:	e000ed00 	.word	0xe000ed00
 800bfd8:	410fc271 	.word	0x410fc271
 800bfdc:	410fc270 	.word	0x410fc270
 800bfe0:	e000e400 	.word	0xe000e400
 800bfe4:	20001798 	.word	0x20001798
 800bfe8:	2000179c 	.word	0x2000179c
 800bfec:	e000ed20 	.word	0xe000ed20
 800bff0:	20000098 	.word	0x20000098
 800bff4:	e000ef34 	.word	0xe000ef34

0800bff8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bff8:	b480      	push	{r7}
 800bffa:	b083      	sub	sp, #12
 800bffc:	af00      	add	r7, sp, #0
	__asm volatile
 800bffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c002:	f383 8811 	msr	BASEPRI, r3
 800c006:	f3bf 8f6f 	isb	sy
 800c00a:	f3bf 8f4f 	dsb	sy
 800c00e:	607b      	str	r3, [r7, #4]
}
 800c010:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c012:	4b10      	ldr	r3, [pc, #64]	@ (800c054 <vPortEnterCritical+0x5c>)
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	3301      	adds	r3, #1
 800c018:	4a0e      	ldr	r2, [pc, #56]	@ (800c054 <vPortEnterCritical+0x5c>)
 800c01a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c01c:	4b0d      	ldr	r3, [pc, #52]	@ (800c054 <vPortEnterCritical+0x5c>)
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	2b01      	cmp	r3, #1
 800c022:	d110      	bne.n	800c046 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c024:	4b0c      	ldr	r3, [pc, #48]	@ (800c058 <vPortEnterCritical+0x60>)
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	b2db      	uxtb	r3, r3
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d00b      	beq.n	800c046 <vPortEnterCritical+0x4e>
	__asm volatile
 800c02e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c032:	f383 8811 	msr	BASEPRI, r3
 800c036:	f3bf 8f6f 	isb	sy
 800c03a:	f3bf 8f4f 	dsb	sy
 800c03e:	603b      	str	r3, [r7, #0]
}
 800c040:	bf00      	nop
 800c042:	bf00      	nop
 800c044:	e7fd      	b.n	800c042 <vPortEnterCritical+0x4a>
	}
}
 800c046:	bf00      	nop
 800c048:	370c      	adds	r7, #12
 800c04a:	46bd      	mov	sp, r7
 800c04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c050:	4770      	bx	lr
 800c052:	bf00      	nop
 800c054:	20000098 	.word	0x20000098
 800c058:	e000ed04 	.word	0xe000ed04

0800c05c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c05c:	b480      	push	{r7}
 800c05e:	b083      	sub	sp, #12
 800c060:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c062:	4b12      	ldr	r3, [pc, #72]	@ (800c0ac <vPortExitCritical+0x50>)
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	2b00      	cmp	r3, #0
 800c068:	d10b      	bne.n	800c082 <vPortExitCritical+0x26>
	__asm volatile
 800c06a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c06e:	f383 8811 	msr	BASEPRI, r3
 800c072:	f3bf 8f6f 	isb	sy
 800c076:	f3bf 8f4f 	dsb	sy
 800c07a:	607b      	str	r3, [r7, #4]
}
 800c07c:	bf00      	nop
 800c07e:	bf00      	nop
 800c080:	e7fd      	b.n	800c07e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c082:	4b0a      	ldr	r3, [pc, #40]	@ (800c0ac <vPortExitCritical+0x50>)
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	3b01      	subs	r3, #1
 800c088:	4a08      	ldr	r2, [pc, #32]	@ (800c0ac <vPortExitCritical+0x50>)
 800c08a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c08c:	4b07      	ldr	r3, [pc, #28]	@ (800c0ac <vPortExitCritical+0x50>)
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	2b00      	cmp	r3, #0
 800c092:	d105      	bne.n	800c0a0 <vPortExitCritical+0x44>
 800c094:	2300      	movs	r3, #0
 800c096:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c098:	683b      	ldr	r3, [r7, #0]
 800c09a:	f383 8811 	msr	BASEPRI, r3
}
 800c09e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c0a0:	bf00      	nop
 800c0a2:	370c      	adds	r7, #12
 800c0a4:	46bd      	mov	sp, r7
 800c0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0aa:	4770      	bx	lr
 800c0ac:	20000098 	.word	0x20000098

0800c0b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c0b0:	f3ef 8009 	mrs	r0, PSP
 800c0b4:	f3bf 8f6f 	isb	sy
 800c0b8:	4b15      	ldr	r3, [pc, #84]	@ (800c110 <pxCurrentTCBConst>)
 800c0ba:	681a      	ldr	r2, [r3, #0]
 800c0bc:	f01e 0f10 	tst.w	lr, #16
 800c0c0:	bf08      	it	eq
 800c0c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c0c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0ca:	6010      	str	r0, [r2, #0]
 800c0cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c0d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c0d4:	f380 8811 	msr	BASEPRI, r0
 800c0d8:	f3bf 8f4f 	dsb	sy
 800c0dc:	f3bf 8f6f 	isb	sy
 800c0e0:	f7fe ffa2 	bl	800b028 <vTaskSwitchContext>
 800c0e4:	f04f 0000 	mov.w	r0, #0
 800c0e8:	f380 8811 	msr	BASEPRI, r0
 800c0ec:	bc09      	pop	{r0, r3}
 800c0ee:	6819      	ldr	r1, [r3, #0]
 800c0f0:	6808      	ldr	r0, [r1, #0]
 800c0f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0f6:	f01e 0f10 	tst.w	lr, #16
 800c0fa:	bf08      	it	eq
 800c0fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c100:	f380 8809 	msr	PSP, r0
 800c104:	f3bf 8f6f 	isb	sy
 800c108:	4770      	bx	lr
 800c10a:	bf00      	nop
 800c10c:	f3af 8000 	nop.w

0800c110 <pxCurrentTCBConst>:
 800c110:	2000116c 	.word	0x2000116c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c114:	bf00      	nop
 800c116:	bf00      	nop

0800c118 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b082      	sub	sp, #8
 800c11c:	af00      	add	r7, sp, #0
	__asm volatile
 800c11e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c122:	f383 8811 	msr	BASEPRI, r3
 800c126:	f3bf 8f6f 	isb	sy
 800c12a:	f3bf 8f4f 	dsb	sy
 800c12e:	607b      	str	r3, [r7, #4]
}
 800c130:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c132:	f7fe febf 	bl	800aeb4 <xTaskIncrementTick>
 800c136:	4603      	mov	r3, r0
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d003      	beq.n	800c144 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c13c:	4b06      	ldr	r3, [pc, #24]	@ (800c158 <xPortSysTickHandler+0x40>)
 800c13e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c142:	601a      	str	r2, [r3, #0]
 800c144:	2300      	movs	r3, #0
 800c146:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c148:	683b      	ldr	r3, [r7, #0]
 800c14a:	f383 8811 	msr	BASEPRI, r3
}
 800c14e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c150:	bf00      	nop
 800c152:	3708      	adds	r7, #8
 800c154:	46bd      	mov	sp, r7
 800c156:	bd80      	pop	{r7, pc}
 800c158:	e000ed04 	.word	0xe000ed04

0800c15c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c15c:	b480      	push	{r7}
 800c15e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c160:	4b0b      	ldr	r3, [pc, #44]	@ (800c190 <vPortSetupTimerInterrupt+0x34>)
 800c162:	2200      	movs	r2, #0
 800c164:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c166:	4b0b      	ldr	r3, [pc, #44]	@ (800c194 <vPortSetupTimerInterrupt+0x38>)
 800c168:	2200      	movs	r2, #0
 800c16a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c16c:	4b0a      	ldr	r3, [pc, #40]	@ (800c198 <vPortSetupTimerInterrupt+0x3c>)
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	4a0a      	ldr	r2, [pc, #40]	@ (800c19c <vPortSetupTimerInterrupt+0x40>)
 800c172:	fba2 2303 	umull	r2, r3, r2, r3
 800c176:	099b      	lsrs	r3, r3, #6
 800c178:	4a09      	ldr	r2, [pc, #36]	@ (800c1a0 <vPortSetupTimerInterrupt+0x44>)
 800c17a:	3b01      	subs	r3, #1
 800c17c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c17e:	4b04      	ldr	r3, [pc, #16]	@ (800c190 <vPortSetupTimerInterrupt+0x34>)
 800c180:	2207      	movs	r2, #7
 800c182:	601a      	str	r2, [r3, #0]
}
 800c184:	bf00      	nop
 800c186:	46bd      	mov	sp, r7
 800c188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c18c:	4770      	bx	lr
 800c18e:	bf00      	nop
 800c190:	e000e010 	.word	0xe000e010
 800c194:	e000e018 	.word	0xe000e018
 800c198:	20000000 	.word	0x20000000
 800c19c:	10624dd3 	.word	0x10624dd3
 800c1a0:	e000e014 	.word	0xe000e014

0800c1a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c1a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c1b4 <vPortEnableVFP+0x10>
 800c1a8:	6801      	ldr	r1, [r0, #0]
 800c1aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c1ae:	6001      	str	r1, [r0, #0]
 800c1b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c1b2:	bf00      	nop
 800c1b4:	e000ed88 	.word	0xe000ed88

0800c1b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c1b8:	b480      	push	{r7}
 800c1ba:	b085      	sub	sp, #20
 800c1bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c1be:	f3ef 8305 	mrs	r3, IPSR
 800c1c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	2b0f      	cmp	r3, #15
 800c1c8:	d915      	bls.n	800c1f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c1ca:	4a18      	ldr	r2, [pc, #96]	@ (800c22c <vPortValidateInterruptPriority+0x74>)
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	4413      	add	r3, r2
 800c1d0:	781b      	ldrb	r3, [r3, #0]
 800c1d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c1d4:	4b16      	ldr	r3, [pc, #88]	@ (800c230 <vPortValidateInterruptPriority+0x78>)
 800c1d6:	781b      	ldrb	r3, [r3, #0]
 800c1d8:	7afa      	ldrb	r2, [r7, #11]
 800c1da:	429a      	cmp	r2, r3
 800c1dc:	d20b      	bcs.n	800c1f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c1de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1e2:	f383 8811 	msr	BASEPRI, r3
 800c1e6:	f3bf 8f6f 	isb	sy
 800c1ea:	f3bf 8f4f 	dsb	sy
 800c1ee:	607b      	str	r3, [r7, #4]
}
 800c1f0:	bf00      	nop
 800c1f2:	bf00      	nop
 800c1f4:	e7fd      	b.n	800c1f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c1f6:	4b0f      	ldr	r3, [pc, #60]	@ (800c234 <vPortValidateInterruptPriority+0x7c>)
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c1fe:	4b0e      	ldr	r3, [pc, #56]	@ (800c238 <vPortValidateInterruptPriority+0x80>)
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	429a      	cmp	r2, r3
 800c204:	d90b      	bls.n	800c21e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c20a:	f383 8811 	msr	BASEPRI, r3
 800c20e:	f3bf 8f6f 	isb	sy
 800c212:	f3bf 8f4f 	dsb	sy
 800c216:	603b      	str	r3, [r7, #0]
}
 800c218:	bf00      	nop
 800c21a:	bf00      	nop
 800c21c:	e7fd      	b.n	800c21a <vPortValidateInterruptPriority+0x62>
	}
 800c21e:	bf00      	nop
 800c220:	3714      	adds	r7, #20
 800c222:	46bd      	mov	sp, r7
 800c224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c228:	4770      	bx	lr
 800c22a:	bf00      	nop
 800c22c:	e000e3f0 	.word	0xe000e3f0
 800c230:	20001798 	.word	0x20001798
 800c234:	e000ed0c 	.word	0xe000ed0c
 800c238:	2000179c 	.word	0x2000179c

0800c23c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c23c:	b580      	push	{r7, lr}
 800c23e:	b08a      	sub	sp, #40	@ 0x28
 800c240:	af00      	add	r7, sp, #0
 800c242:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c244:	2300      	movs	r3, #0
 800c246:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c248:	f7fe fd78 	bl	800ad3c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c24c:	4b5c      	ldr	r3, [pc, #368]	@ (800c3c0 <pvPortMalloc+0x184>)
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d101      	bne.n	800c258 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c254:	f000 f924 	bl	800c4a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c258:	4b5a      	ldr	r3, [pc, #360]	@ (800c3c4 <pvPortMalloc+0x188>)
 800c25a:	681a      	ldr	r2, [r3, #0]
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	4013      	ands	r3, r2
 800c260:	2b00      	cmp	r3, #0
 800c262:	f040 8095 	bne.w	800c390 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d01e      	beq.n	800c2aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c26c:	2208      	movs	r2, #8
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	4413      	add	r3, r2
 800c272:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	f003 0307 	and.w	r3, r3, #7
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d015      	beq.n	800c2aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	f023 0307 	bic.w	r3, r3, #7
 800c284:	3308      	adds	r3, #8
 800c286:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	f003 0307 	and.w	r3, r3, #7
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d00b      	beq.n	800c2aa <pvPortMalloc+0x6e>
	__asm volatile
 800c292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c296:	f383 8811 	msr	BASEPRI, r3
 800c29a:	f3bf 8f6f 	isb	sy
 800c29e:	f3bf 8f4f 	dsb	sy
 800c2a2:	617b      	str	r3, [r7, #20]
}
 800c2a4:	bf00      	nop
 800c2a6:	bf00      	nop
 800c2a8:	e7fd      	b.n	800c2a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d06f      	beq.n	800c390 <pvPortMalloc+0x154>
 800c2b0:	4b45      	ldr	r3, [pc, #276]	@ (800c3c8 <pvPortMalloc+0x18c>)
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	687a      	ldr	r2, [r7, #4]
 800c2b6:	429a      	cmp	r2, r3
 800c2b8:	d86a      	bhi.n	800c390 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c2ba:	4b44      	ldr	r3, [pc, #272]	@ (800c3cc <pvPortMalloc+0x190>)
 800c2bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c2be:	4b43      	ldr	r3, [pc, #268]	@ (800c3cc <pvPortMalloc+0x190>)
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c2c4:	e004      	b.n	800c2d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c2c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c2ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c2d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2d2:	685b      	ldr	r3, [r3, #4]
 800c2d4:	687a      	ldr	r2, [r7, #4]
 800c2d6:	429a      	cmp	r2, r3
 800c2d8:	d903      	bls.n	800c2e2 <pvPortMalloc+0xa6>
 800c2da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d1f1      	bne.n	800c2c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c2e2:	4b37      	ldr	r3, [pc, #220]	@ (800c3c0 <pvPortMalloc+0x184>)
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c2e8:	429a      	cmp	r2, r3
 800c2ea:	d051      	beq.n	800c390 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c2ec:	6a3b      	ldr	r3, [r7, #32]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	2208      	movs	r2, #8
 800c2f2:	4413      	add	r3, r2
 800c2f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c2f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2f8:	681a      	ldr	r2, [r3, #0]
 800c2fa:	6a3b      	ldr	r3, [r7, #32]
 800c2fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c2fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c300:	685a      	ldr	r2, [r3, #4]
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	1ad2      	subs	r2, r2, r3
 800c306:	2308      	movs	r3, #8
 800c308:	005b      	lsls	r3, r3, #1
 800c30a:	429a      	cmp	r2, r3
 800c30c:	d920      	bls.n	800c350 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c30e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	4413      	add	r3, r2
 800c314:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c316:	69bb      	ldr	r3, [r7, #24]
 800c318:	f003 0307 	and.w	r3, r3, #7
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d00b      	beq.n	800c338 <pvPortMalloc+0xfc>
	__asm volatile
 800c320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c324:	f383 8811 	msr	BASEPRI, r3
 800c328:	f3bf 8f6f 	isb	sy
 800c32c:	f3bf 8f4f 	dsb	sy
 800c330:	613b      	str	r3, [r7, #16]
}
 800c332:	bf00      	nop
 800c334:	bf00      	nop
 800c336:	e7fd      	b.n	800c334 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c33a:	685a      	ldr	r2, [r3, #4]
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	1ad2      	subs	r2, r2, r3
 800c340:	69bb      	ldr	r3, [r7, #24]
 800c342:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c346:	687a      	ldr	r2, [r7, #4]
 800c348:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c34a:	69b8      	ldr	r0, [r7, #24]
 800c34c:	f000 f90a 	bl	800c564 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c350:	4b1d      	ldr	r3, [pc, #116]	@ (800c3c8 <pvPortMalloc+0x18c>)
 800c352:	681a      	ldr	r2, [r3, #0]
 800c354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c356:	685b      	ldr	r3, [r3, #4]
 800c358:	1ad3      	subs	r3, r2, r3
 800c35a:	4a1b      	ldr	r2, [pc, #108]	@ (800c3c8 <pvPortMalloc+0x18c>)
 800c35c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c35e:	4b1a      	ldr	r3, [pc, #104]	@ (800c3c8 <pvPortMalloc+0x18c>)
 800c360:	681a      	ldr	r2, [r3, #0]
 800c362:	4b1b      	ldr	r3, [pc, #108]	@ (800c3d0 <pvPortMalloc+0x194>)
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	429a      	cmp	r2, r3
 800c368:	d203      	bcs.n	800c372 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c36a:	4b17      	ldr	r3, [pc, #92]	@ (800c3c8 <pvPortMalloc+0x18c>)
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	4a18      	ldr	r2, [pc, #96]	@ (800c3d0 <pvPortMalloc+0x194>)
 800c370:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c374:	685a      	ldr	r2, [r3, #4]
 800c376:	4b13      	ldr	r3, [pc, #76]	@ (800c3c4 <pvPortMalloc+0x188>)
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	431a      	orrs	r2, r3
 800c37c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c37e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c382:	2200      	movs	r2, #0
 800c384:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c386:	4b13      	ldr	r3, [pc, #76]	@ (800c3d4 <pvPortMalloc+0x198>)
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	3301      	adds	r3, #1
 800c38c:	4a11      	ldr	r2, [pc, #68]	@ (800c3d4 <pvPortMalloc+0x198>)
 800c38e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c390:	f7fe fce2 	bl	800ad58 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c394:	69fb      	ldr	r3, [r7, #28]
 800c396:	f003 0307 	and.w	r3, r3, #7
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d00b      	beq.n	800c3b6 <pvPortMalloc+0x17a>
	__asm volatile
 800c39e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3a2:	f383 8811 	msr	BASEPRI, r3
 800c3a6:	f3bf 8f6f 	isb	sy
 800c3aa:	f3bf 8f4f 	dsb	sy
 800c3ae:	60fb      	str	r3, [r7, #12]
}
 800c3b0:	bf00      	nop
 800c3b2:	bf00      	nop
 800c3b4:	e7fd      	b.n	800c3b2 <pvPortMalloc+0x176>
	return pvReturn;
 800c3b6:	69fb      	ldr	r3, [r7, #28]
}
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	3728      	adds	r7, #40	@ 0x28
 800c3bc:	46bd      	mov	sp, r7
 800c3be:	bd80      	pop	{r7, pc}
 800c3c0:	200053a8 	.word	0x200053a8
 800c3c4:	200053bc 	.word	0x200053bc
 800c3c8:	200053ac 	.word	0x200053ac
 800c3cc:	200053a0 	.word	0x200053a0
 800c3d0:	200053b0 	.word	0x200053b0
 800c3d4:	200053b4 	.word	0x200053b4

0800c3d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b086      	sub	sp, #24
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d04f      	beq.n	800c48a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c3ea:	2308      	movs	r3, #8
 800c3ec:	425b      	negs	r3, r3
 800c3ee:	697a      	ldr	r2, [r7, #20]
 800c3f0:	4413      	add	r3, r2
 800c3f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c3f4:	697b      	ldr	r3, [r7, #20]
 800c3f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c3f8:	693b      	ldr	r3, [r7, #16]
 800c3fa:	685a      	ldr	r2, [r3, #4]
 800c3fc:	4b25      	ldr	r3, [pc, #148]	@ (800c494 <vPortFree+0xbc>)
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	4013      	ands	r3, r2
 800c402:	2b00      	cmp	r3, #0
 800c404:	d10b      	bne.n	800c41e <vPortFree+0x46>
	__asm volatile
 800c406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c40a:	f383 8811 	msr	BASEPRI, r3
 800c40e:	f3bf 8f6f 	isb	sy
 800c412:	f3bf 8f4f 	dsb	sy
 800c416:	60fb      	str	r3, [r7, #12]
}
 800c418:	bf00      	nop
 800c41a:	bf00      	nop
 800c41c:	e7fd      	b.n	800c41a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c41e:	693b      	ldr	r3, [r7, #16]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	2b00      	cmp	r3, #0
 800c424:	d00b      	beq.n	800c43e <vPortFree+0x66>
	__asm volatile
 800c426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c42a:	f383 8811 	msr	BASEPRI, r3
 800c42e:	f3bf 8f6f 	isb	sy
 800c432:	f3bf 8f4f 	dsb	sy
 800c436:	60bb      	str	r3, [r7, #8]
}
 800c438:	bf00      	nop
 800c43a:	bf00      	nop
 800c43c:	e7fd      	b.n	800c43a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c43e:	693b      	ldr	r3, [r7, #16]
 800c440:	685a      	ldr	r2, [r3, #4]
 800c442:	4b14      	ldr	r3, [pc, #80]	@ (800c494 <vPortFree+0xbc>)
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	4013      	ands	r3, r2
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d01e      	beq.n	800c48a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c44c:	693b      	ldr	r3, [r7, #16]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	2b00      	cmp	r3, #0
 800c452:	d11a      	bne.n	800c48a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c454:	693b      	ldr	r3, [r7, #16]
 800c456:	685a      	ldr	r2, [r3, #4]
 800c458:	4b0e      	ldr	r3, [pc, #56]	@ (800c494 <vPortFree+0xbc>)
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	43db      	mvns	r3, r3
 800c45e:	401a      	ands	r2, r3
 800c460:	693b      	ldr	r3, [r7, #16]
 800c462:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c464:	f7fe fc6a 	bl	800ad3c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c468:	693b      	ldr	r3, [r7, #16]
 800c46a:	685a      	ldr	r2, [r3, #4]
 800c46c:	4b0a      	ldr	r3, [pc, #40]	@ (800c498 <vPortFree+0xc0>)
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	4413      	add	r3, r2
 800c472:	4a09      	ldr	r2, [pc, #36]	@ (800c498 <vPortFree+0xc0>)
 800c474:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c476:	6938      	ldr	r0, [r7, #16]
 800c478:	f000 f874 	bl	800c564 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c47c:	4b07      	ldr	r3, [pc, #28]	@ (800c49c <vPortFree+0xc4>)
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	3301      	adds	r3, #1
 800c482:	4a06      	ldr	r2, [pc, #24]	@ (800c49c <vPortFree+0xc4>)
 800c484:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c486:	f7fe fc67 	bl	800ad58 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c48a:	bf00      	nop
 800c48c:	3718      	adds	r7, #24
 800c48e:	46bd      	mov	sp, r7
 800c490:	bd80      	pop	{r7, pc}
 800c492:	bf00      	nop
 800c494:	200053bc 	.word	0x200053bc
 800c498:	200053ac 	.word	0x200053ac
 800c49c:	200053b8 	.word	0x200053b8

0800c4a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c4a0:	b480      	push	{r7}
 800c4a2:	b085      	sub	sp, #20
 800c4a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c4a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c4aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c4ac:	4b27      	ldr	r3, [pc, #156]	@ (800c54c <prvHeapInit+0xac>)
 800c4ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	f003 0307 	and.w	r3, r3, #7
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d00c      	beq.n	800c4d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	3307      	adds	r3, #7
 800c4be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	f023 0307 	bic.w	r3, r3, #7
 800c4c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c4c8:	68ba      	ldr	r2, [r7, #8]
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	1ad3      	subs	r3, r2, r3
 800c4ce:	4a1f      	ldr	r2, [pc, #124]	@ (800c54c <prvHeapInit+0xac>)
 800c4d0:	4413      	add	r3, r2
 800c4d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c4d8:	4a1d      	ldr	r2, [pc, #116]	@ (800c550 <prvHeapInit+0xb0>)
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c4de:	4b1c      	ldr	r3, [pc, #112]	@ (800c550 <prvHeapInit+0xb0>)
 800c4e0:	2200      	movs	r2, #0
 800c4e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	68ba      	ldr	r2, [r7, #8]
 800c4e8:	4413      	add	r3, r2
 800c4ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c4ec:	2208      	movs	r2, #8
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	1a9b      	subs	r3, r3, r2
 800c4f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	f023 0307 	bic.w	r3, r3, #7
 800c4fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	4a15      	ldr	r2, [pc, #84]	@ (800c554 <prvHeapInit+0xb4>)
 800c500:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c502:	4b14      	ldr	r3, [pc, #80]	@ (800c554 <prvHeapInit+0xb4>)
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	2200      	movs	r2, #0
 800c508:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c50a:	4b12      	ldr	r3, [pc, #72]	@ (800c554 <prvHeapInit+0xb4>)
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	2200      	movs	r2, #0
 800c510:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c516:	683b      	ldr	r3, [r7, #0]
 800c518:	68fa      	ldr	r2, [r7, #12]
 800c51a:	1ad2      	subs	r2, r2, r3
 800c51c:	683b      	ldr	r3, [r7, #0]
 800c51e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c520:	4b0c      	ldr	r3, [pc, #48]	@ (800c554 <prvHeapInit+0xb4>)
 800c522:	681a      	ldr	r2, [r3, #0]
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c528:	683b      	ldr	r3, [r7, #0]
 800c52a:	685b      	ldr	r3, [r3, #4]
 800c52c:	4a0a      	ldr	r2, [pc, #40]	@ (800c558 <prvHeapInit+0xb8>)
 800c52e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c530:	683b      	ldr	r3, [r7, #0]
 800c532:	685b      	ldr	r3, [r3, #4]
 800c534:	4a09      	ldr	r2, [pc, #36]	@ (800c55c <prvHeapInit+0xbc>)
 800c536:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c538:	4b09      	ldr	r3, [pc, #36]	@ (800c560 <prvHeapInit+0xc0>)
 800c53a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c53e:	601a      	str	r2, [r3, #0]
}
 800c540:	bf00      	nop
 800c542:	3714      	adds	r7, #20
 800c544:	46bd      	mov	sp, r7
 800c546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54a:	4770      	bx	lr
 800c54c:	200017a0 	.word	0x200017a0
 800c550:	200053a0 	.word	0x200053a0
 800c554:	200053a8 	.word	0x200053a8
 800c558:	200053b0 	.word	0x200053b0
 800c55c:	200053ac 	.word	0x200053ac
 800c560:	200053bc 	.word	0x200053bc

0800c564 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c564:	b480      	push	{r7}
 800c566:	b085      	sub	sp, #20
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c56c:	4b28      	ldr	r3, [pc, #160]	@ (800c610 <prvInsertBlockIntoFreeList+0xac>)
 800c56e:	60fb      	str	r3, [r7, #12]
 800c570:	e002      	b.n	800c578 <prvInsertBlockIntoFreeList+0x14>
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	60fb      	str	r3, [r7, #12]
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	687a      	ldr	r2, [r7, #4]
 800c57e:	429a      	cmp	r2, r3
 800c580:	d8f7      	bhi.n	800c572 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	685b      	ldr	r3, [r3, #4]
 800c58a:	68ba      	ldr	r2, [r7, #8]
 800c58c:	4413      	add	r3, r2
 800c58e:	687a      	ldr	r2, [r7, #4]
 800c590:	429a      	cmp	r2, r3
 800c592:	d108      	bne.n	800c5a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	685a      	ldr	r2, [r3, #4]
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	685b      	ldr	r3, [r3, #4]
 800c59c:	441a      	add	r2, r3
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	685b      	ldr	r3, [r3, #4]
 800c5ae:	68ba      	ldr	r2, [r7, #8]
 800c5b0:	441a      	add	r2, r3
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	429a      	cmp	r2, r3
 800c5b8:	d118      	bne.n	800c5ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	681a      	ldr	r2, [r3, #0]
 800c5be:	4b15      	ldr	r3, [pc, #84]	@ (800c614 <prvInsertBlockIntoFreeList+0xb0>)
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	429a      	cmp	r2, r3
 800c5c4:	d00d      	beq.n	800c5e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	685a      	ldr	r2, [r3, #4]
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	685b      	ldr	r3, [r3, #4]
 800c5d0:	441a      	add	r2, r3
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	681a      	ldr	r2, [r3, #0]
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	601a      	str	r2, [r3, #0]
 800c5e0:	e008      	b.n	800c5f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c5e2:	4b0c      	ldr	r3, [pc, #48]	@ (800c614 <prvInsertBlockIntoFreeList+0xb0>)
 800c5e4:	681a      	ldr	r2, [r3, #0]
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	601a      	str	r2, [r3, #0]
 800c5ea:	e003      	b.n	800c5f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	681a      	ldr	r2, [r3, #0]
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c5f4:	68fa      	ldr	r2, [r7, #12]
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	429a      	cmp	r2, r3
 800c5fa:	d002      	beq.n	800c602 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	687a      	ldr	r2, [r7, #4]
 800c600:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c602:	bf00      	nop
 800c604:	3714      	adds	r7, #20
 800c606:	46bd      	mov	sp, r7
 800c608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60c:	4770      	bx	lr
 800c60e:	bf00      	nop
 800c610:	200053a0 	.word	0x200053a0
 800c614:	200053a8 	.word	0x200053a8

0800c618 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c618:	b580      	push	{r7, lr}
 800c61a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c61c:	2200      	movs	r2, #0
 800c61e:	4912      	ldr	r1, [pc, #72]	@ (800c668 <MX_USB_DEVICE_Init+0x50>)
 800c620:	4812      	ldr	r0, [pc, #72]	@ (800c66c <MX_USB_DEVICE_Init+0x54>)
 800c622:	f7fb fcfb 	bl	800801c <USBD_Init>
 800c626:	4603      	mov	r3, r0
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d001      	beq.n	800c630 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c62c:	f7f4 ff96 	bl	800155c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c630:	490f      	ldr	r1, [pc, #60]	@ (800c670 <MX_USB_DEVICE_Init+0x58>)
 800c632:	480e      	ldr	r0, [pc, #56]	@ (800c66c <MX_USB_DEVICE_Init+0x54>)
 800c634:	f7fb fd22 	bl	800807c <USBD_RegisterClass>
 800c638:	4603      	mov	r3, r0
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d001      	beq.n	800c642 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c63e:	f7f4 ff8d 	bl	800155c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c642:	490c      	ldr	r1, [pc, #48]	@ (800c674 <MX_USB_DEVICE_Init+0x5c>)
 800c644:	4809      	ldr	r0, [pc, #36]	@ (800c66c <MX_USB_DEVICE_Init+0x54>)
 800c646:	f7fb fc59 	bl	8007efc <USBD_CDC_RegisterInterface>
 800c64a:	4603      	mov	r3, r0
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d001      	beq.n	800c654 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c650:	f7f4 ff84 	bl	800155c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c654:	4805      	ldr	r0, [pc, #20]	@ (800c66c <MX_USB_DEVICE_Init+0x54>)
 800c656:	f7fb fd47 	bl	80080e8 <USBD_Start>
 800c65a:	4603      	mov	r3, r0
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d001      	beq.n	800c664 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c660:	f7f4 ff7c 	bl	800155c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c664:	bf00      	nop
 800c666:	bd80      	pop	{r7, pc}
 800c668:	200000b0 	.word	0x200000b0
 800c66c:	200053c0 	.word	0x200053c0
 800c670:	20000018 	.word	0x20000018
 800c674:	2000009c 	.word	0x2000009c

0800c678 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c67c:	2200      	movs	r2, #0
 800c67e:	4905      	ldr	r1, [pc, #20]	@ (800c694 <CDC_Init_FS+0x1c>)
 800c680:	4805      	ldr	r0, [pc, #20]	@ (800c698 <CDC_Init_FS+0x20>)
 800c682:	f7fb fc55 	bl	8007f30 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c686:	4905      	ldr	r1, [pc, #20]	@ (800c69c <CDC_Init_FS+0x24>)
 800c688:	4803      	ldr	r0, [pc, #12]	@ (800c698 <CDC_Init_FS+0x20>)
 800c68a:	f7fb fc73 	bl	8007f74 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c68e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c690:	4618      	mov	r0, r3
 800c692:	bd80      	pop	{r7, pc}
 800c694:	20005e9c 	.word	0x20005e9c
 800c698:	200053c0 	.word	0x200053c0
 800c69c:	2000569c 	.word	0x2000569c

0800c6a0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c6a0:	b480      	push	{r7}
 800c6a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c6a4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ae:	4770      	bx	lr

0800c6b0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c6b0:	b480      	push	{r7}
 800c6b2:	b083      	sub	sp, #12
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	4603      	mov	r3, r0
 800c6b8:	6039      	str	r1, [r7, #0]
 800c6ba:	71fb      	strb	r3, [r7, #7]
 800c6bc:	4613      	mov	r3, r2
 800c6be:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c6c0:	79fb      	ldrb	r3, [r7, #7]
 800c6c2:	2b23      	cmp	r3, #35	@ 0x23
 800c6c4:	d84a      	bhi.n	800c75c <CDC_Control_FS+0xac>
 800c6c6:	a201      	add	r2, pc, #4	@ (adr r2, 800c6cc <CDC_Control_FS+0x1c>)
 800c6c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6cc:	0800c75d 	.word	0x0800c75d
 800c6d0:	0800c75d 	.word	0x0800c75d
 800c6d4:	0800c75d 	.word	0x0800c75d
 800c6d8:	0800c75d 	.word	0x0800c75d
 800c6dc:	0800c75d 	.word	0x0800c75d
 800c6e0:	0800c75d 	.word	0x0800c75d
 800c6e4:	0800c75d 	.word	0x0800c75d
 800c6e8:	0800c75d 	.word	0x0800c75d
 800c6ec:	0800c75d 	.word	0x0800c75d
 800c6f0:	0800c75d 	.word	0x0800c75d
 800c6f4:	0800c75d 	.word	0x0800c75d
 800c6f8:	0800c75d 	.word	0x0800c75d
 800c6fc:	0800c75d 	.word	0x0800c75d
 800c700:	0800c75d 	.word	0x0800c75d
 800c704:	0800c75d 	.word	0x0800c75d
 800c708:	0800c75d 	.word	0x0800c75d
 800c70c:	0800c75d 	.word	0x0800c75d
 800c710:	0800c75d 	.word	0x0800c75d
 800c714:	0800c75d 	.word	0x0800c75d
 800c718:	0800c75d 	.word	0x0800c75d
 800c71c:	0800c75d 	.word	0x0800c75d
 800c720:	0800c75d 	.word	0x0800c75d
 800c724:	0800c75d 	.word	0x0800c75d
 800c728:	0800c75d 	.word	0x0800c75d
 800c72c:	0800c75d 	.word	0x0800c75d
 800c730:	0800c75d 	.word	0x0800c75d
 800c734:	0800c75d 	.word	0x0800c75d
 800c738:	0800c75d 	.word	0x0800c75d
 800c73c:	0800c75d 	.word	0x0800c75d
 800c740:	0800c75d 	.word	0x0800c75d
 800c744:	0800c75d 	.word	0x0800c75d
 800c748:	0800c75d 	.word	0x0800c75d
 800c74c:	0800c75d 	.word	0x0800c75d
 800c750:	0800c75d 	.word	0x0800c75d
 800c754:	0800c75d 	.word	0x0800c75d
 800c758:	0800c75d 	.word	0x0800c75d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c75c:	bf00      	nop
  }

  return (USBD_OK);
 800c75e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c760:	4618      	mov	r0, r3
 800c762:	370c      	adds	r7, #12
 800c764:	46bd      	mov	sp, r7
 800c766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76a:	4770      	bx	lr

0800c76c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b088      	sub	sp, #32
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
 800c774:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	for(uint32_t i = 0; i<*Len; i++)
 800c776:	2300      	movs	r3, #0
 800c778:	61fb      	str	r3, [r7, #28]
 800c77a:	e034      	b.n	800c7e6 <CDC_Receive_FS+0x7a>
	{
		uint8_t b = Buf[i];
 800c77c:	687a      	ldr	r2, [r7, #4]
 800c77e:	69fb      	ldr	r3, [r7, #28]
 800c780:	4413      	add	r3, r2
 800c782:	781b      	ldrb	r3, [r3, #0]
 800c784:	76fb      	strb	r3, [r7, #27]

		if(rxIndex == 0 && b !=0xAA) continue;
 800c786:	4b20      	ldr	r3, [pc, #128]	@ (800c808 <CDC_Receive_FS+0x9c>)
 800c788:	781b      	ldrb	r3, [r3, #0]
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d102      	bne.n	800c794 <CDC_Receive_FS+0x28>
 800c78e:	7efb      	ldrb	r3, [r7, #27]
 800c790:	2baa      	cmp	r3, #170	@ 0xaa
 800c792:	d124      	bne.n	800c7de <CDC_Receive_FS+0x72>

		rxBuffer[rxIndex++] = b;
 800c794:	4b1c      	ldr	r3, [pc, #112]	@ (800c808 <CDC_Receive_FS+0x9c>)
 800c796:	781b      	ldrb	r3, [r3, #0]
 800c798:	1c5a      	adds	r2, r3, #1
 800c79a:	b2d1      	uxtb	r1, r2
 800c79c:	4a1a      	ldr	r2, [pc, #104]	@ (800c808 <CDC_Receive_FS+0x9c>)
 800c79e:	7011      	strb	r1, [r2, #0]
 800c7a0:	4619      	mov	r1, r3
 800c7a2:	4a1a      	ldr	r2, [pc, #104]	@ (800c80c <CDC_Receive_FS+0xa0>)
 800c7a4:	7efb      	ldrb	r3, [r7, #27]
 800c7a6:	5453      	strb	r3, [r2, r1]

		if(rxIndex == PACKET_SIZE)
 800c7a8:	4b17      	ldr	r3, [pc, #92]	@ (800c808 <CDC_Receive_FS+0x9c>)
 800c7aa:	781b      	ldrb	r3, [r3, #0]
 800c7ac:	2b0b      	cmp	r3, #11
 800c7ae:	d117      	bne.n	800c7e0 <CDC_Receive_FS+0x74>
		{
			SetpointPacket irq_packet;
			memcpy((void*)&irq_packet, (void*)rxBuffer, PACKET_SIZE);
 800c7b0:	4a16      	ldr	r2, [pc, #88]	@ (800c80c <CDC_Receive_FS+0xa0>)
 800c7b2:	f107 0308 	add.w	r3, r7, #8
 800c7b6:	6810      	ldr	r0, [r2, #0]
 800c7b8:	6851      	ldr	r1, [r2, #4]
 800c7ba:	c303      	stmia	r3!, {r0, r1}
 800c7bc:	8911      	ldrh	r1, [r2, #8]
 800c7be:	7a92      	ldrb	r2, [r2, #10]
 800c7c0:	8019      	strh	r1, [r3, #0]
 800c7c2:	709a      	strb	r2, [r3, #2]
			osStatus_t queue_status = osMessageQueuePut(USBqueueHandle, &irq_packet, 0, 0);
 800c7c4:	4b12      	ldr	r3, [pc, #72]	@ (800c810 <CDC_Receive_FS+0xa4>)
 800c7c6:	6818      	ldr	r0, [r3, #0]
 800c7c8:	f107 0108 	add.w	r1, r7, #8
 800c7cc:	2300      	movs	r3, #0
 800c7ce:	2200      	movs	r2, #0
 800c7d0:	f7fd f8f2 	bl	80099b8 <osMessageQueuePut>
 800c7d4:	6178      	str	r0, [r7, #20]
			//}

			//__disable_irq();
			//memcpy((void*)&active_packet, (void*)rxBuffer, PACKET_SIZE);
			//__enable_irq();
			rxIndex = 0;
 800c7d6:	4b0c      	ldr	r3, [pc, #48]	@ (800c808 <CDC_Receive_FS+0x9c>)
 800c7d8:	2200      	movs	r2, #0
 800c7da:	701a      	strb	r2, [r3, #0]
 800c7dc:	e000      	b.n	800c7e0 <CDC_Receive_FS+0x74>
		if(rxIndex == 0 && b !=0xAA) continue;
 800c7de:	bf00      	nop
	for(uint32_t i = 0; i<*Len; i++)
 800c7e0:	69fb      	ldr	r3, [r7, #28]
 800c7e2:	3301      	adds	r3, #1
 800c7e4:	61fb      	str	r3, [r7, #28]
 800c7e6:	683b      	ldr	r3, [r7, #0]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	69fa      	ldr	r2, [r7, #28]
 800c7ec:	429a      	cmp	r2, r3
 800c7ee:	d3c5      	bcc.n	800c77c <CDC_Receive_FS+0x10>
		}

	}

	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c7f0:	6879      	ldr	r1, [r7, #4]
 800c7f2:	4808      	ldr	r0, [pc, #32]	@ (800c814 <CDC_Receive_FS+0xa8>)
 800c7f4:	f7fb fbbe 	bl	8007f74 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c7f8:	4806      	ldr	r0, [pc, #24]	@ (800c814 <CDC_Receive_FS+0xa8>)
 800c7fa:	f7fb fbd9 	bl	8007fb0 <USBD_CDC_ReceivePacket>

	return (USBD_OK);
 800c7fe:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c800:	4618      	mov	r0, r3
 800c802:	3720      	adds	r7, #32
 800c804:	46bd      	mov	sp, r7
 800c806:	bd80      	pop	{r7, pc}
 800c808:	200009cc 	.word	0x200009cc
 800c80c:	2000098c 	.word	0x2000098c
 800c810:	2000088c 	.word	0x2000088c
 800c814:	200053c0 	.word	0x200053c0

0800c818 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c818:	b480      	push	{r7}
 800c81a:	b087      	sub	sp, #28
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	60f8      	str	r0, [r7, #12]
 800c820:	60b9      	str	r1, [r7, #8]
 800c822:	4613      	mov	r3, r2
 800c824:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c826:	2300      	movs	r3, #0
 800c828:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c82a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c82e:	4618      	mov	r0, r3
 800c830:	371c      	adds	r7, #28
 800c832:	46bd      	mov	sp, r7
 800c834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c838:	4770      	bx	lr
	...

0800c83c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c83c:	b480      	push	{r7}
 800c83e:	b083      	sub	sp, #12
 800c840:	af00      	add	r7, sp, #0
 800c842:	4603      	mov	r3, r0
 800c844:	6039      	str	r1, [r7, #0]
 800c846:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c848:	683b      	ldr	r3, [r7, #0]
 800c84a:	2212      	movs	r2, #18
 800c84c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c84e:	4b03      	ldr	r3, [pc, #12]	@ (800c85c <USBD_FS_DeviceDescriptor+0x20>)
}
 800c850:	4618      	mov	r0, r3
 800c852:	370c      	adds	r7, #12
 800c854:	46bd      	mov	sp, r7
 800c856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85a:	4770      	bx	lr
 800c85c:	200000cc 	.word	0x200000cc

0800c860 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c860:	b480      	push	{r7}
 800c862:	b083      	sub	sp, #12
 800c864:	af00      	add	r7, sp, #0
 800c866:	4603      	mov	r3, r0
 800c868:	6039      	str	r1, [r7, #0]
 800c86a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c86c:	683b      	ldr	r3, [r7, #0]
 800c86e:	2204      	movs	r2, #4
 800c870:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c872:	4b03      	ldr	r3, [pc, #12]	@ (800c880 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c874:	4618      	mov	r0, r3
 800c876:	370c      	adds	r7, #12
 800c878:	46bd      	mov	sp, r7
 800c87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c87e:	4770      	bx	lr
 800c880:	200000e0 	.word	0x200000e0

0800c884 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c884:	b580      	push	{r7, lr}
 800c886:	b082      	sub	sp, #8
 800c888:	af00      	add	r7, sp, #0
 800c88a:	4603      	mov	r3, r0
 800c88c:	6039      	str	r1, [r7, #0]
 800c88e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c890:	79fb      	ldrb	r3, [r7, #7]
 800c892:	2b00      	cmp	r3, #0
 800c894:	d105      	bne.n	800c8a2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c896:	683a      	ldr	r2, [r7, #0]
 800c898:	4907      	ldr	r1, [pc, #28]	@ (800c8b8 <USBD_FS_ProductStrDescriptor+0x34>)
 800c89a:	4808      	ldr	r0, [pc, #32]	@ (800c8bc <USBD_FS_ProductStrDescriptor+0x38>)
 800c89c:	f7fc fdea 	bl	8009474 <USBD_GetString>
 800c8a0:	e004      	b.n	800c8ac <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c8a2:	683a      	ldr	r2, [r7, #0]
 800c8a4:	4904      	ldr	r1, [pc, #16]	@ (800c8b8 <USBD_FS_ProductStrDescriptor+0x34>)
 800c8a6:	4805      	ldr	r0, [pc, #20]	@ (800c8bc <USBD_FS_ProductStrDescriptor+0x38>)
 800c8a8:	f7fc fde4 	bl	8009474 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c8ac:	4b02      	ldr	r3, [pc, #8]	@ (800c8b8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	3708      	adds	r7, #8
 800c8b2:	46bd      	mov	sp, r7
 800c8b4:	bd80      	pop	{r7, pc}
 800c8b6:	bf00      	nop
 800c8b8:	2000669c 	.word	0x2000669c
 800c8bc:	0800d2b8 	.word	0x0800d2b8

0800c8c0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b082      	sub	sp, #8
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	4603      	mov	r3, r0
 800c8c8:	6039      	str	r1, [r7, #0]
 800c8ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c8cc:	683a      	ldr	r2, [r7, #0]
 800c8ce:	4904      	ldr	r1, [pc, #16]	@ (800c8e0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c8d0:	4804      	ldr	r0, [pc, #16]	@ (800c8e4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c8d2:	f7fc fdcf 	bl	8009474 <USBD_GetString>
  return USBD_StrDesc;
 800c8d6:	4b02      	ldr	r3, [pc, #8]	@ (800c8e0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c8d8:	4618      	mov	r0, r3
 800c8da:	3708      	adds	r7, #8
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	bd80      	pop	{r7, pc}
 800c8e0:	2000669c 	.word	0x2000669c
 800c8e4:	0800d2d0 	.word	0x0800d2d0

0800c8e8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c8e8:	b580      	push	{r7, lr}
 800c8ea:	b082      	sub	sp, #8
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	4603      	mov	r3, r0
 800c8f0:	6039      	str	r1, [r7, #0]
 800c8f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c8f4:	683b      	ldr	r3, [r7, #0]
 800c8f6:	221a      	movs	r2, #26
 800c8f8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c8fa:	f000 f843 	bl	800c984 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c8fe:	4b02      	ldr	r3, [pc, #8]	@ (800c908 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c900:	4618      	mov	r0, r3
 800c902:	3708      	adds	r7, #8
 800c904:	46bd      	mov	sp, r7
 800c906:	bd80      	pop	{r7, pc}
 800c908:	200000e4 	.word	0x200000e4

0800c90c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c90c:	b580      	push	{r7, lr}
 800c90e:	b082      	sub	sp, #8
 800c910:	af00      	add	r7, sp, #0
 800c912:	4603      	mov	r3, r0
 800c914:	6039      	str	r1, [r7, #0]
 800c916:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c918:	79fb      	ldrb	r3, [r7, #7]
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d105      	bne.n	800c92a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c91e:	683a      	ldr	r2, [r7, #0]
 800c920:	4907      	ldr	r1, [pc, #28]	@ (800c940 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c922:	4808      	ldr	r0, [pc, #32]	@ (800c944 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c924:	f7fc fda6 	bl	8009474 <USBD_GetString>
 800c928:	e004      	b.n	800c934 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c92a:	683a      	ldr	r2, [r7, #0]
 800c92c:	4904      	ldr	r1, [pc, #16]	@ (800c940 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c92e:	4805      	ldr	r0, [pc, #20]	@ (800c944 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c930:	f7fc fda0 	bl	8009474 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c934:	4b02      	ldr	r3, [pc, #8]	@ (800c940 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c936:	4618      	mov	r0, r3
 800c938:	3708      	adds	r7, #8
 800c93a:	46bd      	mov	sp, r7
 800c93c:	bd80      	pop	{r7, pc}
 800c93e:	bf00      	nop
 800c940:	2000669c 	.word	0x2000669c
 800c944:	0800d2e4 	.word	0x0800d2e4

0800c948 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b082      	sub	sp, #8
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	4603      	mov	r3, r0
 800c950:	6039      	str	r1, [r7, #0]
 800c952:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c954:	79fb      	ldrb	r3, [r7, #7]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d105      	bne.n	800c966 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c95a:	683a      	ldr	r2, [r7, #0]
 800c95c:	4907      	ldr	r1, [pc, #28]	@ (800c97c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c95e:	4808      	ldr	r0, [pc, #32]	@ (800c980 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c960:	f7fc fd88 	bl	8009474 <USBD_GetString>
 800c964:	e004      	b.n	800c970 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c966:	683a      	ldr	r2, [r7, #0]
 800c968:	4904      	ldr	r1, [pc, #16]	@ (800c97c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c96a:	4805      	ldr	r0, [pc, #20]	@ (800c980 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c96c:	f7fc fd82 	bl	8009474 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c970:	4b02      	ldr	r3, [pc, #8]	@ (800c97c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c972:	4618      	mov	r0, r3
 800c974:	3708      	adds	r7, #8
 800c976:	46bd      	mov	sp, r7
 800c978:	bd80      	pop	{r7, pc}
 800c97a:	bf00      	nop
 800c97c:	2000669c 	.word	0x2000669c
 800c980:	0800d2f0 	.word	0x0800d2f0

0800c984 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c984:	b580      	push	{r7, lr}
 800c986:	b084      	sub	sp, #16
 800c988:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c98a:	4b0f      	ldr	r3, [pc, #60]	@ (800c9c8 <Get_SerialNum+0x44>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c990:	4b0e      	ldr	r3, [pc, #56]	@ (800c9cc <Get_SerialNum+0x48>)
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c996:	4b0e      	ldr	r3, [pc, #56]	@ (800c9d0 <Get_SerialNum+0x4c>)
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c99c:	68fa      	ldr	r2, [r7, #12]
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	4413      	add	r3, r2
 800c9a2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d009      	beq.n	800c9be <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c9aa:	2208      	movs	r2, #8
 800c9ac:	4909      	ldr	r1, [pc, #36]	@ (800c9d4 <Get_SerialNum+0x50>)
 800c9ae:	68f8      	ldr	r0, [r7, #12]
 800c9b0:	f000 f814 	bl	800c9dc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c9b4:	2204      	movs	r2, #4
 800c9b6:	4908      	ldr	r1, [pc, #32]	@ (800c9d8 <Get_SerialNum+0x54>)
 800c9b8:	68b8      	ldr	r0, [r7, #8]
 800c9ba:	f000 f80f 	bl	800c9dc <IntToUnicode>
  }
}
 800c9be:	bf00      	nop
 800c9c0:	3710      	adds	r7, #16
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	bd80      	pop	{r7, pc}
 800c9c6:	bf00      	nop
 800c9c8:	1fff7a10 	.word	0x1fff7a10
 800c9cc:	1fff7a14 	.word	0x1fff7a14
 800c9d0:	1fff7a18 	.word	0x1fff7a18
 800c9d4:	200000e6 	.word	0x200000e6
 800c9d8:	200000f6 	.word	0x200000f6

0800c9dc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c9dc:	b480      	push	{r7}
 800c9de:	b087      	sub	sp, #28
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	60f8      	str	r0, [r7, #12]
 800c9e4:	60b9      	str	r1, [r7, #8]
 800c9e6:	4613      	mov	r3, r2
 800c9e8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c9ee:	2300      	movs	r3, #0
 800c9f0:	75fb      	strb	r3, [r7, #23]
 800c9f2:	e027      	b.n	800ca44 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	0f1b      	lsrs	r3, r3, #28
 800c9f8:	2b09      	cmp	r3, #9
 800c9fa:	d80b      	bhi.n	800ca14 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	0f1b      	lsrs	r3, r3, #28
 800ca00:	b2da      	uxtb	r2, r3
 800ca02:	7dfb      	ldrb	r3, [r7, #23]
 800ca04:	005b      	lsls	r3, r3, #1
 800ca06:	4619      	mov	r1, r3
 800ca08:	68bb      	ldr	r3, [r7, #8]
 800ca0a:	440b      	add	r3, r1
 800ca0c:	3230      	adds	r2, #48	@ 0x30
 800ca0e:	b2d2      	uxtb	r2, r2
 800ca10:	701a      	strb	r2, [r3, #0]
 800ca12:	e00a      	b.n	800ca2a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	0f1b      	lsrs	r3, r3, #28
 800ca18:	b2da      	uxtb	r2, r3
 800ca1a:	7dfb      	ldrb	r3, [r7, #23]
 800ca1c:	005b      	lsls	r3, r3, #1
 800ca1e:	4619      	mov	r1, r3
 800ca20:	68bb      	ldr	r3, [r7, #8]
 800ca22:	440b      	add	r3, r1
 800ca24:	3237      	adds	r2, #55	@ 0x37
 800ca26:	b2d2      	uxtb	r2, r2
 800ca28:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	011b      	lsls	r3, r3, #4
 800ca2e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ca30:	7dfb      	ldrb	r3, [r7, #23]
 800ca32:	005b      	lsls	r3, r3, #1
 800ca34:	3301      	adds	r3, #1
 800ca36:	68ba      	ldr	r2, [r7, #8]
 800ca38:	4413      	add	r3, r2
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ca3e:	7dfb      	ldrb	r3, [r7, #23]
 800ca40:	3301      	adds	r3, #1
 800ca42:	75fb      	strb	r3, [r7, #23]
 800ca44:	7dfa      	ldrb	r2, [r7, #23]
 800ca46:	79fb      	ldrb	r3, [r7, #7]
 800ca48:	429a      	cmp	r2, r3
 800ca4a:	d3d3      	bcc.n	800c9f4 <IntToUnicode+0x18>
  }
}
 800ca4c:	bf00      	nop
 800ca4e:	bf00      	nop
 800ca50:	371c      	adds	r7, #28
 800ca52:	46bd      	mov	sp, r7
 800ca54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca58:	4770      	bx	lr
	...

0800ca5c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ca5c:	b580      	push	{r7, lr}
 800ca5e:	b08a      	sub	sp, #40	@ 0x28
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ca64:	f107 0314 	add.w	r3, r7, #20
 800ca68:	2200      	movs	r2, #0
 800ca6a:	601a      	str	r2, [r3, #0]
 800ca6c:	605a      	str	r2, [r3, #4]
 800ca6e:	609a      	str	r2, [r3, #8]
 800ca70:	60da      	str	r2, [r3, #12]
 800ca72:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ca7c:	d13a      	bne.n	800caf4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ca7e:	2300      	movs	r3, #0
 800ca80:	613b      	str	r3, [r7, #16]
 800ca82:	4b1e      	ldr	r3, [pc, #120]	@ (800cafc <HAL_PCD_MspInit+0xa0>)
 800ca84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca86:	4a1d      	ldr	r2, [pc, #116]	@ (800cafc <HAL_PCD_MspInit+0xa0>)
 800ca88:	f043 0301 	orr.w	r3, r3, #1
 800ca8c:	6313      	str	r3, [r2, #48]	@ 0x30
 800ca8e:	4b1b      	ldr	r3, [pc, #108]	@ (800cafc <HAL_PCD_MspInit+0xa0>)
 800ca90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca92:	f003 0301 	and.w	r3, r3, #1
 800ca96:	613b      	str	r3, [r7, #16]
 800ca98:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ca9a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800ca9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800caa0:	2302      	movs	r3, #2
 800caa2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800caa4:	2300      	movs	r3, #0
 800caa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800caa8:	2303      	movs	r3, #3
 800caaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800caac:	230a      	movs	r3, #10
 800caae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cab0:	f107 0314 	add.w	r3, r7, #20
 800cab4:	4619      	mov	r1, r3
 800cab6:	4812      	ldr	r0, [pc, #72]	@ (800cb00 <HAL_PCD_MspInit+0xa4>)
 800cab8:	f7f6 f94e 	bl	8002d58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800cabc:	4b0f      	ldr	r3, [pc, #60]	@ (800cafc <HAL_PCD_MspInit+0xa0>)
 800cabe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cac0:	4a0e      	ldr	r2, [pc, #56]	@ (800cafc <HAL_PCD_MspInit+0xa0>)
 800cac2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cac6:	6353      	str	r3, [r2, #52]	@ 0x34
 800cac8:	2300      	movs	r3, #0
 800caca:	60fb      	str	r3, [r7, #12]
 800cacc:	4b0b      	ldr	r3, [pc, #44]	@ (800cafc <HAL_PCD_MspInit+0xa0>)
 800cace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cad0:	4a0a      	ldr	r2, [pc, #40]	@ (800cafc <HAL_PCD_MspInit+0xa0>)
 800cad2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cad6:	6453      	str	r3, [r2, #68]	@ 0x44
 800cad8:	4b08      	ldr	r3, [pc, #32]	@ (800cafc <HAL_PCD_MspInit+0xa0>)
 800cada:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cadc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cae0:	60fb      	str	r3, [r7, #12]
 800cae2:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800cae4:	2200      	movs	r2, #0
 800cae6:	2105      	movs	r1, #5
 800cae8:	2043      	movs	r0, #67	@ 0x43
 800caea:	f7f5 fe21 	bl	8002730 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800caee:	2043      	movs	r0, #67	@ 0x43
 800caf0:	f7f5 fe3a 	bl	8002768 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800caf4:	bf00      	nop
 800caf6:	3728      	adds	r7, #40	@ 0x28
 800caf8:	46bd      	mov	sp, r7
 800cafa:	bd80      	pop	{r7, pc}
 800cafc:	40023800 	.word	0x40023800
 800cb00:	40020000 	.word	0x40020000

0800cb04 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb04:	b580      	push	{r7, lr}
 800cb06:	b082      	sub	sp, #8
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cb18:	4619      	mov	r1, r3
 800cb1a:	4610      	mov	r0, r2
 800cb1c:	f7fb fb31 	bl	8008182 <USBD_LL_SetupStage>
}
 800cb20:	bf00      	nop
 800cb22:	3708      	adds	r7, #8
 800cb24:	46bd      	mov	sp, r7
 800cb26:	bd80      	pop	{r7, pc}

0800cb28 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb28:	b580      	push	{r7, lr}
 800cb2a:	b082      	sub	sp, #8
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	6078      	str	r0, [r7, #4]
 800cb30:	460b      	mov	r3, r1
 800cb32:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800cb3a:	78fa      	ldrb	r2, [r7, #3]
 800cb3c:	6879      	ldr	r1, [r7, #4]
 800cb3e:	4613      	mov	r3, r2
 800cb40:	00db      	lsls	r3, r3, #3
 800cb42:	4413      	add	r3, r2
 800cb44:	009b      	lsls	r3, r3, #2
 800cb46:	440b      	add	r3, r1
 800cb48:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800cb4c:	681a      	ldr	r2, [r3, #0]
 800cb4e:	78fb      	ldrb	r3, [r7, #3]
 800cb50:	4619      	mov	r1, r3
 800cb52:	f7fb fb6b 	bl	800822c <USBD_LL_DataOutStage>
}
 800cb56:	bf00      	nop
 800cb58:	3708      	adds	r7, #8
 800cb5a:	46bd      	mov	sp, r7
 800cb5c:	bd80      	pop	{r7, pc}

0800cb5e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb5e:	b580      	push	{r7, lr}
 800cb60:	b082      	sub	sp, #8
 800cb62:	af00      	add	r7, sp, #0
 800cb64:	6078      	str	r0, [r7, #4]
 800cb66:	460b      	mov	r3, r1
 800cb68:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800cb70:	78fa      	ldrb	r2, [r7, #3]
 800cb72:	6879      	ldr	r1, [r7, #4]
 800cb74:	4613      	mov	r3, r2
 800cb76:	00db      	lsls	r3, r3, #3
 800cb78:	4413      	add	r3, r2
 800cb7a:	009b      	lsls	r3, r3, #2
 800cb7c:	440b      	add	r3, r1
 800cb7e:	3320      	adds	r3, #32
 800cb80:	681a      	ldr	r2, [r3, #0]
 800cb82:	78fb      	ldrb	r3, [r7, #3]
 800cb84:	4619      	mov	r1, r3
 800cb86:	f7fb fc0d 	bl	80083a4 <USBD_LL_DataInStage>
}
 800cb8a:	bf00      	nop
 800cb8c:	3708      	adds	r7, #8
 800cb8e:	46bd      	mov	sp, r7
 800cb90:	bd80      	pop	{r7, pc}

0800cb92 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cb92:	b580      	push	{r7, lr}
 800cb94:	b082      	sub	sp, #8
 800cb96:	af00      	add	r7, sp, #0
 800cb98:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cba0:	4618      	mov	r0, r3
 800cba2:	f7fb fd51 	bl	8008648 <USBD_LL_SOF>
}
 800cba6:	bf00      	nop
 800cba8:	3708      	adds	r7, #8
 800cbaa:	46bd      	mov	sp, r7
 800cbac:	bd80      	pop	{r7, pc}

0800cbae <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cbae:	b580      	push	{r7, lr}
 800cbb0:	b084      	sub	sp, #16
 800cbb2:	af00      	add	r7, sp, #0
 800cbb4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cbb6:	2301      	movs	r3, #1
 800cbb8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	79db      	ldrb	r3, [r3, #7]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d102      	bne.n	800cbc8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	73fb      	strb	r3, [r7, #15]
 800cbc6:	e008      	b.n	800cbda <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	79db      	ldrb	r3, [r3, #7]
 800cbcc:	2b02      	cmp	r3, #2
 800cbce:	d102      	bne.n	800cbd6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800cbd0:	2301      	movs	r3, #1
 800cbd2:	73fb      	strb	r3, [r7, #15]
 800cbd4:	e001      	b.n	800cbda <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800cbd6:	f7f4 fcc1 	bl	800155c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cbe0:	7bfa      	ldrb	r2, [r7, #15]
 800cbe2:	4611      	mov	r1, r2
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	f7fb fceb 	bl	80085c0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cbf0:	4618      	mov	r0, r3
 800cbf2:	f7fb fc92 	bl	800851a <USBD_LL_Reset>
}
 800cbf6:	bf00      	nop
 800cbf8:	3710      	adds	r7, #16
 800cbfa:	46bd      	mov	sp, r7
 800cbfc:	bd80      	pop	{r7, pc}
	...

0800cc00 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc00:	b580      	push	{r7, lr}
 800cc02:	b082      	sub	sp, #8
 800cc04:	af00      	add	r7, sp, #0
 800cc06:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cc0e:	4618      	mov	r0, r3
 800cc10:	f7fb fce6 	bl	80085e0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	687a      	ldr	r2, [r7, #4]
 800cc20:	6812      	ldr	r2, [r2, #0]
 800cc22:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cc26:	f043 0301 	orr.w	r3, r3, #1
 800cc2a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	7adb      	ldrb	r3, [r3, #11]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d005      	beq.n	800cc40 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cc34:	4b04      	ldr	r3, [pc, #16]	@ (800cc48 <HAL_PCD_SuspendCallback+0x48>)
 800cc36:	691b      	ldr	r3, [r3, #16]
 800cc38:	4a03      	ldr	r2, [pc, #12]	@ (800cc48 <HAL_PCD_SuspendCallback+0x48>)
 800cc3a:	f043 0306 	orr.w	r3, r3, #6
 800cc3e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800cc40:	bf00      	nop
 800cc42:	3708      	adds	r7, #8
 800cc44:	46bd      	mov	sp, r7
 800cc46:	bd80      	pop	{r7, pc}
 800cc48:	e000ed00 	.word	0xe000ed00

0800cc4c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b082      	sub	sp, #8
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cc5a:	4618      	mov	r0, r3
 800cc5c:	f7fb fcdc 	bl	8008618 <USBD_LL_Resume>
}
 800cc60:	bf00      	nop
 800cc62:	3708      	adds	r7, #8
 800cc64:	46bd      	mov	sp, r7
 800cc66:	bd80      	pop	{r7, pc}

0800cc68 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b082      	sub	sp, #8
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	6078      	str	r0, [r7, #4]
 800cc70:	460b      	mov	r3, r1
 800cc72:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cc7a:	78fa      	ldrb	r2, [r7, #3]
 800cc7c:	4611      	mov	r1, r2
 800cc7e:	4618      	mov	r0, r3
 800cc80:	f7fb fd34 	bl	80086ec <USBD_LL_IsoOUTIncomplete>
}
 800cc84:	bf00      	nop
 800cc86:	3708      	adds	r7, #8
 800cc88:	46bd      	mov	sp, r7
 800cc8a:	bd80      	pop	{r7, pc}

0800cc8c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b082      	sub	sp, #8
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	6078      	str	r0, [r7, #4]
 800cc94:	460b      	mov	r3, r1
 800cc96:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cc9e:	78fa      	ldrb	r2, [r7, #3]
 800cca0:	4611      	mov	r1, r2
 800cca2:	4618      	mov	r0, r3
 800cca4:	f7fb fcf0 	bl	8008688 <USBD_LL_IsoINIncomplete>
}
 800cca8:	bf00      	nop
 800ccaa:	3708      	adds	r7, #8
 800ccac:	46bd      	mov	sp, r7
 800ccae:	bd80      	pop	{r7, pc}

0800ccb0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ccb0:	b580      	push	{r7, lr}
 800ccb2:	b082      	sub	sp, #8
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ccbe:	4618      	mov	r0, r3
 800ccc0:	f7fb fd46 	bl	8008750 <USBD_LL_DevConnected>
}
 800ccc4:	bf00      	nop
 800ccc6:	3708      	adds	r7, #8
 800ccc8:	46bd      	mov	sp, r7
 800ccca:	bd80      	pop	{r7, pc}

0800cccc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cccc:	b580      	push	{r7, lr}
 800ccce:	b082      	sub	sp, #8
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ccda:	4618      	mov	r0, r3
 800ccdc:	f7fb fd43 	bl	8008766 <USBD_LL_DevDisconnected>
}
 800cce0:	bf00      	nop
 800cce2:	3708      	adds	r7, #8
 800cce4:	46bd      	mov	sp, r7
 800cce6:	bd80      	pop	{r7, pc}

0800cce8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800cce8:	b580      	push	{r7, lr}
 800ccea:	b082      	sub	sp, #8
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	781b      	ldrb	r3, [r3, #0]
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d13c      	bne.n	800cd72 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ccf8:	4a20      	ldr	r2, [pc, #128]	@ (800cd7c <USBD_LL_Init+0x94>)
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	4a1e      	ldr	r2, [pc, #120]	@ (800cd7c <USBD_LL_Init+0x94>)
 800cd04:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800cd08:	4b1c      	ldr	r3, [pc, #112]	@ (800cd7c <USBD_LL_Init+0x94>)
 800cd0a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800cd0e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800cd10:	4b1a      	ldr	r3, [pc, #104]	@ (800cd7c <USBD_LL_Init+0x94>)
 800cd12:	2204      	movs	r2, #4
 800cd14:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800cd16:	4b19      	ldr	r3, [pc, #100]	@ (800cd7c <USBD_LL_Init+0x94>)
 800cd18:	2202      	movs	r2, #2
 800cd1a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800cd1c:	4b17      	ldr	r3, [pc, #92]	@ (800cd7c <USBD_LL_Init+0x94>)
 800cd1e:	2200      	movs	r2, #0
 800cd20:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800cd22:	4b16      	ldr	r3, [pc, #88]	@ (800cd7c <USBD_LL_Init+0x94>)
 800cd24:	2202      	movs	r2, #2
 800cd26:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800cd28:	4b14      	ldr	r3, [pc, #80]	@ (800cd7c <USBD_LL_Init+0x94>)
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800cd2e:	4b13      	ldr	r3, [pc, #76]	@ (800cd7c <USBD_LL_Init+0x94>)
 800cd30:	2200      	movs	r2, #0
 800cd32:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800cd34:	4b11      	ldr	r3, [pc, #68]	@ (800cd7c <USBD_LL_Init+0x94>)
 800cd36:	2200      	movs	r2, #0
 800cd38:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800cd3a:	4b10      	ldr	r3, [pc, #64]	@ (800cd7c <USBD_LL_Init+0x94>)
 800cd3c:	2200      	movs	r2, #0
 800cd3e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800cd40:	4b0e      	ldr	r3, [pc, #56]	@ (800cd7c <USBD_LL_Init+0x94>)
 800cd42:	2200      	movs	r2, #0
 800cd44:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800cd46:	480d      	ldr	r0, [pc, #52]	@ (800cd7c <USBD_LL_Init+0x94>)
 800cd48:	f7f6 f9d5 	bl	80030f6 <HAL_PCD_Init>
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d001      	beq.n	800cd56 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800cd52:	f7f4 fc03 	bl	800155c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800cd56:	2180      	movs	r1, #128	@ 0x80
 800cd58:	4808      	ldr	r0, [pc, #32]	@ (800cd7c <USBD_LL_Init+0x94>)
 800cd5a:	f7f7 fc02 	bl	8004562 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800cd5e:	2240      	movs	r2, #64	@ 0x40
 800cd60:	2100      	movs	r1, #0
 800cd62:	4806      	ldr	r0, [pc, #24]	@ (800cd7c <USBD_LL_Init+0x94>)
 800cd64:	f7f7 fbb6 	bl	80044d4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800cd68:	2280      	movs	r2, #128	@ 0x80
 800cd6a:	2101      	movs	r1, #1
 800cd6c:	4803      	ldr	r0, [pc, #12]	@ (800cd7c <USBD_LL_Init+0x94>)
 800cd6e:	f7f7 fbb1 	bl	80044d4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800cd72:	2300      	movs	r3, #0
}
 800cd74:	4618      	mov	r0, r3
 800cd76:	3708      	adds	r7, #8
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	bd80      	pop	{r7, pc}
 800cd7c:	2000689c 	.word	0x2000689c

0800cd80 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800cd80:	b580      	push	{r7, lr}
 800cd82:	b084      	sub	sp, #16
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd88:	2300      	movs	r3, #0
 800cd8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cd8c:	2300      	movs	r3, #0
 800cd8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cd96:	4618      	mov	r0, r3
 800cd98:	f7f6 fabc 	bl	8003314 <HAL_PCD_Start>
 800cd9c:	4603      	mov	r3, r0
 800cd9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cda0:	7bfb      	ldrb	r3, [r7, #15]
 800cda2:	4618      	mov	r0, r3
 800cda4:	f000 f942 	bl	800d02c <USBD_Get_USB_Status>
 800cda8:	4603      	mov	r3, r0
 800cdaa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cdac:	7bbb      	ldrb	r3, [r7, #14]
}
 800cdae:	4618      	mov	r0, r3
 800cdb0:	3710      	adds	r7, #16
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	bd80      	pop	{r7, pc}

0800cdb6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800cdb6:	b580      	push	{r7, lr}
 800cdb8:	b084      	sub	sp, #16
 800cdba:	af00      	add	r7, sp, #0
 800cdbc:	6078      	str	r0, [r7, #4]
 800cdbe:	4608      	mov	r0, r1
 800cdc0:	4611      	mov	r1, r2
 800cdc2:	461a      	mov	r2, r3
 800cdc4:	4603      	mov	r3, r0
 800cdc6:	70fb      	strb	r3, [r7, #3]
 800cdc8:	460b      	mov	r3, r1
 800cdca:	70bb      	strb	r3, [r7, #2]
 800cdcc:	4613      	mov	r3, r2
 800cdce:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cdde:	78bb      	ldrb	r3, [r7, #2]
 800cde0:	883a      	ldrh	r2, [r7, #0]
 800cde2:	78f9      	ldrb	r1, [r7, #3]
 800cde4:	f7f6 ff90 	bl	8003d08 <HAL_PCD_EP_Open>
 800cde8:	4603      	mov	r3, r0
 800cdea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cdec:	7bfb      	ldrb	r3, [r7, #15]
 800cdee:	4618      	mov	r0, r3
 800cdf0:	f000 f91c 	bl	800d02c <USBD_Get_USB_Status>
 800cdf4:	4603      	mov	r3, r0
 800cdf6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cdf8:	7bbb      	ldrb	r3, [r7, #14]
}
 800cdfa:	4618      	mov	r0, r3
 800cdfc:	3710      	adds	r7, #16
 800cdfe:	46bd      	mov	sp, r7
 800ce00:	bd80      	pop	{r7, pc}

0800ce02 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ce02:	b580      	push	{r7, lr}
 800ce04:	b084      	sub	sp, #16
 800ce06:	af00      	add	r7, sp, #0
 800ce08:	6078      	str	r0, [r7, #4]
 800ce0a:	460b      	mov	r3, r1
 800ce0c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce0e:	2300      	movs	r3, #0
 800ce10:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce12:	2300      	movs	r3, #0
 800ce14:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ce1c:	78fa      	ldrb	r2, [r7, #3]
 800ce1e:	4611      	mov	r1, r2
 800ce20:	4618      	mov	r0, r3
 800ce22:	f7f6 ffdb 	bl	8003ddc <HAL_PCD_EP_Close>
 800ce26:	4603      	mov	r3, r0
 800ce28:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce2a:	7bfb      	ldrb	r3, [r7, #15]
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	f000 f8fd 	bl	800d02c <USBD_Get_USB_Status>
 800ce32:	4603      	mov	r3, r0
 800ce34:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ce36:	7bbb      	ldrb	r3, [r7, #14]
}
 800ce38:	4618      	mov	r0, r3
 800ce3a:	3710      	adds	r7, #16
 800ce3c:	46bd      	mov	sp, r7
 800ce3e:	bd80      	pop	{r7, pc}

0800ce40 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ce40:	b580      	push	{r7, lr}
 800ce42:	b084      	sub	sp, #16
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	6078      	str	r0, [r7, #4]
 800ce48:	460b      	mov	r3, r1
 800ce4a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce50:	2300      	movs	r3, #0
 800ce52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ce5a:	78fa      	ldrb	r2, [r7, #3]
 800ce5c:	4611      	mov	r1, r2
 800ce5e:	4618      	mov	r0, r3
 800ce60:	f7f7 f893 	bl	8003f8a <HAL_PCD_EP_SetStall>
 800ce64:	4603      	mov	r3, r0
 800ce66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ce68:	7bfb      	ldrb	r3, [r7, #15]
 800ce6a:	4618      	mov	r0, r3
 800ce6c:	f000 f8de 	bl	800d02c <USBD_Get_USB_Status>
 800ce70:	4603      	mov	r3, r0
 800ce72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ce74:	7bbb      	ldrb	r3, [r7, #14]
}
 800ce76:	4618      	mov	r0, r3
 800ce78:	3710      	adds	r7, #16
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	bd80      	pop	{r7, pc}

0800ce7e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ce7e:	b580      	push	{r7, lr}
 800ce80:	b084      	sub	sp, #16
 800ce82:	af00      	add	r7, sp, #0
 800ce84:	6078      	str	r0, [r7, #4]
 800ce86:	460b      	mov	r3, r1
 800ce88:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ce8e:	2300      	movs	r3, #0
 800ce90:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ce98:	78fa      	ldrb	r2, [r7, #3]
 800ce9a:	4611      	mov	r1, r2
 800ce9c:	4618      	mov	r0, r3
 800ce9e:	f7f7 f8d7 	bl	8004050 <HAL_PCD_EP_ClrStall>
 800cea2:	4603      	mov	r3, r0
 800cea4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cea6:	7bfb      	ldrb	r3, [r7, #15]
 800cea8:	4618      	mov	r0, r3
 800ceaa:	f000 f8bf 	bl	800d02c <USBD_Get_USB_Status>
 800ceae:	4603      	mov	r3, r0
 800ceb0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ceb2:	7bbb      	ldrb	r3, [r7, #14]
}
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	3710      	adds	r7, #16
 800ceb8:	46bd      	mov	sp, r7
 800ceba:	bd80      	pop	{r7, pc}

0800cebc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cebc:	b480      	push	{r7}
 800cebe:	b085      	sub	sp, #20
 800cec0:	af00      	add	r7, sp, #0
 800cec2:	6078      	str	r0, [r7, #4]
 800cec4:	460b      	mov	r3, r1
 800cec6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cece:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ced0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	da0b      	bge.n	800cef0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ced8:	78fb      	ldrb	r3, [r7, #3]
 800ceda:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cede:	68f9      	ldr	r1, [r7, #12]
 800cee0:	4613      	mov	r3, r2
 800cee2:	00db      	lsls	r3, r3, #3
 800cee4:	4413      	add	r3, r2
 800cee6:	009b      	lsls	r3, r3, #2
 800cee8:	440b      	add	r3, r1
 800ceea:	3316      	adds	r3, #22
 800ceec:	781b      	ldrb	r3, [r3, #0]
 800ceee:	e00b      	b.n	800cf08 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800cef0:	78fb      	ldrb	r3, [r7, #3]
 800cef2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cef6:	68f9      	ldr	r1, [r7, #12]
 800cef8:	4613      	mov	r3, r2
 800cefa:	00db      	lsls	r3, r3, #3
 800cefc:	4413      	add	r3, r2
 800cefe:	009b      	lsls	r3, r3, #2
 800cf00:	440b      	add	r3, r1
 800cf02:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800cf06:	781b      	ldrb	r3, [r3, #0]
  }
}
 800cf08:	4618      	mov	r0, r3
 800cf0a:	3714      	adds	r7, #20
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf12:	4770      	bx	lr

0800cf14 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800cf14:	b580      	push	{r7, lr}
 800cf16:	b084      	sub	sp, #16
 800cf18:	af00      	add	r7, sp, #0
 800cf1a:	6078      	str	r0, [r7, #4]
 800cf1c:	460b      	mov	r3, r1
 800cf1e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf20:	2300      	movs	r3, #0
 800cf22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf24:	2300      	movs	r3, #0
 800cf26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cf2e:	78fa      	ldrb	r2, [r7, #3]
 800cf30:	4611      	mov	r1, r2
 800cf32:	4618      	mov	r0, r3
 800cf34:	f7f6 fec4 	bl	8003cc0 <HAL_PCD_SetAddress>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf3c:	7bfb      	ldrb	r3, [r7, #15]
 800cf3e:	4618      	mov	r0, r3
 800cf40:	f000 f874 	bl	800d02c <USBD_Get_USB_Status>
 800cf44:	4603      	mov	r3, r0
 800cf46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cf48:	7bbb      	ldrb	r3, [r7, #14]
}
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	3710      	adds	r7, #16
 800cf4e:	46bd      	mov	sp, r7
 800cf50:	bd80      	pop	{r7, pc}

0800cf52 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cf52:	b580      	push	{r7, lr}
 800cf54:	b086      	sub	sp, #24
 800cf56:	af00      	add	r7, sp, #0
 800cf58:	60f8      	str	r0, [r7, #12]
 800cf5a:	607a      	str	r2, [r7, #4]
 800cf5c:	603b      	str	r3, [r7, #0]
 800cf5e:	460b      	mov	r3, r1
 800cf60:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf62:	2300      	movs	r3, #0
 800cf64:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf66:	2300      	movs	r3, #0
 800cf68:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cf70:	7af9      	ldrb	r1, [r7, #11]
 800cf72:	683b      	ldr	r3, [r7, #0]
 800cf74:	687a      	ldr	r2, [r7, #4]
 800cf76:	f7f6 ffce 	bl	8003f16 <HAL_PCD_EP_Transmit>
 800cf7a:	4603      	mov	r3, r0
 800cf7c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf7e:	7dfb      	ldrb	r3, [r7, #23]
 800cf80:	4618      	mov	r0, r3
 800cf82:	f000 f853 	bl	800d02c <USBD_Get_USB_Status>
 800cf86:	4603      	mov	r3, r0
 800cf88:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cf8a:	7dbb      	ldrb	r3, [r7, #22]
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	3718      	adds	r7, #24
 800cf90:	46bd      	mov	sp, r7
 800cf92:	bd80      	pop	{r7, pc}

0800cf94 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b086      	sub	sp, #24
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	60f8      	str	r0, [r7, #12]
 800cf9c:	607a      	str	r2, [r7, #4]
 800cf9e:	603b      	str	r3, [r7, #0]
 800cfa0:	460b      	mov	r3, r1
 800cfa2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cfb2:	7af9      	ldrb	r1, [r7, #11]
 800cfb4:	683b      	ldr	r3, [r7, #0]
 800cfb6:	687a      	ldr	r2, [r7, #4]
 800cfb8:	f7f6 ff5a 	bl	8003e70 <HAL_PCD_EP_Receive>
 800cfbc:	4603      	mov	r3, r0
 800cfbe:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cfc0:	7dfb      	ldrb	r3, [r7, #23]
 800cfc2:	4618      	mov	r0, r3
 800cfc4:	f000 f832 	bl	800d02c <USBD_Get_USB_Status>
 800cfc8:	4603      	mov	r3, r0
 800cfca:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800cfcc:	7dbb      	ldrb	r3, [r7, #22]
}
 800cfce:	4618      	mov	r0, r3
 800cfd0:	3718      	adds	r7, #24
 800cfd2:	46bd      	mov	sp, r7
 800cfd4:	bd80      	pop	{r7, pc}

0800cfd6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cfd6:	b580      	push	{r7, lr}
 800cfd8:	b082      	sub	sp, #8
 800cfda:	af00      	add	r7, sp, #0
 800cfdc:	6078      	str	r0, [r7, #4]
 800cfde:	460b      	mov	r3, r1
 800cfe0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cfe8:	78fa      	ldrb	r2, [r7, #3]
 800cfea:	4611      	mov	r1, r2
 800cfec:	4618      	mov	r0, r3
 800cfee:	f7f6 ff7a 	bl	8003ee6 <HAL_PCD_EP_GetRxCount>
 800cff2:	4603      	mov	r3, r0
}
 800cff4:	4618      	mov	r0, r3
 800cff6:	3708      	adds	r7, #8
 800cff8:	46bd      	mov	sp, r7
 800cffa:	bd80      	pop	{r7, pc}

0800cffc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800cffc:	b480      	push	{r7}
 800cffe:	b083      	sub	sp, #12
 800d000:	af00      	add	r7, sp, #0
 800d002:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d004:	4b03      	ldr	r3, [pc, #12]	@ (800d014 <USBD_static_malloc+0x18>)
}
 800d006:	4618      	mov	r0, r3
 800d008:	370c      	adds	r7, #12
 800d00a:	46bd      	mov	sp, r7
 800d00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d010:	4770      	bx	lr
 800d012:	bf00      	nop
 800d014:	20006d80 	.word	0x20006d80

0800d018 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d018:	b480      	push	{r7}
 800d01a:	b083      	sub	sp, #12
 800d01c:	af00      	add	r7, sp, #0
 800d01e:	6078      	str	r0, [r7, #4]

}
 800d020:	bf00      	nop
 800d022:	370c      	adds	r7, #12
 800d024:	46bd      	mov	sp, r7
 800d026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d02a:	4770      	bx	lr

0800d02c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d02c:	b480      	push	{r7}
 800d02e:	b085      	sub	sp, #20
 800d030:	af00      	add	r7, sp, #0
 800d032:	4603      	mov	r3, r0
 800d034:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d036:	2300      	movs	r3, #0
 800d038:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d03a:	79fb      	ldrb	r3, [r7, #7]
 800d03c:	2b03      	cmp	r3, #3
 800d03e:	d817      	bhi.n	800d070 <USBD_Get_USB_Status+0x44>
 800d040:	a201      	add	r2, pc, #4	@ (adr r2, 800d048 <USBD_Get_USB_Status+0x1c>)
 800d042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d046:	bf00      	nop
 800d048:	0800d059 	.word	0x0800d059
 800d04c:	0800d05f 	.word	0x0800d05f
 800d050:	0800d065 	.word	0x0800d065
 800d054:	0800d06b 	.word	0x0800d06b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d058:	2300      	movs	r3, #0
 800d05a:	73fb      	strb	r3, [r7, #15]
    break;
 800d05c:	e00b      	b.n	800d076 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d05e:	2303      	movs	r3, #3
 800d060:	73fb      	strb	r3, [r7, #15]
    break;
 800d062:	e008      	b.n	800d076 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d064:	2301      	movs	r3, #1
 800d066:	73fb      	strb	r3, [r7, #15]
    break;
 800d068:	e005      	b.n	800d076 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d06a:	2303      	movs	r3, #3
 800d06c:	73fb      	strb	r3, [r7, #15]
    break;
 800d06e:	e002      	b.n	800d076 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d070:	2303      	movs	r3, #3
 800d072:	73fb      	strb	r3, [r7, #15]
    break;
 800d074:	bf00      	nop
  }
  return usb_status;
 800d076:	7bfb      	ldrb	r3, [r7, #15]
}
 800d078:	4618      	mov	r0, r3
 800d07a:	3714      	adds	r7, #20
 800d07c:	46bd      	mov	sp, r7
 800d07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d082:	4770      	bx	lr

0800d084 <memset>:
 800d084:	4402      	add	r2, r0
 800d086:	4603      	mov	r3, r0
 800d088:	4293      	cmp	r3, r2
 800d08a:	d100      	bne.n	800d08e <memset+0xa>
 800d08c:	4770      	bx	lr
 800d08e:	f803 1b01 	strb.w	r1, [r3], #1
 800d092:	e7f9      	b.n	800d088 <memset+0x4>

0800d094 <_reclaim_reent>:
 800d094:	4b2d      	ldr	r3, [pc, #180]	@ (800d14c <_reclaim_reent+0xb8>)
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	4283      	cmp	r3, r0
 800d09a:	b570      	push	{r4, r5, r6, lr}
 800d09c:	4604      	mov	r4, r0
 800d09e:	d053      	beq.n	800d148 <_reclaim_reent+0xb4>
 800d0a0:	69c3      	ldr	r3, [r0, #28]
 800d0a2:	b31b      	cbz	r3, 800d0ec <_reclaim_reent+0x58>
 800d0a4:	68db      	ldr	r3, [r3, #12]
 800d0a6:	b163      	cbz	r3, 800d0c2 <_reclaim_reent+0x2e>
 800d0a8:	2500      	movs	r5, #0
 800d0aa:	69e3      	ldr	r3, [r4, #28]
 800d0ac:	68db      	ldr	r3, [r3, #12]
 800d0ae:	5959      	ldr	r1, [r3, r5]
 800d0b0:	b9b1      	cbnz	r1, 800d0e0 <_reclaim_reent+0x4c>
 800d0b2:	3504      	adds	r5, #4
 800d0b4:	2d80      	cmp	r5, #128	@ 0x80
 800d0b6:	d1f8      	bne.n	800d0aa <_reclaim_reent+0x16>
 800d0b8:	69e3      	ldr	r3, [r4, #28]
 800d0ba:	4620      	mov	r0, r4
 800d0bc:	68d9      	ldr	r1, [r3, #12]
 800d0be:	f000 f87b 	bl	800d1b8 <_free_r>
 800d0c2:	69e3      	ldr	r3, [r4, #28]
 800d0c4:	6819      	ldr	r1, [r3, #0]
 800d0c6:	b111      	cbz	r1, 800d0ce <_reclaim_reent+0x3a>
 800d0c8:	4620      	mov	r0, r4
 800d0ca:	f000 f875 	bl	800d1b8 <_free_r>
 800d0ce:	69e3      	ldr	r3, [r4, #28]
 800d0d0:	689d      	ldr	r5, [r3, #8]
 800d0d2:	b15d      	cbz	r5, 800d0ec <_reclaim_reent+0x58>
 800d0d4:	4629      	mov	r1, r5
 800d0d6:	4620      	mov	r0, r4
 800d0d8:	682d      	ldr	r5, [r5, #0]
 800d0da:	f000 f86d 	bl	800d1b8 <_free_r>
 800d0de:	e7f8      	b.n	800d0d2 <_reclaim_reent+0x3e>
 800d0e0:	680e      	ldr	r6, [r1, #0]
 800d0e2:	4620      	mov	r0, r4
 800d0e4:	f000 f868 	bl	800d1b8 <_free_r>
 800d0e8:	4631      	mov	r1, r6
 800d0ea:	e7e1      	b.n	800d0b0 <_reclaim_reent+0x1c>
 800d0ec:	6961      	ldr	r1, [r4, #20]
 800d0ee:	b111      	cbz	r1, 800d0f6 <_reclaim_reent+0x62>
 800d0f0:	4620      	mov	r0, r4
 800d0f2:	f000 f861 	bl	800d1b8 <_free_r>
 800d0f6:	69e1      	ldr	r1, [r4, #28]
 800d0f8:	b111      	cbz	r1, 800d100 <_reclaim_reent+0x6c>
 800d0fa:	4620      	mov	r0, r4
 800d0fc:	f000 f85c 	bl	800d1b8 <_free_r>
 800d100:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d102:	b111      	cbz	r1, 800d10a <_reclaim_reent+0x76>
 800d104:	4620      	mov	r0, r4
 800d106:	f000 f857 	bl	800d1b8 <_free_r>
 800d10a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d10c:	b111      	cbz	r1, 800d114 <_reclaim_reent+0x80>
 800d10e:	4620      	mov	r0, r4
 800d110:	f000 f852 	bl	800d1b8 <_free_r>
 800d114:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d116:	b111      	cbz	r1, 800d11e <_reclaim_reent+0x8a>
 800d118:	4620      	mov	r0, r4
 800d11a:	f000 f84d 	bl	800d1b8 <_free_r>
 800d11e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d120:	b111      	cbz	r1, 800d128 <_reclaim_reent+0x94>
 800d122:	4620      	mov	r0, r4
 800d124:	f000 f848 	bl	800d1b8 <_free_r>
 800d128:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d12a:	b111      	cbz	r1, 800d132 <_reclaim_reent+0x9e>
 800d12c:	4620      	mov	r0, r4
 800d12e:	f000 f843 	bl	800d1b8 <_free_r>
 800d132:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d134:	b111      	cbz	r1, 800d13c <_reclaim_reent+0xa8>
 800d136:	4620      	mov	r0, r4
 800d138:	f000 f83e 	bl	800d1b8 <_free_r>
 800d13c:	6a23      	ldr	r3, [r4, #32]
 800d13e:	b11b      	cbz	r3, 800d148 <_reclaim_reent+0xb4>
 800d140:	4620      	mov	r0, r4
 800d142:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d146:	4718      	bx	r3
 800d148:	bd70      	pop	{r4, r5, r6, pc}
 800d14a:	bf00      	nop
 800d14c:	20000100 	.word	0x20000100

0800d150 <__libc_init_array>:
 800d150:	b570      	push	{r4, r5, r6, lr}
 800d152:	4d0d      	ldr	r5, [pc, #52]	@ (800d188 <__libc_init_array+0x38>)
 800d154:	4c0d      	ldr	r4, [pc, #52]	@ (800d18c <__libc_init_array+0x3c>)
 800d156:	1b64      	subs	r4, r4, r5
 800d158:	10a4      	asrs	r4, r4, #2
 800d15a:	2600      	movs	r6, #0
 800d15c:	42a6      	cmp	r6, r4
 800d15e:	d109      	bne.n	800d174 <__libc_init_array+0x24>
 800d160:	4d0b      	ldr	r5, [pc, #44]	@ (800d190 <__libc_init_array+0x40>)
 800d162:	4c0c      	ldr	r4, [pc, #48]	@ (800d194 <__libc_init_array+0x44>)
 800d164:	f000 f87e 	bl	800d264 <_init>
 800d168:	1b64      	subs	r4, r4, r5
 800d16a:	10a4      	asrs	r4, r4, #2
 800d16c:	2600      	movs	r6, #0
 800d16e:	42a6      	cmp	r6, r4
 800d170:	d105      	bne.n	800d17e <__libc_init_array+0x2e>
 800d172:	bd70      	pop	{r4, r5, r6, pc}
 800d174:	f855 3b04 	ldr.w	r3, [r5], #4
 800d178:	4798      	blx	r3
 800d17a:	3601      	adds	r6, #1
 800d17c:	e7ee      	b.n	800d15c <__libc_init_array+0xc>
 800d17e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d182:	4798      	blx	r3
 800d184:	3601      	adds	r6, #1
 800d186:	e7f2      	b.n	800d16e <__libc_init_array+0x1e>
 800d188:	0800d388 	.word	0x0800d388
 800d18c:	0800d388 	.word	0x0800d388
 800d190:	0800d388 	.word	0x0800d388
 800d194:	0800d38c 	.word	0x0800d38c

0800d198 <__retarget_lock_acquire_recursive>:
 800d198:	4770      	bx	lr

0800d19a <__retarget_lock_release_recursive>:
 800d19a:	4770      	bx	lr

0800d19c <memcpy>:
 800d19c:	440a      	add	r2, r1
 800d19e:	4291      	cmp	r1, r2
 800d1a0:	f100 33ff 	add.w	r3, r0, #4294967295
 800d1a4:	d100      	bne.n	800d1a8 <memcpy+0xc>
 800d1a6:	4770      	bx	lr
 800d1a8:	b510      	push	{r4, lr}
 800d1aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d1ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d1b2:	4291      	cmp	r1, r2
 800d1b4:	d1f9      	bne.n	800d1aa <memcpy+0xe>
 800d1b6:	bd10      	pop	{r4, pc}

0800d1b8 <_free_r>:
 800d1b8:	b538      	push	{r3, r4, r5, lr}
 800d1ba:	4605      	mov	r5, r0
 800d1bc:	2900      	cmp	r1, #0
 800d1be:	d041      	beq.n	800d244 <_free_r+0x8c>
 800d1c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d1c4:	1f0c      	subs	r4, r1, #4
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	bfb8      	it	lt
 800d1ca:	18e4      	addlt	r4, r4, r3
 800d1cc:	f000 f83e 	bl	800d24c <__malloc_lock>
 800d1d0:	4a1d      	ldr	r2, [pc, #116]	@ (800d248 <_free_r+0x90>)
 800d1d2:	6813      	ldr	r3, [r2, #0]
 800d1d4:	b933      	cbnz	r3, 800d1e4 <_free_r+0x2c>
 800d1d6:	6063      	str	r3, [r4, #4]
 800d1d8:	6014      	str	r4, [r2, #0]
 800d1da:	4628      	mov	r0, r5
 800d1dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d1e0:	f000 b83a 	b.w	800d258 <__malloc_unlock>
 800d1e4:	42a3      	cmp	r3, r4
 800d1e6:	d908      	bls.n	800d1fa <_free_r+0x42>
 800d1e8:	6820      	ldr	r0, [r4, #0]
 800d1ea:	1821      	adds	r1, r4, r0
 800d1ec:	428b      	cmp	r3, r1
 800d1ee:	bf01      	itttt	eq
 800d1f0:	6819      	ldreq	r1, [r3, #0]
 800d1f2:	685b      	ldreq	r3, [r3, #4]
 800d1f4:	1809      	addeq	r1, r1, r0
 800d1f6:	6021      	streq	r1, [r4, #0]
 800d1f8:	e7ed      	b.n	800d1d6 <_free_r+0x1e>
 800d1fa:	461a      	mov	r2, r3
 800d1fc:	685b      	ldr	r3, [r3, #4]
 800d1fe:	b10b      	cbz	r3, 800d204 <_free_r+0x4c>
 800d200:	42a3      	cmp	r3, r4
 800d202:	d9fa      	bls.n	800d1fa <_free_r+0x42>
 800d204:	6811      	ldr	r1, [r2, #0]
 800d206:	1850      	adds	r0, r2, r1
 800d208:	42a0      	cmp	r0, r4
 800d20a:	d10b      	bne.n	800d224 <_free_r+0x6c>
 800d20c:	6820      	ldr	r0, [r4, #0]
 800d20e:	4401      	add	r1, r0
 800d210:	1850      	adds	r0, r2, r1
 800d212:	4283      	cmp	r3, r0
 800d214:	6011      	str	r1, [r2, #0]
 800d216:	d1e0      	bne.n	800d1da <_free_r+0x22>
 800d218:	6818      	ldr	r0, [r3, #0]
 800d21a:	685b      	ldr	r3, [r3, #4]
 800d21c:	6053      	str	r3, [r2, #4]
 800d21e:	4408      	add	r0, r1
 800d220:	6010      	str	r0, [r2, #0]
 800d222:	e7da      	b.n	800d1da <_free_r+0x22>
 800d224:	d902      	bls.n	800d22c <_free_r+0x74>
 800d226:	230c      	movs	r3, #12
 800d228:	602b      	str	r3, [r5, #0]
 800d22a:	e7d6      	b.n	800d1da <_free_r+0x22>
 800d22c:	6820      	ldr	r0, [r4, #0]
 800d22e:	1821      	adds	r1, r4, r0
 800d230:	428b      	cmp	r3, r1
 800d232:	bf04      	itt	eq
 800d234:	6819      	ldreq	r1, [r3, #0]
 800d236:	685b      	ldreq	r3, [r3, #4]
 800d238:	6063      	str	r3, [r4, #4]
 800d23a:	bf04      	itt	eq
 800d23c:	1809      	addeq	r1, r1, r0
 800d23e:	6021      	streq	r1, [r4, #0]
 800d240:	6054      	str	r4, [r2, #4]
 800d242:	e7ca      	b.n	800d1da <_free_r+0x22>
 800d244:	bd38      	pop	{r3, r4, r5, pc}
 800d246:	bf00      	nop
 800d248:	200070dc 	.word	0x200070dc

0800d24c <__malloc_lock>:
 800d24c:	4801      	ldr	r0, [pc, #4]	@ (800d254 <__malloc_lock+0x8>)
 800d24e:	f7ff bfa3 	b.w	800d198 <__retarget_lock_acquire_recursive>
 800d252:	bf00      	nop
 800d254:	200070d8 	.word	0x200070d8

0800d258 <__malloc_unlock>:
 800d258:	4801      	ldr	r0, [pc, #4]	@ (800d260 <__malloc_unlock+0x8>)
 800d25a:	f7ff bf9e 	b.w	800d19a <__retarget_lock_release_recursive>
 800d25e:	bf00      	nop
 800d260:	200070d8 	.word	0x200070d8

0800d264 <_init>:
 800d264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d266:	bf00      	nop
 800d268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d26a:	bc08      	pop	{r3}
 800d26c:	469e      	mov	lr, r3
 800d26e:	4770      	bx	lr

0800d270 <_fini>:
 800d270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d272:	bf00      	nop
 800d274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d276:	bc08      	pop	{r3}
 800d278:	469e      	mov	lr, r3
 800d27a:	4770      	bx	lr
