

================================================================
== Vitis HLS Report for 'load_tile_mm'
================================================================
* Date:           Tue Oct 21 15:32:15 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      162|    71307|  1.620 us|  0.713 ms|  162|  71307|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102  |load_tile_mm_Pipeline_InputTileHread_InputTileWread  |      157|    71302|  1.570 us|  0.713 ms|  157|  71302|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     142|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|     559|     803|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      91|    -|
|Register         |        -|     -|      80|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     639|    1036|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102  |load_tile_mm_Pipeline_InputTileHread_InputTileWread  |        0|   1|  559|  803|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                           |                                                     |        0|   1|  559|  803|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+------------------------------+----------------+
    |              Instance             |            Module            |   Expression   |
    +-----------------------------------+------------------------------+----------------+
    |am_addmul_8ns_4ns_9ns_17_4_1_U453  |am_addmul_8ns_4ns_9ns_17_4_1  |  (i0 + i1) * i2|
    +-----------------------------------+------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln43_fu_191_p2       |         +|   0|  0|  16|           9|           4|
    |add_ln48_fu_240_p2       |         +|   0|  0|  17|          10|           4|
    |add_ln540_fu_127_p2      |         +|   0|  0|  16|           9|           7|
    |add_ln543_fu_159_p2      |         +|   0|  0|  16|           9|           7|
    |add_ln60_2_fu_230_p2     |         +|   0|  0|  18|          11|          11|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    |select_ln60_1_fu_214_p3  |    select|   0|  0|  10|           1|          11|
    |select_ln60_2_fu_222_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln60_fu_205_p3    |    select|   0|  0|   6|           1|           6|
    |th_eff_fu_151_p3         |    select|   0|  0|   8|           1|           8|
    |tw_eff_fu_179_p3         |    select|   0|  0|   8|           1|           8|
    |xor_ln540_fu_145_p2      |       xor|   0|  0|   8|           8|           2|
    |xor_ln543_fu_173_p2      |       xor|   0|  0|   8|           8|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 142|          70|          80|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  37|          7|    1|          7|
    |ap_done                |   9|          2|    1|          2|
    |ap_return_0            |   9|          2|    9|         18|
    |ap_return_1            |   9|          2|    8|         16|
    |ap_return_2            |   9|          2|    1|          2|
    |m_axi_gmem_in_ARVALID  |   9|          2|    1|          2|
    |m_axi_gmem_in_RREADY   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  91|         19|   22|         49|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln43_reg_287                                                             |   9|   0|    9|          0|
    |add_ln48_reg_322                                                             |  10|   0|   10|          0|
    |add_ln60_2_reg_317                                                           |   7|   0|   11|          4|
    |ap_CS_fsm                                                                    |   6|   0|    6|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |ap_return_0_preg                                                             |   9|   0|    9|          0|
    |ap_return_1_preg                                                             |   8|   0|    9|          1|
    |ap_return_2_preg                                                             |   1|   0|    1|          0|
    |grp_load_tile_mm_Pipeline_InputTileHread_InputTileWread_fu_102_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln43_reg_297                                                             |  17|   0|   17|          0|
    |select_ln60_reg_312                                                          |   3|   0|    6|          3|
    |w0_cast2_reg_282                                                             |   8|   0|    9|          1|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |  80|   0|   89|          9|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|                             RTL Ports                            | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                                                            |   in|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_rst                                                            |   in|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_start                                                          |   in|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_done                                                           |  out|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_continue                                                       |   in|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_idle                                                           |  out|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_ready                                                          |  out|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_return_0                                                       |  out|    9|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_return_1                                                       |  out|    9|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|ap_return_2                                                       |  out|    1|  ap_ctrl_hs|                                             load_tile_mm|  return value|
|m_axi_gmem_in_AWVALID                                             |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWREADY                                             |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWADDR                                              |  out|   64|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWID                                                |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWLEN                                               |  out|   32|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWSIZE                                              |  out|    3|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWBURST                                             |  out|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWLOCK                                              |  out|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWCACHE                                             |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWPROT                                              |  out|    3|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWQOS                                               |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWREGION                                            |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_AWUSER                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WVALID                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WREADY                                              |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WDATA                                               |  out|   32|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WSTRB                                               |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WLAST                                               |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WID                                                 |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_WUSER                                               |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARVALID                                             |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARREADY                                             |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARADDR                                              |  out|   64|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARID                                                |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARLEN                                               |  out|   32|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARSIZE                                              |  out|    3|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARBURST                                             |  out|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARLOCK                                              |  out|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARCACHE                                             |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARPROT                                              |  out|    3|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARQOS                                               |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARREGION                                            |  out|    4|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_ARUSER                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RVALID                                              |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RREADY                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RDATA                                               |   in|   32|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RLAST                                               |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RID                                                 |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RFIFONUM                                            |   in|    9|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RUSER                                               |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_RRESP                                               |   in|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BVALID                                              |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BREADY                                              |  out|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BRESP                                               |   in|    2|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BID                                                 |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|m_axi_gmem_in_BUSER                                               |   in|    1|       m_axi|                                                  gmem_in|       pointer|
|input_ftmap                                                       |   in|   64|     ap_none|                                              input_ftmap|        scalar|
|h0                                                                |   in|    9|     ap_none|                                                       h0|        scalar|
|w0                                                                |   in|    8|     ap_none|                                                       w0|        scalar|
|phase_1                                                           |   in|    1|     ap_none|                                                  phase_1|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_address0  |  out|   13|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45_d0        |  out|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_address0  |  out|   13|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44_d0        |  out|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_address0  |  out|   13|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43_d0        |  out|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43|         array|
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

