$date
	Sun Oct 23 06:50:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#147617
b10000 !
1"
#147618
b10000 &
b10000 %
1$
#147619
0"
#147622
b1000 &
b1000 %
#147626
b100 &
b100 %
#147630
b10 &
b10 %
#147634
b1 &
b1 %
1#
#147638
b0 &
0#
b0 %
0$
#1107063
b1100 !
1"
#1107066
b1100 &
b1100 %
1$
#1107067
0"
#1107070
b110 &
b110 %
#1107074
b11 &
b11 %
#1107078
b1010 &
b1010 %
#1107082
b101 &
b101 %
#1107086
b10000 &
b10000 %
#1107090
b1000 &
b1000 %
#1107094
b100 &
b100 %
#1107098
b10 &
b10 %
#1107102
b1 &
1#
b1 %
#1107106
b0 &
b0 %
0#
0$
#2192263
b10000 !
1"
#2192266
b10000 &
b10000 %
1$
#2192267
0"
#2192270
b1000 &
b1000 %
#2192274
b100 &
b100 %
#2192278
b10 &
b10 %
#2192282
b1 &
b1 %
1#
#2192286
b0 &
0#
b0 %
0$
#4500012
