// Seed: 4043920455
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    output wand id_3,
    output supply1 id_4,
    input tri1 id_5,
    output uwire id_6,
    input tri1 id_7,
    input wor id_8,
    input tri id_9,
    input tri1 id_10,
    output tri0 id_11,
    input wor id_12,
    input wor id_13,
    input supply1 id_14,
    input tri0 id_15,
    input uwire id_16,
    output supply1 id_17,
    input wand id_18
);
  id_20(
      .id_0(1), .id_1(id_0)
  );
  assign id_0 = id_13;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wire id_2,
    output uwire id_3,
    input uwire id_4,
    output tri0 id_5,
    output wor id_6,
    input supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    output tri0 id_10,
    input tri1 id_11,
    input wire id_12,
    output tri1 id_13,
    output tri0 id_14
);
  supply0 id_16, id_17, id_18, id_19, id_20;
  module_0(
      id_20,
      id_11,
      id_20,
      id_13,
      id_6,
      id_20,
      id_6,
      id_11,
      id_20,
      id_17,
      id_12,
      id_5,
      id_18,
      id_19,
      id_17,
      id_0,
      id_20,
      id_6,
      id_7
  ); id_21(
      id_0 == id_2, id_16, id_7, 1, 1
  );
endmodule
