Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Jan 17 01:09:06 2021

drc -z NN.ncd NN.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net NNController_0/Mram__n01014
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
