

================================================================
== Vivado HLS Report for 'digitrec_update_knn'
================================================================
* Date:           Wed Jun 16 13:43:00 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- WHILE   |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i)
	2  / (!tmp_i)
3 --> 
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: tmp_4_read [1/1] 0.00ns
:0  %tmp_4_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_4)

ST_1: train_inst_V_read [1/1] 0.00ns
:1  %train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)

ST_1: test_inst_V_read [1/1] 0.00ns
:2  %test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)

ST_1: tmp_4_cast [1/1] 0.00ns
:3  %tmp_4_cast = zext i4 %tmp_4_read to i64

ST_1: train_inst_V_cast [1/1] 0.00ns
:4  %train_inst_V_cast = zext i48 %train_inst_V_read to i49

ST_1: r_V [1/1] 1.37ns
:5  %r_V = xor i49 %train_inst_V_cast, %test_inst_V_read

ST_1: stg_10 [1/1] 1.57ns
:6  br label %1


 <State 2>: 4.41ns
ST_2: distance_V [1/1] 0.00ns
:0  %distance_V = phi i6 [ 0, %0 ], [ %count_V, %2 ]

ST_2: n_V_buf_i [1/1] 0.00ns
:1  %n_V_buf_i = phi i49 [ %r_V, %0 ], [ %tmp_6_i, %2 ]

ST_2: tmp_i [1/1] 2.62ns
:2  %tmp_i = icmp eq i49 %n_V_buf_i, 0

ST_2: count_V [1/1] 1.72ns
:3  %count_V = add i6 %distance_V, 1

ST_2: stg_15 [1/1] 0.00ns
:4  br i1 %tmp_i, label %bitcount.exit, label %2

ST_2: stg_16 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str5) nounwind

ST_2: tmp_5_i [1/1] 3.04ns
:1  %tmp_5_i = add i49 %n_V_buf_i, -1

ST_2: tmp_6_i [1/1] 1.37ns
:2  %tmp_6_i = and i49 %tmp_5_i, %n_V_buf_i

ST_2: stg_19 [1/1] 0.00ns
:3  br label %1

ST_2: min_distances_0_V_addr [1/1] 0.00ns
bitcount.exit:0  %min_distances_0_V_addr = getelementptr [10 x i6]* %min_distances_0_V, i64 0, i64 %tmp_4_cast

ST_2: min_distances_0_V_load [2/2] 2.39ns
bitcount.exit:1  %min_distances_0_V_load = load i6* %min_distances_0_V_addr, align 1


 <State 3>: 4.33ns
ST_3: min_distances_0_V_load [1/2] 2.39ns
bitcount.exit:1  %min_distances_0_V_load = load i6* %min_distances_0_V_addr, align 1

ST_3: tmp_1 [1/1] 1.94ns
bitcount.exit:2  %tmp_1 = icmp ult i6 %distance_V, %min_distances_0_V_load

ST_3: stg_24 [1/1] 0.00ns
bitcount.exit:3  br i1 %tmp_1, label %3, label %._crit_edge54

ST_3: stg_25 [1/1] 2.39ns
:0  store i6 %distance_V, i6* %min_distances_0_V_addr, align 1

ST_3: stg_26 [1/1] 0.00ns
:1  br label %._crit_edge54

ST_3: stg_27 [1/1] 0.00ns
._crit_edge54:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
