
*** Running vivado
    with args -log calculadora_retentor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source calculadora_retentor.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source calculadora_retentor.tcl -notrace
Command: synth_design -top calculadora_retentor -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26709 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Reusables/FDCE.sv:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.938 ; gain = 94.273 ; free physical = 4250 ; free virtual = 13752
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'calculadora_retentor' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.srcs/sources_1/new/calculadora_retentor.sv:23]
INFO: [Synth 8-638] synthesizing module 'pb_debouncer' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.srcs/sources_1/new/pb_debouncer.sv:23]
	Parameter N bound to: 15 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.srcs/sources_1/new/pb_debouncer.sv:65]
INFO: [Synth 8-256] done synthesizing module 'pb_debouncer' (1#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.srcs/sources_1/new/pb_debouncer.sv:23]
INFO: [Synth 8-226] default block is never used [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.srcs/sources_1/new/calculadora_retentor.sv:70]
INFO: [Synth 8-256] done synthesizing module 'calculadora_retentor' (2#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.srcs/sources_1/new/calculadora_retentor.sv:23]
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[2] driven by constant 0
WARNING: [Synth 8-3331] design calculadora_retentor has unconnected port BTN[3]
WARNING: [Synth 8-3331] design calculadora_retentor has unconnected port BTN[2]
WARNING: [Synth 8-3331] design calculadora_retentor has unconnected port BTN[1]
WARNING: [Synth 8-3331] design calculadora_retentor has unconnected port BTN[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1288.188 ; gain = 120.523 ; free physical = 4269 ; free virtual = 13771
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1288.188 ; gain = 120.523 ; free physical = 4268 ; free virtual = 13771
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[3]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[4]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[5]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[6]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D7S[7]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Nexys4DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calculadora_retentor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calculadora_retentor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1633.461 ; gain = 0.000 ; free physical = 3962 ; free virtual = 13465
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:01:22 . Memory (MB): peak = 1633.461 ; gain = 465.797 ; free physical = 4072 ; free virtual = 13575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:57 ; elapsed = 00:01:22 . Memory (MB): peak = 1633.461 ; gain = 465.797 ; free physical = 4072 ; free virtual = 13575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:22 . Memory (MB): peak = 1633.461 ; gain = 465.797 ; free physical = 4073 ; free virtual = 13576
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "PB_cnt0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element PB_cnt_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.srcs/sources_1/new/pb_debouncer.sv:108]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:22 . Memory (MB): peak = 1633.461 ; gain = 465.797 ; free physical = 4062 ; free virtual = 13565
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module calculadora_retentor 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
Module pb_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element debouncer/PB_state_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.srcs/sources_1/new/pb_debouncer.sv:105]
WARNING: [Synth 8-6014] Unused sequential element debouncer/PB_negedge_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.srcs/sources_1/new/pb_debouncer.sv:106]
WARNING: [Synth 8-6014] Unused sequential element debouncer_reset/PB_negedge_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.srcs/sources_1/new/pb_debouncer.sv:106]
WARNING: [Synth 8-6014] Unused sequential element debouncer_reset/PB_posedge_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.srcs/sources_1/new/pb_debouncer.sv:107]
WARNING: [Synth 8-6014] Unused sequential element debouncer/PB_cnt_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.srcs/sources_1/new/pb_debouncer.sv:108]
WARNING: [Synth 8-6014] Unused sequential element debouncer_reset/PB_cnt_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.srcs/sources_1/new/pb_debouncer.sv:108]
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design calculadora_retentor has port LED[2] driven by constant 0
WARNING: [Synth 8-3331] design calculadora_retentor has unconnected port BTN[3]
WARNING: [Synth 8-3331] design calculadora_retentor has unconnected port BTN[2]
WARNING: [Synth 8-3331] design calculadora_retentor has unconnected port BTN[1]
WARNING: [Synth 8-3331] design calculadora_retentor has unconnected port BTN[0]
INFO: [Synth 8-3886] merging instance 'debouncer_reset/button_state_reg[1]' (FDR) to 'debouncer_reset/PB_state_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 1633.461 ; gain = 465.797 ; free physical = 4052 ; free virtual = 13555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:41 . Memory (MB): peak = 1633.461 ; gain = 465.797 ; free physical = 3924 ; free virtual = 13427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:41 . Memory (MB): peak = 1633.461 ; gain = 465.797 ; free physical = 3923 ; free virtual = 13426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:41 . Memory (MB): peak = 1633.461 ; gain = 465.797 ; free physical = 3923 ; free virtual = 13426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:42 . Memory (MB): peak = 1633.461 ; gain = 465.797 ; free physical = 3928 ; free virtual = 13431
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:42 . Memory (MB): peak = 1633.461 ; gain = 465.797 ; free physical = 3928 ; free virtual = 13431
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:42 . Memory (MB): peak = 1633.461 ; gain = 465.797 ; free physical = 3928 ; free virtual = 13431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:42 . Memory (MB): peak = 1633.461 ; gain = 465.797 ; free physical = 3928 ; free virtual = 13431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:42 . Memory (MB): peak = 1633.461 ; gain = 465.797 ; free physical = 3928 ; free virtual = 13431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:42 . Memory (MB): peak = 1633.461 ; gain = 465.797 ; free physical = 3928 ; free virtual = 13431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |     2|
|5     |LUT3   |     3|
|6     |LUT4   |     9|
|7     |LUT5   |     1|
|8     |LUT6   |     4|
|9     |FDRE   |    41|
|10    |IBUF   |     3|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+------------------+---------------+------+
|      |Instance          |Module         |Cells |
+------+------------------+---------------+------+
|1     |top               |               |    91|
|2     |  debouncer       |pb_debouncer   |    36|
|3     |  debouncer_reset |pb_debouncer_0 |    33|
+------+------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:42 . Memory (MB): peak = 1633.461 ; gain = 465.797 ; free physical = 3928 ; free virtual = 13431
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1633.461 ; gain = 120.523 ; free physical = 3982 ; free virtual = 13484
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:42 . Memory (MB): peak = 1633.469 ; gain = 465.797 ; free physical = 3982 ; free virtual = 13484
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 81 Warnings, 39 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:46 . Memory (MB): peak = 1633.469 ; gain = 479.184 ; free physical = 3970 ; free virtual = 13473
INFO: [Common 17-1381] The checkpoint '/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp6-3.4/Exp6.runs/synth_1/calculadora_retentor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file calculadora_retentor_utilization_synth.rpt -pb calculadora_retentor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1657.473 ; gain = 0.000 ; free physical = 3970 ; free virtual = 13473
INFO: [Common 17-206] Exiting Vivado at Sun Jul 15 04:41:18 2018...
