/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [22:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [20:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire [31:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [8:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [44:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = celloutsig_0_0z ? celloutsig_0_5z : celloutsig_0_8z;
  assign celloutsig_1_3z = celloutsig_1_1z[4] ? in_data[121] : celloutsig_1_1z[2];
  assign celloutsig_1_10z = ~(celloutsig_1_2z & celloutsig_1_7z);
  assign celloutsig_0_18z = ~(celloutsig_0_17z[7] & celloutsig_0_1z[6]);
  assign celloutsig_0_0z = in_data[1] | ~(in_data[2]);
  assign celloutsig_1_12z = celloutsig_1_1z[7] ^ celloutsig_1_5z[3];
  assign celloutsig_1_15z = celloutsig_1_0z[8] ^ celloutsig_1_1z[0];
  assign celloutsig_0_5z = celloutsig_0_4z[0] ^ celloutsig_0_1z[6];
  assign celloutsig_0_8z = celloutsig_0_5z ^ in_data[91];
  assign celloutsig_1_2z = celloutsig_1_0z[8] ^ celloutsig_1_0z[0];
  always_ff @(posedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= celloutsig_1_0z[4:2];
  assign celloutsig_1_19z = { celloutsig_1_4z, celloutsig_1_18z } / { 1'h1, in_data[182:176], celloutsig_1_12z, celloutsig_1_15z };
  assign celloutsig_1_7z = { in_data[139:138], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z } <= { celloutsig_1_1z[2], _00_, celloutsig_1_2z };
  assign celloutsig_0_4z = in_data[46:44] % { 1'h1, celloutsig_0_3z[9], celloutsig_0_0z };
  assign celloutsig_0_10z = 5'h1f % { 1'h1, celloutsig_0_7z[7:4] };
  assign celloutsig_0_22z = { celloutsig_0_19z[6], celloutsig_0_6z } % { 1'h1, celloutsig_0_6z[3:1], in_data[0] };
  assign celloutsig_1_1z = in_data[126:118] % { 1'h1, in_data[180:173] };
  assign celloutsig_0_26z = & { celloutsig_0_22z[3:2], celloutsig_0_10z };
  assign celloutsig_0_15z = ^ celloutsig_0_10z;
  assign celloutsig_1_4z = ^ celloutsig_1_0z[4:2];
  assign celloutsig_1_5z = { celloutsig_1_1z[7:2], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z } << { in_data[137:96], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_3z = { celloutsig_0_1z[5:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z[7:1], 1'h1, celloutsig_0_0z, 7'h7f, celloutsig_0_0z, celloutsig_0_1z[7:1], 1'h1 } >>> { in_data[54:31], celloutsig_0_0z, 7'h7f };
  assign celloutsig_0_7z = { 1'h1, celloutsig_0_6z, celloutsig_0_6z } >>> { in_data[60:53], celloutsig_0_0z };
  assign celloutsig_0_12z = { in_data[26:6], celloutsig_0_8z, celloutsig_0_0z } >>> { celloutsig_0_3z[30:17], celloutsig_0_9z };
  assign celloutsig_0_27z = { celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_14z } >>> celloutsig_0_17z[5:0];
  assign celloutsig_0_6z = in_data[42:39] - { celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_10z[2:0], celloutsig_0_15z, celloutsig_0_9z } - { celloutsig_0_9z[7:0], celloutsig_0_10z };
  assign celloutsig_1_18z = { celloutsig_1_5z[17:11], celloutsig_1_2z, celloutsig_1_15z } ~^ { celloutsig_1_1z[5:2], _00_, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_1_0z = in_data[186:176] ~^ in_data[165:155];
  always_latch
    if (!clkin_data[0]) celloutsig_0_9z = 9'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_9z = { celloutsig_0_3z[11:8], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_1z[7:1] = in_data[53:47] ~^ { in_data[40:35], celloutsig_0_0z };
  assign celloutsig_0_19z[20:6] = celloutsig_0_12z[20:6] ~^ { celloutsig_0_1z[4:1], celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_1z[0] = 1'h1;
  assign { out_data[136:128], out_data[105:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
