<html><body><samp><pre>
<!@TC:1574130058>
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1574130058> | Running in 64-bit mode 
File D:\Project\Verilog\STEP\series_courses\02_PWM\impl_pwm\synwork\impl_pwm_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:30:7:30:17:@N:NF107:@XP_MSG">pwm_rgbled.v(30)</a><!@TM:1574130058> | Selected library: work cell: pwm_rgbled view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:30:7:30:17:@N:NF107:@XP_MSG">pwm_rgbled.v(30)</a><!@TM:1574130058> | Selected library: work cell: pwm_rgbled view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 19 10:20:58 2019

###########################################################]

</pre></samp></body></html>
