 -osyn  /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synwork/processing_state_controller_comp.srs  -top  resizer  -hdllog  /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/synlog/processing_state_controller_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -pqdpadd -verification_mode 0 -infer_seqShift -primux -fixsmult -dspmac -nram -divnmod  -nostructver   -I /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/  -I /vol/synopsys/fpga/O-2018.09-SP1/lib   -sysv  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v  -encrypt  -pro  -dmgen  /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/rev_1/dm  -ui -fid2 -ram -sharing off -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -fast_synthesis 0  -lib work /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/window.sv -lib work /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv -lib work /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/avg_pool.sv -lib work /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/avg_pool/div_synth.sv -lib work /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/fc.sv -lib work /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/other_layers/resizer.sv -lib work /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/convolutional_layer.sv -lib work /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/network_components.sv -lib work /home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/top/processing_state_controller.sv  -jobname  "compiler" 