#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed May 30 22:16:42 2018
# Process ID: 6672
# Log file: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/synth_1/SingleCPU.vds
# Journal file: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SingleCPU.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_verilog -library xil_defaultlib {
#   D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v
#   D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v
#   D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v
#   D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v
#   D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v
#   D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v
#   D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v
#   D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v
#   D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v
#   D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v
#   D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v
#   D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v
#   D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v
#   D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v
# }
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v]
# read_xdc D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/constrs_1/new/SingleCPU.xdc
# set_property used_in_implementation false [get_files D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/constrs_1/new/SingleCPU.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/Vivado_Project/CPU_Basys/CPU_Basys.cache/wt [current_project]
# set_property parent.project_dir D:/Vivado_Project/CPU_Basys [current_project]
# catch { write_hwdef -file SingleCPU.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top SingleCPU -part xc7a35tcpg236-1
Command: synth_design -top SingleCPU -part xc7a35tcpg236-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 234.523 ; gain = 68.742
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SingleCPU' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:23]
	Parameter T1MS bound to: 50000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PC' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'PC4' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC4' (2#1) [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:61]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'SignZeroExtend' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignZeroExtend' (5#1) [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v:23]
INFO: [Synth 8-638] synthesizing module 'Multiplexer5' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v:23]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer5' (6#1) [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v:23]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'Reg' (7#1) [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v:23]
WARNING: [Synth 8-4558] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "memory_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (8#1) [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'PCi' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCi' (9#1) [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v:42]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'PCj' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCj' (11#1) [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v:23]
INFO: [Synth 8-638] synthesizing module 'Multiplexer32' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v:32]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer32' (12#1) [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v:23]
INFO: [Synth 8-638] synthesizing module 'SegLED' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:23]
INFO: [Synth 8-226] default block is never used [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:29]
INFO: [Synth 8-256] done synthesizing module 'SegLED' (13#1) [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'dispcode' does not match port width (7) of module 'SegLED' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:119]
WARNING: [Synth 8-689] width (8) of port connection 'dispcode' does not match port width (7) of module 'SegLED' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:120]
WARNING: [Synth 8-689] width (8) of port connection 'dispcode' does not match port width (7) of module 'SegLED' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:121]
WARNING: [Synth 8-689] width (8) of port connection 'dispcode' does not match port width (7) of module 'SegLED' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:122]
WARNING: [Synth 8-689] width (8) of port connection 'dispcode' does not match port width (7) of module 'SegLED' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:123]
WARNING: [Synth 8-689] width (8) of port connection 'dispcode' does not match port width (7) of module 'SegLED' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:124]
WARNING: [Synth 8-689] width (8) of port connection 'dispcode' does not match port width (7) of module 'SegLED' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:125]
WARNING: [Synth 8-689] width (8) of port connection 'dispcode' does not match port width (7) of module 'SegLED' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:126]
WARNING: [Synth 8-689] width (8) of port connection 'dispcode' does not match port width (7) of module 'SegLED' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:127]
WARNING: [Synth 8-689] width (8) of port connection 'dispcode' does not match port width (7) of module 'SegLED' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:128]
WARNING: [Synth 8-689] width (8) of port connection 'dispcode' does not match port width (7) of module 'SegLED' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:129]
WARNING: [Synth 8-689] width (8) of port connection 'dispcode' does not match port width (7) of module 'SegLED' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:130]
WARNING: [Synth 8-689] width (8) of port connection 'dispcode' does not match port width (7) of module 'SegLED' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:131]
WARNING: [Synth 8-689] width (8) of port connection 'dispcode' does not match port width (7) of module 'SegLED' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:132]
WARNING: [Synth 8-689] width (8) of port connection 'dispcode' does not match port width (7) of module 'SegLED' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:133]
WARNING: [Synth 8-689] width (8) of port connection 'dispcode' does not match port width (7) of module 'SegLED' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:134]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:138]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:158]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:178]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:198]
INFO: [Synth 8-256] done synthesizing module 'SingleCPU' (14#1) [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 275.566 ; gain = 109.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from I:/vivado_setup/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from I:/vivado_setup/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from I:/vivado_setup/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from I:/vivado_setup/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from I:/vivado_setup/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from I:/vivado_setup/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from I:/vivado_setup/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/constrs_1/new/SingleCPU.xdc]
WARNING: [Vivado 12-507] No nets matched 'CLK_IBUF'. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/constrs_1/new/SingleCPU.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/constrs_1/new/SingleCPU.xdc:33]
Finished Parsing XDC File [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/constrs_1/new/SingleCPU.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 491.645 ; gain = 325.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 491.645 ; gain = 325.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 491.645 ; gain = 325.863
---------------------------------------------------------------------------------
ROM "mem" won't be mapped to RAM because it is too sparse.
ROM "mem" won't be mapped to RAM because it is too sparse.
ROM "mem" won't be mapped to RAM because it is too sparse.
ROM "mem" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-327] inferring latch for variable 'ExtSel_reg' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'RegWre_reg' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'PCSrc_reg' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'DBDataSrc_reg' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v:33]
INFO: [Synth 8-223] decloning instance 'seg5' (SegLED) to 'seg9'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	  69 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 183   
	  16 Input      7 Bit        Muxes := 15    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	  14 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 462   
	   4 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SingleCPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PC4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
+---Muxes : 
	  69 Input      8 Bit        Muxes := 4     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      3 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 7     
Module SignZeroExtend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Multiplexer5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module DataMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 183   
	   2 Input      1 Bit        Muxes := 427   
Module PCi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module PCj 
Detailed RTL Component Info : 
Module Multiplexer32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SegLED 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 501.297 ; gain = 335.516
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 501.297 ; gain = 335.516
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 501.297 ; gain = 335.516
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[31] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[30] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[29] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[28] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[27] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[26] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[25] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[24] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[23] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[22] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[21] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[20] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[19] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[18] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[17] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[16] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[15] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[14] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[13] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[12] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[11] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[10] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[9] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\pc/Address_reg[8] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][31] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][30] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][29] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][28] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][27] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][26] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][25] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][24] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][23] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][22] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][21] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][20] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][19] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][18] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][17] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][16] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][15] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][14] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][13] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][12] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][11] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][10] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][9] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][8] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][7] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][6] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][5] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][4] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][3] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][2] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][1] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[0][0] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][31] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][30] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][29] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][28] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][27] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][26] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][25] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][24] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][23] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][22] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][21] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][20] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][19] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][18] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][17] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][16] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][15] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][14] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][13] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][12] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][11] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][10] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][9] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][8] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][7] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][6] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][5] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][4] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][3] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][2] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][1] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[16][0] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[17][31] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[17][30] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[17][29] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[17][28] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[17][27] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[17][26] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[17][25] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[17][24] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[17][23] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[17][22] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[17][21] ) is unused and will be removed from module SingleCPU.
WARNING: [Synth 8-3332] Sequential element (\rf/regFile_reg[17][20] ) is unused and will be removed from module SingleCPU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 572.176 ; gain = 406.395
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 572.176 ; gain = 406.395
Finished Parallel Section  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 572.176 ; gain = 406.395
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 579.496 ; gain = 413.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 581.434 ; gain = 415.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:01 . Memory (MB): peak = 735.488 ; gain = 569.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 737.031 ; gain = 571.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 737.031 ; gain = 571.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 737.031 ; gain = 571.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    29|
|3     |INV    |     2|
|4     |LUT1   |    60|
|5     |LUT2   |   124|
|6     |LUT3   |   101|
|7     |LUT4   |   192|
|8     |LUT5   |   873|
|9     |LUT6   |  2025|
|10    |MUXF7  |   267|
|11    |MUXF8  |    94|
|12    |FDCE   |   486|
|13    |FDPE   |     1|
|14    |FDRE   |   522|
|15    |LD     |    17|
|16    |IBUF   |     5|
|17    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |  4811|
|2     |  alu    |ALU           |    37|
|3     |  cu     |ControlUnit   |  1045|
|4     |  dm     |DataMemory    |   887|
|5     |  mp32   |Multiplexer32 |    21|
|6     |  pc     |PC            |   453|
|7     |  pc4    |PC4           |     4|
|8     |  pci    |PCi           |     7|
|9     |  rf     |Reg           |  2268|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 737.031 ; gain = 571.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 602 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 737.031 ; gain = 571.250
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 2 inverter(s) to 968 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 17 instances

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 126 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 737.031 ; gain = 549.484
# write_checkpoint SingleCPU.dcp
# report_utilization -file SingleCPU_utilization_synth.rpt -pb SingleCPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.389 . Memory (MB): peak = 737.031 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 30 22:17:48 2018...
