# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Oct 26 2020 19:37:29

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP8K
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|clk_sr
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|clk_sr:R vs. top|clk_sr:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: data_in
			6.1.2::Path details for port: rst
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: data_out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: data_in
			6.4.2::Path details for port: rst
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: data_out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|clk_sr  | Frequency: 483.70 MHz  | Target: 334.45 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|clk_sr    top|clk_sr     2990             923         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
data_in    clk_sr      -2210        top|clk_sr:R           
rst        clk_sr      -484         top|clk_sr:R           


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
data_out   clk_sr      13893         top|clk_sr:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
data_in    clk_sr      3203        top|clk_sr:R           
rst        clk_sr      1909        top|clk_sr:R           


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
data_out   clk_sr      13306                 top|clk_sr:R           


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top|clk_sr
****************************************
Clock: top|clk_sr
Frequency: 483.70 MHz | Target: 334.45 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_0_LC_3_2_5/lcout
Path End         : ShiftRegisterInstance.data_1_LC_3_2_0/in3
Capture Clock    : ShiftRegisterInstance.data_1_LC_3_2_0/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (top|clk_sr:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    5668
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                8255

Launch Clock Arrival Time (top|clk_sr:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    5668
+ Clock To Q                                  796
+ Data Path Delay                             868
------------------------------------------   ---- 
End-of-path arrival time (ps)                7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__31/I                                        ClkMux                         0              5213  RISE       1
I__31/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_0_LC_3_2_5/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_0_LC_3_2_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464    923  RISE       1
I__32/I                                      LocalMux                       0              6464    923  RISE       1
I__32/O                                      LocalMux                     486              6950    923  RISE       1
I__33/I                                      InMux                          0              6950    923  RISE       1
I__33/O                                      InMux                        382              7332    923  RISE       1
ShiftRegisterInstance.data_1_LC_3_2_0/in3    LogicCell40_SEQ_MODE_1000      0              7332    923  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__31/I                                        ClkMux                         0              5213  RISE       1
I__31/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_1_LC_3_2_0/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|clk_sr:R vs. top|clk_sr:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_0_LC_3_2_5/lcout
Path End         : ShiftRegisterInstance.data_1_LC_3_2_0/in3
Capture Clock    : ShiftRegisterInstance.data_1_LC_3_2_0/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (top|clk_sr:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    5668
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                8255

Launch Clock Arrival Time (top|clk_sr:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    5668
+ Clock To Q                                  796
+ Data Path Delay                             868
------------------------------------------   ---- 
End-of-path arrival time (ps)                7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__31/I                                        ClkMux                         0              5213  RISE       1
I__31/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_0_LC_3_2_5/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_0_LC_3_2_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464    923  RISE       1
I__32/I                                      LocalMux                       0              6464    923  RISE       1
I__32/O                                      LocalMux                     486              6950    923  RISE       1
I__33/I                                      InMux                          0              6950    923  RISE       1
I__33/O                                      InMux                        382              7332    923  RISE       1
ShiftRegisterInstance.data_1_LC_3_2_0/in3    LogicCell40_SEQ_MODE_1000      0              7332    923  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__31/I                                        ClkMux                         0              5213  RISE       1
I__31/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_1_LC_3_2_0/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: data_in   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : data_in
Clock Port        : clk_sr
Clock Reference   : top|clk_sr:R
Setup Time        : -2210


Data Path Delay                3055
+ Setup Time                    403
- Capture Clock Path Delay    -5668
---------------------------- ------
Setup to Clock                -2210

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
data_in                                    top                        0      0                  RISE  1       
data_in_ibuf_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  RISE  1       
data_in_ibuf_iopad/DOUT                    IO_PAD                     760    760                RISE  1       
data_in_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
data_in_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__34/I                                    Odrv4                      0      1670               RISE  1       
I__34/O                                    Odrv4                      517    2186               RISE  1       
I__35/I                                    LocalMux                   0      2186               RISE  1       
I__35/O                                    LocalMux                   486    2672               RISE  1       
I__36/I                                    InMux                      0      2672               RISE  1       
I__36/O                                    InMux                      382    3055               RISE  1       
ShiftRegisterInstance.data_0_LC_3_2_5/in3  LogicCell40_SEQ_MODE_1000  0      3055               RISE  1       

Capture Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_sr                                         top                        0      0                  RISE  1       
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__17/I                                        Odrv4                      0      1420               RISE  1       
I__17/O                                        Odrv4                      517    1936               RISE  1       
I__18/I                                        IoSpan4Mux                 0      1936               RISE  1       
I__18/O                                        IoSpan4Mux                 424    2360               RISE  1       
I__19/I                                        IoSpan4Mux                 0      2360               RISE  1       
I__19/O                                        IoSpan4Mux                 424    2784               RISE  1       
I__20/I                                        IoSpan4Mux                 0      2784               RISE  1       
I__20/O                                        IoSpan4Mux                 424    3208               RISE  1       
I__21/I                                        LocalMux                   0      3208               RISE  1       
I__21/O                                        LocalMux                   486    3694               RISE  1       
I__22/I                                        IoInMux                    0      3694               RISE  1       
I__22/O                                        IoInMux                    382    4076               RISE  1       
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4076               RISE  1       
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    4986               RISE  8       
I__28/I                                        gio2CtrlBuf                0      4986               RISE  1       
I__28/O                                        gio2CtrlBuf                0      4986               RISE  1       
I__29/I                                        GlobalMux                  0      4986               RISE  1       
I__29/O                                        GlobalMux                  227    5213               RISE  1       
I__31/I                                        ClkMux                     0      5213               RISE  1       
I__31/O                                        ClkMux                     455    5668               RISE  1       
ShiftRegisterInstance.data_0_LC_3_2_5/clk      LogicCell40_SEQ_MODE_1000  0      5668               RISE  1       

6.1.2::Path details for port: rst       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst
Clock Port        : clk_sr
Clock Reference   : top|clk_sr:R
Setup Time        : -484


Data Path Delay                4884
+ Setup Time                    300
- Capture Clock Path Delay    -5668
---------------------------- ------
Setup to Clock                 -484

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst                                       top                        0      0                  RISE  1       
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  RISE  1       
rst_ibuf_iopad/DOUT                       IO_PAD                     760    760                RISE  1       
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__39/I                                   LocalMux                   0      1670               RISE  1       
I__39/O                                   LocalMux                   486    2155               RISE  1       
I__40/I                                   InMux                      0      2155               RISE  1       
I__40/O                                   InMux                      382    2538               RISE  1       
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000  0      2538               RISE  1       
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000  662    3200               RISE  8       
I__24/I                                   Odrv4                      0      3200               RISE  1       
I__24/O                                   Odrv4                      517    3716               RISE  1       
I__26/I                                   LocalMux                   0      3716               RISE  1       
I__26/O                                   LocalMux                   486    4202               RISE  1       
I__27/I                                   SRMux                      0      4202               RISE  1       
I__27/O                                   SRMux                      682    4884               RISE  1       
ShiftRegisterInstance.data_5_LC_2_2_7/sr  LogicCell40_SEQ_MODE_1000  0      4884               RISE  1       

Capture Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_sr                                         top                        0      0                  RISE  1       
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__17/I                                        Odrv4                      0      1420               RISE  1       
I__17/O                                        Odrv4                      517    1936               RISE  1       
I__18/I                                        IoSpan4Mux                 0      1936               RISE  1       
I__18/O                                        IoSpan4Mux                 424    2360               RISE  1       
I__19/I                                        IoSpan4Mux                 0      2360               RISE  1       
I__19/O                                        IoSpan4Mux                 424    2784               RISE  1       
I__20/I                                        IoSpan4Mux                 0      2784               RISE  1       
I__20/O                                        IoSpan4Mux                 424    3208               RISE  1       
I__21/I                                        LocalMux                   0      3208               RISE  1       
I__21/O                                        LocalMux                   486    3694               RISE  1       
I__22/I                                        IoInMux                    0      3694               RISE  1       
I__22/O                                        IoInMux                    382    4076               RISE  1       
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4076               RISE  1       
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    4986               RISE  8       
I__28/I                                        gio2CtrlBuf                0      4986               RISE  1       
I__28/O                                        gio2CtrlBuf                0      4986               RISE  1       
I__29/I                                        GlobalMux                  0      4986               RISE  1       
I__29/O                                        GlobalMux                  227    5213               RISE  1       
I__30/I                                        ClkMux                     0      5213               RISE  1       
I__30/O                                        ClkMux                     455    5668               RISE  1       
ShiftRegisterInstance.data_5_LC_2_2_7/clk      LogicCell40_SEQ_MODE_1000  0      5668               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: data_out  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data_out
Clock Port         : clk_sr
Clock Reference    : top|clk_sr:R
Clock to Out Delay : 13893


Launch Clock Path Delay        5668
+ Clock To Q Delay              796
+ Data Path Delay              7429
---------------------------- ------
Clock To Out Delay            13893

Launch Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_sr                                         top                        0      0                  RISE  1       
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__17/I                                        Odrv4                      0      1420               RISE  1       
I__17/O                                        Odrv4                      517    1936               RISE  1       
I__18/I                                        IoSpan4Mux                 0      1936               RISE  1       
I__18/O                                        IoSpan4Mux                 424    2360               RISE  1       
I__19/I                                        IoSpan4Mux                 0      2360               RISE  1       
I__19/O                                        IoSpan4Mux                 424    2784               RISE  1       
I__20/I                                        IoSpan4Mux                 0      2784               RISE  1       
I__20/O                                        IoSpan4Mux                 424    3208               RISE  1       
I__21/I                                        LocalMux                   0      3208               RISE  1       
I__21/O                                        LocalMux                   486    3694               RISE  1       
I__22/I                                        IoInMux                    0      3694               RISE  1       
I__22/O                                        IoInMux                    382    4076               RISE  1       
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4076               RISE  1       
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    4986               RISE  8       
I__28/I                                        gio2CtrlBuf                0      4986               RISE  1       
I__28/O                                        gio2CtrlBuf                0      4986               RISE  1       
I__29/I                                        GlobalMux                  0      4986               RISE  1       
I__29/O                                        GlobalMux                  227    5213               RISE  1       
I__30/I                                        ClkMux                     0      5213               RISE  1       
I__30/O                                        ClkMux                     455    5668               RISE  1       
ShiftRegisterInstance.data_7_LC_2_2_2/clk      LogicCell40_SEQ_MODE_1000  0      5668               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ShiftRegisterInstance.data_7_LC_2_2_2/lcout  LogicCell40_SEQ_MODE_1000  796    6464               RISE  1       
I__51/I                                      Odrv4                      0      6464               RISE  1       
I__51/O                                      Odrv4                      517    6981               RISE  1       
I__52/I                                      Span4Mux_s1_h              0      6981               RISE  1       
I__52/O                                      Span4Mux_s1_h              258    7239               RISE  1       
I__53/I                                      LocalMux                   0      7239               RISE  1       
I__53/O                                      LocalMux                   486    7725               RISE  1       
I__54/I                                      IoInMux                    0      7725               RISE  1       
I__54/O                                      IoInMux                    382    8108               RISE  1       
data_out_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      8108               RISE  1       
data_out_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     3297   11405              FALL  1       
data_out_obuf_iopad/DIN                      IO_PAD                     0      11405              FALL  1       
data_out_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2488   13893              FALL  1       
data_out                                     top                        0      13893              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: data_in   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : data_in
Clock Port        : clk_sr
Clock Reference   : top|clk_sr:R
Hold Time         : 3203


Capture Clock Path Delay       5668
+ Hold  Time                      0
- Data Path Delay             -2465
---------------------------- ------
Hold Time                      3203

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
data_in                                    top                        0      0                  FALL  1       
data_in_ibuf_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  FALL  1       
data_in_ibuf_iopad/DOUT                    IO_PAD                     460    460                FALL  1       
data_in_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
data_in_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__34/I                                    Odrv4                      0      1142               FALL  1       
I__34/O                                    Odrv4                      548    1690               FALL  1       
I__35/I                                    LocalMux                   0      1690               FALL  1       
I__35/O                                    LocalMux                   455    2145               FALL  1       
I__36/I                                    InMux                      0      2145               FALL  1       
I__36/O                                    InMux                      320    2465               FALL  1       
ShiftRegisterInstance.data_0_LC_3_2_5/in3  LogicCell40_SEQ_MODE_1000  0      2465               FALL  1       

Capture Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_sr                                         top                        0      0                  RISE  1       
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__17/I                                        Odrv4                      0      1420               RISE  1       
I__17/O                                        Odrv4                      517    1936               RISE  1       
I__18/I                                        IoSpan4Mux                 0      1936               RISE  1       
I__18/O                                        IoSpan4Mux                 424    2360               RISE  1       
I__19/I                                        IoSpan4Mux                 0      2360               RISE  1       
I__19/O                                        IoSpan4Mux                 424    2784               RISE  1       
I__20/I                                        IoSpan4Mux                 0      2784               RISE  1       
I__20/O                                        IoSpan4Mux                 424    3208               RISE  1       
I__21/I                                        LocalMux                   0      3208               RISE  1       
I__21/O                                        LocalMux                   486    3694               RISE  1       
I__22/I                                        IoInMux                    0      3694               RISE  1       
I__22/O                                        IoInMux                    382    4076               RISE  1       
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4076               RISE  1       
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    4986               RISE  8       
I__28/I                                        gio2CtrlBuf                0      4986               RISE  1       
I__28/O                                        gio2CtrlBuf                0      4986               RISE  1       
I__29/I                                        GlobalMux                  0      4986               RISE  1       
I__29/O                                        GlobalMux                  227    5213               RISE  1       
I__31/I                                        ClkMux                     0      5213               RISE  1       
I__31/O                                        ClkMux                     455    5668               RISE  1       
ShiftRegisterInstance.data_0_LC_3_2_5/clk      LogicCell40_SEQ_MODE_1000  0      5668               RISE  1       

6.4.2::Path details for port: rst       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst
Clock Port        : clk_sr
Clock Reference   : top|clk_sr:R
Hold Time         : 1909


Capture Clock Path Delay       5668
+ Hold  Time                   -291
- Data Path Delay             -3468
---------------------------- ------
Hold Time                      1909

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst                                       top                        0      0                  FALL  1       
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                     0      0                  FALL  1       
rst_ibuf_iopad/DOUT                       IO_PAD                     460    460                FALL  1       
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__39/I                                   LocalMux                   0      1142               FALL  1       
I__39/O                                   LocalMux                   455    1597               FALL  1       
I__40/I                                   InMux                      0      1597               FALL  1       
I__40/O                                   InMux                      320    1918               FALL  1       
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000  0      1918               FALL  1       
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000  569    2486               FALL  8       
I__23/I                                   LocalMux                   0      2486               FALL  1       
I__23/O                                   LocalMux                   455    2941               FALL  1       
I__25/I                                   SRMux                      0      2941               FALL  1       
I__25/O                                   SRMux                      527    3468               FALL  1       
ShiftRegisterInstance.data_0_LC_3_2_5/sr  LogicCell40_SEQ_MODE_1000  0      3468               FALL  1       

Capture Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_sr                                         top                        0      0                  RISE  1       
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__17/I                                        Odrv4                      0      1420               RISE  1       
I__17/O                                        Odrv4                      517    1936               RISE  1       
I__18/I                                        IoSpan4Mux                 0      1936               RISE  1       
I__18/O                                        IoSpan4Mux                 424    2360               RISE  1       
I__19/I                                        IoSpan4Mux                 0      2360               RISE  1       
I__19/O                                        IoSpan4Mux                 424    2784               RISE  1       
I__20/I                                        IoSpan4Mux                 0      2784               RISE  1       
I__20/O                                        IoSpan4Mux                 424    3208               RISE  1       
I__21/I                                        LocalMux                   0      3208               RISE  1       
I__21/O                                        LocalMux                   486    3694               RISE  1       
I__22/I                                        IoInMux                    0      3694               RISE  1       
I__22/O                                        IoInMux                    382    4076               RISE  1       
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4076               RISE  1       
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    4986               RISE  8       
I__28/I                                        gio2CtrlBuf                0      4986               RISE  1       
I__28/O                                        gio2CtrlBuf                0      4986               RISE  1       
I__29/I                                        GlobalMux                  0      4986               RISE  1       
I__29/O                                        GlobalMux                  227    5213               RISE  1       
I__31/I                                        ClkMux                     0      5213               RISE  1       
I__31/O                                        ClkMux                     455    5668               RISE  1       
ShiftRegisterInstance.data_0_LC_3_2_5/clk      LogicCell40_SEQ_MODE_1000  0      5668               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: data_out  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : data_out
Clock Port         : clk_sr
Clock Reference    : top|clk_sr:R
Clock to Out Delay : 13306


Launch Clock Path Delay        5668
+ Clock To Q Delay              796
+ Data Path Delay              6842
---------------------------- ------
Clock To Out Delay            13306

Launch Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_sr                                         top                        0      0                  RISE  1       
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__17/I                                        Odrv4                      0      1420               RISE  1       
I__17/O                                        Odrv4                      517    1936               RISE  1       
I__18/I                                        IoSpan4Mux                 0      1936               RISE  1       
I__18/O                                        IoSpan4Mux                 424    2360               RISE  1       
I__19/I                                        IoSpan4Mux                 0      2360               RISE  1       
I__19/O                                        IoSpan4Mux                 424    2784               RISE  1       
I__20/I                                        IoSpan4Mux                 0      2784               RISE  1       
I__20/O                                        IoSpan4Mux                 424    3208               RISE  1       
I__21/I                                        LocalMux                   0      3208               RISE  1       
I__21/O                                        LocalMux                   486    3694               RISE  1       
I__22/I                                        IoInMux                    0      3694               RISE  1       
I__22/O                                        IoInMux                    382    4076               RISE  1       
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4076               RISE  1       
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    4986               RISE  8       
I__28/I                                        gio2CtrlBuf                0      4986               RISE  1       
I__28/O                                        gio2CtrlBuf                0      4986               RISE  1       
I__29/I                                        GlobalMux                  0      4986               RISE  1       
I__29/O                                        GlobalMux                  227    5213               RISE  1       
I__30/I                                        ClkMux                     0      5213               RISE  1       
I__30/O                                        ClkMux                     455    5668               RISE  1       
ShiftRegisterInstance.data_7_LC_2_2_2/clk      LogicCell40_SEQ_MODE_1000  0      5668               RISE  1       

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
ShiftRegisterInstance.data_7_LC_2_2_2/lcout  LogicCell40_SEQ_MODE_1000  796    6464               FALL  1       
I__51/I                                      Odrv4                      0      6464               FALL  1       
I__51/O                                      Odrv4                      548    7012               FALL  1       
I__52/I                                      Span4Mux_s1_h              0      7012               FALL  1       
I__52/O                                      Span4Mux_s1_h              248    7260               FALL  1       
I__53/I                                      LocalMux                   0      7260               FALL  1       
I__53/O                                      LocalMux                   455    7715               FALL  1       
I__54/I                                      IoInMux                    0      7715               FALL  1       
I__54/O                                      IoInMux                    320    8035               FALL  1       
data_out_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      8035               FALL  1       
data_out_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2956   10992              RISE  1       
data_out_obuf_iopad/DIN                      IO_PAD                     0      10992              RISE  1       
data_out_obuf_iopad/PACKAGEPIN:out           IO_PAD                     2314   13306              RISE  1       
data_out                                     top                        0      13306              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_0_LC_3_2_5/lcout
Path End         : ShiftRegisterInstance.data_1_LC_3_2_0/in3
Capture Clock    : ShiftRegisterInstance.data_1_LC_3_2_0/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (top|clk_sr:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    5668
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                8255

Launch Clock Arrival Time (top|clk_sr:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    5668
+ Clock To Q                                  796
+ Data Path Delay                             868
------------------------------------------   ---- 
End-of-path arrival time (ps)                7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__31/I                                        ClkMux                         0              5213  RISE       1
I__31/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_0_LC_3_2_5/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_0_LC_3_2_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464    923  RISE       1
I__32/I                                      LocalMux                       0              6464    923  RISE       1
I__32/O                                      LocalMux                     486              6950    923  RISE       1
I__33/I                                      InMux                          0              6950    923  RISE       1
I__33/O                                      InMux                        382              7332    923  RISE       1
ShiftRegisterInstance.data_1_LC_3_2_0/in3    LogicCell40_SEQ_MODE_1000      0              7332    923  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__31/I                                        ClkMux                         0              5213  RISE       1
I__31/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_1_LC_3_2_0/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_1_LC_3_2_0/lcout
Path End         : ShiftRegisterInstance.data_2_LC_2_2_3/in3
Capture Clock    : ShiftRegisterInstance.data_2_LC_2_2_3/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (top|clk_sr:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    5668
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                8255

Launch Clock Arrival Time (top|clk_sr:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    5668
+ Clock To Q                                  796
+ Data Path Delay                             868
------------------------------------------   ---- 
End-of-path arrival time (ps)                7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__31/I                                        ClkMux                         0              5213  RISE       1
I__31/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_1_LC_3_2_0/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_1_LC_3_2_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464    923  RISE       1
I__37/I                                      LocalMux                       0              6464    923  RISE       1
I__37/O                                      LocalMux                     486              6950    923  RISE       1
I__38/I                                      InMux                          0              6950    923  RISE       1
I__38/O                                      InMux                        382              7332    923  RISE       1
ShiftRegisterInstance.data_2_LC_2_2_3/in3    LogicCell40_SEQ_MODE_1000      0              7332    923  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_2_LC_2_2_3/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_5_LC_2_2_7/lcout
Path End         : ShiftRegisterInstance.data_6_LC_2_2_6/in3
Capture Clock    : ShiftRegisterInstance.data_6_LC_2_2_6/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (top|clk_sr:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    5668
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                8255

Launch Clock Arrival Time (top|clk_sr:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    5668
+ Clock To Q                                  796
+ Data Path Delay                             868
------------------------------------------   ---- 
End-of-path arrival time (ps)                7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_5_LC_2_2_7/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_5_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464    923  RISE       1
I__41/I                                      LocalMux                       0              6464    923  RISE       1
I__41/O                                      LocalMux                     486              6950    923  RISE       1
I__42/I                                      InMux                          0              6950    923  RISE       1
I__42/O                                      InMux                        382              7332    923  RISE       1
ShiftRegisterInstance.data_6_LC_2_2_6/in3    LogicCell40_SEQ_MODE_1000      0              7332    923  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_6_LC_2_2_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_6_LC_2_2_6/lcout
Path End         : ShiftRegisterInstance.data_7_LC_2_2_2/in3
Capture Clock    : ShiftRegisterInstance.data_7_LC_2_2_2/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (top|clk_sr:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    5668
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                8255

Launch Clock Arrival Time (top|clk_sr:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    5668
+ Clock To Q                                  796
+ Data Path Delay                             868
------------------------------------------   ---- 
End-of-path arrival time (ps)                7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_6_LC_2_2_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_6_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464    923  RISE       1
I__45/I                                      LocalMux                       0              6464    923  RISE       1
I__45/O                                      LocalMux                     486              6950    923  RISE       1
I__46/I                                      InMux                          0              6950    923  RISE       1
I__46/O                                      InMux                        382              7332    923  RISE       1
ShiftRegisterInstance.data_7_LC_2_2_2/in3    LogicCell40_SEQ_MODE_1000      0              7332    923  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_7_LC_2_2_2/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_3_LC_2_2_4/lcout
Path End         : ShiftRegisterInstance.data_4_LC_2_2_1/in3
Capture Clock    : ShiftRegisterInstance.data_4_LC_2_2_1/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (top|clk_sr:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    5668
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                8255

Launch Clock Arrival Time (top|clk_sr:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    5668
+ Clock To Q                                  796
+ Data Path Delay                             868
------------------------------------------   ---- 
End-of-path arrival time (ps)                7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_3_LC_2_2_4/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_3_LC_2_2_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464    923  RISE       1
I__47/I                                      LocalMux                       0              6464    923  RISE       1
I__47/O                                      LocalMux                     486              6950    923  RISE       1
I__48/I                                      InMux                          0              6950    923  RISE       1
I__48/O                                      InMux                        382              7332    923  RISE       1
ShiftRegisterInstance.data_4_LC_2_2_1/in3    LogicCell40_SEQ_MODE_1000      0              7332    923  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_4_LC_2_2_1/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_2_LC_2_2_3/lcout
Path End         : ShiftRegisterInstance.data_3_LC_2_2_4/in3
Capture Clock    : ShiftRegisterInstance.data_3_LC_2_2_4/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (top|clk_sr:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    5668
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                8255

Launch Clock Arrival Time (top|clk_sr:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    5668
+ Clock To Q                                  796
+ Data Path Delay                             868
------------------------------------------   ---- 
End-of-path arrival time (ps)                7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_2_LC_2_2_3/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_2_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464    923  RISE       1
I__49/I                                      LocalMux                       0              6464    923  RISE       1
I__49/O                                      LocalMux                     486              6950    923  RISE       1
I__50/I                                      InMux                          0              6950    923  RISE       1
I__50/O                                      InMux                        382              7332    923  RISE       1
ShiftRegisterInstance.data_3_LC_2_2_4/in3    LogicCell40_SEQ_MODE_1000      0              7332    923  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_3_LC_2_2_4/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_4_LC_2_2_1/lcout
Path End         : ShiftRegisterInstance.data_5_LC_2_2_7/in3
Capture Clock    : ShiftRegisterInstance.data_5_LC_2_2_7/clk
Setup Constraint : 2990p
Path slack       : 923p

Capture Clock Arrival Time (top|clk_sr:R#2)   2990
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    5668
- Setup Time                                  -403
-------------------------------------------   ---- 
End-of-path required time (ps)                8255

Launch Clock Arrival Time (top|clk_sr:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    5668
+ Clock To Q                                  796
+ Data Path Delay                             868
------------------------------------------   ---- 
End-of-path arrival time (ps)                7332
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_4_LC_2_2_1/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_4_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464    923  RISE       1
I__43/I                                      LocalMux                       0              6464    923  RISE       1
I__43/O                                      LocalMux                     486              6950    923  RISE       1
I__44/I                                      InMux                          0              6950    923  RISE       1
I__44/O                                      InMux                        382              7332    923  RISE       1
ShiftRegisterInstance.data_5_LC_2_2_7/in3    LogicCell40_SEQ_MODE_1000      0              7332    923  RISE       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_5_LC_2_2_7/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_in
Path End         : ShiftRegisterInstance.data_0_LC_3_2_5/in3
Capture Clock    : ShiftRegisterInstance.data_0_LC_3_2_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                   -320
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2765
---------------------------------------   ---- 
End-of-path arrival time (ps)             2765
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_in                                    top                            0                 0   +INF  RISE       1
data_in_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
data_in_ibuf_iopad/DOUT                    IO_PAD                       760               760   +INF  RISE       1
data_in_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
data_in_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__34/I                                    Odrv4                          0              1442   +INF  FALL       1
I__34/O                                    Odrv4                        548              1990   +INF  FALL       1
I__35/I                                    LocalMux                       0              1990   +INF  FALL       1
I__35/O                                    LocalMux                     455              2445   +INF  FALL       1
I__36/I                                    InMux                          0              2445   +INF  FALL       1
I__36/O                                    InMux                        320              2765   +INF  FALL       1
ShiftRegisterInstance.data_0_LC_3_2_5/in3  LogicCell40_SEQ_MODE_1000      0              2765   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__31/I                                        ClkMux                         0              5213  RISE       1
I__31/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_0_LC_3_2_5/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : ShiftRegisterInstance.data_0_LC_3_2_5/sr
Capture Clock    : ShiftRegisterInstance.data_0_LC_3_2_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                   -207
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3768
---------------------------------------   ---- 
End-of-path arrival time (ps)             3768
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                                       top                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT                       IO_PAD                       760               760   +INF  RISE       1
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__39/I                                   LocalMux                       0              1442   +INF  FALL       1
I__39/O                                   LocalMux                     455              1897   +INF  FALL       1
I__40/I                                   InMux                          0              1897   +INF  FALL       1
I__40/O                                   InMux                        320              2218   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       8
I__23/I                                   LocalMux                       0              2786   +INF  FALL       1
I__23/O                                   LocalMux                     455              3241   +INF  FALL       1
I__25/I                                   SRMux                          0              3241   +INF  FALL       1
I__25/O                                   SRMux                        527              3768   +INF  FALL       1
ShiftRegisterInstance.data_0_LC_3_2_5/sr  LogicCell40_SEQ_MODE_1000      0              3768   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__31/I                                        ClkMux                         0              5213  RISE       1
I__31/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_0_LC_3_2_5/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : ShiftRegisterInstance.data_1_LC_3_2_0/sr
Capture Clock    : ShiftRegisterInstance.data_1_LC_3_2_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                   -207
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3718
---------------------------------------   ---- 
End-of-path arrival time (ps)             3718
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                                       top                            0                 0   +INF  FALL       1
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  FALL       1
rst_ibuf_iopad/DOUT                       IO_PAD                       710               710   +INF  FALL       1
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__39/I                                   LocalMux                       0              1392   +INF  FALL       1
I__39/O                                   LocalMux                     455              1847   +INF  FALL       1
I__40/I                                   InMux                          0              1847   +INF  FALL       1
I__40/O                                   InMux                        320              2168   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000      0              2168   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000    569              2736   +INF  FALL       8
I__23/I                                   LocalMux                       0              2736   +INF  FALL       1
I__23/O                                   LocalMux                     455              3191   +INF  FALL       1
I__25/I                                   SRMux                          0              3191   +INF  FALL       1
I__25/O                                   SRMux                        527              3718   +INF  FALL       1
ShiftRegisterInstance.data_1_LC_3_2_0/sr  LogicCell40_SEQ_MODE_1000      0              3718   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__31/I                                        ClkMux                         0              5213  RISE       1
I__31/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_1_LC_3_2_0/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_7_LC_2_2_2/lcout
Path End         : data_out
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk_sr:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     5668
+ Clock To Q                                   796
+ Data Path Delay                             7429
------------------------------------------   ----- 
End-of-path arrival time (ps)                13893
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_7_LC_2_2_2/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_7_LC_2_2_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   +INF  RISE       1
I__51/I                                      Odrv4                          0              6464   +INF  RISE       1
I__51/O                                      Odrv4                        517              6981   +INF  RISE       1
I__52/I                                      Span4Mux_s1_h                  0              6981   +INF  RISE       1
I__52/O                                      Span4Mux_s1_h                258              7239   +INF  RISE       1
I__53/I                                      LocalMux                       0              7239   +INF  RISE       1
I__53/O                                      LocalMux                     486              7725   +INF  RISE       1
I__54/I                                      IoInMux                        0              7725   +INF  RISE       1
I__54/O                                      IoInMux                      382              8108   +INF  RISE       1
data_out_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              8108   +INF  RISE       1
data_out_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      3297             11405   +INF  FALL       1
data_out_obuf_iopad/DIN                      IO_PAD                         0             11405   +INF  FALL       1
data_out_obuf_iopad/PACKAGEPIN:out           IO_PAD                      2488             13893   +INF  FALL       1
data_out                                     top                            0             13893   +INF  FALL       1


++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : ShiftRegisterInstance.data_5_LC_2_2_7/sr
Capture Clock    : ShiftRegisterInstance.data_5_LC_2_2_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                   -207
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4316
---------------------------------------   ---- 
End-of-path arrival time (ps)             4316
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                                       top                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT                       IO_PAD                       760               760   +INF  RISE       1
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__39/I                                   LocalMux                       0              1442   +INF  FALL       1
I__39/O                                   LocalMux                     455              1897   +INF  FALL       1
I__40/I                                   InMux                          0              1897   +INF  FALL       1
I__40/O                                   InMux                        320              2218   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       8
I__24/I                                   Odrv4                          0              2786   +INF  FALL       1
I__24/O                                   Odrv4                        548              3334   +INF  FALL       1
I__26/I                                   LocalMux                       0              3334   +INF  FALL       1
I__26/O                                   LocalMux                     455              3789   +INF  FALL       1
I__27/I                                   SRMux                          0              3789   +INF  FALL       1
I__27/O                                   SRMux                        527              4316   +INF  FALL       1
ShiftRegisterInstance.data_5_LC_2_2_7/sr  LogicCell40_SEQ_MODE_1000      0              4316   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_5_LC_2_2_7/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : ShiftRegisterInstance.data_6_LC_2_2_6/sr
Capture Clock    : ShiftRegisterInstance.data_6_LC_2_2_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                   -207
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4316
---------------------------------------   ---- 
End-of-path arrival time (ps)             4316
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                                       top                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT                       IO_PAD                       760               760   +INF  RISE       1
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__39/I                                   LocalMux                       0              1442   +INF  FALL       1
I__39/O                                   LocalMux                     455              1897   +INF  FALL       1
I__40/I                                   InMux                          0              1897   +INF  FALL       1
I__40/O                                   InMux                        320              2218   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       8
I__24/I                                   Odrv4                          0              2786   +INF  FALL       1
I__24/O                                   Odrv4                        548              3334   +INF  FALL       1
I__26/I                                   LocalMux                       0              3334   +INF  FALL       1
I__26/O                                   LocalMux                     455              3789   +INF  FALL       1
I__27/I                                   SRMux                          0              3789   +INF  FALL       1
I__27/O                                   SRMux                        527              4316   +INF  FALL       1
ShiftRegisterInstance.data_6_LC_2_2_6/sr  LogicCell40_SEQ_MODE_1000      0              4316   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_6_LC_2_2_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : ShiftRegisterInstance.data_3_LC_2_2_4/sr
Capture Clock    : ShiftRegisterInstance.data_3_LC_2_2_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                   -207
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4316
---------------------------------------   ---- 
End-of-path arrival time (ps)             4316
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                                       top                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT                       IO_PAD                       760               760   +INF  RISE       1
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__39/I                                   LocalMux                       0              1442   +INF  FALL       1
I__39/O                                   LocalMux                     455              1897   +INF  FALL       1
I__40/I                                   InMux                          0              1897   +INF  FALL       1
I__40/O                                   InMux                        320              2218   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       8
I__24/I                                   Odrv4                          0              2786   +INF  FALL       1
I__24/O                                   Odrv4                        548              3334   +INF  FALL       1
I__26/I                                   LocalMux                       0              3334   +INF  FALL       1
I__26/O                                   LocalMux                     455              3789   +INF  FALL       1
I__27/I                                   SRMux                          0              3789   +INF  FALL       1
I__27/O                                   SRMux                        527              4316   +INF  FALL       1
ShiftRegisterInstance.data_3_LC_2_2_4/sr  LogicCell40_SEQ_MODE_1000      0              4316   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_3_LC_2_2_4/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : ShiftRegisterInstance.data_2_LC_2_2_3/sr
Capture Clock    : ShiftRegisterInstance.data_2_LC_2_2_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                   -207
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4316
---------------------------------------   ---- 
End-of-path arrival time (ps)             4316
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                                       top                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT                       IO_PAD                       760               760   +INF  RISE       1
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__39/I                                   LocalMux                       0              1442   +INF  FALL       1
I__39/O                                   LocalMux                     455              1897   +INF  FALL       1
I__40/I                                   InMux                          0              1897   +INF  FALL       1
I__40/O                                   InMux                        320              2218   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       8
I__24/I                                   Odrv4                          0              2786   +INF  FALL       1
I__24/O                                   Odrv4                        548              3334   +INF  FALL       1
I__26/I                                   LocalMux                       0              3334   +INF  FALL       1
I__26/O                                   LocalMux                     455              3789   +INF  FALL       1
I__27/I                                   SRMux                          0              3789   +INF  FALL       1
I__27/O                                   SRMux                        527              4316   +INF  FALL       1
ShiftRegisterInstance.data_2_LC_2_2_3/sr  LogicCell40_SEQ_MODE_1000      0              4316   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_2_LC_2_2_3/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : ShiftRegisterInstance.data_7_LC_2_2_2/sr
Capture Clock    : ShiftRegisterInstance.data_7_LC_2_2_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                   -207
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4316
---------------------------------------   ---- 
End-of-path arrival time (ps)             4316
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                                       top                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT                       IO_PAD                       760               760   +INF  RISE       1
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__39/I                                   LocalMux                       0              1442   +INF  FALL       1
I__39/O                                   LocalMux                     455              1897   +INF  FALL       1
I__40/I                                   InMux                          0              1897   +INF  FALL       1
I__40/O                                   InMux                        320              2218   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       8
I__24/I                                   Odrv4                          0              2786   +INF  FALL       1
I__24/O                                   Odrv4                        548              3334   +INF  FALL       1
I__26/I                                   LocalMux                       0              3334   +INF  FALL       1
I__26/O                                   LocalMux                     455              3789   +INF  FALL       1
I__27/I                                   SRMux                          0              3789   +INF  FALL       1
I__27/O                                   SRMux                        527              4316   +INF  FALL       1
ShiftRegisterInstance.data_7_LC_2_2_2/sr  LogicCell40_SEQ_MODE_1000      0              4316   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_7_LC_2_2_2/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : ShiftRegisterInstance.data_4_LC_2_2_1/sr
Capture Clock    : ShiftRegisterInstance.data_4_LC_2_2_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                   -207
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4316
---------------------------------------   ---- 
End-of-path arrival time (ps)             4316
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                                       top                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT                       IO_PAD                       760               760   +INF  RISE       1
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__39/I                                   LocalMux                       0              1442   +INF  FALL       1
I__39/O                                   LocalMux                     455              1897   +INF  FALL       1
I__40/I                                   InMux                          0              1897   +INF  FALL       1
I__40/O                                   InMux                        320              2218   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       8
I__24/I                                   Odrv4                          0              2786   +INF  FALL       1
I__24/O                                   Odrv4                        548              3334   +INF  FALL       1
I__26/I                                   LocalMux                       0              3334   +INF  FALL       1
I__26/O                                   LocalMux                     455              3789   +INF  FALL       1
I__27/I                                   SRMux                          0              3789   +INF  FALL       1
I__27/O                                   SRMux                        527              4316   +INF  FALL       1
ShiftRegisterInstance.data_4_LC_2_2_1/sr  LogicCell40_SEQ_MODE_1000      0              4316   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_4_LC_2_2_1/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_0_LC_3_2_5/lcout
Path End         : ShiftRegisterInstance.data_1_LC_3_2_0/in3
Capture Clock    : ShiftRegisterInstance.data_1_LC_3_2_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|clk_sr:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    5668
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                5668

Launch Clock Arrival Time (top|clk_sr:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    5668
+ Clock To Q                                  796
+ Data Path Delay                             775
------------------------------------------   ---- 
End-of-path arrival time (ps)                7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__31/I                                        ClkMux                         0              5213  RISE       1
I__31/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_0_LC_3_2_5/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_0_LC_3_2_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__32/I                                      LocalMux                       0              6464   1571  FALL       1
I__32/O                                      LocalMux                     455              6919   1571  FALL       1
I__33/I                                      InMux                          0              6919   1571  FALL       1
I__33/O                                      InMux                        320              7239   1571  FALL       1
ShiftRegisterInstance.data_1_LC_3_2_0/in3    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__31/I                                        ClkMux                         0              5213  RISE       1
I__31/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_1_LC_3_2_0/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_1_LC_3_2_0/lcout
Path End         : ShiftRegisterInstance.data_2_LC_2_2_3/in3
Capture Clock    : ShiftRegisterInstance.data_2_LC_2_2_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|clk_sr:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    5668
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                5668

Launch Clock Arrival Time (top|clk_sr:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    5668
+ Clock To Q                                  796
+ Data Path Delay                             775
------------------------------------------   ---- 
End-of-path arrival time (ps)                7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__31/I                                        ClkMux                         0              5213  RISE       1
I__31/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_1_LC_3_2_0/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_1_LC_3_2_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__37/I                                      LocalMux                       0              6464   1571  FALL       1
I__37/O                                      LocalMux                     455              6919   1571  FALL       1
I__38/I                                      InMux                          0              6919   1571  FALL       1
I__38/O                                      InMux                        320              7239   1571  FALL       1
ShiftRegisterInstance.data_2_LC_2_2_3/in3    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_2_LC_2_2_3/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_5_LC_2_2_7/lcout
Path End         : ShiftRegisterInstance.data_6_LC_2_2_6/in3
Capture Clock    : ShiftRegisterInstance.data_6_LC_2_2_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|clk_sr:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    5668
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                5668

Launch Clock Arrival Time (top|clk_sr:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    5668
+ Clock To Q                                  796
+ Data Path Delay                             775
------------------------------------------   ---- 
End-of-path arrival time (ps)                7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_5_LC_2_2_7/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_5_LC_2_2_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__41/I                                      LocalMux                       0              6464   1571  FALL       1
I__41/O                                      LocalMux                     455              6919   1571  FALL       1
I__42/I                                      InMux                          0              6919   1571  FALL       1
I__42/O                                      InMux                        320              7239   1571  FALL       1
ShiftRegisterInstance.data_6_LC_2_2_6/in3    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_6_LC_2_2_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_6_LC_2_2_6/lcout
Path End         : ShiftRegisterInstance.data_7_LC_2_2_2/in3
Capture Clock    : ShiftRegisterInstance.data_7_LC_2_2_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|clk_sr:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    5668
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                5668

Launch Clock Arrival Time (top|clk_sr:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    5668
+ Clock To Q                                  796
+ Data Path Delay                             775
------------------------------------------   ---- 
End-of-path arrival time (ps)                7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_6_LC_2_2_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_6_LC_2_2_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__45/I                                      LocalMux                       0              6464   1571  FALL       1
I__45/O                                      LocalMux                     455              6919   1571  FALL       1
I__46/I                                      InMux                          0              6919   1571  FALL       1
I__46/O                                      InMux                        320              7239   1571  FALL       1
ShiftRegisterInstance.data_7_LC_2_2_2/in3    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_7_LC_2_2_2/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_3_LC_2_2_4/lcout
Path End         : ShiftRegisterInstance.data_4_LC_2_2_1/in3
Capture Clock    : ShiftRegisterInstance.data_4_LC_2_2_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|clk_sr:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    5668
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                5668

Launch Clock Arrival Time (top|clk_sr:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    5668
+ Clock To Q                                  796
+ Data Path Delay                             775
------------------------------------------   ---- 
End-of-path arrival time (ps)                7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_3_LC_2_2_4/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_3_LC_2_2_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__47/I                                      LocalMux                       0              6464   1571  FALL       1
I__47/O                                      LocalMux                     455              6919   1571  FALL       1
I__48/I                                      InMux                          0              6919   1571  FALL       1
I__48/O                                      InMux                        320              7239   1571  FALL       1
ShiftRegisterInstance.data_4_LC_2_2_1/in3    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_4_LC_2_2_1/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_2_LC_2_2_3/lcout
Path End         : ShiftRegisterInstance.data_3_LC_2_2_4/in3
Capture Clock    : ShiftRegisterInstance.data_3_LC_2_2_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|clk_sr:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    5668
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                5668

Launch Clock Arrival Time (top|clk_sr:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    5668
+ Clock To Q                                  796
+ Data Path Delay                             775
------------------------------------------   ---- 
End-of-path arrival time (ps)                7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_2_LC_2_2_3/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_2_LC_2_2_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__49/I                                      LocalMux                       0              6464   1571  FALL       1
I__49/O                                      LocalMux                     455              6919   1571  FALL       1
I__50/I                                      InMux                          0              6919   1571  FALL       1
I__50/O                                      InMux                        320              7239   1571  FALL       1
ShiftRegisterInstance.data_3_LC_2_2_4/in3    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_3_LC_2_2_4/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_4_LC_2_2_1/lcout
Path End         : ShiftRegisterInstance.data_5_LC_2_2_7/in3
Capture Clock    : ShiftRegisterInstance.data_5_LC_2_2_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|clk_sr:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    5668
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                5668

Launch Clock Arrival Time (top|clk_sr:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    5668
+ Clock To Q                                  796
+ Data Path Delay                             775
------------------------------------------   ---- 
End-of-path arrival time (ps)                7239
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_4_LC_2_2_1/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_4_LC_2_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__43/I                                      LocalMux                       0              6464   1571  FALL       1
I__43/O                                      LocalMux                     455              6919   1571  FALL       1
I__44/I                                      InMux                          0              6919   1571  FALL       1
I__44/O                                      InMux                        320              7239   1571  FALL       1
ShiftRegisterInstance.data_5_LC_2_2_7/in3    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_5_LC_2_2_7/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_in
Path End         : ShiftRegisterInstance.data_0_LC_3_2_5/in3
Capture Clock    : ShiftRegisterInstance.data_0_LC_3_2_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2515
---------------------------------------   ---- 
End-of-path arrival time (ps)             2515
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
data_in                                    top                            0                 0   +INF  RISE       1
data_in_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
data_in_ibuf_iopad/DOUT                    IO_PAD                       510               510   +INF  RISE       1
data_in_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
data_in_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__34/I                                    Odrv4                          0              1192   +INF  FALL       1
I__34/O                                    Odrv4                        548              1740   +INF  FALL       1
I__35/I                                    LocalMux                       0              1740   +INF  FALL       1
I__35/O                                    LocalMux                     455              2195   +INF  FALL       1
I__36/I                                    InMux                          0              2195   +INF  FALL       1
I__36/O                                    InMux                        320              2515   +INF  FALL       1
ShiftRegisterInstance.data_0_LC_3_2_5/in3  LogicCell40_SEQ_MODE_1000      0              2515   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__31/I                                        ClkMux                         0              5213  RISE       1
I__31/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_0_LC_3_2_5/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : ShiftRegisterInstance.data_0_LC_3_2_5/sr
Capture Clock    : ShiftRegisterInstance.data_0_LC_3_2_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                   -291
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3518
---------------------------------------   ---- 
End-of-path arrival time (ps)             3518
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                                       top                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__39/I                                   LocalMux                       0              1192   +INF  FALL       1
I__39/O                                   LocalMux                     455              1647   +INF  FALL       1
I__40/I                                   InMux                          0              1647   +INF  FALL       1
I__40/O                                   InMux                        320              1968   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       8
I__23/I                                   LocalMux                       0              2536   +INF  FALL       1
I__23/O                                   LocalMux                     455              2991   +INF  FALL       1
I__25/I                                   SRMux                          0              2991   +INF  FALL       1
I__25/O                                   SRMux                        527              3518   +INF  FALL       1
ShiftRegisterInstance.data_0_LC_3_2_5/sr  LogicCell40_SEQ_MODE_1000      0              3518   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__31/I                                        ClkMux                         0              5213  RISE       1
I__31/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_0_LC_3_2_5/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : ShiftRegisterInstance.data_1_LC_3_2_0/sr
Capture Clock    : ShiftRegisterInstance.data_1_LC_3_2_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                   -291
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3468
---------------------------------------   ---- 
End-of-path arrival time (ps)             3468
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                                       top                            0                 0   +INF  FALL       1
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  FALL       1
rst_ibuf_iopad/DOUT                       IO_PAD                       460               460   +INF  FALL       1
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__39/I                                   LocalMux                       0              1142   +INF  FALL       1
I__39/O                                   LocalMux                     455              1597   +INF  FALL       1
I__40/I                                   InMux                          0              1597   +INF  FALL       1
I__40/O                                   InMux                        320              1918   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000    569              2486   +INF  FALL       8
I__23/I                                   LocalMux                       0              2486   +INF  FALL       1
I__23/O                                   LocalMux                     455              2941   +INF  FALL       1
I__25/I                                   SRMux                          0              2941   +INF  FALL       1
I__25/O                                   SRMux                        527              3468   +INF  FALL       1
ShiftRegisterInstance.data_1_LC_3_2_0/sr  LogicCell40_SEQ_MODE_1000      0              3468   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__31/I                                        ClkMux                         0              5213  RISE       1
I__31/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_1_LC_3_2_0/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ShiftRegisterInstance.data_7_LC_2_2_2/lcout
Path End         : data_out
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk_sr:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     5668
+ Clock To Q                                   796
+ Data Path Delay                             7429
------------------------------------------   ----- 
End-of-path arrival time (ps)                13893
 
Launch Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_7_LC_2_2_2/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ShiftRegisterInstance.data_7_LC_2_2_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   +INF  RISE       1
I__51/I                                      Odrv4                          0              6464   +INF  RISE       1
I__51/O                                      Odrv4                        517              6981   +INF  RISE       1
I__52/I                                      Span4Mux_s1_h                  0              6981   +INF  RISE       1
I__52/O                                      Span4Mux_s1_h                258              7239   +INF  RISE       1
I__53/I                                      LocalMux                       0              7239   +INF  RISE       1
I__53/O                                      LocalMux                     486              7725   +INF  RISE       1
I__54/I                                      IoInMux                        0              7725   +INF  RISE       1
I__54/O                                      IoInMux                      382              8108   +INF  RISE       1
data_out_obuf_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              8108   +INF  RISE       1
data_out_obuf_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      3297             11405   +INF  FALL       1
data_out_obuf_iopad/DIN                      IO_PAD                         0             11405   +INF  FALL       1
data_out_obuf_iopad/PACKAGEPIN:out           IO_PAD                      2488             13893   +INF  FALL       1
data_out                                     top                            0             13893   +INF  FALL       1


++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : ShiftRegisterInstance.data_5_LC_2_2_7/sr
Capture Clock    : ShiftRegisterInstance.data_5_LC_2_2_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                   -291
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4066
---------------------------------------   ---- 
End-of-path arrival time (ps)             4066
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                                       top                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__39/I                                   LocalMux                       0              1192   +INF  FALL       1
I__39/O                                   LocalMux                     455              1647   +INF  FALL       1
I__40/I                                   InMux                          0              1647   +INF  FALL       1
I__40/O                                   InMux                        320              1968   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       8
I__24/I                                   Odrv4                          0              2536   +INF  FALL       1
I__24/O                                   Odrv4                        548              3084   +INF  FALL       1
I__26/I                                   LocalMux                       0              3084   +INF  FALL       1
I__26/O                                   LocalMux                     455              3539   +INF  FALL       1
I__27/I                                   SRMux                          0              3539   +INF  FALL       1
I__27/O                                   SRMux                        527              4066   +INF  FALL       1
ShiftRegisterInstance.data_5_LC_2_2_7/sr  LogicCell40_SEQ_MODE_1000      0              4066   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_5_LC_2_2_7/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : ShiftRegisterInstance.data_6_LC_2_2_6/sr
Capture Clock    : ShiftRegisterInstance.data_6_LC_2_2_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                   -291
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4066
---------------------------------------   ---- 
End-of-path arrival time (ps)             4066
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                                       top                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__39/I                                   LocalMux                       0              1192   +INF  FALL       1
I__39/O                                   LocalMux                     455              1647   +INF  FALL       1
I__40/I                                   InMux                          0              1647   +INF  FALL       1
I__40/O                                   InMux                        320              1968   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       8
I__24/I                                   Odrv4                          0              2536   +INF  FALL       1
I__24/O                                   Odrv4                        548              3084   +INF  FALL       1
I__26/I                                   LocalMux                       0              3084   +INF  FALL       1
I__26/O                                   LocalMux                     455              3539   +INF  FALL       1
I__27/I                                   SRMux                          0              3539   +INF  FALL       1
I__27/O                                   SRMux                        527              4066   +INF  FALL       1
ShiftRegisterInstance.data_6_LC_2_2_6/sr  LogicCell40_SEQ_MODE_1000      0              4066   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_6_LC_2_2_6/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : ShiftRegisterInstance.data_3_LC_2_2_4/sr
Capture Clock    : ShiftRegisterInstance.data_3_LC_2_2_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                   -291
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4066
---------------------------------------   ---- 
End-of-path arrival time (ps)             4066
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                                       top                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__39/I                                   LocalMux                       0              1192   +INF  FALL       1
I__39/O                                   LocalMux                     455              1647   +INF  FALL       1
I__40/I                                   InMux                          0              1647   +INF  FALL       1
I__40/O                                   InMux                        320              1968   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       8
I__24/I                                   Odrv4                          0              2536   +INF  FALL       1
I__24/O                                   Odrv4                        548              3084   +INF  FALL       1
I__26/I                                   LocalMux                       0              3084   +INF  FALL       1
I__26/O                                   LocalMux                     455              3539   +INF  FALL       1
I__27/I                                   SRMux                          0              3539   +INF  FALL       1
I__27/O                                   SRMux                        527              4066   +INF  FALL       1
ShiftRegisterInstance.data_3_LC_2_2_4/sr  LogicCell40_SEQ_MODE_1000      0              4066   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_3_LC_2_2_4/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : ShiftRegisterInstance.data_2_LC_2_2_3/sr
Capture Clock    : ShiftRegisterInstance.data_2_LC_2_2_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                   -291
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4066
---------------------------------------   ---- 
End-of-path arrival time (ps)             4066
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                                       top                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__39/I                                   LocalMux                       0              1192   +INF  FALL       1
I__39/O                                   LocalMux                     455              1647   +INF  FALL       1
I__40/I                                   InMux                          0              1647   +INF  FALL       1
I__40/O                                   InMux                        320              1968   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       8
I__24/I                                   Odrv4                          0              2536   +INF  FALL       1
I__24/O                                   Odrv4                        548              3084   +INF  FALL       1
I__26/I                                   LocalMux                       0              3084   +INF  FALL       1
I__26/O                                   LocalMux                     455              3539   +INF  FALL       1
I__27/I                                   SRMux                          0              3539   +INF  FALL       1
I__27/O                                   SRMux                        527              4066   +INF  FALL       1
ShiftRegisterInstance.data_2_LC_2_2_3/sr  LogicCell40_SEQ_MODE_1000      0              4066   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_2_LC_2_2_3/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : ShiftRegisterInstance.data_7_LC_2_2_2/sr
Capture Clock    : ShiftRegisterInstance.data_7_LC_2_2_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                   -291
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4066
---------------------------------------   ---- 
End-of-path arrival time (ps)             4066
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                                       top                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__39/I                                   LocalMux                       0              1192   +INF  FALL       1
I__39/O                                   LocalMux                     455              1647   +INF  FALL       1
I__40/I                                   InMux                          0              1647   +INF  FALL       1
I__40/O                                   InMux                        320              1968   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       8
I__24/I                                   Odrv4                          0              2536   +INF  FALL       1
I__24/O                                   Odrv4                        548              3084   +INF  FALL       1
I__26/I                                   LocalMux                       0              3084   +INF  FALL       1
I__26/O                                   LocalMux                     455              3539   +INF  FALL       1
I__27/I                                   SRMux                          0              3539   +INF  FALL       1
I__27/O                                   SRMux                        527              4066   +INF  FALL       1
ShiftRegisterInstance.data_7_LC_2_2_2/sr  LogicCell40_SEQ_MODE_1000      0              4066   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_7_LC_2_2_2/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : ShiftRegisterInstance.data_4_LC_2_2_1/sr
Capture Clock    : ShiftRegisterInstance.data_4_LC_2_2_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk_sr:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     5668
- Setup Time                                   -291
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4066
---------------------------------------   ---- 
End-of-path arrival time (ps)             4066
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                                       top                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in              IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT                       IO_PAD                       510               510   +INF  RISE       1
rst_ibuf_preio/PADIN                      PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
rst_ibuf_preio/DIN0                       PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__39/I                                   LocalMux                       0              1192   +INF  FALL       1
I__39/O                                   LocalMux                     455              1647   +INF  FALL       1
I__40/I                                   InMux                          0              1647   +INF  FALL       1
I__40/O                                   InMux                        320              1968   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/in0             LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
rst_ibuf_RNIUUM5_LC_3_1_4/lcout           LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       8
I__24/I                                   Odrv4                          0              2536   +INF  FALL       1
I__24/O                                   Odrv4                        548              3084   +INF  FALL       1
I__26/I                                   LocalMux                       0              3084   +INF  FALL       1
I__26/O                                   LocalMux                     455              3539   +INF  FALL       1
I__27/I                                   SRMux                          0              3539   +INF  FALL       1
I__27/O                                   SRMux                        527              4066   +INF  FALL       1
ShiftRegisterInstance.data_4_LC_2_2_1/sr  LogicCell40_SEQ_MODE_1000      0              4066   +INF  FALL       1

Capture Clock Path
pin name                                       model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_sr                                         top                            0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_sr_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_sr_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_sr_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__17/I                                        Odrv4                          0              1420  RISE       1
I__17/O                                        Odrv4                        517              1936  RISE       1
I__18/I                                        IoSpan4Mux                     0              1936  RISE       1
I__18/O                                        IoSpan4Mux                   424              2360  RISE       1
I__19/I                                        IoSpan4Mux                     0              2360  RISE       1
I__19/O                                        IoSpan4Mux                   424              2784  RISE       1
I__20/I                                        IoSpan4Mux                     0              2784  RISE       1
I__20/O                                        IoSpan4Mux                   424              3208  RISE       1
I__21/I                                        LocalMux                       0              3208  RISE       1
I__21/O                                        LocalMux                     486              3694  RISE       1
I__22/I                                        IoInMux                        0              3694  RISE       1
I__22/O                                        IoInMux                      382              4076  RISE       1
clk_sr_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
clk_sr_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE       8
I__28/I                                        gio2CtrlBuf                    0              4986  RISE       1
I__28/O                                        gio2CtrlBuf                    0              4986  RISE       1
I__29/I                                        GlobalMux                      0              4986  RISE       1
I__29/O                                        GlobalMux                    227              5213  RISE       1
I__30/I                                        ClkMux                         0              5213  RISE       1
I__30/O                                        ClkMux                       455              5668  RISE       1
ShiftRegisterInstance.data_4_LC_2_2_1/clk      LogicCell40_SEQ_MODE_1000      0              5668  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

