{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 15:29:23 2018 " "Info: Processing started: Wed May 23 15:29:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off S2 -c S2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off S2 -c S2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B1 S2 16.513 ns Longest " "Info: Longest tpd from source pin \"B1\" to destination pin \"S2\" is 16.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns B1 1 PIN PIN_192 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_192; Fanout = 1; PIN Node = 'B1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 272 -40 128 288 "B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.692 ns) + CELL(0.521 ns) 8.126 ns inst~805 2 COMB LCCOMB_X17_Y1_N18 1 " "Info: 2: + IC(6.692 ns) + CELL(0.521 ns) = 8.126 ns; Loc. = LCCOMB_X17_Y1_N18; Fanout = 1; COMB Node = 'inst~805'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.213 ns" { B1 inst~805 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 296 632 736 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.521 ns) 8.947 ns inst~806 3 COMB LCCOMB_X17_Y1_N12 1 " "Info: 3: + IC(0.300 ns) + CELL(0.521 ns) = 8.947 ns; Loc. = LCCOMB_X17_Y1_N12; Fanout = 1; COMB Node = 'inst~806'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { inst~805 inst~806 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 296 632 736 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.545 ns) 9.801 ns inst~812 4 COMB LCCOMB_X17_Y1_N0 1 " "Info: 4: + IC(0.309 ns) + CELL(0.545 ns) = 9.801 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 1; COMB Node = 'inst~812'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { inst~806 inst~812 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 296 632 736 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.521 ns) 10.616 ns inst~813 5 COMB LCCOMB_X17_Y1_N10 1 " "Info: 5: + IC(0.294 ns) + CELL(0.521 ns) = 10.616 ns; Loc. = LCCOMB_X17_Y1_N10; Fanout = 1; COMB Node = 'inst~813'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { inst~812 inst~813 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 296 632 736 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.007 ns) + CELL(2.890 ns) 16.513 ns S2 6 PIN PIN_142 0 " "Info: 6: + IC(3.007 ns) + CELL(2.890 ns) = 16.513 ns; Loc. = PIN_142; Fanout = 0; PIN Node = 'S2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.897 ns" { inst~813 S2 } "NODE_NAME" } } { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/S2/S2.bdf" { { 360 832 1008 376 "S2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.911 ns ( 35.80 % ) " "Info: Total cell delay = 5.911 ns ( 35.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.602 ns ( 64.20 % ) " "Info: Total interconnect delay = 10.602 ns ( 64.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.513 ns" { B1 inst~805 inst~806 inst~812 inst~813 S2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.513 ns" { B1 {} B1~combout {} inst~805 {} inst~806 {} inst~812 {} inst~813 {} S2 {} } { 0.000ns 0.000ns 6.692ns 0.300ns 0.309ns 0.294ns 3.007ns } { 0.000ns 0.913ns 0.521ns 0.521ns 0.545ns 0.521ns 2.890ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 23 15:29:24 2018 " "Info: Processing ended: Wed May 23 15:29:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
