
../bin/amo.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <g_pfnVectors>:
 8000000:	00 50 00 20 29 06 00 08 6d 06 00 08 6d 06 00 08     .P. )...m...m...
 8000010:	6d 06 00 08 6d 06 00 08 6d 06 00 08 00 00 00 00     m...m...m.......
	...
 800002c:	6d 06 00 08 6d 06 00 08 00 00 00 00 6d 06 00 08     m...m.......m...
 800003c:	6d 06 00 08 6d 06 00 08 6d 06 00 08 6d 06 00 08     m...m...m...m...
 800004c:	6d 06 00 08 6d 06 00 08 6d 06 00 08 6d 06 00 08     m...m...m...m...
 800005c:	6d 06 00 08 6d 06 00 08 6d 06 00 08 6d 06 00 08     m...m...m...m...
 800006c:	6d 06 00 08 6d 06 00 08 6d 06 00 08 6d 06 00 08     m...m...m...m...
 800007c:	6d 06 00 08 6d 06 00 08 6d 06 00 08 6d 06 00 08     m...m...m...m...
 800008c:	6d 06 00 08 6d 06 00 08 6d 06 00 08 6d 06 00 08     m...m...m...m...
 800009c:	6d 06 00 08 6d 06 00 08 6d 06 00 08 6d 06 00 08     m...m...m...m...
 80000ac:	6d 06 00 08 6d 06 00 08 6d 06 00 08 6d 06 00 08     m...m...m...m...
 80000bc:	6d 06 00 08 6d 06 00 08 6d 06 00 08 6d 06 00 08     m...m...m...m...
 80000cc:	6d 06 00 08 6d 06 00 08 6d 06 00 08 6d 06 00 08     m...m...m...m...
 80000dc:	6d 06 00 08 6d 06 00 08 6d 06 00 08 6d 06 00 08     m...m...m...m...
	...
 8000108:	5f f8 08 f1                                         _...

0800010c <main>:
#include "../driver/usart.h"
#include "../lib/common.h"


void main(void)
{
 800010c:	b580      	push	{r7, lr}
 800010e:	af00      	add	r7, sp, #0
    usart_init(CONSOLE_PTR) ;
 8000110:	4803      	ldr	r0, [pc, #12]	; (8000120 <main+0x14>)
 8000112:	f000 fa53 	bl	80005bc <usart_init>

	usart_send_str("Hello World!\n\0");
 8000116:	4803      	ldr	r0, [pc, #12]	; (8000124 <main+0x18>)
 8000118:	f000 f9b6 	bl	8000488 <usart_send_str>

	while (1);
 800011c:	e7fe      	b.n	800011c <main+0x10>
 800011e:	bf00      	nop
 8000120:	40004400 	.word	0x40004400
 8000124:	08000670 	.word	0x08000670

08000128 <gpio_clk_enable>:
#include "gpio.h"
#include "../lib/common.h"


void gpio_clk_enable(void)
{
 8000128:	b480      	push	{r7}
 800012a:	af00      	add	r7, sp, #0
	// Enable the clocks for GPIOA ports  ,RCC->APB2ENR |= RCC_APB2ENR_IOPAEN ;	
	// Enable the clks for GPIOB ,RCC->APB2ENR |= RCC_APB2ENR_IOPBEN ;	
	SET_BIT(RCC->APB2ENR ,RCC_APB2ENR_IOPAEN) ;
 800012c:	4b07      	ldr	r3, [pc, #28]	; (800014c <gpio_clk_enable+0x24>)
 800012e:	699b      	ldr	r3, [r3, #24]
 8000130:	4a06      	ldr	r2, [pc, #24]	; (800014c <gpio_clk_enable+0x24>)
 8000132:	f043 0304 	orr.w	r3, r3, #4
 8000136:	6193      	str	r3, [r2, #24]
	SET_BIT(RCC->APB2ENR ,RCC_APB2ENR_IOPBEN) ;
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <gpio_clk_enable+0x24>)
 800013a:	699b      	ldr	r3, [r3, #24]
 800013c:	4a03      	ldr	r2, [pc, #12]	; (800014c <gpio_clk_enable+0x24>)
 800013e:	f043 0308 	orr.w	r3, r3, #8
 8000142:	6193      	str	r3, [r2, #24]
}
 8000144:	bf00      	nop
 8000146:	46bd      	mov	sp, r7
 8000148:	bc80      	pop	{r7}
 800014a:	4770      	bx	lr
 800014c:	40021000 	.word	0x40021000

08000150 <config_gpio_mode>:


int config_gpio_mode(GPIO_TypeDef * GPIOx ,uint8_t pin ,uint8_t mode_bits)
{
 8000150:	b480      	push	{r7}
 8000152:	b083      	sub	sp, #12
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
 8000158:	460b      	mov	r3, r1
 800015a:	70fb      	strb	r3, [r7, #3]
 800015c:	4613      	mov	r3, r2
 800015e:	70bb      	strb	r3, [r7, #2]
	if (pin <= 7) {
 8000160:	78fb      	ldrb	r3, [r7, #3]
 8000162:	2b07      	cmp	r3, #7
 8000164:	d80a      	bhi.n	800017c <config_gpio_mode+0x2c>
		GPIOx->CRL |= (mode_bits << (4 * pin)) ;
 8000166:	687b      	ldr	r3, [r7, #4]
 8000168:	681b      	ldr	r3, [r3, #0]
 800016a:	78b9      	ldrb	r1, [r7, #2]
 800016c:	78fa      	ldrb	r2, [r7, #3]
 800016e:	0092      	lsls	r2, r2, #2
 8000170:	fa01 f202 	lsl.w	r2, r1, r2
 8000174:	431a      	orrs	r2, r3
 8000176:	687b      	ldr	r3, [r7, #4]
 8000178:	601a      	str	r2, [r3, #0]
 800017a:	e011      	b.n	80001a0 <config_gpio_mode+0x50>

	} else if (pin <= 15) {
 800017c:	78fb      	ldrb	r3, [r7, #3]
 800017e:	2b0f      	cmp	r3, #15
 8000180:	d80b      	bhi.n	800019a <config_gpio_mode+0x4a>
		GPIOx->CRH |= (mode_bits << (4 * (pin - 7))) ;
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	685b      	ldr	r3, [r3, #4]
 8000186:	78b9      	ldrb	r1, [r7, #2]
 8000188:	78fa      	ldrb	r2, [r7, #3]
 800018a:	3a07      	subs	r2, #7
 800018c:	0092      	lsls	r2, r2, #2
 800018e:	fa01 f202 	lsl.w	r2, r1, r2
 8000192:	431a      	orrs	r2, r3
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	605a      	str	r2, [r3, #4]
 8000198:	e002      	b.n	80001a0 <config_gpio_mode+0x50>

	} else {
		return -1 ;
 800019a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800019e:	e000      	b.n	80001a2 <config_gpio_mode+0x52>
	}

	return 0 ;
 80001a0:	2300      	movs	r3, #0
}
 80001a2:	4618      	mov	r0, r3
 80001a4:	370c      	adds	r7, #12
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bc80      	pop	{r7}
 80001aa:	4770      	bx	lr

080001ac <config_gpio_cnf>:


int config_gpio_cnf(GPIO_TypeDef * GPIOx ,uint8_t pin ,uint8_t cnf_bits)
{
 80001ac:	b480      	push	{r7}
 80001ae:	b085      	sub	sp, #20
 80001b0:	af00      	add	r7, sp, #0
 80001b2:	6078      	str	r0, [r7, #4]
 80001b4:	460b      	mov	r3, r1
 80001b6:	70fb      	strb	r3, [r7, #3]
 80001b8:	4613      	mov	r3, r2
 80001ba:	70bb      	strb	r3, [r7, #2]
	uint8_t bit_shift ;

	if (pin <= 7) {
 80001bc:	78fb      	ldrb	r3, [r7, #3]
 80001be:	2b07      	cmp	r3, #7
 80001c0:	d80e      	bhi.n	80001e0 <config_gpio_cnf+0x34>
		bit_shift = (4 * pin) + 2 ;
 80001c2:	78fb      	ldrb	r3, [r7, #3]
 80001c4:	009b      	lsls	r3, r3, #2
 80001c6:	b2db      	uxtb	r3, r3
 80001c8:	3302      	adds	r3, #2
 80001ca:	73fb      	strb	r3, [r7, #15]
		GPIOx->CRL |= (cnf_bits << bit_shift) ;
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	78b9      	ldrb	r1, [r7, #2]
 80001d2:	7bfa      	ldrb	r2, [r7, #15]
 80001d4:	fa01 f202 	lsl.w	r2, r1, r2
 80001d8:	431a      	orrs	r2, r3
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	601a      	str	r2, [r3, #0]
 80001de:	e016      	b.n	800020e <config_gpio_cnf+0x62>

	} else if (pin <= 15) {
 80001e0:	78fb      	ldrb	r3, [r7, #3]
 80001e2:	2b0f      	cmp	r3, #15
 80001e4:	d810      	bhi.n	8000208 <config_gpio_cnf+0x5c>
		bit_shift = (4 * (pin - 7)) + 2 ;
 80001e6:	78fb      	ldrb	r3, [r7, #3]
 80001e8:	3b07      	subs	r3, #7
 80001ea:	b2db      	uxtb	r3, r3
 80001ec:	009b      	lsls	r3, r3, #2
 80001ee:	b2db      	uxtb	r3, r3
 80001f0:	3302      	adds	r3, #2
 80001f2:	73fb      	strb	r3, [r7, #15]
		GPIOx->CRH |= (cnf_bits << bit_shift) ;
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	685b      	ldr	r3, [r3, #4]
 80001f8:	78b9      	ldrb	r1, [r7, #2]
 80001fa:	7bfa      	ldrb	r2, [r7, #15]
 80001fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000200:	431a      	orrs	r2, r3
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	605a      	str	r2, [r3, #4]
 8000206:	e002      	b.n	800020e <config_gpio_cnf+0x62>

	} else {
		return -1 ;
 8000208:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800020c:	e000      	b.n	8000210 <config_gpio_cnf+0x64>
	}

	return 0 ;
 800020e:	2300      	movs	r3, #0
}
 8000210:	4618      	mov	r0, r3
 8000212:	3714      	adds	r7, #20
 8000214:	46bd      	mov	sp, r7
 8000216:	bc80      	pop	{r7}
 8000218:	4770      	bx	lr
 800021a:	bf00      	nop
 800021c:	0800067f 	.word	0x0800067f
 8000220:	20000000 	.word	0x20000000
 8000224:	20000014 	.word	0x20000014
 8000228:	20000014 	.word	0x20000014
 800022c:	20000014 	.word	0x20000014

08000230 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000234:	4b15      	ldr	r3, [pc, #84]	; (800028c <SystemInit+0x5c>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a14      	ldr	r2, [pc, #80]	; (800028c <SystemInit+0x5c>)
 800023a:	f043 0301 	orr.w	r3, r3, #1
 800023e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000240:	4b12      	ldr	r3, [pc, #72]	; (800028c <SystemInit+0x5c>)
 8000242:	685a      	ldr	r2, [r3, #4]
 8000244:	4911      	ldr	r1, [pc, #68]	; (800028c <SystemInit+0x5c>)
 8000246:	4b12      	ldr	r3, [pc, #72]	; (8000290 <SystemInit+0x60>)
 8000248:	4013      	ands	r3, r2
 800024a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800024c:	4b0f      	ldr	r3, [pc, #60]	; (800028c <SystemInit+0x5c>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a0e      	ldr	r2, [pc, #56]	; (800028c <SystemInit+0x5c>)
 8000252:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000256:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800025a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800025c:	4b0b      	ldr	r3, [pc, #44]	; (800028c <SystemInit+0x5c>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	4a0a      	ldr	r2, [pc, #40]	; (800028c <SystemInit+0x5c>)
 8000262:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000266:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000268:	4b08      	ldr	r3, [pc, #32]	; (800028c <SystemInit+0x5c>)
 800026a:	685b      	ldr	r3, [r3, #4]
 800026c:	4a07      	ldr	r2, [pc, #28]	; (800028c <SystemInit+0x5c>)
 800026e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000272:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000274:	4b05      	ldr	r3, [pc, #20]	; (800028c <SystemInit+0x5c>)
 8000276:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800027a:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 800027c:	f000 f87e 	bl	800037c <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000280:	4b04      	ldr	r3, [pc, #16]	; (8000294 <SystemInit+0x64>)
 8000282:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000286:	609a      	str	r2, [r3, #8]
#endif 
}
 8000288:	bf00      	nop
 800028a:	bd80      	pop	{r7, pc}
 800028c:	40021000 	.word	0x40021000
 8000290:	f8ff0000 	.word	0xf8ff0000
 8000294:	e000ed00 	.word	0xe000ed00

08000298 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8000298:	b480      	push	{r7}
 800029a:	b085      	sub	sp, #20
 800029c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 800029e:	2300      	movs	r3, #0
 80002a0:	60fb      	str	r3, [r7, #12]
 80002a2:	2300      	movs	r3, #0
 80002a4:	60bb      	str	r3, [r7, #8]
 80002a6:	2300      	movs	r3, #0
 80002a8:	607b      	str	r3, [r7, #4]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80002aa:	4b2f      	ldr	r3, [pc, #188]	; (8000368 <SystemCoreClockUpdate+0xd0>)
 80002ac:	685b      	ldr	r3, [r3, #4]
 80002ae:	f003 030c 	and.w	r3, r3, #12
 80002b2:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	2b08      	cmp	r3, #8
 80002b8:	d011      	beq.n	80002de <SystemCoreClockUpdate+0x46>
 80002ba:	68fb      	ldr	r3, [r7, #12]
 80002bc:	2b08      	cmp	r3, #8
 80002be:	d83a      	bhi.n	8000336 <SystemCoreClockUpdate+0x9e>
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d003      	beq.n	80002ce <SystemCoreClockUpdate+0x36>
 80002c6:	68fb      	ldr	r3, [r7, #12]
 80002c8:	2b04      	cmp	r3, #4
 80002ca:	d004      	beq.n	80002d6 <SystemCoreClockUpdate+0x3e>
 80002cc:	e033      	b.n	8000336 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80002ce:	4b27      	ldr	r3, [pc, #156]	; (800036c <SystemCoreClockUpdate+0xd4>)
 80002d0:	4a27      	ldr	r2, [pc, #156]	; (8000370 <SystemCoreClockUpdate+0xd8>)
 80002d2:	601a      	str	r2, [r3, #0]
      break;
 80002d4:	e033      	b.n	800033e <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80002d6:	4b25      	ldr	r3, [pc, #148]	; (800036c <SystemCoreClockUpdate+0xd4>)
 80002d8:	4a25      	ldr	r2, [pc, #148]	; (8000370 <SystemCoreClockUpdate+0xd8>)
 80002da:	601a      	str	r2, [r3, #0]
      break;
 80002dc:	e02f      	b.n	800033e <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80002de:	4b22      	ldr	r3, [pc, #136]	; (8000368 <SystemCoreClockUpdate+0xd0>)
 80002e0:	685b      	ldr	r3, [r3, #4]
 80002e2:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80002e6:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80002e8:	4b1f      	ldr	r3, [pc, #124]	; (8000368 <SystemCoreClockUpdate+0xd0>)
 80002ea:	685b      	ldr	r3, [r3, #4]
 80002ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80002f0:	607b      	str	r3, [r7, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80002f2:	68bb      	ldr	r3, [r7, #8]
 80002f4:	0c9b      	lsrs	r3, r3, #18
 80002f6:	3302      	adds	r3, #2
 80002f8:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d106      	bne.n	800030e <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8000300:	68bb      	ldr	r3, [r7, #8]
 8000302:	4a1c      	ldr	r2, [pc, #112]	; (8000374 <SystemCoreClockUpdate+0xdc>)
 8000304:	fb02 f303 	mul.w	r3, r2, r3
 8000308:	4a18      	ldr	r2, [pc, #96]	; (800036c <SystemCoreClockUpdate+0xd4>)
 800030a:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 800030c:	e017      	b.n	800033e <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800030e:	4b16      	ldr	r3, [pc, #88]	; (8000368 <SystemCoreClockUpdate+0xd0>)
 8000310:	685b      	ldr	r3, [r3, #4]
 8000312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000316:	2b00      	cmp	r3, #0
 8000318:	d006      	beq.n	8000328 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 800031a:	68bb      	ldr	r3, [r7, #8]
 800031c:	4a15      	ldr	r2, [pc, #84]	; (8000374 <SystemCoreClockUpdate+0xdc>)
 800031e:	fb02 f303 	mul.w	r3, r2, r3
 8000322:	4a12      	ldr	r2, [pc, #72]	; (800036c <SystemCoreClockUpdate+0xd4>)
 8000324:	6013      	str	r3, [r2, #0]
      break;
 8000326:	e00a      	b.n	800033e <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8000328:	68bb      	ldr	r3, [r7, #8]
 800032a:	4a11      	ldr	r2, [pc, #68]	; (8000370 <SystemCoreClockUpdate+0xd8>)
 800032c:	fb02 f303 	mul.w	r3, r2, r3
 8000330:	4a0e      	ldr	r2, [pc, #56]	; (800036c <SystemCoreClockUpdate+0xd4>)
 8000332:	6013      	str	r3, [r2, #0]
      break;
 8000334:	e003      	b.n	800033e <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8000336:	4b0d      	ldr	r3, [pc, #52]	; (800036c <SystemCoreClockUpdate+0xd4>)
 8000338:	4a0d      	ldr	r2, [pc, #52]	; (8000370 <SystemCoreClockUpdate+0xd8>)
 800033a:	601a      	str	r2, [r3, #0]
      break;
 800033c:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800033e:	4b0a      	ldr	r3, [pc, #40]	; (8000368 <SystemCoreClockUpdate+0xd0>)
 8000340:	685b      	ldr	r3, [r3, #4]
 8000342:	091b      	lsrs	r3, r3, #4
 8000344:	f003 030f 	and.w	r3, r3, #15
 8000348:	4a0b      	ldr	r2, [pc, #44]	; (8000378 <SystemCoreClockUpdate+0xe0>)
 800034a:	5cd3      	ldrb	r3, [r2, r3]
 800034c:	b2db      	uxtb	r3, r3
 800034e:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8000350:	4b06      	ldr	r3, [pc, #24]	; (800036c <SystemCoreClockUpdate+0xd4>)
 8000352:	681a      	ldr	r2, [r3, #0]
 8000354:	68fb      	ldr	r3, [r7, #12]
 8000356:	fa22 f303 	lsr.w	r3, r2, r3
 800035a:	4a04      	ldr	r2, [pc, #16]	; (800036c <SystemCoreClockUpdate+0xd4>)
 800035c:	6013      	str	r3, [r2, #0]
}
 800035e:	bf00      	nop
 8000360:	3714      	adds	r7, #20
 8000362:	46bd      	mov	sp, r7
 8000364:	bc80      	pop	{r7}
 8000366:	4770      	bx	lr
 8000368:	40021000 	.word	0x40021000
 800036c:	20000000 	.word	0x20000000
 8000370:	007a1200 	.word	0x007a1200
 8000374:	003d0900 	.word	0x003d0900
 8000378:	20000004 	.word	0x20000004

0800037c <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8000380:	f000 f802 	bl	8000388 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8000384:	bf00      	nop
 8000386:	bd80      	pop	{r7, pc}

08000388 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8000388:	b480      	push	{r7}
 800038a:	b083      	sub	sp, #12
 800038c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800038e:	2300      	movs	r3, #0
 8000390:	607b      	str	r3, [r7, #4]
 8000392:	2300      	movs	r3, #0
 8000394:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000396:	4b3a      	ldr	r3, [pc, #232]	; (8000480 <SetSysClockTo72+0xf8>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	4a39      	ldr	r2, [pc, #228]	; (8000480 <SetSysClockTo72+0xf8>)
 800039c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80003a0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80003a2:	4b37      	ldr	r3, [pc, #220]	; (8000480 <SetSysClockTo72+0xf8>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003aa:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	3301      	adds	r3, #1
 80003b0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80003b2:	683b      	ldr	r3, [r7, #0]
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d103      	bne.n	80003c0 <SetSysClockTo72+0x38>
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80003be:	d1f0      	bne.n	80003a2 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80003c0:	4b2f      	ldr	r3, [pc, #188]	; (8000480 <SetSysClockTo72+0xf8>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d002      	beq.n	80003d2 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80003cc:	2301      	movs	r3, #1
 80003ce:	603b      	str	r3, [r7, #0]
 80003d0:	e001      	b.n	80003d6 <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80003d2:	2300      	movs	r3, #0
 80003d4:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80003d6:	683b      	ldr	r3, [r7, #0]
 80003d8:	2b01      	cmp	r3, #1
 80003da:	d14b      	bne.n	8000474 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80003dc:	4b29      	ldr	r3, [pc, #164]	; (8000484 <SetSysClockTo72+0xfc>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	4a28      	ldr	r2, [pc, #160]	; (8000484 <SetSysClockTo72+0xfc>)
 80003e2:	f043 0310 	orr.w	r3, r3, #16
 80003e6:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80003e8:	4b26      	ldr	r3, [pc, #152]	; (8000484 <SetSysClockTo72+0xfc>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	4a25      	ldr	r2, [pc, #148]	; (8000484 <SetSysClockTo72+0xfc>)
 80003ee:	f023 0303 	bic.w	r3, r3, #3
 80003f2:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80003f4:	4b23      	ldr	r3, [pc, #140]	; (8000484 <SetSysClockTo72+0xfc>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	4a22      	ldr	r2, [pc, #136]	; (8000484 <SetSysClockTo72+0xfc>)
 80003fa:	f043 0302 	orr.w	r3, r3, #2
 80003fe:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000400:	4b1f      	ldr	r3, [pc, #124]	; (8000480 <SetSysClockTo72+0xf8>)
 8000402:	4a1f      	ldr	r2, [pc, #124]	; (8000480 <SetSysClockTo72+0xf8>)
 8000404:	685b      	ldr	r3, [r3, #4]
 8000406:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000408:	4b1d      	ldr	r3, [pc, #116]	; (8000480 <SetSysClockTo72+0xf8>)
 800040a:	4a1d      	ldr	r2, [pc, #116]	; (8000480 <SetSysClockTo72+0xf8>)
 800040c:	685b      	ldr	r3, [r3, #4]
 800040e:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8000410:	4b1b      	ldr	r3, [pc, #108]	; (8000480 <SetSysClockTo72+0xf8>)
 8000412:	685b      	ldr	r3, [r3, #4]
 8000414:	4a1a      	ldr	r2, [pc, #104]	; (8000480 <SetSysClockTo72+0xf8>)
 8000416:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800041a:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 800041c:	4b18      	ldr	r3, [pc, #96]	; (8000480 <SetSysClockTo72+0xf8>)
 800041e:	685b      	ldr	r3, [r3, #4]
 8000420:	4a17      	ldr	r2, [pc, #92]	; (8000480 <SetSysClockTo72+0xf8>)
 8000422:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8000426:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8000428:	4b15      	ldr	r3, [pc, #84]	; (8000480 <SetSysClockTo72+0xf8>)
 800042a:	685b      	ldr	r3, [r3, #4]
 800042c:	4a14      	ldr	r2, [pc, #80]	; (8000480 <SetSysClockTo72+0xf8>)
 800042e:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8000432:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000434:	4b12      	ldr	r3, [pc, #72]	; (8000480 <SetSysClockTo72+0xf8>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	4a11      	ldr	r2, [pc, #68]	; (8000480 <SetSysClockTo72+0xf8>)
 800043a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800043e:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000440:	bf00      	nop
 8000442:	4b0f      	ldr	r3, [pc, #60]	; (8000480 <SetSysClockTo72+0xf8>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800044a:	2b00      	cmp	r3, #0
 800044c:	d0f9      	beq.n	8000442 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800044e:	4b0c      	ldr	r3, [pc, #48]	; (8000480 <SetSysClockTo72+0xf8>)
 8000450:	685b      	ldr	r3, [r3, #4]
 8000452:	4a0b      	ldr	r2, [pc, #44]	; (8000480 <SetSysClockTo72+0xf8>)
 8000454:	f023 0303 	bic.w	r3, r3, #3
 8000458:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800045a:	4b09      	ldr	r3, [pc, #36]	; (8000480 <SetSysClockTo72+0xf8>)
 800045c:	685b      	ldr	r3, [r3, #4]
 800045e:	4a08      	ldr	r2, [pc, #32]	; (8000480 <SetSysClockTo72+0xf8>)
 8000460:	f043 0302 	orr.w	r3, r3, #2
 8000464:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8000466:	bf00      	nop
 8000468:	4b05      	ldr	r3, [pc, #20]	; (8000480 <SetSysClockTo72+0xf8>)
 800046a:	685b      	ldr	r3, [r3, #4]
 800046c:	f003 030c 	and.w	r3, r3, #12
 8000470:	2b08      	cmp	r3, #8
 8000472:	d1f9      	bne.n	8000468 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8000474:	bf00      	nop
 8000476:	370c      	adds	r7, #12
 8000478:	46bd      	mov	sp, r7
 800047a:	bc80      	pop	{r7}
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop
 8000480:	40021000 	.word	0x40021000
 8000484:	40022000 	.word	0x40022000

08000488 <usart_send_str>:
#include "usart.h"
#include "gpio.h"
#include "../lib/common.h"

void usart_send_str(char *s)
{
 8000488:	b480      	push	{r7}
 800048a:	b083      	sub	sp, #12
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
	while (*s) {
 8000490:	e00f      	b.n	80004b2 <usart_send_str+0x2a>
		while (!((USART2->SR) & USART_SR_TXE));
 8000492:	bf00      	nop
 8000494:	4b0c      	ldr	r3, [pc, #48]	; (80004c8 <usart_send_str+0x40>)
 8000496:	881b      	ldrh	r3, [r3, #0]
 8000498:	b29b      	uxth	r3, r3
 800049a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d0f8      	beq.n	8000494 <usart_send_str+0xc>

		USART2->DR = *s;
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	781a      	ldrb	r2, [r3, #0]
 80004a6:	4b08      	ldr	r3, [pc, #32]	; (80004c8 <usart_send_str+0x40>)
 80004a8:	b292      	uxth	r2, r2
 80004aa:	809a      	strh	r2, [r3, #4]

		s++ ;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	3301      	adds	r3, #1
 80004b0:	607b      	str	r3, [r7, #4]
	while (*s) {
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	781b      	ldrb	r3, [r3, #0]
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d1eb      	bne.n	8000492 <usart_send_str+0xa>
	}
}
 80004ba:	bf00      	nop
 80004bc:	bf00      	nop
 80004be:	370c      	adds	r7, #12
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bc80      	pop	{r7}
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop
 80004c8:	40004400 	.word	0x40004400

080004cc <usart_clk_enable>:


void usart_clk_enable(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
	SET_BIT(RCC->APB2ENR ,RCC_APB2ENR_USART1EN) ;
 80004d0:	4b07      	ldr	r3, [pc, #28]	; (80004f0 <usart_clk_enable+0x24>)
 80004d2:	699b      	ldr	r3, [r3, #24]
 80004d4:	4a06      	ldr	r2, [pc, #24]	; (80004f0 <usart_clk_enable+0x24>)
 80004d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004da:	6193      	str	r3, [r2, #24]
	SET_BIT(RCC->APB1ENR ,RCC_APB1ENR_USART2EN) ;
 80004dc:	4b04      	ldr	r3, [pc, #16]	; (80004f0 <usart_clk_enable+0x24>)
 80004de:	69db      	ldr	r3, [r3, #28]
 80004e0:	4a03      	ldr	r2, [pc, #12]	; (80004f0 <usart_clk_enable+0x24>)
 80004e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004e6:	61d3      	str	r3, [r2, #28]
	//SET_BIT(RCC->APB1ENR ,RCC_APB1ENR_USART3EN) ; // Enable USART3 ,qemu failed but success at keil
}
 80004e8:	bf00      	nop
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bc80      	pop	{r7}
 80004ee:	4770      	bx	lr
 80004f0:	40021000 	.word	0x40021000

080004f4 <config_gpio_for_usart>:
 * USART3	TX----PB10
 * 			RX----PB11
 * 
 */ 
int config_gpio_for_usart(USART_TypeDef * usartx)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
	if (usartx == USART1) {
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	4a2a      	ldr	r2, [pc, #168]	; (80005a8 <config_gpio_for_usart+0xb4>)
 8000500:	4293      	cmp	r3, r2
 8000502:	d115      	bne.n	8000530 <config_gpio_for_usart+0x3c>
		//Pull-up PA10 for USART1 ,GPIOA->ODR |= (1 << 10) ;	
		SET_SINGLE_BIT(GPIOA->ODR ,10) ;
 8000504:	4b29      	ldr	r3, [pc, #164]	; (80005ac <config_gpio_for_usart+0xb8>)
 8000506:	68db      	ldr	r3, [r3, #12]
 8000508:	4a28      	ldr	r2, [pc, #160]	; (80005ac <config_gpio_for_usart+0xb8>)
 800050a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800050e:	60d3      	str	r3, [r2, #12]

		// Config GPIO for USART1
		config_gpio_mode(GPIOA ,9 ,MODE_OUTPUT_50M) ;
 8000510:	220b      	movs	r2, #11
 8000512:	2109      	movs	r1, #9
 8000514:	4825      	ldr	r0, [pc, #148]	; (80005ac <config_gpio_for_usart+0xb8>)
 8000516:	f7ff fe1b 	bl	8000150 <config_gpio_mode>
		config_gpio_cnf(GPIOA ,9 ,ALT_OUT_PUSHPULL) ;
 800051a:	220a      	movs	r2, #10
 800051c:	2109      	movs	r1, #9
 800051e:	4823      	ldr	r0, [pc, #140]	; (80005ac <config_gpio_for_usart+0xb8>)
 8000520:	f7ff fe44 	bl	80001ac <config_gpio_cnf>
		config_gpio_mode(GPIOA ,10 ,MODE_INPUT) ;
 8000524:	2200      	movs	r2, #0
 8000526:	210a      	movs	r1, #10
 8000528:	4820      	ldr	r0, [pc, #128]	; (80005ac <config_gpio_for_usart+0xb8>)
 800052a:	f7ff fe11 	bl	8000150 <config_gpio_mode>
 800052e:	e036      	b.n	800059e <config_gpio_for_usart+0xaa>

	} else if (usartx == USART2) {
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	4a1f      	ldr	r2, [pc, #124]	; (80005b0 <config_gpio_for_usart+0xbc>)
 8000534:	4293      	cmp	r3, r2
 8000536:	d115      	bne.n	8000564 <config_gpio_for_usart+0x70>
		//Pull-up PA3 for USART2 ,GPIOA->ODR |= (1 << 3) ;	
		SET_SINGLE_BIT(GPIOA->ODR ,3) ;
 8000538:	4b1c      	ldr	r3, [pc, #112]	; (80005ac <config_gpio_for_usart+0xb8>)
 800053a:	68db      	ldr	r3, [r3, #12]
 800053c:	4a1b      	ldr	r2, [pc, #108]	; (80005ac <config_gpio_for_usart+0xb8>)
 800053e:	f043 0308 	orr.w	r3, r3, #8
 8000542:	60d3      	str	r3, [r2, #12]

		//Config GPIO for USART2
		config_gpio_mode(GPIOA ,2 ,MODE_OUTPUT_50M) ;
 8000544:	220b      	movs	r2, #11
 8000546:	2102      	movs	r1, #2
 8000548:	4818      	ldr	r0, [pc, #96]	; (80005ac <config_gpio_for_usart+0xb8>)
 800054a:	f7ff fe01 	bl	8000150 <config_gpio_mode>
		config_gpio_cnf(GPIOA ,2 ,ALT_OUT_PUSHPULL) ;
 800054e:	220a      	movs	r2, #10
 8000550:	2102      	movs	r1, #2
 8000552:	4816      	ldr	r0, [pc, #88]	; (80005ac <config_gpio_for_usart+0xb8>)
 8000554:	f7ff fe2a 	bl	80001ac <config_gpio_cnf>
		config_gpio_mode(GPIOA ,3 ,MODE_INPUT) ;
 8000558:	2200      	movs	r2, #0
 800055a:	2103      	movs	r1, #3
 800055c:	4813      	ldr	r0, [pc, #76]	; (80005ac <config_gpio_for_usart+0xb8>)
 800055e:	f7ff fdf7 	bl	8000150 <config_gpio_mode>
 8000562:	e01c      	b.n	800059e <config_gpio_for_usart+0xaa>

	} else if (usartx == USART3) {
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	4a13      	ldr	r2, [pc, #76]	; (80005b4 <config_gpio_for_usart+0xc0>)
 8000568:	4293      	cmp	r3, r2
 800056a:	d115      	bne.n	8000598 <config_gpio_for_usart+0xa4>
		//Pull-up PB11 for USART3 ,GPIOB->ODR |= (1 << 11) ;	
		SET_SINGLE_BIT(GPIOB->ODR ,11) ;
 800056c:	4b12      	ldr	r3, [pc, #72]	; (80005b8 <config_gpio_for_usart+0xc4>)
 800056e:	68db      	ldr	r3, [r3, #12]
 8000570:	4a11      	ldr	r2, [pc, #68]	; (80005b8 <config_gpio_for_usart+0xc4>)
 8000572:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000576:	60d3      	str	r3, [r2, #12]

		//Config GPIO for USART3
		config_gpio_mode(GPIOB ,10 ,MODE_OUTPUT_50M) ;
 8000578:	220b      	movs	r2, #11
 800057a:	210a      	movs	r1, #10
 800057c:	480e      	ldr	r0, [pc, #56]	; (80005b8 <config_gpio_for_usart+0xc4>)
 800057e:	f7ff fde7 	bl	8000150 <config_gpio_mode>
		config_gpio_cnf(GPIOB ,10 ,ALT_OUT_PUSHPULL) ;
 8000582:	220a      	movs	r2, #10
 8000584:	210a      	movs	r1, #10
 8000586:	480c      	ldr	r0, [pc, #48]	; (80005b8 <config_gpio_for_usart+0xc4>)
 8000588:	f7ff fe10 	bl	80001ac <config_gpio_cnf>
		config_gpio_mode(GPIOB ,11 ,MODE_INPUT) ;
 800058c:	2200      	movs	r2, #0
 800058e:	210b      	movs	r1, #11
 8000590:	4809      	ldr	r0, [pc, #36]	; (80005b8 <config_gpio_for_usart+0xc4>)
 8000592:	f7ff fddd 	bl	8000150 <config_gpio_mode>
 8000596:	e002      	b.n	800059e <config_gpio_for_usart+0xaa>

	} else {
		return -1 ;
 8000598:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800059c:	e000      	b.n	80005a0 <config_gpio_for_usart+0xac>
	}

	return 0 ;
 800059e:	2300      	movs	r3, #0

}
 80005a0:	4618      	mov	r0, r3
 80005a2:	3708      	adds	r7, #8
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	40013800 	.word	0x40013800
 80005ac:	40010800 	.word	0x40010800
 80005b0:	40004400 	.word	0x40004400
 80005b4:	40004800 	.word	0x40004800
 80005b8:	40010c00 	.word	0x40010c00

080005bc <usart_init>:


void usart_init(USART_TypeDef * usartx)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
	gpio_clk_enable() ;	// Enable clks for GPIOA and GPIOB
 80005c4:	f7ff fdb0 	bl	8000128 <gpio_clk_enable>
	config_gpio_for_usart(usartx) ;	//Config GPIO for USARTx
 80005c8:	6878      	ldr	r0, [r7, #4]
 80005ca:	f7ff ff93 	bl	80004f4 <config_gpio_for_usart>
	
	usart_clk_enable() ;
 80005ce:	f7ff ff7d 	bl	80004cc <usart_clk_enable>

	// Enable USART
	usart_enable(usartx) ;
 80005d2:	6878      	ldr	r0, [r7, #4]
 80005d4:	f000 f804 	bl	80005e0 <usart_enable>
}
 80005d8:	bf00      	nop
 80005da:	3708      	adds	r7, #8
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}

080005e0 <usart_enable>:


void usart_enable(USART_TypeDef * usartx)
{
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
	// Enable Receiver
	SET_SINGLE_BIT(USART2->CR1 ,2) ;
 80005e8:	4b0e      	ldr	r3, [pc, #56]	; (8000624 <usart_enable+0x44>)
 80005ea:	899b      	ldrh	r3, [r3, #12]
 80005ec:	b29b      	uxth	r3, r3
 80005ee:	4a0d      	ldr	r2, [pc, #52]	; (8000624 <usart_enable+0x44>)
 80005f0:	f043 0304 	orr.w	r3, r3, #4
 80005f4:	b29b      	uxth	r3, r3
 80005f6:	8193      	strh	r3, [r2, #12]

	// Enable Transmitter
	SET_SINGLE_BIT(USART2->CR1 ,3) ;
 80005f8:	4b0a      	ldr	r3, [pc, #40]	; (8000624 <usart_enable+0x44>)
 80005fa:	899b      	ldrh	r3, [r3, #12]
 80005fc:	b29b      	uxth	r3, r3
 80005fe:	4a09      	ldr	r2, [pc, #36]	; (8000624 <usart_enable+0x44>)
 8000600:	f043 0308 	orr.w	r3, r3, #8
 8000604:	b29b      	uxth	r3, r3
 8000606:	8193      	strh	r3, [r2, #12]

	//Enable USART
	SET_SINGLE_BIT(USART2->CR1 ,13) ;
 8000608:	4b06      	ldr	r3, [pc, #24]	; (8000624 <usart_enable+0x44>)
 800060a:	899b      	ldrh	r3, [r3, #12]
 800060c:	b29b      	uxth	r3, r3
 800060e:	4a05      	ldr	r2, [pc, #20]	; (8000624 <usart_enable+0x44>)
 8000610:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000614:	b29b      	uxth	r3, r3
 8000616:	8193      	strh	r3, [r2, #12]
}
 8000618:	bf00      	nop
 800061a:	370c      	adds	r7, #12
 800061c:	46bd      	mov	sp, r7
 800061e:	bc80      	pop	{r7}
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	40004400 	.word	0x40004400

08000628 <Reset_Handler>:
 8000628:	2100      	movs	r1, #0
 800062a:	e003      	b.n	8000634 <LoopCopyDataInit>

0800062c <CopyDataInit>:
 800062c:	4b0a      	ldr	r3, [pc, #40]	; (8000658 <LoopFillZerobss+0x10>)
 800062e:	585b      	ldr	r3, [r3, r1]
 8000630:	5043      	str	r3, [r0, r1]
 8000632:	3104      	adds	r1, #4

08000634 <LoopCopyDataInit>:
 8000634:	4809      	ldr	r0, [pc, #36]	; (800065c <LoopFillZerobss+0x14>)
 8000636:	4b0a      	ldr	r3, [pc, #40]	; (8000660 <LoopFillZerobss+0x18>)
 8000638:	1842      	adds	r2, r0, r1
 800063a:	429a      	cmp	r2, r3
 800063c:	d3f6      	bcc.n	800062c <CopyDataInit>
 800063e:	4a09      	ldr	r2, [pc, #36]	; (8000664 <LoopFillZerobss+0x1c>)
 8000640:	e002      	b.n	8000648 <LoopFillZerobss>

08000642 <FillZerobss>:
 8000642:	2300      	movs	r3, #0
 8000644:	f842 3b04 	str.w	r3, [r2], #4

08000648 <LoopFillZerobss>:
 8000648:	4b07      	ldr	r3, [pc, #28]	; (8000668 <LoopFillZerobss+0x20>)
 800064a:	429a      	cmp	r2, r3
 800064c:	d3f9      	bcc.n	8000642 <FillZerobss>
 800064e:	f7ff fdef 	bl	8000230 <SystemInit>
 8000652:	f7ff fd5b 	bl	800010c <main>
 8000656:	4770      	bx	lr
 8000658:	0800067f 	.word	0x0800067f
 800065c:	20000000 	.word	0x20000000
 8000660:	20000014 	.word	0x20000014
 8000664:	20000014 	.word	0x20000014
 8000668:	20000014 	.word	0x20000014

0800066c <ADC1_2_IRQHandler>:
 800066c:	e7fe      	b.n	800066c <ADC1_2_IRQHandler>
 800066e:	0000      	movs	r0, r0
 8000670:	6c6c6548 	.word	0x6c6c6548
 8000674:	6f57206f 	.word	0x6f57206f
 8000678:	21646c72 	.word	0x21646c72
 800067c:	000a      	.short	0x000a
	...
