
L433RC-example-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004890  08000190  08000190  00001190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08004a20  08004a20  00005a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a6c  08004a6c  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004a6c  08004a6c  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004a6c  08004a6c  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a6c  08004a6c  00005a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004a70  08004a70  00005a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004a74  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000498  2000000c  08004a80  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004a4  08004a80  000064a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a4db  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000222a  00000000  00000000  00010517  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b8  00000000  00000000  00012748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000739  00000000  00000000  00013100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024ae3  00000000  00000000  00013839  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f8a4  00000000  00000000  0003831c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d71f3  00000000  00000000  00047bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011edb3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002620  00000000  00000000  0011edf8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  00121418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000000c 	.word	0x2000000c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004a08 	.word	0x08004a08

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000010 	.word	0x20000010
 80001cc:	08004a08 	.word	0x08004a08

080001d0 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80001d4:	4b17      	ldr	r3, [pc, #92]	@ (8000234 <MX_CAN1_Init+0x64>)
 80001d6:	4a18      	ldr	r2, [pc, #96]	@ (8000238 <MX_CAN1_Init+0x68>)
 80001d8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 20;
 80001da:	4b16      	ldr	r3, [pc, #88]	@ (8000234 <MX_CAN1_Init+0x64>)
 80001dc:	2214      	movs	r2, #20
 80001de:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80001e0:	4b14      	ldr	r3, [pc, #80]	@ (8000234 <MX_CAN1_Init+0x64>)
 80001e2:	2200      	movs	r2, #0
 80001e4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80001e6:	4b13      	ldr	r3, [pc, #76]	@ (8000234 <MX_CAN1_Init+0x64>)
 80001e8:	2200      	movs	r2, #0
 80001ea:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 80001ec:	4b11      	ldr	r3, [pc, #68]	@ (8000234 <MX_CAN1_Init+0x64>)
 80001ee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80001f2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80001f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000234 <MX_CAN1_Init+0x64>)
 80001f6:	2200      	movs	r2, #0
 80001f8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80001fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000234 <MX_CAN1_Init+0x64>)
 80001fc:	2200      	movs	r2, #0
 80001fe:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000200:	4b0c      	ldr	r3, [pc, #48]	@ (8000234 <MX_CAN1_Init+0x64>)
 8000202:	2200      	movs	r2, #0
 8000204:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000206:	4b0b      	ldr	r3, [pc, #44]	@ (8000234 <MX_CAN1_Init+0x64>)
 8000208:	2200      	movs	r2, #0
 800020a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800020c:	4b09      	ldr	r3, [pc, #36]	@ (8000234 <MX_CAN1_Init+0x64>)
 800020e:	2200      	movs	r2, #0
 8000210:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000212:	4b08      	ldr	r3, [pc, #32]	@ (8000234 <MX_CAN1_Init+0x64>)
 8000214:	2200      	movs	r2, #0
 8000216:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000218:	4b06      	ldr	r3, [pc, #24]	@ (8000234 <MX_CAN1_Init+0x64>)
 800021a:	2200      	movs	r2, #0
 800021c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800021e:	4805      	ldr	r0, [pc, #20]	@ (8000234 <MX_CAN1_Init+0x64>)
 8000220:	f002 fc2a 	bl	8002a78 <HAL_CAN_Init>
 8000224:	4603      	mov	r3, r0
 8000226:	2b00      	cmp	r3, #0
 8000228:	d001      	beq.n	800022e <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 800022a:	f002 f8fa 	bl	8002422 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800022e:	bf00      	nop
 8000230:	bd80      	pop	{r7, pc}
 8000232:	bf00      	nop
 8000234:	20000028 	.word	0x20000028
 8000238:	40006400 	.word	0x40006400

0800023c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	b08a      	sub	sp, #40	@ 0x28
 8000240:	af00      	add	r7, sp, #0
 8000242:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000244:	f107 0314 	add.w	r3, r7, #20
 8000248:	2200      	movs	r2, #0
 800024a:	601a      	str	r2, [r3, #0]
 800024c:	605a      	str	r2, [r3, #4]
 800024e:	609a      	str	r2, [r3, #8]
 8000250:	60da      	str	r2, [r3, #12]
 8000252:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	4a1c      	ldr	r2, [pc, #112]	@ (80002cc <HAL_CAN_MspInit+0x90>)
 800025a:	4293      	cmp	r3, r2
 800025c:	d131      	bne.n	80002c2 <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800025e:	4b1c      	ldr	r3, [pc, #112]	@ (80002d0 <HAL_CAN_MspInit+0x94>)
 8000260:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000262:	4a1b      	ldr	r2, [pc, #108]	@ (80002d0 <HAL_CAN_MspInit+0x94>)
 8000264:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000268:	6593      	str	r3, [r2, #88]	@ 0x58
 800026a:	4b19      	ldr	r3, [pc, #100]	@ (80002d0 <HAL_CAN_MspInit+0x94>)
 800026c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800026e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000272:	613b      	str	r3, [r7, #16]
 8000274:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000276:	4b16      	ldr	r3, [pc, #88]	@ (80002d0 <HAL_CAN_MspInit+0x94>)
 8000278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800027a:	4a15      	ldr	r2, [pc, #84]	@ (80002d0 <HAL_CAN_MspInit+0x94>)
 800027c:	f043 0301 	orr.w	r3, r3, #1
 8000280:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000282:	4b13      	ldr	r3, [pc, #76]	@ (80002d0 <HAL_CAN_MspInit+0x94>)
 8000284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000286:	f003 0301 	and.w	r3, r3, #1
 800028a:	60fb      	str	r3, [r7, #12]
 800028c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800028e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000292:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000294:	2302      	movs	r3, #2
 8000296:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000298:	2300      	movs	r3, #0
 800029a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800029c:	2303      	movs	r3, #3
 800029e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80002a0:	2309      	movs	r3, #9
 80002a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002a4:	f107 0314 	add.w	r3, r7, #20
 80002a8:	4619      	mov	r1, r3
 80002aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002ae:	f003 fb7b 	bl	80039a8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80002b2:	2200      	movs	r2, #0
 80002b4:	2100      	movs	r1, #0
 80002b6:	2014      	movs	r0, #20
 80002b8:	f003 fb3f 	bl	800393a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80002bc:	2014      	movs	r0, #20
 80002be:	f003 fb58 	bl	8003972 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80002c2:	bf00      	nop
 80002c4:	3728      	adds	r7, #40	@ 0x28
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd80      	pop	{r7, pc}
 80002ca:	bf00      	nop
 80002cc:	40006400 	.word	0x40006400
 80002d0:	40021000 	.word	0x40021000

080002d4 <canardInit>:
                void* mem_arena,
                size_t mem_arena_size,
                CanardOnTransferReception on_reception,
                CanardShouldAcceptTransfer should_accept,
                void* user_reference)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b086      	sub	sp, #24
 80002d8:	af00      	add	r7, sp, #0
 80002da:	60f8      	str	r0, [r7, #12]
 80002dc:	60b9      	str	r1, [r7, #8]
 80002de:	607a      	str	r2, [r7, #4]
 80002e0:	603b      	str	r3, [r7, #0]
     * If your application fails here, make sure it's not built in 64-bit mode.
     * Refer to the design documentation for more info.
     */
    CANARD_ASSERT(CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE >= 5);

    memset(out_ins, 0, sizeof(*out_ins));
 80002e2:	222c      	movs	r2, #44	@ 0x2c
 80002e4:	2100      	movs	r1, #0
 80002e6:	68f8      	ldr	r0, [r7, #12]
 80002e8:	f004 fb54 	bl	8004994 <memset>

    out_ins->node_id = CANARD_BROADCAST_NODE_ID;
 80002ec:	68fb      	ldr	r3, [r7, #12]
 80002ee:	2200      	movs	r2, #0
 80002f0:	701a      	strb	r2, [r3, #0]
    out_ins->on_reception = on_reception;
 80002f2:	68fb      	ldr	r3, [r7, #12]
 80002f4:	683a      	ldr	r2, [r7, #0]
 80002f6:	609a      	str	r2, [r3, #8]
    out_ins->should_accept = should_accept;
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	6a3a      	ldr	r2, [r7, #32]
 80002fc:	605a      	str	r2, [r3, #4]
    out_ins->rx_states = NULL;
 80002fe:	68fb      	ldr	r3, [r7, #12]
 8000300:	2200      	movs	r2, #0
 8000302:	621a      	str	r2, [r3, #32]
    out_ins->tx_queue = NULL;
 8000304:	68fb      	ldr	r3, [r7, #12]
 8000306:	2200      	movs	r2, #0
 8000308:	625a      	str	r2, [r3, #36]	@ 0x24
    out_ins->user_reference = user_reference;
 800030a:	68fb      	ldr	r3, [r7, #12]
 800030c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800030e:	629a      	str	r2, [r3, #40]	@ 0x28
#if CANARD_ENABLE_TAO_OPTION
    out_ins->tao_disabled = false;
#endif
    size_t pool_capacity = mem_arena_size / CANARD_MEM_BLOCK_SIZE;
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	095b      	lsrs	r3, r3, #5
 8000314:	617b      	str	r3, [r7, #20]
    if (pool_capacity > 0xFFFFU)
 8000316:	697b      	ldr	r3, [r7, #20]
 8000318:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800031c:	d302      	bcc.n	8000324 <canardInit+0x50>
    {
        pool_capacity = 0xFFFFU;
 800031e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000322:	617b      	str	r3, [r7, #20]
    }

    initPoolAllocator(&out_ins->allocator, mem_arena, (uint16_t)pool_capacity);
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	330c      	adds	r3, #12
 8000328:	697a      	ldr	r2, [r7, #20]
 800032a:	b292      	uxth	r2, r2
 800032c:	68b9      	ldr	r1, [r7, #8]
 800032e:	4618      	mov	r0, r3
 8000330:	f001 fc0a 	bl	8001b48 <initPoolAllocator>
}
 8000334:	bf00      	nop
 8000336:	3718      	adds	r7, #24
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}

0800033c <canardSetLocalNodeID>:
    CANARD_ASSERT(ins != NULL);
    return ins->user_reference;
}

void canardSetLocalNodeID(CanardInstance* ins, uint8_t self_node_id)
{
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
 8000344:	460b      	mov	r3, r1
 8000346:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);

    if ((ins->node_id == CANARD_BROADCAST_NODE_ID) &&
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	781b      	ldrb	r3, [r3, #0]
 800034c:	2b00      	cmp	r3, #0
 800034e:	d109      	bne.n	8000364 <canardSetLocalNodeID+0x28>
 8000350:	78fb      	ldrb	r3, [r7, #3]
 8000352:	2b00      	cmp	r3, #0
 8000354:	d006      	beq.n	8000364 <canardSetLocalNodeID+0x28>
        (self_node_id >= CANARD_MIN_NODE_ID) &&
        (self_node_id <= CANARD_MAX_NODE_ID))
 8000356:	f997 3003 	ldrsb.w	r3, [r7, #3]
        (self_node_id >= CANARD_MIN_NODE_ID) &&
 800035a:	2b00      	cmp	r3, #0
 800035c:	db02      	blt.n	8000364 <canardSetLocalNodeID+0x28>
    {
        ins->node_id = self_node_id;
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	78fa      	ldrb	r2, [r7, #3]
 8000362:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        CANARD_ASSERT(false);
    }
}
 8000364:	bf00      	nop
 8000366:	370c      	adds	r7, #12
 8000368:	46bd      	mov	sp, r7
 800036a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036e:	4770      	bx	lr

08000370 <canardGetLocalNodeID>:

uint8_t canardGetLocalNodeID(const CanardInstance* ins)
{
 8000370:	b480      	push	{r7}
 8000372:	b083      	sub	sp, #12
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
    return ins->node_id;
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	781b      	ldrb	r3, [r3, #0]
}
 800037c:	4618      	mov	r0, r3
 800037e:	370c      	adds	r7, #12
 8000380:	46bd      	mov	sp, r7
 8000382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000386:	4770      	bx	lr

08000388 <canardBroadcastObj>:

    return canardBroadcastObj(ins, &transfer_object);
}

int16_t canardBroadcastObj(CanardInstance* ins, CanardTxTransfer* transfer_object)
{
 8000388:	b590      	push	{r4, r7, lr}
 800038a:	b087      	sub	sp, #28
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
 8000390:	6039      	str	r1, [r7, #0]
    if (transfer_object->payload == NULL && transfer_object->payload_len > 0)
 8000392:	683b      	ldr	r3, [r7, #0]
 8000394:	69db      	ldr	r3, [r3, #28]
 8000396:	2b00      	cmp	r3, #0
 8000398:	d106      	bne.n	80003a8 <canardBroadcastObj+0x20>
 800039a:	683b      	ldr	r3, [r7, #0]
 800039c:	8c1b      	ldrh	r3, [r3, #32]
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d002      	beq.n	80003a8 <canardBroadcastObj+0x20>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 80003a2:	f06f 0301 	mvn.w	r3, #1
 80003a6:	e070      	b.n	800048a <canardBroadcastObj+0x102>
    }
    if (transfer_object->priority > CANARD_TRANSFER_PRIORITY_LOWEST)
 80003a8:	683b      	ldr	r3, [r7, #0]
 80003aa:	7e1b      	ldrb	r3, [r3, #24]
 80003ac:	2b1f      	cmp	r3, #31
 80003ae:	d902      	bls.n	80003b6 <canardBroadcastObj+0x2e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 80003b0:	f06f 0301 	mvn.w	r3, #1
 80003b4:	e069      	b.n	800048a <canardBroadcastObj+0x102>
    }

    uint32_t can_id = 0;
 80003b6:	2300      	movs	r3, #0
 80003b8:	617b      	str	r3, [r7, #20]
    uint16_t crc = 0xFFFFU;
 80003ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80003be:	827b      	strh	r3, [r7, #18]

    if (canardGetLocalNodeID(ins) == 0)
 80003c0:	6878      	ldr	r0, [r7, #4]
 80003c2:	f7ff ffd5 	bl	8000370 <canardGetLocalNodeID>
 80003c6:	4603      	mov	r3, r0
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d138      	bne.n	800043e <canardBroadcastObj+0xb6>
    {
        if (transfer_object->payload_len > 7)
 80003cc:	683b      	ldr	r3, [r7, #0]
 80003ce:	8c1b      	ldrh	r3, [r3, #32]
 80003d0:	2b07      	cmp	r3, #7
 80003d2:	d902      	bls.n	80003da <canardBroadcastObj+0x52>
        {
            return -CANARD_ERROR_NODE_ID_NOT_SET;
 80003d4:	f06f 0303 	mvn.w	r3, #3
 80003d8:	e057      	b.n	800048a <canardBroadcastObj+0x102>
        }

        static const uint16_t DTIDMask = (1U << ANON_MSG_DATA_TYPE_ID_BIT_LEN) - 1U;

        if ((transfer_object->data_type_id & DTIDMask) != transfer_object->data_type_id)
 80003da:	683b      	ldr	r3, [r7, #0]
 80003dc:	8a1a      	ldrh	r2, [r3, #16]
 80003de:	4b2d      	ldr	r3, [pc, #180]	@ (8000494 <canardBroadcastObj+0x10c>)
 80003e0:	881b      	ldrh	r3, [r3, #0]
 80003e2:	4013      	ands	r3, r2
 80003e4:	b29a      	uxth	r2, r3
 80003e6:	683b      	ldr	r3, [r7, #0]
 80003e8:	8a1b      	ldrh	r3, [r3, #16]
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d002      	beq.n	80003f4 <canardBroadcastObj+0x6c>
        {
            return -CANARD_ERROR_INVALID_ARGUMENT;
 80003ee:	f06f 0301 	mvn.w	r3, #1
 80003f2:	e04a      	b.n	800048a <canardBroadcastObj+0x102>
        }

        // anonymous transfer, random discriminator
        const uint16_t discriminator = (uint16_t)((crcAdd(0xFFFFU, transfer_object->payload, transfer_object->payload_len)) & 0x7FFEU);
 80003f4:	683b      	ldr	r3, [r7, #0]
 80003f6:	69d9      	ldr	r1, [r3, #28]
 80003f8:	683b      	ldr	r3, [r7, #0]
 80003fa:	8c1b      	ldrh	r3, [r3, #32]
 80003fc:	461a      	mov	r2, r3
 80003fe:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000402:	f001 fb84 	bl	8001b0e <crcAdd>
 8000406:	4603      	mov	r3, r0
 8000408:	461a      	mov	r2, r3
 800040a:	f647 73fe 	movw	r3, #32766	@ 0x7ffe
 800040e:	4013      	ands	r3, r2
 8000410:	823b      	strh	r3, [r7, #16]
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8000412:	683b      	ldr	r3, [r7, #0]
 8000414:	7e1b      	ldrb	r3, [r3, #24]
 8000416:	061a      	lsls	r2, r3, #24
 8000418:	8a3b      	ldrh	r3, [r7, #16]
 800041a:	025b      	lsls	r3, r3, #9
 800041c:	431a      	orrs	r2, r3
                 ((uint32_t) (transfer_object->data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 800041e:	683b      	ldr	r3, [r7, #0]
 8000420:	8a19      	ldrh	r1, [r3, #16]
 8000422:	4b1c      	ldr	r3, [pc, #112]	@ (8000494 <canardBroadcastObj+0x10c>)
 8000424:	881b      	ldrh	r3, [r3, #0]
 8000426:	400b      	ands	r3, r1
 8000428:	b29b      	uxth	r3, r3
 800042a:	021b      	lsls	r3, r3, #8
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 800042c:	ea42 0403 	orr.w	r4, r2, r3
                 ((uint32_t) (transfer_object->data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8000430:	6878      	ldr	r0, [r7, #4]
 8000432:	f7ff ff9d 	bl	8000370 <canardGetLocalNodeID>
 8000436:	4603      	mov	r3, r0
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) discriminator << 9U) |
 8000438:	4323      	orrs	r3, r4
 800043a:	617b      	str	r3, [r7, #20]
 800043c:	e012      	b.n	8000464 <canardBroadcastObj+0xdc>
    }
    else
    {
        can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 800043e:	683b      	ldr	r3, [r7, #0]
 8000440:	7e1b      	ldrb	r3, [r3, #24]
 8000442:	061a      	lsls	r2, r3, #24
 8000444:	683b      	ldr	r3, [r7, #0]
 8000446:	8a1b      	ldrh	r3, [r3, #16]
 8000448:	021b      	lsls	r3, r3, #8
 800044a:	ea42 0403 	orr.w	r4, r2, r3
 800044e:	6878      	ldr	r0, [r7, #4]
 8000450:	f7ff ff8e 	bl	8000370 <canardGetLocalNodeID>
 8000454:	4603      	mov	r3, r0
 8000456:	4323      	orrs	r3, r4
 8000458:	617b      	str	r3, [r7, #20]
        crc = calculateCRC(transfer_object);
 800045a:	6838      	ldr	r0, [r7, #0]
 800045c:	f000 f84c 	bl	80004f8 <calculateCRC>
 8000460:	4603      	mov	r3, r0
 8000462:	827b      	strh	r3, [r7, #18]
    }

    const int16_t result = enqueueTxFrames(ins, can_id, crc, transfer_object);
 8000464:	8a7a      	ldrh	r2, [r7, #18]
 8000466:	683b      	ldr	r3, [r7, #0]
 8000468:	6979      	ldr	r1, [r7, #20]
 800046a:	6878      	ldr	r0, [r7, #4]
 800046c:	f000 fe2f 	bl	80010ce <enqueueTxFrames>
 8000470:	4603      	mov	r3, r0
 8000472:	81fb      	strh	r3, [r7, #14]

    if (result > 0) {
 8000474:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000478:	2b00      	cmp	r3, #0
 800047a:	dd04      	ble.n	8000486 <canardBroadcastObj+0xfe>
        incrementTransferID(transfer_object->inout_transfer_id);
 800047c:	683b      	ldr	r3, [r7, #0]
 800047e:	695b      	ldr	r3, [r3, #20]
 8000480:	4618      	mov	r0, r3
 8000482:	f000 fdaf 	bl	8000fe4 <incrementTransferID>
    }

    return result;
 8000486:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800048a:	4618      	mov	r0, r3
 800048c:	371c      	adds	r7, #28
 800048e:	46bd      	mov	sp, r7
 8000490:	bd90      	pop	{r4, r7, pc}
 8000492:	bf00      	nop
 8000494:	08004a28 	.word	0x08004a28

08000498 <canardBufferFromIdx>:
  CanardBufferBlock and CanartRxState structures to have the same size
  on 32 bit and 64 bit platforms, which allows for easier testing in
  simulator environments
 */
CANARD_INTERNAL CanardBufferBlock *canardBufferFromIdx(CanardPoolAllocator* allocator, canard_buffer_idx_t idx)
{
 8000498:	b480      	push	{r7}
 800049a:	b083      	sub	sp, #12
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
 80004a0:	6039      	str	r1, [r7, #0]
        return NULL;
    }
    return (CanardBufferBlock *)(uintptr_t)&((uint8_t *)allocator->arena)[idx-1];
#else
    (void)allocator;
    return (CanardBufferBlock *)idx;
 80004a2:	683b      	ldr	r3, [r7, #0]
#endif
}
 80004a4:	4618      	mov	r0, r3
 80004a6:	370c      	adds	r7, #12
 80004a8:	46bd      	mov	sp, r7
 80004aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ae:	4770      	bx	lr

080004b0 <canardBufferToIdx>:

CANARD_INTERNAL canard_buffer_idx_t canardBufferToIdx(CanardPoolAllocator* allocator, const CanardBufferBlock *buf)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b083      	sub	sp, #12
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	6039      	str	r1, [r7, #0]
        return CANARD_BUFFER_IDX_NONE;
    }
    return 1U+((canard_buffer_idx_t)((uint8_t *)buf - (uint8_t *)allocator->arena));
#else
    (void)allocator;
    return (canard_buffer_idx_t)buf;
 80004ba:	683b      	ldr	r3, [r7, #0]
#endif
}
 80004bc:	4618      	mov	r0, r3
 80004be:	370c      	adds	r7, #12
 80004c0:	46bd      	mov	sp, r7
 80004c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c6:	4770      	bx	lr

080004c8 <canardRxFromIdx>:

CANARD_INTERNAL CanardRxState *canardRxFromIdx(CanardPoolAllocator* allocator, canard_buffer_idx_t idx)
{
 80004c8:	b480      	push	{r7}
 80004ca:	b083      	sub	sp, #12
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
 80004d0:	6039      	str	r1, [r7, #0]
        return NULL;
    }
    return (CanardRxState *)(uintptr_t)&((uint8_t *)allocator->arena)[idx-1];
#else
    (void)allocator;
    return (CanardRxState *)idx;
 80004d2:	683b      	ldr	r3, [r7, #0]
#endif
}
 80004d4:	4618      	mov	r0, r3
 80004d6:	370c      	adds	r7, #12
 80004d8:	46bd      	mov	sp, r7
 80004da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004de:	4770      	bx	lr

080004e0 <canardRxToIdx>:

CANARD_INTERNAL canard_buffer_idx_t canardRxToIdx(CanardPoolAllocator* allocator, const CanardRxState *rx)
{
 80004e0:	b480      	push	{r7}
 80004e2:	b083      	sub	sp, #12
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
 80004e8:	6039      	str	r1, [r7, #0]
        return CANARD_BUFFER_IDX_NONE;
    }
    return 1U+((canard_buffer_idx_t)((uint8_t *)rx - (uint8_t *)allocator->arena));
#else
    (void)allocator;
    return (canard_buffer_idx_t)rx;
 80004ea:	683b      	ldr	r3, [r7, #0]
#endif
}
 80004ec:	4618      	mov	r0, r3
 80004ee:	370c      	adds	r7, #12
 80004f0:	46bd      	mov	sp, r7
 80004f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f6:	4770      	bx	lr

080004f8 <calculateCRC>:

CANARD_INTERNAL uint16_t calculateCRC(const CanardTxTransfer* transfer_object)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b084      	sub	sp, #16
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
    uint16_t crc = 0xFFFFU;
 8000500:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000504:	81fb      	strh	r3, [r7, #14]
#if CANARD_ENABLE_CANFD
    if ((transfer_object->payload_len > 7 && !transfer_object->canfd) ||
        (transfer_object->payload_len > 63 && transfer_object->canfd))
#else
    if (transfer_object->payload_len > 7)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	8c1b      	ldrh	r3, [r3, #32]
 800050a:	2b07      	cmp	r3, #7
 800050c:	d913      	bls.n	8000536 <calculateCRC+0x3e>
#endif
    {
        crc = crcAddSignature(crc, transfer_object->data_type_signature);
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000514:	89f9      	ldrh	r1, [r7, #14]
 8000516:	4608      	mov	r0, r1
 8000518:	f001 faca 	bl	8001ab0 <crcAddSignature>
 800051c:	4603      	mov	r3, r0
 800051e:	81fb      	strh	r3, [r7, #14]
        crc = crcAdd(crc, transfer_object->payload, transfer_object->payload_len);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	69d9      	ldr	r1, [r3, #28]
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	8c1b      	ldrh	r3, [r3, #32]
 8000528:	461a      	mov	r2, r3
 800052a:	89fb      	ldrh	r3, [r7, #14]
 800052c:	4618      	mov	r0, r3
 800052e:	f001 faee 	bl	8001b0e <crcAdd>
 8000532:	4603      	mov	r3, r0
 8000534:	81fb      	strh	r3, [r7, #14]
                crc = crcAddByte(crc, empty);
            }
        }
#endif
    }
    return crc;
 8000536:	89fb      	ldrh	r3, [r7, #14]
}
 8000538:	4618      	mov	r0, r3
 800053a:	3710      	adds	r7, #16
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}

08000540 <canardRequestOrRespondObj>:
    };
    return canardRequestOrRespondObj(ins, destination_node_id, &transfer_object);
}

int16_t canardRequestOrRespondObj(CanardInstance* ins, uint8_t destination_node_id, CanardTxTransfer* transfer_object)
{
 8000540:	b590      	push	{r4, r7, lr}
 8000542:	b087      	sub	sp, #28
 8000544:	af00      	add	r7, sp, #0
 8000546:	60f8      	str	r0, [r7, #12]
 8000548:	460b      	mov	r3, r1
 800054a:	607a      	str	r2, [r7, #4]
 800054c:	72fb      	strb	r3, [r7, #11]
    if (transfer_object->payload == NULL && transfer_object->payload_len > 0)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	69db      	ldr	r3, [r3, #28]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d106      	bne.n	8000564 <canardRequestOrRespondObj+0x24>
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	8c1b      	ldrh	r3, [r3, #32]
 800055a:	2b00      	cmp	r3, #0
 800055c:	d002      	beq.n	8000564 <canardRequestOrRespondObj+0x24>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 800055e:	f06f 0301 	mvn.w	r3, #1
 8000562:	e042      	b.n	80005ea <canardRequestOrRespondObj+0xaa>
    }
    if (transfer_object->priority > CANARD_TRANSFER_PRIORITY_LOWEST)
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	7e1b      	ldrb	r3, [r3, #24]
 8000568:	2b1f      	cmp	r3, #31
 800056a:	d902      	bls.n	8000572 <canardRequestOrRespondObj+0x32>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 800056c:	f06f 0301 	mvn.w	r3, #1
 8000570:	e03b      	b.n	80005ea <canardRequestOrRespondObj+0xaa>
    }
    if (canardGetLocalNodeID(ins) == 0)
 8000572:	68f8      	ldr	r0, [r7, #12]
 8000574:	f7ff fefc 	bl	8000370 <canardGetLocalNodeID>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d102      	bne.n	8000584 <canardRequestOrRespondObj+0x44>
    {
        return -CANARD_ERROR_NODE_ID_NOT_SET;
 800057e:	f06f 0303 	mvn.w	r3, #3
 8000582:	e032      	b.n	80005ea <canardRequestOrRespondObj+0xaa>
    }

    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	7e1b      	ldrb	r3, [r3, #24]
 8000588:	061a      	lsls	r2, r3, #24
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	8a1b      	ldrh	r3, [r3, #16]
 800058e:	041b      	lsls	r3, r3, #16
 8000590:	431a      	orrs	r2, r3
                            ((uint32_t) transfer_object->transfer_type << 15U) | ((uint32_t) destination_node_id << 8U) |
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	03db      	lsls	r3, r3, #15
    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 8000598:	431a      	orrs	r2, r3
                            ((uint32_t) transfer_object->transfer_type << 15U) | ((uint32_t) destination_node_id << 8U) |
 800059a:	7afb      	ldrb	r3, [r7, #11]
 800059c:	021b      	lsls	r3, r3, #8
 800059e:	ea42 0403 	orr.w	r4, r2, r3
                            (1U << 7U) | (uint32_t) canardGetLocalNodeID(ins);
 80005a2:	68f8      	ldr	r0, [r7, #12]
 80005a4:	f7ff fee4 	bl	8000370 <canardGetLocalNodeID>
 80005a8:	4603      	mov	r3, r0
 80005aa:	4323      	orrs	r3, r4
    const uint32_t can_id = ((uint32_t) transfer_object->priority << 24U) | ((uint32_t) transfer_object->data_type_id << 16U) |
 80005ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005b0:	617b      	str	r3, [r7, #20]

    uint16_t crc = calculateCRC(transfer_object);
 80005b2:	6878      	ldr	r0, [r7, #4]
 80005b4:	f7ff ffa0 	bl	80004f8 <calculateCRC>
 80005b8:	4603      	mov	r3, r0
 80005ba:	827b      	strh	r3, [r7, #18]


    const int16_t result = enqueueTxFrames(ins, can_id, crc, transfer_object);
 80005bc:	8a7a      	ldrh	r2, [r7, #18]
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	6979      	ldr	r1, [r7, #20]
 80005c2:	68f8      	ldr	r0, [r7, #12]
 80005c4:	f000 fd83 	bl	80010ce <enqueueTxFrames>
 80005c8:	4603      	mov	r3, r0
 80005ca:	823b      	strh	r3, [r7, #16]

    if (result > 0 && transfer_object->transfer_type == CanardTransferTypeRequest)                      // Response Transfer ID must not be altered
 80005cc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	dd08      	ble.n	80005e6 <canardRequestOrRespondObj+0xa6>
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	2b01      	cmp	r3, #1
 80005da:	d104      	bne.n	80005e6 <canardRequestOrRespondObj+0xa6>
    {
        incrementTransferID(transfer_object->inout_transfer_id);
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	695b      	ldr	r3, [r3, #20]
 80005e0:	4618      	mov	r0, r3
 80005e2:	f000 fcff 	bl	8000fe4 <incrementTransferID>
    }

    return result;
 80005e6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
}
 80005ea:	4618      	mov	r0, r3
 80005ec:	371c      	adds	r7, #28
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd90      	pop	{r4, r7, pc}

080005f2 <canardPeekTxQueue>:

CanardCANFrame* canardPeekTxQueue(const CanardInstance* ins)
{
 80005f2:	b480      	push	{r7}
 80005f4:	b083      	sub	sp, #12
 80005f6:	af00      	add	r7, sp, #0
 80005f8:	6078      	str	r0, [r7, #4]
    if (ins->tx_queue == NULL)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d101      	bne.n	8000606 <canardPeekTxQueue+0x14>
    {
        return NULL;
 8000602:	2300      	movs	r3, #0
 8000604:	e002      	b.n	800060c <canardPeekTxQueue+0x1a>
    }
    return &ins->tx_queue->frame;
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800060a:	3304      	adds	r3, #4
}
 800060c:	4618      	mov	r0, r3
 800060e:	370c      	adds	r7, #12
 8000610:	46bd      	mov	sp, r7
 8000612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000616:	4770      	bx	lr

08000618 <canardPopTxQueue>:

void canardPopTxQueue(CanardInstance* ins)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b084      	sub	sp, #16
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
    CanardTxQueueItem* item = ins->tx_queue;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000624:	60fb      	str	r3, [r7, #12]
    ins->tx_queue = item->next;
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	681a      	ldr	r2, [r3, #0]
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	625a      	str	r2, [r3, #36]	@ 0x24
    freeBlock(&ins->allocator, item);
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	330c      	adds	r3, #12
 8000632:	68f9      	ldr	r1, [r7, #12]
 8000634:	4618      	mov	r0, r3
 8000636:	f001 fae7 	bl	8001c08 <freeBlock>
}
 800063a:	bf00      	nop
 800063c:	3710      	adds	r7, #16
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
	...

08000644 <canardHandleRxFrame>:

int16_t canardHandleRxFrame(CanardInstance* ins, const CanardCANFrame* frame, uint64_t timestamp_usec)
{
 8000644:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000648:	b09f      	sub	sp, #124	@ 0x7c
 800064a:	af02      	add	r7, sp, #8
 800064c:	60f8      	str	r0, [r7, #12]
 800064e:	60b9      	str	r1, [r7, #8]
 8000650:	e9c7 2300 	strd	r2, r3, [r7]
    const CanardTransferType transfer_type = extractTransferType(frame->id);
 8000654:	68bb      	ldr	r3, [r7, #8]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4618      	mov	r0, r3
 800065a:	f000 ff3f 	bl	80014dc <extractTransferType>
 800065e:	4603      	mov	r3, r0
 8000660:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    const uint8_t destination_node_id = (transfer_type == CanardTransferTypeBroadcast) ?
 8000664:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000668:	2b02      	cmp	r3, #2
 800066a:	d007      	beq.n	800067c <canardHandleRxFrame+0x38>
                                        (uint8_t)CANARD_BROADCAST_NODE_ID :
                                        DEST_ID_FROM_ID(frame->id);
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	0a1b      	lsrs	r3, r3, #8
 8000672:	b2db      	uxtb	r3, r3
    const uint8_t destination_node_id = (transfer_type == CanardTransferTypeBroadcast) ?
 8000674:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000678:	b2db      	uxtb	r3, r3
 800067a:	e000      	b.n	800067e <canardHandleRxFrame+0x3a>
 800067c:	2300      	movs	r3, #0
 800067e:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

    // TODO: This function should maintain statistics of transfer errors and such.

    if ((frame->id & CANARD_CAN_FRAME_EFF) == 0 ||
 8000682:	68bb      	ldr	r3, [r7, #8]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	2b00      	cmp	r3, #0
 8000688:	da0f      	bge.n	80006aa <canardHandleRxFrame+0x66>
        (frame->id & CANARD_CAN_FRAME_RTR) != 0 ||
 800068a:	68bb      	ldr	r3, [r7, #8]
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
    if ((frame->id & CANARD_CAN_FRAME_EFF) == 0 ||
 8000692:	2b00      	cmp	r3, #0
 8000694:	d109      	bne.n	80006aa <canardHandleRxFrame+0x66>
        (frame->id & CANARD_CAN_FRAME_ERR) != 0 ||
 8000696:	68bb      	ldr	r3, [r7, #8]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
        (frame->id & CANARD_CAN_FRAME_RTR) != 0 ||
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d103      	bne.n	80006aa <canardHandleRxFrame+0x66>
        (frame->data_len < 1))
 80006a2:	68bb      	ldr	r3, [r7, #8]
 80006a4:	7b1b      	ldrb	r3, [r3, #12]
        (frame->id & CANARD_CAN_FRAME_ERR) != 0 ||
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d102      	bne.n	80006b0 <canardHandleRxFrame+0x6c>
    {
        return -CANARD_ERROR_RX_INCOMPATIBLE_PACKET;
 80006aa:	f06f 0309 	mvn.w	r3, #9
 80006ae:	e361      	b.n	8000d74 <canardHandleRxFrame+0x730>
    }

    if (transfer_type != CanardTransferTypeBroadcast &&
 80006b0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80006b4:	2b02      	cmp	r3, #2
 80006b6:	d00b      	beq.n	80006d0 <canardHandleRxFrame+0x8c>
        destination_node_id != canardGetLocalNodeID(ins))
 80006b8:	68f8      	ldr	r0, [r7, #12]
 80006ba:	f7ff fe59 	bl	8000370 <canardGetLocalNodeID>
 80006be:	4603      	mov	r3, r0
 80006c0:	461a      	mov	r2, r3
    if (transfer_type != CanardTransferTypeBroadcast &&
 80006c2:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 80006c6:	4293      	cmp	r3, r2
 80006c8:	d002      	beq.n	80006d0 <canardHandleRxFrame+0x8c>
    {
        return -CANARD_ERROR_RX_WRONG_ADDRESS;
 80006ca:	f06f 030a 	mvn.w	r3, #10
 80006ce:	e351      	b.n	8000d74 <canardHandleRxFrame+0x730>
    }

    const uint8_t priority = PRIORITY_FROM_ID(frame->id);
 80006d0:	68bb      	ldr	r3, [r7, #8]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	0e1b      	lsrs	r3, r3, #24
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	f003 031f 	and.w	r3, r3, #31
 80006dc:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
    const uint8_t source_node_id = SOURCE_ID_FROM_ID(frame->id);
 80006e0:	68bb      	ldr	r3, [r7, #8]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80006ea:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
    const uint16_t data_type_id = extractDataType(frame->id);
 80006ee:	68bb      	ldr	r3, [r7, #8]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4618      	mov	r0, r3
 80006f4:	f000 fed2 	bl	800149c <extractDataType>
 80006f8:	4603      	mov	r3, r0
 80006fa:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    // printf("Transfer Type: %u, Received Data ID: %u\r\n", (uint32_t)transfer_type, (uint32_t)data_type_id);
    const uint32_t transfer_descriptor =
            MAKE_TRANSFER_DESCRIPTOR(data_type_id, transfer_type, source_node_id, destination_node_id);
 80006fe:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8000702:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000706:	041b      	lsls	r3, r3, #16
 8000708:	431a      	orrs	r2, r3
 800070a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800070e:	049b      	lsls	r3, r3, #18
 8000710:	431a      	orrs	r2, r3
 8000712:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000716:	065b      	lsls	r3, r3, #25
    const uint32_t transfer_descriptor =
 8000718:	4313      	orrs	r3, r2
 800071a:	64fb      	str	r3, [r7, #76]	@ 0x4c

    const uint8_t tail_byte = frame->data[frame->data_len - 1];
 800071c:	68bb      	ldr	r3, [r7, #8]
 800071e:	7b1b      	ldrb	r3, [r3, #12]
 8000720:	3b01      	subs	r3, #1
 8000722:	68ba      	ldr	r2, [r7, #8]
 8000724:	4413      	add	r3, r2
 8000726:	791b      	ldrb	r3, [r3, #4]
 8000728:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        // printf("IS END\r\n");
    } else {
        // printf("NOT END\r\n");
    }

    uint64_t data_type_signature = 0;
 800072c:	f04f 0200 	mov.w	r2, #0
 8000730:	f04f 0300 	mov.w	r3, #0
 8000734:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    CanardRxState* rx_state = NULL;
 8000738:	2300      	movs	r3, #0
 800073a:	66fb      	str	r3, [r7, #108]	@ 0x6c

    if (IS_START_OF_TRANSFER(tail_byte))
 800073c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000740:	09db      	lsrs	r3, r3, #7
 8000742:	b2db      	uxtb	r3, r3
 8000744:	f003 0301 	and.w	r3, r3, #1
 8000748:	2b00      	cmp	r3, #0
 800074a:	d01e      	beq.n	800078a <canardHandleRxFrame+0x146>
    {

        if (ins->should_accept(ins, &data_type_signature, data_type_id, transfer_type, source_node_id))
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	685e      	ldr	r6, [r3, #4]
 8000750:	f897 0057 	ldrb.w	r0, [r7, #87]	@ 0x57
 8000754:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8000758:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 800075c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8000760:	9300      	str	r3, [sp, #0]
 8000762:	4603      	mov	r3, r0
 8000764:	68f8      	ldr	r0, [r7, #12]
 8000766:	47b0      	blx	r6
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d00a      	beq.n	8000784 <canardHandleRxFrame+0x140>
        {
            rx_state = traverseRxStates(ins, transfer_descriptor);
 800076e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8000770:	68f8      	ldr	r0, [r7, #12]
 8000772:	f000 fed7 	bl	8001524 <traverseRxStates>
 8000776:	66f8      	str	r0, [r7, #108]	@ 0x6c

            if(rx_state == NULL)
 8000778:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800077a:	2b00      	cmp	r3, #0
 800077c:	d110      	bne.n	80007a0 <canardHandleRxFrame+0x15c>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 800077e:	f06f 0302 	mvn.w	r3, #2
 8000782:	e2f7      	b.n	8000d74 <canardHandleRxFrame+0x730>
            }
        }
        else
        {
            return -CANARD_ERROR_RX_NOT_WANTED;
 8000784:	f06f 030b 	mvn.w	r3, #11
 8000788:	e2f4      	b.n	8000d74 <canardHandleRxFrame+0x730>
        }
    }
    else
    {
        rx_state = findRxState(ins, transfer_descriptor);
 800078a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800078c:	68f8      	ldr	r0, [r7, #12]
 800078e:	f000 fef8 	bl	8001582 <findRxState>
 8000792:	66f8      	str	r0, [r7, #108]	@ 0x6c

        if (rx_state == NULL)
 8000794:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000796:	2b00      	cmp	r3, #0
 8000798:	d102      	bne.n	80007a0 <canardHandleRxFrame+0x15c>
        {
            return -CANARD_ERROR_RX_MISSED_START;
 800079a:	f06f 030c 	mvn.w	r3, #12
 800079e:	e2e9      	b.n	8000d74 <canardHandleRxFrame+0x730>
    }

    CANARD_ASSERT(rx_state != NULL);    // All paths that lead to NULL should be terminated with return above

    // Resolving the state flags:
    const bool not_initialized = rx_state->timestamp_usec == 0;
 80007a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80007a2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80007a6:	4313      	orrs	r3, r2
 80007a8:	bf0c      	ite	eq
 80007aa:	2301      	moveq	r3, #1
 80007ac:	2300      	movne	r3, #0
 80007ae:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
    const bool tid_timed_out = (timestamp_usec - rx_state->timestamp_usec) > TRANSFER_TIMEOUT_USEC;
 80007b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80007b4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80007b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80007bc:	ebb0 0802 	subs.w	r8, r0, r2
 80007c0:	eb61 0903 	sbc.w	r9, r1, r3
 80007c4:	4ba9      	ldr	r3, [pc, #676]	@ (8000a6c <canardHandleRxFrame+0x428>)
 80007c6:	4598      	cmp	r8, r3
 80007c8:	f179 0300 	sbcs.w	r3, r9, #0
 80007cc:	bf2c      	ite	cs
 80007ce:	2301      	movcs	r3, #1
 80007d0:	2300      	movcc	r3, #0
 80007d2:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
    const bool same_iface = frame->iface_id == rx_state->iface_id;
 80007d6:	68bb      	ldr	r3, [r7, #8]
 80007d8:	7b5a      	ldrb	r2, [r3, #13]
 80007da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80007dc:	7e9b      	ldrb	r3, [r3, #26]
 80007de:	429a      	cmp	r2, r3
 80007e0:	bf0c      	ite	eq
 80007e2:	2301      	moveq	r3, #1
 80007e4:	2300      	movne	r3, #0
 80007e6:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
    const bool first_frame = IS_START_OF_TRANSFER(tail_byte);
 80007ea:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80007ee:	09db      	lsrs	r3, r3, #7
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	f003 0301 	and.w	r3, r3, #1
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	bf14      	ite	ne
 80007fa:	2301      	movne	r3, #1
 80007fc:	2300      	moveq	r3, #0
 80007fe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    const bool not_previous_tid =
        computeTransferIDForwardDistance((uint8_t) rx_state->transfer_id, TRANSFER_ID_FROM_TAIL_BYTE(tail_byte)) > 1;
 8000802:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000804:	7ddb      	ldrb	r3, [r3, #23]
 8000806:	f3c3 0384 	ubfx	r3, r3, #2, #5
 800080a:	b2db      	uxtb	r3, r3
 800080c:	461a      	mov	r2, r3
 800080e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000812:	f003 031f 	and.w	r3, r3, #31
 8000816:	b2db      	uxtb	r3, r3
 8000818:	4619      	mov	r1, r3
 800081a:	4610      	mov	r0, r2
 800081c:	f000 fbc3 	bl	8000fa6 <computeTransferIDForwardDistance>
 8000820:	4603      	mov	r3, r0
    const bool not_previous_tid =
 8000822:	2b01      	cmp	r3, #1
 8000824:	bfcc      	ite	gt
 8000826:	2301      	movgt	r3, #1
 8000828:	2300      	movle	r3, #0
 800082a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    const bool iface_switch_allowed = (timestamp_usec - rx_state->timestamp_usec) > IFACE_SWITCH_DELAY_USEC;
 800082e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000830:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000834:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000838:	1a84      	subs	r4, r0, r2
 800083a:	eb61 0503 	sbc.w	r5, r1, r3
 800083e:	4b8c      	ldr	r3, [pc, #560]	@ (8000a70 <canardHandleRxFrame+0x42c>)
 8000840:	429c      	cmp	r4, r3
 8000842:	f175 0300 	sbcs.w	r3, r5, #0
 8000846:	bf2c      	ite	cs
 8000848:	2301      	movcs	r3, #1
 800084a:	2300      	movcc	r3, #0
 800084c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    const bool non_wrapped_tid = computeTransferIDForwardDistance(TRANSFER_ID_FROM_TAIL_BYTE(tail_byte), (uint8_t) rx_state->transfer_id) < (1 << (TRANSFER_ID_BIT_LEN-1));
 8000850:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000854:	f003 031f 	and.w	r3, r3, #31
 8000858:	b2da      	uxtb	r2, r3
 800085a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800085c:	7ddb      	ldrb	r3, [r3, #23]
 800085e:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8000862:	b2db      	uxtb	r3, r3
 8000864:	4619      	mov	r1, r3
 8000866:	4610      	mov	r0, r2
 8000868:	f000 fb9d 	bl	8000fa6 <computeTransferIDForwardDistance>
 800086c:	4603      	mov	r3, r0
 800086e:	2b0f      	cmp	r3, #15
 8000870:	bfd4      	ite	le
 8000872:	2301      	movle	r3, #1
 8000874:	2300      	movgt	r3, #0
 8000876:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    const bool incomplete_frame = rx_state->buffer_blocks != CANARD_BUFFER_IDX_NONE;
 800087a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	2b00      	cmp	r3, #0
 8000880:	bf14      	ite	ne
 8000882:	2301      	movne	r3, #1
 8000884:	2300      	moveq	r3, #0
 8000886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    const bool need_restart =
            (not_initialized) ||
            (tid_timed_out) ||
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 800088a:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800088e:	2b00      	cmp	r3, #0
 8000890:	d11f      	bne.n	80008d2 <canardHandleRxFrame+0x28e>
            (not_initialized) ||
 8000892:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8000896:	2b00      	cmp	r3, #0
 8000898:	d11b      	bne.n	80008d2 <canardHandleRxFrame+0x28e>
            (tid_timed_out) ||
 800089a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d00b      	beq.n	80008ba <canardHandleRxFrame+0x276>
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 80008a2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d007      	beq.n	80008ba <canardHandleRxFrame+0x276>
 80008aa:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d10f      	bne.n	80008d2 <canardHandleRxFrame+0x28e>
 80008b2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d10b      	bne.n	80008d2 <canardHandleRxFrame+0x28e>
 80008ba:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d009      	beq.n	80008d6 <canardHandleRxFrame+0x292>
            (iface_switch_allowed && first_frame && non_wrapped_tid);
 80008c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d005      	beq.n	80008d6 <canardHandleRxFrame+0x292>
 80008ca:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <canardHandleRxFrame+0x292>
            (same_iface && first_frame && (not_previous_tid || incomplete_frame)) ||
 80008d2:	2301      	movs	r3, #1
 80008d4:	e000      	b.n	80008d8 <canardHandleRxFrame+0x294>
 80008d6:	2300      	movs	r3, #0
    const bool need_restart =
 80008d8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80008dc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80008e0:	f003 0301 	and.w	r3, r3, #1
 80008e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42

    if (need_restart)
 80008e8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d02f      	beq.n	8000950 <canardHandleRxFrame+0x30c>
    {
        rx_state->transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte);
 80008f0:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80008f4:	f003 031f 	and.w	r3, r3, #31
 80008f8:	b2d9      	uxtb	r1, r3
 80008fa:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80008fc:	7dd3      	ldrb	r3, [r2, #23]
 80008fe:	f361 0386 	bfi	r3, r1, #2, #5
 8000902:	75d3      	strb	r3, [r2, #23]
        rx_state->next_toggle = 0;
 8000904:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000906:	7dd3      	ldrb	r3, [r2, #23]
 8000908:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800090c:	75d3      	strb	r3, [r2, #23]
        releaseStatePayload(ins, rx_state);
 800090e:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000910:	68f8      	ldr	r0, [r7, #12]
 8000912:	f000 fea0 	bl	8001656 <releaseStatePayload>
        rx_state->iface_id = frame->iface_id;
 8000916:	68bb      	ldr	r3, [r7, #8]
 8000918:	7b5a      	ldrb	r2, [r3, #13]
 800091a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800091c:	769a      	strb	r2, [r3, #26]
        if (!IS_START_OF_TRANSFER(tail_byte))
 800091e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000922:	09db      	lsrs	r3, r3, #7
 8000924:	b2db      	uxtb	r3, r3
 8000926:	f003 0301 	and.w	r3, r3, #1
 800092a:	2b00      	cmp	r3, #0
 800092c:	d110      	bne.n	8000950 <canardHandleRxFrame+0x30c>
        {
            rx_state->transfer_id++;
 800092e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000930:	7ddb      	ldrb	r3, [r3, #23]
 8000932:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8000936:	b2db      	uxtb	r3, r3
 8000938:	3301      	adds	r3, #1
 800093a:	f003 031f 	and.w	r3, r3, #31
 800093e:	b2d9      	uxtb	r1, r3
 8000940:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000942:	7dd3      	ldrb	r3, [r2, #23]
 8000944:	f361 0386 	bfi	r3, r1, #2, #5
 8000948:	75d3      	strb	r3, [r2, #23]
            return -CANARD_ERROR_RX_MISSED_START;
 800094a:	f06f 030c 	mvn.w	r3, #12
 800094e:	e211      	b.n	8000d74 <canardHandleRxFrame+0x730>
        }
    }

    if (frame->iface_id != rx_state->iface_id)
 8000950:	68bb      	ldr	r3, [r7, #8]
 8000952:	7b5a      	ldrb	r2, [r3, #13]
 8000954:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000956:	7e9b      	ldrb	r3, [r3, #26]
 8000958:	429a      	cmp	r2, r3
 800095a:	d001      	beq.n	8000960 <canardHandleRxFrame+0x31c>
    {
        // drop frame if coming from unexpected interface
        return CANARD_OK;
 800095c:	2300      	movs	r3, #0
 800095e:	e209      	b.n	8000d74 <canardHandleRxFrame+0x730>
    }

    if (IS_START_OF_TRANSFER(tail_byte) && IS_END_OF_TRANSFER(tail_byte)) // single frame transfer
 8000960:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000964:	09db      	lsrs	r3, r3, #7
 8000966:	b2db      	uxtb	r3, r3
 8000968:	f003 0301 	and.w	r3, r3, #1
 800096c:	2b00      	cmp	r3, #0
 800096e:	d041      	beq.n	80009f4 <canardHandleRxFrame+0x3b0>
 8000970:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000974:	099b      	lsrs	r3, r3, #6
 8000976:	b2db      	uxtb	r3, r3
 8000978:	f003 0301 	and.w	r3, r3, #1
 800097c:	2b00      	cmp	r3, #0
 800097e:	d039      	beq.n	80009f4 <canardHandleRxFrame+0x3b0>
    {
        rx_state->timestamp_usec = timestamp_usec;
 8000980:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000982:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000986:	e9c1 2302 	strd	r2, r3, [r1, #8]
        CanardRxTransfer rx_transfer = {
 800098a:	f107 0310 	add.w	r3, r7, #16
 800098e:	2220      	movs	r2, #32
 8000990:	2100      	movs	r1, #0
 8000992:	4618      	mov	r0, r3
 8000994:	f003 fffe 	bl	8004994 <memset>
 8000998:	e9d7 2300 	ldrd	r2, r3, [r7]
 800099c:	e9c7 2304 	strd	r2, r3, [r7, #16]
            .timestamp_usec = timestamp_usec,
            .payload_head = frame->data,
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	3304      	adds	r3, #4
        CanardRxTransfer rx_transfer = {
 80009a4:	61bb      	str	r3, [r7, #24]
            .payload_len = (uint8_t)(frame->data_len - 1U),
 80009a6:	68bb      	ldr	r3, [r7, #8]
 80009a8:	7b1b      	ldrb	r3, [r3, #12]
 80009aa:	3b01      	subs	r3, #1
 80009ac:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 80009ae:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80009b0:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80009b4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80009b6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80009ba:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            .data_type_id = data_type_id,
            .transfer_type = (uint8_t)transfer_type,
            .transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte),
 80009be:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80009c2:	f003 031f 	and.w	r3, r3, #31
 80009c6:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 80009c8:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80009cc:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80009d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80009d4:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80009d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
#elif CANARD_ENABLE_TAO_OPTION
            .tao = !ins->tao_disabled
#endif
        };

        ins->on_reception(ins, &rx_transfer);
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	689b      	ldr	r3, [r3, #8]
 80009e0:	f107 0210 	add.w	r2, r7, #16
 80009e4:	4611      	mov	r1, r2
 80009e6:	68f8      	ldr	r0, [r7, #12]
 80009e8:	4798      	blx	r3

        prepareForNextTransfer(rx_state);
 80009ea:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80009ec:	f000 fd34 	bl	8001458 <prepareForNextTransfer>
        return CANARD_OK;
 80009f0:	2300      	movs	r3, #0
 80009f2:	e1bf      	b.n	8000d74 <canardHandleRxFrame+0x730>
    }

    if (TOGGLE_BIT(tail_byte) != rx_state->next_toggle)
 80009f4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80009f8:	095b      	lsrs	r3, r3, #5
 80009fa:	b2db      	uxtb	r3, r3
 80009fc:	f003 0301 	and.w	r3, r3, #1
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	bf14      	ite	ne
 8000a04:	2301      	movne	r3, #1
 8000a06:	2300      	moveq	r3, #0
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a0e:	7ddb      	ldrb	r3, [r3, #23]
 8000a10:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000a14:	b2db      	uxtb	r3, r3
 8000a16:	429a      	cmp	r2, r3
 8000a18:	d002      	beq.n	8000a20 <canardHandleRxFrame+0x3dc>
    {
        return -CANARD_ERROR_RX_WRONG_TOGGLE;
 8000a1a:	f06f 030d 	mvn.w	r3, #13
 8000a1e:	e1a9      	b.n	8000d74 <canardHandleRxFrame+0x730>
    }

    if (TRANSFER_ID_FROM_TAIL_BYTE(tail_byte) != rx_state->transfer_id)
 8000a20:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000a24:	f003 031f 	and.w	r3, r3, #31
 8000a28:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000a2a:	7dd2      	ldrb	r2, [r2, #23]
 8000a2c:	f3c2 0284 	ubfx	r2, r2, #2, #5
 8000a30:	b2d2      	uxtb	r2, r2
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d002      	beq.n	8000a3c <canardHandleRxFrame+0x3f8>
    {
        return -CANARD_ERROR_RX_UNEXPECTED_TID;
 8000a36:	f06f 030e 	mvn.w	r3, #14
 8000a3a:	e19b      	b.n	8000d74 <canardHandleRxFrame+0x730>
    }

    if (IS_START_OF_TRANSFER(tail_byte) && !IS_END_OF_TRANSFER(tail_byte))      // Beginning of multi frame transfer
 8000a3c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000a40:	09db      	lsrs	r3, r3, #7
 8000a42:	b2db      	uxtb	r3, r3
 8000a44:	f003 0301 	and.w	r3, r3, #1
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d061      	beq.n	8000b10 <canardHandleRxFrame+0x4cc>
 8000a4c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000a50:	099b      	lsrs	r3, r3, #6
 8000a52:	b2db      	uxtb	r3, r3
 8000a54:	f003 0301 	and.w	r3, r3, #1
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d159      	bne.n	8000b10 <canardHandleRxFrame+0x4cc>
    {
        if (frame->data_len <= 3)
 8000a5c:	68bb      	ldr	r3, [r7, #8]
 8000a5e:	7b1b      	ldrb	r3, [r3, #12]
 8000a60:	2b03      	cmp	r3, #3
 8000a62:	d807      	bhi.n	8000a74 <canardHandleRxFrame+0x430>
        {
            return -CANARD_ERROR_RX_SHORT_FRAME;
 8000a64:	f06f 030f 	mvn.w	r3, #15
 8000a68:	e184      	b.n	8000d74 <canardHandleRxFrame+0x730>
 8000a6a:	bf00      	nop
 8000a6c:	001e8481 	.word	0x001e8481
 8000a70:	000f4241 	.word	0x000f4241
        }

        // take off the crc and store the payload
        rx_state->timestamp_usec = timestamp_usec;
 8000a74:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000a76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000a7a:	e9c1 2302 	strd	r2, r3, [r1, #8]
        rx_state->payload_len = 0;
 8000a7e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000a80:	8ad3      	ldrh	r3, [r2, #22]
 8000a82:	f36f 0309 	bfc	r3, #0, #10
 8000a86:	82d3      	strh	r3, [r2, #22]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data + 2,
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	f103 000c 	add.w	r0, r3, #12
 8000a8e:	68bb      	ldr	r3, [r7, #8]
 8000a90:	3304      	adds	r3, #4
 8000a92:	1c9a      	adds	r2, r3, #2
                                                 (uint8_t) (frame->data_len - 3));
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	7b1b      	ldrb	r3, [r3, #12]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data + 2,
 8000a98:	3b03      	subs	r3, #3
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000a9e:	f000 fe0f 	bl	80016c0 <bufferBlockPushBytes>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
        if (ret < 0)
 8000aa8:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	da09      	bge.n	8000ac4 <canardHandleRxFrame+0x480>
        {
            releaseStatePayload(ins, rx_state);
 8000ab0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000ab2:	68f8      	ldr	r0, [r7, #12]
 8000ab4:	f000 fdcf 	bl	8001656 <releaseStatePayload>
            prepareForNextTransfer(rx_state);
 8000ab8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000aba:	f000 fccd 	bl	8001458 <prepareForNextTransfer>
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8000abe:	f06f 0302 	mvn.w	r3, #2
 8000ac2:	e157      	b.n	8000d74 <canardHandleRxFrame+0x730>
        }
        rx_state->payload_crc = (uint16_t)(((uint16_t) frame->data[0]) | (uint16_t)((uint16_t) frame->data[1] << 8U));
 8000ac4:	68bb      	ldr	r3, [r7, #8]
 8000ac6:	791b      	ldrb	r3, [r3, #4]
 8000ac8:	461a      	mov	r2, r3
 8000aca:	68bb      	ldr	r3, [r7, #8]
 8000acc:	795b      	ldrb	r3, [r3, #5]
 8000ace:	021b      	lsls	r3, r3, #8
 8000ad0:	b29b      	uxth	r3, r3
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	b29a      	uxth	r2, r3
 8000ad6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000ad8:	831a      	strh	r2, [r3, #24]
        rx_state->calculated_crc = crcAddSignature(0xFFFFU, data_type_signature);
 8000ada:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8000ade:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000ae2:	f000 ffe5 	bl	8001ab0 <crcAddSignature>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	461a      	mov	r2, r3
 8000aea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000aec:	829a      	strh	r2, [r3, #20]
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8000aee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000af0:	8a98      	ldrh	r0, [r3, #20]
                                          frame->data + 2, (uint8_t)(frame->data_len - 3));
 8000af2:	68bb      	ldr	r3, [r7, #8]
 8000af4:	3304      	adds	r3, #4
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8000af6:	1c99      	adds	r1, r3, #2
                                          frame->data + 2, (uint8_t)(frame->data_len - 3));
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	7b1b      	ldrb	r3, [r3, #12]
 8000afc:	3b03      	subs	r3, #3
 8000afe:	b2db      	uxtb	r3, r3
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8000b00:	461a      	mov	r2, r3
 8000b02:	f001 f804 	bl	8001b0e <crcAdd>
 8000b06:	4603      	mov	r3, r0
 8000b08:	461a      	mov	r2, r3
 8000b0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000b0c:	829a      	strh	r2, [r3, #20]
    {
 8000b0e:	e124      	b.n	8000d5a <canardHandleRxFrame+0x716>
    }
    else if (!IS_START_OF_TRANSFER(tail_byte) && !IS_END_OF_TRANSFER(tail_byte))    // Middle of a multi-frame transfer
 8000b10:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000b14:	09db      	lsrs	r3, r3, #7
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	f003 0301 	and.w	r3, r3, #1
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d133      	bne.n	8000b88 <canardHandleRxFrame+0x544>
 8000b20:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000b24:	099b      	lsrs	r3, r3, #6
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	f003 0301 	and.w	r3, r3, #1
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d12b      	bne.n	8000b88 <canardHandleRxFrame+0x544>
    {
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data,
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	f103 000c 	add.w	r0, r3, #12
 8000b36:	68bb      	ldr	r3, [r7, #8]
 8000b38:	1d1a      	adds	r2, r3, #4
                                                 (uint8_t) (frame->data_len - 1));
 8000b3a:	68bb      	ldr	r3, [r7, #8]
 8000b3c:	7b1b      	ldrb	r3, [r3, #12]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data,
 8000b3e:	3b01      	subs	r3, #1
 8000b40:	b2db      	uxtb	r3, r3
 8000b42:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000b44:	f000 fdbc 	bl	80016c0 <bufferBlockPushBytes>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        if (ret < 0)
 8000b4c:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	da09      	bge.n	8000b68 <canardHandleRxFrame+0x524>
        {
            releaseStatePayload(ins, rx_state);
 8000b54:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000b56:	68f8      	ldr	r0, [r7, #12]
 8000b58:	f000 fd7d 	bl	8001656 <releaseStatePayload>
            prepareForNextTransfer(rx_state);
 8000b5c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000b5e:	f000 fc7b 	bl	8001458 <prepareForNextTransfer>
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8000b62:	f06f 0302 	mvn.w	r3, #2
 8000b66:	e105      	b.n	8000d74 <canardHandleRxFrame+0x730>
        }
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8000b68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000b6a:	8a98      	ldrh	r0, [r3, #20]
                                          frame->data, (uint8_t)(frame->data_len - 1));
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	1d19      	adds	r1, r3, #4
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	7b1b      	ldrb	r3, [r3, #12]
 8000b74:	3b01      	subs	r3, #1
 8000b76:	b2db      	uxtb	r3, r3
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8000b78:	461a      	mov	r2, r3
 8000b7a:	f000 ffc8 	bl	8001b0e <crcAdd>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	461a      	mov	r2, r3
 8000b82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000b84:	829a      	strh	r2, [r3, #20]
    {
 8000b86:	e0e8      	b.n	8000d5a <canardHandleRxFrame+0x716>
    }
    else                                                                            // End of a multi-frame transfer
    {
        const uint8_t frame_payload_size = (uint8_t)(frame->data_len - 1);
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	7b1b      	ldrb	r3, [r3, #12]
 8000b8c:	3b01      	subs	r3, #1
 8000b8e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

        uint8_t tail_offset = 0;
 8000b92:	2300      	movs	r3, #0
 8000b94:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

        if (rx_state->payload_len < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE)
 8000b98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000b9a:	8adb      	ldrh	r3, [r3, #22]
 8000b9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000ba0:	b29b      	uxth	r3, r3
 8000ba2:	2b04      	cmp	r3, #4
 8000ba4:	d823      	bhi.n	8000bee <canardHandleRxFrame+0x5aa>
        {
            // Copy the beginning of the frame into the head, point the tail pointer to the remainder
            for (size_t i = rx_state->payload_len;
 8000ba6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000ba8:	8adb      	ldrh	r3, [r3, #22]
 8000baa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000bae:	b29b      	uxth	r3, r3
 8000bb0:	667b      	str	r3, [r7, #100]	@ 0x64
 8000bb2:	e012      	b.n	8000bda <canardHandleRxFrame+0x596>
                 (i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) && (tail_offset < frame_payload_size);
                 i++, tail_offset++)
            {
                rx_state->buffer_head[i] = frame->data[tail_offset];
 8000bb4:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8000bb8:	68ba      	ldr	r2, [r7, #8]
 8000bba:	4413      	add	r3, r2
 8000bbc:	7919      	ldrb	r1, [r3, #4]
 8000bbe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000bc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000bc2:	4413      	add	r3, r2
 8000bc4:	331b      	adds	r3, #27
 8000bc6:	460a      	mov	r2, r1
 8000bc8:	701a      	strb	r2, [r3, #0]
                 i++, tail_offset++)
 8000bca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000bcc:	3301      	adds	r3, #1
 8000bce:	667b      	str	r3, [r7, #100]	@ 0x64
 8000bd0:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                 (i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) && (tail_offset < frame_payload_size);
 8000bda:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000bdc:	2b04      	cmp	r3, #4
 8000bde:	d848      	bhi.n	8000c72 <canardHandleRxFrame+0x62e>
 8000be0:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000be4:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8000be8:	429a      	cmp	r2, r3
 8000bea:	d3e3      	bcc.n	8000bb4 <canardHandleRxFrame+0x570>
 8000bec:	e041      	b.n	8000c72 <canardHandleRxFrame+0x62e>
            }
        }
        else
        {
            // Like above, except that the beginning goes into the last block of the storage
            CanardBufferBlock* block = canardBufferFromIdx(&ins->allocator, rx_state->buffer_blocks);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	f103 020c 	add.w	r2, r3, #12
 8000bf4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4610      	mov	r0, r2
 8000bfc:	f7ff fc4c 	bl	8000498 <canardBufferFromIdx>
 8000c00:	6638      	str	r0, [r7, #96]	@ 0x60
            if (block != NULL)
 8000c02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d034      	beq.n	8000c72 <canardHandleRxFrame+0x62e>
            {
                size_t offset = CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE;    // Payload offset of the first block
 8000c08:	2305      	movs	r3, #5
 8000c0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
                while (block->next != NULL)
 8000c0c:	e005      	b.n	8000c1a <canardHandleRxFrame+0x5d6>
                {
                    block = block->next;
 8000c0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	663b      	str	r3, [r7, #96]	@ 0x60
                    offset += CANARD_BUFFER_BLOCK_DATA_SIZE;
 8000c14:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000c16:	331c      	adds	r3, #28
 8000c18:	65fb      	str	r3, [r7, #92]	@ 0x5c
                while (block->next != NULL)
 8000c1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d1f5      	bne.n	8000c0e <canardHandleRxFrame+0x5ca>
                }
                CANARD_ASSERT(block != NULL);

                const size_t offset_within_block = rx_state->payload_len - offset;
 8000c22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000c24:	8adb      	ldrh	r3, [r3, #22]
 8000c26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000c2a:	b29b      	uxth	r3, r3
 8000c2c:	461a      	mov	r2, r3
 8000c2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000c30:	1ad3      	subs	r3, r2, r3
 8000c32:	63bb      	str	r3, [r7, #56]	@ 0x38
                CANARD_ASSERT(offset_within_block <= CANARD_BUFFER_BLOCK_DATA_SIZE);

                for (size_t i = offset_within_block;
 8000c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c36:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000c38:	e012      	b.n	8000c60 <canardHandleRxFrame+0x61c>
                     (i < CANARD_BUFFER_BLOCK_DATA_SIZE) && (tail_offset < frame_payload_size);
                     i++, tail_offset++)
                {
                    block->data[i] = frame->data[tail_offset];
 8000c3a:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8000c3e:	68ba      	ldr	r2, [r7, #8]
 8000c40:	4413      	add	r3, r2
 8000c42:	7919      	ldrb	r1, [r3, #4]
 8000c44:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000c46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000c48:	4413      	add	r3, r2
 8000c4a:	3304      	adds	r3, #4
 8000c4c:	460a      	mov	r2, r1
 8000c4e:	701a      	strb	r2, [r3, #0]
                     i++, tail_offset++)
 8000c50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000c52:	3301      	adds	r3, #1
 8000c54:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000c56:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                     (i < CANARD_BUFFER_BLOCK_DATA_SIZE) && (tail_offset < frame_payload_size);
 8000c60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000c62:	2b1b      	cmp	r3, #27
 8000c64:	d805      	bhi.n	8000c72 <canardHandleRxFrame+0x62e>
 8000c66:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000c6a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d3e3      	bcc.n	8000c3a <canardHandleRxFrame+0x5f6>
                }
            }
        }

        CanardRxTransfer rx_transfer = {
 8000c72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000c76:	e9c7 2304 	strd	r2, r3, [r7, #16]
            .timestamp_usec = timestamp_usec,
            .payload_head = rx_state->buffer_head,
 8000c7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000c7c:	331b      	adds	r3, #27
        CanardRxTransfer rx_transfer = {
 8000c7e:	61bb      	str	r3, [r7, #24]
            .payload_middle = canardBufferFromIdx(&ins->allocator, rx_state->buffer_blocks),
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	f103 020c 	add.w	r2, r3, #12
 8000c86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4610      	mov	r0, r2
 8000c8e:	f7ff fc03 	bl	8000498 <canardBufferFromIdx>
 8000c92:	4603      	mov	r3, r0
        CanardRxTransfer rx_transfer = {
 8000c94:	61fb      	str	r3, [r7, #28]
            .payload_tail = (tail_offset >= frame_payload_size) ? NULL : (&frame->data[tail_offset]),
 8000c96:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000c9a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8000c9e:	429a      	cmp	r2, r3
 8000ca0:	d205      	bcs.n	8000cae <canardHandleRxFrame+0x66a>
 8000ca2:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8000ca6:	68ba      	ldr	r2, [r7, #8]
 8000ca8:	4413      	add	r3, r2
 8000caa:	3304      	adds	r3, #4
 8000cac:	e000      	b.n	8000cb0 <canardHandleRxFrame+0x66c>
 8000cae:	2300      	movs	r3, #0
        CanardRxTransfer rx_transfer = {
 8000cb0:	623b      	str	r3, [r7, #32]
            .payload_len = (uint16_t)(rx_state->payload_len + frame_payload_size),
 8000cb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000cb4:	8adb      	ldrh	r3, [r3, #22]
 8000cb6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000cba:	b29b      	uxth	r3, r3
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8000cc2:	b29b      	uxth	r3, r3
 8000cc4:	4413      	add	r3, r2
 8000cc6:	b29b      	uxth	r3, r3
        CanardRxTransfer rx_transfer = {
 8000cc8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000cca:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8000cce:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000cd0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000cd4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            .data_type_id = data_type_id,
            .transfer_type = (uint8_t)transfer_type,
            .transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte),
 8000cd8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000cdc:	f003 031f 	and.w	r3, r3, #31
 8000ce0:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 8000ce2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8000ce6:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8000cea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8000cee:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8000cf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
#elif CANARD_ENABLE_TAO_OPTION
            .tao = !ins->tao_disabled
#endif
        };

        rx_state->buffer_blocks = CANARD_BUFFER_IDX_NONE;     // Block list ownership has been transferred to rx_transfer!
 8000cf6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	605a      	str	r2, [r3, #4]

        // CRC validation
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc, frame->data, frame->data_len - 1U);
 8000cfc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000cfe:	8a98      	ldrh	r0, [r3, #20]
 8000d00:	68bb      	ldr	r3, [r7, #8]
 8000d02:	1d19      	adds	r1, r3, #4
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	7b1b      	ldrb	r3, [r3, #12]
 8000d08:	3b01      	subs	r3, #1
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	f000 feff 	bl	8001b0e <crcAdd>
 8000d10:	4603      	mov	r3, r0
 8000d12:	461a      	mov	r2, r3
 8000d14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d16:	829a      	strh	r2, [r3, #20]
        if (rx_state->calculated_crc == rx_state->payload_crc)
 8000d18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d1a:	8a9a      	ldrh	r2, [r3, #20]
 8000d1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d1e:	8b1b      	ldrh	r3, [r3, #24]
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d106      	bne.n	8000d32 <canardHandleRxFrame+0x6ee>
        {
            ins->on_reception(ins, &rx_transfer);
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	689b      	ldr	r3, [r3, #8]
 8000d28:	f107 0210 	add.w	r2, r7, #16
 8000d2c:	4611      	mov	r1, r2
 8000d2e:	68f8      	ldr	r0, [r7, #12]
 8000d30:	4798      	blx	r3
        }

        // Making sure the payload is released even if the application didn't bother with it
        canardReleaseRxTransferPayload(ins, &rx_transfer);
 8000d32:	f107 0310 	add.w	r3, r7, #16
 8000d36:	4619      	mov	r1, r3
 8000d38:	68f8      	ldr	r0, [r7, #12]
 8000d3a:	f000 f90a 	bl	8000f52 <canardReleaseRxTransferPayload>
        prepareForNextTransfer(rx_state);
 8000d3e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000d40:	f000 fb8a 	bl	8001458 <prepareForNextTransfer>

        if (rx_state->calculated_crc == rx_state->payload_crc)
 8000d44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d46:	8a9a      	ldrh	r2, [r3, #20]
 8000d48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d4a:	8b1b      	ldrh	r3, [r3, #24]
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	d101      	bne.n	8000d54 <canardHandleRxFrame+0x710>
        {
            return CANARD_OK;
 8000d50:	2300      	movs	r3, #0
 8000d52:	e00f      	b.n	8000d74 <canardHandleRxFrame+0x730>
        }
        else
        {
            return -CANARD_ERROR_RX_BAD_CRC;
 8000d54:	f06f 0310 	mvn.w	r3, #16
 8000d58:	e00c      	b.n	8000d74 <canardHandleRxFrame+0x730>
        }
    }

    rx_state->next_toggle = rx_state->next_toggle ? 0 : 1;
 8000d5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d5c:	7ddb      	ldrb	r3, [r3, #23]
 8000d5e:	b25b      	sxtb	r3, r3
 8000d60:	43db      	mvns	r3, r3
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	09db      	lsrs	r3, r3, #7
 8000d66:	b2d9      	uxtb	r1, r3
 8000d68:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000d6a:	7dd3      	ldrb	r3, [r2, #23]
 8000d6c:	f361 13c7 	bfi	r3, r1, #7, #1
 8000d70:	75d3      	strb	r3, [r2, #23]
    return CANARD_OK;
 8000d72:	2300      	movs	r3, #0
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	3774      	adds	r7, #116	@ 0x74
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000d7e:	bf00      	nop

08000d80 <canardCleanupStaleTransfers>:

void canardCleanupStaleTransfers(CanardInstance* ins, uint64_t current_time_usec)
{
 8000d80:	b5b0      	push	{r4, r5, r7, lr}
 8000d82:	b086      	sub	sp, #24
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	60f8      	str	r0, [r7, #12]
 8000d88:	e9c7 2300 	strd	r2, r3, [r7]
    CanardRxState* prev = ins->rx_states, * state = ins->rx_states;
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	6a1b      	ldr	r3, [r3, #32]
 8000d90:	617b      	str	r3, [r7, #20]
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	6a1b      	ldr	r3, [r3, #32]
 8000d96:	613b      	str	r3, [r7, #16]

    while (state != NULL)
 8000d98:	e053      	b.n	8000e42 <canardCleanupStaleTransfers+0xc2>
    {
        if ((current_time_usec - state->timestamp_usec) > TRANSFER_TIMEOUT_USEC)
 8000d9a:	693b      	ldr	r3, [r7, #16]
 8000d9c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000da0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000da4:	1a84      	subs	r4, r0, r2
 8000da6:	eb61 0503 	sbc.w	r5, r1, r3
 8000daa:	4b2a      	ldr	r3, [pc, #168]	@ (8000e54 <canardCleanupStaleTransfers+0xd4>)
 8000dac:	429c      	cmp	r4, r3
 8000dae:	f175 0300 	sbcs.w	r3, r5, #0
 8000db2:	d33a      	bcc.n	8000e2a <canardCleanupStaleTransfers+0xaa>
        {
            if (state == ins->rx_states)
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	6a1b      	ldr	r3, [r3, #32]
 8000db8:	693a      	ldr	r2, [r7, #16]
 8000dba:	429a      	cmp	r2, r3
 8000dbc:	d11c      	bne.n	8000df8 <canardCleanupStaleTransfers+0x78>
            {
                releaseStatePayload(ins, state);
 8000dbe:	6939      	ldr	r1, [r7, #16]
 8000dc0:	68f8      	ldr	r0, [r7, #12]
 8000dc2:	f000 fc48 	bl	8001656 <releaseStatePayload>
                ins->rx_states = canardRxFromIdx(&ins->allocator, ins->rx_states->next);
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	f103 020c 	add.w	r2, r3, #12
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	6a1b      	ldr	r3, [r3, #32]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	f7ff fb77 	bl	80004c8 <canardRxFromIdx>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	621a      	str	r2, [r3, #32]
                freeBlock(&ins->allocator, state);
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	330c      	adds	r3, #12
 8000de4:	6939      	ldr	r1, [r7, #16]
 8000de6:	4618      	mov	r0, r3
 8000de8:	f000 ff0e 	bl	8001c08 <freeBlock>
                state = ins->rx_states;
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	6a1b      	ldr	r3, [r3, #32]
 8000df0:	613b      	str	r3, [r7, #16]
                prev = state;
 8000df2:	693b      	ldr	r3, [r7, #16]
 8000df4:	617b      	str	r3, [r7, #20]
 8000df6:	e024      	b.n	8000e42 <canardCleanupStaleTransfers+0xc2>
            }
            else
            {
                releaseStatePayload(ins, state);
 8000df8:	6939      	ldr	r1, [r7, #16]
 8000dfa:	68f8      	ldr	r0, [r7, #12]
 8000dfc:	f000 fc2b 	bl	8001656 <releaseStatePayload>
                prev->next = state->next;
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	601a      	str	r2, [r3, #0]
                freeBlock(&ins->allocator, state);
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	330c      	adds	r3, #12
 8000e0c:	6939      	ldr	r1, [r7, #16]
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f000 fefa 	bl	8001c08 <freeBlock>
                state = canardRxFromIdx(&ins->allocator, prev->next);
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	f103 020c 	add.w	r2, r3, #12
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4610      	mov	r0, r2
 8000e22:	f7ff fb51 	bl	80004c8 <canardRxFromIdx>
 8000e26:	6138      	str	r0, [r7, #16]
 8000e28:	e00b      	b.n	8000e42 <canardCleanupStaleTransfers+0xc2>
            }
        }
        else
        {
            prev = state;
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	617b      	str	r3, [r7, #20]
            state = canardRxFromIdx(&ins->allocator, state->next);
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	f103 020c 	add.w	r2, r3, #12
 8000e34:	693b      	ldr	r3, [r7, #16]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4619      	mov	r1, r3
 8000e3a:	4610      	mov	r0, r2
 8000e3c:	f7ff fb44 	bl	80004c8 <canardRxFromIdx>
 8000e40:	6138      	str	r0, [r7, #16]
    while (state != NULL)
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d1a8      	bne.n	8000d9a <canardCleanupStaleTransfers+0x1a>
            prev_item = item;
            item = item->next;
        }
    }
#endif
}
 8000e48:	bf00      	nop
 8000e4a:	bf00      	nop
 8000e4c:	3718      	adds	r7, #24
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bdb0      	pop	{r4, r5, r7, pc}
 8000e52:	bf00      	nop
 8000e54:	001e8481 	.word	0x001e8481

08000e58 <canardEncodeScalar>:

void canardEncodeScalar(void* destination,
                        uint32_t bit_offset,
                        uint8_t bit_length,
                        const void* value)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b08a      	sub	sp, #40	@ 0x28
 8000e5c:	af02      	add	r7, sp, #8
 8000e5e:	60f8      	str	r0, [r7, #12]
 8000e60:	60b9      	str	r1, [r7, #8]
 8000e62:	603b      	str	r3, [r7, #0]
 8000e64:	4613      	mov	r3, r2
 8000e66:	71fb      	strb	r3, [r7, #7]
     * Maybe not the best solution, but it simplifies the API.
     */
    CANARD_ASSERT(destination != NULL);
    CANARD_ASSERT(value != NULL);

    if (bit_length > 64)
 8000e68:	79fb      	ldrb	r3, [r7, #7]
 8000e6a:	2b40      	cmp	r3, #64	@ 0x40
 8000e6c:	d901      	bls.n	8000e72 <canardEncodeScalar+0x1a>
    {
        CANARD_ASSERT(false);
        bit_length = 64;
 8000e6e:	2340      	movs	r3, #64	@ 0x40
 8000e70:	71fb      	strb	r3, [r7, #7]
    }

    if (bit_length < 1)
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d101      	bne.n	8000e7c <canardEncodeScalar+0x24>
    {
        CANARD_ASSERT(false);
        bit_length = 1;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	71fb      	strb	r3, [r7, #7]
        uint32_t u32;
        uint64_t u64;
        uint8_t bytes[8];
    } storage;

    memset(&storage, 0, sizeof(storage));
 8000e7c:	f107 0310 	add.w	r3, r7, #16
 8000e80:	2208      	movs	r2, #8
 8000e82:	2100      	movs	r1, #0
 8000e84:	4618      	mov	r0, r3
 8000e86:	f003 fd85 	bl	8004994 <memset>

    uint8_t std_byte_length = 0;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	77fb      	strb	r3, [r7, #31]

    // Extra most significant bits can be safely ignored here.
    if      (bit_length == 1)   { std_byte_length = sizeof(bool);   storage.boolean = (*((bool*) value) != 0); }
 8000e8e:	79fb      	ldrb	r3, [r7, #7]
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	d105      	bne.n	8000ea0 <canardEncodeScalar+0x48>
 8000e94:	2301      	movs	r3, #1
 8000e96:	77fb      	strb	r3, [r7, #31]
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	743b      	strb	r3, [r7, #16]
 8000e9e:	e024      	b.n	8000eea <canardEncodeScalar+0x92>
    else if (bit_length <= 8)   { std_byte_length = 1;              storage.u8  = *((uint8_t*) value);  }
 8000ea0:	79fb      	ldrb	r3, [r7, #7]
 8000ea2:	2b08      	cmp	r3, #8
 8000ea4:	d805      	bhi.n	8000eb2 <canardEncodeScalar+0x5a>
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	77fb      	strb	r3, [r7, #31]
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	743b      	strb	r3, [r7, #16]
 8000eb0:	e01b      	b.n	8000eea <canardEncodeScalar+0x92>
    else if (bit_length <= 16)  { std_byte_length = 2;              storage.u16 = *((uint16_t*) value); }
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	2b10      	cmp	r3, #16
 8000eb6:	d805      	bhi.n	8000ec4 <canardEncodeScalar+0x6c>
 8000eb8:	2302      	movs	r3, #2
 8000eba:	77fb      	strb	r3, [r7, #31]
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	881b      	ldrh	r3, [r3, #0]
 8000ec0:	823b      	strh	r3, [r7, #16]
 8000ec2:	e012      	b.n	8000eea <canardEncodeScalar+0x92>
    else if (bit_length <= 32)  { std_byte_length = 4;              storage.u32 = *((uint32_t*) value); }
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	2b20      	cmp	r3, #32
 8000ec8:	d805      	bhi.n	8000ed6 <canardEncodeScalar+0x7e>
 8000eca:	2304      	movs	r3, #4
 8000ecc:	77fb      	strb	r3, [r7, #31]
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	613b      	str	r3, [r7, #16]
 8000ed4:	e009      	b.n	8000eea <canardEncodeScalar+0x92>
    else if (bit_length <= 64)  { std_byte_length = 8;              storage.u64 = *((uint64_t*) value); }
 8000ed6:	79fb      	ldrb	r3, [r7, #7]
 8000ed8:	2b40      	cmp	r3, #64	@ 0x40
 8000eda:	d806      	bhi.n	8000eea <canardEncodeScalar+0x92>
 8000edc:	2308      	movs	r3, #8
 8000ede:	77fb      	strb	r3, [r7, #31]
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ee6:	e9c7 2304 	strd	r2, r3, [r7, #16]
            storage.bytes[i] = (temp >> (8*i)) & 0xFFU;
        }
    }
#endif

    if (isBigEndian())
 8000eea:	f000 fd71 	bl	80019d0 <isBigEndian>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d006      	beq.n	8000f02 <canardEncodeScalar+0xaa>
    {
        swapByteOrder(&storage.bytes[0], std_byte_length);
 8000ef4:	7ffa      	ldrb	r2, [r7, #31]
 8000ef6:	f107 0310 	add.w	r3, r7, #16
 8000efa:	4611      	mov	r1, r2
 8000efc:	4618      	mov	r0, r3
 8000efe:	f000 fd78 	bl	80019f2 <swapByteOrder>
     * Extra least significant bits will be filled with zeroes, which is fine.
     * Extra most significant bits will be discarded here.
     * Coverity Scan mistakenly believes that the array may be overrun if bit_length == 64; however, this branch will
     * not be taken if bit_length == 64, because 64 % 8 == 0.
     */
    if ((bit_length % 8) != 0)
 8000f02:	79fb      	ldrb	r3, [r7, #7]
 8000f04:	f003 0307 	and.w	r3, r3, #7
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d014      	beq.n	8000f38 <canardEncodeScalar+0xe0>
    {
        // coverity[overrun-local]
        storage.bytes[bit_length / 8U] = (uint8_t)(storage.bytes[bit_length / 8U] << ((8U - (bit_length % 8U)) & 7U));
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	08db      	lsrs	r3, r3, #3
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	3320      	adds	r3, #32
 8000f16:	443b      	add	r3, r7
 8000f18:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	425b      	negs	r3, r3
 8000f22:	f003 0307 	and.w	r3, r3, #7
 8000f26:	409a      	lsls	r2, r3
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	08db      	lsrs	r3, r3, #3
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	b2d2      	uxtb	r2, r2
 8000f30:	3320      	adds	r3, #32
 8000f32:	443b      	add	r3, r7
 8000f34:	f803 2c10 	strb.w	r2, [r3, #-16]
    }

    /*
     * Now, the storage contains properly serialized scalar. Copying it out.
     */
    copyBitArray(&storage.bytes[0], 0, bit_length, (uint8_t*) destination, bit_offset);
 8000f38:	79fa      	ldrb	r2, [r7, #7]
 8000f3a:	f107 0010 	add.w	r0, r7, #16
 8000f3e:	68bb      	ldr	r3, [r7, #8]
 8000f40:	9300      	str	r3, [sp, #0]
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	2100      	movs	r1, #0
 8000f46:	f000 fccc 	bl	80018e2 <copyBitArray>
}
 8000f4a:	bf00      	nop
 8000f4c:	3720      	adds	r7, #32
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <canardReleaseRxTransferPayload>:

void canardReleaseRxTransferPayload(CanardInstance* ins, CanardRxTransfer* transfer)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b084      	sub	sp, #16
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	6078      	str	r0, [r7, #4]
 8000f5a:	6039      	str	r1, [r7, #0]
    while (transfer->payload_middle != NULL)
 8000f5c:	e00f      	b.n	8000f7e <canardReleaseRxTransferPayload+0x2c>
    {
        CanardBufferBlock* const temp = transfer->payload_middle->next;
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	68db      	ldr	r3, [r3, #12]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	60fb      	str	r3, [r7, #12]
        freeBlock(&ins->allocator, transfer->payload_middle);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	f103 020c 	add.w	r2, r3, #12
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	68db      	ldr	r3, [r3, #12]
 8000f70:	4619      	mov	r1, r3
 8000f72:	4610      	mov	r0, r2
 8000f74:	f000 fe48 	bl	8001c08 <freeBlock>
        transfer->payload_middle = temp;
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	68fa      	ldr	r2, [r7, #12]
 8000f7c:	60da      	str	r2, [r3, #12]
    while (transfer->payload_middle != NULL)
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	68db      	ldr	r3, [r3, #12]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d1eb      	bne.n	8000f5e <canardReleaseRxTransferPayload+0xc>
    }

    transfer->payload_middle = NULL;
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	60da      	str	r2, [r3, #12]
    transfer->payload_head = NULL;
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	2200      	movs	r2, #0
 8000f90:	609a      	str	r2, [r3, #8]
    transfer->payload_tail = NULL;
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	2200      	movs	r2, #0
 8000f96:	611a      	str	r2, [r3, #16]
    transfer->payload_len = 0;
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	829a      	strh	r2, [r3, #20]
}
 8000f9e:	bf00      	nop
 8000fa0:	3710      	adds	r7, #16
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <computeTransferIDForwardDistance>:

/*
 * Internal (static functions)
 */
CANARD_INTERNAL int16_t computeTransferIDForwardDistance(uint8_t a, uint8_t b)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	b085      	sub	sp, #20
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	4603      	mov	r3, r0
 8000fae:	460a      	mov	r2, r1
 8000fb0:	71fb      	strb	r3, [r7, #7]
 8000fb2:	4613      	mov	r3, r2
 8000fb4:	71bb      	strb	r3, [r7, #6]
    int16_t d = (int16_t)(a - b);
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	b29a      	uxth	r2, r3
 8000fba:	79bb      	ldrb	r3, [r7, #6]
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	1ad3      	subs	r3, r2, r3
 8000fc0:	b29b      	uxth	r3, r3
 8000fc2:	81fb      	strh	r3, [r7, #14]
    if (d < 0)
 8000fc4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	da03      	bge.n	8000fd4 <computeTransferIDForwardDistance+0x2e>
    {
        d = (int16_t)(d + (int16_t)(1U << TRANSFER_ID_BIT_LEN));
 8000fcc:	89fb      	ldrh	r3, [r7, #14]
 8000fce:	3320      	adds	r3, #32
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	81fb      	strh	r3, [r7, #14]
    }
    return d;
 8000fd4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3714      	adds	r7, #20
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr

08000fe4 <incrementTransferID>:

CANARD_INTERNAL void incrementTransferID(uint8_t* transfer_id)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(transfer_id != NULL);

    (*transfer_id)++;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	b2da      	uxtb	r2, r3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	701a      	strb	r2, [r3, #0]
    if (*transfer_id >= 32)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	2b1f      	cmp	r3, #31
 8000ffe:	d902      	bls.n	8001006 <incrementTransferID+0x22>
    {
        *transfer_id = 0;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2200      	movs	r2, #0
 8001004:	701a      	strb	r2, [r3, #0]
    }
}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <dlcToDataLength>:

CANARD_INTERNAL uint16_t dlcToDataLength(uint16_t dlc) {
 8001012:	b480      	push	{r7}
 8001014:	b083      	sub	sp, #12
 8001016:	af00      	add	r7, sp, #0
 8001018:	4603      	mov	r3, r0
 800101a:	80fb      	strh	r3, [r7, #6]
    /*
    Data Length Code      9  10  11  12  13  14  15
    Number of data bytes 12  16  20  24  32  48  64
    */
    if (dlc <= 8) {
 800101c:	88fb      	ldrh	r3, [r7, #6]
 800101e:	2b08      	cmp	r3, #8
 8001020:	d801      	bhi.n	8001026 <dlcToDataLength+0x14>
        return dlc;
 8001022:	88fb      	ldrh	r3, [r7, #6]
 8001024:	e01e      	b.n	8001064 <dlcToDataLength+0x52>
    } else if (dlc == 9) {
 8001026:	88fb      	ldrh	r3, [r7, #6]
 8001028:	2b09      	cmp	r3, #9
 800102a:	d101      	bne.n	8001030 <dlcToDataLength+0x1e>
        return 12;
 800102c:	230c      	movs	r3, #12
 800102e:	e019      	b.n	8001064 <dlcToDataLength+0x52>
    } else if (dlc == 10) {
 8001030:	88fb      	ldrh	r3, [r7, #6]
 8001032:	2b0a      	cmp	r3, #10
 8001034:	d101      	bne.n	800103a <dlcToDataLength+0x28>
        return 16;
 8001036:	2310      	movs	r3, #16
 8001038:	e014      	b.n	8001064 <dlcToDataLength+0x52>
    } else if (dlc == 11) {
 800103a:	88fb      	ldrh	r3, [r7, #6]
 800103c:	2b0b      	cmp	r3, #11
 800103e:	d101      	bne.n	8001044 <dlcToDataLength+0x32>
        return 20;
 8001040:	2314      	movs	r3, #20
 8001042:	e00f      	b.n	8001064 <dlcToDataLength+0x52>
    } else if (dlc == 12) {
 8001044:	88fb      	ldrh	r3, [r7, #6]
 8001046:	2b0c      	cmp	r3, #12
 8001048:	d101      	bne.n	800104e <dlcToDataLength+0x3c>
        return 24;
 800104a:	2318      	movs	r3, #24
 800104c:	e00a      	b.n	8001064 <dlcToDataLength+0x52>
    } else if (dlc == 13) {
 800104e:	88fb      	ldrh	r3, [r7, #6]
 8001050:	2b0d      	cmp	r3, #13
 8001052:	d101      	bne.n	8001058 <dlcToDataLength+0x46>
        return 32;
 8001054:	2320      	movs	r3, #32
 8001056:	e005      	b.n	8001064 <dlcToDataLength+0x52>
    } else if (dlc == 14) {
 8001058:	88fb      	ldrh	r3, [r7, #6]
 800105a:	2b0e      	cmp	r3, #14
 800105c:	d101      	bne.n	8001062 <dlcToDataLength+0x50>
        return 48;
 800105e:	2330      	movs	r3, #48	@ 0x30
 8001060:	e000      	b.n	8001064 <dlcToDataLength+0x52>
    }
    return 64;
 8001062:	2340      	movs	r3, #64	@ 0x40
}
 8001064:	4618      	mov	r0, r3
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr

08001070 <dataLengthToDlc>:

CANARD_INTERNAL uint16_t dataLengthToDlc(uint16_t data_length) {
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	80fb      	strh	r3, [r7, #6]
    if (data_length <= 8) {
 800107a:	88fb      	ldrh	r3, [r7, #6]
 800107c:	2b08      	cmp	r3, #8
 800107e:	d801      	bhi.n	8001084 <dataLengthToDlc+0x14>
        return data_length;
 8001080:	88fb      	ldrh	r3, [r7, #6]
 8001082:	e01e      	b.n	80010c2 <dataLengthToDlc+0x52>
    } else if (data_length <= 12) {
 8001084:	88fb      	ldrh	r3, [r7, #6]
 8001086:	2b0c      	cmp	r3, #12
 8001088:	d801      	bhi.n	800108e <dataLengthToDlc+0x1e>
        return 9;
 800108a:	2309      	movs	r3, #9
 800108c:	e019      	b.n	80010c2 <dataLengthToDlc+0x52>
    } else if (data_length <= 16) {
 800108e:	88fb      	ldrh	r3, [r7, #6]
 8001090:	2b10      	cmp	r3, #16
 8001092:	d801      	bhi.n	8001098 <dataLengthToDlc+0x28>
        return 10;
 8001094:	230a      	movs	r3, #10
 8001096:	e014      	b.n	80010c2 <dataLengthToDlc+0x52>
    } else if (data_length <= 20) {
 8001098:	88fb      	ldrh	r3, [r7, #6]
 800109a:	2b14      	cmp	r3, #20
 800109c:	d801      	bhi.n	80010a2 <dataLengthToDlc+0x32>
        return 11;
 800109e:	230b      	movs	r3, #11
 80010a0:	e00f      	b.n	80010c2 <dataLengthToDlc+0x52>
    } else if (data_length <= 24) {
 80010a2:	88fb      	ldrh	r3, [r7, #6]
 80010a4:	2b18      	cmp	r3, #24
 80010a6:	d801      	bhi.n	80010ac <dataLengthToDlc+0x3c>
        return 12;
 80010a8:	230c      	movs	r3, #12
 80010aa:	e00a      	b.n	80010c2 <dataLengthToDlc+0x52>
    } else if (data_length <= 32) {
 80010ac:	88fb      	ldrh	r3, [r7, #6]
 80010ae:	2b20      	cmp	r3, #32
 80010b0:	d801      	bhi.n	80010b6 <dataLengthToDlc+0x46>
        return 13;
 80010b2:	230d      	movs	r3, #13
 80010b4:	e005      	b.n	80010c2 <dataLengthToDlc+0x52>
    } else if (data_length <= 48) {
 80010b6:	88fb      	ldrh	r3, [r7, #6]
 80010b8:	2b30      	cmp	r3, #48	@ 0x30
 80010ba:	d801      	bhi.n	80010c0 <dataLengthToDlc+0x50>
        return 14;
 80010bc:	230e      	movs	r3, #14
 80010be:	e000      	b.n	80010c2 <dataLengthToDlc+0x52>
    }
    return 15;
 80010c0:	230f      	movs	r3, #15
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	370c      	adds	r7, #12
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr

080010ce <enqueueTxFrames>:
CANARD_INTERNAL int16_t enqueueTxFrames(CanardInstance* ins,
                                        uint32_t can_id,
                                        uint16_t crc,
                                        CanardTxTransfer* transfer
)
{
 80010ce:	b580      	push	{r7, lr}
 80010d0:	b08a      	sub	sp, #40	@ 0x28
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	60f8      	str	r0, [r7, #12]
 80010d6:	60b9      	str	r1, [r7, #8]
 80010d8:	603b      	str	r3, [r7, #0]
 80010da:	4613      	mov	r3, r2
 80010dc:	80fb      	strh	r3, [r7, #6]
    CANARD_ASSERT(ins != NULL);
    CANARD_ASSERT((can_id & CANARD_CAN_EXT_ID_MASK) == can_id);            // Flags must be cleared

    if (transfer->inout_transfer_id == NULL)
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	695b      	ldr	r3, [r3, #20]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d102      	bne.n	80010ec <enqueueTxFrames+0x1e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 80010e6:	f06f 0301 	mvn.w	r3, #1
 80010ea:	e0f9      	b.n	80012e0 <enqueueTxFrames+0x212>
    }

    if ((transfer->payload_len > 0) && (transfer->payload == NULL))
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	8c1b      	ldrh	r3, [r3, #32]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d006      	beq.n	8001102 <enqueueTxFrames+0x34>
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	69db      	ldr	r3, [r3, #28]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d102      	bne.n	8001102 <enqueueTxFrames+0x34>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 80010fc:	f06f 0301 	mvn.w	r3, #1
 8001100:	e0ee      	b.n	80012e0 <enqueueTxFrames+0x212>
    }

    int16_t result = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	84fb      	strh	r3, [r7, #38]	@ 0x26
#if CANARD_ENABLE_CANFD
    uint8_t frame_max_data_len = transfer->canfd ? CANARD_CANFD_FRAME_MAX_DATA_LEN:CANARD_CAN_FRAME_MAX_DATA_LEN;
#else
    uint8_t frame_max_data_len = CANARD_CAN_FRAME_MAX_DATA_LEN;
 8001106:	2308      	movs	r3, #8
 8001108:	77fb      	strb	r3, [r7, #31]
#endif
    if (transfer->payload_len < frame_max_data_len)                        // Single frame transfer
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	8c1a      	ldrh	r2, [r3, #32]
 800110e:	7ffb      	ldrb	r3, [r7, #31]
 8001110:	b29b      	uxth	r3, r3
 8001112:	429a      	cmp	r2, r3
 8001114:	d24b      	bcs.n	80011ae <enqueueTxFrames+0xe0>
    {
        CanardTxQueueItem* queue_item = createTxItem(&ins->allocator);
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	330c      	adds	r3, #12
 800111a:	4618      	mov	r0, r3
 800111c:	f000 f929 	bl	8001372 <createTxItem>
 8001120:	6178      	str	r0, [r7, #20]
        if (queue_item == NULL)
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d102      	bne.n	800112e <enqueueTxFrames+0x60>
        {
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8001128:	f06f 0302 	mvn.w	r3, #2
 800112c:	e0d8      	b.n	80012e0 <enqueueTxFrames+0x212>
        }

        memcpy(queue_item->frame.data, transfer->payload, transfer->payload_len);
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	f103 0008 	add.w	r0, r3, #8
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	69d9      	ldr	r1, [r3, #28]
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	8c1b      	ldrh	r3, [r3, #32]
 800113c:	461a      	mov	r2, r3
 800113e:	f003 fc55 	bl	80049ec <memcpy>

        transfer->payload_len = dlcToDataLength(dataLengthToDlc(transfer->payload_len+1))-1;
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	8c1b      	ldrh	r3, [r3, #32]
 8001146:	3301      	adds	r3, #1
 8001148:	b29b      	uxth	r3, r3
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff ff90 	bl	8001070 <dataLengthToDlc>
 8001150:	4603      	mov	r3, r0
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff ff5d 	bl	8001012 <dlcToDataLength>
 8001158:	4603      	mov	r3, r0
 800115a:	3b01      	subs	r3, #1
 800115c:	b29a      	uxth	r2, r3
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	841a      	strh	r2, [r3, #32]
        queue_item->frame.data_len = (uint8_t)(transfer->payload_len + 1);
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	8c1b      	ldrh	r3, [r3, #32]
 8001166:	b2db      	uxtb	r3, r3
 8001168:	3301      	adds	r3, #1
 800116a:	b2da      	uxtb	r2, r3
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	741a      	strb	r2, [r3, #16]
        queue_item->frame.data[transfer->payload_len] = (uint8_t)(0xC0U | (*transfer->inout_transfer_id & 31U));
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	695b      	ldr	r3, [r3, #20]
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	f003 031f 	and.w	r3, r3, #31
 800117a:	b2db      	uxtb	r3, r3
 800117c:	683a      	ldr	r2, [r7, #0]
 800117e:	8c12      	ldrh	r2, [r2, #32]
 8001180:	4611      	mov	r1, r2
 8001182:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8001186:	b2da      	uxtb	r2, r3
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	440b      	add	r3, r1
 800118c:	721a      	strb	r2, [r3, #8]
        queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	605a      	str	r2, [r3, #4]
        queue_item->frame.iface_mask = transfer->iface_mask;
#endif
#if CANARD_ENABLE_CANFD
        queue_item->frame.canfd = transfer->canfd;
#endif
        pushTxQueue(ins, queue_item);
 8001198:	6979      	ldr	r1, [r7, #20]
 800119a:	68f8      	ldr	r0, [r7, #12]
 800119c:	f000 f8a4 	bl	80012e8 <pushTxQueue>
        result++;
 80011a0:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	3301      	adds	r3, #1
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80011ac:	e096      	b.n	80012dc <enqueueTxFrames+0x20e>
    }
    else                                                                    // Multi frame transfer
    {
        uint16_t data_index = 0;
 80011ae:	2300      	movs	r3, #0
 80011b0:	84bb      	strh	r3, [r7, #36]	@ 0x24
        uint8_t toggle = 0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        uint8_t sot_eot = 0x80;
 80011b8:	2380      	movs	r3, #128	@ 0x80
 80011ba:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

        CanardTxQueueItem* queue_item = NULL;
 80011be:	2300      	movs	r3, #0
 80011c0:	61bb      	str	r3, [r7, #24]

        while (transfer->payload_len - data_index != 0)
 80011c2:	e085      	b.n	80012d0 <enqueueTxFrames+0x202>
        {
            queue_item = createTxItem(&ins->allocator);
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	330c      	adds	r3, #12
 80011c8:	4618      	mov	r0, r3
 80011ca:	f000 f8d2 	bl	8001372 <createTxItem>
 80011ce:	61b8      	str	r0, [r7, #24]
            if (queue_item == NULL)
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d102      	bne.n	80011dc <enqueueTxFrames+0x10e>
            {
                CANARD_ASSERT(false);
                return -CANARD_ERROR_OUT_OF_MEMORY;          // TODO: Purge all frames enqueued so far
 80011d6:	f06f 0302 	mvn.w	r3, #2
 80011da:	e081      	b.n	80012e0 <enqueueTxFrames+0x212>
            }

            uint16_t i = 0;
 80011dc:	2300      	movs	r3, #0
 80011de:	843b      	strh	r3, [r7, #32]
            if (data_index == 0)
 80011e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d10c      	bne.n	8001200 <enqueueTxFrames+0x132>
            {
                // add crc
                queue_item->frame.data[0] = (uint8_t) (crc);
 80011e6:	88fb      	ldrh	r3, [r7, #6]
 80011e8:	b2da      	uxtb	r2, r3
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	721a      	strb	r2, [r3, #8]
                queue_item->frame.data[1] = (uint8_t) (crc >> 8U);
 80011ee:	88fb      	ldrh	r3, [r7, #6]
 80011f0:	0a1b      	lsrs	r3, r3, #8
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	b2da      	uxtb	r2, r3
 80011f6:	69bb      	ldr	r3, [r7, #24]
 80011f8:	725a      	strb	r2, [r3, #9]
                i = 2;
 80011fa:	2302      	movs	r3, #2
 80011fc:	843b      	strh	r3, [r7, #32]
 80011fe:	e012      	b.n	8001226 <enqueueTxFrames+0x158>
            }
            else
            {
                i = 0;
 8001200:	2300      	movs	r3, #0
 8001202:	843b      	strh	r3, [r7, #32]
            }

            for (; i < (frame_max_data_len - 1) && data_index < transfer->payload_len; i++, data_index++)
 8001204:	e00f      	b.n	8001226 <enqueueTxFrames+0x158>
            {
                queue_item->frame.data[i] = transfer->payload[data_index];
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	69da      	ldr	r2, [r3, #28]
 800120a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800120c:	441a      	add	r2, r3
 800120e:	8c3b      	ldrh	r3, [r7, #32]
 8001210:	7811      	ldrb	r1, [r2, #0]
 8001212:	69ba      	ldr	r2, [r7, #24]
 8001214:	4413      	add	r3, r2
 8001216:	460a      	mov	r2, r1
 8001218:	721a      	strb	r2, [r3, #8]
            for (; i < (frame_max_data_len - 1) && data_index < transfer->payload_len; i++, data_index++)
 800121a:	8c3b      	ldrh	r3, [r7, #32]
 800121c:	3301      	adds	r3, #1
 800121e:	843b      	strh	r3, [r7, #32]
 8001220:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001222:	3301      	adds	r3, #1
 8001224:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001226:	8c3a      	ldrh	r2, [r7, #32]
 8001228:	7ffb      	ldrb	r3, [r7, #31]
 800122a:	3b01      	subs	r3, #1
 800122c:	429a      	cmp	r2, r3
 800122e:	da04      	bge.n	800123a <enqueueTxFrames+0x16c>
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	8c1b      	ldrh	r3, [r3, #32]
 8001234:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001236:	429a      	cmp	r2, r3
 8001238:	d3e5      	bcc.n	8001206 <enqueueTxFrames+0x138>
            }
            // tail byte
            sot_eot = (data_index == transfer->payload_len) ? (uint8_t)0x40 : sot_eot;
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	8c1b      	ldrh	r3, [r3, #32]
 800123e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001240:	429a      	cmp	r2, r3
 8001242:	d002      	beq.n	800124a <enqueueTxFrames+0x17c>
 8001244:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001248:	e000      	b.n	800124c <enqueueTxFrames+0x17e>
 800124a:	2340      	movs	r3, #64	@ 0x40
 800124c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            
            i = dlcToDataLength(dataLengthToDlc(i+1))-1;
 8001250:	8c3b      	ldrh	r3, [r7, #32]
 8001252:	3301      	adds	r3, #1
 8001254:	b29b      	uxth	r3, r3
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff ff0a 	bl	8001070 <dataLengthToDlc>
 800125c:	4603      	mov	r3, r0
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff fed7 	bl	8001012 <dlcToDataLength>
 8001264:	4603      	mov	r3, r0
 8001266:	3b01      	subs	r3, #1
 8001268:	843b      	strh	r3, [r7, #32]
            queue_item->frame.data[i] = (uint8_t)(sot_eot | ((uint32_t)toggle << 5U) | ((uint32_t)*transfer->inout_transfer_id & 31U));
 800126a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800126e:	015b      	lsls	r3, r3, #5
 8001270:	b2da      	uxtb	r2, r3
 8001272:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001276:	4313      	orrs	r3, r2
 8001278:	b2d9      	uxtb	r1, r3
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	695b      	ldr	r3, [r3, #20]
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	f003 031f 	and.w	r3, r3, #31
 8001284:	b2da      	uxtb	r2, r3
 8001286:	8c3b      	ldrh	r3, [r7, #32]
 8001288:	430a      	orrs	r2, r1
 800128a:	b2d1      	uxtb	r1, r2
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	4413      	add	r3, r2
 8001290:	460a      	mov	r2, r1
 8001292:	721a      	strb	r2, [r3, #8]
            queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	605a      	str	r2, [r3, #4]
            queue_item->frame.data_len = (uint8_t)(i + 1);
 800129e:	8c3b      	ldrh	r3, [r7, #32]
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	3301      	adds	r3, #1
 80012a4:	b2da      	uxtb	r2, r3
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	741a      	strb	r2, [r3, #16]
            queue_item->frame.iface_mask = transfer->iface_mask;
#endif
#if CANARD_ENABLE_CANFD
            queue_item->frame.canfd = transfer->canfd;
#endif
            pushTxQueue(ins, queue_item);
 80012aa:	69b9      	ldr	r1, [r7, #24]
 80012ac:	68f8      	ldr	r0, [r7, #12]
 80012ae:	f000 f81b 	bl	80012e8 <pushTxQueue>

            result++;
 80012b2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80012b6:	b29b      	uxth	r3, r3
 80012b8:	3301      	adds	r3, #1
 80012ba:	b29b      	uxth	r3, r3
 80012bc:	84fb      	strh	r3, [r7, #38]	@ 0x26
            toggle ^= 1;
 80012be:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80012c2:	f083 0301 	eor.w	r3, r3, #1
 80012c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            sot_eot = 0;
 80012ca:	2300      	movs	r3, #0
 80012cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        while (transfer->payload_len - data_index != 0)
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	8c1b      	ldrh	r3, [r3, #32]
 80012d4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80012d6:	429a      	cmp	r2, r3
 80012d8:	f47f af74 	bne.w	80011c4 <enqueueTxFrames+0xf6>
        }
    }

    return result;
 80012dc:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3728      	adds	r7, #40	@ 0x28
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <pushTxQueue>:

/**
 * Puts frame on on the TX queue. Higher priority placed first
 */
CANARD_INTERNAL void pushTxQueue(CanardInstance* ins, CanardTxQueueItem* item)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(ins != NULL);
    CANARD_ASSERT(item->frame.data_len > 0);       // UAVCAN doesn't allow zero-payload frames

    if (ins->tx_queue == NULL)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d103      	bne.n	8001302 <pushTxQueue+0x1a>
    {
        ins->tx_queue = item;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	683a      	ldr	r2, [r7, #0]
 80012fe:	625a      	str	r2, [r3, #36]	@ 0x24
        return;
 8001300:	e034      	b.n	800136c <pushTxQueue+0x84>
    }

    CanardTxQueueItem* queue = ins->tx_queue;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001306:	60fb      	str	r3, [r7, #12]
    CanardTxQueueItem* previous = ins->tx_queue;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800130c:	60bb      	str	r3, [r7, #8]

    while (queue != NULL)
 800130e:	e02a      	b.n	8001366 <pushTxQueue+0x7e>
    {
        if (isPriorityHigher(queue->frame.id, item->frame.id)) // lower number wins
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	685a      	ldr	r2, [r3, #4]
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	4619      	mov	r1, r3
 800131a:	4610      	mov	r0, r2
 800131c:	f000 f840 	bl	80013a0 <isPriorityHigher>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d012      	beq.n	800134c <pushTxQueue+0x64>
        {
            if (queue == ins->tx_queue)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800132a:	68fa      	ldr	r2, [r7, #12]
 800132c:	429a      	cmp	r2, r3
 800132e:	d106      	bne.n	800133e <pushTxQueue+0x56>
            {
                item->next = queue;
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	68fa      	ldr	r2, [r7, #12]
 8001334:	601a      	str	r2, [r3, #0]
                ins->tx_queue = item;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	683a      	ldr	r2, [r7, #0]
 800133a:	625a      	str	r2, [r3, #36]	@ 0x24
            else
            {
                previous->next = item;
                item->next = queue;
            }
            return;
 800133c:	e016      	b.n	800136c <pushTxQueue+0x84>
                previous->next = item;
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	683a      	ldr	r2, [r7, #0]
 8001342:	601a      	str	r2, [r3, #0]
                item->next = queue;
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	68fa      	ldr	r2, [r7, #12]
 8001348:	601a      	str	r2, [r3, #0]
            return;
 800134a:	e00f      	b.n	800136c <pushTxQueue+0x84>
        }
        else
        {
            if (queue->next == NULL)
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d103      	bne.n	800135c <pushTxQueue+0x74>
            {
                queue->next = item;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	683a      	ldr	r2, [r7, #0]
 8001358:	601a      	str	r2, [r3, #0]
                return;
 800135a:	e007      	b.n	800136c <pushTxQueue+0x84>
            }
            else
            {
                previous = queue;
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	60bb      	str	r3, [r7, #8]
                queue = queue->next;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	60fb      	str	r3, [r7, #12]
    while (queue != NULL)
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d1d1      	bne.n	8001310 <pushTxQueue+0x28>
            }
        }
    }
}
 800136c:	3710      	adds	r7, #16
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}

08001372 <createTxItem>:

/**
 * Creates new tx queue item from allocator
 */
CANARD_INTERNAL CanardTxQueueItem* createTxItem(CanardPoolAllocator* allocator)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	b084      	sub	sp, #16
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]
    CanardTxQueueItem* item = (CanardTxQueueItem*) allocateBlock(allocator);
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f000 fc1b 	bl	8001bb6 <allocateBlock>
 8001380:	60f8      	str	r0, [r7, #12]
    if (item == NULL)
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d101      	bne.n	800138c <createTxItem+0x1a>
    {
        return NULL;
 8001388:	2300      	movs	r3, #0
 800138a:	e005      	b.n	8001398 <createTxItem+0x26>
    }
    memset(item, 0, sizeof(*item));
 800138c:	2214      	movs	r2, #20
 800138e:	2100      	movs	r1, #0
 8001390:	68f8      	ldr	r0, [r7, #12]
 8001392:	f003 faff 	bl	8004994 <memset>
    return item;
 8001396:	68fb      	ldr	r3, [r7, #12]
}
 8001398:	4618      	mov	r0, r3
 800139a:	3710      	adds	r7, #16
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <isPriorityHigher>:

/**
 * Returns true if priority of rhs is higher than id
 */
CANARD_INTERNAL bool isPriorityHigher(uint32_t rhs, uint32_t id)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b089      	sub	sp, #36	@ 0x24
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6039      	str	r1, [r7, #0]
    const uint32_t clean_id = id & CANARD_CAN_EXT_ID_MASK;
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 80013b0:	61fb      	str	r3, [r7, #28]
    const uint32_t rhs_clean_id = rhs & CANARD_CAN_EXT_ID_MASK;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 80013b8:	61bb      	str	r3, [r7, #24]

    /*
     * STD vs EXT - if 11 most significant bits are the same, EXT loses.
     */
    const bool ext = (id & CANARD_CAN_FRAME_EFF) != 0;
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	0fdb      	lsrs	r3, r3, #31
 80013be:	75fb      	strb	r3, [r7, #23]
    const bool rhs_ext = (rhs & CANARD_CAN_FRAME_EFF) != 0;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	0fdb      	lsrs	r3, r3, #31
 80013c4:	75bb      	strb	r3, [r7, #22]
    if (ext != rhs_ext)
 80013c6:	7dfa      	ldrb	r2, [r7, #23]
 80013c8:	7dbb      	ldrb	r3, [r7, #22]
 80013ca:	429a      	cmp	r2, r3
 80013cc:	d01d      	beq.n	800140a <isPriorityHigher+0x6a>
    {
        uint32_t arb11 = ext ? (clean_id >> 18U) : clean_id;
 80013ce:	7dfb      	ldrb	r3, [r7, #23]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d002      	beq.n	80013da <isPriorityHigher+0x3a>
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	0c9b      	lsrs	r3, r3, #18
 80013d8:	e000      	b.n	80013dc <isPriorityHigher+0x3c>
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	613b      	str	r3, [r7, #16]
        uint32_t rhs_arb11 = rhs_ext ? (rhs_clean_id >> 18U) : rhs_clean_id;
 80013de:	7dbb      	ldrb	r3, [r7, #22]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d002      	beq.n	80013ea <isPriorityHigher+0x4a>
 80013e4:	69bb      	ldr	r3, [r7, #24]
 80013e6:	0c9b      	lsrs	r3, r3, #18
 80013e8:	e000      	b.n	80013ec <isPriorityHigher+0x4c>
 80013ea:	69bb      	ldr	r3, [r7, #24]
 80013ec:	60fb      	str	r3, [r7, #12]
        if (arb11 != rhs_arb11)
 80013ee:	693a      	ldr	r2, [r7, #16]
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d007      	beq.n	8001406 <isPriorityHigher+0x66>
        {
            return arb11 < rhs_arb11;
 80013f6:	693a      	ldr	r2, [r7, #16]
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	429a      	cmp	r2, r3
 80013fc:	bf34      	ite	cc
 80013fe:	2301      	movcc	r3, #1
 8001400:	2300      	movcs	r3, #0
 8001402:	b2db      	uxtb	r3, r3
 8001404:	e022      	b.n	800144c <isPriorityHigher+0xac>
        }
        else
        {
            return rhs_ext;
 8001406:	7dbb      	ldrb	r3, [r7, #22]
 8001408:	e020      	b.n	800144c <isPriorityHigher+0xac>
    }

    /*
     * RTR vs Data frame - if frame identifiers and frame types are the same, RTR loses.
     */
    const bool rtr = (id & CANARD_CAN_FRAME_RTR) != 0;
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001410:	2b00      	cmp	r3, #0
 8001412:	bf14      	ite	ne
 8001414:	2301      	movne	r3, #1
 8001416:	2300      	moveq	r3, #0
 8001418:	757b      	strb	r3, [r7, #21]
    const bool rhs_rtr = (rhs & CANARD_CAN_FRAME_RTR) != 0;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001420:	2b00      	cmp	r3, #0
 8001422:	bf14      	ite	ne
 8001424:	2301      	movne	r3, #1
 8001426:	2300      	moveq	r3, #0
 8001428:	753b      	strb	r3, [r7, #20]
    if (clean_id == rhs_clean_id && rtr != rhs_rtr)
 800142a:	69fa      	ldr	r2, [r7, #28]
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	429a      	cmp	r2, r3
 8001430:	d105      	bne.n	800143e <isPriorityHigher+0x9e>
 8001432:	7d7a      	ldrb	r2, [r7, #21]
 8001434:	7d3b      	ldrb	r3, [r7, #20]
 8001436:	429a      	cmp	r2, r3
 8001438:	d001      	beq.n	800143e <isPriorityHigher+0x9e>
    {
        return rhs_rtr;
 800143a:	7d3b      	ldrb	r3, [r7, #20]
 800143c:	e006      	b.n	800144c <isPriorityHigher+0xac>
    }

    /*
     * Plain ID arbitration - greater value loses.
     */
    return clean_id < rhs_clean_id;
 800143e:	69fa      	ldr	r2, [r7, #28]
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	429a      	cmp	r2, r3
 8001444:	bf34      	ite	cc
 8001446:	2301      	movcc	r3, #1
 8001448:	2300      	movcs	r3, #0
 800144a:	b2db      	uxtb	r3, r3
}
 800144c:	4618      	mov	r0, r3
 800144e:	3724      	adds	r7, #36	@ 0x24
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr

08001458 <prepareForNextTransfer>:

/**
 * preps the rx state for the next transfer. does not delete the state
 */
CANARD_INTERNAL void prepareForNextTransfer(CanardRxState* state)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(state->buffer_blocks == CANARD_BUFFER_IDX_NONE);
    state->transfer_id++;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	7ddb      	ldrb	r3, [r3, #23]
 8001464:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8001468:	b2db      	uxtb	r3, r3
 800146a:	3301      	adds	r3, #1
 800146c:	f003 031f 	and.w	r3, r3, #31
 8001470:	b2d9      	uxtb	r1, r3
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	7dd3      	ldrb	r3, [r2, #23]
 8001476:	f361 0386 	bfi	r3, r1, #2, #5
 800147a:	75d3      	strb	r3, [r2, #23]
    state->payload_len = 0;
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	8ad3      	ldrh	r3, [r2, #22]
 8001480:	f36f 0309 	bfc	r3, #0, #10
 8001484:	82d3      	strh	r3, [r2, #22]
    state->next_toggle = 0;
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	7dd3      	ldrb	r3, [r2, #23]
 800148a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800148e:	75d3      	strb	r3, [r2, #23]
}
 8001490:	bf00      	nop
 8001492:	370c      	adds	r7, #12
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr

0800149c <extractDataType>:

/**
 * returns data type from id
 */
uint16_t extractDataType(uint32_t id)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
    if (extractTransferType(id) == CanardTransferTypeBroadcast)
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	f000 f819 	bl	80014dc <extractTransferType>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b02      	cmp	r3, #2
 80014ae:	d10e      	bne.n	80014ce <extractDataType+0x32>
    {
        uint16_t dtid = MSG_TYPE_FROM_ID(id);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	0a1b      	lsrs	r3, r3, #8
 80014b4:	81fb      	strh	r3, [r7, #14]
        if (SOURCE_ID_FROM_ID(id) == CANARD_BROADCAST_NODE_ID)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d103      	bne.n	80014ca <extractDataType+0x2e>
        {
            dtid &= (1U << ANON_MSG_DATA_TYPE_ID_BIT_LEN) - 1U;
 80014c2:	89fb      	ldrh	r3, [r7, #14]
 80014c4:	f003 0303 	and.w	r3, r3, #3
 80014c8:	81fb      	strh	r3, [r7, #14]
        }
        return dtid;
 80014ca:	89fb      	ldrh	r3, [r7, #14]
 80014cc:	e002      	b.n	80014d4 <extractDataType+0x38>
    }
    else
    {
        return (uint16_t) SRV_TYPE_FROM_ID(id);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	0c1b      	lsrs	r3, r3, #16
 80014d2:	b2db      	uxtb	r3, r3
    }
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3710      	adds	r7, #16
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <extractTransferType>:

/**
 * returns transfer type from id
 */
CanardTransferType extractTransferType(uint32_t id)
{
 80014dc:	b480      	push	{r7}
 80014de:	b085      	sub	sp, #20
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
    const bool is_service = SERVICE_NOT_MSG_FROM_ID(id);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	09db      	lsrs	r3, r3, #7
 80014e8:	f003 0301 	and.w	r3, r3, #1
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	bf14      	ite	ne
 80014f0:	2301      	movne	r3, #1
 80014f2:	2300      	moveq	r3, #0
 80014f4:	73fb      	strb	r3, [r7, #15]
    if (!is_service)
 80014f6:	7bfb      	ldrb	r3, [r7, #15]
 80014f8:	f083 0301 	eor.w	r3, r3, #1
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <extractTransferType+0x2a>
    {
        return CanardTransferTypeBroadcast;
 8001502:	2302      	movs	r3, #2
 8001504:	e008      	b.n	8001518 <extractTransferType+0x3c>
    }
    else if (REQUEST_NOT_RESPONSE_FROM_ID(id) == 1)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	0bdb      	lsrs	r3, r3, #15
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <extractTransferType+0x3a>
    {
        return CanardTransferTypeRequest;
 8001512:	2301      	movs	r3, #1
 8001514:	e000      	b.n	8001518 <extractTransferType+0x3c>
    }
    else
    {
        return CanardTransferTypeResponse;
 8001516:	2300      	movs	r3, #0
    }
}
 8001518:	4618      	mov	r0, r3
 800151a:	3714      	adds	r7, #20
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <traverseRxStates>:
/**
 * Traverses the list of CanardRxState's and returns a pointer to the CanardRxState
 * with either the Id or a new one at the end
 */
CANARD_INTERNAL CanardRxState* traverseRxStates(CanardInstance* ins, uint32_t transfer_descriptor)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
    CanardRxState* states = ins->rx_states;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6a1b      	ldr	r3, [r3, #32]
 8001532:	60fb      	str	r3, [r7, #12]

    if (states == NULL) // initialize CanardRxStates
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d110      	bne.n	800155c <traverseRxStates+0x38>
    {
        states = createRxState(&ins->allocator, transfer_descriptor);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	330c      	adds	r3, #12
 800153e:	6839      	ldr	r1, [r7, #0]
 8001540:	4618      	mov	r0, r3
 8001542:	f000 f865 	bl	8001610 <createRxState>
 8001546:	60f8      	str	r0, [r7, #12]

        if(states == NULL)
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d101      	bne.n	8001552 <traverseRxStates+0x2e>
        {
            return NULL;
 800154e:	2300      	movs	r3, #0
 8001550:	e013      	b.n	800157a <traverseRxStates+0x56>
        }

        ins->rx_states = states;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	68fa      	ldr	r2, [r7, #12]
 8001556:	621a      	str	r2, [r3, #32]
        return states;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	e00e      	b.n	800157a <traverseRxStates+0x56>
    }

    states = findRxState(ins, transfer_descriptor);
 800155c:	6839      	ldr	r1, [r7, #0]
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f000 f80f 	bl	8001582 <findRxState>
 8001564:	60f8      	str	r0, [r7, #12]
    if (states != NULL)
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <traverseRxStates+0x4c>
    {
        return states;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	e004      	b.n	800157a <traverseRxStates+0x56>
    }
    else
    {
        return prependRxState(ins, transfer_descriptor);
 8001570:	6839      	ldr	r1, [r7, #0]
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f000 f827 	bl	80015c6 <prependRxState>
 8001578:	4603      	mov	r3, r0
    }
}
 800157a:	4618      	mov	r0, r3
 800157c:	3710      	adds	r7, #16
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <findRxState>:

/**
 * returns pointer to the rx state of transfer descriptor or null if not found
 */
CANARD_INTERNAL CanardRxState* findRxState(CanardInstance *ins, uint32_t transfer_descriptor)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b084      	sub	sp, #16
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
 800158a:	6039      	str	r1, [r7, #0]
    CanardRxState *state = ins->rx_states;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6a1b      	ldr	r3, [r3, #32]
 8001590:	60fb      	str	r3, [r7, #12]
    while (state != NULL)
 8001592:	e010      	b.n	80015b6 <findRxState+0x34>
    {
        if (state->dtid_tt_snid_dnid == transfer_descriptor)
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	691b      	ldr	r3, [r3, #16]
 8001598:	683a      	ldr	r2, [r7, #0]
 800159a:	429a      	cmp	r2, r3
 800159c:	d101      	bne.n	80015a2 <findRxState+0x20>
        {
            return state;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	e00d      	b.n	80015be <findRxState+0x3c>
        }
        state = canardRxFromIdx(&ins->allocator, state->next);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	f103 020c 	add.w	r2, r3, #12
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4619      	mov	r1, r3
 80015ae:	4610      	mov	r0, r2
 80015b0:	f7fe ff8a 	bl	80004c8 <canardRxFromIdx>
 80015b4:	60f8      	str	r0, [r7, #12]
    while (state != NULL)
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d1eb      	bne.n	8001594 <findRxState+0x12>
    }
    return NULL;
 80015bc:	2300      	movs	r3, #0
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3710      	adds	r7, #16
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <prependRxState>:

/**
 * prepends rx state to the canard instance rx_states
 */
CANARD_INTERNAL CanardRxState* prependRxState(CanardInstance* ins, uint32_t transfer_descriptor)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b084      	sub	sp, #16
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
 80015ce:	6039      	str	r1, [r7, #0]
    CanardRxState* state = createRxState(&ins->allocator, transfer_descriptor);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	330c      	adds	r3, #12
 80015d4:	6839      	ldr	r1, [r7, #0]
 80015d6:	4618      	mov	r0, r3
 80015d8:	f000 f81a 	bl	8001610 <createRxState>
 80015dc:	60f8      	str	r0, [r7, #12]

    if(state == NULL)
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d101      	bne.n	80015e8 <prependRxState+0x22>
    {
        return NULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	e00f      	b.n	8001608 <prependRxState+0x42>
    }

    state->next = canardRxToIdx(&ins->allocator, ins->rx_states);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	f103 020c 	add.w	r2, r3, #12
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6a1b      	ldr	r3, [r3, #32]
 80015f2:	4619      	mov	r1, r3
 80015f4:	4610      	mov	r0, r2
 80015f6:	f7fe ff73 	bl	80004e0 <canardRxToIdx>
 80015fa:	4602      	mov	r2, r0
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	601a      	str	r2, [r3, #0]
    ins->rx_states = state;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	68fa      	ldr	r2, [r7, #12]
 8001604:	621a      	str	r2, [r3, #32]
    return state;
 8001606:	68fb      	ldr	r3, [r7, #12]
}
 8001608:	4618      	mov	r0, r3
 800160a:	3710      	adds	r7, #16
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}

08001610 <createRxState>:

CANARD_INTERNAL CanardRxState* createRxState(CanardPoolAllocator* allocator, uint32_t transfer_descriptor)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b08c      	sub	sp, #48	@ 0x30
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	6039      	str	r1, [r7, #0]
    CanardRxState init = {
 800161a:	f107 0308 	add.w	r3, r7, #8
 800161e:	2220      	movs	r2, #32
 8001620:	2100      	movs	r1, #0
 8001622:	4618      	mov	r0, r3
 8001624:	f003 f9b6 	bl	8004994 <memset>
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	61bb      	str	r3, [r7, #24]
        .next = CANARD_BUFFER_IDX_NONE,
        .buffer_blocks = CANARD_BUFFER_IDX_NONE,
        .dtid_tt_snid_dnid = transfer_descriptor
    };

    CanardRxState* state = (CanardRxState*) allocateBlock(allocator);
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	f000 fac2 	bl	8001bb6 <allocateBlock>
 8001632:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (state == NULL)
 8001634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001636:	2b00      	cmp	r3, #0
 8001638:	d101      	bne.n	800163e <createRxState+0x2e>
    {
        return NULL;
 800163a:	2300      	movs	r3, #0
 800163c:	e007      	b.n	800164e <createRxState+0x3e>
    }
    memcpy(state, &init, sizeof(*state));
 800163e:	f107 0308 	add.w	r3, r7, #8
 8001642:	2220      	movs	r2, #32
 8001644:	4619      	mov	r1, r3
 8001646:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001648:	f003 f9d0 	bl	80049ec <memcpy>

    return state;
 800164c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800164e:	4618      	mov	r0, r3
 8001650:	3730      	adds	r7, #48	@ 0x30
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <releaseStatePayload>:

CANARD_INTERNAL uint64_t releaseStatePayload(CanardInstance* ins, CanardRxState* rxstate)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b084      	sub	sp, #16
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
 800165e:	6039      	str	r1, [r7, #0]
    while (rxstate->buffer_blocks != CANARD_BUFFER_IDX_NONE)
 8001660:	e01b      	b.n	800169a <releaseStatePayload+0x44>
    {
        CanardBufferBlock* block = canardBufferFromIdx(&ins->allocator, rxstate->buffer_blocks);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	f103 020c 	add.w	r2, r3, #12
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	4619      	mov	r1, r3
 800166e:	4610      	mov	r0, r2
 8001670:	f7fe ff12 	bl	8000498 <canardBufferFromIdx>
 8001674:	60f8      	str	r0, [r7, #12]
        CanardBufferBlock* const temp = block->next;
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	60bb      	str	r3, [r7, #8]
        freeBlock(&ins->allocator, block);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	330c      	adds	r3, #12
 8001680:	68f9      	ldr	r1, [r7, #12]
 8001682:	4618      	mov	r0, r3
 8001684:	f000 fac0 	bl	8001c08 <freeBlock>
        rxstate->buffer_blocks = canardBufferToIdx(&ins->allocator, temp);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	330c      	adds	r3, #12
 800168c:	68b9      	ldr	r1, [r7, #8]
 800168e:	4618      	mov	r0, r3
 8001690:	f7fe ff0e 	bl	80004b0 <canardBufferToIdx>
 8001694:	4602      	mov	r2, r0
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	605a      	str	r2, [r3, #4]
    while (rxstate->buffer_blocks != CANARD_BUFFER_IDX_NONE)
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d1df      	bne.n	8001662 <releaseStatePayload+0xc>
    }
    rxstate->payload_len = 0;
 80016a2:	683a      	ldr	r2, [r7, #0]
 80016a4:	8ad3      	ldrh	r3, [r2, #22]
 80016a6:	f36f 0309 	bfc	r3, #0, #10
 80016aa:	82d3      	strh	r3, [r2, #22]
    return CANARD_OK;
 80016ac:	f04f 0200 	mov.w	r2, #0
 80016b0:	f04f 0300 	mov.w	r3, #0
}
 80016b4:	4610      	mov	r0, r2
 80016b6:	4619      	mov	r1, r3
 80016b8:	3710      	adds	r7, #16
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
	...

080016c0 <bufferBlockPushBytes>:
 */
CANARD_INTERNAL int16_t bufferBlockPushBytes(CanardPoolAllocator* allocator,
                                             CanardRxState* state,
                                             const uint8_t* data,
                                             uint8_t data_len)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b08a      	sub	sp, #40	@ 0x28
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
 80016cc:	70fb      	strb	r3, [r7, #3]
    uint16_t data_index = 0;
 80016ce:	2300      	movs	r3, #0
 80016d0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // if head is not full, add data to head
    if ((CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE - state->payload_len) > 0)
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	8adb      	ldrh	r3, [r3, #22]
 80016d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80016da:	b29b      	uxth	r3, r3
 80016dc:	2b05      	cmp	r3, #5
 80016de:	d036      	beq.n	800174e <bufferBlockPushBytes+0x8e>
    {
        for (uint16_t i = (uint16_t)state->payload_len;
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	8adb      	ldrh	r3, [r3, #22]
 80016e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80016ec:	e00e      	b.n	800170c <bufferBlockPushBytes+0x4c>
             i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE && data_index < data_len;
             i++, data_index++)
        {
            state->buffer_head[i] = data[data_index];
 80016ee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	441a      	add	r2, r3
 80016f4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80016f6:	7811      	ldrb	r1, [r2, #0]
 80016f8:	68ba      	ldr	r2, [r7, #8]
 80016fa:	4413      	add	r3, r2
 80016fc:	460a      	mov	r2, r1
 80016fe:	76da      	strb	r2, [r3, #27]
             i++, data_index++)
 8001700:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001702:	3301      	adds	r3, #1
 8001704:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001706:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001708:	3301      	adds	r3, #1
 800170a:	84fb      	strh	r3, [r7, #38]	@ 0x26
             i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE && data_index < data_len;
 800170c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800170e:	2b04      	cmp	r3, #4
 8001710:	d804      	bhi.n	800171c <bufferBlockPushBytes+0x5c>
 8001712:	78fb      	ldrb	r3, [r7, #3]
 8001714:	b29b      	uxth	r3, r3
 8001716:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001718:	429a      	cmp	r2, r3
 800171a:	d3e8      	bcc.n	80016ee <bufferBlockPushBytes+0x2e>
        }
        if (data_index >= data_len)
 800171c:	78fb      	ldrb	r3, [r7, #3]
 800171e:	b29b      	uxth	r3, r3
 8001720:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001722:	429a      	cmp	r2, r3
 8001724:	d313      	bcc.n	800174e <bufferBlockPushBytes+0x8e>
        {
            state->payload_len =
                (uint16_t)(state->payload_len + data_len) & ((1U << CANARD_TRANSFER_PAYLOAD_LEN_BITS) - 1U);
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	8adb      	ldrh	r3, [r3, #22]
 800172a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800172e:	b29b      	uxth	r3, r3
 8001730:	461a      	mov	r2, r3
 8001732:	78fb      	ldrb	r3, [r7, #3]
 8001734:	b29b      	uxth	r3, r3
 8001736:	4413      	add	r3, r2
 8001738:	b29b      	uxth	r3, r3
 800173a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800173e:	b299      	uxth	r1, r3
            state->payload_len =
 8001740:	68ba      	ldr	r2, [r7, #8]
 8001742:	8ad3      	ldrh	r3, [r2, #22]
 8001744:	f361 0309 	bfi	r3, r1, #0, #10
 8001748:	82d3      	strh	r3, [r2, #22]
            return 1;
 800174a:	2301      	movs	r3, #1
 800174c:	e0ae      	b.n	80018ac <bufferBlockPushBytes+0x1ec>
        }
    } // head is full.

    uint16_t index_at_nth_block =
        (uint16_t)(((state->payload_len) - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) % CANARD_BUFFER_BLOCK_DATA_SIZE);
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	8adb      	ldrh	r3, [r3, #22]
 8001752:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001756:	b29b      	uxth	r3, r3
 8001758:	1f5a      	subs	r2, r3, #5
 800175a:	0893      	lsrs	r3, r2, #2
 800175c:	4955      	ldr	r1, [pc, #340]	@ (80018b4 <bufferBlockPushBytes+0x1f4>)
 800175e:	fba1 3103 	umull	r3, r1, r1, r3
 8001762:	460b      	mov	r3, r1
 8001764:	00db      	lsls	r3, r3, #3
 8001766:	1a5b      	subs	r3, r3, r1
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	1ad3      	subs	r3, r2, r3
    uint16_t index_at_nth_block =
 800176c:	847b      	strh	r3, [r7, #34]	@ 0x22

    // get to current block
    CanardBufferBlock* block = NULL;
 800176e:	2300      	movs	r3, #0
 8001770:	61fb      	str	r3, [r7, #28]

    // buffer blocks uninitialized
    if (state->buffer_blocks == CANARD_BUFFER_IDX_NONE)
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d113      	bne.n	80017a2 <bufferBlockPushBytes+0xe2>
    {
        block = createBufferBlock(allocator);
 800177a:	68f8      	ldr	r0, [r7, #12]
 800177c:	f000 f89c 	bl	80018b8 <createBufferBlock>
 8001780:	61f8      	str	r0, [r7, #28]
        state->buffer_blocks = canardBufferToIdx(allocator, block);
 8001782:	69f9      	ldr	r1, [r7, #28]
 8001784:	68f8      	ldr	r0, [r7, #12]
 8001786:	f7fe fe93 	bl	80004b0 <canardBufferToIdx>
 800178a:	4602      	mov	r2, r0
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	605a      	str	r2, [r3, #4]
        if (block == NULL)
 8001790:	69fb      	ldr	r3, [r7, #28]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d102      	bne.n	800179c <bufferBlockPushBytes+0xdc>
        {
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8001796:	f06f 0302 	mvn.w	r3, #2
 800179a:	e087      	b.n	80018ac <bufferBlockPushBytes+0x1ec>
        }

        index_at_nth_block = 0;
 800179c:	2300      	movs	r3, #0
 800179e:	847b      	strh	r3, [r7, #34]	@ 0x22
 80017a0:	e06c      	b.n	800187c <bufferBlockPushBytes+0x1bc>
    }
    else
    {
        uint16_t nth_block = 1;
 80017a2:	2301      	movs	r3, #1
 80017a4:	837b      	strh	r3, [r7, #26]

        // get to block
        block = canardBufferFromIdx(allocator, state->buffer_blocks);
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	4619      	mov	r1, r3
 80017ac:	68f8      	ldr	r0, [r7, #12]
 80017ae:	f7fe fe73 	bl	8000498 <canardBufferFromIdx>
 80017b2:	61f8      	str	r0, [r7, #28]
        while (block->next != NULL)
 80017b4:	e005      	b.n	80017c2 <bufferBlockPushBytes+0x102>
        {
            nth_block++;
 80017b6:	8b7b      	ldrh	r3, [r7, #26]
 80017b8:	3301      	adds	r3, #1
 80017ba:	837b      	strh	r3, [r7, #26]
            block = block->next;
 80017bc:	69fb      	ldr	r3, [r7, #28]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	61fb      	str	r3, [r7, #28]
        while (block->next != NULL)
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d1f5      	bne.n	80017b6 <bufferBlockPushBytes+0xf6>
        }

        const uint16_t num_buffer_blocks =
            (uint16_t) (((((uint32_t)state->payload_len + data_len) - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) /
 80017ca:	68bb      	ldr	r3, [r7, #8]
 80017cc:	8adb      	ldrh	r3, [r3, #22]
 80017ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	461a      	mov	r2, r3
 80017d6:	78fb      	ldrb	r3, [r7, #3]
 80017d8:	4413      	add	r3, r2
 80017da:	3b05      	subs	r3, #5
 80017dc:	089b      	lsrs	r3, r3, #2
 80017de:	4a35      	ldr	r2, [pc, #212]	@ (80018b4 <bufferBlockPushBytes+0x1f4>)
 80017e0:	fba2 2303 	umull	r2, r3, r2, r3
 80017e4:	b29b      	uxth	r3, r3
        const uint16_t num_buffer_blocks =
 80017e6:	3301      	adds	r3, #1
 80017e8:	82fb      	strh	r3, [r7, #22]
                         CANARD_BUFFER_BLOCK_DATA_SIZE) + 1U);

        if (num_buffer_blocks > nth_block && index_at_nth_block == 0)
 80017ea:	8afa      	ldrh	r2, [r7, #22]
 80017ec:	8b7b      	ldrh	r3, [r7, #26]
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d944      	bls.n	800187c <bufferBlockPushBytes+0x1bc>
 80017f2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d141      	bne.n	800187c <bufferBlockPushBytes+0x1bc>
        {
            block->next = createBufferBlock(allocator);
 80017f8:	68f8      	ldr	r0, [r7, #12]
 80017fa:	f000 f85d 	bl	80018b8 <createBufferBlock>
 80017fe:	4602      	mov	r2, r0
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	601a      	str	r2, [r3, #0]
            if (block->next == NULL)
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d102      	bne.n	8001812 <bufferBlockPushBytes+0x152>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 800180c:	f06f 0302 	mvn.w	r3, #2
 8001810:	e04c      	b.n	80018ac <bufferBlockPushBytes+0x1ec>
            }
            block = block->next;
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	61fb      	str	r3, [r7, #28]
        }
    }

    // add data to current block until it becomes full, add new block if necessary
    while (data_index < data_len)
 8001818:	e030      	b.n	800187c <bufferBlockPushBytes+0x1bc>
    {
        for (uint16_t i = index_at_nth_block;
 800181a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800181c:	833b      	strh	r3, [r7, #24]
 800181e:	e00e      	b.n	800183e <bufferBlockPushBytes+0x17e>
             i < CANARD_BUFFER_BLOCK_DATA_SIZE && data_index < data_len;
             i++, data_index++)
        {
            block->data[i] = data[data_index];
 8001820:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	441a      	add	r2, r3
 8001826:	8b3b      	ldrh	r3, [r7, #24]
 8001828:	7811      	ldrb	r1, [r2, #0]
 800182a:	69fa      	ldr	r2, [r7, #28]
 800182c:	4413      	add	r3, r2
 800182e:	460a      	mov	r2, r1
 8001830:	711a      	strb	r2, [r3, #4]
             i++, data_index++)
 8001832:	8b3b      	ldrh	r3, [r7, #24]
 8001834:	3301      	adds	r3, #1
 8001836:	833b      	strh	r3, [r7, #24]
 8001838:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800183a:	3301      	adds	r3, #1
 800183c:	84fb      	strh	r3, [r7, #38]	@ 0x26
             i < CANARD_BUFFER_BLOCK_DATA_SIZE && data_index < data_len;
 800183e:	8b3b      	ldrh	r3, [r7, #24]
 8001840:	2b1b      	cmp	r3, #27
 8001842:	d804      	bhi.n	800184e <bufferBlockPushBytes+0x18e>
 8001844:	78fb      	ldrb	r3, [r7, #3]
 8001846:	b29b      	uxth	r3, r3
 8001848:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800184a:	429a      	cmp	r2, r3
 800184c:	d3e8      	bcc.n	8001820 <bufferBlockPushBytes+0x160>
        }

        if (data_index < data_len)
 800184e:	78fb      	ldrb	r3, [r7, #3]
 8001850:	b29b      	uxth	r3, r3
 8001852:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001854:	429a      	cmp	r2, r3
 8001856:	d211      	bcs.n	800187c <bufferBlockPushBytes+0x1bc>
        {
            block->next = createBufferBlock(allocator);
 8001858:	68f8      	ldr	r0, [r7, #12]
 800185a:	f000 f82d 	bl	80018b8 <createBufferBlock>
 800185e:	4602      	mov	r2, r0
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	601a      	str	r2, [r3, #0]
            if (block->next == NULL)
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d102      	bne.n	8001872 <bufferBlockPushBytes+0x1b2>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 800186c:	f06f 0302 	mvn.w	r3, #2
 8001870:	e01c      	b.n	80018ac <bufferBlockPushBytes+0x1ec>
            }
            block = block->next;
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	61fb      	str	r3, [r7, #28]
            index_at_nth_block = 0;
 8001878:	2300      	movs	r3, #0
 800187a:	847b      	strh	r3, [r7, #34]	@ 0x22
    while (data_index < data_len)
 800187c:	78fb      	ldrb	r3, [r7, #3]
 800187e:	b29b      	uxth	r3, r3
 8001880:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001882:	429a      	cmp	r2, r3
 8001884:	d3c9      	bcc.n	800181a <bufferBlockPushBytes+0x15a>
        }
    }

    state->payload_len = (uint16_t)(state->payload_len + data_len) & ((1U << CANARD_TRANSFER_PAYLOAD_LEN_BITS) - 1U);
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	8adb      	ldrh	r3, [r3, #22]
 800188a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800188e:	b29b      	uxth	r3, r3
 8001890:	461a      	mov	r2, r3
 8001892:	78fb      	ldrb	r3, [r7, #3]
 8001894:	b29b      	uxth	r3, r3
 8001896:	4413      	add	r3, r2
 8001898:	b29b      	uxth	r3, r3
 800189a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800189e:	b299      	uxth	r1, r3
 80018a0:	68ba      	ldr	r2, [r7, #8]
 80018a2:	8ad3      	ldrh	r3, [r2, #22]
 80018a4:	f361 0309 	bfi	r3, r1, #0, #10
 80018a8:	82d3      	strh	r3, [r2, #22]

    return 1;
 80018aa:	2301      	movs	r3, #1
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3728      	adds	r7, #40	@ 0x28
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	24924925 	.word	0x24924925

080018b8 <createBufferBlock>:

CANARD_INTERNAL CanardBufferBlock* createBufferBlock(CanardPoolAllocator* allocator)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
    CanardBufferBlock* block = (CanardBufferBlock*) allocateBlock(allocator);
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	f000 f978 	bl	8001bb6 <allocateBlock>
 80018c6:	60f8      	str	r0, [r7, #12]
    if (block == NULL)
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d101      	bne.n	80018d2 <createBufferBlock+0x1a>
    {
        return NULL;
 80018ce:	2300      	movs	r3, #0
 80018d0:	e003      	b.n	80018da <createBufferBlock+0x22>
    }
    block->next = NULL;
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
    return block;
 80018d8:	68fb      	ldr	r3, [r7, #12]
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3710      	adds	r7, #16
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <copyBitArray>:
/**
 * Bit array copy routine, originally developed by Ben Dyer for Libuavcan. Thanks Ben.
 */
void copyBitArray(const uint8_t* src, uint32_t src_offset, uint32_t src_len,
                        uint8_t* dst, uint32_t dst_offset)
{
 80018e2:	b480      	push	{r7}
 80018e4:	b089      	sub	sp, #36	@ 0x24
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	60f8      	str	r0, [r7, #12]
 80018ea:	60b9      	str	r1, [r7, #8]
 80018ec:	607a      	str	r2, [r7, #4]
 80018ee:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(src_len > 0U);

    // Normalizing inputs
    src += src_offset / 8U;
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	08db      	lsrs	r3, r3, #3
 80018f4:	68fa      	ldr	r2, [r7, #12]
 80018f6:	4413      	add	r3, r2
 80018f8:	60fb      	str	r3, [r7, #12]
    dst += dst_offset / 8U;
 80018fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018fc:	08db      	lsrs	r3, r3, #3
 80018fe:	683a      	ldr	r2, [r7, #0]
 8001900:	4413      	add	r3, r2
 8001902:	603b      	str	r3, [r7, #0]

    src_offset %= 8U;
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	f003 0307 	and.w	r3, r3, #7
 800190a:	60bb      	str	r3, [r7, #8]
    dst_offset %= 8U;
 800190c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800190e:	f003 0307 	and.w	r3, r3, #7
 8001912:	62bb      	str	r3, [r7, #40]	@ 0x28

    const size_t last_bit = src_offset + src_len;
 8001914:	68ba      	ldr	r2, [r7, #8]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4413      	add	r3, r2
 800191a:	61fb      	str	r3, [r7, #28]
    while (last_bit - src_offset)
 800191c:	e04d      	b.n	80019ba <copyBitArray+0xd8>
    {
        const uint8_t src_bit_offset = (uint8_t)(src_offset % 8U);
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	b2db      	uxtb	r3, r3
 8001922:	f003 0307 	and.w	r3, r3, #7
 8001926:	76fb      	strb	r3, [r7, #27]
        const uint8_t dst_bit_offset = (uint8_t)(dst_offset % 8U);
 8001928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800192a:	b2db      	uxtb	r3, r3
 800192c:	f003 0307 	and.w	r3, r3, #7
 8001930:	76bb      	strb	r3, [r7, #26]

        const uint8_t max_offset = MAX(src_bit_offset, dst_bit_offset);
 8001932:	7eba      	ldrb	r2, [r7, #26]
 8001934:	7efb      	ldrb	r3, [r7, #27]
 8001936:	4293      	cmp	r3, r2
 8001938:	bf38      	it	cc
 800193a:	4613      	movcc	r3, r2
 800193c:	767b      	strb	r3, [r7, #25]
        const uint32_t copy_bits = (uint32_t)MIN(last_bit - src_offset, 8U - max_offset);
 800193e:	7e7b      	ldrb	r3, [r7, #25]
 8001940:	f1c3 0208 	rsb	r2, r3, #8
 8001944:	69f9      	ldr	r1, [r7, #28]
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	1acb      	subs	r3, r1, r3
 800194a:	4293      	cmp	r3, r2
 800194c:	bf28      	it	cs
 800194e:	4613      	movcs	r3, r2
 8001950:	617b      	str	r3, [r7, #20]
        const uint8_t src_data = (uint8_t)(((uint32_t)src[src_offset / 8U] << src_bit_offset) >> dst_bit_offset)&0xFF;

        dst[dst_offset / 8U] =
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask))&0xFF;
#else
        const uint8_t write_mask = (uint8_t)((uint8_t)(0xFF00U >> copy_bits) >> dst_bit_offset);
 8001952:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	fa22 f303 	lsr.w	r3, r2, r3
 800195c:	b2db      	uxtb	r3, r3
 800195e:	461a      	mov	r2, r3
 8001960:	7ebb      	ldrb	r3, [r7, #26]
 8001962:	fa42 f303 	asr.w	r3, r2, r3
 8001966:	74fb      	strb	r3, [r7, #19]
        const uint8_t src_data = (uint8_t)(((uint32_t)src[src_offset / 8U] << src_bit_offset) >> dst_bit_offset);
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	08db      	lsrs	r3, r3, #3
 800196c:	68fa      	ldr	r2, [r7, #12]
 800196e:	4413      	add	r3, r2
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	461a      	mov	r2, r3
 8001974:	7efb      	ldrb	r3, [r7, #27]
 8001976:	409a      	lsls	r2, r3
 8001978:	7ebb      	ldrb	r3, [r7, #26]
 800197a:	fa22 f303 	lsr.w	r3, r2, r3
 800197e:	74bb      	strb	r3, [r7, #18]

        dst[dst_offset / 8U] =
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask));
 8001980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001982:	08db      	lsrs	r3, r3, #3
 8001984:	683a      	ldr	r2, [r7, #0]
 8001986:	4413      	add	r3, r2
 8001988:	781a      	ldrb	r2, [r3, #0]
 800198a:	7cfb      	ldrb	r3, [r7, #19]
 800198c:	43db      	mvns	r3, r3
 800198e:	b2db      	uxtb	r3, r3
 8001990:	4013      	ands	r3, r2
 8001992:	b2d9      	uxtb	r1, r3
 8001994:	7cba      	ldrb	r2, [r7, #18]
 8001996:	7cfb      	ldrb	r3, [r7, #19]
 8001998:	4013      	ands	r3, r2
 800199a:	b2da      	uxtb	r2, r3
        dst[dst_offset / 8U] =
 800199c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800199e:	08db      	lsrs	r3, r3, #3
 80019a0:	6838      	ldr	r0, [r7, #0]
 80019a2:	4403      	add	r3, r0
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask));
 80019a4:	430a      	orrs	r2, r1
 80019a6:	b2d2      	uxtb	r2, r2
        dst[dst_offset / 8U] =
 80019a8:	701a      	strb	r2, [r3, #0]
#endif

        src_offset += copy_bits;
 80019aa:	68ba      	ldr	r2, [r7, #8]
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	4413      	add	r3, r2
 80019b0:	60bb      	str	r3, [r7, #8]
        dst_offset += copy_bits;
 80019b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	4413      	add	r3, r2
 80019b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (last_bit - src_offset)
 80019ba:	69fa      	ldr	r2, [r7, #28]
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	429a      	cmp	r2, r3
 80019c0:	d1ad      	bne.n	800191e <copyBitArray+0x3c>
    }
}
 80019c2:	bf00      	nop
 80019c4:	bf00      	nop
 80019c6:	3724      	adds	r7, #36	@ 0x24
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <isBigEndian>:

    return bit_length;
}

CANARD_INTERNAL bool isBigEndian(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
#else
        uint16_t a;
        uint8_t b[2];
#endif
    } u;
    u.a = 1;
 80019d6:	2301      	movs	r3, #1
 80019d8:	80bb      	strh	r3, [r7, #4]
    return u.b[1] == 1;                             // Some don't...
 80019da:	797b      	ldrb	r3, [r7, #5]
 80019dc:	2b01      	cmp	r3, #1
 80019de:	bf0c      	ite	eq
 80019e0:	2301      	moveq	r3, #1
 80019e2:	2300      	movne	r3, #0
 80019e4:	b2db      	uxtb	r3, r3
#endif
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	370c      	adds	r7, #12
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr

080019f2 <swapByteOrder>:

CANARD_INTERNAL void swapByteOrder(void* data, unsigned size)
{
 80019f2:	b480      	push	{r7}
 80019f4:	b087      	sub	sp, #28
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
 80019fa:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(data != NULL);

    uint8_t* const bytes = (uint8_t*) data;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	60fb      	str	r3, [r7, #12]

    size_t fwd = 0;
 8001a00:	2300      	movs	r3, #0
 8001a02:	617b      	str	r3, [r7, #20]
    size_t rev = size - 1;
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	3b01      	subs	r3, #1
 8001a08:	613b      	str	r3, [r7, #16]

    while (fwd < rev)
 8001a0a:	e017      	b.n	8001a3c <swapByteOrder+0x4a>
    {
        const uint8_t x = bytes[fwd];
 8001a0c:	68fa      	ldr	r2, [r7, #12]
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	4413      	add	r3, r2
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	72fb      	strb	r3, [r7, #11]
        bytes[fwd] = bytes[rev];
 8001a16:	68fa      	ldr	r2, [r7, #12]
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	441a      	add	r2, r3
 8001a1c:	68f9      	ldr	r1, [r7, #12]
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	440b      	add	r3, r1
 8001a22:	7812      	ldrb	r2, [r2, #0]
 8001a24:	701a      	strb	r2, [r3, #0]
        bytes[rev] = x;
 8001a26:	68fa      	ldr	r2, [r7, #12]
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	7afa      	ldrb	r2, [r7, #11]
 8001a2e:	701a      	strb	r2, [r3, #0]
        fwd++;
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	3301      	adds	r3, #1
 8001a34:	617b      	str	r3, [r7, #20]
        rev--;
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	3b01      	subs	r3, #1
 8001a3a:	613b      	str	r3, [r7, #16]
    while (fwd < rev)
 8001a3c:	697a      	ldr	r2, [r7, #20]
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d3e3      	bcc.n	8001a0c <swapByteOrder+0x1a>
    }
}
 8001a44:	bf00      	nop
 8001a46:	bf00      	nop
 8001a48:	371c      	adds	r7, #28
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <crcAddByte>:

/*
 * CRC functions
 */
CANARD_INTERNAL uint16_t crcAddByte(uint16_t crc_val, uint8_t byte)
{
 8001a52:	b480      	push	{r7}
 8001a54:	b085      	sub	sp, #20
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	4603      	mov	r3, r0
 8001a5a:	460a      	mov	r2, r1
 8001a5c:	80fb      	strh	r3, [r7, #6]
 8001a5e:	4613      	mov	r3, r2
 8001a60:	717b      	strb	r3, [r7, #5]
    crc_val ^= (uint16_t) ((uint16_t) (byte) << 8U);
 8001a62:	797b      	ldrb	r3, [r7, #5]
 8001a64:	b29b      	uxth	r3, r3
 8001a66:	021b      	lsls	r3, r3, #8
 8001a68:	b29a      	uxth	r2, r3
 8001a6a:	88fb      	ldrh	r3, [r7, #6]
 8001a6c:	4053      	eors	r3, r2
 8001a6e:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 8001a70:	2300      	movs	r3, #0
 8001a72:	73fb      	strb	r3, [r7, #15]
 8001a74:	e012      	b.n	8001a9c <crcAddByte+0x4a>
    {
        if (crc_val & 0x8000U)
 8001a76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	da08      	bge.n	8001a90 <crcAddByte+0x3e>
        {
            crc_val = (uint16_t) ((uint16_t) (crc_val << 1U) ^ 0x1021U);
 8001a7e:	88fb      	ldrh	r3, [r7, #6]
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8001a88:	f083 0301 	eor.w	r3, r3, #1
 8001a8c:	80fb      	strh	r3, [r7, #6]
 8001a8e:	e002      	b.n	8001a96 <crcAddByte+0x44>
        }
        else
        {
            crc_val = (uint16_t) (crc_val << 1U);
 8001a90:	88fb      	ldrh	r3, [r7, #6]
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 8001a96:	7bfb      	ldrb	r3, [r7, #15]
 8001a98:	3301      	adds	r3, #1
 8001a9a:	73fb      	strb	r3, [r7, #15]
 8001a9c:	7bfb      	ldrb	r3, [r7, #15]
 8001a9e:	2b07      	cmp	r3, #7
 8001aa0:	d9e9      	bls.n	8001a76 <crcAddByte+0x24>
        }
    }
    return crc_val;
 8001aa2:	88fb      	ldrh	r3, [r7, #6]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3714      	adds	r7, #20
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <crcAddSignature>:

CANARD_INTERNAL uint16_t crcAddSignature(uint16_t crc_val, uint64_t data_type_signature)
{
 8001ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ab2:	b087      	sub	sp, #28
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4601      	mov	r1, r0
 8001ab8:	e9c7 2300 	strd	r2, r3, [r7]
 8001abc:	460b      	mov	r3, r1
 8001abe:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	82fb      	strh	r3, [r7, #22]
 8001ac4:	e01b      	b.n	8001afe <crcAddSignature+0x4e>
    {
        crc_val = crcAddByte(crc_val, (uint8_t) (data_type_signature >> shift_val));
 8001ac6:	8af9      	ldrh	r1, [r7, #22]
 8001ac8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001acc:	f1c1 0620 	rsb	r6, r1, #32
 8001ad0:	f1a1 0020 	sub.w	r0, r1, #32
 8001ad4:	fa22 f401 	lsr.w	r4, r2, r1
 8001ad8:	fa03 f606 	lsl.w	r6, r3, r6
 8001adc:	4334      	orrs	r4, r6
 8001ade:	fa23 f000 	lsr.w	r0, r3, r0
 8001ae2:	4304      	orrs	r4, r0
 8001ae4:	fa23 f501 	lsr.w	r5, r3, r1
 8001ae8:	b2e2      	uxtb	r2, r4
 8001aea:	89fb      	ldrh	r3, [r7, #14]
 8001aec:	4611      	mov	r1, r2
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7ff ffaf 	bl	8001a52 <crcAddByte>
 8001af4:	4603      	mov	r3, r0
 8001af6:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 8001af8:	8afb      	ldrh	r3, [r7, #22]
 8001afa:	3308      	adds	r3, #8
 8001afc:	82fb      	strh	r3, [r7, #22]
 8001afe:	8afb      	ldrh	r3, [r7, #22]
 8001b00:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b02:	d9e0      	bls.n	8001ac6 <crcAddSignature+0x16>
    }
    return crc_val;
 8001b04:	89fb      	ldrh	r3, [r7, #14]
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	371c      	adds	r7, #28
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001b0e <crcAdd>:

CANARD_INTERNAL uint16_t crcAdd(uint16_t crc_val, const uint8_t* bytes, size_t len)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b084      	sub	sp, #16
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	4603      	mov	r3, r0
 8001b16:	60b9      	str	r1, [r7, #8]
 8001b18:	607a      	str	r2, [r7, #4]
 8001b1a:	81fb      	strh	r3, [r7, #14]
    while (len--)
 8001b1c:	e00a      	b.n	8001b34 <crcAdd+0x26>
    {
        crc_val = crcAddByte(crc_val, *bytes++);
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	1c5a      	adds	r2, r3, #1
 8001b22:	60ba      	str	r2, [r7, #8]
 8001b24:	781a      	ldrb	r2, [r3, #0]
 8001b26:	89fb      	ldrh	r3, [r7, #14]
 8001b28:	4611      	mov	r1, r2
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff ff91 	bl	8001a52 <crcAddByte>
 8001b30:	4603      	mov	r3, r0
 8001b32:	81fb      	strh	r3, [r7, #14]
    while (len--)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	1e5a      	subs	r2, r3, #1
 8001b38:	607a      	str	r2, [r7, #4]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d1ef      	bne.n	8001b1e <crcAdd+0x10>
    }
    return crc_val;
 8001b3e:	89fb      	ldrh	r3, [r7, #14]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <initPoolAllocator>:
 *  Pool Allocator functions
 */
CANARD_INTERNAL void initPoolAllocator(CanardPoolAllocator* allocator,
                                       void* buf,
                                       uint16_t buf_len)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b089      	sub	sp, #36	@ 0x24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	60f8      	str	r0, [r7, #12]
 8001b50:	60b9      	str	r1, [r7, #8]
 8001b52:	4613      	mov	r3, r2
 8001b54:	80fb      	strh	r3, [r7, #6]
    size_t current_index = 0;
 8001b56:	2300      	movs	r3, #0
 8001b58:	61fb      	str	r3, [r7, #28]
    CanardPoolAllocatorBlock *abuf = buf;
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	617b      	str	r3, [r7, #20]
    allocator->arena = buf;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	68ba      	ldr	r2, [r7, #8]
 8001b62:	611a      	str	r2, [r3, #16]
    CanardPoolAllocatorBlock** current_block = &(allocator->free_list);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	3304      	adds	r3, #4
 8001b68:	61bb      	str	r3, [r7, #24]
    while (current_index < buf_len)
 8001b6a:	e00b      	b.n	8001b84 <initPoolAllocator+0x3c>
    {
        *current_block = &abuf[current_index];
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	015b      	lsls	r3, r3, #5
 8001b70:	697a      	ldr	r2, [r7, #20]
 8001b72:	441a      	add	r2, r3
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	601a      	str	r2, [r3, #0]
        current_block = &((*current_block)->next);
 8001b78:	69bb      	ldr	r3, [r7, #24]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	61bb      	str	r3, [r7, #24]
        current_index++;
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	3301      	adds	r3, #1
 8001b82:	61fb      	str	r3, [r7, #28]
    while (current_index < buf_len)
 8001b84:	88fb      	ldrh	r3, [r7, #6]
 8001b86:	69fa      	ldr	r2, [r7, #28]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d3ef      	bcc.n	8001b6c <initPoolAllocator+0x24>
    }
    *current_block = NULL;
 8001b8c:	69bb      	ldr	r3, [r7, #24]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	601a      	str	r2, [r3, #0]

    allocator->statistics.capacity_blocks = buf_len;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	88fa      	ldrh	r2, [r7, #6]
 8001b96:	811a      	strh	r2, [r3, #8]
    allocator->statistics.current_usage_blocks = 0;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	815a      	strh	r2, [r3, #10]
    allocator->statistics.peak_usage_blocks = 0;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	819a      	strh	r2, [r3, #12]
    // user should initialize semaphore after the canardInit
    // or at first call of canard_allocate_sem_take
    allocator->semaphore = NULL;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	601a      	str	r2, [r3, #0]
}
 8001baa:	bf00      	nop
 8001bac:	3724      	adds	r7, #36	@ 0x24
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr

08001bb6 <allocateBlock>:

CANARD_INTERNAL void* allocateBlock(CanardPoolAllocator* allocator)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	b085      	sub	sp, #20
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_take(allocator);
#endif
    // Check if there are any blocks available in the free list.
    if (allocator->free_list == NULL)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d101      	bne.n	8001bca <allocateBlock+0x14>
    {
#if CANARD_ALLOCATE_SEM
        canard_allocate_sem_give(allocator);
#endif
        return NULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	e018      	b.n	8001bfc <allocateBlock+0x46>
    }

    // Take first available block and prepares next block for use.
    void* result = allocator->free_list;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	60fb      	str	r3, [r7, #12]
    allocator->free_list = allocator->free_list->next;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	605a      	str	r2, [r3, #4]

    // Update statistics
    allocator->statistics.current_usage_blocks++;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	895b      	ldrh	r3, [r3, #10]
 8001bde:	3301      	adds	r3, #1
 8001be0:	b29a      	uxth	r2, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	815a      	strh	r2, [r3, #10]
    if (allocator->statistics.peak_usage_blocks < allocator->statistics.current_usage_blocks)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	899a      	ldrh	r2, [r3, #12]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	895b      	ldrh	r3, [r3, #10]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d203      	bcs.n	8001bfa <allocateBlock+0x44>
    {
        allocator->statistics.peak_usage_blocks = allocator->statistics.current_usage_blocks;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	895a      	ldrh	r2, [r3, #10]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	819a      	strh	r2, [r3, #12]
    }
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_give(allocator);
#endif
    return result;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3714      	adds	r7, #20
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr

08001c08 <freeBlock>:

CANARD_INTERNAL void freeBlock(CanardPoolAllocator* allocator, void* p)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b085      	sub	sp, #20
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	6039      	str	r1, [r7, #0]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_take(allocator);
#endif
    CanardPoolAllocatorBlock* block = (CanardPoolAllocatorBlock*) p;
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	60fb      	str	r3, [r7, #12]

    block->next = allocator->free_list;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685a      	ldr	r2, [r3, #4]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	601a      	str	r2, [r3, #0]
    allocator->free_list = block;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	68fa      	ldr	r2, [r7, #12]
 8001c22:	605a      	str	r2, [r3, #4]

    CANARD_ASSERT(allocator->statistics.current_usage_blocks > 0);
    allocator->statistics.current_usage_blocks--;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	895b      	ldrh	r3, [r3, #10]
 8001c28:	3b01      	subs	r3, #1
 8001c2a:	b29a      	uxth	r2, r3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	815a      	strh	r2, [r3, #10]
#if CANARD_ALLOCATE_SEM
    canard_allocate_sem_give(allocator);
#endif
}
 8001c30:	bf00      	nop
 8001c32:	3714      	adds	r7, #20
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr
 8001c3c:	0000      	movs	r0, r0
	...

08001c40 <sendNodeStatus>:
static uint8_t hardwareID[16];

// === tx dronecan ===
// uavcan.protocol.nodestatus
static void sendNodeStatus(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b08e      	sub	sp, #56	@ 0x38
 8001c44:	af00      	add	r7, sp, #0
  nodeStatus.uptime_sec = HAL_GetTick() / 1000U;
 8001c46:	f000 fee7 	bl	8002a18 <HAL_GetTick>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	4a1a      	ldr	r2, [pc, #104]	@ (8001cb8 <sendNodeStatus+0x78>)
 8001c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c52:	099b      	lsrs	r3, r3, #6
 8001c54:	4a19      	ldr	r2, [pc, #100]	@ (8001cbc <sendNodeStatus+0x7c>)
 8001c56:	6013      	str	r3, [r2, #0]

  uint8_t txBuffer[UAVCAN_PROTOCOL_NODESTATUS_MAX_SIZE] = {0};
 8001c58:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	f8c3 2003 	str.w	r2, [r3, #3]
  uint32_t dataLength = uavcan_protocol_NodeStatus_encode(&nodeStatus, txBuffer);
 8001c64:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c68:	4619      	mov	r1, r3
 8001c6a:	4814      	ldr	r0, [pc, #80]	@ (8001cbc <sendNodeStatus+0x7c>)
 8001c6c:	f000 fe4a 	bl	8002904 <uavcan_protocol_NodeStatus_encode>
 8001c70:	6378      	str	r0, [r7, #52]	@ 0x34

  static uint8_t transferID = 0;
  CanardTxTransfer txFrame = {
 8001c72:	2302      	movs	r3, #2
 8001c74:	703b      	strb	r3, [r7, #0]
 8001c76:	a30e      	add	r3, pc, #56	@ (adr r3, 8001cb0 <sendNodeStatus+0x70>)
 8001c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c7c:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8001c80:	f240 1355 	movw	r3, #341	@ 0x155
 8001c84:	823b      	strh	r3, [r7, #16]
 8001c86:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc0 <sendNodeStatus+0x80>)
 8001c88:	617b      	str	r3, [r7, #20]
 8001c8a:	2318      	movs	r3, #24
 8001c8c:	763b      	strb	r3, [r7, #24]
 8001c8e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c92:	61fb      	str	r3, [r7, #28]
 8001c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	843b      	strh	r3, [r7, #32]
    &transferID,
    CANARD_TRANSFER_PRIORITY_LOW,
    txBuffer,
    dataLength
  };
  canardBroadcastObj(&canard, &txFrame);
 8001c9a:	463b      	mov	r3, r7
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4809      	ldr	r0, [pc, #36]	@ (8001cc4 <sendNodeStatus+0x84>)
 8001ca0:	f7fe fb72 	bl	8000388 <canardBroadcastObj>
}
 8001ca4:	bf00      	nop
 8001ca6:	3738      	adds	r7, #56	@ 0x38
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	f3af 8000 	nop.w
 8001cb0:	c1a7c6f1 	.word	0xc1a7c6f1
 8001cb4:	0f0868d0 	.word	0x0f0868d0
 8001cb8:	10624dd3 	.word	0x10624dd3
 8001cbc:	20000050 	.word	0x20000050
 8001cc0:	20000498 	.word	0x20000498
 8001cc4:	2000005c 	.word	0x2000005c

08001cc8 <handleGetNodeInfo>:
// TODO: QOL feature

// === rx dronecan ===
// uavcan.protocol.getnodeinfo
static void handleGetNodeInfo(CanardRxTransfer *transfer)
{
 8001cc8:	b5b0      	push	{r4, r5, r7, lr}
 8001cca:	f5ad 7d50 	sub.w	sp, sp, #832	@ 0x340
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001cd4:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8001cd8:	6018      	str	r0, [r3, #0]
  nodeStatus.uptime_sec = HAL_GetTick() / 1000U;
 8001cda:	f000 fe9d 	bl	8002a18 <HAL_GetTick>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	4a5f      	ldr	r2, [pc, #380]	@ (8001e60 <handleGetNodeInfo+0x198>)
 8001ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce6:	099b      	lsrs	r3, r3, #6
 8001ce8:	4a5e      	ldr	r2, [pc, #376]	@ (8001e64 <handleGetNodeInfo+0x19c>)
 8001cea:	6013      	str	r3, [r2, #0]

  struct uavcan_protocol_GetNodeInfoResponse nodeInfoRes = {0};
 8001cec:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001cf0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f44f 73c4 	mov.w	r3, #392	@ 0x188
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	f002 fe49 	bl	8004994 <memset>
  nodeInfoRes.status                                            = nodeStatus;
 8001d02:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001d06:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001d0a:	4a56      	ldr	r2, [pc, #344]	@ (8001e64 <handleGetNodeInfo+0x19c>)
 8001d0c:	ca07      	ldmia	r2, {r0, r1, r2}
 8001d0e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  nodeInfoRes.software_version.major                            = HARDWARE_MAJOR_VERSION;
 8001d12:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001d16:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001d1a:	2202      	movs	r2, #2
 8001d1c:	741a      	strb	r2, [r3, #16]
  nodeInfoRes.software_version.minor                            = HARDWARE_MINOR_VERSION;
 8001d1e:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001d22:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001d26:	2200      	movs	r2, #0
 8001d28:	745a      	strb	r2, [r3, #17]
  nodeInfoRes.software_version.optional_field_flags             = UAVCAN_PROTOCOL_SOFTWAREVERSION_OPTIONAL_FIELD_FLAG_VCS_COMMIT;
 8001d2a:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001d2e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001d32:	2201      	movs	r2, #1
 8001d34:	749a      	strb	r2, [r3, #18]
  nodeInfoRes.software_version.vcs_commit                       = COMMIT_HASH;
 8001d36:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001d3a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001d3e:	2200      	movs	r2, #0
 8001d40:	615a      	str	r2, [r3, #20]
  nodeInfoRes.hardware_version.major                            = HARDWARE_MAJOR_VERSION;
 8001d42:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001d46:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001d4a:	2202      	movs	r2, #2
 8001d4c:	f883 2020 	strb.w	r2, [r3, #32]
  nodeInfoRes.hardware_version.minor                            = HARDWARE_MINOR_VERSION;
 8001d50:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001d54:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001d58:	2200      	movs	r2, #0
 8001d5a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  nodeInfoRes.hardware_version.certificate_of_authenticity.len  = 0;
 8001d5e:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001d62:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  nodeInfoRes.name.len                                          = sizeof(CAN_NODE_NAME);
 8001d6c:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001d70:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001d74:	2208      	movs	r2, #8
 8001d76:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
  memcpy(nodeInfoRes.hardware_version.unique_id, hardwareID, 16);
 8001d7a:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001d7e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001d82:	4a39      	ldr	r2, [pc, #228]	@ (8001e68 <handleGetNodeInfo+0x1a0>)
 8001d84:	f103 0422 	add.w	r4, r3, #34	@ 0x22
 8001d88:	4615      	mov	r5, r2
 8001d8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d8c:	6020      	str	r0, [r4, #0]
 8001d8e:	6061      	str	r1, [r4, #4]
 8001d90:	60a2      	str	r2, [r4, #8]
 8001d92:	60e3      	str	r3, [r4, #12]
  strcpy((char*)nodeInfoRes.name.data, CAN_NODE_NAME);
 8001d94:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001d98:	f203 1333 	addw	r3, r3, #307	@ 0x133
 8001d9c:	4933      	ldr	r1, [pc, #204]	@ (8001e6c <handleGetNodeInfo+0x1a4>)
 8001d9e:	461a      	mov	r2, r3
 8001da0:	460b      	mov	r3, r1
 8001da2:	cb03      	ldmia	r3!, {r0, r1}
 8001da4:	6010      	str	r0, [r2, #0]
 8001da6:	6051      	str	r1, [r2, #4]

  uint8_t txBuffer[UAVCAN_PROTOCOL_GETNODEINFO_RESPONSE_MAX_SIZE] = {0};
 8001da8:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001dac:	f5a3 7343 	sub.w	r3, r3, #780	@ 0x30c
 8001db0:	4618      	mov	r0, r3
 8001db2:	f240 1379 	movw	r3, #377	@ 0x179
 8001db6:	461a      	mov	r2, r3
 8001db8:	2100      	movs	r1, #0
 8001dba:	f002 fdeb 	bl	8004994 <memset>
  uint32_t dataLength = uavcan_protocol_GetNodeInfoResponse_encode(&nodeInfoRes, txBuffer);
 8001dbe:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8001dc2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8001dc6:	4611      	mov	r1, r2
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f000 fd33 	bl	8002834 <uavcan_protocol_GetNodeInfoResponse_encode>
 8001dce:	f8c7 033c 	str.w	r0, [r7, #828]	@ 0x33c

  static uint8_t transferID = 0;
  CanardTxTransfer txFrame = {
 8001dd2:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001dd6:	f5a3 734e 	sub.w	r3, r3, #824	@ 0x338
 8001dda:	2200      	movs	r2, #0
 8001ddc:	701a      	strb	r2, [r3, #0]
 8001dde:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001de2:	f5a3 714e 	sub.w	r1, r3, #824	@ 0x338
 8001de6:	a31c      	add	r3, pc, #112	@ (adr r3, 8001e58 <handleGetNodeInfo+0x190>)
 8001de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dec:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8001df0:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001df4:	f5a3 734e 	sub.w	r3, r3, #824	@ 0x338
 8001df8:	2201      	movs	r2, #1
 8001dfa:	821a      	strh	r2, [r3, #16]
 8001dfc:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001e00:	f5a3 734e 	sub.w	r3, r3, #824	@ 0x338
 8001e04:	4a1a      	ldr	r2, [pc, #104]	@ (8001e70 <handleGetNodeInfo+0x1a8>)
 8001e06:	615a      	str	r2, [r3, #20]
 8001e08:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001e0c:	f5a3 734e 	sub.w	r3, r3, #824	@ 0x338
 8001e10:	2218      	movs	r2, #24
 8001e12:	761a      	strb	r2, [r3, #24]
 8001e14:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001e18:	f5a3 734e 	sub.w	r3, r3, #824	@ 0x338
 8001e1c:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8001e20:	61da      	str	r2, [r3, #28]
 8001e22:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8001e26:	b29a      	uxth	r2, r3
 8001e28:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001e2c:	f5a3 734e 	sub.w	r3, r3, #824	@ 0x338
 8001e30:	841a      	strh	r2, [r3, #32]
    &transferID,
    CANARD_TRANSFER_PRIORITY_LOW,
    txBuffer,
    dataLength
  };
  canardRequestOrRespondObj(&canard, transfer->source_node_id, &txFrame);
 8001e32:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001e36:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	7edb      	ldrb	r3, [r3, #27]
 8001e3e:	f107 0208 	add.w	r2, r7, #8
 8001e42:	4619      	mov	r1, r3
 8001e44:	480b      	ldr	r0, [pc, #44]	@ (8001e74 <handleGetNodeInfo+0x1ac>)
 8001e46:	f7fe fb7b 	bl	8000540 <canardRequestOrRespondObj>
}
 8001e4a:	bf00      	nop
 8001e4c:	f507 7750 	add.w	r7, r7, #832	@ 0x340
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bdb0      	pop	{r4, r5, r7, pc}
 8001e54:	f3af 8000 	nop.w
 8001e58:	21c46a9e 	.word	0x21c46a9e
 8001e5c:	ee468a81 	.word	0xee468a81
 8001e60:	10624dd3 	.word	0x10624dd3
 8001e64:	20000050 	.word	0x20000050
 8001e68:	20000488 	.word	0x20000488
 8001e6c:	08004a20 	.word	0x08004a20
 8001e70:	20000499 	.word	0x20000499
 8001e74:	2000005c 	.word	0x2000005c

08001e78 <handleArrayCommand>:

// uavcan.equipment.actuator.arraycommand
static void handleArrayCommand(CanardRxTransfer *transfer)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr
 8001e8c:	0000      	movs	r0, r0
	...

08001e90 <shouldAcceptTransfer>:

bool shouldAcceptTransfer(const CanardInstance* ins, uint64_t* crcSignature, uint16_t dataTypeID, CanardTransferType transferType, uint8_t srcNodeID)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b085      	sub	sp, #20
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	60b9      	str	r1, [r7, #8]
 8001e9a:	4611      	mov	r1, r2
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	80fb      	strh	r3, [r7, #6]
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	717b      	strb	r3, [r7, #5]
  if(transferType == CanardTransferTypeResponse)
 8001ea6:	797b      	ldrb	r3, [r7, #5]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d101      	bne.n	8001eb0 <shouldAcceptTransfer+0x20>
  {
    switch(dataTypeID)
    {
      default:
        return false;
 8001eac:	2300      	movs	r3, #0
 8001eae:	e04a      	b.n	8001f46 <shouldAcceptTransfer+0xb6>
    }
  }

  if(transferType == CanardTransferTypeRequest)
 8001eb0:	797b      	ldrb	r3, [r7, #5]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d117      	bne.n	8001ee6 <shouldAcceptTransfer+0x56>
  {
    switch(dataTypeID)
 8001eb6:	88fb      	ldrh	r3, [r7, #6]
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d002      	beq.n	8001ec2 <shouldAcceptTransfer+0x32>
 8001ebc:	2b28      	cmp	r3, #40	@ 0x28
 8001ebe:	d008      	beq.n	8001ed2 <shouldAcceptTransfer+0x42>
 8001ec0:	e00f      	b.n	8001ee2 <shouldAcceptTransfer+0x52>
    {
      case UAVCAN_PROTOCOL_GETNODEINFO_ID:
        *crcSignature = UAVCAN_PROTOCOL_GETNODEINFO_REQUEST_SIGNATURE;
 8001ec2:	68b9      	ldr	r1, [r7, #8]
 8001ec4:	a324      	add	r3, pc, #144	@ (adr r3, 8001f58 <shouldAcceptTransfer+0xc8>)
 8001ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eca:	e9c1 2300 	strd	r2, r3, [r1]
        return true;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e039      	b.n	8001f46 <shouldAcceptTransfer+0xb6>
      case UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_ID:
		  *crcSignature = UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_SIGNATURE;
 8001ed2:	68b9      	ldr	r1, [r7, #8]
 8001ed4:	a322      	add	r3, pc, #136	@ (adr r3, 8001f60 <shouldAcceptTransfer+0xd0>)
 8001ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eda:	e9c1 2300 	strd	r2, r3, [r1]
		  return true;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e031      	b.n	8001f46 <shouldAcceptTransfer+0xb6>
      default:
        return false;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	e02f      	b.n	8001f46 <shouldAcceptTransfer+0xb6>
    }
  }

  if(transferType == CanardTransferTypeBroadcast)
 8001ee6:	797b      	ldrb	r3, [r7, #5]
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d12b      	bne.n	8001f44 <shouldAcceptTransfer+0xb4>
  {
    switch(dataTypeID)
 8001eec:	88fb      	ldrh	r3, [r7, #6]
 8001eee:	f644 6227 	movw	r2, #20007	@ 0x4e27
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d00c      	beq.n	8001f10 <shouldAcceptTransfer+0x80>
 8001ef6:	f644 6227 	movw	r2, #20007	@ 0x4e27
 8001efa:	4293      	cmp	r3, r2
 8001efc:	dc20      	bgt.n	8001f40 <shouldAcceptTransfer+0xb0>
 8001efe:	f240 1255 	movw	r2, #341	@ 0x155
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d014      	beq.n	8001f30 <shouldAcceptTransfer+0xa0>
 8001f06:	f240 32f2 	movw	r2, #1010	@ 0x3f2
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d008      	beq.n	8001f20 <shouldAcceptTransfer+0x90>
 8001f0e:	e017      	b.n	8001f40 <shouldAcceptTransfer+0xb0>
    {
      case ARDUPILOT_INDICATION_NOTIFYSTATE_ID:
        *crcSignature = ARDUPILOT_INDICATION_NOTIFYSTATE_SIGNATURE;
 8001f10:	68b9      	ldr	r1, [r7, #8]
 8001f12:	a315      	add	r3, pc, #84	@ (adr r3, 8001f68 <shouldAcceptTransfer+0xd8>)
 8001f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f18:	e9c1 2300 	strd	r2, r3, [r1]
        return true;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e012      	b.n	8001f46 <shouldAcceptTransfer+0xb6>
      case UAVCAN_EQUIPMENT_ACTUATOR_ARRAYCOMMAND_ID:
        *crcSignature = UAVCAN_EQUIPMENT_ACTUATOR_ARRAYCOMMAND_SIGNATURE;
 8001f20:	68b9      	ldr	r1, [r7, #8]
 8001f22:	a313      	add	r3, pc, #76	@ (adr r3, 8001f70 <shouldAcceptTransfer+0xe0>)
 8001f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f28:	e9c1 2300 	strd	r2, r3, [r1]
        return true;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e00a      	b.n	8001f46 <shouldAcceptTransfer+0xb6>
      case UAVCAN_PROTOCOL_NODESTATUS_ID:
        *crcSignature = UAVCAN_PROTOCOL_NODESTATUS_SIGNATURE;
 8001f30:	68b9      	ldr	r1, [r7, #8]
 8001f32:	a311      	add	r3, pc, #68	@ (adr r3, 8001f78 <shouldAcceptTransfer+0xe8>)
 8001f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f38:	e9c1 2300 	strd	r2, r3, [r1]
        return true;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e002      	b.n	8001f46 <shouldAcceptTransfer+0xb6>
      default:
        return false;
 8001f40:	2300      	movs	r3, #0
 8001f42:	e000      	b.n	8001f46 <shouldAcceptTransfer+0xb6>
    }
  }

  return false;
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3714      	adds	r7, #20
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	f3af 8000 	nop.w
 8001f58:	21c46a9e 	.word	0x21c46a9e
 8001f5c:	ee468a81 	.word	0xee468a81
 8001f60:	72724126 	.word	0x72724126
 8001f64:	b7d725df 	.word	0xb7d725df
 8001f68:	1651fdec 	.word	0x1651fdec
 8001f6c:	631f2a9c 	.word	0x631f2a9c
 8001f70:	38ec3af3 	.word	0x38ec3af3
 8001f74:	d8a74862 	.word	0xd8a74862
 8001f78:	c1a7c6f1 	.word	0xc1a7c6f1
 8001f7c:	0f0868d0 	.word	0x0f0868d0

08001f80 <onTransferReceived>:

void onTransferReceived(CanardInstance* ins, CanardRxTransfer* transfer)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	6039      	str	r1, [r7, #0]
  if(transfer->transfer_type == CanardTransferTypeResponse)
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	7e1b      	ldrb	r3, [r3, #24]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d01d      	beq.n	8001fce <onTransferReceived+0x4e>
      default:
        return;
    }
  }

  if(transfer->transfer_type == CanardTransferTypeRequest)
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	7e1b      	ldrb	r3, [r3, #24]
 8001f96:	2b01      	cmp	r3, #1
 8001f98:	d10a      	bne.n	8001fb0 <onTransferReceived+0x30>
  {
    switch(transfer->data_type_id)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	8adb      	ldrh	r3, [r3, #22]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d002      	beq.n	8001fa8 <onTransferReceived+0x28>
 8001fa2:	2b28      	cmp	r3, #40	@ 0x28
 8001fa4:	d015      	beq.n	8001fd2 <onTransferReceived+0x52>
        handleGetNodeInfo(transfer);
        return;
      case UAVCAN_PROTOCOL_FILE_BEGINFIRMWAREUPDATE_ID:
    	  return;
      default:
        return;
 8001fa6:	e017      	b.n	8001fd8 <onTransferReceived+0x58>
        handleGetNodeInfo(transfer);
 8001fa8:	6838      	ldr	r0, [r7, #0]
 8001faa:	f7ff fe8d 	bl	8001cc8 <handleGetNodeInfo>
        return;
 8001fae:	e013      	b.n	8001fd8 <onTransferReceived+0x58>
    }
  }

  if(transfer->transfer_type == CanardTransferTypeBroadcast)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	7e1b      	ldrb	r3, [r3, #24]
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d10f      	bne.n	8001fd8 <onTransferReceived+0x58>
  {
    switch(transfer->data_type_id)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	8adb      	ldrh	r3, [r3, #22]
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	f240 33f2 	movw	r3, #1010	@ 0x3f2
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d107      	bne.n	8001fd6 <onTransferReceived+0x56>
    {
      case UAVCAN_EQUIPMENT_ACTUATOR_ARRAYCOMMAND_ID:
        handleArrayCommand(transfer);
 8001fc6:	6838      	ldr	r0, [r7, #0]
 8001fc8:	f7ff ff56 	bl	8001e78 <handleArrayCommand>
        return;
 8001fcc:	e004      	b.n	8001fd8 <onTransferReceived+0x58>
        return;
 8001fce:	bf00      	nop
 8001fd0:	e002      	b.n	8001fd8 <onTransferReceived+0x58>
    	  return;
 8001fd2:	bf00      	nop
 8001fd4:	e000      	b.n	8001fd8 <onTransferReceived+0x58>
      default:
        return;
 8001fd6:	bf00      	nop
    }
  }
}
 8001fd8:	3708      	adds	r7, #8
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
	...

08001fe0 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001fe0:	b5b0      	push	{r4, r5, r7, lr}
 8001fe2:	b090      	sub	sp, #64	@ 0x40
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  // receive HAL CAN packet
  CAN_RxHeaderTypeDef rxHeader = {0};
 8001fe8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
 8001ff0:	605a      	str	r2, [r3, #4]
 8001ff2:	609a      	str	r2, [r3, #8]
 8001ff4:	60da      	str	r2, [r3, #12]
 8001ff6:	611a      	str	r2, [r3, #16]
 8001ff8:	615a      	str	r2, [r3, #20]
 8001ffa:	619a      	str	r2, [r3, #24]
  uint8_t rxData[8] = {0};
 8001ffc:	f107 031c 	add.w	r3, r7, #28
 8002000:	2200      	movs	r2, #0
 8002002:	601a      	str	r2, [r3, #0]
 8002004:	605a      	str	r2, [r3, #4]

  if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData) == HAL_OK)
 8002006:	f107 031c 	add.w	r3, r7, #28
 800200a:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800200e:	2100      	movs	r1, #0
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f001 f83f 	bl	8003094 <HAL_CAN_GetRxMessage>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d105      	bne.n	8002028 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>
  {
    if(rxHeader.IDE != CAN_ID_EXT || rxHeader.RTR != CAN_RTR_DATA)
 800201c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800201e:	2b04      	cmp	r3, #4
 8002020:	d12d      	bne.n	800207e <HAL_CAN_RxFifo0MsgPendingCallback+0x9e>
 8002022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002024:	2b00      	cmp	r3, #0
 8002026:	d12a      	bne.n	800207e <HAL_CAN_RxFifo0MsgPendingCallback+0x9e>
      return;
    }
  }

  // create canard packet
  CanardCANFrame rxFrame = {0};
 8002028:	f107 030c 	add.w	r3, r7, #12
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	605a      	str	r2, [r3, #4]
 8002032:	609a      	str	r2, [r3, #8]
 8002034:	60da      	str	r2, [r3, #12]

  rxFrame.id = rxHeader.ExtId | CANARD_CAN_FRAME_EFF;
 8002036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002038:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800203c:	60fb      	str	r3, [r7, #12]
  rxFrame.data_len = rxHeader.DLC ;
 800203e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002040:	b2db      	uxtb	r3, r3
 8002042:	763b      	strb	r3, [r7, #24]
  rxFrame.iface_id = 0;
 8002044:	2300      	movs	r3, #0
 8002046:	767b      	strb	r3, [r7, #25]
  memcpy(rxFrame.data, rxData, rxHeader.DLC);
 8002048:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800204a:	f107 011c 	add.w	r1, r7, #28
 800204e:	f107 030c 	add.w	r3, r7, #12
 8002052:	3304      	adds	r3, #4
 8002054:	4618      	mov	r0, r3
 8002056:	f002 fcc9 	bl	80049ec <memcpy>

  canardHandleRxFrame(&canard, &rxFrame, HAL_GetTick() * 1000U);
 800205a:	f000 fcdd 	bl	8002a18 <HAL_GetTick>
 800205e:	4603      	mov	r3, r0
 8002060:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002064:	fb02 f303 	mul.w	r3, r2, r3
 8002068:	2200      	movs	r2, #0
 800206a:	461c      	mov	r4, r3
 800206c:	4615      	mov	r5, r2
 800206e:	f107 010c 	add.w	r1, r7, #12
 8002072:	4622      	mov	r2, r4
 8002074:	462b      	mov	r3, r5
 8002076:	4804      	ldr	r0, [pc, #16]	@ (8002088 <HAL_CAN_RxFifo0MsgPendingCallback+0xa8>)
 8002078:	f7fe fae4 	bl	8000644 <canardHandleRxFrame>
 800207c:	e000      	b.n	8002080 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>
      return;
 800207e:	bf00      	nop
}
 8002080:	3740      	adds	r7, #64	@ 0x40
 8002082:	46bd      	mov	sp, r7
 8002084:	bdb0      	pop	{r4, r5, r7, pc}
 8002086:	bf00      	nop
 8002088:	2000005c 	.word	0x2000005c

0800208c <initCAN>:

void initCAN(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b090      	sub	sp, #64	@ 0x40
 8002090:	af02      	add	r7, sp, #8
  // configure HAL CAN
  CAN_FilterTypeDef canfil;
  canfil.FilterBank = 0;
 8002092:	2300      	movs	r3, #0
 8002094:	627b      	str	r3, [r7, #36]	@ 0x24
  canfil.FilterMode = CAN_FILTERMODE_IDMASK;
 8002096:	2300      	movs	r3, #0
 8002098:	62bb      	str	r3, [r7, #40]	@ 0x28
  canfil.FilterFIFOAssignment = CAN_RX_FIFO0;
 800209a:	2300      	movs	r3, #0
 800209c:	623b      	str	r3, [r7, #32]
  canfil.FilterIdHigh = 0;
 800209e:	2300      	movs	r3, #0
 80020a0:	613b      	str	r3, [r7, #16]
  canfil.FilterIdLow = 0;
 80020a2:	2300      	movs	r3, #0
 80020a4:	617b      	str	r3, [r7, #20]
  canfil.FilterMaskIdHigh = 0;
 80020a6:	2300      	movs	r3, #0
 80020a8:	61bb      	str	r3, [r7, #24]
  canfil.FilterMaskIdLow = 0;
 80020aa:	2300      	movs	r3, #0
 80020ac:	61fb      	str	r3, [r7, #28]
  canfil.FilterScale = CAN_FILTERSCALE_32BIT;
 80020ae:	2301      	movs	r3, #1
 80020b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  canfil.FilterActivation = ENABLE;
 80020b2:	2301      	movs	r3, #1
 80020b4:	633b      	str	r3, [r7, #48]	@ 0x30
  canfil.SlaveStartFilterBank = 0;
 80020b6:	2300      	movs	r3, #0
 80020b8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_CAN_ConfigFilter(&hcan1, &canfil);
 80020ba:	f107 0310 	add.w	r3, r7, #16
 80020be:	4619      	mov	r1, r3
 80020c0:	4817      	ldr	r0, [pc, #92]	@ (8002120 <initCAN+0x94>)
 80020c2:	f000 fdd4 	bl	8002c6e <HAL_CAN_ConfigFilter>

  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80020c6:	2102      	movs	r1, #2
 80020c8:	4815      	ldr	r0, [pc, #84]	@ (8002120 <initCAN+0x94>)
 80020ca:	f001 f905 	bl	80032d8 <HAL_CAN_ActivateNotification>

  // configure Canard
  canardInit(&canard,
 80020ce:	2300      	movs	r3, #0
 80020d0:	9301      	str	r3, [sp, #4]
 80020d2:	4b14      	ldr	r3, [pc, #80]	@ (8002124 <initCAN+0x98>)
 80020d4:	9300      	str	r3, [sp, #0]
 80020d6:	4b14      	ldr	r3, [pc, #80]	@ (8002128 <initCAN+0x9c>)
 80020d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020dc:	4913      	ldr	r1, [pc, #76]	@ (800212c <initCAN+0xa0>)
 80020de:	4814      	ldr	r0, [pc, #80]	@ (8002130 <initCAN+0xa4>)
 80020e0:	f7fe f8f8 	bl	80002d4 <canardInit>
    onTransferReceived,
    shouldAcceptTransfer,
    NULL
  );

  canardSetLocalNodeID(&canard, CAN_NODE_ID);
 80020e4:	2145      	movs	r1, #69	@ 0x45
 80020e6:	4812      	ldr	r0, [pc, #72]	@ (8002130 <initCAN+0xa4>)
 80020e8:	f7fe f928 	bl	800033c <canardSetLocalNodeID>

  // set hardware id
  uint32_t tmpHID[] = {HAL_GetUIDw2(), HAL_GetUIDw1(), HAL_GetUIDw0()};
 80020ec:	f000 fcb8 	bl	8002a60 <HAL_GetUIDw2>
 80020f0:	4603      	mov	r3, r0
 80020f2:	607b      	str	r3, [r7, #4]
 80020f4:	f000 fca8 	bl	8002a48 <HAL_GetUIDw1>
 80020f8:	4603      	mov	r3, r0
 80020fa:	60bb      	str	r3, [r7, #8]
 80020fc:	f000 fc98 	bl	8002a30 <HAL_GetUIDw0>
 8002100:	4603      	mov	r3, r0
 8002102:	60fb      	str	r3, [r7, #12]
  memcpy(hardwareID + 4, tmpHID, 12);
 8002104:	480b      	ldr	r0, [pc, #44]	@ (8002134 <initCAN+0xa8>)
 8002106:	1d3b      	adds	r3, r7, #4
 8002108:	220c      	movs	r2, #12
 800210a:	4619      	mov	r1, r3
 800210c:	f002 fc6e 	bl	80049ec <memcpy>

  // start HAL driver
  HAL_CAN_Start(&hcan1);
 8002110:	4803      	ldr	r0, [pc, #12]	@ (8002120 <initCAN+0x94>)
 8002112:	f000 fe76 	bl	8002e02 <HAL_CAN_Start>
}
 8002116:	bf00      	nop
 8002118:	3738      	adds	r7, #56	@ 0x38
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	20000028 	.word	0x20000028
 8002124:	08001e91 	.word	0x08001e91
 8002128:	08001f81 	.word	0x08001f81
 800212c:	20000088 	.word	0x20000088
 8002130:	2000005c 	.word	0x2000005c
 8002134:	2000048c 	.word	0x2000048c

08002138 <sendCANTx>:

void sendCANTx(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b088      	sub	sp, #32
 800213c:	af00      	add	r7, sp, #0
  while(1)
  {
    CanardCANFrame* frame = canardPeekTxQueue(&canard);
 800213e:	481b      	ldr	r0, [pc, #108]	@ (80021ac <sendCANTx+0x74>)
 8002140:	f7fe fa57 	bl	80005f2 <canardPeekTxQueue>
 8002144:	61f8      	str	r0, [r7, #28]
    if(frame == NULL)
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d029      	beq.n	80021a0 <sendCANTx+0x68>
    {
      return;
    }

    if(HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) > 0)
 800214c:	4818      	ldr	r0, [pc, #96]	@ (80021b0 <sendCANTx+0x78>)
 800214e:	f000 ff6c 	bl	800302a <HAL_CAN_GetTxMailboxesFreeLevel>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d025      	beq.n	80021a4 <sendCANTx+0x6c>
    {
      CAN_TxHeaderTypeDef txHeader = {0};
 8002158:	1d3b      	adds	r3, r7, #4
 800215a:	2200      	movs	r2, #0
 800215c:	601a      	str	r2, [r3, #0]
 800215e:	605a      	str	r2, [r3, #4]
 8002160:	609a      	str	r2, [r3, #8]
 8002162:	60da      	str	r2, [r3, #12]
 8002164:	611a      	str	r2, [r3, #16]
 8002166:	615a      	str	r2, [r3, #20]
      txHeader.ExtId = frame->id & 0x1FFFFFFF;
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8002170:	60bb      	str	r3, [r7, #8]
      txHeader.IDE = CAN_ID_EXT;
 8002172:	2304      	movs	r3, #4
 8002174:	60fb      	str	r3, [r7, #12]
      txHeader.RTR = CAN_RTR_DATA;
 8002176:	2300      	movs	r3, #0
 8002178:	613b      	str	r3, [r7, #16]
      txHeader.DLC = frame->data_len;
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	7b1b      	ldrb	r3, [r3, #12]
 800217e:	617b      	str	r3, [r7, #20]

      uint32_t txMailboxUsed = 0;
 8002180:	2300      	movs	r3, #0
 8002182:	603b      	str	r3, [r7, #0]
      if(HAL_CAN_AddTxMessage(&hcan1, &txHeader, frame->data, &txMailboxUsed) == HAL_OK)
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	1d1a      	adds	r2, r3, #4
 8002188:	463b      	mov	r3, r7
 800218a:	1d39      	adds	r1, r7, #4
 800218c:	4808      	ldr	r0, [pc, #32]	@ (80021b0 <sendCANTx+0x78>)
 800218e:	f000 fe7c 	bl	8002e8a <HAL_CAN_AddTxMessage>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d1d2      	bne.n	800213e <sendCANTx+0x6>
      {
        canardPopTxQueue(&canard);
 8002198:	4804      	ldr	r0, [pc, #16]	@ (80021ac <sendCANTx+0x74>)
 800219a:	f7fe fa3d 	bl	8000618 <canardPopTxQueue>
  {
 800219e:	e7ce      	b.n	800213e <sendCANTx+0x6>
      return;
 80021a0:	bf00      	nop
 80021a2:	e000      	b.n	80021a6 <sendCANTx+0x6e>
      }
    }
    else
    {
      return;
 80021a4:	bf00      	nop
    }
  }
}
 80021a6:	3720      	adds	r7, #32
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	2000005c 	.word	0x2000005c
 80021b0:	20000028 	.word	0x20000028

080021b4 <periodicCANTasks>:

void periodicCANTasks(void)
{
 80021b4:	b5b0      	push	{r4, r5, r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  static uint32_t nextRunTime = 0;

  if(HAL_GetTick() >= nextRunTime)
 80021b8:	f000 fc2e 	bl	8002a18 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	4b0e      	ldr	r3, [pc, #56]	@ (80021f8 <periodicCANTasks+0x44>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d316      	bcc.n	80021f4 <periodicCANTasks+0x40>
  {
    nextRunTime += 1000U;
 80021c6:	4b0c      	ldr	r3, [pc, #48]	@ (80021f8 <periodicCANTasks+0x44>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80021ce:	4a0a      	ldr	r2, [pc, #40]	@ (80021f8 <periodicCANTasks+0x44>)
 80021d0:	6013      	str	r3, [r2, #0]

    canardCleanupStaleTransfers(&canard, HAL_GetTick() * 1000U);
 80021d2:	f000 fc21 	bl	8002a18 <HAL_GetTick>
 80021d6:	4603      	mov	r3, r0
 80021d8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80021dc:	fb02 f303 	mul.w	r3, r2, r3
 80021e0:	2200      	movs	r2, #0
 80021e2:	461c      	mov	r4, r3
 80021e4:	4615      	mov	r5, r2
 80021e6:	4622      	mov	r2, r4
 80021e8:	462b      	mov	r3, r5
 80021ea:	4804      	ldr	r0, [pc, #16]	@ (80021fc <periodicCANTasks+0x48>)
 80021ec:	f7fe fdc8 	bl	8000d80 <canardCleanupStaleTransfers>
    sendNodeStatus();
 80021f0:	f7ff fd26 	bl	8001c40 <sendNodeStatus>
  }
}
 80021f4:	bf00      	nop
 80021f6:	bdb0      	pop	{r4, r5, r7, pc}
 80021f8:	2000049c 	.word	0x2000049c
 80021fc:	2000005c 	.word	0x2000005c

08002200 <MX_GPIO_Init>:
        * EXTI
     PA2   ------> USART2_TX
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b08a      	sub	sp, #40	@ 0x28
 8002204:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002206:	f107 0314 	add.w	r3, r7, #20
 800220a:	2200      	movs	r2, #0
 800220c:	601a      	str	r2, [r3, #0]
 800220e:	605a      	str	r2, [r3, #4]
 8002210:	609a      	str	r2, [r3, #8]
 8002212:	60da      	str	r2, [r3, #12]
 8002214:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002216:	4b45      	ldr	r3, [pc, #276]	@ (800232c <MX_GPIO_Init+0x12c>)
 8002218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800221a:	4a44      	ldr	r2, [pc, #272]	@ (800232c <MX_GPIO_Init+0x12c>)
 800221c:	f043 0304 	orr.w	r3, r3, #4
 8002220:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002222:	4b42      	ldr	r3, [pc, #264]	@ (800232c <MX_GPIO_Init+0x12c>)
 8002224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002226:	f003 0304 	and.w	r3, r3, #4
 800222a:	613b      	str	r3, [r7, #16]
 800222c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800222e:	4b3f      	ldr	r3, [pc, #252]	@ (800232c <MX_GPIO_Init+0x12c>)
 8002230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002232:	4a3e      	ldr	r2, [pc, #248]	@ (800232c <MX_GPIO_Init+0x12c>)
 8002234:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002238:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800223a:	4b3c      	ldr	r3, [pc, #240]	@ (800232c <MX_GPIO_Init+0x12c>)
 800223c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800223e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002242:	60fb      	str	r3, [r7, #12]
 8002244:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002246:	4b39      	ldr	r3, [pc, #228]	@ (800232c <MX_GPIO_Init+0x12c>)
 8002248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800224a:	4a38      	ldr	r2, [pc, #224]	@ (800232c <MX_GPIO_Init+0x12c>)
 800224c:	f043 0301 	orr.w	r3, r3, #1
 8002250:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002252:	4b36      	ldr	r3, [pc, #216]	@ (800232c <MX_GPIO_Init+0x12c>)
 8002254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002256:	f003 0301 	and.w	r3, r3, #1
 800225a:	60bb      	str	r3, [r7, #8]
 800225c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800225e:	4b33      	ldr	r3, [pc, #204]	@ (800232c <MX_GPIO_Init+0x12c>)
 8002260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002262:	4a32      	ldr	r2, [pc, #200]	@ (800232c <MX_GPIO_Init+0x12c>)
 8002264:	f043 0302 	orr.w	r3, r3, #2
 8002268:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800226a:	4b30      	ldr	r3, [pc, #192]	@ (800232c <MX_GPIO_Init+0x12c>)
 800226c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800226e:	f003 0302 	and.w	r3, r3, #2
 8002272:	607b      	str	r3, [r7, #4]
 8002274:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 8002276:	2200      	movs	r2, #0
 8002278:	21b0      	movs	r1, #176	@ 0xb0
 800227a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800227e:	f001 fd0d 	bl	8003c9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8002282:	2200      	movs	r2, #0
 8002284:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002288:	4829      	ldr	r0, [pc, #164]	@ (8002330 <MX_GPIO_Init+0x130>)
 800228a:	f001 fd07 	bl	8003c9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800228e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002292:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002294:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002298:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229a:	2300      	movs	r3, #0
 800229c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800229e:	f107 0314 	add.w	r3, r7, #20
 80022a2:	4619      	mov	r1, r3
 80022a4:	4823      	ldr	r0, [pc, #140]	@ (8002334 <MX_GPIO_Init+0x134>)
 80022a6:	f001 fb7f 	bl	80039a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80022aa:	230c      	movs	r3, #12
 80022ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ae:	2302      	movs	r3, #2
 80022b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b2:	2300      	movs	r3, #0
 80022b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022b6:	2303      	movs	r3, #3
 80022b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022ba:	2307      	movs	r3, #7
 80022bc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022be:	f107 0314 	add.w	r3, r7, #20
 80022c2:	4619      	mov	r1, r3
 80022c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022c8:	f001 fb6e 	bl	80039a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin;
 80022cc:	23b0      	movs	r3, #176	@ 0xb0
 80022ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022d0:	2301      	movs	r3, #1
 80022d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d4:	2300      	movs	r3, #0
 80022d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d8:	2300      	movs	r3, #0
 80022da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022dc:	f107 0314 	add.w	r3, r7, #20
 80022e0:	4619      	mov	r1, r3
 80022e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022e6:	f001 fb5f 	bl	80039a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 80022ea:	2340      	movs	r3, #64	@ 0x40
 80022ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022ee:	2300      	movs	r3, #0
 80022f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022f2:	2301      	movs	r3, #1
 80022f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 80022f6:	f107 0314 	add.w	r3, r7, #20
 80022fa:	4619      	mov	r1, r3
 80022fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002300:	f001 fb52 	bl	80039a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD4_Pin;
 8002304:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002308:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800230a:	2301      	movs	r3, #1
 800230c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230e:	2300      	movs	r3, #0
 8002310:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002312:	2300      	movs	r3, #0
 8002314:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8002316:	f107 0314 	add.w	r3, r7, #20
 800231a:	4619      	mov	r1, r3
 800231c:	4804      	ldr	r0, [pc, #16]	@ (8002330 <MX_GPIO_Init+0x130>)
 800231e:	f001 fb43 	bl	80039a8 <HAL_GPIO_Init>

}
 8002322:	bf00      	nop
 8002324:	3728      	adds	r7, #40	@ 0x28
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	40021000 	.word	0x40021000
 8002330:	48000400 	.word	0x48000400
 8002334:	48000800 	.word	0x48000800

08002338 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	nodeStatus.health = UAVCAN_PROTOCOL_NODESTATUS_HEALTH_OK;
 800233c:	4b0f      	ldr	r3, [pc, #60]	@ (800237c <main+0x44>)
 800233e:	2200      	movs	r2, #0
 8002340:	711a      	strb	r2, [r3, #4]
	  nodeStatus.mode = UAVCAN_PROTOCOL_NODESTATUS_MODE_INITIALIZATION;
 8002342:	4b0e      	ldr	r3, [pc, #56]	@ (800237c <main+0x44>)
 8002344:	2201      	movs	r2, #1
 8002346:	715a      	strb	r2, [r3, #5]
	  nodeStatus.sub_mode = 0;
 8002348:	4b0c      	ldr	r3, [pc, #48]	@ (800237c <main+0x44>)
 800234a:	2200      	movs	r2, #0
 800234c:	719a      	strb	r2, [r3, #6]
	  nodeStatus.vendor_specific_status_code = 0;
 800234e:	4b0b      	ldr	r3, [pc, #44]	@ (800237c <main+0x44>)
 8002350:	2200      	movs	r2, #0
 8002352:	811a      	strh	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002354:	f000 faf0 	bl	8002938 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002358:	f000 f812 	bl	8002380 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800235c:	f7ff ff50 	bl	8002200 <MX_GPIO_Init>
  MX_CAN1_Init();
 8002360:	f7fd ff36 	bl	80001d0 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  initCAN();
 8002364:	f7ff fe92 	bl	800208c <initCAN>

   nodeStatus.mode = UAVCAN_PROTOCOL_NODESTATUS_MODE_OPERATIONAL;
 8002368:	4b04      	ldr	r3, [pc, #16]	@ (800237c <main+0x44>)
 800236a:	2200      	movs	r2, #0
 800236c:	715a      	strb	r2, [r3, #5]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  sendCANTx();
 800236e:	f7ff fee3 	bl	8002138 <sendCANTx>
	  periodicCANTasks();
 8002372:	f7ff ff1f 	bl	80021b4 <periodicCANTasks>
	  sendCANTx();
 8002376:	bf00      	nop
 8002378:	e7f9      	b.n	800236e <main+0x36>
 800237a:	bf00      	nop
 800237c:	20000050 	.word	0x20000050

08002380 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b096      	sub	sp, #88	@ 0x58
 8002384:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002386:	f107 0314 	add.w	r3, r7, #20
 800238a:	2244      	movs	r2, #68	@ 0x44
 800238c:	2100      	movs	r1, #0
 800238e:	4618      	mov	r0, r3
 8002390:	f002 fb00 	bl	8004994 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002394:	463b      	mov	r3, r7
 8002396:	2200      	movs	r2, #0
 8002398:	601a      	str	r2, [r3, #0]
 800239a:	605a      	str	r2, [r3, #4]
 800239c:	609a      	str	r2, [r3, #8]
 800239e:	60da      	str	r2, [r3, #12]
 80023a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80023a2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80023a6:	f001 fc9f 	bl	8003ce8 <HAL_PWREx_ControlVoltageScaling>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d001      	beq.n	80023b4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80023b0:	f000 f837 	bl	8002422 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80023b4:	2302      	movs	r3, #2
 80023b6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023bc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023be:	2310      	movs	r3, #16
 80023c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023c2:	2302      	movs	r3, #2
 80023c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80023c6:	2302      	movs	r3, #2
 80023c8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80023ca:	2301      	movs	r3, #1
 80023cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80023ce:	230a      	movs	r3, #10
 80023d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80023d2:	2307      	movs	r3, #7
 80023d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80023d6:	2302      	movs	r3, #2
 80023d8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80023da:	2302      	movs	r3, #2
 80023dc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023de:	f107 0314 	add.w	r3, r7, #20
 80023e2:	4618      	mov	r0, r3
 80023e4:	f001 fcd6 	bl	8003d94 <HAL_RCC_OscConfig>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80023ee:	f000 f818 	bl	8002422 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023f2:	230f      	movs	r3, #15
 80023f4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023f6:	2303      	movs	r3, #3
 80023f8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023fa:	2300      	movs	r3, #0
 80023fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80023fe:	2300      	movs	r3, #0
 8002400:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002402:	2300      	movs	r3, #0
 8002404:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002406:	463b      	mov	r3, r7
 8002408:	2104      	movs	r1, #4
 800240a:	4618      	mov	r0, r3
 800240c:	f002 f8d6 	bl	80045bc <HAL_RCC_ClockConfig>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002416:	f000 f804 	bl	8002422 <Error_Handler>
  }
}
 800241a:	bf00      	nop
 800241c:	3758      	adds	r7, #88	@ 0x58
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002422:	b480      	push	{r7}
 8002424:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002426:	b672      	cpsid	i
}
 8002428:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800242a:	bf00      	nop
 800242c:	e7fd      	b.n	800242a <Error_Handler+0x8>
	...

08002430 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002436:	4b0f      	ldr	r3, [pc, #60]	@ (8002474 <HAL_MspInit+0x44>)
 8002438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800243a:	4a0e      	ldr	r2, [pc, #56]	@ (8002474 <HAL_MspInit+0x44>)
 800243c:	f043 0301 	orr.w	r3, r3, #1
 8002440:	6613      	str	r3, [r2, #96]	@ 0x60
 8002442:	4b0c      	ldr	r3, [pc, #48]	@ (8002474 <HAL_MspInit+0x44>)
 8002444:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	607b      	str	r3, [r7, #4]
 800244c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800244e:	4b09      	ldr	r3, [pc, #36]	@ (8002474 <HAL_MspInit+0x44>)
 8002450:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002452:	4a08      	ldr	r2, [pc, #32]	@ (8002474 <HAL_MspInit+0x44>)
 8002454:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002458:	6593      	str	r3, [r2, #88]	@ 0x58
 800245a:	4b06      	ldr	r3, [pc, #24]	@ (8002474 <HAL_MspInit+0x44>)
 800245c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800245e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002462:	603b      	str	r3, [r7, #0]
 8002464:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002466:	bf00      	nop
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	40021000 	.word	0x40021000

08002478 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800247c:	bf00      	nop
 800247e:	e7fd      	b.n	800247c <NMI_Handler+0x4>

08002480 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002484:	bf00      	nop
 8002486:	e7fd      	b.n	8002484 <HardFault_Handler+0x4>

08002488 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800248c:	bf00      	nop
 800248e:	e7fd      	b.n	800248c <MemManage_Handler+0x4>

08002490 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002494:	bf00      	nop
 8002496:	e7fd      	b.n	8002494 <BusFault_Handler+0x4>

08002498 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800249c:	bf00      	nop
 800249e:	e7fd      	b.n	800249c <UsageFault_Handler+0x4>

080024a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024a4:	bf00      	nop
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr

080024ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024ae:	b480      	push	{r7}
 80024b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024b2:	bf00      	nop
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024c0:	bf00      	nop
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr

080024ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024ca:	b580      	push	{r7, lr}
 80024cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024ce:	f000 fa8f 	bl	80029f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024d2:	bf00      	nop
 80024d4:	bd80      	pop	{r7, pc}
	...

080024d8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80024dc:	4802      	ldr	r0, [pc, #8]	@ (80024e8 <CAN1_RX0_IRQHandler+0x10>)
 80024de:	f000 ff21 	bl	8003324 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80024e2:	bf00      	nop
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	20000028 	.word	0x20000028

080024ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80024f0:	4b06      	ldr	r3, [pc, #24]	@ (800250c <SystemInit+0x20>)
 80024f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024f6:	4a05      	ldr	r2, [pc, #20]	@ (800250c <SystemInit+0x20>)
 80024f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002500:	bf00      	nop
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	e000ed00 	.word	0xe000ed00

08002510 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002510:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002548 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002514:	f7ff ffea 	bl	80024ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002518:	480c      	ldr	r0, [pc, #48]	@ (800254c <LoopForever+0x6>)
  ldr r1, =_edata
 800251a:	490d      	ldr	r1, [pc, #52]	@ (8002550 <LoopForever+0xa>)
  ldr r2, =_sidata
 800251c:	4a0d      	ldr	r2, [pc, #52]	@ (8002554 <LoopForever+0xe>)
  movs r3, #0
 800251e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002520:	e002      	b.n	8002528 <LoopCopyDataInit>

08002522 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002522:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002524:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002526:	3304      	adds	r3, #4

08002528 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002528:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800252a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800252c:	d3f9      	bcc.n	8002522 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800252e:	4a0a      	ldr	r2, [pc, #40]	@ (8002558 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002530:	4c0a      	ldr	r4, [pc, #40]	@ (800255c <LoopForever+0x16>)
  movs r3, #0
 8002532:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002534:	e001      	b.n	800253a <LoopFillZerobss>

08002536 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002536:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002538:	3204      	adds	r2, #4

0800253a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800253a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800253c:	d3fb      	bcc.n	8002536 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800253e:	f002 fa31 	bl	80049a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002542:	f7ff fef9 	bl	8002338 <main>

08002546 <LoopForever>:

LoopForever:
    b LoopForever
 8002546:	e7fe      	b.n	8002546 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002548:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 800254c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002550:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002554:	08004a74 	.word	0x08004a74
  ldr r2, =_sbss
 8002558:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800255c:	200004a4 	.word	0x200004a4

08002560 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002560:	e7fe      	b.n	8002560 <ADC1_IRQHandler>

08002562 <_uavcan_protocol_HardwareVersion_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_HardwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_HardwareVersion* msg, bool tao);
static inline bool _uavcan_protocol_HardwareVersion_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_HardwareVersion* msg, bool tao);
void _uavcan_protocol_HardwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_HardwareVersion* msg, bool tao) {
 8002562:	b580      	push	{r7, lr}
 8002564:	b088      	sub	sp, #32
 8002566:	af00      	add	r7, sp, #0
 8002568:	60f8      	str	r0, [r7, #12]
 800256a:	60b9      	str	r1, [r7, #8]
 800256c:	607a      	str	r2, [r7, #4]
 800256e:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->major);
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	6819      	ldr	r1, [r3, #0]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2208      	movs	r2, #8
 8002578:	68f8      	ldr	r0, [r7, #12]
 800257a:	f7fe fc6d 	bl	8000e58 <canardEncodeScalar>

    *bit_ofs += 8;
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f103 0208 	add.w	r2, r3, #8
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->minor);
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	6819      	ldr	r1, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	3301      	adds	r3, #1
 8002592:	2208      	movs	r2, #8
 8002594:	68f8      	ldr	r0, [r7, #12]
 8002596:	f7fe fc5f 	bl	8000e58 <canardEncodeScalar>

    *bit_ofs += 8;
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f103 0208 	add.w	r2, r3, #8
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	601a      	str	r2, [r3, #0]





    for (size_t i=0; i < 16; i++) {
 80025a6:	2300      	movs	r3, #0
 80025a8:	61fb      	str	r3, [r7, #28]
 80025aa:	e012      	b.n	80025d2 <_uavcan_protocol_HardwareVersion_encode+0x70>




        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->unique_id[i]);
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	6819      	ldr	r1, [r3, #0]
 80025b0:	687a      	ldr	r2, [r7, #4]
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	4413      	add	r3, r2
 80025b6:	3302      	adds	r3, #2
 80025b8:	2208      	movs	r2, #8
 80025ba:	68f8      	ldr	r0, [r7, #12]
 80025bc:	f7fe fc4c 	bl	8000e58 <canardEncodeScalar>

        *bit_ofs += 8;
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f103 0208 	add.w	r2, r3, #8
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < 16; i++) {
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	3301      	adds	r3, #1
 80025d0:	61fb      	str	r3, [r7, #28]
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	2b0f      	cmp	r3, #15
 80025d6:	d9e9      	bls.n	80025ac <_uavcan_protocol_HardwareVersion_encode+0x4a>





    if (!tao) {
 80025d8:	78fb      	ldrb	r3, [r7, #3]
 80025da:	f083 0301 	eor.w	r3, r3, #1
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d00d      	beq.n	8002600 <_uavcan_protocol_HardwareVersion_encode+0x9e>


        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->certificate_of_authenticity.len);
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	6819      	ldr	r1, [r3, #0]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	3312      	adds	r3, #18
 80025ec:	2208      	movs	r2, #8
 80025ee:	68f8      	ldr	r0, [r7, #12]
 80025f0:	f7fe fc32 	bl	8000e58 <canardEncodeScalar>
        *bit_ofs += 8;
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f103 0208 	add.w	r2, r3, #8
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	601a      	str	r2, [r3, #0]

    }

#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wtype-limits"
    const size_t certificate_of_authenticity_len = msg->certificate_of_authenticity.len > 255 ? 255 : msg->certificate_of_authenticity.len;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	7c9b      	ldrb	r3, [r3, #18]
 8002604:	617b      	str	r3, [r7, #20]
#pragma GCC diagnostic pop
    for (size_t i=0; i < certificate_of_authenticity_len; i++) {
 8002606:	2300      	movs	r3, #0
 8002608:	61bb      	str	r3, [r7, #24]
 800260a:	e013      	b.n	8002634 <_uavcan_protocol_HardwareVersion_encode+0xd2>




        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->certificate_of_authenticity.data[i]);
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	6819      	ldr	r1, [r3, #0]
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	3310      	adds	r3, #16
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	4413      	add	r3, r2
 8002618:	3303      	adds	r3, #3
 800261a:	2208      	movs	r2, #8
 800261c:	68f8      	ldr	r0, [r7, #12]
 800261e:	f7fe fc1b 	bl	8000e58 <canardEncodeScalar>

        *bit_ofs += 8;
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f103 0208 	add.w	r2, r3, #8
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < certificate_of_authenticity_len; i++) {
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	3301      	adds	r3, #1
 8002632:	61bb      	str	r3, [r7, #24]
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	429a      	cmp	r2, r3
 800263a:	d3e7      	bcc.n	800260c <_uavcan_protocol_HardwareVersion_encode+0xaa>





}
 800263c:	bf00      	nop
 800263e:	bf00      	nop
 8002640:	3720      	adds	r7, #32
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <_uavcan_protocol_NodeStatus_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao);
static inline bool _uavcan_protocol_NodeStatus_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao);
void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao) {
 8002646:	b580      	push	{r7, lr}
 8002648:	b084      	sub	sp, #16
 800264a:	af00      	add	r7, sp, #0
 800264c:	60f8      	str	r0, [r7, #12]
 800264e:	60b9      	str	r1, [r7, #8]
 8002650:	607a      	str	r2, [r7, #4]
 8002652:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 32, &msg->uptime_sec);
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	6819      	ldr	r1, [r3, #0]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2220      	movs	r2, #32
 800265c:	68f8      	ldr	r0, [r7, #12]
 800265e:	f7fe fbfb 	bl	8000e58 <canardEncodeScalar>

    *bit_ofs += 32;
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f103 0220 	add.w	r2, r3, #32
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 2, &msg->health);
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	6819      	ldr	r1, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	3304      	adds	r3, #4
 8002676:	2202      	movs	r2, #2
 8002678:	68f8      	ldr	r0, [r7, #12]
 800267a:	f7fe fbed 	bl	8000e58 <canardEncodeScalar>

    *bit_ofs += 2;
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	1c9a      	adds	r2, r3, #2
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->mode);
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	6819      	ldr	r1, [r3, #0]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	3305      	adds	r3, #5
 8002690:	2203      	movs	r2, #3
 8002692:	68f8      	ldr	r0, [r7, #12]
 8002694:	f7fe fbe0 	bl	8000e58 <canardEncodeScalar>

    *bit_ofs += 3;
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	1cda      	adds	r2, r3, #3
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->sub_mode);
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	6819      	ldr	r1, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	3306      	adds	r3, #6
 80026aa:	2203      	movs	r2, #3
 80026ac:	68f8      	ldr	r0, [r7, #12]
 80026ae:	f7fe fbd3 	bl	8000e58 <canardEncodeScalar>

    *bit_ofs += 3;
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	1cda      	adds	r2, r3, #3
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 16, &msg->vendor_specific_status_code);
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	6819      	ldr	r1, [r3, #0]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	3308      	adds	r3, #8
 80026c4:	2210      	movs	r2, #16
 80026c6:	68f8      	ldr	r0, [r7, #12]
 80026c8:	f7fe fbc6 	bl	8000e58 <canardEncodeScalar>

    *bit_ofs += 16;
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f103 0210 	add.w	r2, r3, #16
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	601a      	str	r2, [r3, #0]





}
 80026d8:	bf00      	nop
 80026da:	3710      	adds	r7, #16
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <_uavcan_protocol_SoftwareVersion_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_SoftwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_SoftwareVersion* msg, bool tao);
static inline bool _uavcan_protocol_SoftwareVersion_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_SoftwareVersion* msg, bool tao);
void _uavcan_protocol_SoftwareVersion_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_SoftwareVersion* msg, bool tao) {
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
 80026ec:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->major);
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	6819      	ldr	r1, [r3, #0]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2208      	movs	r2, #8
 80026f6:	68f8      	ldr	r0, [r7, #12]
 80026f8:	f7fe fbae 	bl	8000e58 <canardEncodeScalar>

    *bit_ofs += 8;
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f103 0208 	add.w	r2, r3, #8
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->minor);
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	6819      	ldr	r1, [r3, #0]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	3301      	adds	r3, #1
 8002710:	2208      	movs	r2, #8
 8002712:	68f8      	ldr	r0, [r7, #12]
 8002714:	f7fe fba0 	bl	8000e58 <canardEncodeScalar>

    *bit_ofs += 8;
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f103 0208 	add.w	r2, r3, #8
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 8, &msg->optional_field_flags);
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	6819      	ldr	r1, [r3, #0]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	3302      	adds	r3, #2
 800272c:	2208      	movs	r2, #8
 800272e:	68f8      	ldr	r0, [r7, #12]
 8002730:	f7fe fb92 	bl	8000e58 <canardEncodeScalar>

    *bit_ofs += 8;
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f103 0208 	add.w	r2, r3, #8
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 32, &msg->vcs_commit);
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	6819      	ldr	r1, [r3, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	3304      	adds	r3, #4
 8002748:	2220      	movs	r2, #32
 800274a:	68f8      	ldr	r0, [r7, #12]
 800274c:	f7fe fb84 	bl	8000e58 <canardEncodeScalar>

    *bit_ofs += 32;
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f103 0220 	add.w	r2, r3, #32
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 64, &msg->image_crc);
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	6819      	ldr	r1, [r3, #0]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	3308      	adds	r3, #8
 8002764:	2240      	movs	r2, #64	@ 0x40
 8002766:	68f8      	ldr	r0, [r7, #12]
 8002768:	f7fe fb76 	bl	8000e58 <canardEncodeScalar>

    *bit_ofs += 64;
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	601a      	str	r2, [r3, #0]





}
 8002778:	bf00      	nop
 800277a:	3710      	adds	r7, #16
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <_uavcan_protocol_GetNodeInfoResponse_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_GetNodeInfoResponse_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_GetNodeInfoResponse* msg, bool tao);
static inline bool _uavcan_protocol_GetNodeInfoResponse_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_GetNodeInfoResponse* msg, bool tao);
void _uavcan_protocol_GetNodeInfoResponse_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_GetNodeInfoResponse* msg, bool tao) {
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
 800278c:	70fb      	strb	r3, [r7, #3]





    _uavcan_protocol_NodeStatus_encode(buffer, bit_ofs, &msg->status, false);
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	2300      	movs	r3, #0
 8002792:	68b9      	ldr	r1, [r7, #8]
 8002794:	68f8      	ldr	r0, [r7, #12]
 8002796:	f7ff ff56 	bl	8002646 <_uavcan_protocol_NodeStatus_encode>





    _uavcan_protocol_SoftwareVersion_encode(buffer, bit_ofs, &msg->software_version, false);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f103 0210 	add.w	r2, r3, #16
 80027a0:	2300      	movs	r3, #0
 80027a2:	68b9      	ldr	r1, [r7, #8]
 80027a4:	68f8      	ldr	r0, [r7, #12]
 80027a6:	f7ff ff9b 	bl	80026e0 <_uavcan_protocol_SoftwareVersion_encode>





    _uavcan_protocol_HardwareVersion_encode(buffer, bit_ofs, &msg->hardware_version, false);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	f103 0220 	add.w	r2, r3, #32
 80027b0:	2300      	movs	r3, #0
 80027b2:	68b9      	ldr	r1, [r7, #8]
 80027b4:	68f8      	ldr	r0, [r7, #12]
 80027b6:	f7ff fed4 	bl	8002562 <_uavcan_protocol_HardwareVersion_encode>





    if (!tao) {
 80027ba:	78fb      	ldrb	r3, [r7, #3]
 80027bc:	f083 0301 	eor.w	r3, r3, #1
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d00d      	beq.n	80027e2 <_uavcan_protocol_GetNodeInfoResponse_encode+0x62>


        canardEncodeScalar(buffer, *bit_ofs, 7, &msg->name.len);
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	6819      	ldr	r1, [r3, #0]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f503 7399 	add.w	r3, r3, #306	@ 0x132
 80027d0:	2207      	movs	r2, #7
 80027d2:	68f8      	ldr	r0, [r7, #12]
 80027d4:	f7fe fb40 	bl	8000e58 <canardEncodeScalar>
        *bit_ofs += 7;
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	1dda      	adds	r2, r3, #7
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	601a      	str	r2, [r3, #0]

    }

#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wtype-limits"
    const size_t name_len = msg->name.len > 80 ? 80 : msg->name.len;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80027e8:	2b50      	cmp	r3, #80	@ 0x50
 80027ea:	bf28      	it	cs
 80027ec:	2350      	movcs	r3, #80	@ 0x50
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	613b      	str	r3, [r7, #16]
#pragma GCC diagnostic pop
    for (size_t i=0; i < name_len; i++) {
 80027f2:	2300      	movs	r3, #0
 80027f4:	617b      	str	r3, [r7, #20]
 80027f6:	e014      	b.n	8002822 <_uavcan_protocol_GetNodeInfoResponse_encode+0xa2>




        canardEncodeScalar(buffer, *bit_ofs, 8, &msg->name.data[i]);
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	6819      	ldr	r1, [r3, #0]
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	4413      	add	r3, r2
 8002806:	3303      	adds	r3, #3
 8002808:	2208      	movs	r2, #8
 800280a:	68f8      	ldr	r0, [r7, #12]
 800280c:	f7fe fb24 	bl	8000e58 <canardEncodeScalar>

        *bit_ofs += 8;
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f103 0208 	add.w	r2, r3, #8
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	601a      	str	r2, [r3, #0]
    for (size_t i=0; i < name_len; i++) {
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	3301      	adds	r3, #1
 8002820:	617b      	str	r3, [r7, #20]
 8002822:	697a      	ldr	r2, [r7, #20]
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	429a      	cmp	r2, r3
 8002828:	d3e6      	bcc.n	80027f8 <_uavcan_protocol_GetNodeInfoResponse_encode+0x78>





}
 800282a:	bf00      	nop
 800282c:	bf00      	nop
 800282e:	3718      	adds	r7, #24
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}

08002834 <uavcan_protocol_GetNodeInfoResponse_encode>:

uint32_t uavcan_protocol_GetNodeInfoResponse_encode(struct uavcan_protocol_GetNodeInfoResponse* msg, uint8_t* buffer
#if CANARD_ENABLE_TAO_OPTION
    , bool tao
#endif
) {
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
    uint32_t bit_ofs = 0;
 800283e:	2300      	movs	r3, #0
 8002840:	60fb      	str	r3, [r7, #12]
    memset(buffer, 0, UAVCAN_PROTOCOL_GETNODEINFO_RESPONSE_MAX_SIZE);
 8002842:	f240 1279 	movw	r2, #377	@ 0x179
 8002846:	2100      	movs	r1, #0
 8002848:	6838      	ldr	r0, [r7, #0]
 800284a:	f002 f8a3 	bl	8004994 <memset>
    _uavcan_protocol_GetNodeInfoResponse_encode(buffer, &bit_ofs, msg, 
 800284e:	f107 010c 	add.w	r1, r7, #12
 8002852:	2301      	movs	r3, #1
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	6838      	ldr	r0, [r7, #0]
 8002858:	f7ff ff92 	bl	8002780 <_uavcan_protocol_GetNodeInfoResponse_encode>
    tao
#else
    true
#endif
    );
    return ((bit_ofs+7)/8);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	3307      	adds	r3, #7
 8002860:	08db      	lsrs	r3, r3, #3
}
 8002862:	4618      	mov	r0, r3
 8002864:	3710      	adds	r7, #16
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <_uavcan_protocol_NodeStatus_encode>:

#if defined(CANARD_DSDLC_INTERNAL)

static inline void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao);
static inline bool _uavcan_protocol_NodeStatus_decode(const CanardRxTransfer* transfer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao);
void _uavcan_protocol_NodeStatus_encode(uint8_t* buffer, uint32_t* bit_ofs, struct uavcan_protocol_NodeStatus* msg, bool tao) {
 800286a:	b580      	push	{r7, lr}
 800286c:	b084      	sub	sp, #16
 800286e:	af00      	add	r7, sp, #0
 8002870:	60f8      	str	r0, [r7, #12]
 8002872:	60b9      	str	r1, [r7, #8]
 8002874:	607a      	str	r2, [r7, #4]
 8002876:	70fb      	strb	r3, [r7, #3]





    canardEncodeScalar(buffer, *bit_ofs, 32, &msg->uptime_sec);
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	6819      	ldr	r1, [r3, #0]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2220      	movs	r2, #32
 8002880:	68f8      	ldr	r0, [r7, #12]
 8002882:	f7fe fae9 	bl	8000e58 <canardEncodeScalar>

    *bit_ofs += 32;
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f103 0220 	add.w	r2, r3, #32
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 2, &msg->health);
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	6819      	ldr	r1, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	3304      	adds	r3, #4
 800289a:	2202      	movs	r2, #2
 800289c:	68f8      	ldr	r0, [r7, #12]
 800289e:	f7fe fadb 	bl	8000e58 <canardEncodeScalar>

    *bit_ofs += 2;
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	1c9a      	adds	r2, r3, #2
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->mode);
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	6819      	ldr	r1, [r3, #0]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	3305      	adds	r3, #5
 80028b4:	2203      	movs	r2, #3
 80028b6:	68f8      	ldr	r0, [r7, #12]
 80028b8:	f7fe face 	bl	8000e58 <canardEncodeScalar>

    *bit_ofs += 3;
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	1cda      	adds	r2, r3, #3
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 3, &msg->sub_mode);
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	6819      	ldr	r1, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	3306      	adds	r3, #6
 80028ce:	2203      	movs	r2, #3
 80028d0:	68f8      	ldr	r0, [r7, #12]
 80028d2:	f7fe fac1 	bl	8000e58 <canardEncodeScalar>

    *bit_ofs += 3;
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	1cda      	adds	r2, r3, #3
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	601a      	str	r2, [r3, #0]





    canardEncodeScalar(buffer, *bit_ofs, 16, &msg->vendor_specific_status_code);
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	6819      	ldr	r1, [r3, #0]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	3308      	adds	r3, #8
 80028e8:	2210      	movs	r2, #16
 80028ea:	68f8      	ldr	r0, [r7, #12]
 80028ec:	f7fe fab4 	bl	8000e58 <canardEncodeScalar>

    *bit_ofs += 16;
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f103 0210 	add.w	r2, r3, #16
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	601a      	str	r2, [r3, #0]





}
 80028fc:	bf00      	nop
 80028fe:	3710      	adds	r7, #16
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <uavcan_protocol_NodeStatus_encode>:

uint32_t uavcan_protocol_NodeStatus_encode(struct uavcan_protocol_NodeStatus* msg, uint8_t* buffer
#if CANARD_ENABLE_TAO_OPTION
    , bool tao
#endif
) {
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	6039      	str	r1, [r7, #0]
    uint32_t bit_ofs = 0;
 800290e:	2300      	movs	r3, #0
 8002910:	60fb      	str	r3, [r7, #12]
    memset(buffer, 0, UAVCAN_PROTOCOL_NODESTATUS_MAX_SIZE);
 8002912:	2207      	movs	r2, #7
 8002914:	2100      	movs	r1, #0
 8002916:	6838      	ldr	r0, [r7, #0]
 8002918:	f002 f83c 	bl	8004994 <memset>
    _uavcan_protocol_NodeStatus_encode(buffer, &bit_ofs, msg, 
 800291c:	f107 010c 	add.w	r1, r7, #12
 8002920:	2301      	movs	r3, #1
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	6838      	ldr	r0, [r7, #0]
 8002926:	f7ff ffa0 	bl	800286a <_uavcan_protocol_NodeStatus_encode>
    tao
#else
    true
#endif
    );
    return ((bit_ofs+7)/8);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	3307      	adds	r3, #7
 800292e:	08db      	lsrs	r3, r3, #3
}
 8002930:	4618      	mov	r0, r3
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800293e:	2300      	movs	r3, #0
 8002940:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002942:	4b0c      	ldr	r3, [pc, #48]	@ (8002974 <HAL_Init+0x3c>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a0b      	ldr	r2, [pc, #44]	@ (8002974 <HAL_Init+0x3c>)
 8002948:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800294c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800294e:	2003      	movs	r0, #3
 8002950:	f000 ffe8 	bl	8003924 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002954:	2000      	movs	r0, #0
 8002956:	f000 f80f 	bl	8002978 <HAL_InitTick>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d002      	beq.n	8002966 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	71fb      	strb	r3, [r7, #7]
 8002964:	e001      	b.n	800296a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002966:	f7ff fd63 	bl	8002430 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800296a:	79fb      	ldrb	r3, [r7, #7]
}
 800296c:	4618      	mov	r0, r3
 800296e:	3708      	adds	r7, #8
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	40022000 	.word	0x40022000

08002978 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002980:	2300      	movs	r3, #0
 8002982:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002984:	4b17      	ldr	r3, [pc, #92]	@ (80029e4 <HAL_InitTick+0x6c>)
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d023      	beq.n	80029d4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800298c:	4b16      	ldr	r3, [pc, #88]	@ (80029e8 <HAL_InitTick+0x70>)
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	4b14      	ldr	r3, [pc, #80]	@ (80029e4 <HAL_InitTick+0x6c>)
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	4619      	mov	r1, r3
 8002996:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800299a:	fbb3 f3f1 	udiv	r3, r3, r1
 800299e:	fbb2 f3f3 	udiv	r3, r2, r3
 80029a2:	4618      	mov	r0, r3
 80029a4:	f000 fff3 	bl	800398e <HAL_SYSTICK_Config>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d10f      	bne.n	80029ce <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2b0f      	cmp	r3, #15
 80029b2:	d809      	bhi.n	80029c8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029b4:	2200      	movs	r2, #0
 80029b6:	6879      	ldr	r1, [r7, #4]
 80029b8:	f04f 30ff 	mov.w	r0, #4294967295
 80029bc:	f000 ffbd 	bl	800393a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80029c0:	4a0a      	ldr	r2, [pc, #40]	@ (80029ec <HAL_InitTick+0x74>)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6013      	str	r3, [r2, #0]
 80029c6:	e007      	b.n	80029d8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	73fb      	strb	r3, [r7, #15]
 80029cc:	e004      	b.n	80029d8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	73fb      	strb	r3, [r7, #15]
 80029d2:	e001      	b.n	80029d8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80029d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	20000008 	.word	0x20000008
 80029e8:	20000000 	.word	0x20000000
 80029ec:	20000004 	.word	0x20000004

080029f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80029f4:	4b06      	ldr	r3, [pc, #24]	@ (8002a10 <HAL_IncTick+0x20>)
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	461a      	mov	r2, r3
 80029fa:	4b06      	ldr	r3, [pc, #24]	@ (8002a14 <HAL_IncTick+0x24>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4413      	add	r3, r2
 8002a00:	4a04      	ldr	r2, [pc, #16]	@ (8002a14 <HAL_IncTick+0x24>)
 8002a02:	6013      	str	r3, [r2, #0]
}
 8002a04:	bf00      	nop
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	20000008 	.word	0x20000008
 8002a14:	200004a0 	.word	0x200004a0

08002a18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a1c:	4b03      	ldr	r3, [pc, #12]	@ (8002a2c <HAL_GetTick+0x14>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	200004a0 	.word	0x200004a0

08002a30 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)UID_BASE)));
 8002a34:	4b03      	ldr	r3, [pc, #12]	@ (8002a44 <HAL_GetUIDw0+0x14>)
 8002a36:	681b      	ldr	r3, [r3, #0]
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	1fff7590 	.word	0x1fff7590

08002a48 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8002a4c:	4b03      	ldr	r3, [pc, #12]	@ (8002a5c <HAL_GetUIDw1+0x14>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	1fff7594 	.word	0x1fff7594

08002a60 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8002a64:	4b03      	ldr	r3, [pc, #12]	@ (8002a74 <HAL_GetUIDw2+0x14>)
 8002a66:	681b      	ldr	r3, [r3, #0]
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	1fff7598 	.word	0x1fff7598

08002a78 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d101      	bne.n	8002a8a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e0ed      	b.n	8002c66 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a90:	b2db      	uxtb	r3, r3
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d102      	bne.n	8002a9c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f7fd fbd0 	bl	800023c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f042 0201 	orr.w	r2, r2, #1
 8002aaa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002aac:	f7ff ffb4 	bl	8002a18 <HAL_GetTick>
 8002ab0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002ab2:	e012      	b.n	8002ada <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002ab4:	f7ff ffb0 	bl	8002a18 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b0a      	cmp	r3, #10
 8002ac0:	d90b      	bls.n	8002ada <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2205      	movs	r2, #5
 8002ad2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e0c5      	b.n	8002c66 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f003 0301 	and.w	r3, r3, #1
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d0e5      	beq.n	8002ab4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f022 0202 	bic.w	r2, r2, #2
 8002af6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002af8:	f7ff ff8e 	bl	8002a18 <HAL_GetTick>
 8002afc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002afe:	e012      	b.n	8002b26 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b00:	f7ff ff8a 	bl	8002a18 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b0a      	cmp	r3, #10
 8002b0c:	d90b      	bls.n	8002b26 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b12:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2205      	movs	r2, #5
 8002b1e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e09f      	b.n	8002c66 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f003 0302 	and.w	r3, r3, #2
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d1e5      	bne.n	8002b00 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	7e1b      	ldrb	r3, [r3, #24]
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d108      	bne.n	8002b4e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	e007      	b.n	8002b5e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b5c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	7e5b      	ldrb	r3, [r3, #25]
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d108      	bne.n	8002b78 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b74:	601a      	str	r2, [r3, #0]
 8002b76:	e007      	b.n	8002b88 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b86:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	7e9b      	ldrb	r3, [r3, #26]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d108      	bne.n	8002ba2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f042 0220 	orr.w	r2, r2, #32
 8002b9e:	601a      	str	r2, [r3, #0]
 8002ba0:	e007      	b.n	8002bb2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f022 0220 	bic.w	r2, r2, #32
 8002bb0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	7edb      	ldrb	r3, [r3, #27]
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d108      	bne.n	8002bcc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f022 0210 	bic.w	r2, r2, #16
 8002bc8:	601a      	str	r2, [r3, #0]
 8002bca:	e007      	b.n	8002bdc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f042 0210 	orr.w	r2, r2, #16
 8002bda:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	7f1b      	ldrb	r3, [r3, #28]
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d108      	bne.n	8002bf6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f042 0208 	orr.w	r2, r2, #8
 8002bf2:	601a      	str	r2, [r3, #0]
 8002bf4:	e007      	b.n	8002c06 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f022 0208 	bic.w	r2, r2, #8
 8002c04:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	7f5b      	ldrb	r3, [r3, #29]
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d108      	bne.n	8002c20 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f042 0204 	orr.w	r2, r2, #4
 8002c1c:	601a      	str	r2, [r3, #0]
 8002c1e:	e007      	b.n	8002c30 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f022 0204 	bic.w	r2, r2, #4
 8002c2e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	689a      	ldr	r2, [r3, #8]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	431a      	orrs	r2, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	695b      	ldr	r3, [r3, #20]
 8002c44:	ea42 0103 	orr.w	r1, r2, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	1e5a      	subs	r2, r3, #1
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	430a      	orrs	r2, r1
 8002c54:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2201      	movs	r2, #1
 8002c60:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3710      	adds	r7, #16
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b087      	sub	sp, #28
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
 8002c76:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c84:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002c86:	7cfb      	ldrb	r3, [r7, #19]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d003      	beq.n	8002c94 <HAL_CAN_ConfigFilter+0x26>
 8002c8c:	7cfb      	ldrb	r3, [r7, #19]
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	f040 80aa 	bne.w	8002de8 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002c9a:	f043 0201 	orr.w	r2, r3, #1
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	695b      	ldr	r3, [r3, #20]
 8002ca8:	f003 031f 	and.w	r3, r3, #31
 8002cac:	2201      	movs	r2, #1
 8002cae:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	401a      	ands	r2, r3
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	69db      	ldr	r3, [r3, #28]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d123      	bne.n	8002d16 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	401a      	ands	r2, r3
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002cec:	683a      	ldr	r2, [r7, #0]
 8002cee:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002cf0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	3248      	adds	r2, #72	@ 0x48
 8002cf6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002d0a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002d0c:	6979      	ldr	r1, [r7, #20]
 8002d0e:	3348      	adds	r3, #72	@ 0x48
 8002d10:	00db      	lsls	r3, r3, #3
 8002d12:	440b      	add	r3, r1
 8002d14:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	69db      	ldr	r3, [r3, #28]
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d122      	bne.n	8002d64 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	431a      	orrs	r2, r3
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002d3a:	683a      	ldr	r2, [r7, #0]
 8002d3c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002d3e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	3248      	adds	r2, #72	@ 0x48
 8002d44:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002d58:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002d5a:	6979      	ldr	r1, [r7, #20]
 8002d5c:	3348      	adds	r3, #72	@ 0x48
 8002d5e:	00db      	lsls	r3, r3, #3
 8002d60:	440b      	add	r3, r1
 8002d62:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	699b      	ldr	r3, [r3, #24]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d109      	bne.n	8002d80 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	43db      	mvns	r3, r3
 8002d76:	401a      	ands	r2, r3
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002d7e:	e007      	b.n	8002d90 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	431a      	orrs	r2, r3
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	691b      	ldr	r3, [r3, #16]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d109      	bne.n	8002dac <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	43db      	mvns	r3, r3
 8002da2:	401a      	ands	r2, r3
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002daa:	e007      	b.n	8002dbc <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	431a      	orrs	r2, r3
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	6a1b      	ldr	r3, [r3, #32]
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d107      	bne.n	8002dd4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	431a      	orrs	r2, r3
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002dda:	f023 0201 	bic.w	r2, r3, #1
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002de4:	2300      	movs	r3, #0
 8002de6:	e006      	b.n	8002df6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dec:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
  }
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	371c      	adds	r7, #28
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr

08002e02 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002e02:	b580      	push	{r7, lr}
 8002e04:	b084      	sub	sp, #16
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d12e      	bne.n	8002e74 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2202      	movs	r2, #2
 8002e1a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f022 0201 	bic.w	r2, r2, #1
 8002e2c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002e2e:	f7ff fdf3 	bl	8002a18 <HAL_GetTick>
 8002e32:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002e34:	e012      	b.n	8002e5c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002e36:	f7ff fdef 	bl	8002a18 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	2b0a      	cmp	r3, #10
 8002e42:	d90b      	bls.n	8002e5c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e48:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2205      	movs	r2, #5
 8002e54:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e012      	b.n	8002e82 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1e5      	bne.n	8002e36 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002e70:	2300      	movs	r3, #0
 8002e72:	e006      	b.n	8002e82 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e78:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
  }
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3710      	adds	r7, #16
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002e8a:	b480      	push	{r7}
 8002e8c:	b089      	sub	sp, #36	@ 0x24
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	60f8      	str	r0, [r7, #12]
 8002e92:	60b9      	str	r1, [r7, #8]
 8002e94:	607a      	str	r2, [r7, #4]
 8002e96:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e9e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002ea8:	7ffb      	ldrb	r3, [r7, #31]
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d003      	beq.n	8002eb6 <HAL_CAN_AddTxMessage+0x2c>
 8002eae:	7ffb      	ldrb	r3, [r7, #31]
 8002eb0:	2b02      	cmp	r3, #2
 8002eb2:	f040 80ad 	bne.w	8003010 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d10a      	bne.n	8002ed6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002ec0:	69bb      	ldr	r3, [r7, #24]
 8002ec2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d105      	bne.n	8002ed6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002eca:	69bb      	ldr	r3, [r7, #24]
 8002ecc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	f000 8095 	beq.w	8003000 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002ed6:	69bb      	ldr	r3, [r7, #24]
 8002ed8:	0e1b      	lsrs	r3, r3, #24
 8002eda:	f003 0303 	and.w	r3, r3, #3
 8002ede:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	409a      	lsls	r2, r3
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d10d      	bne.n	8002f0e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002efc:	68f9      	ldr	r1, [r7, #12]
 8002efe:	6809      	ldr	r1, [r1, #0]
 8002f00:	431a      	orrs	r2, r3
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	3318      	adds	r3, #24
 8002f06:	011b      	lsls	r3, r3, #4
 8002f08:	440b      	add	r3, r1
 8002f0a:	601a      	str	r2, [r3, #0]
 8002f0c:	e00f      	b.n	8002f2e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002f18:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002f1e:	68f9      	ldr	r1, [r7, #12]
 8002f20:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002f22:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	3318      	adds	r3, #24
 8002f28:	011b      	lsls	r3, r3, #4
 8002f2a:	440b      	add	r3, r1
 8002f2c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6819      	ldr	r1, [r3, #0]
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	691a      	ldr	r2, [r3, #16]
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	3318      	adds	r3, #24
 8002f3a:	011b      	lsls	r3, r3, #4
 8002f3c:	440b      	add	r3, r1
 8002f3e:	3304      	adds	r3, #4
 8002f40:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	7d1b      	ldrb	r3, [r3, #20]
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d111      	bne.n	8002f6e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	3318      	adds	r3, #24
 8002f52:	011b      	lsls	r3, r3, #4
 8002f54:	4413      	add	r3, r2
 8002f56:	3304      	adds	r3, #4
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	68fa      	ldr	r2, [r7, #12]
 8002f5c:	6811      	ldr	r1, [r2, #0]
 8002f5e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	3318      	adds	r3, #24
 8002f66:	011b      	lsls	r3, r3, #4
 8002f68:	440b      	add	r3, r1
 8002f6a:	3304      	adds	r3, #4
 8002f6c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	3307      	adds	r3, #7
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	061a      	lsls	r2, r3, #24
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	3306      	adds	r3, #6
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	041b      	lsls	r3, r3, #16
 8002f7e:	431a      	orrs	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	3305      	adds	r3, #5
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	021b      	lsls	r3, r3, #8
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	3204      	adds	r2, #4
 8002f8e:	7812      	ldrb	r2, [r2, #0]
 8002f90:	4610      	mov	r0, r2
 8002f92:	68fa      	ldr	r2, [r7, #12]
 8002f94:	6811      	ldr	r1, [r2, #0]
 8002f96:	ea43 0200 	orr.w	r2, r3, r0
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	011b      	lsls	r3, r3, #4
 8002f9e:	440b      	add	r3, r1
 8002fa0:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002fa4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	3303      	adds	r3, #3
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	061a      	lsls	r2, r3, #24
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	3302      	adds	r3, #2
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	041b      	lsls	r3, r3, #16
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	3301      	adds	r3, #1
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	021b      	lsls	r3, r3, #8
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	7812      	ldrb	r2, [r2, #0]
 8002fc6:	4610      	mov	r0, r2
 8002fc8:	68fa      	ldr	r2, [r7, #12]
 8002fca:	6811      	ldr	r1, [r2, #0]
 8002fcc:	ea43 0200 	orr.w	r2, r3, r0
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	011b      	lsls	r3, r3, #4
 8002fd4:	440b      	add	r3, r1
 8002fd6:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002fda:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	3318      	adds	r3, #24
 8002fe4:	011b      	lsls	r3, r3, #4
 8002fe6:	4413      	add	r3, r2
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	68fa      	ldr	r2, [r7, #12]
 8002fec:	6811      	ldr	r1, [r2, #0]
 8002fee:	f043 0201 	orr.w	r2, r3, #1
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	3318      	adds	r3, #24
 8002ff6:	011b      	lsls	r3, r3, #4
 8002ff8:	440b      	add	r3, r1
 8002ffa:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	e00e      	b.n	800301e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003004:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	e006      	b.n	800301e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003014:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
  }
}
 800301e:	4618      	mov	r0, r3
 8003020:	3724      	adds	r7, #36	@ 0x24
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr

0800302a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 800302a:	b480      	push	{r7}
 800302c:	b085      	sub	sp, #20
 800302e:	af00      	add	r7, sp, #0
 8003030:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8003032:	2300      	movs	r3, #0
 8003034:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f893 3020 	ldrb.w	r3, [r3, #32]
 800303c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800303e:	7afb      	ldrb	r3, [r7, #11]
 8003040:	2b01      	cmp	r3, #1
 8003042:	d002      	beq.n	800304a <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8003044:	7afb      	ldrb	r3, [r7, #11]
 8003046:	2b02      	cmp	r3, #2
 8003048:	d11d      	bne.n	8003086 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d002      	beq.n	800305e <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	3301      	adds	r3, #1
 800305c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d002      	beq.n	8003072 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	3301      	adds	r3, #1
 8003070:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d002      	beq.n	8003086 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	3301      	adds	r3, #1
 8003084:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003086:	68fb      	ldr	r3, [r7, #12]
}
 8003088:	4618      	mov	r0, r3
 800308a:	3714      	adds	r7, #20
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr

08003094 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003094:	b480      	push	{r7}
 8003096:	b087      	sub	sp, #28
 8003098:	af00      	add	r7, sp, #0
 800309a:	60f8      	str	r0, [r7, #12]
 800309c:	60b9      	str	r1, [r7, #8]
 800309e:	607a      	str	r2, [r7, #4]
 80030a0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030a8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80030aa:	7dfb      	ldrb	r3, [r7, #23]
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d003      	beq.n	80030b8 <HAL_CAN_GetRxMessage+0x24>
 80030b0:	7dfb      	ldrb	r3, [r7, #23]
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	f040 8103 	bne.w	80032be <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d10e      	bne.n	80030dc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	f003 0303 	and.w	r3, r3, #3
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d116      	bne.n	80030fa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e0f7      	b.n	80032cc <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	691b      	ldr	r3, [r3, #16]
 80030e2:	f003 0303 	and.w	r3, r3, #3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d107      	bne.n	80030fa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ee:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e0e8      	b.n	80032cc <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	331b      	adds	r3, #27
 8003102:	011b      	lsls	r3, r3, #4
 8003104:	4413      	add	r3, r2
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0204 	and.w	r2, r3, #4
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d10c      	bne.n	8003132 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	331b      	adds	r3, #27
 8003120:	011b      	lsls	r3, r3, #4
 8003122:	4413      	add	r3, r2
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	0d5b      	lsrs	r3, r3, #21
 8003128:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	601a      	str	r2, [r3, #0]
 8003130:	e00b      	b.n	800314a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	331b      	adds	r3, #27
 800313a:	011b      	lsls	r3, r3, #4
 800313c:	4413      	add	r3, r2
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	08db      	lsrs	r3, r3, #3
 8003142:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	331b      	adds	r3, #27
 8003152:	011b      	lsls	r3, r3, #4
 8003154:	4413      	add	r3, r2
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0202 	and.w	r2, r3, #2
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	331b      	adds	r3, #27
 8003168:	011b      	lsls	r3, r3, #4
 800316a:	4413      	add	r3, r2
 800316c:	3304      	adds	r3, #4
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0308 	and.w	r3, r3, #8
 8003174:	2b00      	cmp	r3, #0
 8003176:	d003      	beq.n	8003180 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2208      	movs	r2, #8
 800317c:	611a      	str	r2, [r3, #16]
 800317e:	e00b      	b.n	8003198 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	331b      	adds	r3, #27
 8003188:	011b      	lsls	r3, r3, #4
 800318a:	4413      	add	r3, r2
 800318c:	3304      	adds	r3, #4
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 020f 	and.w	r2, r3, #15
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	331b      	adds	r3, #27
 80031a0:	011b      	lsls	r3, r3, #4
 80031a2:	4413      	add	r3, r2
 80031a4:	3304      	adds	r3, #4
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	0a1b      	lsrs	r3, r3, #8
 80031aa:	b2da      	uxtb	r2, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	331b      	adds	r3, #27
 80031b8:	011b      	lsls	r3, r3, #4
 80031ba:	4413      	add	r3, r2
 80031bc:	3304      	adds	r3, #4
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	0c1b      	lsrs	r3, r3, #16
 80031c2:	b29a      	uxth	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	011b      	lsls	r3, r3, #4
 80031d0:	4413      	add	r3, r2
 80031d2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	b2da      	uxtb	r2, r3
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	011b      	lsls	r3, r3, #4
 80031e6:	4413      	add	r3, r2
 80031e8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	0a1a      	lsrs	r2, r3, #8
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	3301      	adds	r3, #1
 80031f4:	b2d2      	uxtb	r2, r2
 80031f6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	011b      	lsls	r3, r3, #4
 8003200:	4413      	add	r3, r2
 8003202:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	0c1a      	lsrs	r2, r3, #16
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	3302      	adds	r3, #2
 800320e:	b2d2      	uxtb	r2, r2
 8003210:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	011b      	lsls	r3, r3, #4
 800321a:	4413      	add	r3, r2
 800321c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	0e1a      	lsrs	r2, r3, #24
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	3303      	adds	r3, #3
 8003228:	b2d2      	uxtb	r2, r2
 800322a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	011b      	lsls	r3, r3, #4
 8003234:	4413      	add	r3, r2
 8003236:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	3304      	adds	r3, #4
 8003240:	b2d2      	uxtb	r2, r2
 8003242:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	011b      	lsls	r3, r3, #4
 800324c:	4413      	add	r3, r2
 800324e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	0a1a      	lsrs	r2, r3, #8
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	3305      	adds	r3, #5
 800325a:	b2d2      	uxtb	r2, r2
 800325c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	4413      	add	r3, r2
 8003268:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	0c1a      	lsrs	r2, r3, #16
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	3306      	adds	r3, #6
 8003274:	b2d2      	uxtb	r2, r2
 8003276:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	011b      	lsls	r3, r3, #4
 8003280:	4413      	add	r3, r2
 8003282:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	0e1a      	lsrs	r2, r3, #24
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	3307      	adds	r3, #7
 800328e:	b2d2      	uxtb	r2, r2
 8003290:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d108      	bne.n	80032aa <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	68da      	ldr	r2, [r3, #12]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f042 0220 	orr.w	r2, r2, #32
 80032a6:	60da      	str	r2, [r3, #12]
 80032a8:	e007      	b.n	80032ba <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	691a      	ldr	r2, [r3, #16]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f042 0220 	orr.w	r2, r2, #32
 80032b8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80032ba:	2300      	movs	r3, #0
 80032bc:	e006      	b.n	80032cc <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
  }
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	371c      	adds	r7, #28
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80032d8:	b480      	push	{r7}
 80032da:	b085      	sub	sp, #20
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032e8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80032ea:	7bfb      	ldrb	r3, [r7, #15]
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d002      	beq.n	80032f6 <HAL_CAN_ActivateNotification+0x1e>
 80032f0:	7bfb      	ldrb	r3, [r7, #15]
 80032f2:	2b02      	cmp	r3, #2
 80032f4:	d109      	bne.n	800330a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	6959      	ldr	r1, [r3, #20]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	683a      	ldr	r2, [r7, #0]
 8003302:	430a      	orrs	r2, r1
 8003304:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003306:	2300      	movs	r3, #0
 8003308:	e006      	b.n	8003318 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
  }
}
 8003318:	4618      	mov	r0, r3
 800331a:	3714      	adds	r7, #20
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b08a      	sub	sp, #40	@ 0x28
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800332c:	2300      	movs	r3, #0
 800332e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	699b      	ldr	r3, [r3, #24]
 800335e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003360:	6a3b      	ldr	r3, [r7, #32]
 8003362:	f003 0301 	and.w	r3, r3, #1
 8003366:	2b00      	cmp	r3, #0
 8003368:	d07c      	beq.n	8003464 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800336a:	69bb      	ldr	r3, [r7, #24]
 800336c:	f003 0301 	and.w	r3, r3, #1
 8003370:	2b00      	cmp	r3, #0
 8003372:	d023      	beq.n	80033bc <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2201      	movs	r2, #1
 800337a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	f003 0302 	and.w	r3, r3, #2
 8003382:	2b00      	cmp	r3, #0
 8003384:	d003      	beq.n	800338e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f000 f983 	bl	8003692 <HAL_CAN_TxMailbox0CompleteCallback>
 800338c:	e016      	b.n	80033bc <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800338e:	69bb      	ldr	r3, [r7, #24]
 8003390:	f003 0304 	and.w	r3, r3, #4
 8003394:	2b00      	cmp	r3, #0
 8003396:	d004      	beq.n	80033a2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800339e:	627b      	str	r3, [r7, #36]	@ 0x24
 80033a0:	e00c      	b.n	80033bc <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80033a2:	69bb      	ldr	r3, [r7, #24]
 80033a4:	f003 0308 	and.w	r3, r3, #8
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d004      	beq.n	80033b6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80033ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80033b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80033b4:	e002      	b.n	80033bc <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f000 f989 	bl	80036ce <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d024      	beq.n	8003410 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80033ce:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d003      	beq.n	80033e2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f000 f963 	bl	80036a6 <HAL_CAN_TxMailbox1CompleteCallback>
 80033e0:	e016      	b.n	8003410 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d004      	beq.n	80033f6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80033ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ee:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80033f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80033f4:	e00c      	b.n	8003410 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80033f6:	69bb      	ldr	r3, [r7, #24]
 80033f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d004      	beq.n	800340a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003402:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003406:	627b      	str	r3, [r7, #36]	@ 0x24
 8003408:	e002      	b.n	8003410 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f000 f969 	bl	80036e2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d024      	beq.n	8003464 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003422:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003424:	69bb      	ldr	r3, [r7, #24]
 8003426:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d003      	beq.n	8003436 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 f943 	bl	80036ba <HAL_CAN_TxMailbox2CompleteCallback>
 8003434:	e016      	b.n	8003464 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d004      	beq.n	800344a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003442:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003446:	627b      	str	r3, [r7, #36]	@ 0x24
 8003448:	e00c      	b.n	8003464 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800344a:	69bb      	ldr	r3, [r7, #24]
 800344c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d004      	beq.n	800345e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003456:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800345a:	627b      	str	r3, [r7, #36]	@ 0x24
 800345c:	e002      	b.n	8003464 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f000 f949 	bl	80036f6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003464:	6a3b      	ldr	r3, [r7, #32]
 8003466:	f003 0308 	and.w	r3, r3, #8
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00c      	beq.n	8003488 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	f003 0310 	and.w	r3, r3, #16
 8003474:	2b00      	cmp	r3, #0
 8003476:	d007      	beq.n	8003488 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800347e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2210      	movs	r2, #16
 8003486:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003488:	6a3b      	ldr	r3, [r7, #32]
 800348a:	f003 0304 	and.w	r3, r3, #4
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00b      	beq.n	80034aa <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	f003 0308 	and.w	r3, r3, #8
 8003498:	2b00      	cmp	r3, #0
 800349a:	d006      	beq.n	80034aa <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2208      	movs	r2, #8
 80034a2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f000 f930 	bl	800370a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80034aa:	6a3b      	ldr	r3, [r7, #32]
 80034ac:	f003 0302 	and.w	r3, r3, #2
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d009      	beq.n	80034c8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	f003 0303 	and.w	r3, r3, #3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d002      	beq.n	80034c8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f7fe fd8c 	bl	8001fe0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80034c8:	6a3b      	ldr	r3, [r7, #32]
 80034ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00c      	beq.n	80034ec <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	f003 0310 	and.w	r3, r3, #16
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d007      	beq.n	80034ec <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80034dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80034e2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2210      	movs	r2, #16
 80034ea:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80034ec:	6a3b      	ldr	r3, [r7, #32]
 80034ee:	f003 0320 	and.w	r3, r3, #32
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00b      	beq.n	800350e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	f003 0308 	and.w	r3, r3, #8
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d006      	beq.n	800350e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2208      	movs	r2, #8
 8003506:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f000 f912 	bl	8003732 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800350e:	6a3b      	ldr	r3, [r7, #32]
 8003510:	f003 0310 	and.w	r3, r3, #16
 8003514:	2b00      	cmp	r3, #0
 8003516:	d009      	beq.n	800352c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	691b      	ldr	r3, [r3, #16]
 800351e:	f003 0303 	and.w	r3, r3, #3
 8003522:	2b00      	cmp	r3, #0
 8003524:	d002      	beq.n	800352c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f000 f8f9 	bl	800371e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800352c:	6a3b      	ldr	r3, [r7, #32]
 800352e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d00b      	beq.n	800354e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	f003 0310 	and.w	r3, r3, #16
 800353c:	2b00      	cmp	r3, #0
 800353e:	d006      	beq.n	800354e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2210      	movs	r2, #16
 8003546:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f000 f8fc 	bl	8003746 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800354e:	6a3b      	ldr	r3, [r7, #32]
 8003550:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003554:	2b00      	cmp	r3, #0
 8003556:	d00b      	beq.n	8003570 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	f003 0308 	and.w	r3, r3, #8
 800355e:	2b00      	cmp	r3, #0
 8003560:	d006      	beq.n	8003570 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2208      	movs	r2, #8
 8003568:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f000 f8f5 	bl	800375a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003570:	6a3b      	ldr	r3, [r7, #32]
 8003572:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d07b      	beq.n	8003672 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	f003 0304 	and.w	r3, r3, #4
 8003580:	2b00      	cmp	r3, #0
 8003582:	d072      	beq.n	800366a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003584:	6a3b      	ldr	r3, [r7, #32]
 8003586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800358a:	2b00      	cmp	r3, #0
 800358c:	d008      	beq.n	80035a0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003594:	2b00      	cmp	r3, #0
 8003596:	d003      	beq.n	80035a0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800359a:	f043 0301 	orr.w	r3, r3, #1
 800359e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80035a0:	6a3b      	ldr	r3, [r7, #32]
 80035a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d008      	beq.n	80035bc <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d003      	beq.n	80035bc <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80035b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b6:	f043 0302 	orr.w	r3, r3, #2
 80035ba:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80035bc:	6a3b      	ldr	r3, [r7, #32]
 80035be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d008      	beq.n	80035d8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d003      	beq.n	80035d8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80035d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d2:	f043 0304 	orr.w	r3, r3, #4
 80035d6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80035d8:	6a3b      	ldr	r3, [r7, #32]
 80035da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d043      	beq.n	800366a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d03e      	beq.n	800366a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80035f2:	2b60      	cmp	r3, #96	@ 0x60
 80035f4:	d02b      	beq.n	800364e <HAL_CAN_IRQHandler+0x32a>
 80035f6:	2b60      	cmp	r3, #96	@ 0x60
 80035f8:	d82e      	bhi.n	8003658 <HAL_CAN_IRQHandler+0x334>
 80035fa:	2b50      	cmp	r3, #80	@ 0x50
 80035fc:	d022      	beq.n	8003644 <HAL_CAN_IRQHandler+0x320>
 80035fe:	2b50      	cmp	r3, #80	@ 0x50
 8003600:	d82a      	bhi.n	8003658 <HAL_CAN_IRQHandler+0x334>
 8003602:	2b40      	cmp	r3, #64	@ 0x40
 8003604:	d019      	beq.n	800363a <HAL_CAN_IRQHandler+0x316>
 8003606:	2b40      	cmp	r3, #64	@ 0x40
 8003608:	d826      	bhi.n	8003658 <HAL_CAN_IRQHandler+0x334>
 800360a:	2b30      	cmp	r3, #48	@ 0x30
 800360c:	d010      	beq.n	8003630 <HAL_CAN_IRQHandler+0x30c>
 800360e:	2b30      	cmp	r3, #48	@ 0x30
 8003610:	d822      	bhi.n	8003658 <HAL_CAN_IRQHandler+0x334>
 8003612:	2b10      	cmp	r3, #16
 8003614:	d002      	beq.n	800361c <HAL_CAN_IRQHandler+0x2f8>
 8003616:	2b20      	cmp	r3, #32
 8003618:	d005      	beq.n	8003626 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800361a:	e01d      	b.n	8003658 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800361c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800361e:	f043 0308 	orr.w	r3, r3, #8
 8003622:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003624:	e019      	b.n	800365a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003628:	f043 0310 	orr.w	r3, r3, #16
 800362c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800362e:	e014      	b.n	800365a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003632:	f043 0320 	orr.w	r3, r3, #32
 8003636:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003638:	e00f      	b.n	800365a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800363a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800363c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003640:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003642:	e00a      	b.n	800365a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003646:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800364a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800364c:	e005      	b.n	800365a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800364e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003650:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003654:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003656:	e000      	b.n	800365a <HAL_CAN_IRQHandler+0x336>
            break;
 8003658:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	699a      	ldr	r2, [r3, #24]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003668:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	2204      	movs	r2, #4
 8003670:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003674:	2b00      	cmp	r3, #0
 8003676:	d008      	beq.n	800368a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800367c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800367e:	431a      	orrs	r2, r3
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f000 f872 	bl	800376e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800368a:	bf00      	nop
 800368c:	3728      	adds	r7, #40	@ 0x28
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}

08003692 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003692:	b480      	push	{r7}
 8003694:	b083      	sub	sp, #12
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800369a:	bf00      	nop
 800369c:	370c      	adds	r7, #12
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr

080036a6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80036a6:	b480      	push	{r7}
 80036a8:	b083      	sub	sp, #12
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80036ae:	bf00      	nop
 80036b0:	370c      	adds	r7, #12
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr

080036ba <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80036ba:	b480      	push	{r7}
 80036bc:	b083      	sub	sp, #12
 80036be:	af00      	add	r7, sp, #0
 80036c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80036c2:	bf00      	nop
 80036c4:	370c      	adds	r7, #12
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr

080036ce <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80036ce:	b480      	push	{r7}
 80036d0:	b083      	sub	sp, #12
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80036d6:	bf00      	nop
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr

080036e2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80036e2:	b480      	push	{r7}
 80036e4:	b083      	sub	sp, #12
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80036ea:	bf00      	nop
 80036ec:	370c      	adds	r7, #12
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr

080036f6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80036f6:	b480      	push	{r7}
 80036f8:	b083      	sub	sp, #12
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80036fe:	bf00      	nop
 8003700:	370c      	adds	r7, #12
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr

0800370a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800370a:	b480      	push	{r7}
 800370c:	b083      	sub	sp, #12
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003712:	bf00      	nop
 8003714:	370c      	adds	r7, #12
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr

0800371e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800371e:	b480      	push	{r7}
 8003720:	b083      	sub	sp, #12
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003726:	bf00      	nop
 8003728:	370c      	adds	r7, #12
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr

08003732 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003732:	b480      	push	{r7}
 8003734:	b083      	sub	sp, #12
 8003736:	af00      	add	r7, sp, #0
 8003738:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800373a:	bf00      	nop
 800373c:	370c      	adds	r7, #12
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr

08003746 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003746:	b480      	push	{r7}
 8003748:	b083      	sub	sp, #12
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800374e:	bf00      	nop
 8003750:	370c      	adds	r7, #12
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr

0800375a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800375a:	b480      	push	{r7}
 800375c:	b083      	sub	sp, #12
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003762:	bf00      	nop
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr

0800376e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800376e:	b480      	push	{r7}
 8003770:	b083      	sub	sp, #12
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003776:	bf00      	nop
 8003778:	370c      	adds	r7, #12
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
	...

08003784 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003784:	b480      	push	{r7}
 8003786:	b085      	sub	sp, #20
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f003 0307 	and.w	r3, r3, #7
 8003792:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003794:	4b0c      	ldr	r3, [pc, #48]	@ (80037c8 <__NVIC_SetPriorityGrouping+0x44>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800379a:	68ba      	ldr	r2, [r7, #8]
 800379c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037a0:	4013      	ands	r3, r2
 80037a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80037b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037b6:	4a04      	ldr	r2, [pc, #16]	@ (80037c8 <__NVIC_SetPriorityGrouping+0x44>)
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	60d3      	str	r3, [r2, #12]
}
 80037bc:	bf00      	nop
 80037be:	3714      	adds	r7, #20
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr
 80037c8:	e000ed00 	.word	0xe000ed00

080037cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037cc:	b480      	push	{r7}
 80037ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037d0:	4b04      	ldr	r3, [pc, #16]	@ (80037e4 <__NVIC_GetPriorityGrouping+0x18>)
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	0a1b      	lsrs	r3, r3, #8
 80037d6:	f003 0307 	and.w	r3, r3, #7
}
 80037da:	4618      	mov	r0, r3
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr
 80037e4:	e000ed00 	.word	0xe000ed00

080037e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	4603      	mov	r3, r0
 80037f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	db0b      	blt.n	8003812 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037fa:	79fb      	ldrb	r3, [r7, #7]
 80037fc:	f003 021f 	and.w	r2, r3, #31
 8003800:	4907      	ldr	r1, [pc, #28]	@ (8003820 <__NVIC_EnableIRQ+0x38>)
 8003802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003806:	095b      	lsrs	r3, r3, #5
 8003808:	2001      	movs	r0, #1
 800380a:	fa00 f202 	lsl.w	r2, r0, r2
 800380e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003812:	bf00      	nop
 8003814:	370c      	adds	r7, #12
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	e000e100 	.word	0xe000e100

08003824 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	4603      	mov	r3, r0
 800382c:	6039      	str	r1, [r7, #0]
 800382e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003830:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003834:	2b00      	cmp	r3, #0
 8003836:	db0a      	blt.n	800384e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	b2da      	uxtb	r2, r3
 800383c:	490c      	ldr	r1, [pc, #48]	@ (8003870 <__NVIC_SetPriority+0x4c>)
 800383e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003842:	0112      	lsls	r2, r2, #4
 8003844:	b2d2      	uxtb	r2, r2
 8003846:	440b      	add	r3, r1
 8003848:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800384c:	e00a      	b.n	8003864 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	b2da      	uxtb	r2, r3
 8003852:	4908      	ldr	r1, [pc, #32]	@ (8003874 <__NVIC_SetPriority+0x50>)
 8003854:	79fb      	ldrb	r3, [r7, #7]
 8003856:	f003 030f 	and.w	r3, r3, #15
 800385a:	3b04      	subs	r3, #4
 800385c:	0112      	lsls	r2, r2, #4
 800385e:	b2d2      	uxtb	r2, r2
 8003860:	440b      	add	r3, r1
 8003862:	761a      	strb	r2, [r3, #24]
}
 8003864:	bf00      	nop
 8003866:	370c      	adds	r7, #12
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr
 8003870:	e000e100 	.word	0xe000e100
 8003874:	e000ed00 	.word	0xe000ed00

08003878 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003878:	b480      	push	{r7}
 800387a:	b089      	sub	sp, #36	@ 0x24
 800387c:	af00      	add	r7, sp, #0
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	60b9      	str	r1, [r7, #8]
 8003882:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f003 0307 	and.w	r3, r3, #7
 800388a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	f1c3 0307 	rsb	r3, r3, #7
 8003892:	2b04      	cmp	r3, #4
 8003894:	bf28      	it	cs
 8003896:	2304      	movcs	r3, #4
 8003898:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	3304      	adds	r3, #4
 800389e:	2b06      	cmp	r3, #6
 80038a0:	d902      	bls.n	80038a8 <NVIC_EncodePriority+0x30>
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	3b03      	subs	r3, #3
 80038a6:	e000      	b.n	80038aa <NVIC_EncodePriority+0x32>
 80038a8:	2300      	movs	r3, #0
 80038aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038ac:	f04f 32ff 	mov.w	r2, #4294967295
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	fa02 f303 	lsl.w	r3, r2, r3
 80038b6:	43da      	mvns	r2, r3
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	401a      	ands	r2, r3
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038c0:	f04f 31ff 	mov.w	r1, #4294967295
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	fa01 f303 	lsl.w	r3, r1, r3
 80038ca:	43d9      	mvns	r1, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038d0:	4313      	orrs	r3, r2
         );
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3724      	adds	r7, #36	@ 0x24
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr
	...

080038e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	3b01      	subs	r3, #1
 80038ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038f0:	d301      	bcc.n	80038f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038f2:	2301      	movs	r3, #1
 80038f4:	e00f      	b.n	8003916 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003920 <SysTick_Config+0x40>)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	3b01      	subs	r3, #1
 80038fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038fe:	210f      	movs	r1, #15
 8003900:	f04f 30ff 	mov.w	r0, #4294967295
 8003904:	f7ff ff8e 	bl	8003824 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003908:	4b05      	ldr	r3, [pc, #20]	@ (8003920 <SysTick_Config+0x40>)
 800390a:	2200      	movs	r2, #0
 800390c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800390e:	4b04      	ldr	r3, [pc, #16]	@ (8003920 <SysTick_Config+0x40>)
 8003910:	2207      	movs	r2, #7
 8003912:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003914:	2300      	movs	r3, #0
}
 8003916:	4618      	mov	r0, r3
 8003918:	3708      	adds	r7, #8
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	e000e010 	.word	0xe000e010

08003924 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f7ff ff29 	bl	8003784 <__NVIC_SetPriorityGrouping>
}
 8003932:	bf00      	nop
 8003934:	3708      	adds	r7, #8
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}

0800393a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800393a:	b580      	push	{r7, lr}
 800393c:	b086      	sub	sp, #24
 800393e:	af00      	add	r7, sp, #0
 8003940:	4603      	mov	r3, r0
 8003942:	60b9      	str	r1, [r7, #8]
 8003944:	607a      	str	r2, [r7, #4]
 8003946:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003948:	2300      	movs	r3, #0
 800394a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800394c:	f7ff ff3e 	bl	80037cc <__NVIC_GetPriorityGrouping>
 8003950:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	68b9      	ldr	r1, [r7, #8]
 8003956:	6978      	ldr	r0, [r7, #20]
 8003958:	f7ff ff8e 	bl	8003878 <NVIC_EncodePriority>
 800395c:	4602      	mov	r2, r0
 800395e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003962:	4611      	mov	r1, r2
 8003964:	4618      	mov	r0, r3
 8003966:	f7ff ff5d 	bl	8003824 <__NVIC_SetPriority>
}
 800396a:	bf00      	nop
 800396c:	3718      	adds	r7, #24
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}

08003972 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003972:	b580      	push	{r7, lr}
 8003974:	b082      	sub	sp, #8
 8003976:	af00      	add	r7, sp, #0
 8003978:	4603      	mov	r3, r0
 800397a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800397c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff ff31 	bl	80037e8 <__NVIC_EnableIRQ>
}
 8003986:	bf00      	nop
 8003988:	3708      	adds	r7, #8
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800398e:	b580      	push	{r7, lr}
 8003990:	b082      	sub	sp, #8
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f7ff ffa2 	bl	80038e0 <SysTick_Config>
 800399c:	4603      	mov	r3, r0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3708      	adds	r7, #8
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
	...

080039a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b087      	sub	sp, #28
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80039b2:	2300      	movs	r3, #0
 80039b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039b6:	e154      	b.n	8003c62 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	2101      	movs	r1, #1
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	fa01 f303 	lsl.w	r3, r1, r3
 80039c4:	4013      	ands	r3, r2
 80039c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	f000 8146 	beq.w	8003c5c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f003 0303 	and.w	r3, r3, #3
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d005      	beq.n	80039e8 <HAL_GPIO_Init+0x40>
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f003 0303 	and.w	r3, r3, #3
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d130      	bne.n	8003a4a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	005b      	lsls	r3, r3, #1
 80039f2:	2203      	movs	r2, #3
 80039f4:	fa02 f303 	lsl.w	r3, r2, r3
 80039f8:	43db      	mvns	r3, r3
 80039fa:	693a      	ldr	r2, [r7, #16]
 80039fc:	4013      	ands	r3, r2
 80039fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	68da      	ldr	r2, [r3, #12]
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	005b      	lsls	r3, r3, #1
 8003a08:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0c:	693a      	ldr	r2, [r7, #16]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a1e:	2201      	movs	r2, #1
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	fa02 f303 	lsl.w	r3, r2, r3
 8003a26:	43db      	mvns	r3, r3
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	091b      	lsrs	r3, r3, #4
 8003a34:	f003 0201 	and.w	r2, r3, #1
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	693a      	ldr	r2, [r7, #16]
 8003a48:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f003 0303 	and.w	r3, r3, #3
 8003a52:	2b03      	cmp	r3, #3
 8003a54:	d017      	beq.n	8003a86 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	005b      	lsls	r3, r3, #1
 8003a60:	2203      	movs	r2, #3
 8003a62:	fa02 f303 	lsl.w	r3, r2, r3
 8003a66:	43db      	mvns	r3, r3
 8003a68:	693a      	ldr	r2, [r7, #16]
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	689a      	ldr	r2, [r3, #8]
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	693a      	ldr	r2, [r7, #16]
 8003a84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f003 0303 	and.w	r3, r3, #3
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d123      	bne.n	8003ada <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	08da      	lsrs	r2, r3, #3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	3208      	adds	r2, #8
 8003a9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a9e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	f003 0307 	and.w	r3, r3, #7
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	220f      	movs	r2, #15
 8003aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003aae:	43db      	mvns	r3, r3
 8003ab0:	693a      	ldr	r2, [r7, #16]
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	691a      	ldr	r2, [r3, #16]
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	f003 0307 	and.w	r3, r3, #7
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac6:	693a      	ldr	r2, [r7, #16]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	08da      	lsrs	r2, r3, #3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	3208      	adds	r2, #8
 8003ad4:	6939      	ldr	r1, [r7, #16]
 8003ad6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	2203      	movs	r2, #3
 8003ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aea:	43db      	mvns	r3, r3
 8003aec:	693a      	ldr	r2, [r7, #16]
 8003aee:	4013      	ands	r3, r2
 8003af0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f003 0203 	and.w	r2, r3, #3
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	005b      	lsls	r3, r3, #1
 8003afe:	fa02 f303 	lsl.w	r3, r2, r3
 8003b02:	693a      	ldr	r2, [r7, #16]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	693a      	ldr	r2, [r7, #16]
 8003b0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	f000 80a0 	beq.w	8003c5c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b1c:	4b58      	ldr	r3, [pc, #352]	@ (8003c80 <HAL_GPIO_Init+0x2d8>)
 8003b1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b20:	4a57      	ldr	r2, [pc, #348]	@ (8003c80 <HAL_GPIO_Init+0x2d8>)
 8003b22:	f043 0301 	orr.w	r3, r3, #1
 8003b26:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b28:	4b55      	ldr	r3, [pc, #340]	@ (8003c80 <HAL_GPIO_Init+0x2d8>)
 8003b2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b2c:	f003 0301 	and.w	r3, r3, #1
 8003b30:	60bb      	str	r3, [r7, #8]
 8003b32:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003b34:	4a53      	ldr	r2, [pc, #332]	@ (8003c84 <HAL_GPIO_Init+0x2dc>)
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	089b      	lsrs	r3, r3, #2
 8003b3a:	3302      	adds	r3, #2
 8003b3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	f003 0303 	and.w	r3, r3, #3
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	220f      	movs	r2, #15
 8003b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b50:	43db      	mvns	r3, r3
 8003b52:	693a      	ldr	r2, [r7, #16]
 8003b54:	4013      	ands	r3, r2
 8003b56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003b5e:	d019      	beq.n	8003b94 <HAL_GPIO_Init+0x1ec>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	4a49      	ldr	r2, [pc, #292]	@ (8003c88 <HAL_GPIO_Init+0x2e0>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d013      	beq.n	8003b90 <HAL_GPIO_Init+0x1e8>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	4a48      	ldr	r2, [pc, #288]	@ (8003c8c <HAL_GPIO_Init+0x2e4>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d00d      	beq.n	8003b8c <HAL_GPIO_Init+0x1e4>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	4a47      	ldr	r2, [pc, #284]	@ (8003c90 <HAL_GPIO_Init+0x2e8>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d007      	beq.n	8003b88 <HAL_GPIO_Init+0x1e0>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	4a46      	ldr	r2, [pc, #280]	@ (8003c94 <HAL_GPIO_Init+0x2ec>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d101      	bne.n	8003b84 <HAL_GPIO_Init+0x1dc>
 8003b80:	2304      	movs	r3, #4
 8003b82:	e008      	b.n	8003b96 <HAL_GPIO_Init+0x1ee>
 8003b84:	2307      	movs	r3, #7
 8003b86:	e006      	b.n	8003b96 <HAL_GPIO_Init+0x1ee>
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e004      	b.n	8003b96 <HAL_GPIO_Init+0x1ee>
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	e002      	b.n	8003b96 <HAL_GPIO_Init+0x1ee>
 8003b90:	2301      	movs	r3, #1
 8003b92:	e000      	b.n	8003b96 <HAL_GPIO_Init+0x1ee>
 8003b94:	2300      	movs	r3, #0
 8003b96:	697a      	ldr	r2, [r7, #20]
 8003b98:	f002 0203 	and.w	r2, r2, #3
 8003b9c:	0092      	lsls	r2, r2, #2
 8003b9e:	4093      	lsls	r3, r2
 8003ba0:	693a      	ldr	r2, [r7, #16]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003ba6:	4937      	ldr	r1, [pc, #220]	@ (8003c84 <HAL_GPIO_Init+0x2dc>)
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	089b      	lsrs	r3, r3, #2
 8003bac:	3302      	adds	r3, #2
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003bb4:	4b38      	ldr	r3, [pc, #224]	@ (8003c98 <HAL_GPIO_Init+0x2f0>)
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	43db      	mvns	r3, r3
 8003bbe:	693a      	ldr	r2, [r7, #16]
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d003      	beq.n	8003bd8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003bd0:	693a      	ldr	r2, [r7, #16]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003bd8:	4a2f      	ldr	r2, [pc, #188]	@ (8003c98 <HAL_GPIO_Init+0x2f0>)
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003bde:	4b2e      	ldr	r3, [pc, #184]	@ (8003c98 <HAL_GPIO_Init+0x2f0>)
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	43db      	mvns	r3, r3
 8003be8:	693a      	ldr	r2, [r7, #16]
 8003bea:	4013      	ands	r3, r2
 8003bec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d003      	beq.n	8003c02 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003bfa:	693a      	ldr	r2, [r7, #16]
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003c02:	4a25      	ldr	r2, [pc, #148]	@ (8003c98 <HAL_GPIO_Init+0x2f0>)
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003c08:	4b23      	ldr	r3, [pc, #140]	@ (8003c98 <HAL_GPIO_Init+0x2f0>)
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	43db      	mvns	r3, r3
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	4013      	ands	r3, r2
 8003c16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d003      	beq.n	8003c2c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003c24:	693a      	ldr	r2, [r7, #16]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003c2c:	4a1a      	ldr	r2, [pc, #104]	@ (8003c98 <HAL_GPIO_Init+0x2f0>)
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003c32:	4b19      	ldr	r3, [pc, #100]	@ (8003c98 <HAL_GPIO_Init+0x2f0>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	43db      	mvns	r3, r3
 8003c3c:	693a      	ldr	r2, [r7, #16]
 8003c3e:	4013      	ands	r3, r2
 8003c40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d003      	beq.n	8003c56 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003c4e:	693a      	ldr	r2, [r7, #16]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003c56:	4a10      	ldr	r2, [pc, #64]	@ (8003c98 <HAL_GPIO_Init+0x2f0>)
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	fa22 f303 	lsr.w	r3, r2, r3
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	f47f aea3 	bne.w	80039b8 <HAL_GPIO_Init+0x10>
  }
}
 8003c72:	bf00      	nop
 8003c74:	bf00      	nop
 8003c76:	371c      	adds	r7, #28
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr
 8003c80:	40021000 	.word	0x40021000
 8003c84:	40010000 	.word	0x40010000
 8003c88:	48000400 	.word	0x48000400
 8003c8c:	48000800 	.word	0x48000800
 8003c90:	48000c00 	.word	0x48000c00
 8003c94:	48001000 	.word	0x48001000
 8003c98:	40010400 	.word	0x40010400

08003c9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	807b      	strh	r3, [r7, #2]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003cac:	787b      	ldrb	r3, [r7, #1]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d003      	beq.n	8003cba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003cb2:	887a      	ldrh	r2, [r7, #2]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003cb8:	e002      	b.n	8003cc0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003cba:	887a      	ldrh	r2, [r7, #2]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003cc0:	bf00      	nop
 8003cc2:	370c      	adds	r7, #12
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr

08003ccc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003cd0:	4b04      	ldr	r3, [pc, #16]	@ (8003ce4 <HAL_PWREx_GetVoltageRange+0x18>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	40007000 	.word	0x40007000

08003ce8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cf6:	d130      	bne.n	8003d5a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003cf8:	4b23      	ldr	r3, [pc, #140]	@ (8003d88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003d00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d04:	d038      	beq.n	8003d78 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d06:	4b20      	ldr	r3, [pc, #128]	@ (8003d88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d0e:	4a1e      	ldr	r2, [pc, #120]	@ (8003d88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d10:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d14:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003d16:	4b1d      	ldr	r3, [pc, #116]	@ (8003d8c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2232      	movs	r2, #50	@ 0x32
 8003d1c:	fb02 f303 	mul.w	r3, r2, r3
 8003d20:	4a1b      	ldr	r2, [pc, #108]	@ (8003d90 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003d22:	fba2 2303 	umull	r2, r3, r2, r3
 8003d26:	0c9b      	lsrs	r3, r3, #18
 8003d28:	3301      	adds	r3, #1
 8003d2a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d2c:	e002      	b.n	8003d34 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	3b01      	subs	r3, #1
 8003d32:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d34:	4b14      	ldr	r3, [pc, #80]	@ (8003d88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d36:	695b      	ldr	r3, [r3, #20]
 8003d38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d40:	d102      	bne.n	8003d48 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d1f2      	bne.n	8003d2e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d48:	4b0f      	ldr	r3, [pc, #60]	@ (8003d88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d4a:	695b      	ldr	r3, [r3, #20]
 8003d4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d54:	d110      	bne.n	8003d78 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e00f      	b.n	8003d7a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003d88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003d62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d66:	d007      	beq.n	8003d78 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003d68:	4b07      	ldr	r3, [pc, #28]	@ (8003d88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d70:	4a05      	ldr	r2, [pc, #20]	@ (8003d88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d76:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3714      	adds	r7, #20
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr
 8003d86:	bf00      	nop
 8003d88:	40007000 	.word	0x40007000
 8003d8c:	20000000 	.word	0x20000000
 8003d90:	431bde83 	.word	0x431bde83

08003d94 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b088      	sub	sp, #32
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d102      	bne.n	8003da8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	f000 bc02 	b.w	80045ac <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003da8:	4b96      	ldr	r3, [pc, #600]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f003 030c 	and.w	r3, r3, #12
 8003db0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003db2:	4b94      	ldr	r3, [pc, #592]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	f003 0303 	and.w	r3, r3, #3
 8003dba:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0310 	and.w	r3, r3, #16
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f000 80e4 	beq.w	8003f92 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003dca:	69bb      	ldr	r3, [r7, #24]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d007      	beq.n	8003de0 <HAL_RCC_OscConfig+0x4c>
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	2b0c      	cmp	r3, #12
 8003dd4:	f040 808b 	bne.w	8003eee <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	f040 8087 	bne.w	8003eee <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003de0:	4b88      	ldr	r3, [pc, #544]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0302 	and.w	r3, r3, #2
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d005      	beq.n	8003df8 <HAL_RCC_OscConfig+0x64>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	699b      	ldr	r3, [r3, #24]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d101      	bne.n	8003df8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e3d9      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6a1a      	ldr	r2, [r3, #32]
 8003dfc:	4b81      	ldr	r3, [pc, #516]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0308 	and.w	r3, r3, #8
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d004      	beq.n	8003e12 <HAL_RCC_OscConfig+0x7e>
 8003e08:	4b7e      	ldr	r3, [pc, #504]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e10:	e005      	b.n	8003e1e <HAL_RCC_OscConfig+0x8a>
 8003e12:	4b7c      	ldr	r3, [pc, #496]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e18:	091b      	lsrs	r3, r3, #4
 8003e1a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d223      	bcs.n	8003e6a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6a1b      	ldr	r3, [r3, #32]
 8003e26:	4618      	mov	r0, r3
 8003e28:	f000 fd54 	bl	80048d4 <RCC_SetFlashLatencyFromMSIRange>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d001      	beq.n	8003e36 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e3ba      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e36:	4b73      	ldr	r3, [pc, #460]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a72      	ldr	r2, [pc, #456]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e3c:	f043 0308 	orr.w	r3, r3, #8
 8003e40:	6013      	str	r3, [r2, #0]
 8003e42:	4b70      	ldr	r3, [pc, #448]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a1b      	ldr	r3, [r3, #32]
 8003e4e:	496d      	ldr	r1, [pc, #436]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e54:	4b6b      	ldr	r3, [pc, #428]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	69db      	ldr	r3, [r3, #28]
 8003e60:	021b      	lsls	r3, r3, #8
 8003e62:	4968      	ldr	r1, [pc, #416]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e64:	4313      	orrs	r3, r2
 8003e66:	604b      	str	r3, [r1, #4]
 8003e68:	e025      	b.n	8003eb6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e6a:	4b66      	ldr	r3, [pc, #408]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a65      	ldr	r2, [pc, #404]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e70:	f043 0308 	orr.w	r3, r3, #8
 8003e74:	6013      	str	r3, [r2, #0]
 8003e76:	4b63      	ldr	r3, [pc, #396]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a1b      	ldr	r3, [r3, #32]
 8003e82:	4960      	ldr	r1, [pc, #384]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e84:	4313      	orrs	r3, r2
 8003e86:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e88:	4b5e      	ldr	r3, [pc, #376]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	69db      	ldr	r3, [r3, #28]
 8003e94:	021b      	lsls	r3, r3, #8
 8003e96:	495b      	ldr	r1, [pc, #364]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e9c:	69bb      	ldr	r3, [r7, #24]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d109      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a1b      	ldr	r3, [r3, #32]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f000 fd14 	bl	80048d4 <RCC_SetFlashLatencyFromMSIRange>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d001      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e37a      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003eb6:	f000 fc81 	bl	80047bc <HAL_RCC_GetSysClockFreq>
 8003eba:	4602      	mov	r2, r0
 8003ebc:	4b51      	ldr	r3, [pc, #324]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	091b      	lsrs	r3, r3, #4
 8003ec2:	f003 030f 	and.w	r3, r3, #15
 8003ec6:	4950      	ldr	r1, [pc, #320]	@ (8004008 <HAL_RCC_OscConfig+0x274>)
 8003ec8:	5ccb      	ldrb	r3, [r1, r3]
 8003eca:	f003 031f 	and.w	r3, r3, #31
 8003ece:	fa22 f303 	lsr.w	r3, r2, r3
 8003ed2:	4a4e      	ldr	r2, [pc, #312]	@ (800400c <HAL_RCC_OscConfig+0x278>)
 8003ed4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003ed6:	4b4e      	ldr	r3, [pc, #312]	@ (8004010 <HAL_RCC_OscConfig+0x27c>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4618      	mov	r0, r3
 8003edc:	f7fe fd4c 	bl	8002978 <HAL_InitTick>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003ee4:	7bfb      	ldrb	r3, [r7, #15]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d052      	beq.n	8003f90 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003eea:	7bfb      	ldrb	r3, [r7, #15]
 8003eec:	e35e      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	699b      	ldr	r3, [r3, #24]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d032      	beq.n	8003f5c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003ef6:	4b43      	ldr	r3, [pc, #268]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a42      	ldr	r2, [pc, #264]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003efc:	f043 0301 	orr.w	r3, r3, #1
 8003f00:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003f02:	f7fe fd89 	bl	8002a18 <HAL_GetTick>
 8003f06:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f08:	e008      	b.n	8003f1c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f0a:	f7fe fd85 	bl	8002a18 <HAL_GetTick>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	1ad3      	subs	r3, r2, r3
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	d901      	bls.n	8003f1c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003f18:	2303      	movs	r3, #3
 8003f1a:	e347      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f1c:	4b39      	ldr	r3, [pc, #228]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0302 	and.w	r3, r3, #2
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d0f0      	beq.n	8003f0a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f28:	4b36      	ldr	r3, [pc, #216]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a35      	ldr	r2, [pc, #212]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003f2e:	f043 0308 	orr.w	r3, r3, #8
 8003f32:	6013      	str	r3, [r2, #0]
 8003f34:	4b33      	ldr	r3, [pc, #204]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a1b      	ldr	r3, [r3, #32]
 8003f40:	4930      	ldr	r1, [pc, #192]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003f42:	4313      	orrs	r3, r2
 8003f44:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f46:	4b2f      	ldr	r3, [pc, #188]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	69db      	ldr	r3, [r3, #28]
 8003f52:	021b      	lsls	r3, r3, #8
 8003f54:	492b      	ldr	r1, [pc, #172]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003f56:	4313      	orrs	r3, r2
 8003f58:	604b      	str	r3, [r1, #4]
 8003f5a:	e01a      	b.n	8003f92 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003f5c:	4b29      	ldr	r3, [pc, #164]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a28      	ldr	r2, [pc, #160]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003f62:	f023 0301 	bic.w	r3, r3, #1
 8003f66:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003f68:	f7fe fd56 	bl	8002a18 <HAL_GetTick>
 8003f6c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003f6e:	e008      	b.n	8003f82 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f70:	f7fe fd52 	bl	8002a18 <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d901      	bls.n	8003f82 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e314      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003f82:	4b20      	ldr	r3, [pc, #128]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1f0      	bne.n	8003f70 <HAL_RCC_OscConfig+0x1dc>
 8003f8e:	e000      	b.n	8003f92 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003f90:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d073      	beq.n	8004086 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	2b08      	cmp	r3, #8
 8003fa2:	d005      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x21c>
 8003fa4:	69bb      	ldr	r3, [r7, #24]
 8003fa6:	2b0c      	cmp	r3, #12
 8003fa8:	d10e      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	2b03      	cmp	r3, #3
 8003fae:	d10b      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fb0:	4b14      	ldr	r3, [pc, #80]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d063      	beq.n	8004084 <HAL_RCC_OscConfig+0x2f0>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d15f      	bne.n	8004084 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e2f1      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fd0:	d106      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x24c>
 8003fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a0b      	ldr	r2, [pc, #44]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003fd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fdc:	6013      	str	r3, [r2, #0]
 8003fde:	e025      	b.n	800402c <HAL_RCC_OscConfig+0x298>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003fe8:	d114      	bne.n	8004014 <HAL_RCC_OscConfig+0x280>
 8003fea:	4b06      	ldr	r3, [pc, #24]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a05      	ldr	r2, [pc, #20]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003ff0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ff4:	6013      	str	r3, [r2, #0]
 8003ff6:	4b03      	ldr	r3, [pc, #12]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a02      	ldr	r2, [pc, #8]	@ (8004004 <HAL_RCC_OscConfig+0x270>)
 8003ffc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004000:	6013      	str	r3, [r2, #0]
 8004002:	e013      	b.n	800402c <HAL_RCC_OscConfig+0x298>
 8004004:	40021000 	.word	0x40021000
 8004008:	08004a2c 	.word	0x08004a2c
 800400c:	20000000 	.word	0x20000000
 8004010:	20000004 	.word	0x20000004
 8004014:	4ba0      	ldr	r3, [pc, #640]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a9f      	ldr	r2, [pc, #636]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 800401a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800401e:	6013      	str	r3, [r2, #0]
 8004020:	4b9d      	ldr	r3, [pc, #628]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a9c      	ldr	r2, [pc, #624]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 8004026:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800402a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d013      	beq.n	800405c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004034:	f7fe fcf0 	bl	8002a18 <HAL_GetTick>
 8004038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800403a:	e008      	b.n	800404e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800403c:	f7fe fcec 	bl	8002a18 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b64      	cmp	r3, #100	@ 0x64
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e2ae      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800404e:	4b92      	ldr	r3, [pc, #584]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d0f0      	beq.n	800403c <HAL_RCC_OscConfig+0x2a8>
 800405a:	e014      	b.n	8004086 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800405c:	f7fe fcdc 	bl	8002a18 <HAL_GetTick>
 8004060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004062:	e008      	b.n	8004076 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004064:	f7fe fcd8 	bl	8002a18 <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	2b64      	cmp	r3, #100	@ 0x64
 8004070:	d901      	bls.n	8004076 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	e29a      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004076:	4b88      	ldr	r3, [pc, #544]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1f0      	bne.n	8004064 <HAL_RCC_OscConfig+0x2d0>
 8004082:	e000      	b.n	8004086 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004084:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0302 	and.w	r3, r3, #2
 800408e:	2b00      	cmp	r3, #0
 8004090:	d060      	beq.n	8004154 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	2b04      	cmp	r3, #4
 8004096:	d005      	beq.n	80040a4 <HAL_RCC_OscConfig+0x310>
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	2b0c      	cmp	r3, #12
 800409c:	d119      	bne.n	80040d2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	2b02      	cmp	r3, #2
 80040a2:	d116      	bne.n	80040d2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040a4:	4b7c      	ldr	r3, [pc, #496]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d005      	beq.n	80040bc <HAL_RCC_OscConfig+0x328>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d101      	bne.n	80040bc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e277      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040bc:	4b76      	ldr	r3, [pc, #472]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	691b      	ldr	r3, [r3, #16]
 80040c8:	061b      	lsls	r3, r3, #24
 80040ca:	4973      	ldr	r1, [pc, #460]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040d0:	e040      	b.n	8004154 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d023      	beq.n	8004122 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040da:	4b6f      	ldr	r3, [pc, #444]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a6e      	ldr	r2, [pc, #440]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 80040e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e6:	f7fe fc97 	bl	8002a18 <HAL_GetTick>
 80040ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040ec:	e008      	b.n	8004100 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040ee:	f7fe fc93 	bl	8002a18 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d901      	bls.n	8004100 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e255      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004100:	4b65      	ldr	r3, [pc, #404]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004108:	2b00      	cmp	r3, #0
 800410a:	d0f0      	beq.n	80040ee <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800410c:	4b62      	ldr	r3, [pc, #392]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	691b      	ldr	r3, [r3, #16]
 8004118:	061b      	lsls	r3, r3, #24
 800411a:	495f      	ldr	r1, [pc, #380]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 800411c:	4313      	orrs	r3, r2
 800411e:	604b      	str	r3, [r1, #4]
 8004120:	e018      	b.n	8004154 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004122:	4b5d      	ldr	r3, [pc, #372]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a5c      	ldr	r2, [pc, #368]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 8004128:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800412c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800412e:	f7fe fc73 	bl	8002a18 <HAL_GetTick>
 8004132:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004134:	e008      	b.n	8004148 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004136:	f7fe fc6f 	bl	8002a18 <HAL_GetTick>
 800413a:	4602      	mov	r2, r0
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	2b02      	cmp	r3, #2
 8004142:	d901      	bls.n	8004148 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	e231      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004148:	4b53      	ldr	r3, [pc, #332]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1f0      	bne.n	8004136 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 0308 	and.w	r3, r3, #8
 800415c:	2b00      	cmp	r3, #0
 800415e:	d03c      	beq.n	80041da <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	695b      	ldr	r3, [r3, #20]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d01c      	beq.n	80041a2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004168:	4b4b      	ldr	r3, [pc, #300]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 800416a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800416e:	4a4a      	ldr	r2, [pc, #296]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 8004170:	f043 0301 	orr.w	r3, r3, #1
 8004174:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004178:	f7fe fc4e 	bl	8002a18 <HAL_GetTick>
 800417c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800417e:	e008      	b.n	8004192 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004180:	f7fe fc4a 	bl	8002a18 <HAL_GetTick>
 8004184:	4602      	mov	r2, r0
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	1ad3      	subs	r3, r2, r3
 800418a:	2b02      	cmp	r3, #2
 800418c:	d901      	bls.n	8004192 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e20c      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004192:	4b41      	ldr	r3, [pc, #260]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 8004194:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004198:	f003 0302 	and.w	r3, r3, #2
 800419c:	2b00      	cmp	r3, #0
 800419e:	d0ef      	beq.n	8004180 <HAL_RCC_OscConfig+0x3ec>
 80041a0:	e01b      	b.n	80041da <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041a2:	4b3d      	ldr	r3, [pc, #244]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 80041a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041a8:	4a3b      	ldr	r2, [pc, #236]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 80041aa:	f023 0301 	bic.w	r3, r3, #1
 80041ae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041b2:	f7fe fc31 	bl	8002a18 <HAL_GetTick>
 80041b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041b8:	e008      	b.n	80041cc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041ba:	f7fe fc2d 	bl	8002a18 <HAL_GetTick>
 80041be:	4602      	mov	r2, r0
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d901      	bls.n	80041cc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	e1ef      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80041cc:	4b32      	ldr	r3, [pc, #200]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 80041ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041d2:	f003 0302 	and.w	r3, r3, #2
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d1ef      	bne.n	80041ba <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 0304 	and.w	r3, r3, #4
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	f000 80a6 	beq.w	8004334 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041e8:	2300      	movs	r3, #0
 80041ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80041ec:	4b2a      	ldr	r3, [pc, #168]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 80041ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d10d      	bne.n	8004214 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041f8:	4b27      	ldr	r3, [pc, #156]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 80041fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041fc:	4a26      	ldr	r2, [pc, #152]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 80041fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004202:	6593      	str	r3, [r2, #88]	@ 0x58
 8004204:	4b24      	ldr	r3, [pc, #144]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 8004206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004208:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800420c:	60bb      	str	r3, [r7, #8]
 800420e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004210:	2301      	movs	r3, #1
 8004212:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004214:	4b21      	ldr	r3, [pc, #132]	@ (800429c <HAL_RCC_OscConfig+0x508>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800421c:	2b00      	cmp	r3, #0
 800421e:	d118      	bne.n	8004252 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004220:	4b1e      	ldr	r3, [pc, #120]	@ (800429c <HAL_RCC_OscConfig+0x508>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a1d      	ldr	r2, [pc, #116]	@ (800429c <HAL_RCC_OscConfig+0x508>)
 8004226:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800422a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800422c:	f7fe fbf4 	bl	8002a18 <HAL_GetTick>
 8004230:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004232:	e008      	b.n	8004246 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004234:	f7fe fbf0 	bl	8002a18 <HAL_GetTick>
 8004238:	4602      	mov	r2, r0
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	2b02      	cmp	r3, #2
 8004240:	d901      	bls.n	8004246 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e1b2      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004246:	4b15      	ldr	r3, [pc, #84]	@ (800429c <HAL_RCC_OscConfig+0x508>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800424e:	2b00      	cmp	r3, #0
 8004250:	d0f0      	beq.n	8004234 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	2b01      	cmp	r3, #1
 8004258:	d108      	bne.n	800426c <HAL_RCC_OscConfig+0x4d8>
 800425a:	4b0f      	ldr	r3, [pc, #60]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 800425c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004260:	4a0d      	ldr	r2, [pc, #52]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 8004262:	f043 0301 	orr.w	r3, r3, #1
 8004266:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800426a:	e029      	b.n	80042c0 <HAL_RCC_OscConfig+0x52c>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	2b05      	cmp	r3, #5
 8004272:	d115      	bne.n	80042a0 <HAL_RCC_OscConfig+0x50c>
 8004274:	4b08      	ldr	r3, [pc, #32]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 8004276:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800427a:	4a07      	ldr	r2, [pc, #28]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 800427c:	f043 0304 	orr.w	r3, r3, #4
 8004280:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004284:	4b04      	ldr	r3, [pc, #16]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 8004286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800428a:	4a03      	ldr	r2, [pc, #12]	@ (8004298 <HAL_RCC_OscConfig+0x504>)
 800428c:	f043 0301 	orr.w	r3, r3, #1
 8004290:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004294:	e014      	b.n	80042c0 <HAL_RCC_OscConfig+0x52c>
 8004296:	bf00      	nop
 8004298:	40021000 	.word	0x40021000
 800429c:	40007000 	.word	0x40007000
 80042a0:	4b9a      	ldr	r3, [pc, #616]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 80042a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042a6:	4a99      	ldr	r2, [pc, #612]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 80042a8:	f023 0301 	bic.w	r3, r3, #1
 80042ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80042b0:	4b96      	ldr	r3, [pc, #600]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 80042b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042b6:	4a95      	ldr	r2, [pc, #596]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 80042b8:	f023 0304 	bic.w	r3, r3, #4
 80042bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d016      	beq.n	80042f6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042c8:	f7fe fba6 	bl	8002a18 <HAL_GetTick>
 80042cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042ce:	e00a      	b.n	80042e6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042d0:	f7fe fba2 	bl	8002a18 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042de:	4293      	cmp	r3, r2
 80042e0:	d901      	bls.n	80042e6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e162      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042e6:	4b89      	ldr	r3, [pc, #548]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 80042e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ec:	f003 0302 	and.w	r3, r3, #2
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d0ed      	beq.n	80042d0 <HAL_RCC_OscConfig+0x53c>
 80042f4:	e015      	b.n	8004322 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042f6:	f7fe fb8f 	bl	8002a18 <HAL_GetTick>
 80042fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80042fc:	e00a      	b.n	8004314 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042fe:	f7fe fb8b 	bl	8002a18 <HAL_GetTick>
 8004302:	4602      	mov	r2, r0
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	f241 3288 	movw	r2, #5000	@ 0x1388
 800430c:	4293      	cmp	r3, r2
 800430e:	d901      	bls.n	8004314 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e14b      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004314:	4b7d      	ldr	r3, [pc, #500]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 8004316:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800431a:	f003 0302 	and.w	r3, r3, #2
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1ed      	bne.n	80042fe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004322:	7ffb      	ldrb	r3, [r7, #31]
 8004324:	2b01      	cmp	r3, #1
 8004326:	d105      	bne.n	8004334 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004328:	4b78      	ldr	r3, [pc, #480]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 800432a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800432c:	4a77      	ldr	r2, [pc, #476]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 800432e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004332:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0320 	and.w	r3, r3, #32
 800433c:	2b00      	cmp	r3, #0
 800433e:	d03c      	beq.n	80043ba <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004344:	2b00      	cmp	r3, #0
 8004346:	d01c      	beq.n	8004382 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004348:	4b70      	ldr	r3, [pc, #448]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 800434a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800434e:	4a6f      	ldr	r2, [pc, #444]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 8004350:	f043 0301 	orr.w	r3, r3, #1
 8004354:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004358:	f7fe fb5e 	bl	8002a18 <HAL_GetTick>
 800435c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800435e:	e008      	b.n	8004372 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004360:	f7fe fb5a 	bl	8002a18 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	2b02      	cmp	r3, #2
 800436c:	d901      	bls.n	8004372 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e11c      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004372:	4b66      	ldr	r3, [pc, #408]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 8004374:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004378:	f003 0302 	and.w	r3, r3, #2
 800437c:	2b00      	cmp	r3, #0
 800437e:	d0ef      	beq.n	8004360 <HAL_RCC_OscConfig+0x5cc>
 8004380:	e01b      	b.n	80043ba <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004382:	4b62      	ldr	r3, [pc, #392]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 8004384:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004388:	4a60      	ldr	r2, [pc, #384]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 800438a:	f023 0301 	bic.w	r3, r3, #1
 800438e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004392:	f7fe fb41 	bl	8002a18 <HAL_GetTick>
 8004396:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004398:	e008      	b.n	80043ac <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800439a:	f7fe fb3d 	bl	8002a18 <HAL_GetTick>
 800439e:	4602      	mov	r2, r0
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d901      	bls.n	80043ac <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80043a8:	2303      	movs	r3, #3
 80043aa:	e0ff      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80043ac:	4b57      	ldr	r3, [pc, #348]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 80043ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d1ef      	bne.n	800439a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043be:	2b00      	cmp	r3, #0
 80043c0:	f000 80f3 	beq.w	80045aa <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	f040 80c9 	bne.w	8004560 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80043ce:	4b4f      	ldr	r3, [pc, #316]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	f003 0203 	and.w	r2, r3, #3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043de:	429a      	cmp	r2, r3
 80043e0:	d12c      	bne.n	800443c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ec:	3b01      	subs	r3, #1
 80043ee:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d123      	bne.n	800443c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043fe:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004400:	429a      	cmp	r2, r3
 8004402:	d11b      	bne.n	800443c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800440e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004410:	429a      	cmp	r2, r3
 8004412:	d113      	bne.n	800443c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800441e:	085b      	lsrs	r3, r3, #1
 8004420:	3b01      	subs	r3, #1
 8004422:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004424:	429a      	cmp	r2, r3
 8004426:	d109      	bne.n	800443c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004432:	085b      	lsrs	r3, r3, #1
 8004434:	3b01      	subs	r3, #1
 8004436:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004438:	429a      	cmp	r2, r3
 800443a:	d06b      	beq.n	8004514 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	2b0c      	cmp	r3, #12
 8004440:	d062      	beq.n	8004508 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004442:	4b32      	ldr	r3, [pc, #200]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800444a:	2b00      	cmp	r3, #0
 800444c:	d001      	beq.n	8004452 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e0ac      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004452:	4b2e      	ldr	r3, [pc, #184]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a2d      	ldr	r2, [pc, #180]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 8004458:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800445c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800445e:	f7fe fadb 	bl	8002a18 <HAL_GetTick>
 8004462:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004464:	e008      	b.n	8004478 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004466:	f7fe fad7 	bl	8002a18 <HAL_GetTick>
 800446a:	4602      	mov	r2, r0
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	2b02      	cmp	r3, #2
 8004472:	d901      	bls.n	8004478 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e099      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004478:	4b24      	ldr	r3, [pc, #144]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1f0      	bne.n	8004466 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004484:	4b21      	ldr	r3, [pc, #132]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 8004486:	68da      	ldr	r2, [r3, #12]
 8004488:	4b21      	ldr	r3, [pc, #132]	@ (8004510 <HAL_RCC_OscConfig+0x77c>)
 800448a:	4013      	ands	r3, r2
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004490:	687a      	ldr	r2, [r7, #4]
 8004492:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004494:	3a01      	subs	r2, #1
 8004496:	0112      	lsls	r2, r2, #4
 8004498:	4311      	orrs	r1, r2
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800449e:	0212      	lsls	r2, r2, #8
 80044a0:	4311      	orrs	r1, r2
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80044a6:	0852      	lsrs	r2, r2, #1
 80044a8:	3a01      	subs	r2, #1
 80044aa:	0552      	lsls	r2, r2, #21
 80044ac:	4311      	orrs	r1, r2
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80044b2:	0852      	lsrs	r2, r2, #1
 80044b4:	3a01      	subs	r2, #1
 80044b6:	0652      	lsls	r2, r2, #25
 80044b8:	4311      	orrs	r1, r2
 80044ba:	687a      	ldr	r2, [r7, #4]
 80044bc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80044be:	06d2      	lsls	r2, r2, #27
 80044c0:	430a      	orrs	r2, r1
 80044c2:	4912      	ldr	r1, [pc, #72]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80044c8:	4b10      	ldr	r3, [pc, #64]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a0f      	ldr	r2, [pc, #60]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 80044ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044d2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80044d4:	4b0d      	ldr	r3, [pc, #52]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	4a0c      	ldr	r2, [pc, #48]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 80044da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044de:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80044e0:	f7fe fa9a 	bl	8002a18 <HAL_GetTick>
 80044e4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044e6:	e008      	b.n	80044fa <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044e8:	f7fe fa96 	bl	8002a18 <HAL_GetTick>
 80044ec:	4602      	mov	r2, r0
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	1ad3      	subs	r3, r2, r3
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d901      	bls.n	80044fa <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80044f6:	2303      	movs	r3, #3
 80044f8:	e058      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044fa:	4b04      	ldr	r3, [pc, #16]	@ (800450c <HAL_RCC_OscConfig+0x778>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d0f0      	beq.n	80044e8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004506:	e050      	b.n	80045aa <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e04f      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
 800450c:	40021000 	.word	0x40021000
 8004510:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004514:	4b27      	ldr	r3, [pc, #156]	@ (80045b4 <HAL_RCC_OscConfig+0x820>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800451c:	2b00      	cmp	r3, #0
 800451e:	d144      	bne.n	80045aa <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004520:	4b24      	ldr	r3, [pc, #144]	@ (80045b4 <HAL_RCC_OscConfig+0x820>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a23      	ldr	r2, [pc, #140]	@ (80045b4 <HAL_RCC_OscConfig+0x820>)
 8004526:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800452a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800452c:	4b21      	ldr	r3, [pc, #132]	@ (80045b4 <HAL_RCC_OscConfig+0x820>)
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	4a20      	ldr	r2, [pc, #128]	@ (80045b4 <HAL_RCC_OscConfig+0x820>)
 8004532:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004536:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004538:	f7fe fa6e 	bl	8002a18 <HAL_GetTick>
 800453c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800453e:	e008      	b.n	8004552 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004540:	f7fe fa6a 	bl	8002a18 <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b02      	cmp	r3, #2
 800454c:	d901      	bls.n	8004552 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e02c      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004552:	4b18      	ldr	r3, [pc, #96]	@ (80045b4 <HAL_RCC_OscConfig+0x820>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d0f0      	beq.n	8004540 <HAL_RCC_OscConfig+0x7ac>
 800455e:	e024      	b.n	80045aa <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	2b0c      	cmp	r3, #12
 8004564:	d01f      	beq.n	80045a6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004566:	4b13      	ldr	r3, [pc, #76]	@ (80045b4 <HAL_RCC_OscConfig+0x820>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a12      	ldr	r2, [pc, #72]	@ (80045b4 <HAL_RCC_OscConfig+0x820>)
 800456c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004570:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004572:	f7fe fa51 	bl	8002a18 <HAL_GetTick>
 8004576:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004578:	e008      	b.n	800458c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800457a:	f7fe fa4d 	bl	8002a18 <HAL_GetTick>
 800457e:	4602      	mov	r2, r0
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	1ad3      	subs	r3, r2, r3
 8004584:	2b02      	cmp	r3, #2
 8004586:	d901      	bls.n	800458c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	e00f      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800458c:	4b09      	ldr	r3, [pc, #36]	@ (80045b4 <HAL_RCC_OscConfig+0x820>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1f0      	bne.n	800457a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004598:	4b06      	ldr	r3, [pc, #24]	@ (80045b4 <HAL_RCC_OscConfig+0x820>)
 800459a:	68da      	ldr	r2, [r3, #12]
 800459c:	4905      	ldr	r1, [pc, #20]	@ (80045b4 <HAL_RCC_OscConfig+0x820>)
 800459e:	4b06      	ldr	r3, [pc, #24]	@ (80045b8 <HAL_RCC_OscConfig+0x824>)
 80045a0:	4013      	ands	r3, r2
 80045a2:	60cb      	str	r3, [r1, #12]
 80045a4:	e001      	b.n	80045aa <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e000      	b.n	80045ac <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3720      	adds	r7, #32
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	40021000 	.word	0x40021000
 80045b8:	feeefffc 	.word	0xfeeefffc

080045bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b084      	sub	sp, #16
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d101      	bne.n	80045d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e0e7      	b.n	80047a0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045d0:	4b75      	ldr	r3, [pc, #468]	@ (80047a8 <HAL_RCC_ClockConfig+0x1ec>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0307 	and.w	r3, r3, #7
 80045d8:	683a      	ldr	r2, [r7, #0]
 80045da:	429a      	cmp	r2, r3
 80045dc:	d910      	bls.n	8004600 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045de:	4b72      	ldr	r3, [pc, #456]	@ (80047a8 <HAL_RCC_ClockConfig+0x1ec>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f023 0207 	bic.w	r2, r3, #7
 80045e6:	4970      	ldr	r1, [pc, #448]	@ (80047a8 <HAL_RCC_ClockConfig+0x1ec>)
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ee:	4b6e      	ldr	r3, [pc, #440]	@ (80047a8 <HAL_RCC_ClockConfig+0x1ec>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0307 	and.w	r3, r3, #7
 80045f6:	683a      	ldr	r2, [r7, #0]
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d001      	beq.n	8004600 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e0cf      	b.n	80047a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0302 	and.w	r3, r3, #2
 8004608:	2b00      	cmp	r3, #0
 800460a:	d010      	beq.n	800462e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	689a      	ldr	r2, [r3, #8]
 8004610:	4b66      	ldr	r3, [pc, #408]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004618:	429a      	cmp	r2, r3
 800461a:	d908      	bls.n	800462e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800461c:	4b63      	ldr	r3, [pc, #396]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	4960      	ldr	r1, [pc, #384]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 800462a:	4313      	orrs	r3, r2
 800462c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	2b00      	cmp	r3, #0
 8004638:	d04c      	beq.n	80046d4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	2b03      	cmp	r3, #3
 8004640:	d107      	bne.n	8004652 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004642:	4b5a      	ldr	r3, [pc, #360]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d121      	bne.n	8004692 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e0a6      	b.n	80047a0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	2b02      	cmp	r3, #2
 8004658:	d107      	bne.n	800466a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800465a:	4b54      	ldr	r3, [pc, #336]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d115      	bne.n	8004692 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e09a      	b.n	80047a0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d107      	bne.n	8004682 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004672:	4b4e      	ldr	r3, [pc, #312]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0302 	and.w	r3, r3, #2
 800467a:	2b00      	cmp	r3, #0
 800467c:	d109      	bne.n	8004692 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e08e      	b.n	80047a0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004682:	4b4a      	ldr	r3, [pc, #296]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800468a:	2b00      	cmp	r3, #0
 800468c:	d101      	bne.n	8004692 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e086      	b.n	80047a0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004692:	4b46      	ldr	r3, [pc, #280]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	f023 0203 	bic.w	r2, r3, #3
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	4943      	ldr	r1, [pc, #268]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046a4:	f7fe f9b8 	bl	8002a18 <HAL_GetTick>
 80046a8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046aa:	e00a      	b.n	80046c2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046ac:	f7fe f9b4 	bl	8002a18 <HAL_GetTick>
 80046b0:	4602      	mov	r2, r0
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d901      	bls.n	80046c2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e06e      	b.n	80047a0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046c2:	4b3a      	ldr	r3, [pc, #232]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	f003 020c 	and.w	r2, r3, #12
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	009b      	lsls	r3, r3, #2
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d1eb      	bne.n	80046ac <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0302 	and.w	r3, r3, #2
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d010      	beq.n	8004702 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	689a      	ldr	r2, [r3, #8]
 80046e4:	4b31      	ldr	r3, [pc, #196]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d208      	bcs.n	8004702 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046f0:	4b2e      	ldr	r3, [pc, #184]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	492b      	ldr	r1, [pc, #172]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 80046fe:	4313      	orrs	r3, r2
 8004700:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004702:	4b29      	ldr	r3, [pc, #164]	@ (80047a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f003 0307 	and.w	r3, r3, #7
 800470a:	683a      	ldr	r2, [r7, #0]
 800470c:	429a      	cmp	r2, r3
 800470e:	d210      	bcs.n	8004732 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004710:	4b25      	ldr	r3, [pc, #148]	@ (80047a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f023 0207 	bic.w	r2, r3, #7
 8004718:	4923      	ldr	r1, [pc, #140]	@ (80047a8 <HAL_RCC_ClockConfig+0x1ec>)
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	4313      	orrs	r3, r2
 800471e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004720:	4b21      	ldr	r3, [pc, #132]	@ (80047a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0307 	and.w	r3, r3, #7
 8004728:	683a      	ldr	r2, [r7, #0]
 800472a:	429a      	cmp	r2, r3
 800472c:	d001      	beq.n	8004732 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e036      	b.n	80047a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 0304 	and.w	r3, r3, #4
 800473a:	2b00      	cmp	r3, #0
 800473c:	d008      	beq.n	8004750 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800473e:	4b1b      	ldr	r3, [pc, #108]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	4918      	ldr	r1, [pc, #96]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 800474c:	4313      	orrs	r3, r2
 800474e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0308 	and.w	r3, r3, #8
 8004758:	2b00      	cmp	r3, #0
 800475a:	d009      	beq.n	8004770 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800475c:	4b13      	ldr	r3, [pc, #76]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	691b      	ldr	r3, [r3, #16]
 8004768:	00db      	lsls	r3, r3, #3
 800476a:	4910      	ldr	r1, [pc, #64]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 800476c:	4313      	orrs	r3, r2
 800476e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004770:	f000 f824 	bl	80047bc <HAL_RCC_GetSysClockFreq>
 8004774:	4602      	mov	r2, r0
 8004776:	4b0d      	ldr	r3, [pc, #52]	@ (80047ac <HAL_RCC_ClockConfig+0x1f0>)
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	091b      	lsrs	r3, r3, #4
 800477c:	f003 030f 	and.w	r3, r3, #15
 8004780:	490b      	ldr	r1, [pc, #44]	@ (80047b0 <HAL_RCC_ClockConfig+0x1f4>)
 8004782:	5ccb      	ldrb	r3, [r1, r3]
 8004784:	f003 031f 	and.w	r3, r3, #31
 8004788:	fa22 f303 	lsr.w	r3, r2, r3
 800478c:	4a09      	ldr	r2, [pc, #36]	@ (80047b4 <HAL_RCC_ClockConfig+0x1f8>)
 800478e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004790:	4b09      	ldr	r3, [pc, #36]	@ (80047b8 <HAL_RCC_ClockConfig+0x1fc>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4618      	mov	r0, r3
 8004796:	f7fe f8ef 	bl	8002978 <HAL_InitTick>
 800479a:	4603      	mov	r3, r0
 800479c:	72fb      	strb	r3, [r7, #11]

  return status;
 800479e:	7afb      	ldrb	r3, [r7, #11]
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3710      	adds	r7, #16
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}
 80047a8:	40022000 	.word	0x40022000
 80047ac:	40021000 	.word	0x40021000
 80047b0:	08004a2c 	.word	0x08004a2c
 80047b4:	20000000 	.word	0x20000000
 80047b8:	20000004 	.word	0x20000004

080047bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047bc:	b480      	push	{r7}
 80047be:	b089      	sub	sp, #36	@ 0x24
 80047c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80047c2:	2300      	movs	r3, #0
 80047c4:	61fb      	str	r3, [r7, #28]
 80047c6:	2300      	movs	r3, #0
 80047c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047ca:	4b3e      	ldr	r3, [pc, #248]	@ (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f003 030c 	and.w	r3, r3, #12
 80047d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047d4:	4b3b      	ldr	r3, [pc, #236]	@ (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	f003 0303 	and.w	r3, r3, #3
 80047dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d005      	beq.n	80047f0 <HAL_RCC_GetSysClockFreq+0x34>
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	2b0c      	cmp	r3, #12
 80047e8:	d121      	bne.n	800482e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d11e      	bne.n	800482e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80047f0:	4b34      	ldr	r3, [pc, #208]	@ (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 0308 	and.w	r3, r3, #8
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d107      	bne.n	800480c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80047fc:	4b31      	ldr	r3, [pc, #196]	@ (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80047fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004802:	0a1b      	lsrs	r3, r3, #8
 8004804:	f003 030f 	and.w	r3, r3, #15
 8004808:	61fb      	str	r3, [r7, #28]
 800480a:	e005      	b.n	8004818 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800480c:	4b2d      	ldr	r3, [pc, #180]	@ (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	091b      	lsrs	r3, r3, #4
 8004812:	f003 030f 	and.w	r3, r3, #15
 8004816:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004818:	4a2b      	ldr	r2, [pc, #172]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004820:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d10d      	bne.n	8004844 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800482c:	e00a      	b.n	8004844 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	2b04      	cmp	r3, #4
 8004832:	d102      	bne.n	800483a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004834:	4b25      	ldr	r3, [pc, #148]	@ (80048cc <HAL_RCC_GetSysClockFreq+0x110>)
 8004836:	61bb      	str	r3, [r7, #24]
 8004838:	e004      	b.n	8004844 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	2b08      	cmp	r3, #8
 800483e:	d101      	bne.n	8004844 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004840:	4b23      	ldr	r3, [pc, #140]	@ (80048d0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004842:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	2b0c      	cmp	r3, #12
 8004848:	d134      	bne.n	80048b4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800484a:	4b1e      	ldr	r3, [pc, #120]	@ (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	f003 0303 	and.w	r3, r3, #3
 8004852:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	2b02      	cmp	r3, #2
 8004858:	d003      	beq.n	8004862 <HAL_RCC_GetSysClockFreq+0xa6>
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	2b03      	cmp	r3, #3
 800485e:	d003      	beq.n	8004868 <HAL_RCC_GetSysClockFreq+0xac>
 8004860:	e005      	b.n	800486e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004862:	4b1a      	ldr	r3, [pc, #104]	@ (80048cc <HAL_RCC_GetSysClockFreq+0x110>)
 8004864:	617b      	str	r3, [r7, #20]
      break;
 8004866:	e005      	b.n	8004874 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004868:	4b19      	ldr	r3, [pc, #100]	@ (80048d0 <HAL_RCC_GetSysClockFreq+0x114>)
 800486a:	617b      	str	r3, [r7, #20]
      break;
 800486c:	e002      	b.n	8004874 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	617b      	str	r3, [r7, #20]
      break;
 8004872:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004874:	4b13      	ldr	r3, [pc, #76]	@ (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004876:	68db      	ldr	r3, [r3, #12]
 8004878:	091b      	lsrs	r3, r3, #4
 800487a:	f003 0307 	and.w	r3, r3, #7
 800487e:	3301      	adds	r3, #1
 8004880:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004882:	4b10      	ldr	r3, [pc, #64]	@ (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	0a1b      	lsrs	r3, r3, #8
 8004888:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800488c:	697a      	ldr	r2, [r7, #20]
 800488e:	fb03 f202 	mul.w	r2, r3, r2
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	fbb2 f3f3 	udiv	r3, r2, r3
 8004898:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800489a:	4b0a      	ldr	r3, [pc, #40]	@ (80048c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	0e5b      	lsrs	r3, r3, #25
 80048a0:	f003 0303 	and.w	r3, r3, #3
 80048a4:	3301      	adds	r3, #1
 80048a6:	005b      	lsls	r3, r3, #1
 80048a8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80048aa:	697a      	ldr	r2, [r7, #20]
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80048b2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80048b4:	69bb      	ldr	r3, [r7, #24]
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3724      	adds	r7, #36	@ 0x24
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	40021000 	.word	0x40021000
 80048c8:	08004a3c 	.word	0x08004a3c
 80048cc:	00f42400 	.word	0x00f42400
 80048d0:	007a1200 	.word	0x007a1200

080048d4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b086      	sub	sp, #24
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80048dc:	2300      	movs	r3, #0
 80048de:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80048e0:	4b2a      	ldr	r3, [pc, #168]	@ (800498c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80048e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d003      	beq.n	80048f4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80048ec:	f7ff f9ee 	bl	8003ccc <HAL_PWREx_GetVoltageRange>
 80048f0:	6178      	str	r0, [r7, #20]
 80048f2:	e014      	b.n	800491e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80048f4:	4b25      	ldr	r3, [pc, #148]	@ (800498c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80048f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f8:	4a24      	ldr	r2, [pc, #144]	@ (800498c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80048fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8004900:	4b22      	ldr	r3, [pc, #136]	@ (800498c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004902:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004904:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004908:	60fb      	str	r3, [r7, #12]
 800490a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800490c:	f7ff f9de 	bl	8003ccc <HAL_PWREx_GetVoltageRange>
 8004910:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004912:	4b1e      	ldr	r3, [pc, #120]	@ (800498c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004914:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004916:	4a1d      	ldr	r2, [pc, #116]	@ (800498c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004918:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800491c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004924:	d10b      	bne.n	800493e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2b80      	cmp	r3, #128	@ 0x80
 800492a:	d919      	bls.n	8004960 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2ba0      	cmp	r3, #160	@ 0xa0
 8004930:	d902      	bls.n	8004938 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004932:	2302      	movs	r3, #2
 8004934:	613b      	str	r3, [r7, #16]
 8004936:	e013      	b.n	8004960 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004938:	2301      	movs	r3, #1
 800493a:	613b      	str	r3, [r7, #16]
 800493c:	e010      	b.n	8004960 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2b80      	cmp	r3, #128	@ 0x80
 8004942:	d902      	bls.n	800494a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004944:	2303      	movs	r3, #3
 8004946:	613b      	str	r3, [r7, #16]
 8004948:	e00a      	b.n	8004960 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2b80      	cmp	r3, #128	@ 0x80
 800494e:	d102      	bne.n	8004956 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004950:	2302      	movs	r3, #2
 8004952:	613b      	str	r3, [r7, #16]
 8004954:	e004      	b.n	8004960 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2b70      	cmp	r3, #112	@ 0x70
 800495a:	d101      	bne.n	8004960 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800495c:	2301      	movs	r3, #1
 800495e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004960:	4b0b      	ldr	r3, [pc, #44]	@ (8004990 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f023 0207 	bic.w	r2, r3, #7
 8004968:	4909      	ldr	r1, [pc, #36]	@ (8004990 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	4313      	orrs	r3, r2
 800496e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004970:	4b07      	ldr	r3, [pc, #28]	@ (8004990 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0307 	and.w	r3, r3, #7
 8004978:	693a      	ldr	r2, [r7, #16]
 800497a:	429a      	cmp	r2, r3
 800497c:	d001      	beq.n	8004982 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e000      	b.n	8004984 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004982:	2300      	movs	r3, #0
}
 8004984:	4618      	mov	r0, r3
 8004986:	3718      	adds	r7, #24
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}
 800498c:	40021000 	.word	0x40021000
 8004990:	40022000 	.word	0x40022000

08004994 <memset>:
 8004994:	4402      	add	r2, r0
 8004996:	4603      	mov	r3, r0
 8004998:	4293      	cmp	r3, r2
 800499a:	d100      	bne.n	800499e <memset+0xa>
 800499c:	4770      	bx	lr
 800499e:	f803 1b01 	strb.w	r1, [r3], #1
 80049a2:	e7f9      	b.n	8004998 <memset+0x4>

080049a4 <__libc_init_array>:
 80049a4:	b570      	push	{r4, r5, r6, lr}
 80049a6:	4d0d      	ldr	r5, [pc, #52]	@ (80049dc <__libc_init_array+0x38>)
 80049a8:	4c0d      	ldr	r4, [pc, #52]	@ (80049e0 <__libc_init_array+0x3c>)
 80049aa:	1b64      	subs	r4, r4, r5
 80049ac:	10a4      	asrs	r4, r4, #2
 80049ae:	2600      	movs	r6, #0
 80049b0:	42a6      	cmp	r6, r4
 80049b2:	d109      	bne.n	80049c8 <__libc_init_array+0x24>
 80049b4:	4d0b      	ldr	r5, [pc, #44]	@ (80049e4 <__libc_init_array+0x40>)
 80049b6:	4c0c      	ldr	r4, [pc, #48]	@ (80049e8 <__libc_init_array+0x44>)
 80049b8:	f000 f826 	bl	8004a08 <_init>
 80049bc:	1b64      	subs	r4, r4, r5
 80049be:	10a4      	asrs	r4, r4, #2
 80049c0:	2600      	movs	r6, #0
 80049c2:	42a6      	cmp	r6, r4
 80049c4:	d105      	bne.n	80049d2 <__libc_init_array+0x2e>
 80049c6:	bd70      	pop	{r4, r5, r6, pc}
 80049c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80049cc:	4798      	blx	r3
 80049ce:	3601      	adds	r6, #1
 80049d0:	e7ee      	b.n	80049b0 <__libc_init_array+0xc>
 80049d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80049d6:	4798      	blx	r3
 80049d8:	3601      	adds	r6, #1
 80049da:	e7f2      	b.n	80049c2 <__libc_init_array+0x1e>
 80049dc:	08004a6c 	.word	0x08004a6c
 80049e0:	08004a6c 	.word	0x08004a6c
 80049e4:	08004a6c 	.word	0x08004a6c
 80049e8:	08004a70 	.word	0x08004a70

080049ec <memcpy>:
 80049ec:	440a      	add	r2, r1
 80049ee:	4291      	cmp	r1, r2
 80049f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80049f4:	d100      	bne.n	80049f8 <memcpy+0xc>
 80049f6:	4770      	bx	lr
 80049f8:	b510      	push	{r4, lr}
 80049fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a02:	4291      	cmp	r1, r2
 8004a04:	d1f9      	bne.n	80049fa <memcpy+0xe>
 8004a06:	bd10      	pop	{r4, pc}

08004a08 <_init>:
 8004a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a0a:	bf00      	nop
 8004a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a0e:	bc08      	pop	{r3}
 8004a10:	469e      	mov	lr, r3
 8004a12:	4770      	bx	lr

08004a14 <_fini>:
 8004a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a16:	bf00      	nop
 8004a18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a1a:	bc08      	pop	{r3}
 8004a1c:	469e      	mov	lr, r3
 8004a1e:	4770      	bx	lr
