{"vcs1":{"timestamp_begin":1684329512.612561370, "rt":1.60, "ut":0.60, "st":0.24}}
{"vcselab":{"timestamp_begin":1684329514.303821853, "rt":1.04, "ut":0.33, "st":0.08}}
{"link":{"timestamp_begin":1684329515.422994056, "rt":0.72, "ut":0.37, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684329511.933654982}
{"VCS_COMP_START_TIME": 1684329511.933654982}
{"VCS_COMP_END_TIME": 1684329518.722007312}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 350020}}
{"stitch_vcselab": {"peak_mem": 222368}}
