============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.24 - v14.20-s034_1
  Generated on:           Jul 01 2016  06:50:01 pm
  Module:                 spc2
  Technology library:     h18_CORELIB_HV_WC revision 2.2
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Instance  Cells  Cell Area  Net Area  Total Area   Wireload     
----------------------------------------------------------------
spc2         49       2653       402        3055 h18_wl_30k (S) 

 (S) = wireload was automatically selected
