// Seed: 1352842614
module module_0;
  logic [7:0] id_2;
  assign id_2[""] = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input wor id_2,
    input supply1 id_3
);
  assign id_0 = 1;
  module_0();
  integer id_5 = id_5 == id_3;
  wire id_6;
endmodule
module module_2 (
    input tri0 id_0,
    output tri1 id_1,
    output supply1 id_2,
    output wor id_3,
    output wire id_4,
    input wand id_5,
    output tri0 id_6,
    input uwire id_7,
    output tri id_8
);
  always @(1 or posedge 1) begin
    $display(id_5, (id_5));
  end
  module_0();
  wire id_10;
  always @(1, posedge id_5) id_4 = id_7;
  assign id_4 = id_5 == id_5;
endmodule
