// Seed: 679024703
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input reg id_3,
    output id_4,
    input id_5,
    input logic id_6,
    input id_7
);
  type_11(
      1, 1
  );
  initial begin
    id_4 <= id_0;
    #1;
    #1 begin
      id_4 = 1'd0;
      id_4 <= 1;
      id_4 = 1 & id_3 & id_3 + id_2;
    end
    id_4 <= 1;
    id_4 <= #id_2 id_0;
    id_4 <= id_3;
    SystemTFIdentifier(1, 1);
  end
endmodule
