# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: C:/Users/younj/Desktop/dsd_final/src/constraints/Arty-A7-100-Master.xdc

# IP: ip/sram_32x2560/sram_32x2560.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==sram_32x2560 || ORIG_REF_NAME==sram_32x2560} -quiet] -quiet

# IP: C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==axi_interconnect_1 || ORIG_REF_NAME==axi_interconnect_1} -quiet] -quiet

# IP: C:/Users/younj/Desktop/dsd_final/src/common_ip/clk_gen/clk_gen.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==clk_gen || ORIG_REF_NAME==clk_gen} -quiet] -quiet
