Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 31 10:23:34 2019
| Host         : DESKTOP-C2MIG7A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      5 |            1 |
|      8 |            7 |
|      9 |            1 |
|     10 |            3 |
|     12 |            1 |
|    16+ |           14 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           17 |
| Yes          | No                    | No                     |             751 |          246 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             212 |           62 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                  Enable Signal                  |                                                                                Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count |
+--------------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/waddr |                                                                                                                                                                               |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/ar_hs |                                                                                                                                                                               |                1 |              5 |
|  ap_clk      | bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/ce_r | bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DELAY/i_pipe/SR[0]                                   |                1 |              8 |
|  ap_clk      | bd_0_i/hls_inst/U0/input_V_data_V_0_load_B      |                                                                                                                                                                               |                5 |              8 |
|  ap_clk      | bd_0_i/hls_inst/U0/input_V_data_V_0_load_A      |                                                                                                                                                                               |                2 |              8 |
|  ap_clk      | bd_0_i/hls_inst/U0/output_V_data_V_1_load_B     | bd_0_i/hls_inst/U0/output_V_data_V_1_payload_B[7]_i_1_n_2                                                                                                                     |                3 |              8 |
|  ap_clk      | bd_0_i/hls_inst/U0/output_V_data_V_1_load_A     | bd_0_i/hls_inst/U0/output_V_data_V_1_payload_A[7]_i_1_n_2                                                                                                                     |                2 |              8 |
|  ap_clk      | bd_0_i/hls_inst/U0/reg_2821                     |                                                                                                                                                                               |                2 |              8 |
|  ap_clk      | bd_0_i/hls_inst/U0/reg_282[7]_i_1_n_2           |                                                                                                                                                                               |                5 |              8 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_pp0_stage0         |                                                                                                                                                                               |                3 |              9 |
|  ap_clk      | bd_0_i/hls_inst/U0/gx_reg_9090                  |                                                                                                                                                                               |                3 |             10 |
|  ap_clk      | bd_0_i/hls_inst/U0/p_5_in                       |                                                                                                                                                                               |                5 |             10 |
|  ap_clk      | bd_0_i/hls_inst/U0/tmp_23_reg_8390              |                                                                                                                                                                               |                4 |             10 |
|  ap_clk      |                                                 |                                                                                                                                                                               |                8 |             12 |
|  ap_clk      | bd_0_i/hls_inst/U0/ce04                         |                                                                                                                                                                               |                4 |             16 |
|  ap_clk      | bd_0_i/hls_inst/U0/p_13_in                      |                                                                                                                                                                               |                6 |             18 |
|  ap_clk      | bd_0_i/hls_inst/U0/line_buffer_addr_2_reg_8190  |                                                                                                                                                                               |               13 |             21 |
|  ap_clk      | bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/ce_r | bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/sobel_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][1]_0 |                6 |             22 |
|  ap_clk      | bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/ce_r | bd_0_i/hls_inst/U0/sobel_sitofp_32s_bkb_U1/sobel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                          |                7 |             23 |
|  ap_clk      | bd_0_i/hls_inst/U0/p_Result_s_reg_9490          | bd_0_i/hls_inst/U0/p_Val2_5_reg_954[31]                                                                                                                                       |               12 |             31 |
|  ap_clk      | bd_0_i/hls_inst/U0/tmp_18_reg_9390              |                                                                                                                                                                               |                9 |             31 |
|  ap_clk      | bd_0_i/hls_inst/U0/p_s_reg_879[31]_i_2_n_2      |                                                                                                                                                                               |                8 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/p_s_reg_879[31]_i_2_n_2      | bd_0_i/hls_inst/U0/p_s_reg_879                                                                                                                                                |                9 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/x_assign_reg_9440            |                                                                                                                                                                               |               10 |             32 |
|  ap_clk      |                                                 | bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/ARESET                                                                                                                              |               17 |             42 |
|  ap_clk      | bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/E[0] |                                                                                                                                                                               |               14 |             53 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_phi_mux_i_phi_fu_261_p41  | bd_0_i/hls_inst/U0/sobel_AXILiteS_s_axi_U/SR[0]                                                                                                                               |               22 |             80 |
|  ap_clk      | bd_0_i/hls_inst/U0/sobel_fsqrt_32ns_cud_U2/ce_r |                                                                                                                                                                               |              151 |            489 |
+--------------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


