INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/SIPO_Shift_Reg/SIPO_Shift_Reg.srcs/sources_1/new/sipo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/SIPO_Shift_Reg/SIPO_Shift_Reg.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/SIPO_Shift_Reg/SIPO_Shift_Reg.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
