INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luis/Documents/BSU/ECE230L/Lab7/DelaysAndGlitches/DelaysAndGlitches.sim/sim_1/impl/timing/xsim/test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luis/Documents/BSU/ECE230L/Lab7/class/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
