// Seed: 3998530163
`timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    inout id_1,
    input logic id_2,
    input logic id_3,
    output id_4
);
  logic id_5;
  logic id_6;
  logic id_7 = id_5;
  type_15(
      id_3 - 1'b0, 1'b0, 1
  ); type_16(
      id_4, id_1, id_5
  );
  logic id_8, id_9;
endmodule
