{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 16 22:55:00 2022 " "Info: Processing started: Fri Dec 16 22:55:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off stepper -c stepper --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off stepper -c stepper --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 16 16 184 32 "clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "speedSel\[5\] " "Info: Assuming node \"speedSel\[5\]\" is an undefined clock" {  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "speedSel\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "speedSel\[4\] " "Info: Assuming node \"speedSel\[4\]\" is an undefined clock" {  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "speedSel\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "speedSel\[6\] " "Info: Assuming node \"speedSel\[6\]\" is an undefined clock" {  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "speedSel\[6\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "speedSel\[7\] " "Info: Assuming node \"speedSel\[7\]\" is an undefined clock" {  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "speedSel\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "speedSel\[3\] " "Info: Assuming node \"speedSel\[3\]\" is an undefined clock" {  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "speedSel\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "speedSel\[1\] " "Info: Assuming node \"speedSel\[1\]\" is an undefined clock" {  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "speedSel\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "speedSel\[2\] " "Info: Assuming node \"speedSel\[2\]\" is an undefined clock" {  } { { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "speedSel\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "PEncoder:inst2\|Outp\[0\]~14 " "Info: Detected gated clock \"PEncoder:inst2\|Outp\[0\]~14\" as buffer" {  } { { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PEncoder:inst2\|Outp\[0\]~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PEncoder:inst2\|Outp\[1\]~16 " "Info: Detected gated clock \"PEncoder:inst2\|Outp\[1\]~16\" as buffer" {  } { { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PEncoder:inst2\|Outp\[1\]~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PEncoder:inst2\|Outp\[0\]~15 " "Info: Detected gated clock \"PEncoder:inst2\|Outp\[0\]~15\" as buffer" {  } { { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PEncoder:inst2\|Outp\[0\]~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clkDivider:inst\|Mux0~4 " "Info: Detected gated clock \"clkDivider:inst\|Mux0~4\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|Mux0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clkDivider:inst\|Mux0~3 " "Info: Detected gated clock \"clkDivider:inst\|Mux0~3\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clkDivider:inst\|Mux0~1 " "Info: Detected gated clock \"clkDivider:inst\|Mux0~1\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PEncoder:inst2\|Outp\[1\]~17 " "Info: Detected gated clock \"PEncoder:inst2\|Outp\[1\]~17\" as buffer" {  } { { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PEncoder:inst2\|Outp\[1\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clkDivider:inst\|Mux0~0 " "Info: Detected gated clock \"clkDivider:inst\|Mux0~0\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clkDivider:inst\|Mux0~2 " "Info: Detected gated clock \"clkDivider:inst\|Mux0~2\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PEncoder:inst2\|Equal0~0 " "Info: Detected gated clock \"PEncoder:inst2\|Equal0~0\" as buffer" {  } { { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PEncoder:inst2\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PEncoder:inst2\|Equal0~1 " "Info: Detected gated clock \"PEncoder:inst2\|Equal0~1\" as buffer" {  } { { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PEncoder:inst2\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDivider:inst\|counter\[23\] " "Info: Detected ripple clock \"clkDivider:inst\|counter\[23\]\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|counter\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDivider:inst\|counter\[22\] " "Info: Detected ripple clock \"clkDivider:inst\|counter\[22\]\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|counter\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDivider:inst\|counter\[21\] " "Info: Detected ripple clock \"clkDivider:inst\|counter\[21\]\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|counter\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDivider:inst\|counter\[20\] " "Info: Detected ripple clock \"clkDivider:inst\|counter\[20\]\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|counter\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDivider:inst\|counter\[19\] " "Info: Detected ripple clock \"clkDivider:inst\|counter\[19\]\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|counter\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDivider:inst\|counter\[18\] " "Info: Detected ripple clock \"clkDivider:inst\|counter\[18\]\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|counter\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDivider:inst\|counter\[17\] " "Info: Detected ripple clock \"clkDivider:inst\|counter\[17\]\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|counter\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkDivider:inst\|counter\[16\] " "Info: Detected ripple clock \"clkDivider:inst\|counter\[16\]\" as buffer" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkDivider:inst\|counter\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clkDivider:inst\|counter\[0\] register clkDivider:inst\|counter\[23\] 335.46 MHz 2.981 ns Internal " "Info: Clock \"clk\" has Internal fmax of 335.46 MHz between source register \"clkDivider:inst\|counter\[0\]\" and destination register \"clkDivider:inst\|counter\[23\]\" (period= 2.981 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.007 ns + Longest register register " "Info: + Longest register to register delay is 3.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkDivider:inst\|counter\[0\] 1 REG LCFF_X31_Y19_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y19_N9; Fanout = 2; REG Node = 'clkDivider:inst\|counter\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkDivider:inst|counter[0] } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns clkDivider:inst\|counter\[0\]~49 2 COMB LCCOMB_X31_Y19_N8 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X31_Y19_N8; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[0\]~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { clkDivider:inst|counter[0] clkDivider:inst|counter[0]~49 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns clkDivider:inst\|counter\[1\]~51 3 COMB LCCOMB_X31_Y19_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X31_Y19_N10; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[1\]~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[0]~49 clkDivider:inst|counter[1]~51 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns clkDivider:inst\|counter\[2\]~53 4 COMB LCCOMB_X31_Y19_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X31_Y19_N12; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[2\]~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[1]~51 clkDivider:inst|counter[2]~53 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.001 ns clkDivider:inst\|counter\[3\]~55 5 COMB LCCOMB_X31_Y19_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.001 ns; Loc. = LCCOMB_X31_Y19_N14; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[3\]~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { clkDivider:inst|counter[2]~53 clkDivider:inst|counter[3]~55 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.072 ns clkDivider:inst\|counter\[4\]~57 6 COMB LCCOMB_X31_Y19_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.072 ns; Loc. = LCCOMB_X31_Y19_N16; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[4\]~57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[3]~55 clkDivider:inst|counter[4]~57 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.143 ns clkDivider:inst\|counter\[5\]~59 7 COMB LCCOMB_X31_Y19_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.143 ns; Loc. = LCCOMB_X31_Y19_N18; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[5\]~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[4]~57 clkDivider:inst|counter[5]~59 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.214 ns clkDivider:inst\|counter\[6\]~61 8 COMB LCCOMB_X31_Y19_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.214 ns; Loc. = LCCOMB_X31_Y19_N20; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[6\]~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[5]~59 clkDivider:inst|counter[6]~61 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.285 ns clkDivider:inst\|counter\[7\]~63 9 COMB LCCOMB_X31_Y19_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.285 ns; Loc. = LCCOMB_X31_Y19_N22; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[7\]~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[6]~61 clkDivider:inst|counter[7]~63 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns clkDivider:inst\|counter\[8\]~65 10 COMB LCCOMB_X31_Y19_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X31_Y19_N24; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[8\]~65'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[7]~63 clkDivider:inst|counter[8]~65 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns clkDivider:inst\|counter\[9\]~67 11 COMB LCCOMB_X31_Y19_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X31_Y19_N26; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[9\]~67'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[8]~65 clkDivider:inst|counter[9]~67 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns clkDivider:inst\|counter\[10\]~69 12 COMB LCCOMB_X31_Y19_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X31_Y19_N28; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[10\]~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[9]~67 clkDivider:inst|counter[10]~69 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.644 ns clkDivider:inst\|counter\[11\]~71 13 COMB LCCOMB_X31_Y19_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.644 ns; Loc. = LCCOMB_X31_Y19_N30; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[11\]~71'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { clkDivider:inst|counter[10]~69 clkDivider:inst|counter[11]~71 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.715 ns clkDivider:inst\|counter\[12\]~73 14 COMB LCCOMB_X31_Y18_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.715 ns; Loc. = LCCOMB_X31_Y18_N0; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[12\]~73'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[11]~71 clkDivider:inst|counter[12]~73 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.786 ns clkDivider:inst\|counter\[13\]~75 15 COMB LCCOMB_X31_Y18_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.786 ns; Loc. = LCCOMB_X31_Y18_N2; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[13\]~75'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[12]~73 clkDivider:inst|counter[13]~75 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.857 ns clkDivider:inst\|counter\[14\]~77 16 COMB LCCOMB_X31_Y18_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.857 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[14\]~77'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[13]~75 clkDivider:inst|counter[14]~77 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.928 ns clkDivider:inst\|counter\[15\]~79 17 COMB LCCOMB_X31_Y18_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.928 ns; Loc. = LCCOMB_X31_Y18_N6; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[15\]~79'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[14]~77 clkDivider:inst|counter[15]~79 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns clkDivider:inst\|counter\[16\]~81 18 COMB LCCOMB_X31_Y18_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[16\]~81'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[15]~79 clkDivider:inst|counter[16]~81 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns clkDivider:inst\|counter\[17\]~83 19 COMB LCCOMB_X31_Y18_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X31_Y18_N10; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[17\]~83'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[16]~81 clkDivider:inst|counter[17]~83 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns clkDivider:inst\|counter\[18\]~85 20 COMB LCCOMB_X31_Y18_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[18\]~85'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[17]~83 clkDivider:inst|counter[18]~85 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.300 ns clkDivider:inst\|counter\[19\]~87 21 COMB LCCOMB_X31_Y18_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.300 ns; Loc. = LCCOMB_X31_Y18_N14; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[19\]~87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { clkDivider:inst|counter[18]~85 clkDivider:inst|counter[19]~87 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.371 ns clkDivider:inst\|counter\[20\]~89 22 COMB LCCOMB_X31_Y18_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.371 ns; Loc. = LCCOMB_X31_Y18_N16; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[20\]~89'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[19]~87 clkDivider:inst|counter[20]~89 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.442 ns clkDivider:inst\|counter\[21\]~91 23 COMB LCCOMB_X31_Y18_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.442 ns; Loc. = LCCOMB_X31_Y18_N18; Fanout = 2; COMB Node = 'clkDivider:inst\|counter\[21\]~91'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[20]~89 clkDivider:inst|counter[21]~91 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.513 ns clkDivider:inst\|counter\[22\]~93 24 COMB LCCOMB_X31_Y18_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.513 ns; Loc. = LCCOMB_X31_Y18_N20; Fanout = 1; COMB Node = 'clkDivider:inst\|counter\[22\]~93'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clkDivider:inst|counter[21]~91 clkDivider:inst|counter[22]~93 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.923 ns clkDivider:inst\|counter\[23\]~94 25 COMB LCCOMB_X31_Y18_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 2.923 ns; Loc. = LCCOMB_X31_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|counter\[23\]~94'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { clkDivider:inst|counter[22]~93 clkDivider:inst|counter[23]~94 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.007 ns clkDivider:inst\|counter\[23\] 26 REG LCFF_X31_Y18_N23 2 " "Info: 26: + IC(0.000 ns) + CELL(0.084 ns) = 3.007 ns; Loc. = LCFF_X31_Y18_N23; Fanout = 2; REG Node = 'clkDivider:inst\|counter\[23\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clkDivider:inst|counter[23]~94 clkDivider:inst|counter[23] } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.700 ns ( 89.79 % ) " "Info: Total cell delay = 2.700 ns ( 89.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 10.21 % ) " "Info: Total interconnect delay = 0.307 ns ( 10.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { clkDivider:inst|counter[0] clkDivider:inst|counter[0]~49 clkDivider:inst|counter[1]~51 clkDivider:inst|counter[2]~53 clkDivider:inst|counter[3]~55 clkDivider:inst|counter[4]~57 clkDivider:inst|counter[5]~59 clkDivider:inst|counter[6]~61 clkDivider:inst|counter[7]~63 clkDivider:inst|counter[8]~65 clkDivider:inst|counter[9]~67 clkDivider:inst|counter[10]~69 clkDivider:inst|counter[11]~71 clkDivider:inst|counter[12]~73 clkDivider:inst|counter[13]~75 clkDivider:inst|counter[14]~77 clkDivider:inst|counter[15]~79 clkDivider:inst|counter[16]~81 clkDivider:inst|counter[17]~83 clkDivider:inst|counter[18]~85 clkDivider:inst|counter[19]~87 clkDivider:inst|counter[20]~89 clkDivider:inst|counter[21]~91 clkDivider:inst|counter[22]~93 clkDivider:inst|counter[23]~94 clkDivider:inst|counter[23] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.007 ns" { clkDivider:inst|counter[0] {} clkDivider:inst|counter[0]~49 {} clkDivider:inst|counter[1]~51 {} clkDivider:inst|counter[2]~53 {} clkDivider:inst|counter[3]~55 {} clkDivider:inst|counter[4]~57 {} clkDivider:inst|counter[5]~59 {} clkDivider:inst|counter[6]~61 {} clkDivider:inst|counter[7]~63 {} clkDivider:inst|counter[8]~65 {} clkDivider:inst|counter[9]~67 {} clkDivider:inst|counter[10]~69 {} clkDivider:inst|counter[11]~71 {} clkDivider:inst|counter[12]~73 {} clkDivider:inst|counter[13]~75 {} clkDivider:inst|counter[14]~77 {} clkDivider:inst|counter[15]~79 {} clkDivider:inst|counter[16]~81 {} clkDivider:inst|counter[17]~83 {} clkDivider:inst|counter[18]~85 {} clkDivider:inst|counter[19]~87 {} clkDivider:inst|counter[20]~89 {} clkDivider:inst|counter[21]~91 {} clkDivider:inst|counter[22]~93 {} clkDivider:inst|counter[23]~94 {} clkDivider:inst|counter[23] {} } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.240 ns - Smallest " "Info: - Smallest clock skew is 0.240 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.937 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 16 16 184 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.537 ns) 2.937 ns clkDivider:inst\|counter\[23\] 2 REG LCFF_X31_Y18_N23 2 " "Info: 2: + IC(1.401 ns) + CELL(0.537 ns) = 2.937 ns; Loc. = LCFF_X31_Y18_N23; Fanout = 2; REG Node = 'clkDivider:inst\|counter\[23\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { clk clkDivider:inst|counter[23] } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 52.30 % ) " "Info: Total cell delay = 1.536 ns ( 52.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.401 ns ( 47.70 % ) " "Info: Total interconnect delay = 1.401 ns ( 47.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { clk clkDivider:inst|counter[23] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { clk {} clk~combout {} clkDivider:inst|counter[23] {} } { 0.000ns 0.000ns 1.401ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.697 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 16 16 184 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 16 16 184 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns clkDivider:inst\|counter\[0\] 3 REG LCFF_X31_Y19_N9 2 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X31_Y19_N9; Fanout = 2; REG Node = 'clkDivider:inst\|counter\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl clkDivider:inst|counter[0] } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl clkDivider:inst|counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} clkDivider:inst|counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { clk clkDivider:inst|counter[23] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { clk {} clk~combout {} clkDivider:inst|counter[23] {} } { 0.000ns 0.000ns 1.401ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl clkDivider:inst|counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} clkDivider:inst|counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { clkDivider:inst|counter[0] clkDivider:inst|counter[0]~49 clkDivider:inst|counter[1]~51 clkDivider:inst|counter[2]~53 clkDivider:inst|counter[3]~55 clkDivider:inst|counter[4]~57 clkDivider:inst|counter[5]~59 clkDivider:inst|counter[6]~61 clkDivider:inst|counter[7]~63 clkDivider:inst|counter[8]~65 clkDivider:inst|counter[9]~67 clkDivider:inst|counter[10]~69 clkDivider:inst|counter[11]~71 clkDivider:inst|counter[12]~73 clkDivider:inst|counter[13]~75 clkDivider:inst|counter[14]~77 clkDivider:inst|counter[15]~79 clkDivider:inst|counter[16]~81 clkDivider:inst|counter[17]~83 clkDivider:inst|counter[18]~85 clkDivider:inst|counter[19]~87 clkDivider:inst|counter[20]~89 clkDivider:inst|counter[21]~91 clkDivider:inst|counter[22]~93 clkDivider:inst|counter[23]~94 clkDivider:inst|counter[23] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.007 ns" { clkDivider:inst|counter[0] {} clkDivider:inst|counter[0]~49 {} clkDivider:inst|counter[1]~51 {} clkDivider:inst|counter[2]~53 {} clkDivider:inst|counter[3]~55 {} clkDivider:inst|counter[4]~57 {} clkDivider:inst|counter[5]~59 {} clkDivider:inst|counter[6]~61 {} clkDivider:inst|counter[7]~63 {} clkDivider:inst|counter[8]~65 {} clkDivider:inst|counter[9]~67 {} clkDivider:inst|counter[10]~69 {} clkDivider:inst|counter[11]~71 {} clkDivider:inst|counter[12]~73 {} clkDivider:inst|counter[13]~75 {} clkDivider:inst|counter[14]~77 {} clkDivider:inst|counter[15]~79 {} clkDivider:inst|counter[16]~81 {} clkDivider:inst|counter[17]~83 {} clkDivider:inst|counter[18]~85 {} clkDivider:inst|counter[19]~87 {} clkDivider:inst|counter[20]~89 {} clkDivider:inst|counter[21]~91 {} clkDivider:inst|counter[22]~93 {} clkDivider:inst|counter[23]~94 {} clkDivider:inst|counter[23] {} } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { clk clkDivider:inst|counter[23] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { clk {} clk~combout {} clkDivider:inst|counter[23] {} } { 0.000ns 0.000ns 1.401ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk clk~clkctrl clkDivider:inst|counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk {} clk~combout {} clk~clkctrl {} clkDivider:inst|counter[0] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "speedSel\[5\] register Control:inst1\|PS.S1 register Control:inst1\|stepperDrive\[3\] 255.04 MHz 3.921 ns Internal " "Info: Clock \"speedSel\[5\]\" has Internal fmax of 255.04 MHz between source register \"Control:inst1\|PS.S1\" and destination register \"Control:inst1\|stepperDrive\[3\]\" (period= 3.921 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.066 ns + Longest register register " "Info: + Longest register to register delay is 1.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S1 1 REG LCFF_X64_Y30_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y30_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.245 ns) 0.590 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y30_N18 2 " "Info: 2: + IC(0.345 ns) + CELL(0.245 ns) = 0.590 ns; Loc. = LCCOMB_X64_Y30_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 0.982 ns Control:inst1\|stepperDrive\[3\]~8 3 COMB LCCOMB_X64_Y30_N16 1 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.982 ns; Loc. = LCCOMB_X64_Y30_N16; Fanout = 1; COMB Node = 'Control:inst1\|stepperDrive\[3\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.066 ns Control:inst1\|stepperDrive\[3\] 4 REG LCFF_X64_Y30_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.066 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.479 ns ( 44.93 % ) " "Info: Total cell delay = 0.479 ns ( 44.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.587 ns ( 55.07 % ) " "Info: Total interconnect delay = 0.587 ns ( 55.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.066 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.345ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.641 ns - Smallest " "Info: - Smallest clock skew is -2.641 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[5\] destination 5.983 ns + Shortest register " "Info: + Shortest clock path from clock \"speedSel\[5\]\" to destination register is 5.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns speedSel\[5\] 1 CLK PIN_AD13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 3; CLK Node = 'speedSel\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[5] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.150 ns) 2.548 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X32_Y18_N28 2 " "Info: 2: + IC(1.409 ns) + CELL(0.150 ns) = 2.548 ns; Loc. = LCCOMB_X32_Y18_N28; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { speedSel[5] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.944 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X32_Y18_N22 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 2.944 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 4.434 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G9 8 " "Info: 4: + IC(1.490 ns) + CELL(0.000 ns) = 4.434 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 5.983 ns Control:inst1\|stepperDrive\[3\] 5 REG LCFF_X64_Y30_N17 1 " "Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 5.983 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 30.52 % ) " "Info: Total cell delay = 1.826 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.157 ns ( 69.48 % ) " "Info: Total interconnect delay = 4.157 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.983 ns" { speedSel[5] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.983 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.409ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[5\] source 8.624 ns - Longest register " "Info: - Longest clock path from clock \"speedSel\[5\]\" to source register is 8.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns speedSel\[5\] 1 CLK PIN_AD13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 3; CLK Node = 'speedSel\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[5] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.438 ns) 2.850 ns PEncoder:inst2\|Outp\[0\]~15 2 COMB LCCOMB_X32_Y18_N6 4 " "Info: 2: + IC(1.423 ns) + CELL(0.438 ns) = 2.850 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { speedSel[5] PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.438 ns) 3.786 ns clkDivider:inst\|Mux0~0 3 COMB LCCOMB_X31_Y18_N26 1 " "Info: 3: + IC(0.498 ns) + CELL(0.438 ns) = 3.786 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 4.910 ns clkDivider:inst\|Mux0~2 4 COMB LCCOMB_X32_Y18_N4 1 " "Info: 4: + IC(0.686 ns) + CELL(0.438 ns) = 4.910 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 5.585 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X32_Y18_N22 1 " "Info: 5: + IC(0.255 ns) + CELL(0.420 ns) = 5.585 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 7.075 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.490 ns) + CELL(0.000 ns) = 7.075 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 8.624 ns Control:inst1\|PS.S1 7 REG LCFF_X64_Y30_N9 3 " "Info: 7: + IC(1.012 ns) + CELL(0.537 ns) = 8.624 ns; Loc. = LCFF_X64_Y30_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.260 ns ( 37.80 % ) " "Info: Total cell delay = 3.260 ns ( 37.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.364 ns ( 62.20 % ) " "Info: Total interconnect delay = 5.364 ns ( 62.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.624 ns" { speedSel[5] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.624 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.423ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.438ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.983 ns" { speedSel[5] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.983 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.409ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.624 ns" { speedSel[5] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.624 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.423ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.438ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.066 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.345ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.983 ns" { speedSel[5] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.983 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.409ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.624 ns" { speedSel[5] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.624 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.423ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.438ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "speedSel\[4\] register Control:inst1\|PS.S1 register Control:inst1\|stepperDrive\[3\] 241.2 MHz 4.146 ns Internal " "Info: Clock \"speedSel\[4\]\" has Internal fmax of 241.2 MHz between source register \"Control:inst1\|PS.S1\" and destination register \"Control:inst1\|stepperDrive\[3\]\" (period= 4.146 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.066 ns + Longest register register " "Info: + Longest register to register delay is 1.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S1 1 REG LCFF_X64_Y30_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y30_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.245 ns) 0.590 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y30_N18 2 " "Info: 2: + IC(0.345 ns) + CELL(0.245 ns) = 0.590 ns; Loc. = LCCOMB_X64_Y30_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 0.982 ns Control:inst1\|stepperDrive\[3\]~8 3 COMB LCCOMB_X64_Y30_N16 1 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.982 ns; Loc. = LCCOMB_X64_Y30_N16; Fanout = 1; COMB Node = 'Control:inst1\|stepperDrive\[3\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.066 ns Control:inst1\|stepperDrive\[3\] 4 REG LCFF_X64_Y30_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.066 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.479 ns ( 44.93 % ) " "Info: Total cell delay = 0.479 ns ( 44.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.587 ns ( 55.07 % ) " "Info: Total interconnect delay = 0.587 ns ( 55.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.066 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.345ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.866 ns - Smallest " "Info: - Smallest clock skew is -2.866 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[4\] destination 6.147 ns + Shortest register " "Info: + Shortest clock path from clock \"speedSel\[4\]\" to destination register is 6.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[4\] 1 CLK PIN_AF14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 3; CLK Node = 'speedSel\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[4] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.275 ns) 2.712 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X32_Y18_N28 2 " "Info: 2: + IC(1.438 ns) + CELL(0.275 ns) = 2.712 ns; Loc. = LCCOMB_X32_Y18_N28; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { speedSel[4] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.108 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X32_Y18_N22 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.108 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 4.598 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G9 8 " "Info: 4: + IC(1.490 ns) + CELL(0.000 ns) = 4.598 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.147 ns Control:inst1\|stepperDrive\[3\] 5 REG LCFF_X64_Y30_N17 1 " "Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 6.147 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 31.90 % ) " "Info: Total cell delay = 1.961 ns ( 31.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.186 ns ( 68.10 % ) " "Info: Total interconnect delay = 4.186 ns ( 68.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { speedSel[4] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.147 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.438ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[4\] source 9.013 ns - Longest register " "Info: - Longest clock path from clock \"speedSel\[4\]\" to source register is 9.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[4\] 1 CLK PIN_AF14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 3; CLK Node = 'speedSel\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[4] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.275 ns) 2.713 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X32_Y18_N14 1 " "Info: 2: + IC(1.439 ns) + CELL(0.275 ns) = 2.713 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { speedSel[4] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.239 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X32_Y18_N6 4 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 3.239 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.438 ns) 4.175 ns clkDivider:inst\|Mux0~0 4 COMB LCCOMB_X31_Y18_N26 1 " "Info: 4: + IC(0.498 ns) + CELL(0.438 ns) = 4.175 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 5.299 ns clkDivider:inst\|Mux0~2 5 COMB LCCOMB_X32_Y18_N4 1 " "Info: 5: + IC(0.686 ns) + CELL(0.438 ns) = 5.299 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 5.974 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X32_Y18_N22 1 " "Info: 6: + IC(0.255 ns) + CELL(0.420 ns) = 5.974 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 7.464 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G9 8 " "Info: 7: + IC(1.490 ns) + CELL(0.000 ns) = 7.464 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.013 ns Control:inst1\|PS.S1 8 REG LCFF_X64_Y30_N9 3 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.013 ns; Loc. = LCFF_X64_Y30_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.378 ns ( 37.48 % ) " "Info: Total cell delay = 3.378 ns ( 37.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.635 ns ( 62.52 % ) " "Info: Total interconnect delay = 5.635 ns ( 62.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.013 ns" { speedSel[4] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.013 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.439ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { speedSel[4] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.147 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.438ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.013 ns" { speedSel[4] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.013 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.439ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.066 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.345ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { speedSel[4] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.147 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.438ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.013 ns" { speedSel[4] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.013 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.439ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "speedSel\[6\] register Control:inst1\|PS.S1 register Control:inst1\|stepperDrive\[3\] 274.5 MHz 3.643 ns Internal " "Info: Clock \"speedSel\[6\]\" has Internal fmax of 274.5 MHz between source register \"Control:inst1\|PS.S1\" and destination register \"Control:inst1\|stepperDrive\[3\]\" (period= 3.643 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.066 ns + Longest register register " "Info: + Longest register to register delay is 1.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S1 1 REG LCFF_X64_Y30_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y30_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.245 ns) 0.590 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y30_N18 2 " "Info: 2: + IC(0.345 ns) + CELL(0.245 ns) = 0.590 ns; Loc. = LCCOMB_X64_Y30_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 0.982 ns Control:inst1\|stepperDrive\[3\]~8 3 COMB LCCOMB_X64_Y30_N16 1 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.982 ns; Loc. = LCCOMB_X64_Y30_N16; Fanout = 1; COMB Node = 'Control:inst1\|stepperDrive\[3\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.066 ns Control:inst1\|stepperDrive\[3\] 4 REG LCFF_X64_Y30_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.066 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.479 ns ( 44.93 % ) " "Info: Total cell delay = 0.479 ns ( 44.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.587 ns ( 55.07 % ) " "Info: Total interconnect delay = 0.587 ns ( 55.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.066 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.345ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.363 ns - Smallest " "Info: - Smallest clock skew is -2.363 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[6\] destination 6.187 ns + Shortest register " "Info: + Shortest clock path from clock \"speedSel\[6\]\" to destination register is 6.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns speedSel\[6\] 1 CLK PIN_AC13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'speedSel\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[6] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.371 ns) 2.752 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X32_Y18_N28 2 " "Info: 2: + IC(1.392 ns) + CELL(0.371 ns) = 2.752 ns; Loc. = LCCOMB_X32_Y18_N28; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { speedSel[6] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.148 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X32_Y18_N22 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.148 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 4.638 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G9 8 " "Info: 4: + IC(1.490 ns) + CELL(0.000 ns) = 4.638 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.187 ns Control:inst1\|stepperDrive\[3\] 5 REG LCFF_X64_Y30_N17 1 " "Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 6.187 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 33.09 % ) " "Info: Total cell delay = 2.047 ns ( 33.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.140 ns ( 66.91 % ) " "Info: Total interconnect delay = 4.140 ns ( 66.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { speedSel[6] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.392ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.371ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[6\] source 8.550 ns - Longest register " "Info: - Longest clock path from clock \"speedSel\[6\]\" to source register is 8.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns speedSel\[6\] 1 CLK PIN_AC13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'speedSel\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[6] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.393 ns) 2.776 ns PEncoder:inst2\|Outp\[0\]~15 2 COMB LCCOMB_X32_Y18_N6 4 " "Info: 2: + IC(1.394 ns) + CELL(0.393 ns) = 2.776 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { speedSel[6] PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.438 ns) 3.712 ns clkDivider:inst\|Mux0~0 3 COMB LCCOMB_X31_Y18_N26 1 " "Info: 3: + IC(0.498 ns) + CELL(0.438 ns) = 3.712 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 4.836 ns clkDivider:inst\|Mux0~2 4 COMB LCCOMB_X32_Y18_N4 1 " "Info: 4: + IC(0.686 ns) + CELL(0.438 ns) = 4.836 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 5.511 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X32_Y18_N22 1 " "Info: 5: + IC(0.255 ns) + CELL(0.420 ns) = 5.511 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 7.001 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.490 ns) + CELL(0.000 ns) = 7.001 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 8.550 ns Control:inst1\|PS.S1 7 REG LCFF_X64_Y30_N9 3 " "Info: 7: + IC(1.012 ns) + CELL(0.537 ns) = 8.550 ns; Loc. = LCFF_X64_Y30_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.215 ns ( 37.60 % ) " "Info: Total cell delay = 3.215 ns ( 37.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.335 ns ( 62.40 % ) " "Info: Total interconnect delay = 5.335 ns ( 62.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.550 ns" { speedSel[6] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.550 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.394ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.393ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { speedSel[6] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.392ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.371ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.550 ns" { speedSel[6] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.550 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.394ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.393ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.066 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.345ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { speedSel[6] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.392ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.371ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.550 ns" { speedSel[6] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.550 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.394ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.393ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "speedSel\[7\] register Control:inst1\|PS.S1 register Control:inst1\|stepperDrive\[3\] 298.78 MHz 3.347 ns Internal " "Info: Clock \"speedSel\[7\]\" has Internal fmax of 298.78 MHz between source register \"Control:inst1\|PS.S1\" and destination register \"Control:inst1\|stepperDrive\[3\]\" (period= 3.347 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.066 ns + Longest register register " "Info: + Longest register to register delay is 1.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S1 1 REG LCFF_X64_Y30_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y30_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.245 ns) 0.590 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y30_N18 2 " "Info: 2: + IC(0.345 ns) + CELL(0.245 ns) = 0.590 ns; Loc. = LCCOMB_X64_Y30_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 0.982 ns Control:inst1\|stepperDrive\[3\]~8 3 COMB LCCOMB_X64_Y30_N16 1 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.982 ns; Loc. = LCCOMB_X64_Y30_N16; Fanout = 1; COMB Node = 'Control:inst1\|stepperDrive\[3\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.066 ns Control:inst1\|stepperDrive\[3\] 4 REG LCFF_X64_Y30_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.066 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.479 ns ( 44.93 % ) " "Info: Total cell delay = 0.479 ns ( 44.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.587 ns ( 55.07 % ) " "Info: Total interconnect delay = 0.587 ns ( 55.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.066 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.345ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.067 ns - Smallest " "Info: - Smallest clock skew is -2.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[7\] destination 5.979 ns + Shortest register " "Info: + Shortest clock path from clock \"speedSel\[7\]\" to destination register is 5.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns speedSel\[7\] 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'speedSel\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[7] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.398 ns) 2.544 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X32_Y18_N28 2 " "Info: 2: + IC(1.167 ns) + CELL(0.398 ns) = 2.544 ns; Loc. = LCCOMB_X32_Y18_N28; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { speedSel[7] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.940 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X32_Y18_N22 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 2.940 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 4.430 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G9 8 " "Info: 4: + IC(1.490 ns) + CELL(0.000 ns) = 4.430 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 5.979 ns Control:inst1\|stepperDrive\[3\] 5 REG LCFF_X64_Y30_N17 1 " "Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 5.979 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.064 ns ( 34.52 % ) " "Info: Total cell delay = 2.064 ns ( 34.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.915 ns ( 65.48 % ) " "Info: Total interconnect delay = 3.915 ns ( 65.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { speedSel[7] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.167ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.979ns 0.398ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[7\] source 8.046 ns - Longest register " "Info: - Longest clock path from clock \"speedSel\[7\]\" to source register is 8.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns speedSel\[7\] 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'speedSel\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[7] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.149 ns) 2.272 ns PEncoder:inst2\|Outp\[0\]~15 2 COMB LCCOMB_X32_Y18_N6 4 " "Info: 2: + IC(1.144 ns) + CELL(0.149 ns) = 2.272 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { speedSel[7] PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.438 ns) 3.208 ns clkDivider:inst\|Mux0~0 3 COMB LCCOMB_X31_Y18_N26 1 " "Info: 3: + IC(0.498 ns) + CELL(0.438 ns) = 3.208 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 4.332 ns clkDivider:inst\|Mux0~2 4 COMB LCCOMB_X32_Y18_N4 1 " "Info: 4: + IC(0.686 ns) + CELL(0.438 ns) = 4.332 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 5.007 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X32_Y18_N22 1 " "Info: 5: + IC(0.255 ns) + CELL(0.420 ns) = 5.007 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 6.497 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.490 ns) + CELL(0.000 ns) = 6.497 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 8.046 ns Control:inst1\|PS.S1 7 REG LCFF_X64_Y30_N9 3 " "Info: 7: + IC(1.012 ns) + CELL(0.537 ns) = 8.046 ns; Loc. = LCFF_X64_Y30_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.961 ns ( 36.80 % ) " "Info: Total cell delay = 2.961 ns ( 36.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.085 ns ( 63.20 % ) " "Info: Total interconnect delay = 5.085 ns ( 63.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.046 ns" { speedSel[7] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.046 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.144ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.979ns 0.149ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { speedSel[7] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.167ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.979ns 0.398ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.046 ns" { speedSel[7] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.046 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.144ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.979ns 0.149ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.066 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.345ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { speedSel[7] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.167ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.979ns 0.398ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.046 ns" { speedSel[7] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.046 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.144ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.979ns 0.149ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "speedSel\[3\] register Control:inst1\|PS.S1 register Control:inst1\|stepperDrive\[3\] 339.21 MHz 2.948 ns Internal " "Info: Clock \"speedSel\[3\]\" has Internal fmax of 339.21 MHz between source register \"Control:inst1\|PS.S1\" and destination register \"Control:inst1\|stepperDrive\[3\]\" (period= 2.948 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.066 ns + Longest register register " "Info: + Longest register to register delay is 1.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S1 1 REG LCFF_X64_Y30_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y30_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.245 ns) 0.590 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y30_N18 2 " "Info: 2: + IC(0.345 ns) + CELL(0.245 ns) = 0.590 ns; Loc. = LCCOMB_X64_Y30_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 0.982 ns Control:inst1\|stepperDrive\[3\]~8 3 COMB LCCOMB_X64_Y30_N16 1 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.982 ns; Loc. = LCCOMB_X64_Y30_N16; Fanout = 1; COMB Node = 'Control:inst1\|stepperDrive\[3\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.066 ns Control:inst1\|stepperDrive\[3\] 4 REG LCFF_X64_Y30_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.066 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.479 ns ( 44.93 % ) " "Info: Total cell delay = 0.479 ns ( 44.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.587 ns ( 55.07 % ) " "Info: Total interconnect delay = 0.587 ns ( 55.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.066 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.345ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.668 ns - Smallest " "Info: - Smallest clock skew is -1.668 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[3\] destination 7.426 ns + Shortest register " "Info: + Shortest clock path from clock \"speedSel\[3\]\" to destination register is 7.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'speedSel\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[3] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.150 ns) 2.793 ns PEncoder:inst2\|Equal0~1 2 COMB LCCOMB_X32_Y18_N8 2 " "Info: 2: + IC(1.644 ns) + CELL(0.150 ns) = 2.793 ns; Loc. = LCCOMB_X32_Y18_N8; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { speedSel[3] PEncoder:inst2|Equal0~1 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 3.329 ns PEncoder:inst2\|Outp\[1\]~17 3 COMB LCCOMB_X32_Y18_N20 2 " "Info: 3: + IC(0.265 ns) + CELL(0.271 ns) = 3.329 ns; Loc. = LCCOMB_X32_Y18_N20; Fanout = 2; COMB Node = 'PEncoder:inst2\|Outp\[1\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 3.857 ns clkDivider:inst\|Mux0~5 4 COMB LCCOMB_X32_Y18_N16 1 " "Info: 4: + IC(0.257 ns) + CELL(0.271 ns) = 3.857 ns; Loc. = LCCOMB_X32_Y18_N16; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 4.387 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X32_Y18_N22 1 " "Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 4.387 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 5.877 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.490 ns) + CELL(0.000 ns) = 5.877 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 7.426 ns Control:inst1\|stepperDrive\[3\] 7 REG LCFF_X64_Y30_N17 1 " "Info: 7: + IC(1.012 ns) + CELL(0.537 ns) = 7.426 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.503 ns ( 33.71 % ) " "Info: Total cell delay = 2.503 ns ( 33.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.923 ns ( 66.29 % ) " "Info: Total interconnect delay = 4.923 ns ( 66.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.426 ns" { speedSel[3] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.426 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.644ns 0.265ns 0.257ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.271ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[3\] source 9.094 ns - Longest register " "Info: - Longest clock path from clock \"speedSel\[3\]\" to source register is 9.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'speedSel\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[3] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.150 ns) 2.794 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X32_Y18_N14 1 " "Info: 2: + IC(1.645 ns) + CELL(0.150 ns) = 2.794 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { speedSel[3] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.320 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X32_Y18_N6 4 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 3.320 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.438 ns) 4.256 ns clkDivider:inst\|Mux0~0 4 COMB LCCOMB_X31_Y18_N26 1 " "Info: 4: + IC(0.498 ns) + CELL(0.438 ns) = 4.256 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 5.380 ns clkDivider:inst\|Mux0~2 5 COMB LCCOMB_X32_Y18_N4 1 " "Info: 5: + IC(0.686 ns) + CELL(0.438 ns) = 5.380 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 6.055 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X32_Y18_N22 1 " "Info: 6: + IC(0.255 ns) + CELL(0.420 ns) = 6.055 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 7.545 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G9 8 " "Info: 7: + IC(1.490 ns) + CELL(0.000 ns) = 7.545 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.094 ns Control:inst1\|PS.S1 8 REG LCFF_X64_Y30_N9 3 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.094 ns; Loc. = LCFF_X64_Y30_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.253 ns ( 35.77 % ) " "Info: Total cell delay = 3.253 ns ( 35.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.841 ns ( 64.23 % ) " "Info: Total interconnect delay = 5.841 ns ( 64.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.094 ns" { speedSel[3] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.094 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.645ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.426 ns" { speedSel[3] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.426 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.644ns 0.265ns 0.257ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.271ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.094 ns" { speedSel[3] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.094 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.645ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.066 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.345ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.426 ns" { speedSel[3] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.426 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.644ns 0.265ns 0.257ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.271ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.094 ns" { speedSel[3] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.094 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.645ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "speedSel\[1\] register register Control:inst1\|PS.S1 Control:inst1\|stepperDrive\[3\] 420.17 MHz Internal " "Info: Clock \"speedSel\[1\]\" Internal fmax is restricted to 420.17 MHz between source register \"Control:inst1\|PS.S1\" and destination register \"Control:inst1\|stepperDrive\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.066 ns + Longest register register " "Info: + Longest register to register delay is 1.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S1 1 REG LCFF_X64_Y30_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y30_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.245 ns) 0.590 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y30_N18 2 " "Info: 2: + IC(0.345 ns) + CELL(0.245 ns) = 0.590 ns; Loc. = LCCOMB_X64_Y30_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 0.982 ns Control:inst1\|stepperDrive\[3\]~8 3 COMB LCCOMB_X64_Y30_N16 1 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.982 ns; Loc. = LCCOMB_X64_Y30_N16; Fanout = 1; COMB Node = 'Control:inst1\|stepperDrive\[3\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.066 ns Control:inst1\|stepperDrive\[3\] 4 REG LCFF_X64_Y30_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.066 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.479 ns ( 44.93 % ) " "Info: Total cell delay = 0.479 ns ( 44.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.587 ns ( 55.07 % ) " "Info: Total interconnect delay = 0.587 ns ( 55.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.066 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.345ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.981 ns - Smallest " "Info: - Smallest clock skew is -0.981 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[1\] destination 8.269 ns + Shortest register " "Info: + Shortest clock path from clock \"speedSel\[1\]\" to destination register is 8.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[1\] 1 CLK PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; CLK Node = 'speedSel\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[1] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.416 ns) 2.950 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X32_Y18_N14 1 " "Info: 2: + IC(1.535 ns) + CELL(0.416 ns) = 2.950 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.476 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X32_Y18_N6 4 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 3.476 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.150 ns) 4.107 ns clkDivider:inst\|Mux0~4 4 COMB LCCOMB_X31_Y18_N24 1 " "Info: 4: + IC(0.481 ns) + CELL(0.150 ns) = 4.107 ns; Loc. = LCCOMB_X31_Y18_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.150 ns) 4.700 ns clkDivider:inst\|Mux0~5 5 COMB LCCOMB_X32_Y18_N16 1 " "Info: 5: + IC(0.443 ns) + CELL(0.150 ns) = 4.700 ns; Loc. = LCCOMB_X32_Y18_N16; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 5.230 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X32_Y18_N22 1 " "Info: 6: + IC(0.255 ns) + CELL(0.275 ns) = 5.230 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 6.720 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G9 8 " "Info: 7: + IC(1.490 ns) + CELL(0.000 ns) = 6.720 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 8.269 ns Control:inst1\|stepperDrive\[3\] 8 REG LCFF_X64_Y30_N17 1 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 8.269 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 33.84 % ) " "Info: Total cell delay = 2.798 ns ( 33.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.471 ns ( 66.16 % ) " "Info: Total interconnect delay = 5.471 ns ( 66.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.269 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.269 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.535ns 0.255ns 0.481ns 0.443ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.416ns 0.271ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[1\] source 9.250 ns - Longest register " "Info: - Longest clock path from clock \"speedSel\[1\]\" to source register is 9.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[1\] 1 CLK PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; CLK Node = 'speedSel\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[1] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.416 ns) 2.950 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X32_Y18_N14 1 " "Info: 2: + IC(1.535 ns) + CELL(0.416 ns) = 2.950 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.476 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X32_Y18_N6 4 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 3.476 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.438 ns) 4.412 ns clkDivider:inst\|Mux0~0 4 COMB LCCOMB_X31_Y18_N26 1 " "Info: 4: + IC(0.498 ns) + CELL(0.438 ns) = 4.412 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 5.536 ns clkDivider:inst\|Mux0~2 5 COMB LCCOMB_X32_Y18_N4 1 " "Info: 5: + IC(0.686 ns) + CELL(0.438 ns) = 5.536 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 6.211 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X32_Y18_N22 1 " "Info: 6: + IC(0.255 ns) + CELL(0.420 ns) = 6.211 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 7.701 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G9 8 " "Info: 7: + IC(1.490 ns) + CELL(0.000 ns) = 7.701 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.250 ns Control:inst1\|PS.S1 8 REG LCFF_X64_Y30_N9 3 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.250 ns; Loc. = LCFF_X64_Y30_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.519 ns ( 38.04 % ) " "Info: Total cell delay = 3.519 ns ( 38.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.731 ns ( 61.96 % ) " "Info: Total interconnect delay = 5.731 ns ( 61.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.250 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.250 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.535ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.416ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.269 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.269 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.535ns 0.255ns 0.481ns 0.443ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.416ns 0.271ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.250 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.250 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.535ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.416ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.066 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.345ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.269 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.269 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.535ns 0.255ns 0.481ns 0.443ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.416ns 0.271ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.250 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.250 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.535ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.416ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Control:inst1|stepperDrive[3] {} } {  } {  } "" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "speedSel\[2\] register Control:inst1\|PS.S1 register Control:inst1\|stepperDrive\[3\] 323.62 MHz 3.09 ns Internal " "Info: Clock \"speedSel\[2\]\" has Internal fmax of 323.62 MHz between source register \"Control:inst1\|PS.S1\" and destination register \"Control:inst1\|stepperDrive\[3\]\" (period= 3.09 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.066 ns + Longest register register " "Info: + Longest register to register delay is 1.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S1 1 REG LCFF_X64_Y30_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y30_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.245 ns) 0.590 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y30_N18 2 " "Info: 2: + IC(0.345 ns) + CELL(0.245 ns) = 0.590 ns; Loc. = LCCOMB_X64_Y30_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 0.982 ns Control:inst1\|stepperDrive\[3\]~8 3 COMB LCCOMB_X64_Y30_N16 1 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 0.982 ns; Loc. = LCCOMB_X64_Y30_N16; Fanout = 1; COMB Node = 'Control:inst1\|stepperDrive\[3\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.066 ns Control:inst1\|stepperDrive\[3\] 4 REG LCFF_X64_Y30_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.066 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.479 ns ( 44.93 % ) " "Info: Total cell delay = 0.479 ns ( 44.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.587 ns ( 55.07 % ) " "Info: Total interconnect delay = 0.587 ns ( 55.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.066 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.345ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.810 ns - Smallest " "Info: - Smallest clock skew is -1.810 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[2\] destination 7.447 ns + Shortest register " "Info: + Shortest clock path from clock \"speedSel\[2\]\" to destination register is 7.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[2\] 1 CLK PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'speedSel\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[2] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.275 ns) 2.814 ns PEncoder:inst2\|Equal0~1 2 COMB LCCOMB_X32_Y18_N8 2 " "Info: 2: + IC(1.540 ns) + CELL(0.275 ns) = 2.814 ns; Loc. = LCCOMB_X32_Y18_N8; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { speedSel[2] PEncoder:inst2|Equal0~1 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 3.350 ns PEncoder:inst2\|Outp\[1\]~17 3 COMB LCCOMB_X32_Y18_N20 2 " "Info: 3: + IC(0.265 ns) + CELL(0.271 ns) = 3.350 ns; Loc. = LCCOMB_X32_Y18_N20; Fanout = 2; COMB Node = 'PEncoder:inst2\|Outp\[1\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 3.878 ns clkDivider:inst\|Mux0~5 4 COMB LCCOMB_X32_Y18_N16 1 " "Info: 4: + IC(0.257 ns) + CELL(0.271 ns) = 3.878 ns; Loc. = LCCOMB_X32_Y18_N16; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 4.408 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X32_Y18_N22 1 " "Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 4.408 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 5.898 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.490 ns) + CELL(0.000 ns) = 5.898 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 7.447 ns Control:inst1\|stepperDrive\[3\] 7 REG LCFF_X64_Y30_N17 1 " "Info: 7: + IC(1.012 ns) + CELL(0.537 ns) = 7.447 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.628 ns ( 35.29 % ) " "Info: Total cell delay = 2.628 ns ( 35.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.819 ns ( 64.71 % ) " "Info: Total interconnect delay = 4.819 ns ( 64.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.447 ns" { speedSel[2] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.447 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.540ns 0.265ns 0.257ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.271ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[2\] source 9.257 ns - Longest register " "Info: - Longest clock path from clock \"speedSel\[2\]\" to source register is 9.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[2\] 1 CLK PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'speedSel\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[2] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.408 ns) 2.957 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X32_Y18_N14 1 " "Info: 2: + IC(1.550 ns) + CELL(0.408 ns) = 2.957 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.483 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X32_Y18_N6 4 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 3.483 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.438 ns) 4.419 ns clkDivider:inst\|Mux0~0 4 COMB LCCOMB_X31_Y18_N26 1 " "Info: 4: + IC(0.498 ns) + CELL(0.438 ns) = 4.419 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 5.543 ns clkDivider:inst\|Mux0~2 5 COMB LCCOMB_X32_Y18_N4 1 " "Info: 5: + IC(0.686 ns) + CELL(0.438 ns) = 5.543 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 6.218 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X32_Y18_N22 1 " "Info: 6: + IC(0.255 ns) + CELL(0.420 ns) = 6.218 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 7.708 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G9 8 " "Info: 7: + IC(1.490 ns) + CELL(0.000 ns) = 7.708 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.257 ns Control:inst1\|PS.S1 8 REG LCFF_X64_Y30_N9 3 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.257 ns; Loc. = LCFF_X64_Y30_N9; Fanout = 3; REG Node = 'Control:inst1\|PS.S1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.511 ns ( 37.93 % ) " "Info: Total cell delay = 3.511 ns ( 37.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.746 ns ( 62.07 % ) " "Info: Total interconnect delay = 5.746 ns ( 62.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.257 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.257 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.550ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.408ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.447 ns" { speedSel[2] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.447 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.540ns 0.265ns 0.257ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.271ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.257 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.257 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.550ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.408ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { Control:inst1|PS.S1 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[3]~8 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.066 ns" { Control:inst1|PS.S1 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[3]~8 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.345ns 0.242ns 0.000ns } { 0.000ns 0.245ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.447 ns" { speedSel[2] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.447 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.540ns 0.265ns 0.257ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.271ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.257 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.257 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S1 {} } { 0.000ns 0.000ns 1.550ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.408ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:inst1\|PS.S0 Control:inst1\|stepperDrive\[2\] clk 293 ps " "Info: Found hold time violation between source  pin or register \"Control:inst1\|PS.S0\" and destination pin or register \"Control:inst1\|stepperDrive\[2\]\" for clock \"clk\" (Hold time is 293 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.823 ns + Largest " "Info: + Largest clock skew is 0.823 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.765 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 16 16 184 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.787 ns) 3.187 ns clkDivider:inst\|counter\[16\] 2 REG LCFF_X31_Y18_N9 3 " "Info: 2: + IC(1.401 ns) + CELL(0.787 ns) = 3.187 ns; Loc. = LCFF_X31_Y18_N9; Fanout = 3; REG Node = 'clkDivider:inst\|counter\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { clk clkDivider:inst|counter[16] } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.420 ns) 3.927 ns clkDivider:inst\|Mux0~0 3 COMB LCCOMB_X31_Y18_N26 1 " "Info: 3: + IC(0.320 ns) + CELL(0.420 ns) = 3.927 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { clkDivider:inst|counter[16] clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 5.051 ns clkDivider:inst\|Mux0~2 4 COMB LCCOMB_X32_Y18_N4 1 " "Info: 4: + IC(0.686 ns) + CELL(0.438 ns) = 5.051 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 5.726 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X32_Y18_N22 1 " "Info: 5: + IC(0.255 ns) + CELL(0.420 ns) = 5.726 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 7.216 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.490 ns) + CELL(0.000 ns) = 7.216 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 8.765 ns Control:inst1\|stepperDrive\[2\] 7 REG LCFF_X64_Y30_N19 1 " "Info: 7: + IC(1.012 ns) + CELL(0.537 ns) = 8.765 ns; Loc. = LCFF_X64_Y30_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.601 ns ( 41.08 % ) " "Info: Total cell delay = 3.601 ns ( 41.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.164 ns ( 58.92 % ) " "Info: Total interconnect delay = 5.164 ns ( 58.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.765 ns" { clk clkDivider:inst|counter[16] clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.765 ns" { clk {} clk~combout {} clkDivider:inst|counter[16] {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.401ns 0.320ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.942 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 7.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 16 16 184 32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.787 ns) 3.187 ns clkDivider:inst\|counter\[18\] 2 REG LCFF_X31_Y18_N13 3 " "Info: 2: + IC(1.401 ns) + CELL(0.787 ns) = 3.187 ns; Loc. = LCFF_X31_Y18_N13; Fanout = 3; REG Node = 'clkDivider:inst\|counter\[18\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { clk clkDivider:inst|counter[18] } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.150 ns) 3.651 ns clkDivider:inst\|Mux0~1 3 COMB LCCOMB_X31_Y18_N28 1 " "Info: 3: + IC(0.314 ns) + CELL(0.150 ns) = 3.651 ns; Loc. = LCCOMB_X31_Y18_N28; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { clkDivider:inst|counter[18] clkDivider:inst|Mux0~1 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.150 ns) 4.228 ns clkDivider:inst\|Mux0~2 4 COMB LCCOMB_X32_Y18_N4 1 " "Info: 4: + IC(0.427 ns) + CELL(0.150 ns) = 4.228 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { clkDivider:inst|Mux0~1 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 4.903 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X32_Y18_N22 1 " "Info: 5: + IC(0.255 ns) + CELL(0.420 ns) = 4.903 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 6.393 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.490 ns) + CELL(0.000 ns) = 6.393 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 7.942 ns Control:inst1\|PS.S0 7 REG LCFF_X64_Y30_N27 4 " "Info: 7: + IC(1.012 ns) + CELL(0.537 ns) = 7.942 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.043 ns ( 38.32 % ) " "Info: Total cell delay = 3.043 ns ( 38.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.899 ns ( 61.68 % ) " "Info: Total interconnect delay = 4.899 ns ( 61.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.942 ns" { clk clkDivider:inst|counter[18] clkDivider:inst|Mux0~1 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.942 ns" { clk {} clk~combout {} clkDivider:inst|counter[18] {} clkDivider:inst|Mux0~1 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.401ns 0.314ns 0.427ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.765 ns" { clk clkDivider:inst|counter[16] clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.765 ns" { clk {} clk~combout {} clkDivider:inst|counter[16] {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.401ns 0.320ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.942 ns" { clk clkDivider:inst|counter[18] clkDivider:inst|Mux0~1 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.942 ns" { clk {} clk~combout {} clkDivider:inst|counter[18] {} clkDivider:inst|Mux0~1 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.401ns 0.314ns 0.427ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.546 ns - Shortest register register " "Info: - Shortest register to register delay is 0.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S0 1 REG LCFF_X64_Y30_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 0.462 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y30_N18 2 " "Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X64_Y30_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.546 ns Control:inst1\|stepperDrive\[2\] 3 REG LCFF_X64_Y30_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.546 ns; Loc. = LCFF_X64_Y30_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.86 % ) " "Info: Total cell delay = 0.234 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 57.14 % ) " "Info: Total interconnect delay = 0.312 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { Control:inst1|PS.S0 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.765 ns" { clk clkDivider:inst|counter[16] clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.765 ns" { clk {} clk~combout {} clkDivider:inst|counter[16] {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.401ns 0.320ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.942 ns" { clk clkDivider:inst|counter[18] clkDivider:inst|Mux0~1 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.942 ns" { clk {} clk~combout {} clkDivider:inst|counter[18] {} clkDivider:inst|Mux0~1 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.401ns 0.314ns 0.427ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { Control:inst1|PS.S0 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "speedSel\[5\] 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"speedSel\[5\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:inst1\|PS.S0 Control:inst1\|stepperDrive\[2\] speedSel\[5\] 2.111 ns " "Info: Found hold time violation between source  pin or register \"Control:inst1\|PS.S0\" and destination pin or register \"Control:inst1\|stepperDrive\[2\]\" for clock \"speedSel\[5\]\" (Hold time is 2.111 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.641 ns + Largest " "Info: + Largest clock skew is 2.641 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[5\] destination 8.624 ns + Longest register " "Info: + Longest clock path from clock \"speedSel\[5\]\" to destination register is 8.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns speedSel\[5\] 1 CLK PIN_AD13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 3; CLK Node = 'speedSel\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[5] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.438 ns) 2.850 ns PEncoder:inst2\|Outp\[0\]~15 2 COMB LCCOMB_X32_Y18_N6 4 " "Info: 2: + IC(1.423 ns) + CELL(0.438 ns) = 2.850 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { speedSel[5] PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.438 ns) 3.786 ns clkDivider:inst\|Mux0~0 3 COMB LCCOMB_X31_Y18_N26 1 " "Info: 3: + IC(0.498 ns) + CELL(0.438 ns) = 3.786 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 4.910 ns clkDivider:inst\|Mux0~2 4 COMB LCCOMB_X32_Y18_N4 1 " "Info: 4: + IC(0.686 ns) + CELL(0.438 ns) = 4.910 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 5.585 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X32_Y18_N22 1 " "Info: 5: + IC(0.255 ns) + CELL(0.420 ns) = 5.585 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 7.075 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.490 ns) + CELL(0.000 ns) = 7.075 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 8.624 ns Control:inst1\|stepperDrive\[2\] 7 REG LCFF_X64_Y30_N19 1 " "Info: 7: + IC(1.012 ns) + CELL(0.537 ns) = 8.624 ns; Loc. = LCFF_X64_Y30_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.260 ns ( 37.80 % ) " "Info: Total cell delay = 3.260 ns ( 37.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.364 ns ( 62.20 % ) " "Info: Total interconnect delay = 5.364 ns ( 62.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.624 ns" { speedSel[5] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.624 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.423ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.438ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[5\] source 5.983 ns - Shortest register " "Info: - Shortest clock path from clock \"speedSel\[5\]\" to source register is 5.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns speedSel\[5\] 1 CLK PIN_AD13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 3; CLK Node = 'speedSel\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[5] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.150 ns) 2.548 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X32_Y18_N28 2 " "Info: 2: + IC(1.409 ns) + CELL(0.150 ns) = 2.548 ns; Loc. = LCCOMB_X32_Y18_N28; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { speedSel[5] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.944 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X32_Y18_N22 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 2.944 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 4.434 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G9 8 " "Info: 4: + IC(1.490 ns) + CELL(0.000 ns) = 4.434 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 5.983 ns Control:inst1\|PS.S0 5 REG LCFF_X64_Y30_N27 4 " "Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 5.983 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 30.52 % ) " "Info: Total cell delay = 1.826 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.157 ns ( 69.48 % ) " "Info: Total interconnect delay = 4.157 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.983 ns" { speedSel[5] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.983 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.409ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.624 ns" { speedSel[5] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.624 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.423ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.438ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.983 ns" { speedSel[5] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.983 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.409ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.546 ns - Shortest register register " "Info: - Shortest register to register delay is 0.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S0 1 REG LCFF_X64_Y30_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 0.462 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y30_N18 2 " "Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X64_Y30_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.546 ns Control:inst1\|stepperDrive\[2\] 3 REG LCFF_X64_Y30_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.546 ns; Loc. = LCFF_X64_Y30_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.86 % ) " "Info: Total cell delay = 0.234 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 57.14 % ) " "Info: Total interconnect delay = 0.312 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { Control:inst1|PS.S0 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.624 ns" { speedSel[5] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.624 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.423ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.438ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.983 ns" { speedSel[5] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.983 ns" { speedSel[5] {} speedSel[5]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.409ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { Control:inst1|PS.S0 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "speedSel\[4\] 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"speedSel\[4\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:inst1\|PS.S0 Control:inst1\|stepperDrive\[2\] speedSel\[4\] 2.336 ns " "Info: Found hold time violation between source  pin or register \"Control:inst1\|PS.S0\" and destination pin or register \"Control:inst1\|stepperDrive\[2\]\" for clock \"speedSel\[4\]\" (Hold time is 2.336 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.866 ns + Largest " "Info: + Largest clock skew is 2.866 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[4\] destination 9.013 ns + Longest register " "Info: + Longest clock path from clock \"speedSel\[4\]\" to destination register is 9.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[4\] 1 CLK PIN_AF14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 3; CLK Node = 'speedSel\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[4] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.275 ns) 2.713 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X32_Y18_N14 1 " "Info: 2: + IC(1.439 ns) + CELL(0.275 ns) = 2.713 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { speedSel[4] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.239 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X32_Y18_N6 4 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 3.239 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.438 ns) 4.175 ns clkDivider:inst\|Mux0~0 4 COMB LCCOMB_X31_Y18_N26 1 " "Info: 4: + IC(0.498 ns) + CELL(0.438 ns) = 4.175 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 5.299 ns clkDivider:inst\|Mux0~2 5 COMB LCCOMB_X32_Y18_N4 1 " "Info: 5: + IC(0.686 ns) + CELL(0.438 ns) = 5.299 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 5.974 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X32_Y18_N22 1 " "Info: 6: + IC(0.255 ns) + CELL(0.420 ns) = 5.974 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 7.464 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G9 8 " "Info: 7: + IC(1.490 ns) + CELL(0.000 ns) = 7.464 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.013 ns Control:inst1\|stepperDrive\[2\] 8 REG LCFF_X64_Y30_N19 1 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.013 ns; Loc. = LCFF_X64_Y30_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.378 ns ( 37.48 % ) " "Info: Total cell delay = 3.378 ns ( 37.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.635 ns ( 62.52 % ) " "Info: Total interconnect delay = 5.635 ns ( 62.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.013 ns" { speedSel[4] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.013 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.439ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[4\] source 6.147 ns - Shortest register " "Info: - Shortest clock path from clock \"speedSel\[4\]\" to source register is 6.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[4\] 1 CLK PIN_AF14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 3; CLK Node = 'speedSel\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[4] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.275 ns) 2.712 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X32_Y18_N28 2 " "Info: 2: + IC(1.438 ns) + CELL(0.275 ns) = 2.712 ns; Loc. = LCCOMB_X32_Y18_N28; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { speedSel[4] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.108 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X32_Y18_N22 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.108 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 4.598 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G9 8 " "Info: 4: + IC(1.490 ns) + CELL(0.000 ns) = 4.598 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.147 ns Control:inst1\|PS.S0 5 REG LCFF_X64_Y30_N27 4 " "Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 6.147 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 31.90 % ) " "Info: Total cell delay = 1.961 ns ( 31.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.186 ns ( 68.10 % ) " "Info: Total interconnect delay = 4.186 ns ( 68.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { speedSel[4] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.147 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.438ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.013 ns" { speedSel[4] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.013 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.439ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { speedSel[4] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.147 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.438ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.546 ns - Shortest register register " "Info: - Shortest register to register delay is 0.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S0 1 REG LCFF_X64_Y30_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 0.462 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y30_N18 2 " "Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X64_Y30_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.546 ns Control:inst1\|stepperDrive\[2\] 3 REG LCFF_X64_Y30_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.546 ns; Loc. = LCFF_X64_Y30_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.86 % ) " "Info: Total cell delay = 0.234 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 57.14 % ) " "Info: Total interconnect delay = 0.312 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { Control:inst1|PS.S0 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.013 ns" { speedSel[4] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.013 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.439ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.147 ns" { speedSel[4] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.147 ns" { speedSel[4] {} speedSel[4]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.438ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { Control:inst1|PS.S0 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "speedSel\[6\] 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"speedSel\[6\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:inst1\|PS.S0 Control:inst1\|stepperDrive\[2\] speedSel\[6\] 1.833 ns " "Info: Found hold time violation between source  pin or register \"Control:inst1\|PS.S0\" and destination pin or register \"Control:inst1\|stepperDrive\[2\]\" for clock \"speedSel\[6\]\" (Hold time is 1.833 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.363 ns + Largest " "Info: + Largest clock skew is 2.363 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[6\] destination 8.550 ns + Longest register " "Info: + Longest clock path from clock \"speedSel\[6\]\" to destination register is 8.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns speedSel\[6\] 1 CLK PIN_AC13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'speedSel\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[6] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.393 ns) 2.776 ns PEncoder:inst2\|Outp\[0\]~15 2 COMB LCCOMB_X32_Y18_N6 4 " "Info: 2: + IC(1.394 ns) + CELL(0.393 ns) = 2.776 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { speedSel[6] PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.438 ns) 3.712 ns clkDivider:inst\|Mux0~0 3 COMB LCCOMB_X31_Y18_N26 1 " "Info: 3: + IC(0.498 ns) + CELL(0.438 ns) = 3.712 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 4.836 ns clkDivider:inst\|Mux0~2 4 COMB LCCOMB_X32_Y18_N4 1 " "Info: 4: + IC(0.686 ns) + CELL(0.438 ns) = 4.836 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 5.511 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X32_Y18_N22 1 " "Info: 5: + IC(0.255 ns) + CELL(0.420 ns) = 5.511 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 7.001 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.490 ns) + CELL(0.000 ns) = 7.001 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 8.550 ns Control:inst1\|stepperDrive\[2\] 7 REG LCFF_X64_Y30_N19 1 " "Info: 7: + IC(1.012 ns) + CELL(0.537 ns) = 8.550 ns; Loc. = LCFF_X64_Y30_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.215 ns ( 37.60 % ) " "Info: Total cell delay = 3.215 ns ( 37.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.335 ns ( 62.40 % ) " "Info: Total interconnect delay = 5.335 ns ( 62.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.550 ns" { speedSel[6] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.550 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.394ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.393ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[6\] source 6.187 ns - Shortest register " "Info: - Shortest clock path from clock \"speedSel\[6\]\" to source register is 6.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns speedSel\[6\] 1 CLK PIN_AC13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'speedSel\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[6] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.371 ns) 2.752 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X32_Y18_N28 2 " "Info: 2: + IC(1.392 ns) + CELL(0.371 ns) = 2.752 ns; Loc. = LCCOMB_X32_Y18_N28; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { speedSel[6] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.148 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X32_Y18_N22 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 3.148 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 4.638 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G9 8 " "Info: 4: + IC(1.490 ns) + CELL(0.000 ns) = 4.638 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 6.187 ns Control:inst1\|PS.S0 5 REG LCFF_X64_Y30_N27 4 " "Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 6.187 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 33.09 % ) " "Info: Total cell delay = 2.047 ns ( 33.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.140 ns ( 66.91 % ) " "Info: Total interconnect delay = 4.140 ns ( 66.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { speedSel[6] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.392ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.371ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.550 ns" { speedSel[6] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.550 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.394ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.393ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { speedSel[6] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.392ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.371ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.546 ns - Shortest register register " "Info: - Shortest register to register delay is 0.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S0 1 REG LCFF_X64_Y30_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 0.462 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y30_N18 2 " "Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X64_Y30_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.546 ns Control:inst1\|stepperDrive\[2\] 3 REG LCFF_X64_Y30_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.546 ns; Loc. = LCFF_X64_Y30_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.86 % ) " "Info: Total cell delay = 0.234 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 57.14 % ) " "Info: Total interconnect delay = 0.312 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { Control:inst1|PS.S0 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.550 ns" { speedSel[6] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.550 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.394ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.393ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { speedSel[6] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { speedSel[6] {} speedSel[6]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.392ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.989ns 0.371ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { Control:inst1|PS.S0 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "speedSel\[7\] 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"speedSel\[7\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:inst1\|PS.S0 Control:inst1\|stepperDrive\[2\] speedSel\[7\] 1.537 ns " "Info: Found hold time violation between source  pin or register \"Control:inst1\|PS.S0\" and destination pin or register \"Control:inst1\|stepperDrive\[2\]\" for clock \"speedSel\[7\]\" (Hold time is 1.537 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.067 ns + Largest " "Info: + Largest clock skew is 2.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[7\] destination 8.046 ns + Longest register " "Info: + Longest clock path from clock \"speedSel\[7\]\" to destination register is 8.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns speedSel\[7\] 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'speedSel\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[7] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.149 ns) 2.272 ns PEncoder:inst2\|Outp\[0\]~15 2 COMB LCCOMB_X32_Y18_N6 4 " "Info: 2: + IC(1.144 ns) + CELL(0.149 ns) = 2.272 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { speedSel[7] PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.438 ns) 3.208 ns clkDivider:inst\|Mux0~0 3 COMB LCCOMB_X31_Y18_N26 1 " "Info: 3: + IC(0.498 ns) + CELL(0.438 ns) = 3.208 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 4.332 ns clkDivider:inst\|Mux0~2 4 COMB LCCOMB_X32_Y18_N4 1 " "Info: 4: + IC(0.686 ns) + CELL(0.438 ns) = 4.332 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 5.007 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X32_Y18_N22 1 " "Info: 5: + IC(0.255 ns) + CELL(0.420 ns) = 5.007 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 6.497 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.490 ns) + CELL(0.000 ns) = 6.497 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 8.046 ns Control:inst1\|stepperDrive\[2\] 7 REG LCFF_X64_Y30_N19 1 " "Info: 7: + IC(1.012 ns) + CELL(0.537 ns) = 8.046 ns; Loc. = LCFF_X64_Y30_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.961 ns ( 36.80 % ) " "Info: Total cell delay = 2.961 ns ( 36.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.085 ns ( 63.20 % ) " "Info: Total interconnect delay = 5.085 ns ( 63.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.046 ns" { speedSel[7] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.046 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.144ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.979ns 0.149ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[7\] source 5.979 ns - Shortest register " "Info: - Shortest clock path from clock \"speedSel\[7\]\" to source register is 5.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns speedSel\[7\] 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'speedSel\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[7] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.398 ns) 2.544 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X32_Y18_N28 2 " "Info: 2: + IC(1.167 ns) + CELL(0.398 ns) = 2.544 ns; Loc. = LCCOMB_X32_Y18_N28; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { speedSel[7] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.940 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X32_Y18_N22 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 2.940 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 4.430 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G9 8 " "Info: 4: + IC(1.490 ns) + CELL(0.000 ns) = 4.430 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 5.979 ns Control:inst1\|PS.S0 5 REG LCFF_X64_Y30_N27 4 " "Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 5.979 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.064 ns ( 34.52 % ) " "Info: Total cell delay = 2.064 ns ( 34.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.915 ns ( 65.48 % ) " "Info: Total interconnect delay = 3.915 ns ( 65.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { speedSel[7] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.167ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.979ns 0.398ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.046 ns" { speedSel[7] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.046 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.144ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.979ns 0.149ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { speedSel[7] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.167ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.979ns 0.398ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.546 ns - Shortest register register " "Info: - Shortest register to register delay is 0.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S0 1 REG LCFF_X64_Y30_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 0.462 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y30_N18 2 " "Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X64_Y30_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.546 ns Control:inst1\|stepperDrive\[2\] 3 REG LCFF_X64_Y30_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.546 ns; Loc. = LCFF_X64_Y30_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.86 % ) " "Info: Total cell delay = 0.234 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 57.14 % ) " "Info: Total interconnect delay = 0.312 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { Control:inst1|PS.S0 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.046 ns" { speedSel[7] PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.046 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.144ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.979ns 0.149ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { speedSel[7] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.167ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.979ns 0.398ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { Control:inst1|PS.S0 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "speedSel\[3\] 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"speedSel\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:inst1\|PS.S0 Control:inst1\|stepperDrive\[2\] speedSel\[3\] 1.138 ns " "Info: Found hold time violation between source  pin or register \"Control:inst1\|PS.S0\" and destination pin or register \"Control:inst1\|stepperDrive\[2\]\" for clock \"speedSel\[3\]\" (Hold time is 1.138 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.668 ns + Largest " "Info: + Largest clock skew is 1.668 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[3\] destination 9.094 ns + Longest register " "Info: + Longest clock path from clock \"speedSel\[3\]\" to destination register is 9.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'speedSel\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[3] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.150 ns) 2.794 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X32_Y18_N14 1 " "Info: 2: + IC(1.645 ns) + CELL(0.150 ns) = 2.794 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { speedSel[3] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.320 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X32_Y18_N6 4 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 3.320 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.438 ns) 4.256 ns clkDivider:inst\|Mux0~0 4 COMB LCCOMB_X31_Y18_N26 1 " "Info: 4: + IC(0.498 ns) + CELL(0.438 ns) = 4.256 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 5.380 ns clkDivider:inst\|Mux0~2 5 COMB LCCOMB_X32_Y18_N4 1 " "Info: 5: + IC(0.686 ns) + CELL(0.438 ns) = 5.380 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 6.055 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X32_Y18_N22 1 " "Info: 6: + IC(0.255 ns) + CELL(0.420 ns) = 6.055 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 7.545 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G9 8 " "Info: 7: + IC(1.490 ns) + CELL(0.000 ns) = 7.545 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.094 ns Control:inst1\|stepperDrive\[2\] 8 REG LCFF_X64_Y30_N19 1 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.094 ns; Loc. = LCFF_X64_Y30_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.253 ns ( 35.77 % ) " "Info: Total cell delay = 3.253 ns ( 35.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.841 ns ( 64.23 % ) " "Info: Total interconnect delay = 5.841 ns ( 64.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.094 ns" { speedSel[3] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.094 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.645ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[3\] source 7.426 ns - Shortest register " "Info: - Shortest clock path from clock \"speedSel\[3\]\" to source register is 7.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'speedSel\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[3] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.150 ns) 2.793 ns PEncoder:inst2\|Equal0~1 2 COMB LCCOMB_X32_Y18_N8 2 " "Info: 2: + IC(1.644 ns) + CELL(0.150 ns) = 2.793 ns; Loc. = LCCOMB_X32_Y18_N8; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { speedSel[3] PEncoder:inst2|Equal0~1 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 3.329 ns PEncoder:inst2\|Outp\[1\]~17 3 COMB LCCOMB_X32_Y18_N20 2 " "Info: 3: + IC(0.265 ns) + CELL(0.271 ns) = 3.329 ns; Loc. = LCCOMB_X32_Y18_N20; Fanout = 2; COMB Node = 'PEncoder:inst2\|Outp\[1\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 3.857 ns clkDivider:inst\|Mux0~5 4 COMB LCCOMB_X32_Y18_N16 1 " "Info: 4: + IC(0.257 ns) + CELL(0.271 ns) = 3.857 ns; Loc. = LCCOMB_X32_Y18_N16; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 4.387 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X32_Y18_N22 1 " "Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 4.387 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 5.877 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.490 ns) + CELL(0.000 ns) = 5.877 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 7.426 ns Control:inst1\|PS.S0 7 REG LCFF_X64_Y30_N27 4 " "Info: 7: + IC(1.012 ns) + CELL(0.537 ns) = 7.426 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.503 ns ( 33.71 % ) " "Info: Total cell delay = 2.503 ns ( 33.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.923 ns ( 66.29 % ) " "Info: Total interconnect delay = 4.923 ns ( 66.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.426 ns" { speedSel[3] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.426 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.644ns 0.265ns 0.257ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.271ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.094 ns" { speedSel[3] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.094 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.645ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.426 ns" { speedSel[3] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.426 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.644ns 0.265ns 0.257ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.271ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.546 ns - Shortest register register " "Info: - Shortest register to register delay is 0.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S0 1 REG LCFF_X64_Y30_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 0.462 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y30_N18 2 " "Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X64_Y30_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.546 ns Control:inst1\|stepperDrive\[2\] 3 REG LCFF_X64_Y30_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.546 ns; Loc. = LCFF_X64_Y30_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.86 % ) " "Info: Total cell delay = 0.234 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 57.14 % ) " "Info: Total interconnect delay = 0.312 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { Control:inst1|PS.S0 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.094 ns" { speedSel[3] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.094 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.645ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.426 ns" { speedSel[3] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.426 ns" { speedSel[3] {} speedSel[3]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.644ns 0.265ns 0.257ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.271ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { Control:inst1|PS.S0 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "speedSel\[1\] 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"speedSel\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:inst1\|PS.S0 Control:inst1\|stepperDrive\[2\] speedSel\[1\] 451 ps " "Info: Found hold time violation between source  pin or register \"Control:inst1\|PS.S0\" and destination pin or register \"Control:inst1\|stepperDrive\[2\]\" for clock \"speedSel\[1\]\" (Hold time is 451 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.981 ns + Largest " "Info: + Largest clock skew is 0.981 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[1\] destination 9.250 ns + Longest register " "Info: + Longest clock path from clock \"speedSel\[1\]\" to destination register is 9.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[1\] 1 CLK PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; CLK Node = 'speedSel\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[1] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.416 ns) 2.950 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X32_Y18_N14 1 " "Info: 2: + IC(1.535 ns) + CELL(0.416 ns) = 2.950 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.476 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X32_Y18_N6 4 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 3.476 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.438 ns) 4.412 ns clkDivider:inst\|Mux0~0 4 COMB LCCOMB_X31_Y18_N26 1 " "Info: 4: + IC(0.498 ns) + CELL(0.438 ns) = 4.412 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 5.536 ns clkDivider:inst\|Mux0~2 5 COMB LCCOMB_X32_Y18_N4 1 " "Info: 5: + IC(0.686 ns) + CELL(0.438 ns) = 5.536 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 6.211 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X32_Y18_N22 1 " "Info: 6: + IC(0.255 ns) + CELL(0.420 ns) = 6.211 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 7.701 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G9 8 " "Info: 7: + IC(1.490 ns) + CELL(0.000 ns) = 7.701 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.250 ns Control:inst1\|stepperDrive\[2\] 8 REG LCFF_X64_Y30_N19 1 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.250 ns; Loc. = LCFF_X64_Y30_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.519 ns ( 38.04 % ) " "Info: Total cell delay = 3.519 ns ( 38.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.731 ns ( 61.96 % ) " "Info: Total interconnect delay = 5.731 ns ( 61.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.250 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.250 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.535ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.416ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[1\] source 8.269 ns - Shortest register " "Info: - Shortest clock path from clock \"speedSel\[1\]\" to source register is 8.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[1\] 1 CLK PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; CLK Node = 'speedSel\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[1] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.416 ns) 2.950 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X32_Y18_N14 1 " "Info: 2: + IC(1.535 ns) + CELL(0.416 ns) = 2.950 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.476 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X32_Y18_N6 4 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 3.476 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.150 ns) 4.107 ns clkDivider:inst\|Mux0~4 4 COMB LCCOMB_X31_Y18_N24 1 " "Info: 4: + IC(0.481 ns) + CELL(0.150 ns) = 4.107 ns; Loc. = LCCOMB_X31_Y18_N24; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.150 ns) 4.700 ns clkDivider:inst\|Mux0~5 5 COMB LCCOMB_X32_Y18_N16 1 " "Info: 5: + IC(0.443 ns) + CELL(0.150 ns) = 4.700 ns; Loc. = LCCOMB_X32_Y18_N16; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 5.230 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X32_Y18_N22 1 " "Info: 6: + IC(0.255 ns) + CELL(0.275 ns) = 5.230 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 6.720 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G9 8 " "Info: 7: + IC(1.490 ns) + CELL(0.000 ns) = 6.720 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 8.269 ns Control:inst1\|PS.S0 8 REG LCFF_X64_Y30_N27 4 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 8.269 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 33.84 % ) " "Info: Total cell delay = 2.798 ns ( 33.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.471 ns ( 66.16 % ) " "Info: Total interconnect delay = 5.471 ns ( 66.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.269 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.269 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.535ns 0.255ns 0.481ns 0.443ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.416ns 0.271ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.250 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.250 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.535ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.416ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.269 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.269 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.535ns 0.255ns 0.481ns 0.443ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.416ns 0.271ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.546 ns - Shortest register register " "Info: - Shortest register to register delay is 0.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S0 1 REG LCFF_X64_Y30_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 0.462 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y30_N18 2 " "Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X64_Y30_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.546 ns Control:inst1\|stepperDrive\[2\] 3 REG LCFF_X64_Y30_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.546 ns; Loc. = LCFF_X64_Y30_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.86 % ) " "Info: Total cell delay = 0.234 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 57.14 % ) " "Info: Total interconnect delay = 0.312 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { Control:inst1|PS.S0 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.250 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.250 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.535ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.416ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.269 ns" { speedSel[1] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~4 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.269 ns" { speedSel[1] {} speedSel[1]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~4 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.535ns 0.255ns 0.481ns 0.443ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.416ns 0.271ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { Control:inst1|PS.S0 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "speedSel\[2\] 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"speedSel\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:inst1\|PS.S0 Control:inst1\|stepperDrive\[2\] speedSel\[2\] 1.28 ns " "Info: Found hold time violation between source  pin or register \"Control:inst1\|PS.S0\" and destination pin or register \"Control:inst1\|stepperDrive\[2\]\" for clock \"speedSel\[2\]\" (Hold time is 1.28 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.810 ns + Largest " "Info: + Largest clock skew is 1.810 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[2\] destination 9.257 ns + Longest register " "Info: + Longest clock path from clock \"speedSel\[2\]\" to destination register is 9.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[2\] 1 CLK PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'speedSel\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[2] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.408 ns) 2.957 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X32_Y18_N14 1 " "Info: 2: + IC(1.550 ns) + CELL(0.408 ns) = 2.957 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.483 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X32_Y18_N6 4 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 3.483 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.438 ns) 4.419 ns clkDivider:inst\|Mux0~0 4 COMB LCCOMB_X31_Y18_N26 1 " "Info: 4: + IC(0.498 ns) + CELL(0.438 ns) = 4.419 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 5.543 ns clkDivider:inst\|Mux0~2 5 COMB LCCOMB_X32_Y18_N4 1 " "Info: 5: + IC(0.686 ns) + CELL(0.438 ns) = 5.543 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 6.218 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X32_Y18_N22 1 " "Info: 6: + IC(0.255 ns) + CELL(0.420 ns) = 6.218 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 7.708 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G9 8 " "Info: 7: + IC(1.490 ns) + CELL(0.000 ns) = 7.708 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.257 ns Control:inst1\|stepperDrive\[2\] 8 REG LCFF_X64_Y30_N19 1 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.257 ns; Loc. = LCFF_X64_Y30_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.511 ns ( 37.93 % ) " "Info: Total cell delay = 3.511 ns ( 37.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.746 ns ( 62.07 % ) " "Info: Total interconnect delay = 5.746 ns ( 62.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.257 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.257 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.550ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.408ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[2\] source 7.447 ns - Shortest register " "Info: - Shortest clock path from clock \"speedSel\[2\]\" to source register is 7.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[2\] 1 CLK PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'speedSel\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[2] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.275 ns) 2.814 ns PEncoder:inst2\|Equal0~1 2 COMB LCCOMB_X32_Y18_N8 2 " "Info: 2: + IC(1.540 ns) + CELL(0.275 ns) = 2.814 ns; Loc. = LCCOMB_X32_Y18_N8; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { speedSel[2] PEncoder:inst2|Equal0~1 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 3.350 ns PEncoder:inst2\|Outp\[1\]~17 3 COMB LCCOMB_X32_Y18_N20 2 " "Info: 3: + IC(0.265 ns) + CELL(0.271 ns) = 3.350 ns; Loc. = LCCOMB_X32_Y18_N20; Fanout = 2; COMB Node = 'PEncoder:inst2\|Outp\[1\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 3.878 ns clkDivider:inst\|Mux0~5 4 COMB LCCOMB_X32_Y18_N16 1 " "Info: 4: + IC(0.257 ns) + CELL(0.271 ns) = 3.878 ns; Loc. = LCCOMB_X32_Y18_N16; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 4.408 ns clkDivider:inst\|Mux0 5 COMB LCCOMB_X32_Y18_N22 1 " "Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 4.408 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 5.898 ns clkDivider:inst\|Mux0~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.490 ns) + CELL(0.000 ns) = 5.898 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 7.447 ns Control:inst1\|PS.S0 7 REG LCFF_X64_Y30_N27 4 " "Info: 7: + IC(1.012 ns) + CELL(0.537 ns) = 7.447 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.628 ns ( 35.29 % ) " "Info: Total cell delay = 2.628 ns ( 35.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.819 ns ( 64.71 % ) " "Info: Total interconnect delay = 4.819 ns ( 64.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.447 ns" { speedSel[2] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.447 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.540ns 0.265ns 0.257ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.271ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.257 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.257 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.550ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.408ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.447 ns" { speedSel[2] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.447 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.540ns 0.265ns 0.257ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.271ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.546 ns - Shortest register register " "Info: - Shortest register to register delay is 0.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|PS.S0 1 REG LCFF_X64_Y30_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 0.462 ns Control:inst1\|stepperDrive~0 2 COMB LCCOMB_X64_Y30_N18 2 " "Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X64_Y30_N18; Fanout = 2; COMB Node = 'Control:inst1\|stepperDrive~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.546 ns Control:inst1\|stepperDrive\[2\] 3 REG LCFF_X64_Y30_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.546 ns; Loc. = LCFF_X64_Y30_N19; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.86 % ) " "Info: Total cell delay = 0.234 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 57.14 % ) " "Info: Total interconnect delay = 0.312 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { Control:inst1|PS.S0 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.257 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.257 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.000ns 1.550ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.408ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.447 ns" { speedSel[2] PEncoder:inst2|Equal0~1 PEncoder:inst2|Outp[1]~17 clkDivider:inst|Mux0~5 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.447 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Equal0~1 {} PEncoder:inst2|Outp[1]~17 {} clkDivider:inst|Mux0~5 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.540ns 0.265ns 0.257ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.275ns 0.271ns 0.271ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Control:inst1|PS.S0 Control:inst1|stepperDrive~0 Control:inst1|stepperDrive[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.546 ns" { Control:inst1|PS.S0 {} Control:inst1|stepperDrive~0 {} Control:inst1|stepperDrive[2] {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Control:inst1\|PS.S0 dirSelect speedSel\[7\] 2.302 ns register " "Info: tsu for register \"Control:inst1\|PS.S0\" (data pin = \"dirSelect\", clock pin = \"speedSel\[7\]\") is 2.302 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.317 ns + Longest pin register " "Info: + Longest pin to register delay is 8.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns dirSelect 1 PIN PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; PIN Node = 'dirSelect'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dirSelect } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 184 408 576 200 "dirSelect" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.943 ns) + CELL(0.438 ns) 8.233 ns Control:inst1\|Selector0~0 2 COMB LCCOMB_X64_Y30_N26 1 " "Info: 2: + IC(6.943 ns) + CELL(0.438 ns) = 8.233 ns; Loc. = LCCOMB_X64_Y30_N26; Fanout = 1; COMB Node = 'Control:inst1\|Selector0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.381 ns" { dirSelect Control:inst1|Selector0~0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.317 ns Control:inst1\|PS.S0 3 REG LCFF_X64_Y30_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 8.317 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst1|Selector0~0 Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.374 ns ( 16.52 % ) " "Info: Total cell delay = 1.374 ns ( 16.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.943 ns ( 83.48 % ) " "Info: Total interconnect delay = 6.943 ns ( 83.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.317 ns" { dirSelect Control:inst1|Selector0~0 Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.317 ns" { dirSelect {} dirSelect~combout {} Control:inst1|Selector0~0 {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 6.943ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[7\] destination 5.979 ns - Shortest register " "Info: - Shortest clock path from clock \"speedSel\[7\]\" to destination register is 5.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns speedSel\[7\] 1 CLK PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'speedSel\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[7] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.398 ns) 2.544 ns PEncoder:inst2\|Equal0~0 2 COMB LCCOMB_X32_Y18_N28 2 " "Info: 2: + IC(1.167 ns) + CELL(0.398 ns) = 2.544 ns; Loc. = LCCOMB_X32_Y18_N28; Fanout = 2; COMB Node = 'PEncoder:inst2\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { speedSel[7] PEncoder:inst2|Equal0~0 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.940 ns clkDivider:inst\|Mux0 3 COMB LCCOMB_X32_Y18_N22 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 2.940 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 4.430 ns clkDivider:inst\|Mux0~clkctrl 4 COMB CLKCTRL_G9 8 " "Info: 4: + IC(1.490 ns) + CELL(0.000 ns) = 4.430 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 5.979 ns Control:inst1\|PS.S0 5 REG LCFF_X64_Y30_N27 4 " "Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 5.979 ns; Loc. = LCFF_X64_Y30_N27; Fanout = 4; REG Node = 'Control:inst1\|PS.S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.064 ns ( 34.52 % ) " "Info: Total cell delay = 2.064 ns ( 34.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.915 ns ( 65.48 % ) " "Info: Total interconnect delay = 3.915 ns ( 65.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { speedSel[7] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.167ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.979ns 0.398ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.317 ns" { dirSelect Control:inst1|Selector0~0 Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.317 ns" { dirSelect {} dirSelect~combout {} Control:inst1|Selector0~0 {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 6.943ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { speedSel[7] PEncoder:inst2|Equal0~0 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|PS.S0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { speedSel[7] {} speedSel[7]~combout {} PEncoder:inst2|Equal0~0 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|PS.S0 {} } { 0.000ns 0.000ns 1.167ns 0.246ns 1.490ns 1.012ns } { 0.000ns 0.979ns 0.398ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "speedSel\[2\] stepOut\[1\] Control:inst1\|stepperDrive\[1\] 12.970 ns register " "Info: tco from clock \"speedSel\[2\]\" to destination pin \"stepOut\[1\]\" through register \"Control:inst1\|stepperDrive\[1\]\" is 12.970 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[2\] source 9.257 ns + Longest register " "Info: + Longest clock path from clock \"speedSel\[2\]\" to source register is 9.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[2\] 1 CLK PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'speedSel\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[2] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.408 ns) 2.957 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X32_Y18_N14 1 " "Info: 2: + IC(1.550 ns) + CELL(0.408 ns) = 2.957 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.483 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X32_Y18_N6 4 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 3.483 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.438 ns) 4.419 ns clkDivider:inst\|Mux0~0 4 COMB LCCOMB_X31_Y18_N26 1 " "Info: 4: + IC(0.498 ns) + CELL(0.438 ns) = 4.419 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 5.543 ns clkDivider:inst\|Mux0~2 5 COMB LCCOMB_X32_Y18_N4 1 " "Info: 5: + IC(0.686 ns) + CELL(0.438 ns) = 5.543 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 6.218 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X32_Y18_N22 1 " "Info: 6: + IC(0.255 ns) + CELL(0.420 ns) = 6.218 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 7.708 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G9 8 " "Info: 7: + IC(1.490 ns) + CELL(0.000 ns) = 7.708 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.257 ns Control:inst1\|stepperDrive\[1\] 8 REG LCFF_X64_Y30_N21 1 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.257 ns; Loc. = LCFF_X64_Y30_N21; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[1] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.511 ns ( 37.93 % ) " "Info: Total cell delay = 3.511 ns ( 37.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.746 ns ( 62.07 % ) " "Info: Total interconnect delay = 5.746 ns ( 62.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.257 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.257 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[1] {} } { 0.000ns 0.000ns 1.550ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.408ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.463 ns + Longest register pin " "Info: + Longest register to pin delay is 3.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst1\|stepperDrive\[1\] 1 REG LCFF_X64_Y30_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y30_N21; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst1|stepperDrive[1] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(2.672 ns) 3.463 ns stepOut\[1\] 2 PIN PIN_E25 0 " "Info: 2: + IC(0.791 ns) + CELL(2.672 ns) = 3.463 ns; Loc. = PIN_E25; Fanout = 0; PIN Node = 'stepOut\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.463 ns" { Control:inst1|stepperDrive[1] stepOut[1] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 152 832 1008 168 "stepOut\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.672 ns ( 77.16 % ) " "Info: Total cell delay = 2.672 ns ( 77.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.791 ns ( 22.84 % ) " "Info: Total interconnect delay = 0.791 ns ( 22.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.463 ns" { Control:inst1|stepperDrive[1] stepOut[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.463 ns" { Control:inst1|stepperDrive[1] {} stepOut[1] {} } { 0.000ns 0.791ns } { 0.000ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.257 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.257 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[1] {} } { 0.000ns 0.000ns 1.550ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.408ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.463 ns" { Control:inst1|stepperDrive[1] stepOut[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.463 ns" { Control:inst1|stepperDrive[1] {} stepOut[1] {} } { 0.000ns 0.791ns } { 0.000ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Control:inst1\|stepperDrive\[3\] speedSel\[0\] speedSel\[2\] 2.967 ns register " "Info: th for register \"Control:inst1\|stepperDrive\[3\]\" (data pin = \"speedSel\[0\]\", clock pin = \"speedSel\[2\]\") is 2.967 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speedSel\[2\] destination 9.257 ns + Longest register " "Info: + Longest clock path from clock \"speedSel\[2\]\" to destination register is 9.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[2\] 1 CLK PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'speedSel\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[2] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.408 ns) 2.957 ns PEncoder:inst2\|Outp\[0\]~14 2 COMB LCCOMB_X32_Y18_N14 1 " "Info: 2: + IC(1.550 ns) + CELL(0.408 ns) = 2.957 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 1; COMB Node = 'PEncoder:inst2\|Outp\[0\]~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.483 ns PEncoder:inst2\|Outp\[0\]~15 3 COMB LCCOMB_X32_Y18_N6 4 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 3.483 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 4; COMB Node = 'PEncoder:inst2\|Outp\[0\]~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.438 ns) 4.419 ns clkDivider:inst\|Mux0~0 4 COMB LCCOMB_X31_Y18_N26 1 " "Info: 4: + IC(0.498 ns) + CELL(0.438 ns) = 4.419 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.438 ns) 5.543 ns clkDivider:inst\|Mux0~2 5 COMB LCCOMB_X32_Y18_N4 1 " "Info: 5: + IC(0.686 ns) + CELL(0.438 ns) = 5.543 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 6.218 ns clkDivider:inst\|Mux0 6 COMB LCCOMB_X32_Y18_N22 1 " "Info: 6: + IC(0.255 ns) + CELL(0.420 ns) = 6.218 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 1; COMB Node = 'clkDivider:inst\|Mux0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 7.708 ns clkDivider:inst\|Mux0~clkctrl 7 COMB CLKCTRL_G9 8 " "Info: 7: + IC(1.490 ns) + CELL(0.000 ns) = 7.708 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clkDivider:inst\|Mux0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl } "NODE_NAME" } } { "clkDivider.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/clkDivider.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 9.257 ns Control:inst1\|stepperDrive\[3\] 8 REG LCFF_X64_Y30_N17 1 " "Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.257 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.511 ns ( 37.93 % ) " "Info: Total cell delay = 3.511 ns ( 37.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.746 ns ( 62.07 % ) " "Info: Total interconnect delay = 5.746 ns ( 62.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.257 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.257 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.550ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.408ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.556 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns speedSel\[0\] 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'speedSel\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speedSel[0] } "NODE_NAME" } } { "StepperMotorbdf.bdf" "" { Schematic "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/StepperMotorbdf.bdf" { { 104 -16 152 120 "speedSel\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.150 ns) 2.676 ns PEncoder:inst2\|Equal0~2 2 COMB LCCOMB_X32_Y18_N10 5 " "Info: 2: + IC(1.527 ns) + CELL(0.150 ns) = 2.676 ns; Loc. = LCCOMB_X32_Y18_N10; Fanout = 5; COMB Node = 'PEncoder:inst2\|Equal0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { speedSel[0] PEncoder:inst2|Equal0~2 } "NODE_NAME" } } { "PEncoder.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/PEncoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.220 ns) + CELL(0.660 ns) 6.556 ns Control:inst1\|stepperDrive\[3\] 3 REG LCFF_X64_Y30_N17 1 " "Info: 3: + IC(3.220 ns) + CELL(0.660 ns) = 6.556 ns; Loc. = LCFF_X64_Y30_N17; Fanout = 1; REG Node = 'Control:inst1\|stepperDrive\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.880 ns" { PEncoder:inst2|Equal0~2 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/HP/OneDrive/Bureau/VHDL/stepper/Control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 27.59 % ) " "Info: Total cell delay = 1.809 ns ( 27.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.747 ns ( 72.41 % ) " "Info: Total interconnect delay = 4.747 ns ( 72.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.556 ns" { speedSel[0] PEncoder:inst2|Equal0~2 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.556 ns" { speedSel[0] {} speedSel[0]~combout {} PEncoder:inst2|Equal0~2 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.527ns 3.220ns } { 0.000ns 0.999ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.257 ns" { speedSel[2] PEncoder:inst2|Outp[0]~14 PEncoder:inst2|Outp[0]~15 clkDivider:inst|Mux0~0 clkDivider:inst|Mux0~2 clkDivider:inst|Mux0 clkDivider:inst|Mux0~clkctrl Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.257 ns" { speedSel[2] {} speedSel[2]~combout {} PEncoder:inst2|Outp[0]~14 {} PEncoder:inst2|Outp[0]~15 {} clkDivider:inst|Mux0~0 {} clkDivider:inst|Mux0~2 {} clkDivider:inst|Mux0 {} clkDivider:inst|Mux0~clkctrl {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.550ns 0.255ns 0.498ns 0.686ns 0.255ns 1.490ns 1.012ns } { 0.000ns 0.999ns 0.408ns 0.271ns 0.438ns 0.438ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.556 ns" { speedSel[0] PEncoder:inst2|Equal0~2 Control:inst1|stepperDrive[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.556 ns" { speedSel[0] {} speedSel[0]~combout {} PEncoder:inst2|Equal0~2 {} Control:inst1|stepperDrive[3] {} } { 0.000ns 0.000ns 1.527ns 3.220ns } { 0.000ns 0.999ns 0.150ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 16 22:55:00 2022 " "Info: Processing ended: Fri Dec 16 22:55:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
