{"vcs1":{"timestamp_begin":1694887904.981174673, "rt":14.65, "ut":13.22, "st":0.61}}
{"vcselab":{"timestamp_begin":1694887919.713178952, "rt":1.10, "ut":0.45, "st":0.15}}
{"link":{"timestamp_begin":1694887920.884397350, "rt":0.43, "ut":0.26, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694887904.294997075}
{"VCS_COMP_START_TIME": 1694887904.294997075}
{"VCS_COMP_END_TIME": 1694887921.474826360}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS ../TOP/ei_tdp_ram_top.sv -f compile.f +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 384548}}
{"stitch_vcselab": {"peak_mem": 227832}}
