
---------- Begin Simulation Statistics ----------
final_tick                                 2462424500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 133097                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724068                       # Number of bytes of host memory used
host_op_rate                                   244823                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    28.75                       # Real time elapsed on the host
host_tick_rate                               85655004                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3826274                       # Number of instructions simulated
sim_ops                                       7038207                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002462                       # Number of seconds simulated
sim_ticks                                  2462424500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5098065                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3578651                       # number of cc regfile writes
system.cpu.committedInsts                     3826274                       # Number of Instructions Simulated
system.cpu.committedOps                       7038207                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.287114                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.287114                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    216201                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   143164                       # number of floating regfile writes
system.cpu.idleCycles                          219317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84190                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   981363                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.863801                       # Inst execution rate
system.cpu.iew.exec_refs                      1559233                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     481546                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  492891                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1216088                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                223                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8393                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               615360                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10338049                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1077687                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            168705                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9178938                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5971                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                216125                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80725                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                226481                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            301                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46755                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37435                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12874020                       # num instructions consuming a value
system.cpu.iew.wb_count                       9068776                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.533244                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6864990                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.841432                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9127091                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15165787                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8743981                       # number of integer regfile writes
system.cpu.ipc                               0.776932                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.776932                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            181981      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6854496     73.33%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20478      0.22%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                631989      6.76%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1304      0.01%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31847      0.34%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12008      0.13%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8683      0.09%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             523      0.01%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             219      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1025976     10.98%     93.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              445399      4.76%     98.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           77366      0.83%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          51680      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9347643                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  226183                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              434709                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       194449                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             352706                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      135381                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014483                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  108248     79.96%     79.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    513      0.38%     80.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     59      0.04%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    97      0.07%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3269      2.41%     82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4981      3.68%     86.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12726      9.40%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5488      4.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9074860                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           23119129                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8874327                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13285442                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10335394                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9347643                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2655                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3299836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17638                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2440                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4206168                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4705533                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.986522                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.309188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2146155     45.61%     45.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              369133      7.84%     53.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              495629     10.53%     63.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              455725      9.68%     73.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              404848      8.60%     82.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              310254      6.59%     88.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              282349      6.00%     94.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              176199      3.74%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               65241      1.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4705533                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.898056                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            226048                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           155060                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1216088                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              615360                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3400315                       # number of misc regfile reads
system.cpu.numCycles                          4924850                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           13185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15330                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        61607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          693                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       123727                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            693                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3535                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3087                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3978                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3978                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4730                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        24038                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        24038                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  24038                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       783552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       783552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  783552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8708                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8708    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8708                       # Request fanout histogram
system.membus.reqLayer2.occupancy            31344500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46134000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2462424500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             45659                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        31328                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24842                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16460                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16460                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         25099                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20561                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        75039                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       110807                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                185846                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3196160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4148096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7344256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7302                       # Total snoops (count)
system.tol2bus.snoopTraffic                    226240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            69422                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010040                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.099696                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  68725     99.00%     99.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    697      1.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              69422                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          114498500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          55532498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          37654485                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2462424500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                22888                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                30522                       # number of demand (read+write) hits
system.l2.demand_hits::total                    53410                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               22888                       # number of overall hits
system.l2.overall_hits::.cpu.data               30522                       # number of overall hits
system.l2.overall_hits::total                   53410                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2211                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6499                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8710                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2211                       # number of overall misses
system.l2.overall_misses::.cpu.data              6499                       # number of overall misses
system.l2.overall_misses::total                  8710                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    181185000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    505449000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        686634000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    181185000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    505449000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       686634000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            25099                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            37021                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62120                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           25099                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           37021                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62120                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.088091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.175549                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.140212                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.088091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.175549                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.140212                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81947.082768                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77773.349746                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78832.835821                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81947.082768                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77773.349746                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78832.835821                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3535                       # number of writebacks
system.l2.writebacks::total                      3535                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8709                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8709                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    159085000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    440388500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    599473500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    159085000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    440388500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    599473500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.088091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.175522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.140196                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.088091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.175522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.140196                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71951.605608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67772.930132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68833.792628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71951.605608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67772.930132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68833.792628                       # average overall mshr miss latency
system.l2.replacements                           7302                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        27793                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27793                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        27793                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27793                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24839                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24839                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24839                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24839                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             12482                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12482                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3978                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3978                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    306365500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     306365500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16460                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16460                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.241677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.241677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77014.957265                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77014.957265                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    266585500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    266585500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.241677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.241677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67014.957265                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67014.957265                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          22888                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22888                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2211                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2211                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    181185000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    181185000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        25099                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          25099                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.088091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.088091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81947.082768                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81947.082768                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2211                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2211                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    159085000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    159085000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.088091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.088091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71951.605608                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71951.605608                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         18040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    199083500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    199083500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20561                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20561                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.122611                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.122611                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78970.051567                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78970.051567                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2520                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2520                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    173803000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    173803000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.122562                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.122562                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68969.444444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68969.444444                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2462424500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1962.058851                       # Cycle average of tags in use
system.l2.tags.total_refs                      123708                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9350                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.230802                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     120.578166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       408.919525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1432.561161                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.058876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.199668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.699493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.958037                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1722                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    999134                       # Number of tag accesses
system.l2.tags.data_accesses                   999134                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2462424500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      3521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001218964750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          205                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          205                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20849                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3291                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8708                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3535                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8708                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3535                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    146                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8708                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3535                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.658537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.271770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    138.507027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            186     90.73%     90.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           11      5.37%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      1.46%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            4      1.95%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           205                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.019512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.978424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.204408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              110     53.66%     53.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      4.39%     58.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               63     30.73%     88.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      9.76%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.98%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           205                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    9344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  557312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               226240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    226.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     91.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2462333000                       # Total gap between requests
system.mem_ctrls.avgGap                     201121.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       141440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       406528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       223296                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 57439324.535635508597                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 165092574.411926120520                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 90681358.961462572217                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2210                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         6498                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3535                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     68060500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    175072250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  54835112250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30796.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26942.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  15512054.38                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       141440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       415872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        557312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       141440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       141440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       226240                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       226240                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2210                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         6498                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8708                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3535                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3535                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     57439325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    168887209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        226326533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     57439325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     57439325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     91876929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        91876929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     91876929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     57439325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    168887209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       318203462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8562                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3489                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          694                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          651                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          620                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          363                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          231                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          180                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                82595250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              42810000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          243132750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9646.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28396.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6868                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2870                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.21                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.26                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2303                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   333.922710                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   207.613049                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   324.028196                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          688     29.87%     29.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          561     24.36%     54.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          315     13.68%     67.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          171      7.43%     75.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          120      5.21%     80.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           72      3.13%     83.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           62      2.69%     86.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           47      2.04%     88.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          267     11.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2303                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                547968                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             223296                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              222.531899                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               90.681359                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.45                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         7589820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4011315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       29038380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       8137980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 194226240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    633658740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    411963840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1288626315                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   523.316071                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1064752250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     82160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1315512250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         8925000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4728570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       32094300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      10074600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 194226240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    614499330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    428098080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1292646120                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   524.948529                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1106824250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     82160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1273440250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2462424500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2462424500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80725                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1437000                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  788611                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            693                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1523304                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                875200                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10908157                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2678                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 241212                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  61409                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 471076                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31446                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14781166                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29432252                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18392919                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    254111                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9880892                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4900268                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1243636                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2462424500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2462424500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       892249                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           892249                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       892249                       # number of overall hits
system.cpu.icache.overall_hits::total          892249                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        26868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          26868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        26868                       # number of overall misses
system.cpu.icache.overall_misses::total         26868                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    545398997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    545398997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    545398997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    545398997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       919117                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       919117                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       919117                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       919117                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.029232                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.029232                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.029232                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.029232                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 20299.203402                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20299.203402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 20299.203402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20299.203402                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          896                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        24842                       # number of writebacks
system.cpu.icache.writebacks::total             24842                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1769                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1769                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1769                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1769                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        25099                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        25099                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        25099                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        25099                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    461577998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    461577998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    461577998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    461577998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.027308                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.027308                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.027308                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.027308                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 18390.294354                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18390.294354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 18390.294354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18390.294354                       # average overall mshr miss latency
system.cpu.icache.replacements                  24842                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       892249                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          892249                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        26868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         26868                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    545398997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    545398997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       919117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       919117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.029232                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.029232                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 20299.203402                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20299.203402                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1769                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1769                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        25099                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        25099                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    461577998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    461577998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.027308                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.027308                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 18390.294354                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18390.294354                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2462424500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.582847                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              917347                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             25098                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             36.550602                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.582847                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1863332                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1863332                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2462424500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       76166                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  423284                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1058                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 301                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 252249                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  469                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    273                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1080141                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      482257                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           516                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           240                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2462424500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2462424500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2462424500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      919809                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           848                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2462424500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1310393                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1637813                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1382435                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                294167                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80725                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               695461                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3874                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11210166                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 16883                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         14094706                       # The number of ROB reads
system.cpu.rob.writes                        20986731                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1257220                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1257220                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1264922                       # number of overall hits
system.cpu.dcache.overall_hits::total         1264922                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       101151                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         101151                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       101801                       # number of overall misses
system.cpu.dcache.overall_misses::total        101801                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2099668994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2099668994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2099668994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2099668994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1358371                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1358371                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1366723                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1366723                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074465                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074465                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074485                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074485                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20757.768030                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20757.768030                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20625.229556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20625.229556                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7589                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          579                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               333                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.789790                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   289.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        27793                       # number of writebacks
system.cpu.dcache.writebacks::total             27793                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        64592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        64592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        64592                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        64592                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        36559                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36559                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        37021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        37021                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    872272495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    872272495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    885069495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    885069495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026914                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026914                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027087                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027087                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23859.309472                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23859.309472                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23907.228195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23907.228195                       # average overall mshr miss latency
system.cpu.dcache.replacements                  36765                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       909873                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          909873                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        84683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         84683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1619454500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1619454500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       994556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       994556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.085147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.085147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19123.726132                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19123.726132                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        64584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        64584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20099                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20099                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    408757000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    408757000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20337.180954                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20337.180954                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       347347                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         347347                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    480214494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    480214494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363815                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363815                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045265                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045265                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29160.462351                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29160.462351                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16460                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16460                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    463515495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    463515495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.045243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.045243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28160.115128                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28160.115128                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7702                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7702                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          650                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          650                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8352                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8352                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.077826                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.077826                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          462                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          462                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12797000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12797000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.055316                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.055316                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27699.134199                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27699.134199                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2462424500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.001563                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1301943                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             37021                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.167689                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.001563                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988287                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988287                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2770467                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2770467                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2462424500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2462424500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1376126                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1204426                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80835                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               745696                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  739968                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.231859                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   40371                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           14625                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10973                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3652                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          796                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3228014                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77716                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      4253325                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.654754                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.502569                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2213942     52.05%     52.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          672781     15.82%     67.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          319669      7.52%     75.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          335936      7.90%     83.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          152628      3.59%     86.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           70276      1.65%     88.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           49002      1.15%     89.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           50352      1.18%     90.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          388739      9.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      4253325                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3826274                       # Number of instructions committed
system.cpu.commit.opsCommitted                7038207                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1155915                       # Number of memory references committed
system.cpu.commit.loads                        792804                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810722                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6818521                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29685                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138393      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5098796     72.44%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20126      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765046     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343514      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7038207                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        388739                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3826274                       # Number of Instructions committed
system.cpu.thread0.numOps                     7038207                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1493451                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6641712                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1376126                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             791312                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       3122514                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  168942                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  761                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4185                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          149                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    919118                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 31205                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4705533                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.512543                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.348090                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2758922     58.63%     58.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84550      1.80%     60.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   153694      3.27%     63.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   164854      3.50%     67.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   122987      2.61%     69.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151635      3.22%     73.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   137911      2.93%     75.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   189075      4.02%     79.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   941905     20.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4705533                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.279425                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.348612                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
