axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../../../../../../opt/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../../../../../../opt/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../../opt/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../../opt/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../../opt/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../../opt/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../../opt/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../../opt/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../../opt/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1_processing_system7_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl,incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
design_1_auto_pc_0_sim_netlist.vhdl,vhdl,xil_defaultlib,/home/shebalin/work/q-pix/qpix-digital/prototype-project/QpixProto-Minized/QpixProto.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl,incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog"incdir="../../../../QpixProto.srcs/sources_1/bd/design_1/ipshared/b193/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
