// Seed: 3705299237
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout tri1 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1'b0;
  logic id_4;
  ;
  assign id_3 = id_3;
  wire id_5;
  ;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd8,
    parameter id_14 = 32'd97
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire _id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_6
  );
  assign modCall_1.id_3 = 0;
  logic [1 : 1] id_21;
  assign id_21[id_1 : id_14] = -1;
endmodule
