   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"PE_LDD.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.global	PE_LDD_DeviceDataList
  18              		.section	.bss.PE_LDD_DeviceDataList,"aw",%nobits
  19              		.align	2
  22              	PE_LDD_DeviceDataList:
  23 0000 00000000 		.space	64
  23      00000000 
  23      00000000 
  23      00000000 
  23      00000000 
  24              		.global	PE_CpuClockConfigurations
  25              		.section	.rodata.PE_CpuClockConfigurations,"a",%progbits
  26              		.align	2
  29              	PE_CpuClockConfigurations:
  30 0000 006CDC02 		.word	48000000
  31 0004 00366E01 		.word	24000000
  32 0008 00000000 		.word	0
  33 000c 00000000 		.word	0
  34 0010 00000000 		.word	0
  35 0014 00366E01 		.word	24000000
  36 0018 00800000 		.word	32768
  37 001c 00127A00 		.word	8000000
  38 0020 E8030000 		.word	1000
  39 0024 093D0000 		.word	15625
  40              		.section	.text.PE_FillMemory,"ax",%progbits
  41              		.align	2
  42              		.global	PE_FillMemory
  43              		.code	16
  44              		.thumb_func
  46              	PE_FillMemory:
  47              	.LFB0:
  48              		.file 1 "../Generated_Code/PE_LDD.c"
   1:../Generated_Code/PE_LDD.c **** /** ###################################################################
   2:../Generated_Code/PE_LDD.c **** **     THIS COMPONENT MODULE IS GENERATED BY THE TOOL. DO NOT MODIFY IT.
   3:../Generated_Code/PE_LDD.c **** **     Filename    : PE_LDD.c.c
   4:../Generated_Code/PE_LDD.c **** **     Project     : ProcessorExpert
   5:../Generated_Code/PE_LDD.c **** **     Processor   : MKL25Z128VLK4
   6:../Generated_Code/PE_LDD.c **** **     Version     : Component 01.025, Driver 01.04, CPU db: 3.00.000
   7:../Generated_Code/PE_LDD.c **** **     Compiler    : GNU C Compiler
   8:../Generated_Code/PE_LDD.c **** **     Date/Time   : 2013-05-25, 21:14, # CodeGen: 81
   9:../Generated_Code/PE_LDD.c **** **     Abstract    :
  10:../Generated_Code/PE_LDD.c **** **
  11:../Generated_Code/PE_LDD.c **** **     Settings    :
  12:../Generated_Code/PE_LDD.c **** **
  13:../Generated_Code/PE_LDD.c **** **
  14:../Generated_Code/PE_LDD.c **** **     Copyright : 1997 - 2012 Freescale, Inc. All Rights Reserved.
  15:../Generated_Code/PE_LDD.c **** **     
  16:../Generated_Code/PE_LDD.c **** **     http      : www.freescale.com
  17:../Generated_Code/PE_LDD.c **** **     mail      : support@freescale.com
  18:../Generated_Code/PE_LDD.c **** ** ###################################################################*/
  19:../Generated_Code/PE_LDD.c **** 
  20:../Generated_Code/PE_LDD.c **** /* MODULE PE_LDD */
  21:../Generated_Code/PE_LDD.c **** 
  22:../Generated_Code/PE_LDD.c **** /* {Default RTOS Adapter} No RTOS includes */
  23:../Generated_Code/PE_LDD.c **** /* {Default RTOS Adapter} No RTOS driver includes */
  24:../Generated_Code/PE_LDD.c **** 
  25:../Generated_Code/PE_LDD.c **** #include "PE_LDD.h"
  26:../Generated_Code/PE_LDD.c **** #include "Cpu.h"
  27:../Generated_Code/PE_LDD.c **** 
  28:../Generated_Code/PE_LDD.c **** /*lint -esym(765,PE_PeripheralUsed,LDD_SetClockConfiguration,PE_CpuClockConfigurations,PE_FillMemor
  29:../Generated_Code/PE_LDD.c **** 
  30:../Generated_Code/PE_LDD.c **** /*
  31:../Generated_Code/PE_LDD.c **** ** ===========================================================================
  32:../Generated_Code/PE_LDD.c **** ** Array of initialized device structures of LDD components.
  33:../Generated_Code/PE_LDD.c **** ** ===========================================================================
  34:../Generated_Code/PE_LDD.c **** */
  35:../Generated_Code/PE_LDD.c **** LDD_TDeviceData *PE_LDD_DeviceDataList[16] = {
  36:../Generated_Code/PE_LDD.c ****     NULL,
  37:../Generated_Code/PE_LDD.c ****     NULL,
  38:../Generated_Code/PE_LDD.c ****     NULL,
  39:../Generated_Code/PE_LDD.c ****     NULL,
  40:../Generated_Code/PE_LDD.c ****     NULL,
  41:../Generated_Code/PE_LDD.c ****     NULL,
  42:../Generated_Code/PE_LDD.c ****     NULL,
  43:../Generated_Code/PE_LDD.c ****     NULL,
  44:../Generated_Code/PE_LDD.c ****     NULL,
  45:../Generated_Code/PE_LDD.c ****     NULL,
  46:../Generated_Code/PE_LDD.c ****     NULL,
  47:../Generated_Code/PE_LDD.c ****     NULL,
  48:../Generated_Code/PE_LDD.c ****     NULL,
  49:../Generated_Code/PE_LDD.c ****     NULL,
  50:../Generated_Code/PE_LDD.c ****     NULL,
  51:../Generated_Code/PE_LDD.c ****     NULL
  52:../Generated_Code/PE_LDD.c ****   };
  53:../Generated_Code/PE_LDD.c **** 
  54:../Generated_Code/PE_LDD.c **** /*
  55:../Generated_Code/PE_LDD.c **** ** ===========================================================================
  56:../Generated_Code/PE_LDD.c **** ** The array of clock frequencies in configured clock configurations.
  57:../Generated_Code/PE_LDD.c **** ** ===========================================================================
  58:../Generated_Code/PE_LDD.c **** */
  59:../Generated_Code/PE_LDD.c **** const TCpuClockConfiguration PE_CpuClockConfigurations[CPU_CLOCK_CONFIG_NUMBER] = {
  60:../Generated_Code/PE_LDD.c ****   /* Clock configuration 0 */
  61:../Generated_Code/PE_LDD.c ****   {
  62:../Generated_Code/PE_LDD.c ****     CPU_CORE_CLK_HZ_CONFIG_0,          /* Core clock frequency in clock configuration 0 */
  63:../Generated_Code/PE_LDD.c ****     CPU_BUS_CLK_HZ_CONFIG_0,           /* Bus clock frequency in clock configuration 0 */
  64:../Generated_Code/PE_LDD.c ****     CPU_FLEXBUS_CLK_HZ_CONFIG_0,       /* Flexbus clock frequency in clock configuration 0 */
  65:../Generated_Code/PE_LDD.c ****     CPU_FLASH_CLK_HZ_CONFIG_0,         /* FLASH clock frequency in clock configuration 0 */
  66:../Generated_Code/PE_LDD.c ****     CPU_USB_CLK_HZ_CONFIG_0,           /* USB clock frequency in clock configuration 0 */
  67:../Generated_Code/PE_LDD.c ****     CPU_PLL_FLL_CLK_HZ_CONFIG_0,       /* PLL/FLL clock frequency in clock configuration 0 */
  68:../Generated_Code/PE_LDD.c ****     CPU_MCGIR_CLK_HZ_CONFIG_0,         /* MCG internal reference clock frequency in clock configura
  69:../Generated_Code/PE_LDD.c ****     CPU_OSCER_CLK_HZ_CONFIG_0,         /* System OSC external reference clock frequency in clock co
  70:../Generated_Code/PE_LDD.c ****     CPU_ERCLK32K_CLK_HZ_CONFIG_0,      /* External reference clock 32k frequency in clock configura
  71:../Generated_Code/PE_LDD.c ****     CPU_MCGFF_CLK_HZ_CONFIG_0          /* MCG fixed frequency clock */
  72:../Generated_Code/PE_LDD.c ****   }
  73:../Generated_Code/PE_LDD.c **** };
  74:../Generated_Code/PE_LDD.c **** 
  75:../Generated_Code/PE_LDD.c **** /*
  76:../Generated_Code/PE_LDD.c **** ** ===================================================================
  77:../Generated_Code/PE_LDD.c **** **     Method      :  PE_FillMemory (component MKL25Z128LK4)
  78:../Generated_Code/PE_LDD.c **** **
  79:../Generated_Code/PE_LDD.c **** **     Description :
  80:../Generated_Code/PE_LDD.c **** **         Fill the memory area by specified value.
  81:../Generated_Code/PE_LDD.c **** ** ===================================================================
  82:../Generated_Code/PE_LDD.c **** */
  83:../Generated_Code/PE_LDD.c **** void PE_FillMemory(register void* SourceAddressPtr, register uint8_t c, register uint32_t len)
  84:../Generated_Code/PE_LDD.c **** {
  49              		.loc 1 84 0
  50              		.cfi_startproc
  51 0000 90B5     		push	{r4, r7, lr}
  52              	.LCFI0:
  53              		.cfi_def_cfa_offset 12
  54              		.cfi_offset 4, -12
  55              		.cfi_offset 7, -8
  56              		.cfi_offset 14, -4
  57 0002 00AF     		add	r7, sp, #0
  58              	.LCFI1:
  59              		.cfi_def_cfa_register 7
  60 0004 131C     		mov	r3, r2
  85:../Generated_Code/PE_LDD.c ****   register uint8_t *ptr = (uint8_t*)SourceAddressPtr;
  61              		.loc 1 85 0
  62 0006 041C     		mov	r4, r0
  86:../Generated_Code/PE_LDD.c **** 
  87:../Generated_Code/PE_LDD.c ****   if (len > 0U) {
  63              		.loc 1 87 0
  64 0008 002B     		cmp	r3, #0
  65 000a 0AD0     		beq	.L1
  88:../Generated_Code/PE_LDD.c ****     while (len--) {
  66              		.loc 1 88 0
  67 000c 02E0     		b	.L3
  68              	.L4:
  89:../Generated_Code/PE_LDD.c ****       *ptr++ = c;
  69              		.loc 1 89 0
  70 000e 0A1C     		add	r2, r1, #0
  71 0010 2270     		strb	r2, [r4]
  72 0012 0134     		add	r4, r4, #1
  73              	.L3:
  88:../Generated_Code/PE_LDD.c ****     while (len--) {
  74              		.loc 1 88 0 discriminator 1
  75 0014 1A1C     		mov	r2, r3
  76 0016 501E     		sub	r0, r2, #1
  77 0018 8241     		sbc	r2, r2, r0
  78 001a D2B2     		uxtb	r2, r2
  79 001c 013B     		sub	r3, r3, #1
  80 001e 002A     		cmp	r2, #0
  81 0020 F5D1     		bne	.L4
  82              	.L1:
  90:../Generated_Code/PE_LDD.c ****     }
  91:../Generated_Code/PE_LDD.c ****   }
  92:../Generated_Code/PE_LDD.c **** }
  83              		.loc 1 92 0
  84 0022 BD46     		mov	sp, r7
  85              		@ sp needed for prologue
  86 0024 90BD     		pop	{r4, r7, pc}
  87              		.cfi_endproc
  88              	.LFE0:
  90 0026 C046     		.section	.text.PE_PeripheralUsed,"ax",%progbits
  91              		.align	2
  92              		.global	PE_PeripheralUsed
  93              		.code	16
  94              		.thumb_func
  96              	PE_PeripheralUsed:
  97              	.LFB1:
  93:../Generated_Code/PE_LDD.c **** 
  94:../Generated_Code/PE_LDD.c **** /*
  95:../Generated_Code/PE_LDD.c **** ** ===================================================================
  96:../Generated_Code/PE_LDD.c **** **     Method      :  PE_PeripheralUsed (component MKL25Z128LK4)
  97:../Generated_Code/PE_LDD.c **** **
  98:../Generated_Code/PE_LDD.c **** **     Description :
  99:../Generated_Code/PE_LDD.c **** **         Returns the information whether a peripheral is allocated by 
 100:../Generated_Code/PE_LDD.c **** **         PE or not.
 101:../Generated_Code/PE_LDD.c **** ** ===================================================================
 102:../Generated_Code/PE_LDD.c **** */
 103:../Generated_Code/PE_LDD.c **** bool PE_PeripheralUsed(uint32_t PrphBaseAddress)
 104:../Generated_Code/PE_LDD.c **** {
  98              		.loc 1 104 0
  99              		.cfi_startproc
 100 0000 80B5     		push	{r7, lr}
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 8
 103              		.cfi_offset 7, -8
 104              		.cfi_offset 14, -4
 105 0002 84B0     		sub	sp, sp, #16
 106              	.LCFI3:
 107              		.cfi_def_cfa_offset 24
 108 0004 00AF     		add	r7, sp, #0
 109              	.LCFI4:
 110              		.cfi_def_cfa_register 7
 111 0006 7860     		str	r0, [r7, #4]
 105:../Generated_Code/PE_LDD.c ****   bool result = FALSE;
 112              		.loc 1 105 0
 113 0008 3B1C     		mov	r3, r7
 114 000a 0F33     		add	r3, r3, #15
 115 000c 0022     		mov	r2, #0
 116 000e 1A70     		strb	r2, [r3]
 106:../Generated_Code/PE_LDD.c **** 
 107:../Generated_Code/PE_LDD.c ****   switch (PrphBaseAddress) {
 117              		.loc 1 107 0
 118 0010 7B68     		ldr	r3, [r7, #4]
 119 0012 164A     		ldr	r2, .L11
 120 0014 9342     		cmp	r3, r2
 121 0016 1CD0     		beq	.L7
 122 0018 144A     		ldr	r2, .L11
 123 001a 9342     		cmp	r3, r2
 124 001c 09D8     		bhi	.L8
 125 001e 144A     		ldr	r2, .L11+4
 126 0020 9342     		cmp	r3, r2
 127 0022 16D0     		beq	.L7
 128 0024 134A     		ldr	r2, .L11+8
 129 0026 9342     		cmp	r3, r2
 130 0028 13D0     		beq	.L7
 131 002a 134A     		ldr	r2, .L11+12
 132 002c 9342     		cmp	r3, r2
 133 002e 10D0     		beq	.L7
 134 0030 14E0     		b	.L6
 135              	.L8:
 136 0032 124A     		ldr	r2, .L11+16
 137 0034 9342     		cmp	r3, r2
 138 0036 0CD0     		beq	.L7
 139 0038 104A     		ldr	r2, .L11+16
 140 003a 9342     		cmp	r3, r2
 141 003c 03D8     		bhi	.L9
 142 003e 104A     		ldr	r2, .L11+20
 143 0040 9342     		cmp	r3, r2
 144 0042 06D0     		beq	.L7
 145 0044 0AE0     		b	.L6
 146              	.L9:
 147 0046 0F4A     		ldr	r2, .L11+24
 148 0048 9342     		cmp	r3, r2
 149 004a 02D0     		beq	.L7
 150 004c 0E4A     		ldr	r2, .L11+28
 151 004e 9342     		cmp	r3, r2
 152 0050 04D1     		bne	.L6
 153              	.L7:
 108:../Generated_Code/PE_LDD.c ****     /* Base address allocated by peripheral(s) UART0 */
 109:../Generated_Code/PE_LDD.c ****     case 0x4006A000UL:
 110:../Generated_Code/PE_LDD.c ****     /* Base address allocated by peripheral(s) I2C0 */
 111:../Generated_Code/PE_LDD.c ****     case 0x40066000UL:
 112:../Generated_Code/PE_LDD.c ****     /* Base address allocated by peripheral(s) TPM0 */
 113:../Generated_Code/PE_LDD.c ****     case 0x40038000UL:
 114:../Generated_Code/PE_LDD.c ****     /* Base address allocated by peripheral(s) ADC0 */
 115:../Generated_Code/PE_LDD.c ****     case 0x4003B000UL:
 116:../Generated_Code/PE_LDD.c ****     /* Base address allocated by peripheral(s) PTC */
 117:../Generated_Code/PE_LDD.c ****     case 0x400FF080UL:
 118:../Generated_Code/PE_LDD.c ****     /* Base address allocated by peripheral(s) PTA */
 119:../Generated_Code/PE_LDD.c ****     case 0x400FF000UL:
 120:../Generated_Code/PE_LDD.c ****     /* Base address allocated by peripheral(s) TPM1 */
 121:../Generated_Code/PE_LDD.c ****     case 0x40039000UL:
 122:../Generated_Code/PE_LDD.c ****     /* Base address allocated by peripheral(s) TPM2 */
 123:../Generated_Code/PE_LDD.c ****     case 0x4003A000UL:
 124:../Generated_Code/PE_LDD.c ****       result = TRUE;
 154              		.loc 1 124 0
 155 0052 3B1C     		mov	r3, r7
 156 0054 0F33     		add	r3, r3, #15
 157 0056 0122     		mov	r2, #1
 158 0058 1A70     		strb	r2, [r3]
 125:../Generated_Code/PE_LDD.c ****       break;
 159              		.loc 1 125 0
 160 005a 00E0     		b	.L10
 161              	.L6:
 126:../Generated_Code/PE_LDD.c ****     default:
 127:../Generated_Code/PE_LDD.c ****       break;
 162              		.loc 1 127 0
 163 005c C046     		mov	r8, r8
 164              	.L10:
 128:../Generated_Code/PE_LDD.c ****   }
 129:../Generated_Code/PE_LDD.c ****   return result;
 165              		.loc 1 129 0
 166 005e 3B1C     		mov	r3, r7
 167 0060 0F33     		add	r3, r3, #15
 168 0062 1B78     		ldrb	r3, [r3]
 130:../Generated_Code/PE_LDD.c **** }
 169              		.loc 1 130 0
 170 0064 181C     		mov	r0, r3
 171 0066 BD46     		mov	sp, r7
 172 0068 04B0     		add	sp, sp, #16
 173              		@ sp needed for prologue
 174 006a 80BD     		pop	{r7, pc}
 175              	.L12:
 176              		.align	2
 177              	.L11:
 178 006c 00B00340 		.word	1073983488
 179 0070 00900340 		.word	1073975296
 180 0074 00A00340 		.word	1073979392
 181 0078 00800340 		.word	1073971200
 182 007c 00A00640 		.word	1074176000
 183 0080 00600640 		.word	1074159616
 184 0084 00F00F40 		.word	1074786304
 185 0088 80F00F40 		.word	1074786432
 186              		.cfi_endproc
 187              	.LFE1:
 189              		.section	.text.LDD_SetClockConfiguration,"ax",%progbits
 190              		.align	2
 191              		.global	LDD_SetClockConfiguration
 192              		.code	16
 193              		.thumb_func
 195              	LDD_SetClockConfiguration:
 196              	.LFB2:
 131:../Generated_Code/PE_LDD.c **** 
 132:../Generated_Code/PE_LDD.c **** /*
 133:../Generated_Code/PE_LDD.c **** ** ===================================================================
 134:../Generated_Code/PE_LDD.c **** **     Method      :  LDD_SetClockConfiguration (component MKL25Z128LK4)
 135:../Generated_Code/PE_LDD.c **** **
 136:../Generated_Code/PE_LDD.c **** **     Description :
 137:../Generated_Code/PE_LDD.c **** **         This method changes the clock configuration of all LDD 
 138:../Generated_Code/PE_LDD.c **** **         components in the project.
 139:../Generated_Code/PE_LDD.c **** ** ===================================================================
 140:../Generated_Code/PE_LDD.c **** */
 141:../Generated_Code/PE_LDD.c **** void LDD_SetClockConfiguration(LDD_TClockConfiguration ClockConfiguration)
 142:../Generated_Code/PE_LDD.c **** {
 197              		.loc 1 142 0
 198              		.cfi_startproc
 199 0000 80B5     		push	{r7, lr}
 200              	.LCFI5:
 201              		.cfi_def_cfa_offset 8
 202              		.cfi_offset 7, -8
 203              		.cfi_offset 14, -4
 204 0002 82B0     		sub	sp, sp, #8
 205              	.LCFI6:
 206              		.cfi_def_cfa_offset 16
 207 0004 00AF     		add	r7, sp, #0
 208              	.LCFI7:
 209              		.cfi_def_cfa_register 7
 210 0006 021C     		mov	r2, r0
 211 0008 FB1D     		add	r3, r7, #7
 212 000a 1A70     		strb	r2, [r3]
 143:../Generated_Code/PE_LDD.c ****   (void)ClockConfiguration;            /* Parameter is not used, suppress unused argument warning *
 144:../Generated_Code/PE_LDD.c ****   /* Just one clock configuration defined in CPU component. */
 145:../Generated_Code/PE_LDD.c **** }
 213              		.loc 1 145 0
 214 000c BD46     		mov	sp, r7
 215 000e 02B0     		add	sp, sp, #8
 216              		@ sp needed for prologue
 217 0010 80BD     		pop	{r7, pc}
 218              		.cfi_endproc
 219              	.LFE2:
 221 0012 C046     		.text
 222              	.Letext0:
 223              		.file 2 "C:/Freescale/CW MCU v10.3/MCU/ARM_GCC_Support/ewl/EWL_C/include/cstdint"
 224              		.file 3 "../Generated_Code/PE_Types.h"
 225              		.file 4 "../Generated_Code/PE_LDD.h"
 226              		.file 5 "../Generated_Code/Cpu.h"
DEFINED SYMBOLS
                            *ABS*:00000000 PE_LDD.c
C:\DOCUME~1\chenty\LOCALS~1\Temp\ccscuVic.s:22     .bss.PE_LDD_DeviceDataList:00000000 PE_LDD_DeviceDataList
C:\DOCUME~1\chenty\LOCALS~1\Temp\ccscuVic.s:19     .bss.PE_LDD_DeviceDataList:00000000 $d
C:\DOCUME~1\chenty\LOCALS~1\Temp\ccscuVic.s:29     .rodata.PE_CpuClockConfigurations:00000000 PE_CpuClockConfigurations
C:\DOCUME~1\chenty\LOCALS~1\Temp\ccscuVic.s:26     .rodata.PE_CpuClockConfigurations:00000000 $d
C:\DOCUME~1\chenty\LOCALS~1\Temp\ccscuVic.s:41     .text.PE_FillMemory:00000000 $t
C:\DOCUME~1\chenty\LOCALS~1\Temp\ccscuVic.s:46     .text.PE_FillMemory:00000000 PE_FillMemory
C:\DOCUME~1\chenty\LOCALS~1\Temp\ccscuVic.s:91     .text.PE_PeripheralUsed:00000000 $t
C:\DOCUME~1\chenty\LOCALS~1\Temp\ccscuVic.s:96     .text.PE_PeripheralUsed:00000000 PE_PeripheralUsed
C:\DOCUME~1\chenty\LOCALS~1\Temp\ccscuVic.s:178    .text.PE_PeripheralUsed:0000006c $d
C:\DOCUME~1\chenty\LOCALS~1\Temp\ccscuVic.s:190    .text.LDD_SetClockConfiguration:00000000 $t
C:\DOCUME~1\chenty\LOCALS~1\Temp\ccscuVic.s:195    .text.LDD_SetClockConfiguration:00000000 LDD_SetClockConfiguration
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
