
*** Running vivado
    with args -log butterfly_beh.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source butterfly_beh.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source butterfly_beh.tcl -notrace
Command: synth_design -top butterfly_beh -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14664 
WARNING: [Synth 8-976] valid_reg has already been declared [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:267]
WARNING: [Synth 8-2654] second declaration of valid_reg ignored [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:267]
INFO: [Synth 8-994] valid_reg is declared here [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:255]
WARNING: [Synth 8-2611] redeclaration of ansi port valid_out is not allowed [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:268]
WARNING: [Synth 8-976] valid_out has already been declared [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:268]
WARNING: [Synth 8-2654] second declaration of valid_out ignored [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:268]
INFO: [Synth 8-994] valid_out is declared here [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:248]
ERROR: [Synth 8-1718] cannot assign a packed type to an unpacked type [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:267]
ERROR: [Synth 8-2853] variable valid_reg is written by both continuous and procedural assignments [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:271]
INFO: [Synth 8-2350] module butterfly_beh ignored due to previous errors [D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv:238]
Failed to read verilog 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/new/butterfly_beh.sv'
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 5 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sun Apr 25 03:33:59 2021...
