gate:0.048402890361
ssl:0.0426321888252
excitable:0.0368169370649
migses:0.0281541283437
gses:0.0270712772536
mies:0.0238227239831
wies:0.0211156612989
mges:0.0194913196226
faults:0.0175567210542
xnor:0.0157476857149
nand:0.0136089113698
circuit:0.0131572276253
gates:0.0125888584154
xor:0.0125707651741
sigses:0.0108285109014
wie:0.0097891570866
stuck:0.00939716070782
attachment:0.00939353313097
errors:0.00920630478327
eges:0.00881024137794
eies:0.00866280872114
irredundant:0.00847669501688
netlist:0.00758449557551
ices:0.007579957631
injected:0.00703818098537
coverage:0.00662249925124
migse:0.00649710654086
atpg:0.00627603659577
module:0.00588348548759
inputs:0.00587182474456
detected:0.00563248081773
gse:0.00541425545071
redundant:0.00540303796264
verification:0.00530371990317
circuits:0.00525555485774
mie:0.0048945785433
detects:0.00471104535183
gi:0.00459700578392
fault:0.00457749206663
null:0.00444126496164
mg:0.00434144054629
undetectable:0.00433547682968
eie:0.00433140436057
gces:0.00433140436057
mge:0.00433140436057
odd:0.00426255239264
tests:0.00421851533038
det:0.00385905826337
net:0.00384903871656
missing:0.00372218887249
detectable:0.00370526589703
eg:0.00357889754962
replacement:0.00344246217293
fanout:0.00342120655162
controllable:0.00339107098717
74181:0.00324855327043
combinational:0.00322804968593
observable:0.00310344545391
detect:0.00298905106928
redundancy:0.00291965759904
wrong:0.00287742454236
inverter:0.00283774622432
ege:0.00275421669116
sensitizable:0.00275421669116
asaad:0.00275421669116
hayes:0.00262686044796
buf:0.00262686044796
partially:0.00258689257457
substitution:0.00255771070432
ice:0.00231182591369
uncontrollable:0.002258569998
nor:0.00223973096396
testing:0.00221563436885
vectors:0.00220804958533
7485:0.00216570218029
c432nr:0.00216570218029
esim:0.00216570218029
c499nr:0.00216570218029
sigse:0.00216570218029
detection:0.00214683192792
mi:0.00204508431407
forced:0.00204183892101
74283:0.00195783141732
dundant:0.00195783141732
campenhout:0.00195783141732
wi:0.00194413019569
nonempty:0.00181023019893
undetected:0.00179419453645
100:0.0017585344447
abadir:0.00174974285721
irre:0.00174974285721
0111:0.00174974285721
1101:0.00174974285721
simulation:0.00172938992074
signal:0.00172110804443
responses:0.00167051702144
targeting:0.0016667739432
hussain:0.00162783762839
count:0.00159187932621
c432:0.00158143896247
1110:0.00158143896247
1011:0.0015412172758
tao:0.00153381323555
detecting:0.00151378599815
lv:0.001505713332
inverters:0.001505713332
extra:0.00149826186604
modifier:0.00144515894323
cover:0.00143712331206
primary:0.00142065627639
foregoing:0.00141887311216
ttl:0.00141887311216
011:0.00141887311216
injecting:0.00139467479906
mistakenly:0.00137225425719
mudge:0.00137225425719
00:0.00136556611256
buffer:0.00134257424748
logic:0.00133042579588
automation:0.00127427975817
comparator:0.00124924564902
electronic:0.00123428607299
simulator:0.00122140279922
universal:0.00120872924688
testable:0.00120858017919
observability:0.00120858017919
error:0.00118480103597
wei:0.00112661529273
weak:0.00112250774756
propagated:0.0011219627505
98:0.00111776251605
xiao:0.00109311001514
juin:0.00108285109014
kypros:0.00108285109014
levelization:0.00108285109014
jhayes:0.00108285109014
gce:0.00108285109014
orshansky:0.00108285109014
atalanta:0.00108285109014
halasaad:0.00108285109014
yeu:0.00108285109014
c499:0.00108285109014
excit:0.00108285109014
irredun:0.00108285109014
benchmark:0.00104271769419
quantifying:0.00103692678922
jian:0.00100877646195
erroneous:0.00100210896299
response:0.000991650728163
condense:0.00097891570866
sensitiz:0.00097891570866
blome:0.00097891570866
constantinides:0.00097891570866
undetect:0.00097891570866
chakrabarty:0.00097891570866
microarchitecturevalidation:0.00097891570866
unateness:0.00097891570866
fully:0.000922491770908
microprocessors:0.000920837414183
0101:0.000918072230387
tectable:0.000918072230387
2122:0.000918072230387
plaza:0.000918072230387
simulatable:0.000918072230387
katarzyna:0.000918072230387
zilic:0.000918072230387
zeljko:0.000918072230387
radecka:0.000918072230387
sas:0.000918072230387
architecting:0.000918072230387
diagno:0.000918072230387
dant:0.000918072230387
48109:0.000918072230387
verify:0.000913870023548
pattern:0.000898714706405
generation:0.000893235191621
category:0.000887985254895
percentage:0.000875016377036
bertacco:0.000874871428606
krishnendu:0.000874871428606
patterns:0.00087287469224
unate:0.000841337791742
sensitize:0.000841337791742
xiu:0.000841337791742
specs:0.000841337791742
detectability:0.000841337791742
functional:0.0008228072863
valeria:0.000813918814193
umich:0.000813918814193
1111:0.000813918814193
0110:0.000813918814193
kwang:0.000790719481233
637:0.000790719481233
affecting:0.00078029871352
101:0.00078029871352
sequential:0.000774379108212
110:0.000773590589009
unde:0.000770608637898
erage:0.000770608637898
strong:0.000767713065842
ssl faults:0.043320532601
test set:0.0246353912508
complete test:0.0241666639123
design errors:0.0241666639123
gate g:0.0223325280622
partially excitable:0.0189905583801
for ssl:0.0184112263554
v null:0.0173282130404
design error:0.0166440601659
a gate:0.0166015939593
and wies:0.0154298286839
net attachment:0.0154298286839
test sets:0.0149072311255
mies and:0.0142429187851
v odd:0.0142429187851
attachment module:0.0130560088864
fully excitable:0.0118690989876
for mies:0.0118690989876
the circuit:0.0114793746579
input gate:0.0113750324413
stuck at:0.0113526854194
design verification:0.0109390298531
excitable gate:0.0106821890888
v all:0.0100975660183
the gate:0.0100622546432
100 0:0.00968426314291
null v:0.00949527919007
migses and:0.00949527919007
n input:0.00939494040185
set for:0.00875603287514
or nor:0.0086641065202
inputs of:0.00855429772982
even v:0.00830836929131
wrong input:0.00830836929131
into ssl:0.00830836929131
for gses:0.00830836929131
ssl fault:0.00830836929131
injected ssl:0.00830836929131
v even:0.00783249890159
det d:0.00783249890159
and nand:0.00783249890159
test vectors:0.00780447363722
nand or:0.00758109320518
c sets:0.00734567815438
detects all:0.00715550604592
even even:0.00715550604592
excitable by:0.00712145939255
count errors:0.00712145939255
and mges:0.00712145939255
for migses:0.00712145939255
strong partially:0.00712145939255
replacement module:0.00712145939255
detected by:0.0069682880321
circuit c:0.00685842119381
coverage of:0.00668348911168
the gates:0.00650418950898
gate substitution:0.00649807989015
xor and:0.00642746838508
a circuit:0.00627315166854
test for:0.00627190914908
nand gate:0.00600111854459
migses in:0.0059345494938
wies is:0.0059345494938
weak partially:0.0059345494938
gate is:0.00567634270969
a complete:0.00561780146773
and gate:0.00557953495642
a test:0.00554947592932
primary output:0.00553586558756
xor xnor:0.00541506657513
controllable by:0.00541506657513
g g:0.00532324126123
sets for:0.00529090527587
at 0:0.00526074223046
g 3:0.00522263112957
gate can:0.00514381589536
and nor:0.00511107574708
testing for:0.00508787187135
an and:0.00508787187135
be detected:0.00506157249871
atpg tools:0.00489531181349
or nand:0.00489531181349
detect all:0.00488424449758
g is:0.00488220248223
of g:0.00486088934852
the test:0.00484700651351
test generation:0.00484213157146
the coverage:0.00476642562403
ssl irredundant:0.00474763959504
input count:0.00474763959504
a wie:0.00474763959504
is excitable:0.00474763959504
forced at:0.00474763959504
of migses:0.00474763959504
gi irredundant:0.00474763959504
nonempty c:0.00474763959504
error simulation:0.00474763959504
gate replacement:0.00474763959504
size det:0.00474763959504
observable at:0.00472789124281
of design:0.00464675445265
gate s:0.00459104884649
the inputs:0.00457938026969
be forced:0.00456952282866
m g:0.00447951343287
circuit is:0.00439867140757
input of:0.00433844084809
gate errors:0.0043320532601
tests needed:0.0043320532601
xnor gate:0.0043320532601
missing gate:0.0043320532601
gate with:0.00420731917428
missing input:0.00408886059767
gate count:0.00408886059767
extra gate:0.00408886059767
extra input:0.00408886059767
at g:0.00407020374798
the detection:0.0040090363667
an n:0.00397920429225
and ssl:0.00391624945079
the injected:0.00391624945079
gates are:0.00385362042442
input nand:0.00378231299425
detection of:0.00377722331602
p hayes:0.00367283907719
and missing:0.00367283907719
single input:0.0036485586004
multiple input:0.00358024650552
odd and:0.0035798677851
an mie:0.00356072969628
ssl redundancy:0.00356072969628
input fully:0.00356072969628
errors ices:0.00356072969628
an eie:0.00356072969628
net errors:0.00356072969628
ices and:0.00356072969628
excitable or:0.00356072969628
p stuck:0.00356072969628
all sigses:0.00356072969628
gate design:0.00356072969628
is ssl:0.00356072969628
all eies:0.00356072969628
five migses:0.00356072969628
redundant gses:0.00356072969628
wi u:0.00356072969628
modified netlist:0.00356072969628
all mges:0.00356072969628
excitable because:0.00356072969628
gses in:0.00356072969628
an xnor:0.00356072969628
gses a:0.00356072969628
or xnor:0.00356072969628
all gses:0.00356072969628
mges in:0.00356072969628
faults detects:0.00356072969628
gates in:0.00348720934776
a primary:0.00343715946956
circuit are:0.00342921059691
gate to:0.00342921059691
the net:0.00332686906603
then g:0.0033201963806
for design:0.00328406748138
line ssl:0.00324903994508
gate types:0.00324903994508
inputs connected:0.00324903994508
uncontrollable by:0.00324903994508
mg g:0.00324903994508
al asaad:0.00324903994508
pattern 00:0.00324903994508
xor or:0.00324903994508
all detectable:0.00324903994508
stuck line:0.00324903994508
equivalent circuit:0.00324903994508
at 1:0.00322853328888
of tests:0.00316067992897
we represent:0.00315644533828
if g:0.00313681426204
and xnor:0.00306664544825
input errors:0.00306664544825
error types:0.00306664544825
or strong:0.00306664544825
irredundant and:0.00306664544825
module for:0.00304634855244
gate in:0.00304634855244
the errors:0.00295850554683
gate and:0.00294830317653
gate by:0.0029371870881
with fanout:0.0029371870881
set generated:0.0029371870881
are undetectable:0.0029371870881
is uncontrollable:0.0029371870881
verification via:0.0029371870881
errors detected:0.0029371870881
benchmark circuits:0.00291884688032
even or:0.00289075089288
or or:0.00286389422808
2 input:0.00283817135484
for stuck:0.00283673474569
near minimal:0.00283673474569
an xor:0.00283673474569
complete test set:0.0218407238772
a complete test:0.0216635117704
for ssl faults:0.0212135992448
test set for:0.0195405597195
a gate g:0.0151644582393
mies and wies:0.0137264465702
net attachment module:0.0137264465702
set for ssl:0.0124785877911
an n input:0.012078761813
test sets for:0.0102963482431
v null v:0.00998287023284
stuck at 0:0.00918347349425
the net attachment:0.00873501145374
into ssl faults:0.00873501145374
n input gate:0.00800775318313
of design errors:0.00758222911965
the inputs of:0.00753082274832
strong partially excitable:0.00748715267463
partially excitable gate:0.00748715267463
inputs of g:0.00748715267463
of a gate:0.00700106881315
complete test sets:0.00686378844268
weak partially excitable:0.00623929389553
observable at g:0.00623929389553
migses and mges:0.00623929389553
in a circuit:0.00612593521151
in the circuit:0.00602465819865
and nand or:0.00571982370224
to a primary:0.00551008409655
a primary output:0.00551008409655
and or nand:0.00541587794261
g 3 is:0.00541587794261
stuck at 1:0.00541514617287
a test set:0.00509210213931
at the inputs:0.0050328174221
a circuit c:0.0050328174221
ssl faults the:0.00499143511642
the injected ssl:0.00499143511642
even v null:0.00499143511642
injected ssl fault:0.00499143511642
v odd and:0.00499143511642
nand or and:0.00499143511642
or and nor:0.00499143511642
v all v:0.00499143511642
is excitable by:0.00499143511642
and wies is:0.00499143511642
of tests needed:0.00499143511642
one from v:0.00499143511642
set for mies:0.00499143511642
input gate can:0.00499143511642
be forced at:0.00499143511642
forced at the:0.00499143511642
set size det:0.00499143511642
size det d:0.00499143511642
a test for:0.00470369832265
detected by a:0.0046801582923
gate g is:0.00457585896179
sets for ssl:0.00457585896179
design errors are:0.00457585896179
gate g that:0.00457585896179
be detected by:0.00455264117368
number of tests:0.00451262181073
output of g:0.00433270235409
test set size:0.00433270235409
the gates are:0.00433270235409
the coverage of:0.00431552043174
the input of:0.00428343988049
the circuit is:0.00425981897214
the detection of:0.00417355821738
the test set:0.00403533386551
to test for:0.00403012597556
can be forced:0.00402625393768
an and or:0.00391683624274
gate can be:0.00391683624274
test set t:0.00391683624274
test for an:0.00382430246656
at the input:0.00382343293995
gate design error:0.00374357633732
xor or xnor:0.00374357633732
fully excitable or:0.00374357633732
and v all:0.00374357633732
fully excitable gate:0.00374357633732
odd and v:0.00374357633732
p stuck at:0.00374357633732
design error detection:0.00374357633732
even even v:0.00374357633732
ssl fault in:0.00374357633732
gate count errors:0.00374357633732
injected ssl faults:0.00374357633732
sets v null:0.00374357633732
all v odd:0.00374357633732
gate g by:0.00374357633732
null v odd:0.00374357633732
nonempty c sets:0.00374357633732
detect all gses:0.00374357633732
the pattern 00:0.00374357633732
the error simulation:0.00374357633732
excitable or strong:0.00374357633732
design errors using:0.00374357633732
set generated for:0.00374357633732
ssl faults is:0.00374357633732
are fully excitable:0.00374357633732
ssl faults in:0.00374357633732
also a complete:0.00374357633732
v null and:0.00374357633732
is controllable by:0.00374357633732
for mies and:0.00374357633732
or strong partially:0.00374357633732
attachment module for:0.00374357633732
g is excitable:0.00374357633732
input gate g:0.00374357633732
primary output this:0.00374357633732
s output signal:0.00374357633732
input count errors:0.00374357633732
n input fully:0.00374357633732
ssl faults detects:0.00374357633732
even or even:0.00374357633732
input fully excitable:0.00374357633732
of migses and:0.00374357633732
count errors ices:0.00374357633732
three test vectors:0.00374357633732
mg g g:0.00374357633732
gate replacement module:0.00374357633732
null v all:0.00374357633732
coverage of design:0.00374357633732
or even even:0.00374357633732
the function of:0.00363721581379
an and gate:0.00355282903991
shown in table:0.00346402390646
design errors can:0.00343189422134
stuck line ssl:0.00343189422134
is uncontrollable by:0.00343189422134
for design errors:0.00343189422134
design verification via:0.00343189422134
inputs connected to:0.00343189422134
tests needed to:0.00343189422134
and automatic test:0.00343189422134
single stuck line:0.00343189422134
that the gates:0.00343189422134
via simulation and:0.00343189422134
test set generated:0.00343189422134
output this is:0.00343189422134
of the gate:0.00329105363419
then g is:0.00325665088616
using the generated:0.00324952676556
we represent an:0.00324952676556
needed to test:0.00324952676556
xor and xnor:0.00324952676556
simulation and automatic:0.00324952676556
input nand gate:0.00324952676556
g that has:0.00324952676556
gate s output:0.00324952676556
gate g in:0.00324952676556
number of inputs:0.00319321316679
the output of:0.00316543994715
the test vectors:0.00312010341103
100 0 100:0.00312010341103
not detected by:0.00312010341103
have to apply:0.00312010341103
test sets are:0.00312010341103
for stuck at:0.00301969045326
detected by the:0.00301232909933
of the net:0.00299038675275
john p hayes:0.00293762718206
a 2 input:0.00286822684992
is an and:0.00286822684992
of the circuit:0.00285562658699
g 2 is:0.00280809497538
other hand a:0.00275991984046
by a complete:0.00275504204827
of the and:0.00275504204827
automatic test pattern:0.00270757308644
cannot be detected:0.00270757308644
0 100 0:0.00266462177993
of an n:0.00260430001199
to verify a:0.00258931225905
to the pattern:0.00258931225905
a single input:0.00255589138329
the response of:0.00255589138329
test set is:0.00255589138329
testing theory and:0.00252476974723
g in a:0.00252476974723
of electronic testing:0.00252476974723
electronic testing theory:0.00252476974723
test pattern generation:0.00252476974723
testing for eies:0.00249571755821
gate can have:0.00249571755821
on a gate:0.00249571755821
the gate replacement:0.00249571755821
or nand then:0.00249571755821
count errors gces:0.00249571755821
of mies and:0.00249571755821
errors into ssl:0.00249571755821
attachment module a:0.00249571755821
missing gate design:0.00249571755821
the original netlist:0.00249571755821
modifier netlist test:0.00249571755821
a multiple input:0.00249571755821
a gi irredundant:0.00249571755821
multiple input gate:0.00249571755821
