
EXTI_ASS.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000021a4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000020  00800060  000021a4  00002238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000007  00800080  00800080  00002258  2**0
                  ALLOC
  3 .stab         00001bc0  00000000  00000000  00002258  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000ed5  00000000  00000000  00003e18  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00004ced  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00004e2d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00004f9d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00006be6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00007ad1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00008880  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  000089e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00008c6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000943b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 55 0f 	jmp	0x1eaa	; 0x1eaa <__vector_1>
       8:	0c 94 82 0f 	jmp	0x1f04	; 0x1f04 <__vector_2>
       c:	0c 94 af 0f 	jmp	0x1f5e	; 0x1f5e <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 ea       	ldi	r30, 0xA4	; 164
      68:	f1 e2       	ldi	r31, 0x21	; 33
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 38       	cpi	r26, 0x80	; 128
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 e8       	ldi	r26, 0x80	; 128
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a7 38       	cpi	r26, 0x87	; 135
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 29 10 	call	0x2052	; 0x2052 <main>
      8a:	0c 94 d0 10 	jmp	0x21a0	; 0x21a0 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 99 10 	jmp	0x2132	; 0x2132 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a7 e7       	ldi	r26, 0x77	; 119
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 b5 10 	jmp	0x216a	; 0x216a <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 a5 10 	jmp	0x214a	; 0x214a <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 c1 10 	jmp	0x2182	; 0x2182 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 a5 10 	jmp	0x214a	; 0x214a <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 c1 10 	jmp	0x2182	; 0x2182 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 99 10 	jmp	0x2132	; 0x2132 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	87 e7       	ldi	r24, 0x77	; 119
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 b5 10 	jmp	0x216a	; 0x216a <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 a5 10 	jmp	0x214a	; 0x214a <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 c1 10 	jmp	0x2182	; 0x2182 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 a5 10 	jmp	0x214a	; 0x214a <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 c1 10 	jmp	0x2182	; 0x2182 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 a5 10 	jmp	0x214a	; 0x214a <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 c1 10 	jmp	0x2182	; 0x2182 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 a9 10 	jmp	0x2152	; 0x2152 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 c5 10 	jmp	0x218a	; 0x218a <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <CLCD_voidSendData>:
#include "CLCD_config.h"
#include <util/delay.h>



static void CLCD_voidSendData(u8 copy_u8Data){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	2f 97       	sbiw	r28, 0x0f	; 15
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61
     b5a:	8f 87       	std	Y+15, r24	; 0x0f
    //RS    1
    DIO_voidSetPinValue(CTRL_PORT,RS,PIN_HIGH);
     b5c:	84 e0       	ldi	r24, 0x04	; 4
     b5e:	62 e0       	ldi	r22, 0x02	; 2
     b60:	41 e0       	ldi	r20, 0x01	; 1
     b62:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <DIO_voidSetPinValue>
    //RW    0
    DIO_voidSetPinValue(CTRL_PORT,RW,PIN_LOW);
     b66:	84 e0       	ldi	r24, 0x04	; 4
     b68:	61 e0       	ldi	r22, 0x01	; 1
     b6a:	40 e0       	ldi	r20, 0x00	; 0
     b6c:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <DIO_voidSetPinValue>
    //SET DATA ->DATA PORT
    DIO_voidSetPortValue(DATA_PORT,copy_u8Data);
     b70:	83 e0       	ldi	r24, 0x03	; 3
     b72:	6f 85       	ldd	r22, Y+15	; 0x0f
     b74:	0e 94 98 0b 	call	0x1730	; 0x1730 <DIO_voidSetPortValue>
    //E     PULSE
    DIO_voidSetPinValue(CTRL_PORT,ENA,PIN_HIGH);
     b78:	84 e0       	ldi	r24, 0x04	; 4
     b7a:	60 e0       	ldi	r22, 0x00	; 0
     b7c:	41 e0       	ldi	r20, 0x01	; 1
     b7e:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <DIO_voidSetPinValue>
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	90 e0       	ldi	r25, 0x00	; 0
     b86:	a0 e8       	ldi	r26, 0x80	; 128
     b88:	bf e3       	ldi	r27, 0x3F	; 63
     b8a:	8b 87       	std	Y+11, r24	; 0x0b
     b8c:	9c 87       	std	Y+12, r25	; 0x0c
     b8e:	ad 87       	std	Y+13, r26	; 0x0d
     b90:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     b92:	6b 85       	ldd	r22, Y+11	; 0x0b
     b94:	7c 85       	ldd	r23, Y+12	; 0x0c
     b96:	8d 85       	ldd	r24, Y+13	; 0x0d
     b98:	9e 85       	ldd	r25, Y+14	; 0x0e
     b9a:	20 e0       	ldi	r18, 0x00	; 0
     b9c:	30 e0       	ldi	r19, 0x00	; 0
     b9e:	4a ef       	ldi	r20, 0xFA	; 250
     ba0:	54 e4       	ldi	r21, 0x44	; 68
     ba2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ba6:	dc 01       	movw	r26, r24
     ba8:	cb 01       	movw	r24, r22
     baa:	8f 83       	std	Y+7, r24	; 0x07
     bac:	98 87       	std	Y+8, r25	; 0x08
     bae:	a9 87       	std	Y+9, r26	; 0x09
     bb0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     bb2:	6f 81       	ldd	r22, Y+7	; 0x07
     bb4:	78 85       	ldd	r23, Y+8	; 0x08
     bb6:	89 85       	ldd	r24, Y+9	; 0x09
     bb8:	9a 85       	ldd	r25, Y+10	; 0x0a
     bba:	20 e0       	ldi	r18, 0x00	; 0
     bbc:	30 e0       	ldi	r19, 0x00	; 0
     bbe:	40 e8       	ldi	r20, 0x80	; 128
     bc0:	5f e3       	ldi	r21, 0x3F	; 63
     bc2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     bc6:	88 23       	and	r24, r24
     bc8:	2c f4       	brge	.+10     	; 0xbd4 <CLCD_voidSendData+0x8e>
		__ticks = 1;
     bca:	81 e0       	ldi	r24, 0x01	; 1
     bcc:	90 e0       	ldi	r25, 0x00	; 0
     bce:	9e 83       	std	Y+6, r25	; 0x06
     bd0:	8d 83       	std	Y+5, r24	; 0x05
     bd2:	3f c0       	rjmp	.+126    	; 0xc52 <CLCD_voidSendData+0x10c>
	else if (__tmp > 65535)
     bd4:	6f 81       	ldd	r22, Y+7	; 0x07
     bd6:	78 85       	ldd	r23, Y+8	; 0x08
     bd8:	89 85       	ldd	r24, Y+9	; 0x09
     bda:	9a 85       	ldd	r25, Y+10	; 0x0a
     bdc:	20 e0       	ldi	r18, 0x00	; 0
     bde:	3f ef       	ldi	r19, 0xFF	; 255
     be0:	4f e7       	ldi	r20, 0x7F	; 127
     be2:	57 e4       	ldi	r21, 0x47	; 71
     be4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     be8:	18 16       	cp	r1, r24
     bea:	4c f5       	brge	.+82     	; 0xc3e <CLCD_voidSendData+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     bec:	6b 85       	ldd	r22, Y+11	; 0x0b
     bee:	7c 85       	ldd	r23, Y+12	; 0x0c
     bf0:	8d 85       	ldd	r24, Y+13	; 0x0d
     bf2:	9e 85       	ldd	r25, Y+14	; 0x0e
     bf4:	20 e0       	ldi	r18, 0x00	; 0
     bf6:	30 e0       	ldi	r19, 0x00	; 0
     bf8:	40 e2       	ldi	r20, 0x20	; 32
     bfa:	51 e4       	ldi	r21, 0x41	; 65
     bfc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     c00:	dc 01       	movw	r26, r24
     c02:	cb 01       	movw	r24, r22
     c04:	bc 01       	movw	r22, r24
     c06:	cd 01       	movw	r24, r26
     c08:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c0c:	dc 01       	movw	r26, r24
     c0e:	cb 01       	movw	r24, r22
     c10:	9e 83       	std	Y+6, r25	; 0x06
     c12:	8d 83       	std	Y+5, r24	; 0x05
     c14:	0f c0       	rjmp	.+30     	; 0xc34 <CLCD_voidSendData+0xee>
     c16:	88 ec       	ldi	r24, 0xC8	; 200
     c18:	90 e0       	ldi	r25, 0x00	; 0
     c1a:	9c 83       	std	Y+4, r25	; 0x04
     c1c:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     c1e:	8b 81       	ldd	r24, Y+3	; 0x03
     c20:	9c 81       	ldd	r25, Y+4	; 0x04
     c22:	01 97       	sbiw	r24, 0x01	; 1
     c24:	f1 f7       	brne	.-4      	; 0xc22 <CLCD_voidSendData+0xdc>
     c26:	9c 83       	std	Y+4, r25	; 0x04
     c28:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     c2a:	8d 81       	ldd	r24, Y+5	; 0x05
     c2c:	9e 81       	ldd	r25, Y+6	; 0x06
     c2e:	01 97       	sbiw	r24, 0x01	; 1
     c30:	9e 83       	std	Y+6, r25	; 0x06
     c32:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     c34:	8d 81       	ldd	r24, Y+5	; 0x05
     c36:	9e 81       	ldd	r25, Y+6	; 0x06
     c38:	00 97       	sbiw	r24, 0x00	; 0
     c3a:	69 f7       	brne	.-38     	; 0xc16 <CLCD_voidSendData+0xd0>
     c3c:	14 c0       	rjmp	.+40     	; 0xc66 <CLCD_voidSendData+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     c3e:	6f 81       	ldd	r22, Y+7	; 0x07
     c40:	78 85       	ldd	r23, Y+8	; 0x08
     c42:	89 85       	ldd	r24, Y+9	; 0x09
     c44:	9a 85       	ldd	r25, Y+10	; 0x0a
     c46:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c4a:	dc 01       	movw	r26, r24
     c4c:	cb 01       	movw	r24, r22
     c4e:	9e 83       	std	Y+6, r25	; 0x06
     c50:	8d 83       	std	Y+5, r24	; 0x05
     c52:	8d 81       	ldd	r24, Y+5	; 0x05
     c54:	9e 81       	ldd	r25, Y+6	; 0x06
     c56:	9a 83       	std	Y+2, r25	; 0x02
     c58:	89 83       	std	Y+1, r24	; 0x01
     c5a:	89 81       	ldd	r24, Y+1	; 0x01
     c5c:	9a 81       	ldd	r25, Y+2	; 0x02
     c5e:	01 97       	sbiw	r24, 0x01	; 1
     c60:	f1 f7       	brne	.-4      	; 0xc5e <CLCD_voidSendData+0x118>
     c62:	9a 83       	std	Y+2, r25	; 0x02
     c64:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(1);
    DIO_voidSetPinValue(CTRL_PORT,ENA,PIN_LOW);
     c66:	84 e0       	ldi	r24, 0x04	; 4
     c68:	60 e0       	ldi	r22, 0x00	; 0
     c6a:	40 e0       	ldi	r20, 0x00	; 0
     c6c:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <DIO_voidSetPinValue>
}
     c70:	2f 96       	adiw	r28, 0x0f	; 15
     c72:	0f b6       	in	r0, 0x3f	; 63
     c74:	f8 94       	cli
     c76:	de bf       	out	0x3e, r29	; 62
     c78:	0f be       	out	0x3f, r0	; 63
     c7a:	cd bf       	out	0x3d, r28	; 61
     c7c:	cf 91       	pop	r28
     c7e:	df 91       	pop	r29
     c80:	08 95       	ret

00000c82 <CLCD_voidSendCommand>:
static void CLCD_voidSendCommand(u8 copy_u8Command){
     c82:	df 93       	push	r29
     c84:	cf 93       	push	r28
     c86:	cd b7       	in	r28, 0x3d	; 61
     c88:	de b7       	in	r29, 0x3e	; 62
     c8a:	2f 97       	sbiw	r28, 0x0f	; 15
     c8c:	0f b6       	in	r0, 0x3f	; 63
     c8e:	f8 94       	cli
     c90:	de bf       	out	0x3e, r29	; 62
     c92:	0f be       	out	0x3f, r0	; 63
     c94:	cd bf       	out	0x3d, r28	; 61
     c96:	8f 87       	std	Y+15, r24	; 0x0f
    //RS    0
    DIO_voidSetPinValue(CTRL_PORT,RS,PIN_LOW);
     c98:	84 e0       	ldi	r24, 0x04	; 4
     c9a:	62 e0       	ldi	r22, 0x02	; 2
     c9c:	40 e0       	ldi	r20, 0x00	; 0
     c9e:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <DIO_voidSetPinValue>
    //RW    0
    DIO_voidSetPinValue(CTRL_PORT,RW,PIN_LOW);
     ca2:	84 e0       	ldi	r24, 0x04	; 4
     ca4:	61 e0       	ldi	r22, 0x01	; 1
     ca6:	40 e0       	ldi	r20, 0x00	; 0
     ca8:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <DIO_voidSetPinValue>
    //SET DATA ->DATA PORT
    DIO_voidSetPortValue(DATA_PORT,copy_u8Command);
     cac:	83 e0       	ldi	r24, 0x03	; 3
     cae:	6f 85       	ldd	r22, Y+15	; 0x0f
     cb0:	0e 94 98 0b 	call	0x1730	; 0x1730 <DIO_voidSetPortValue>
    //E     PULSE
    DIO_voidSetPinValue(CTRL_PORT,ENA,PIN_HIGH);
     cb4:	84 e0       	ldi	r24, 0x04	; 4
     cb6:	60 e0       	ldi	r22, 0x00	; 0
     cb8:	41 e0       	ldi	r20, 0x01	; 1
     cba:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <DIO_voidSetPinValue>
     cbe:	80 e0       	ldi	r24, 0x00	; 0
     cc0:	90 e0       	ldi	r25, 0x00	; 0
     cc2:	a0 e8       	ldi	r26, 0x80	; 128
     cc4:	bf e3       	ldi	r27, 0x3F	; 63
     cc6:	8b 87       	std	Y+11, r24	; 0x0b
     cc8:	9c 87       	std	Y+12, r25	; 0x0c
     cca:	ad 87       	std	Y+13, r26	; 0x0d
     ccc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     cce:	6b 85       	ldd	r22, Y+11	; 0x0b
     cd0:	7c 85       	ldd	r23, Y+12	; 0x0c
     cd2:	8d 85       	ldd	r24, Y+13	; 0x0d
     cd4:	9e 85       	ldd	r25, Y+14	; 0x0e
     cd6:	20 e0       	ldi	r18, 0x00	; 0
     cd8:	30 e0       	ldi	r19, 0x00	; 0
     cda:	4a ef       	ldi	r20, 0xFA	; 250
     cdc:	54 e4       	ldi	r21, 0x44	; 68
     cde:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ce2:	dc 01       	movw	r26, r24
     ce4:	cb 01       	movw	r24, r22
     ce6:	8f 83       	std	Y+7, r24	; 0x07
     ce8:	98 87       	std	Y+8, r25	; 0x08
     cea:	a9 87       	std	Y+9, r26	; 0x09
     cec:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     cee:	6f 81       	ldd	r22, Y+7	; 0x07
     cf0:	78 85       	ldd	r23, Y+8	; 0x08
     cf2:	89 85       	ldd	r24, Y+9	; 0x09
     cf4:	9a 85       	ldd	r25, Y+10	; 0x0a
     cf6:	20 e0       	ldi	r18, 0x00	; 0
     cf8:	30 e0       	ldi	r19, 0x00	; 0
     cfa:	40 e8       	ldi	r20, 0x80	; 128
     cfc:	5f e3       	ldi	r21, 0x3F	; 63
     cfe:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     d02:	88 23       	and	r24, r24
     d04:	2c f4       	brge	.+10     	; 0xd10 <CLCD_voidSendCommand+0x8e>
		__ticks = 1;
     d06:	81 e0       	ldi	r24, 0x01	; 1
     d08:	90 e0       	ldi	r25, 0x00	; 0
     d0a:	9e 83       	std	Y+6, r25	; 0x06
     d0c:	8d 83       	std	Y+5, r24	; 0x05
     d0e:	3f c0       	rjmp	.+126    	; 0xd8e <CLCD_voidSendCommand+0x10c>
	else if (__tmp > 65535)
     d10:	6f 81       	ldd	r22, Y+7	; 0x07
     d12:	78 85       	ldd	r23, Y+8	; 0x08
     d14:	89 85       	ldd	r24, Y+9	; 0x09
     d16:	9a 85       	ldd	r25, Y+10	; 0x0a
     d18:	20 e0       	ldi	r18, 0x00	; 0
     d1a:	3f ef       	ldi	r19, 0xFF	; 255
     d1c:	4f e7       	ldi	r20, 0x7F	; 127
     d1e:	57 e4       	ldi	r21, 0x47	; 71
     d20:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     d24:	18 16       	cp	r1, r24
     d26:	4c f5       	brge	.+82     	; 0xd7a <CLCD_voidSendCommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     d28:	6b 85       	ldd	r22, Y+11	; 0x0b
     d2a:	7c 85       	ldd	r23, Y+12	; 0x0c
     d2c:	8d 85       	ldd	r24, Y+13	; 0x0d
     d2e:	9e 85       	ldd	r25, Y+14	; 0x0e
     d30:	20 e0       	ldi	r18, 0x00	; 0
     d32:	30 e0       	ldi	r19, 0x00	; 0
     d34:	40 e2       	ldi	r20, 0x20	; 32
     d36:	51 e4       	ldi	r21, 0x41	; 65
     d38:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d3c:	dc 01       	movw	r26, r24
     d3e:	cb 01       	movw	r24, r22
     d40:	bc 01       	movw	r22, r24
     d42:	cd 01       	movw	r24, r26
     d44:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d48:	dc 01       	movw	r26, r24
     d4a:	cb 01       	movw	r24, r22
     d4c:	9e 83       	std	Y+6, r25	; 0x06
     d4e:	8d 83       	std	Y+5, r24	; 0x05
     d50:	0f c0       	rjmp	.+30     	; 0xd70 <CLCD_voidSendCommand+0xee>
     d52:	88 ec       	ldi	r24, 0xC8	; 200
     d54:	90 e0       	ldi	r25, 0x00	; 0
     d56:	9c 83       	std	Y+4, r25	; 0x04
     d58:	8b 83       	std	Y+3, r24	; 0x03
     d5a:	8b 81       	ldd	r24, Y+3	; 0x03
     d5c:	9c 81       	ldd	r25, Y+4	; 0x04
     d5e:	01 97       	sbiw	r24, 0x01	; 1
     d60:	f1 f7       	brne	.-4      	; 0xd5e <CLCD_voidSendCommand+0xdc>
     d62:	9c 83       	std	Y+4, r25	; 0x04
     d64:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d66:	8d 81       	ldd	r24, Y+5	; 0x05
     d68:	9e 81       	ldd	r25, Y+6	; 0x06
     d6a:	01 97       	sbiw	r24, 0x01	; 1
     d6c:	9e 83       	std	Y+6, r25	; 0x06
     d6e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d70:	8d 81       	ldd	r24, Y+5	; 0x05
     d72:	9e 81       	ldd	r25, Y+6	; 0x06
     d74:	00 97       	sbiw	r24, 0x00	; 0
     d76:	69 f7       	brne	.-38     	; 0xd52 <CLCD_voidSendCommand+0xd0>
     d78:	14 c0       	rjmp	.+40     	; 0xda2 <CLCD_voidSendCommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d7a:	6f 81       	ldd	r22, Y+7	; 0x07
     d7c:	78 85       	ldd	r23, Y+8	; 0x08
     d7e:	89 85       	ldd	r24, Y+9	; 0x09
     d80:	9a 85       	ldd	r25, Y+10	; 0x0a
     d82:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d86:	dc 01       	movw	r26, r24
     d88:	cb 01       	movw	r24, r22
     d8a:	9e 83       	std	Y+6, r25	; 0x06
     d8c:	8d 83       	std	Y+5, r24	; 0x05
     d8e:	8d 81       	ldd	r24, Y+5	; 0x05
     d90:	9e 81       	ldd	r25, Y+6	; 0x06
     d92:	9a 83       	std	Y+2, r25	; 0x02
     d94:	89 83       	std	Y+1, r24	; 0x01
     d96:	89 81       	ldd	r24, Y+1	; 0x01
     d98:	9a 81       	ldd	r25, Y+2	; 0x02
     d9a:	01 97       	sbiw	r24, 0x01	; 1
     d9c:	f1 f7       	brne	.-4      	; 0xd9a <CLCD_voidSendCommand+0x118>
     d9e:	9a 83       	std	Y+2, r25	; 0x02
     da0:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(1);
    DIO_voidSetPinValue(CTRL_PORT,ENA,PIN_LOW);
     da2:	84 e0       	ldi	r24, 0x04	; 4
     da4:	60 e0       	ldi	r22, 0x00	; 0
     da6:	40 e0       	ldi	r20, 0x00	; 0
     da8:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <DIO_voidSetPinValue>

}
     dac:	2f 96       	adiw	r28, 0x0f	; 15
     dae:	0f b6       	in	r0, 0x3f	; 63
     db0:	f8 94       	cli
     db2:	de bf       	out	0x3e, r29	; 62
     db4:	0f be       	out	0x3f, r0	; 63
     db6:	cd bf       	out	0x3d, r28	; 61
     db8:	cf 91       	pop	r28
     dba:	df 91       	pop	r29
     dbc:	08 95       	ret

00000dbe <CLCD_voidInit>:
void CLCD_voidInit(void){
     dbe:	df 93       	push	r29
     dc0:	cf 93       	push	r28
     dc2:	cd b7       	in	r28, 0x3d	; 61
     dc4:	de b7       	in	r29, 0x3e	; 62
     dc6:	e8 97       	sbiw	r28, 0x38	; 56
     dc8:	0f b6       	in	r0, 0x3f	; 63
     dca:	f8 94       	cli
     dcc:	de bf       	out	0x3e, r29	; 62
     dce:	0f be       	out	0x3f, r0	; 63
     dd0:	cd bf       	out	0x3d, r28	; 61
    DIO_voidSetPortDirection(DATA_PORT,PORT_OUT);
     dd2:	83 e0       	ldi	r24, 0x03	; 3
     dd4:	6f ef       	ldi	r22, 0xFF	; 255
     dd6:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <DIO_voidSetPortDirection>
	DIO_voidSetPinDirection(CTRL_PORT,ENA,PIN_OUT);
     dda:	84 e0       	ldi	r24, 0x04	; 4
     ddc:	60 e0       	ldi	r22, 0x00	; 0
     dde:	41 e0       	ldi	r20, 0x01	; 1
     de0:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(CTRL_PORT,RW,PIN_OUT);
     de4:	84 e0       	ldi	r24, 0x04	; 4
     de6:	61 e0       	ldi	r22, 0x01	; 1
     de8:	41 e0       	ldi	r20, 0x01	; 1
     dea:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(CTRL_PORT,RS,PIN_OUT);
     dee:	84 e0       	ldi	r24, 0x04	; 4
     df0:	62 e0       	ldi	r22, 0x02	; 2
     df2:	41 e0       	ldi	r20, 0x01	; 1
     df4:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_voidSetPinDirection>
     df8:	80 e0       	ldi	r24, 0x00	; 0
     dfa:	90 e0       	ldi	r25, 0x00	; 0
     dfc:	a0 e8       	ldi	r26, 0x80	; 128
     dfe:	bf e3       	ldi	r27, 0x3F	; 63
     e00:	8d ab       	std	Y+53, r24	; 0x35
     e02:	9e ab       	std	Y+54, r25	; 0x36
     e04:	af ab       	std	Y+55, r26	; 0x37
     e06:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e08:	6d a9       	ldd	r22, Y+53	; 0x35
     e0a:	7e a9       	ldd	r23, Y+54	; 0x36
     e0c:	8f a9       	ldd	r24, Y+55	; 0x37
     e0e:	98 ad       	ldd	r25, Y+56	; 0x38
     e10:	20 e0       	ldi	r18, 0x00	; 0
     e12:	30 e0       	ldi	r19, 0x00	; 0
     e14:	4a ef       	ldi	r20, 0xFA	; 250
     e16:	54 e4       	ldi	r21, 0x44	; 68
     e18:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e1c:	dc 01       	movw	r26, r24
     e1e:	cb 01       	movw	r24, r22
     e20:	89 ab       	std	Y+49, r24	; 0x31
     e22:	9a ab       	std	Y+50, r25	; 0x32
     e24:	ab ab       	std	Y+51, r26	; 0x33
     e26:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
     e28:	69 a9       	ldd	r22, Y+49	; 0x31
     e2a:	7a a9       	ldd	r23, Y+50	; 0x32
     e2c:	8b a9       	ldd	r24, Y+51	; 0x33
     e2e:	9c a9       	ldd	r25, Y+52	; 0x34
     e30:	20 e0       	ldi	r18, 0x00	; 0
     e32:	30 e0       	ldi	r19, 0x00	; 0
     e34:	40 e8       	ldi	r20, 0x80	; 128
     e36:	5f e3       	ldi	r21, 0x3F	; 63
     e38:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     e3c:	88 23       	and	r24, r24
     e3e:	2c f4       	brge	.+10     	; 0xe4a <CLCD_voidInit+0x8c>
		__ticks = 1;
     e40:	81 e0       	ldi	r24, 0x01	; 1
     e42:	90 e0       	ldi	r25, 0x00	; 0
     e44:	98 ab       	std	Y+48, r25	; 0x30
     e46:	8f a7       	std	Y+47, r24	; 0x2f
     e48:	3f c0       	rjmp	.+126    	; 0xec8 <CLCD_voidInit+0x10a>
	else if (__tmp > 65535)
     e4a:	69 a9       	ldd	r22, Y+49	; 0x31
     e4c:	7a a9       	ldd	r23, Y+50	; 0x32
     e4e:	8b a9       	ldd	r24, Y+51	; 0x33
     e50:	9c a9       	ldd	r25, Y+52	; 0x34
     e52:	20 e0       	ldi	r18, 0x00	; 0
     e54:	3f ef       	ldi	r19, 0xFF	; 255
     e56:	4f e7       	ldi	r20, 0x7F	; 127
     e58:	57 e4       	ldi	r21, 0x47	; 71
     e5a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     e5e:	18 16       	cp	r1, r24
     e60:	4c f5       	brge	.+82     	; 0xeb4 <CLCD_voidInit+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e62:	6d a9       	ldd	r22, Y+53	; 0x35
     e64:	7e a9       	ldd	r23, Y+54	; 0x36
     e66:	8f a9       	ldd	r24, Y+55	; 0x37
     e68:	98 ad       	ldd	r25, Y+56	; 0x38
     e6a:	20 e0       	ldi	r18, 0x00	; 0
     e6c:	30 e0       	ldi	r19, 0x00	; 0
     e6e:	40 e2       	ldi	r20, 0x20	; 32
     e70:	51 e4       	ldi	r21, 0x41	; 65
     e72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e76:	dc 01       	movw	r26, r24
     e78:	cb 01       	movw	r24, r22
     e7a:	bc 01       	movw	r22, r24
     e7c:	cd 01       	movw	r24, r26
     e7e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e82:	dc 01       	movw	r26, r24
     e84:	cb 01       	movw	r24, r22
     e86:	98 ab       	std	Y+48, r25	; 0x30
     e88:	8f a7       	std	Y+47, r24	; 0x2f
     e8a:	0f c0       	rjmp	.+30     	; 0xeaa <CLCD_voidInit+0xec>
     e8c:	88 ec       	ldi	r24, 0xC8	; 200
     e8e:	90 e0       	ldi	r25, 0x00	; 0
     e90:	9e a7       	std	Y+46, r25	; 0x2e
     e92:	8d a7       	std	Y+45, r24	; 0x2d
     e94:	8d a5       	ldd	r24, Y+45	; 0x2d
     e96:	9e a5       	ldd	r25, Y+46	; 0x2e
     e98:	01 97       	sbiw	r24, 0x01	; 1
     e9a:	f1 f7       	brne	.-4      	; 0xe98 <CLCD_voidInit+0xda>
     e9c:	9e a7       	std	Y+46, r25	; 0x2e
     e9e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     ea0:	8f a5       	ldd	r24, Y+47	; 0x2f
     ea2:	98 a9       	ldd	r25, Y+48	; 0x30
     ea4:	01 97       	sbiw	r24, 0x01	; 1
     ea6:	98 ab       	std	Y+48, r25	; 0x30
     ea8:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     eaa:	8f a5       	ldd	r24, Y+47	; 0x2f
     eac:	98 a9       	ldd	r25, Y+48	; 0x30
     eae:	00 97       	sbiw	r24, 0x00	; 0
     eb0:	69 f7       	brne	.-38     	; 0xe8c <CLCD_voidInit+0xce>
     eb2:	14 c0       	rjmp	.+40     	; 0xedc <CLCD_voidInit+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     eb4:	69 a9       	ldd	r22, Y+49	; 0x31
     eb6:	7a a9       	ldd	r23, Y+50	; 0x32
     eb8:	8b a9       	ldd	r24, Y+51	; 0x33
     eba:	9c a9       	ldd	r25, Y+52	; 0x34
     ebc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ec0:	dc 01       	movw	r26, r24
     ec2:	cb 01       	movw	r24, r22
     ec4:	98 ab       	std	Y+48, r25	; 0x30
     ec6:	8f a7       	std	Y+47, r24	; 0x2f
     ec8:	8f a5       	ldd	r24, Y+47	; 0x2f
     eca:	98 a9       	ldd	r25, Y+48	; 0x30
     ecc:	9c a7       	std	Y+44, r25	; 0x2c
     ece:	8b a7       	std	Y+43, r24	; 0x2b
     ed0:	8b a5       	ldd	r24, Y+43	; 0x2b
     ed2:	9c a5       	ldd	r25, Y+44	; 0x2c
     ed4:	01 97       	sbiw	r24, 0x01	; 1
     ed6:	f1 f7       	brne	.-4      	; 0xed4 <CLCD_voidInit+0x116>
     ed8:	9c a7       	std	Y+44, r25	; 0x2c
     eda:	8b a7       	std	Y+43, r24	; 0x2b
    _delay_ms(1);
    CLCD_voidSendCommand(0b00111000);
     edc:	88 e3       	ldi	r24, 0x38	; 56
     ede:	0e 94 41 06 	call	0xc82	; 0xc82 <CLCD_voidSendCommand>
     ee2:	80 e0       	ldi	r24, 0x00	; 0
     ee4:	90 e0       	ldi	r25, 0x00	; 0
     ee6:	a0 e8       	ldi	r26, 0x80	; 128
     ee8:	bf e3       	ldi	r27, 0x3F	; 63
     eea:	8f a3       	std	Y+39, r24	; 0x27
     eec:	98 a7       	std	Y+40, r25	; 0x28
     eee:	a9 a7       	std	Y+41, r26	; 0x29
     ef0:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     ef2:	6f a1       	ldd	r22, Y+39	; 0x27
     ef4:	78 a5       	ldd	r23, Y+40	; 0x28
     ef6:	89 a5       	ldd	r24, Y+41	; 0x29
     ef8:	9a a5       	ldd	r25, Y+42	; 0x2a
     efa:	20 e0       	ldi	r18, 0x00	; 0
     efc:	30 e0       	ldi	r19, 0x00	; 0
     efe:	4a ef       	ldi	r20, 0xFA	; 250
     f00:	54 e4       	ldi	r21, 0x44	; 68
     f02:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f06:	dc 01       	movw	r26, r24
     f08:	cb 01       	movw	r24, r22
     f0a:	8b a3       	std	Y+35, r24	; 0x23
     f0c:	9c a3       	std	Y+36, r25	; 0x24
     f0e:	ad a3       	std	Y+37, r26	; 0x25
     f10:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     f12:	6b a1       	ldd	r22, Y+35	; 0x23
     f14:	7c a1       	ldd	r23, Y+36	; 0x24
     f16:	8d a1       	ldd	r24, Y+37	; 0x25
     f18:	9e a1       	ldd	r25, Y+38	; 0x26
     f1a:	20 e0       	ldi	r18, 0x00	; 0
     f1c:	30 e0       	ldi	r19, 0x00	; 0
     f1e:	40 e8       	ldi	r20, 0x80	; 128
     f20:	5f e3       	ldi	r21, 0x3F	; 63
     f22:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f26:	88 23       	and	r24, r24
     f28:	2c f4       	brge	.+10     	; 0xf34 <CLCD_voidInit+0x176>
		__ticks = 1;
     f2a:	81 e0       	ldi	r24, 0x01	; 1
     f2c:	90 e0       	ldi	r25, 0x00	; 0
     f2e:	9a a3       	std	Y+34, r25	; 0x22
     f30:	89 a3       	std	Y+33, r24	; 0x21
     f32:	3f c0       	rjmp	.+126    	; 0xfb2 <CLCD_voidInit+0x1f4>
	else if (__tmp > 65535)
     f34:	6b a1       	ldd	r22, Y+35	; 0x23
     f36:	7c a1       	ldd	r23, Y+36	; 0x24
     f38:	8d a1       	ldd	r24, Y+37	; 0x25
     f3a:	9e a1       	ldd	r25, Y+38	; 0x26
     f3c:	20 e0       	ldi	r18, 0x00	; 0
     f3e:	3f ef       	ldi	r19, 0xFF	; 255
     f40:	4f e7       	ldi	r20, 0x7F	; 127
     f42:	57 e4       	ldi	r21, 0x47	; 71
     f44:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     f48:	18 16       	cp	r1, r24
     f4a:	4c f5       	brge	.+82     	; 0xf9e <CLCD_voidInit+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f4c:	6f a1       	ldd	r22, Y+39	; 0x27
     f4e:	78 a5       	ldd	r23, Y+40	; 0x28
     f50:	89 a5       	ldd	r24, Y+41	; 0x29
     f52:	9a a5       	ldd	r25, Y+42	; 0x2a
     f54:	20 e0       	ldi	r18, 0x00	; 0
     f56:	30 e0       	ldi	r19, 0x00	; 0
     f58:	40 e2       	ldi	r20, 0x20	; 32
     f5a:	51 e4       	ldi	r21, 0x41	; 65
     f5c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f60:	dc 01       	movw	r26, r24
     f62:	cb 01       	movw	r24, r22
     f64:	bc 01       	movw	r22, r24
     f66:	cd 01       	movw	r24, r26
     f68:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f6c:	dc 01       	movw	r26, r24
     f6e:	cb 01       	movw	r24, r22
     f70:	9a a3       	std	Y+34, r25	; 0x22
     f72:	89 a3       	std	Y+33, r24	; 0x21
     f74:	0f c0       	rjmp	.+30     	; 0xf94 <CLCD_voidInit+0x1d6>
     f76:	88 ec       	ldi	r24, 0xC8	; 200
     f78:	90 e0       	ldi	r25, 0x00	; 0
     f7a:	98 a3       	std	Y+32, r25	; 0x20
     f7c:	8f 8f       	std	Y+31, r24	; 0x1f
     f7e:	8f 8d       	ldd	r24, Y+31	; 0x1f
     f80:	98 a1       	ldd	r25, Y+32	; 0x20
     f82:	01 97       	sbiw	r24, 0x01	; 1
     f84:	f1 f7       	brne	.-4      	; 0xf82 <CLCD_voidInit+0x1c4>
     f86:	98 a3       	std	Y+32, r25	; 0x20
     f88:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f8a:	89 a1       	ldd	r24, Y+33	; 0x21
     f8c:	9a a1       	ldd	r25, Y+34	; 0x22
     f8e:	01 97       	sbiw	r24, 0x01	; 1
     f90:	9a a3       	std	Y+34, r25	; 0x22
     f92:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f94:	89 a1       	ldd	r24, Y+33	; 0x21
     f96:	9a a1       	ldd	r25, Y+34	; 0x22
     f98:	00 97       	sbiw	r24, 0x00	; 0
     f9a:	69 f7       	brne	.-38     	; 0xf76 <CLCD_voidInit+0x1b8>
     f9c:	14 c0       	rjmp	.+40     	; 0xfc6 <CLCD_voidInit+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f9e:	6b a1       	ldd	r22, Y+35	; 0x23
     fa0:	7c a1       	ldd	r23, Y+36	; 0x24
     fa2:	8d a1       	ldd	r24, Y+37	; 0x25
     fa4:	9e a1       	ldd	r25, Y+38	; 0x26
     fa6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     faa:	dc 01       	movw	r26, r24
     fac:	cb 01       	movw	r24, r22
     fae:	9a a3       	std	Y+34, r25	; 0x22
     fb0:	89 a3       	std	Y+33, r24	; 0x21
     fb2:	89 a1       	ldd	r24, Y+33	; 0x21
     fb4:	9a a1       	ldd	r25, Y+34	; 0x22
     fb6:	9e 8f       	std	Y+30, r25	; 0x1e
     fb8:	8d 8f       	std	Y+29, r24	; 0x1d
     fba:	8d 8d       	ldd	r24, Y+29	; 0x1d
     fbc:	9e 8d       	ldd	r25, Y+30	; 0x1e
     fbe:	01 97       	sbiw	r24, 0x01	; 1
     fc0:	f1 f7       	brne	.-4      	; 0xfbe <CLCD_voidInit+0x200>
     fc2:	9e 8f       	std	Y+30, r25	; 0x1e
     fc4:	8d 8f       	std	Y+29, r24	; 0x1d
    _delay_ms(1);
    CLCD_voidSendCommand(0b00001100);
     fc6:	8c e0       	ldi	r24, 0x0C	; 12
     fc8:	0e 94 41 06 	call	0xc82	; 0xc82 <CLCD_voidSendCommand>
     fcc:	80 e0       	ldi	r24, 0x00	; 0
     fce:	90 e0       	ldi	r25, 0x00	; 0
     fd0:	a0 e8       	ldi	r26, 0x80	; 128
     fd2:	bf e3       	ldi	r27, 0x3F	; 63
     fd4:	89 8f       	std	Y+25, r24	; 0x19
     fd6:	9a 8f       	std	Y+26, r25	; 0x1a
     fd8:	ab 8f       	std	Y+27, r26	; 0x1b
     fda:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     fdc:	69 8d       	ldd	r22, Y+25	; 0x19
     fde:	7a 8d       	ldd	r23, Y+26	; 0x1a
     fe0:	8b 8d       	ldd	r24, Y+27	; 0x1b
     fe2:	9c 8d       	ldd	r25, Y+28	; 0x1c
     fe4:	20 e0       	ldi	r18, 0x00	; 0
     fe6:	30 e0       	ldi	r19, 0x00	; 0
     fe8:	4a ef       	ldi	r20, 0xFA	; 250
     fea:	54 e4       	ldi	r21, 0x44	; 68
     fec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ff0:	dc 01       	movw	r26, r24
     ff2:	cb 01       	movw	r24, r22
     ff4:	8d 8b       	std	Y+21, r24	; 0x15
     ff6:	9e 8b       	std	Y+22, r25	; 0x16
     ff8:	af 8b       	std	Y+23, r26	; 0x17
     ffa:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     ffc:	6d 89       	ldd	r22, Y+21	; 0x15
     ffe:	7e 89       	ldd	r23, Y+22	; 0x16
    1000:	8f 89       	ldd	r24, Y+23	; 0x17
    1002:	98 8d       	ldd	r25, Y+24	; 0x18
    1004:	20 e0       	ldi	r18, 0x00	; 0
    1006:	30 e0       	ldi	r19, 0x00	; 0
    1008:	40 e8       	ldi	r20, 0x80	; 128
    100a:	5f e3       	ldi	r21, 0x3F	; 63
    100c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1010:	88 23       	and	r24, r24
    1012:	2c f4       	brge	.+10     	; 0x101e <CLCD_voidInit+0x260>
		__ticks = 1;
    1014:	81 e0       	ldi	r24, 0x01	; 1
    1016:	90 e0       	ldi	r25, 0x00	; 0
    1018:	9c 8b       	std	Y+20, r25	; 0x14
    101a:	8b 8b       	std	Y+19, r24	; 0x13
    101c:	3f c0       	rjmp	.+126    	; 0x109c <CLCD_voidInit+0x2de>
	else if (__tmp > 65535)
    101e:	6d 89       	ldd	r22, Y+21	; 0x15
    1020:	7e 89       	ldd	r23, Y+22	; 0x16
    1022:	8f 89       	ldd	r24, Y+23	; 0x17
    1024:	98 8d       	ldd	r25, Y+24	; 0x18
    1026:	20 e0       	ldi	r18, 0x00	; 0
    1028:	3f ef       	ldi	r19, 0xFF	; 255
    102a:	4f e7       	ldi	r20, 0x7F	; 127
    102c:	57 e4       	ldi	r21, 0x47	; 71
    102e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1032:	18 16       	cp	r1, r24
    1034:	4c f5       	brge	.+82     	; 0x1088 <CLCD_voidInit+0x2ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1036:	69 8d       	ldd	r22, Y+25	; 0x19
    1038:	7a 8d       	ldd	r23, Y+26	; 0x1a
    103a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    103c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    103e:	20 e0       	ldi	r18, 0x00	; 0
    1040:	30 e0       	ldi	r19, 0x00	; 0
    1042:	40 e2       	ldi	r20, 0x20	; 32
    1044:	51 e4       	ldi	r21, 0x41	; 65
    1046:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    104a:	dc 01       	movw	r26, r24
    104c:	cb 01       	movw	r24, r22
    104e:	bc 01       	movw	r22, r24
    1050:	cd 01       	movw	r24, r26
    1052:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1056:	dc 01       	movw	r26, r24
    1058:	cb 01       	movw	r24, r22
    105a:	9c 8b       	std	Y+20, r25	; 0x14
    105c:	8b 8b       	std	Y+19, r24	; 0x13
    105e:	0f c0       	rjmp	.+30     	; 0x107e <CLCD_voidInit+0x2c0>
    1060:	88 ec       	ldi	r24, 0xC8	; 200
    1062:	90 e0       	ldi	r25, 0x00	; 0
    1064:	9a 8b       	std	Y+18, r25	; 0x12
    1066:	89 8b       	std	Y+17, r24	; 0x11
    1068:	89 89       	ldd	r24, Y+17	; 0x11
    106a:	9a 89       	ldd	r25, Y+18	; 0x12
    106c:	01 97       	sbiw	r24, 0x01	; 1
    106e:	f1 f7       	brne	.-4      	; 0x106c <CLCD_voidInit+0x2ae>
    1070:	9a 8b       	std	Y+18, r25	; 0x12
    1072:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1074:	8b 89       	ldd	r24, Y+19	; 0x13
    1076:	9c 89       	ldd	r25, Y+20	; 0x14
    1078:	01 97       	sbiw	r24, 0x01	; 1
    107a:	9c 8b       	std	Y+20, r25	; 0x14
    107c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    107e:	8b 89       	ldd	r24, Y+19	; 0x13
    1080:	9c 89       	ldd	r25, Y+20	; 0x14
    1082:	00 97       	sbiw	r24, 0x00	; 0
    1084:	69 f7       	brne	.-38     	; 0x1060 <CLCD_voidInit+0x2a2>
    1086:	14 c0       	rjmp	.+40     	; 0x10b0 <CLCD_voidInit+0x2f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1088:	6d 89       	ldd	r22, Y+21	; 0x15
    108a:	7e 89       	ldd	r23, Y+22	; 0x16
    108c:	8f 89       	ldd	r24, Y+23	; 0x17
    108e:	98 8d       	ldd	r25, Y+24	; 0x18
    1090:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1094:	dc 01       	movw	r26, r24
    1096:	cb 01       	movw	r24, r22
    1098:	9c 8b       	std	Y+20, r25	; 0x14
    109a:	8b 8b       	std	Y+19, r24	; 0x13
    109c:	8b 89       	ldd	r24, Y+19	; 0x13
    109e:	9c 89       	ldd	r25, Y+20	; 0x14
    10a0:	98 8b       	std	Y+16, r25	; 0x10
    10a2:	8f 87       	std	Y+15, r24	; 0x0f
    10a4:	8f 85       	ldd	r24, Y+15	; 0x0f
    10a6:	98 89       	ldd	r25, Y+16	; 0x10
    10a8:	01 97       	sbiw	r24, 0x01	; 1
    10aa:	f1 f7       	brne	.-4      	; 0x10a8 <CLCD_voidInit+0x2ea>
    10ac:	98 8b       	std	Y+16, r25	; 0x10
    10ae:	8f 87       	std	Y+15, r24	; 0x0f
    _delay_ms(1);
    CLCD_voidSendCommand(0b00000001);
    10b0:	81 e0       	ldi	r24, 0x01	; 1
    10b2:	0e 94 41 06 	call	0xc82	; 0xc82 <CLCD_voidSendCommand>
    10b6:	80 e0       	ldi	r24, 0x00	; 0
    10b8:	90 e0       	ldi	r25, 0x00	; 0
    10ba:	a0 e8       	ldi	r26, 0x80	; 128
    10bc:	bf e3       	ldi	r27, 0x3F	; 63
    10be:	8b 87       	std	Y+11, r24	; 0x0b
    10c0:	9c 87       	std	Y+12, r25	; 0x0c
    10c2:	ad 87       	std	Y+13, r26	; 0x0d
    10c4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    10c6:	6b 85       	ldd	r22, Y+11	; 0x0b
    10c8:	7c 85       	ldd	r23, Y+12	; 0x0c
    10ca:	8d 85       	ldd	r24, Y+13	; 0x0d
    10cc:	9e 85       	ldd	r25, Y+14	; 0x0e
    10ce:	20 e0       	ldi	r18, 0x00	; 0
    10d0:	30 e0       	ldi	r19, 0x00	; 0
    10d2:	4a ef       	ldi	r20, 0xFA	; 250
    10d4:	54 e4       	ldi	r21, 0x44	; 68
    10d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10da:	dc 01       	movw	r26, r24
    10dc:	cb 01       	movw	r24, r22
    10de:	8f 83       	std	Y+7, r24	; 0x07
    10e0:	98 87       	std	Y+8, r25	; 0x08
    10e2:	a9 87       	std	Y+9, r26	; 0x09
    10e4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    10e6:	6f 81       	ldd	r22, Y+7	; 0x07
    10e8:	78 85       	ldd	r23, Y+8	; 0x08
    10ea:	89 85       	ldd	r24, Y+9	; 0x09
    10ec:	9a 85       	ldd	r25, Y+10	; 0x0a
    10ee:	20 e0       	ldi	r18, 0x00	; 0
    10f0:	30 e0       	ldi	r19, 0x00	; 0
    10f2:	40 e8       	ldi	r20, 0x80	; 128
    10f4:	5f e3       	ldi	r21, 0x3F	; 63
    10f6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    10fa:	88 23       	and	r24, r24
    10fc:	2c f4       	brge	.+10     	; 0x1108 <CLCD_voidInit+0x34a>
		__ticks = 1;
    10fe:	81 e0       	ldi	r24, 0x01	; 1
    1100:	90 e0       	ldi	r25, 0x00	; 0
    1102:	9e 83       	std	Y+6, r25	; 0x06
    1104:	8d 83       	std	Y+5, r24	; 0x05
    1106:	3f c0       	rjmp	.+126    	; 0x1186 <CLCD_voidInit+0x3c8>
	else if (__tmp > 65535)
    1108:	6f 81       	ldd	r22, Y+7	; 0x07
    110a:	78 85       	ldd	r23, Y+8	; 0x08
    110c:	89 85       	ldd	r24, Y+9	; 0x09
    110e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1110:	20 e0       	ldi	r18, 0x00	; 0
    1112:	3f ef       	ldi	r19, 0xFF	; 255
    1114:	4f e7       	ldi	r20, 0x7F	; 127
    1116:	57 e4       	ldi	r21, 0x47	; 71
    1118:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    111c:	18 16       	cp	r1, r24
    111e:	4c f5       	brge	.+82     	; 0x1172 <CLCD_voidInit+0x3b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1120:	6b 85       	ldd	r22, Y+11	; 0x0b
    1122:	7c 85       	ldd	r23, Y+12	; 0x0c
    1124:	8d 85       	ldd	r24, Y+13	; 0x0d
    1126:	9e 85       	ldd	r25, Y+14	; 0x0e
    1128:	20 e0       	ldi	r18, 0x00	; 0
    112a:	30 e0       	ldi	r19, 0x00	; 0
    112c:	40 e2       	ldi	r20, 0x20	; 32
    112e:	51 e4       	ldi	r21, 0x41	; 65
    1130:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1134:	dc 01       	movw	r26, r24
    1136:	cb 01       	movw	r24, r22
    1138:	bc 01       	movw	r22, r24
    113a:	cd 01       	movw	r24, r26
    113c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1140:	dc 01       	movw	r26, r24
    1142:	cb 01       	movw	r24, r22
    1144:	9e 83       	std	Y+6, r25	; 0x06
    1146:	8d 83       	std	Y+5, r24	; 0x05
    1148:	0f c0       	rjmp	.+30     	; 0x1168 <CLCD_voidInit+0x3aa>
    114a:	88 ec       	ldi	r24, 0xC8	; 200
    114c:	90 e0       	ldi	r25, 0x00	; 0
    114e:	9c 83       	std	Y+4, r25	; 0x04
    1150:	8b 83       	std	Y+3, r24	; 0x03
    1152:	8b 81       	ldd	r24, Y+3	; 0x03
    1154:	9c 81       	ldd	r25, Y+4	; 0x04
    1156:	01 97       	sbiw	r24, 0x01	; 1
    1158:	f1 f7       	brne	.-4      	; 0x1156 <CLCD_voidInit+0x398>
    115a:	9c 83       	std	Y+4, r25	; 0x04
    115c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    115e:	8d 81       	ldd	r24, Y+5	; 0x05
    1160:	9e 81       	ldd	r25, Y+6	; 0x06
    1162:	01 97       	sbiw	r24, 0x01	; 1
    1164:	9e 83       	std	Y+6, r25	; 0x06
    1166:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1168:	8d 81       	ldd	r24, Y+5	; 0x05
    116a:	9e 81       	ldd	r25, Y+6	; 0x06
    116c:	00 97       	sbiw	r24, 0x00	; 0
    116e:	69 f7       	brne	.-38     	; 0x114a <CLCD_voidInit+0x38c>
    1170:	14 c0       	rjmp	.+40     	; 0x119a <CLCD_voidInit+0x3dc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1172:	6f 81       	ldd	r22, Y+7	; 0x07
    1174:	78 85       	ldd	r23, Y+8	; 0x08
    1176:	89 85       	ldd	r24, Y+9	; 0x09
    1178:	9a 85       	ldd	r25, Y+10	; 0x0a
    117a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    117e:	dc 01       	movw	r26, r24
    1180:	cb 01       	movw	r24, r22
    1182:	9e 83       	std	Y+6, r25	; 0x06
    1184:	8d 83       	std	Y+5, r24	; 0x05
    1186:	8d 81       	ldd	r24, Y+5	; 0x05
    1188:	9e 81       	ldd	r25, Y+6	; 0x06
    118a:	9a 83       	std	Y+2, r25	; 0x02
    118c:	89 83       	std	Y+1, r24	; 0x01
    118e:	89 81       	ldd	r24, Y+1	; 0x01
    1190:	9a 81       	ldd	r25, Y+2	; 0x02
    1192:	01 97       	sbiw	r24, 0x01	; 1
    1194:	f1 f7       	brne	.-4      	; 0x1192 <CLCD_voidInit+0x3d4>
    1196:	9a 83       	std	Y+2, r25	; 0x02
    1198:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(1);
}
    119a:	e8 96       	adiw	r28, 0x38	; 56
    119c:	0f b6       	in	r0, 0x3f	; 63
    119e:	f8 94       	cli
    11a0:	de bf       	out	0x3e, r29	; 62
    11a2:	0f be       	out	0x3f, r0	; 63
    11a4:	cd bf       	out	0x3d, r28	; 61
    11a6:	cf 91       	pop	r28
    11a8:	df 91       	pop	r29
    11aa:	08 95       	ret

000011ac <CLCD_voidSendString>:

void CLCD_voidSendString(u8 *copy_u8Data){
    11ac:	df 93       	push	r29
    11ae:	cf 93       	push	r28
    11b0:	00 d0       	rcall	.+0      	; 0x11b2 <CLCD_voidSendString+0x6>
    11b2:	0f 92       	push	r0
    11b4:	cd b7       	in	r28, 0x3d	; 61
    11b6:	de b7       	in	r29, 0x3e	; 62
    11b8:	9b 83       	std	Y+3, r25	; 0x03
    11ba:	8a 83       	std	Y+2, r24	; 0x02
	u8 LOCAL_u8CopyStr=0;
    11bc:	19 82       	std	Y+1, r1	; 0x01
    11be:	0e c0       	rjmp	.+28     	; 0x11dc <CLCD_voidSendString+0x30>
    while(copy_u8Data[LOCAL_u8CopyStr] != '\0'){
    	CLCD_voidSendData(copy_u8Data[LOCAL_u8CopyStr]);
    11c0:	89 81       	ldd	r24, Y+1	; 0x01
    11c2:	28 2f       	mov	r18, r24
    11c4:	30 e0       	ldi	r19, 0x00	; 0
    11c6:	8a 81       	ldd	r24, Y+2	; 0x02
    11c8:	9b 81       	ldd	r25, Y+3	; 0x03
    11ca:	fc 01       	movw	r30, r24
    11cc:	e2 0f       	add	r30, r18
    11ce:	f3 1f       	adc	r31, r19
    11d0:	80 81       	ld	r24, Z
    11d2:	0e 94 a3 05 	call	0xb46	; 0xb46 <CLCD_voidSendData>
    	LOCAL_u8CopyStr++;
    11d6:	89 81       	ldd	r24, Y+1	; 0x01
    11d8:	8f 5f       	subi	r24, 0xFF	; 255
    11da:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(1);
}

void CLCD_voidSendString(u8 *copy_u8Data){
	u8 LOCAL_u8CopyStr=0;
    while(copy_u8Data[LOCAL_u8CopyStr] != '\0'){
    11dc:	89 81       	ldd	r24, Y+1	; 0x01
    11de:	28 2f       	mov	r18, r24
    11e0:	30 e0       	ldi	r19, 0x00	; 0
    11e2:	8a 81       	ldd	r24, Y+2	; 0x02
    11e4:	9b 81       	ldd	r25, Y+3	; 0x03
    11e6:	fc 01       	movw	r30, r24
    11e8:	e2 0f       	add	r30, r18
    11ea:	f3 1f       	adc	r31, r19
    11ec:	80 81       	ld	r24, Z
    11ee:	88 23       	and	r24, r24
    11f0:	39 f7       	brne	.-50     	; 0x11c0 <CLCD_voidSendString+0x14>
    	CLCD_voidSendData(copy_u8Data[LOCAL_u8CopyStr]);
    	LOCAL_u8CopyStr++;

    }
}
    11f2:	0f 90       	pop	r0
    11f4:	0f 90       	pop	r0
    11f6:	0f 90       	pop	r0
    11f8:	cf 91       	pop	r28
    11fa:	df 91       	pop	r29
    11fc:	08 95       	ret

000011fe <CLCD_voidSetPosition>:

void CLCD_voidSetPosition(u8 Copy_u8HorizontalValue,u8 copy_u8AbsVerticalValue){
    11fe:	df 93       	push	r29
    1200:	cf 93       	push	r28
    1202:	00 d0       	rcall	.+0      	; 0x1204 <CLCD_voidSetPosition+0x6>
    1204:	00 d0       	rcall	.+0      	; 0x1206 <CLCD_voidSetPosition+0x8>
    1206:	0f 92       	push	r0
    1208:	cd b7       	in	r28, 0x3d	; 61
    120a:	de b7       	in	r29, 0x3e	; 62
    120c:	8a 83       	std	Y+2, r24	; 0x02
    120e:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8Position=0;
    1210:	19 82       	std	Y+1, r1	; 0x01
    switch (copy_u8AbsVerticalValue)
    1212:	8b 81       	ldd	r24, Y+3	; 0x03
    1214:	28 2f       	mov	r18, r24
    1216:	30 e0       	ldi	r19, 0x00	; 0
    1218:	3d 83       	std	Y+5, r19	; 0x05
    121a:	2c 83       	std	Y+4, r18	; 0x04
    121c:	8c 81       	ldd	r24, Y+4	; 0x04
    121e:	9d 81       	ldd	r25, Y+5	; 0x05
    1220:	00 97       	sbiw	r24, 0x00	; 0
    1222:	31 f0       	breq	.+12     	; 0x1230 <CLCD_voidSetPosition+0x32>
    1224:	2c 81       	ldd	r18, Y+4	; 0x04
    1226:	3d 81       	ldd	r19, Y+5	; 0x05
    1228:	21 30       	cpi	r18, 0x01	; 1
    122a:	31 05       	cpc	r19, r1
    122c:	21 f0       	breq	.+8      	; 0x1236 <CLCD_voidSetPosition+0x38>
    122e:	06 c0       	rjmp	.+12     	; 0x123c <CLCD_voidSetPosition+0x3e>
    {
    case 0:
        Local_u8Position=Copy_u8HorizontalValue;
    1230:	8a 81       	ldd	r24, Y+2	; 0x02
    1232:	89 83       	std	Y+1, r24	; 0x01
    1234:	03 c0       	rjmp	.+6      	; 0x123c <CLCD_voidSetPosition+0x3e>
        break;
    case 1:
        Local_u8Position=Copy_u8HorizontalValue+LINE_BASE1;
    1236:	8a 81       	ldd	r24, Y+2	; 0x02
    1238:	80 5c       	subi	r24, 0xC0	; 192
    123a:	89 83       	std	Y+1, r24	; 0x01
        break;
    }
        CLCD_voidSendCommand(Local_u8Position+DDRAM_MSB);
    123c:	89 81       	ldd	r24, Y+1	; 0x01
    123e:	80 58       	subi	r24, 0x80	; 128
    1240:	0e 94 41 06 	call	0xc82	; 0xc82 <CLCD_voidSendCommand>
}
    1244:	0f 90       	pop	r0
    1246:	0f 90       	pop	r0
    1248:	0f 90       	pop	r0
    124a:	0f 90       	pop	r0
    124c:	0f 90       	pop	r0
    124e:	cf 91       	pop	r28
    1250:	df 91       	pop	r29
    1252:	08 95       	ret

00001254 <CLCD_voidClearDisplay>:

void CLCD_voidClearDisplay(){
    1254:	df 93       	push	r29
    1256:	cf 93       	push	r28
    1258:	cd b7       	in	r28, 0x3d	; 61
    125a:	de b7       	in	r29, 0x3e	; 62
    CLCD_voidSendCommand(1);
    125c:	81 e0       	ldi	r24, 0x01	; 1
    125e:	0e 94 41 06 	call	0xc82	; 0xc82 <CLCD_voidSendCommand>
}
    1262:	cf 91       	pop	r28
    1264:	df 91       	pop	r29
    1266:	08 95       	ret

00001268 <CLCD_voidSendSpecialCharacter>:

void CLCD_voidSendSpecialCharacter(u8 Copy_u8BlockNum, u8 Copy_HorizontalValue,u8 copy_AbsVerticalValue,u8 *Pu8ArrayPattern){
    1268:	df 93       	push	r29
    126a:	cf 93       	push	r28
    126c:	cd b7       	in	r28, 0x3d	; 61
    126e:	de b7       	in	r29, 0x3e	; 62
    1270:	27 97       	sbiw	r28, 0x07	; 7
    1272:	0f b6       	in	r0, 0x3f	; 63
    1274:	f8 94       	cli
    1276:	de bf       	out	0x3e, r29	; 62
    1278:	0f be       	out	0x3f, r0	; 63
    127a:	cd bf       	out	0x3d, r28	; 61
    127c:	8b 83       	std	Y+3, r24	; 0x03
    127e:	6c 83       	std	Y+4, r22	; 0x04
    1280:	4d 83       	std	Y+5, r20	; 0x05
    1282:	3f 83       	std	Y+7, r19	; 0x07
    1284:	2e 83       	std	Y+6, r18	; 0x06
    u8 Local_u8AddressPosition=Copy_u8BlockNum*8;
    1286:	8b 81       	ldd	r24, Y+3	; 0x03
    1288:	88 2f       	mov	r24, r24
    128a:	90 e0       	ldi	r25, 0x00	; 0
    128c:	88 0f       	add	r24, r24
    128e:	99 1f       	adc	r25, r25
    1290:	88 0f       	add	r24, r24
    1292:	99 1f       	adc	r25, r25
    1294:	88 0f       	add	r24, r24
    1296:	99 1f       	adc	r25, r25
    1298:	8a 83       	std	Y+2, r24	; 0x02
    //go to CGRAM -->CMD SETT_GCRAM_ADD
    CLCD_voidSendCommand(Local_u8AddressPosition+CGRAM_MSB);
    129a:	8a 81       	ldd	r24, Y+2	; 0x02
    129c:	80 5c       	subi	r24, 0xC0	; 192
    129e:	0e 94 41 06 	call	0xc82	; 0xc82 <CLCD_voidSendCommand>
    //START DRAWING PATTERN
    for (u8 i = 0; i < 8; i++)
    12a2:	19 82       	std	Y+1, r1	; 0x01
    12a4:	0e c0       	rjmp	.+28     	; 0x12c2 <CLCD_voidSendSpecialCharacter+0x5a>
    {
        CLCD_voidSendData(Pu8ArrayPattern[i]);
    12a6:	89 81       	ldd	r24, Y+1	; 0x01
    12a8:	28 2f       	mov	r18, r24
    12aa:	30 e0       	ldi	r19, 0x00	; 0
    12ac:	8e 81       	ldd	r24, Y+6	; 0x06
    12ae:	9f 81       	ldd	r25, Y+7	; 0x07
    12b0:	fc 01       	movw	r30, r24
    12b2:	e2 0f       	add	r30, r18
    12b4:	f3 1f       	adc	r31, r19
    12b6:	80 81       	ld	r24, Z
    12b8:	0e 94 a3 05 	call	0xb46	; 0xb46 <CLCD_voidSendData>
void CLCD_voidSendSpecialCharacter(u8 Copy_u8BlockNum, u8 Copy_HorizontalValue,u8 copy_AbsVerticalValue,u8 *Pu8ArrayPattern){
    u8 Local_u8AddressPosition=Copy_u8BlockNum*8;
    //go to CGRAM -->CMD SETT_GCRAM_ADD
    CLCD_voidSendCommand(Local_u8AddressPosition+CGRAM_MSB);
    //START DRAWING PATTERN
    for (u8 i = 0; i < 8; i++)
    12bc:	89 81       	ldd	r24, Y+1	; 0x01
    12be:	8f 5f       	subi	r24, 0xFF	; 255
    12c0:	89 83       	std	Y+1, r24	; 0x01
    12c2:	89 81       	ldd	r24, Y+1	; 0x01
    12c4:	88 30       	cpi	r24, 0x08	; 8
    12c6:	78 f3       	brcs	.-34     	; 0x12a6 <CLCD_voidSendSpecialCharacter+0x3e>
    {
        CLCD_voidSendData(Pu8ArrayPattern[i]);
    }
    //DISPLAY PATTERN
    CLCD_voidSetPosition(Copy_HorizontalValue,copy_AbsVerticalValue);
    12c8:	8c 81       	ldd	r24, Y+4	; 0x04
    12ca:	6d 81       	ldd	r22, Y+5	; 0x05
    12cc:	0e 94 ff 08 	call	0x11fe	; 0x11fe <CLCD_voidSetPosition>
    CLCD_voidSendData(Copy_u8BlockNum);
    12d0:	8b 81       	ldd	r24, Y+3	; 0x03
    12d2:	0e 94 a3 05 	call	0xb46	; 0xb46 <CLCD_voidSendData>



}
    12d6:	27 96       	adiw	r28, 0x07	; 7
    12d8:	0f b6       	in	r0, 0x3f	; 63
    12da:	f8 94       	cli
    12dc:	de bf       	out	0x3e, r29	; 62
    12de:	0f be       	out	0x3f, r0	; 63
    12e0:	cd bf       	out	0x3d, r28	; 61
    12e2:	cf 91       	pop	r28
    12e4:	df 91       	pop	r29
    12e6:	08 95       	ret

000012e8 <CLCD_voidSendNum>:

void CLCD_voidSendNum(u16 Copy_u16Num){
    12e8:	0f 93       	push	r16
    12ea:	1f 93       	push	r17
    12ec:	df 93       	push	r29
    12ee:	cf 93       	push	r28
    12f0:	cd b7       	in	r28, 0x3d	; 61
    12f2:	de b7       	in	r29, 0x3e	; 62
    12f4:	c7 57       	subi	r28, 0x77	; 119
    12f6:	d0 40       	sbci	r29, 0x00	; 0
    12f8:	0f b6       	in	r0, 0x3f	; 63
    12fa:	f8 94       	cli
    12fc:	de bf       	out	0x3e, r29	; 62
    12fe:	0f be       	out	0x3f, r0	; 63
    1300:	cd bf       	out	0x3d, r28	; 61
    1302:	fe 01       	movw	r30, r28
    1304:	ea 58       	subi	r30, 0x8A	; 138
    1306:	ff 4f       	sbci	r31, 0xFF	; 255
    1308:	91 83       	std	Z+1, r25	; 0x01
    130a:	80 83       	st	Z, r24
    u8 LOCAL_u8CopyNum,LOCAL_u8counter=0;
    130c:	18 8a       	std	Y+16, r1	; 0x10
    u8 arr[100]={0};
    130e:	84 e6       	ldi	r24, 0x64	; 100
    1310:	fe 01       	movw	r30, r28
    1312:	72 96       	adiw	r30, 0x12	; 18
    1314:	df 01       	movw	r26, r30
    1316:	98 2f       	mov	r25, r24
    1318:	1d 92       	st	X+, r1
    131a:	9a 95       	dec	r25
    131c:	e9 f7       	brne	.-6      	; 0x1318 <CLCD_voidSendNum+0x30>
    do{
        LOCAL_u8CopyNum=Copy_u16Num%10;
    131e:	fe 01       	movw	r30, r28
    1320:	ea 58       	subi	r30, 0x8A	; 138
    1322:	ff 4f       	sbci	r31, 0xFF	; 255
    1324:	80 81       	ld	r24, Z
    1326:	91 81       	ldd	r25, Z+1	; 0x01
    1328:	2a e0       	ldi	r18, 0x0A	; 10
    132a:	30 e0       	ldi	r19, 0x00	; 0
    132c:	b9 01       	movw	r22, r18
    132e:	0e 94 85 10 	call	0x210a	; 0x210a <__udivmodhi4>
    1332:	89 8b       	std	Y+17, r24	; 0x11
        Copy_u16Num/=10;
    1334:	8e 01       	movw	r16, r28
    1336:	0a 58       	subi	r16, 0x8A	; 138
    1338:	1f 4f       	sbci	r17, 0xFF	; 255
    133a:	fe 01       	movw	r30, r28
    133c:	ea 58       	subi	r30, 0x8A	; 138
    133e:	ff 4f       	sbci	r31, 0xFF	; 255
    1340:	80 81       	ld	r24, Z
    1342:	91 81       	ldd	r25, Z+1	; 0x01
    1344:	2a e0       	ldi	r18, 0x0A	; 10
    1346:	30 e0       	ldi	r19, 0x00	; 0
    1348:	b9 01       	movw	r22, r18
    134a:	0e 94 85 10 	call	0x210a	; 0x210a <__udivmodhi4>
    134e:	cb 01       	movw	r24, r22
    1350:	d8 01       	movw	r26, r16
    1352:	11 96       	adiw	r26, 0x01	; 1
    1354:	9c 93       	st	X, r25
    1356:	8e 93       	st	-X, r24
        arr[LOCAL_u8counter]=LOCAL_u8CopyNum + '0';
    1358:	88 89       	ldd	r24, Y+16	; 0x10
    135a:	28 2f       	mov	r18, r24
    135c:	30 e0       	ldi	r19, 0x00	; 0
    135e:	89 89       	ldd	r24, Y+17	; 0x11
    1360:	48 2f       	mov	r20, r24
    1362:	40 5d       	subi	r20, 0xD0	; 208
    1364:	ce 01       	movw	r24, r28
    1366:	42 96       	adiw	r24, 0x12	; 18
    1368:	fc 01       	movw	r30, r24
    136a:	e2 0f       	add	r30, r18
    136c:	f3 1f       	adc	r31, r19
    136e:	40 83       	st	Z, r20
        LOCAL_u8counter++;
    1370:	88 89       	ldd	r24, Y+16	; 0x10
    1372:	8f 5f       	subi	r24, 0xFF	; 255
    1374:	88 8b       	std	Y+16, r24	; 0x10
    }while(Copy_u16Num!=0);
    1376:	fe 01       	movw	r30, r28
    1378:	ea 58       	subi	r30, 0x8A	; 138
    137a:	ff 4f       	sbci	r31, 0xFF	; 255
    137c:	80 81       	ld	r24, Z
    137e:	91 81       	ldd	r25, Z+1	; 0x01
    1380:	00 97       	sbiw	r24, 0x00	; 0
    1382:	69 f6       	brne	.-102    	; 0x131e <CLCD_voidSendNum+0x36>
    for (u8 i = LOCAL_u8counter; i >0 ; i--)
    1384:	88 89       	ldd	r24, Y+16	; 0x10
    1386:	8f 87       	std	Y+15, r24	; 0x0f
    1388:	83 c0       	rjmp	.+262    	; 0x1490 <CLCD_voidSendNum+0x1a8>
    {
        CLCD_voidSendData(arr[i-1]);
    138a:	8f 85       	ldd	r24, Y+15	; 0x0f
    138c:	88 2f       	mov	r24, r24
    138e:	90 e0       	ldi	r25, 0x00	; 0
    1390:	9c 01       	movw	r18, r24
    1392:	21 50       	subi	r18, 0x01	; 1
    1394:	30 40       	sbci	r19, 0x00	; 0
    1396:	ce 01       	movw	r24, r28
    1398:	42 96       	adiw	r24, 0x12	; 18
    139a:	fc 01       	movw	r30, r24
    139c:	e2 0f       	add	r30, r18
    139e:	f3 1f       	adc	r31, r19
    13a0:	80 81       	ld	r24, Z
    13a2:	0e 94 a3 05 	call	0xb46	; 0xb46 <CLCD_voidSendData>
    13a6:	80 e0       	ldi	r24, 0x00	; 0
    13a8:	90 e0       	ldi	r25, 0x00	; 0
    13aa:	a0 e8       	ldi	r26, 0x80	; 128
    13ac:	bf e3       	ldi	r27, 0x3F	; 63
    13ae:	8b 87       	std	Y+11, r24	; 0x0b
    13b0:	9c 87       	std	Y+12, r25	; 0x0c
    13b2:	ad 87       	std	Y+13, r26	; 0x0d
    13b4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    13b6:	6b 85       	ldd	r22, Y+11	; 0x0b
    13b8:	7c 85       	ldd	r23, Y+12	; 0x0c
    13ba:	8d 85       	ldd	r24, Y+13	; 0x0d
    13bc:	9e 85       	ldd	r25, Y+14	; 0x0e
    13be:	20 e0       	ldi	r18, 0x00	; 0
    13c0:	30 e0       	ldi	r19, 0x00	; 0
    13c2:	4a ef       	ldi	r20, 0xFA	; 250
    13c4:	54 e4       	ldi	r21, 0x44	; 68
    13c6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13ca:	dc 01       	movw	r26, r24
    13cc:	cb 01       	movw	r24, r22
    13ce:	8f 83       	std	Y+7, r24	; 0x07
    13d0:	98 87       	std	Y+8, r25	; 0x08
    13d2:	a9 87       	std	Y+9, r26	; 0x09
    13d4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    13d6:	6f 81       	ldd	r22, Y+7	; 0x07
    13d8:	78 85       	ldd	r23, Y+8	; 0x08
    13da:	89 85       	ldd	r24, Y+9	; 0x09
    13dc:	9a 85       	ldd	r25, Y+10	; 0x0a
    13de:	20 e0       	ldi	r18, 0x00	; 0
    13e0:	30 e0       	ldi	r19, 0x00	; 0
    13e2:	40 e8       	ldi	r20, 0x80	; 128
    13e4:	5f e3       	ldi	r21, 0x3F	; 63
    13e6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    13ea:	88 23       	and	r24, r24
    13ec:	2c f4       	brge	.+10     	; 0x13f8 <CLCD_voidSendNum+0x110>
		__ticks = 1;
    13ee:	81 e0       	ldi	r24, 0x01	; 1
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	9e 83       	std	Y+6, r25	; 0x06
    13f4:	8d 83       	std	Y+5, r24	; 0x05
    13f6:	3f c0       	rjmp	.+126    	; 0x1476 <CLCD_voidSendNum+0x18e>
	else if (__tmp > 65535)
    13f8:	6f 81       	ldd	r22, Y+7	; 0x07
    13fa:	78 85       	ldd	r23, Y+8	; 0x08
    13fc:	89 85       	ldd	r24, Y+9	; 0x09
    13fe:	9a 85       	ldd	r25, Y+10	; 0x0a
    1400:	20 e0       	ldi	r18, 0x00	; 0
    1402:	3f ef       	ldi	r19, 0xFF	; 255
    1404:	4f e7       	ldi	r20, 0x7F	; 127
    1406:	57 e4       	ldi	r21, 0x47	; 71
    1408:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    140c:	18 16       	cp	r1, r24
    140e:	4c f5       	brge	.+82     	; 0x1462 <CLCD_voidSendNum+0x17a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1410:	6b 85       	ldd	r22, Y+11	; 0x0b
    1412:	7c 85       	ldd	r23, Y+12	; 0x0c
    1414:	8d 85       	ldd	r24, Y+13	; 0x0d
    1416:	9e 85       	ldd	r25, Y+14	; 0x0e
    1418:	20 e0       	ldi	r18, 0x00	; 0
    141a:	30 e0       	ldi	r19, 0x00	; 0
    141c:	40 e2       	ldi	r20, 0x20	; 32
    141e:	51 e4       	ldi	r21, 0x41	; 65
    1420:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1424:	dc 01       	movw	r26, r24
    1426:	cb 01       	movw	r24, r22
    1428:	bc 01       	movw	r22, r24
    142a:	cd 01       	movw	r24, r26
    142c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1430:	dc 01       	movw	r26, r24
    1432:	cb 01       	movw	r24, r22
    1434:	9e 83       	std	Y+6, r25	; 0x06
    1436:	8d 83       	std	Y+5, r24	; 0x05
    1438:	0f c0       	rjmp	.+30     	; 0x1458 <CLCD_voidSendNum+0x170>
    143a:	88 ec       	ldi	r24, 0xC8	; 200
    143c:	90 e0       	ldi	r25, 0x00	; 0
    143e:	9c 83       	std	Y+4, r25	; 0x04
    1440:	8b 83       	std	Y+3, r24	; 0x03
    1442:	8b 81       	ldd	r24, Y+3	; 0x03
    1444:	9c 81       	ldd	r25, Y+4	; 0x04
    1446:	01 97       	sbiw	r24, 0x01	; 1
    1448:	f1 f7       	brne	.-4      	; 0x1446 <CLCD_voidSendNum+0x15e>
    144a:	9c 83       	std	Y+4, r25	; 0x04
    144c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    144e:	8d 81       	ldd	r24, Y+5	; 0x05
    1450:	9e 81       	ldd	r25, Y+6	; 0x06
    1452:	01 97       	sbiw	r24, 0x01	; 1
    1454:	9e 83       	std	Y+6, r25	; 0x06
    1456:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1458:	8d 81       	ldd	r24, Y+5	; 0x05
    145a:	9e 81       	ldd	r25, Y+6	; 0x06
    145c:	00 97       	sbiw	r24, 0x00	; 0
    145e:	69 f7       	brne	.-38     	; 0x143a <CLCD_voidSendNum+0x152>
    1460:	14 c0       	rjmp	.+40     	; 0x148a <CLCD_voidSendNum+0x1a2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1462:	6f 81       	ldd	r22, Y+7	; 0x07
    1464:	78 85       	ldd	r23, Y+8	; 0x08
    1466:	89 85       	ldd	r24, Y+9	; 0x09
    1468:	9a 85       	ldd	r25, Y+10	; 0x0a
    146a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    146e:	dc 01       	movw	r26, r24
    1470:	cb 01       	movw	r24, r22
    1472:	9e 83       	std	Y+6, r25	; 0x06
    1474:	8d 83       	std	Y+5, r24	; 0x05
    1476:	8d 81       	ldd	r24, Y+5	; 0x05
    1478:	9e 81       	ldd	r25, Y+6	; 0x06
    147a:	9a 83       	std	Y+2, r25	; 0x02
    147c:	89 83       	std	Y+1, r24	; 0x01
    147e:	89 81       	ldd	r24, Y+1	; 0x01
    1480:	9a 81       	ldd	r25, Y+2	; 0x02
    1482:	01 97       	sbiw	r24, 0x01	; 1
    1484:	f1 f7       	brne	.-4      	; 0x1482 <CLCD_voidSendNum+0x19a>
    1486:	9a 83       	std	Y+2, r25	; 0x02
    1488:	89 83       	std	Y+1, r24	; 0x01
        LOCAL_u8CopyNum=Copy_u16Num%10;
        Copy_u16Num/=10;
        arr[LOCAL_u8counter]=LOCAL_u8CopyNum + '0';
        LOCAL_u8counter++;
    }while(Copy_u16Num!=0);
    for (u8 i = LOCAL_u8counter; i >0 ; i--)
    148a:	8f 85       	ldd	r24, Y+15	; 0x0f
    148c:	81 50       	subi	r24, 0x01	; 1
    148e:	8f 87       	std	Y+15, r24	; 0x0f
    1490:	8f 85       	ldd	r24, Y+15	; 0x0f
    1492:	88 23       	and	r24, r24
    1494:	09 f0       	breq	.+2      	; 0x1498 <CLCD_voidSendNum+0x1b0>
    1496:	79 cf       	rjmp	.-270    	; 0x138a <CLCD_voidSendNum+0xa2>
    {
        CLCD_voidSendData(arr[i-1]);
        _delay_ms(1);
    }
    1498:	c9 58       	subi	r28, 0x89	; 137
    149a:	df 4f       	sbci	r29, 0xFF	; 255
    149c:	0f b6       	in	r0, 0x3f	; 63
    149e:	f8 94       	cli
    14a0:	de bf       	out	0x3e, r29	; 62
    14a2:	0f be       	out	0x3f, r0	; 63
    14a4:	cd bf       	out	0x3d, r28	; 61
    14a6:	cf 91       	pop	r28
    14a8:	df 91       	pop	r29
    14aa:	1f 91       	pop	r17
    14ac:	0f 91       	pop	r16
    14ae:	08 95       	ret

000014b0 <DIO_voidSetPortDirection>:
#include "BIT_MATH.h"
#include "DIO_interface.h"
#include "DIO_private.h"
#include "DIO_config.h"

void DIO_voidSetPortDirection(u8 Copy_u8PortNum,u8 Copy_u8PortDirection){
    14b0:	df 93       	push	r29
    14b2:	cf 93       	push	r28
    14b4:	00 d0       	rcall	.+0      	; 0x14b6 <DIO_voidSetPortDirection+0x6>
    14b6:	00 d0       	rcall	.+0      	; 0x14b8 <DIO_voidSetPortDirection+0x8>
    14b8:	cd b7       	in	r28, 0x3d	; 61
    14ba:	de b7       	in	r29, 0x3e	; 62
    14bc:	89 83       	std	Y+1, r24	; 0x01
    14be:	6a 83       	std	Y+2, r22	; 0x02
switch (Copy_u8PortNum)
    14c0:	89 81       	ldd	r24, Y+1	; 0x01
    14c2:	28 2f       	mov	r18, r24
    14c4:	30 e0       	ldi	r19, 0x00	; 0
    14c6:	3c 83       	std	Y+4, r19	; 0x04
    14c8:	2b 83       	std	Y+3, r18	; 0x03
    14ca:	8b 81       	ldd	r24, Y+3	; 0x03
    14cc:	9c 81       	ldd	r25, Y+4	; 0x04
    14ce:	82 30       	cpi	r24, 0x02	; 2
    14d0:	91 05       	cpc	r25, r1
    14d2:	d9 f0       	breq	.+54     	; 0x150a <DIO_voidSetPortDirection+0x5a>
    14d4:	2b 81       	ldd	r18, Y+3	; 0x03
    14d6:	3c 81       	ldd	r19, Y+4	; 0x04
    14d8:	23 30       	cpi	r18, 0x03	; 3
    14da:	31 05       	cpc	r19, r1
    14dc:	34 f4       	brge	.+12     	; 0x14ea <DIO_voidSetPortDirection+0x3a>
    14de:	8b 81       	ldd	r24, Y+3	; 0x03
    14e0:	9c 81       	ldd	r25, Y+4	; 0x04
    14e2:	81 30       	cpi	r24, 0x01	; 1
    14e4:	91 05       	cpc	r25, r1
    14e6:	61 f0       	breq	.+24     	; 0x1500 <DIO_voidSetPortDirection+0x50>
    14e8:	1e c0       	rjmp	.+60     	; 0x1526 <DIO_voidSetPortDirection+0x76>
    14ea:	2b 81       	ldd	r18, Y+3	; 0x03
    14ec:	3c 81       	ldd	r19, Y+4	; 0x04
    14ee:	23 30       	cpi	r18, 0x03	; 3
    14f0:	31 05       	cpc	r19, r1
    14f2:	81 f0       	breq	.+32     	; 0x1514 <DIO_voidSetPortDirection+0x64>
    14f4:	8b 81       	ldd	r24, Y+3	; 0x03
    14f6:	9c 81       	ldd	r25, Y+4	; 0x04
    14f8:	84 30       	cpi	r24, 0x04	; 4
    14fa:	91 05       	cpc	r25, r1
    14fc:	81 f0       	breq	.+32     	; 0x151e <DIO_voidSetPortDirection+0x6e>
    14fe:	13 c0       	rjmp	.+38     	; 0x1526 <DIO_voidSetPortDirection+0x76>
{
case PORT_u8A:
    DDRA=Copy_u8PortDirection;
    1500:	ea e3       	ldi	r30, 0x3A	; 58
    1502:	f0 e0       	ldi	r31, 0x00	; 0
    1504:	8a 81       	ldd	r24, Y+2	; 0x02
    1506:	80 83       	st	Z, r24
    1508:	0e c0       	rjmp	.+28     	; 0x1526 <DIO_voidSetPortDirection+0x76>
    break;
case PORT_u8B:
    DDRB=Copy_u8PortDirection;
    150a:	e7 e3       	ldi	r30, 0x37	; 55
    150c:	f0 e0       	ldi	r31, 0x00	; 0
    150e:	8a 81       	ldd	r24, Y+2	; 0x02
    1510:	80 83       	st	Z, r24
    1512:	09 c0       	rjmp	.+18     	; 0x1526 <DIO_voidSetPortDirection+0x76>
    break;
case PORT_u8C:
    DDRC=Copy_u8PortDirection;
    1514:	e4 e3       	ldi	r30, 0x34	; 52
    1516:	f0 e0       	ldi	r31, 0x00	; 0
    1518:	8a 81       	ldd	r24, Y+2	; 0x02
    151a:	80 83       	st	Z, r24
    151c:	04 c0       	rjmp	.+8      	; 0x1526 <DIO_voidSetPortDirection+0x76>
    break;
case PORT_u8D:
    DDRD=Copy_u8PortDirection;
    151e:	e1 e3       	ldi	r30, 0x31	; 49
    1520:	f0 e0       	ldi	r31, 0x00	; 0
    1522:	8a 81       	ldd	r24, Y+2	; 0x02
    1524:	80 83       	st	Z, r24
    break;
default:
    break;
}
}
    1526:	0f 90       	pop	r0
    1528:	0f 90       	pop	r0
    152a:	0f 90       	pop	r0
    152c:	0f 90       	pop	r0
    152e:	cf 91       	pop	r28
    1530:	df 91       	pop	r29
    1532:	08 95       	ret

00001534 <DIO_voidSetPinDirection>:
void DIO_voidSetPinDirection(u8 Copy_u8PortNum,u8 Copy_u8PinNum,u8 Copy_u8PinDirection){
    1534:	df 93       	push	r29
    1536:	cf 93       	push	r28
    1538:	cd b7       	in	r28, 0x3d	; 61
    153a:	de b7       	in	r29, 0x3e	; 62
    153c:	27 97       	sbiw	r28, 0x07	; 7
    153e:	0f b6       	in	r0, 0x3f	; 63
    1540:	f8 94       	cli
    1542:	de bf       	out	0x3e, r29	; 62
    1544:	0f be       	out	0x3f, r0	; 63
    1546:	cd bf       	out	0x3d, r28	; 61
    1548:	89 83       	std	Y+1, r24	; 0x01
    154a:	6a 83       	std	Y+2, r22	; 0x02
    154c:	4b 83       	std	Y+3, r20	; 0x03
    if (Copy_u8PinDirection==PIN_OUT)
    154e:	8b 81       	ldd	r24, Y+3	; 0x03
    1550:	81 30       	cpi	r24, 0x01	; 1
    1552:	09 f0       	breq	.+2      	; 0x1556 <DIO_voidSetPinDirection+0x22>
    1554:	70 c0       	rjmp	.+224    	; 0x1636 <DIO_voidSetPinDirection+0x102>
    {
        switch (Copy_u8PortNum)
    1556:	89 81       	ldd	r24, Y+1	; 0x01
    1558:	28 2f       	mov	r18, r24
    155a:	30 e0       	ldi	r19, 0x00	; 0
    155c:	3f 83       	std	Y+7, r19	; 0x07
    155e:	2e 83       	std	Y+6, r18	; 0x06
    1560:	8e 81       	ldd	r24, Y+6	; 0x06
    1562:	9f 81       	ldd	r25, Y+7	; 0x07
    1564:	82 30       	cpi	r24, 0x02	; 2
    1566:	91 05       	cpc	r25, r1
    1568:	51 f1       	breq	.+84     	; 0x15be <DIO_voidSetPinDirection+0x8a>
    156a:	2e 81       	ldd	r18, Y+6	; 0x06
    156c:	3f 81       	ldd	r19, Y+7	; 0x07
    156e:	23 30       	cpi	r18, 0x03	; 3
    1570:	31 05       	cpc	r19, r1
    1572:	34 f4       	brge	.+12     	; 0x1580 <DIO_voidSetPinDirection+0x4c>
    1574:	8e 81       	ldd	r24, Y+6	; 0x06
    1576:	9f 81       	ldd	r25, Y+7	; 0x07
    1578:	81 30       	cpi	r24, 0x01	; 1
    157a:	91 05       	cpc	r25, r1
    157c:	61 f0       	breq	.+24     	; 0x1596 <DIO_voidSetPinDirection+0x62>
    157e:	cf c0       	rjmp	.+414    	; 0x171e <DIO_voidSetPinDirection+0x1ea>
    1580:	2e 81       	ldd	r18, Y+6	; 0x06
    1582:	3f 81       	ldd	r19, Y+7	; 0x07
    1584:	23 30       	cpi	r18, 0x03	; 3
    1586:	31 05       	cpc	r19, r1
    1588:	71 f1       	breq	.+92     	; 0x15e6 <DIO_voidSetPinDirection+0xb2>
    158a:	8e 81       	ldd	r24, Y+6	; 0x06
    158c:	9f 81       	ldd	r25, Y+7	; 0x07
    158e:	84 30       	cpi	r24, 0x04	; 4
    1590:	91 05       	cpc	r25, r1
    1592:	e9 f1       	breq	.+122    	; 0x160e <DIO_voidSetPinDirection+0xda>
    1594:	c4 c0       	rjmp	.+392    	; 0x171e <DIO_voidSetPinDirection+0x1ea>
        {
        case PORT_u8A:
            SET_BIT(DDRA,Copy_u8PinNum);
    1596:	aa e3       	ldi	r26, 0x3A	; 58
    1598:	b0 e0       	ldi	r27, 0x00	; 0
    159a:	ea e3       	ldi	r30, 0x3A	; 58
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	80 81       	ld	r24, Z
    15a0:	48 2f       	mov	r20, r24
    15a2:	8a 81       	ldd	r24, Y+2	; 0x02
    15a4:	28 2f       	mov	r18, r24
    15a6:	30 e0       	ldi	r19, 0x00	; 0
    15a8:	81 e0       	ldi	r24, 0x01	; 1
    15aa:	90 e0       	ldi	r25, 0x00	; 0
    15ac:	02 2e       	mov	r0, r18
    15ae:	02 c0       	rjmp	.+4      	; 0x15b4 <DIO_voidSetPinDirection+0x80>
    15b0:	88 0f       	add	r24, r24
    15b2:	99 1f       	adc	r25, r25
    15b4:	0a 94       	dec	r0
    15b6:	e2 f7       	brpl	.-8      	; 0x15b0 <DIO_voidSetPinDirection+0x7c>
    15b8:	84 2b       	or	r24, r20
    15ba:	8c 93       	st	X, r24
    15bc:	b0 c0       	rjmp	.+352    	; 0x171e <DIO_voidSetPinDirection+0x1ea>
            break;
        case PORT_u8B:
            SET_BIT(DDRB,Copy_u8PinNum);
    15be:	a7 e3       	ldi	r26, 0x37	; 55
    15c0:	b0 e0       	ldi	r27, 0x00	; 0
    15c2:	e7 e3       	ldi	r30, 0x37	; 55
    15c4:	f0 e0       	ldi	r31, 0x00	; 0
    15c6:	80 81       	ld	r24, Z
    15c8:	48 2f       	mov	r20, r24
    15ca:	8a 81       	ldd	r24, Y+2	; 0x02
    15cc:	28 2f       	mov	r18, r24
    15ce:	30 e0       	ldi	r19, 0x00	; 0
    15d0:	81 e0       	ldi	r24, 0x01	; 1
    15d2:	90 e0       	ldi	r25, 0x00	; 0
    15d4:	02 2e       	mov	r0, r18
    15d6:	02 c0       	rjmp	.+4      	; 0x15dc <DIO_voidSetPinDirection+0xa8>
    15d8:	88 0f       	add	r24, r24
    15da:	99 1f       	adc	r25, r25
    15dc:	0a 94       	dec	r0
    15de:	e2 f7       	brpl	.-8      	; 0x15d8 <DIO_voidSetPinDirection+0xa4>
    15e0:	84 2b       	or	r24, r20
    15e2:	8c 93       	st	X, r24
    15e4:	9c c0       	rjmp	.+312    	; 0x171e <DIO_voidSetPinDirection+0x1ea>
            break;
        case PORT_u8C:
            SET_BIT(DDRC,Copy_u8PinNum);
    15e6:	a4 e3       	ldi	r26, 0x34	; 52
    15e8:	b0 e0       	ldi	r27, 0x00	; 0
    15ea:	e4 e3       	ldi	r30, 0x34	; 52
    15ec:	f0 e0       	ldi	r31, 0x00	; 0
    15ee:	80 81       	ld	r24, Z
    15f0:	48 2f       	mov	r20, r24
    15f2:	8a 81       	ldd	r24, Y+2	; 0x02
    15f4:	28 2f       	mov	r18, r24
    15f6:	30 e0       	ldi	r19, 0x00	; 0
    15f8:	81 e0       	ldi	r24, 0x01	; 1
    15fa:	90 e0       	ldi	r25, 0x00	; 0
    15fc:	02 2e       	mov	r0, r18
    15fe:	02 c0       	rjmp	.+4      	; 0x1604 <DIO_voidSetPinDirection+0xd0>
    1600:	88 0f       	add	r24, r24
    1602:	99 1f       	adc	r25, r25
    1604:	0a 94       	dec	r0
    1606:	e2 f7       	brpl	.-8      	; 0x1600 <DIO_voidSetPinDirection+0xcc>
    1608:	84 2b       	or	r24, r20
    160a:	8c 93       	st	X, r24
    160c:	88 c0       	rjmp	.+272    	; 0x171e <DIO_voidSetPinDirection+0x1ea>
            break;
        case PORT_u8D:
            SET_BIT(DDRD,Copy_u8PinNum);
    160e:	a1 e3       	ldi	r26, 0x31	; 49
    1610:	b0 e0       	ldi	r27, 0x00	; 0
    1612:	e1 e3       	ldi	r30, 0x31	; 49
    1614:	f0 e0       	ldi	r31, 0x00	; 0
    1616:	80 81       	ld	r24, Z
    1618:	48 2f       	mov	r20, r24
    161a:	8a 81       	ldd	r24, Y+2	; 0x02
    161c:	28 2f       	mov	r18, r24
    161e:	30 e0       	ldi	r19, 0x00	; 0
    1620:	81 e0       	ldi	r24, 0x01	; 1
    1622:	90 e0       	ldi	r25, 0x00	; 0
    1624:	02 2e       	mov	r0, r18
    1626:	02 c0       	rjmp	.+4      	; 0x162c <DIO_voidSetPinDirection+0xf8>
    1628:	88 0f       	add	r24, r24
    162a:	99 1f       	adc	r25, r25
    162c:	0a 94       	dec	r0
    162e:	e2 f7       	brpl	.-8      	; 0x1628 <DIO_voidSetPinDirection+0xf4>
    1630:	84 2b       	or	r24, r20
    1632:	8c 93       	st	X, r24
    1634:	74 c0       	rjmp	.+232    	; 0x171e <DIO_voidSetPinDirection+0x1ea>
            break;
        default:
            break;
        }
    }else{
        switch (Copy_u8PortNum)
    1636:	89 81       	ldd	r24, Y+1	; 0x01
    1638:	28 2f       	mov	r18, r24
    163a:	30 e0       	ldi	r19, 0x00	; 0
    163c:	3d 83       	std	Y+5, r19	; 0x05
    163e:	2c 83       	std	Y+4, r18	; 0x04
    1640:	8c 81       	ldd	r24, Y+4	; 0x04
    1642:	9d 81       	ldd	r25, Y+5	; 0x05
    1644:	82 30       	cpi	r24, 0x02	; 2
    1646:	91 05       	cpc	r25, r1
    1648:	61 f1       	breq	.+88     	; 0x16a2 <DIO_voidSetPinDirection+0x16e>
    164a:	2c 81       	ldd	r18, Y+4	; 0x04
    164c:	3d 81       	ldd	r19, Y+5	; 0x05
    164e:	23 30       	cpi	r18, 0x03	; 3
    1650:	31 05       	cpc	r19, r1
    1652:	34 f4       	brge	.+12     	; 0x1660 <DIO_voidSetPinDirection+0x12c>
    1654:	8c 81       	ldd	r24, Y+4	; 0x04
    1656:	9d 81       	ldd	r25, Y+5	; 0x05
    1658:	81 30       	cpi	r24, 0x01	; 1
    165a:	91 05       	cpc	r25, r1
    165c:	69 f0       	breq	.+26     	; 0x1678 <DIO_voidSetPinDirection+0x144>
    165e:	5f c0       	rjmp	.+190    	; 0x171e <DIO_voidSetPinDirection+0x1ea>
    1660:	2c 81       	ldd	r18, Y+4	; 0x04
    1662:	3d 81       	ldd	r19, Y+5	; 0x05
    1664:	23 30       	cpi	r18, 0x03	; 3
    1666:	31 05       	cpc	r19, r1
    1668:	89 f1       	breq	.+98     	; 0x16cc <DIO_voidSetPinDirection+0x198>
    166a:	8c 81       	ldd	r24, Y+4	; 0x04
    166c:	9d 81       	ldd	r25, Y+5	; 0x05
    166e:	84 30       	cpi	r24, 0x04	; 4
    1670:	91 05       	cpc	r25, r1
    1672:	09 f4       	brne	.+2      	; 0x1676 <DIO_voidSetPinDirection+0x142>
    1674:	40 c0       	rjmp	.+128    	; 0x16f6 <DIO_voidSetPinDirection+0x1c2>
    1676:	53 c0       	rjmp	.+166    	; 0x171e <DIO_voidSetPinDirection+0x1ea>
        {
        case PORT_u8A:
            CLR_BIT(DDRA,Copy_u8PinNum);
    1678:	aa e3       	ldi	r26, 0x3A	; 58
    167a:	b0 e0       	ldi	r27, 0x00	; 0
    167c:	ea e3       	ldi	r30, 0x3A	; 58
    167e:	f0 e0       	ldi	r31, 0x00	; 0
    1680:	80 81       	ld	r24, Z
    1682:	48 2f       	mov	r20, r24
    1684:	8a 81       	ldd	r24, Y+2	; 0x02
    1686:	28 2f       	mov	r18, r24
    1688:	30 e0       	ldi	r19, 0x00	; 0
    168a:	81 e0       	ldi	r24, 0x01	; 1
    168c:	90 e0       	ldi	r25, 0x00	; 0
    168e:	02 2e       	mov	r0, r18
    1690:	02 c0       	rjmp	.+4      	; 0x1696 <DIO_voidSetPinDirection+0x162>
    1692:	88 0f       	add	r24, r24
    1694:	99 1f       	adc	r25, r25
    1696:	0a 94       	dec	r0
    1698:	e2 f7       	brpl	.-8      	; 0x1692 <DIO_voidSetPinDirection+0x15e>
    169a:	80 95       	com	r24
    169c:	84 23       	and	r24, r20
    169e:	8c 93       	st	X, r24
    16a0:	3e c0       	rjmp	.+124    	; 0x171e <DIO_voidSetPinDirection+0x1ea>
            break;
        case PORT_u8B:
            CLR_BIT(DDRB,Copy_u8PinNum);
    16a2:	a7 e3       	ldi	r26, 0x37	; 55
    16a4:	b0 e0       	ldi	r27, 0x00	; 0
    16a6:	e7 e3       	ldi	r30, 0x37	; 55
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	80 81       	ld	r24, Z
    16ac:	48 2f       	mov	r20, r24
    16ae:	8a 81       	ldd	r24, Y+2	; 0x02
    16b0:	28 2f       	mov	r18, r24
    16b2:	30 e0       	ldi	r19, 0x00	; 0
    16b4:	81 e0       	ldi	r24, 0x01	; 1
    16b6:	90 e0       	ldi	r25, 0x00	; 0
    16b8:	02 2e       	mov	r0, r18
    16ba:	02 c0       	rjmp	.+4      	; 0x16c0 <DIO_voidSetPinDirection+0x18c>
    16bc:	88 0f       	add	r24, r24
    16be:	99 1f       	adc	r25, r25
    16c0:	0a 94       	dec	r0
    16c2:	e2 f7       	brpl	.-8      	; 0x16bc <DIO_voidSetPinDirection+0x188>
    16c4:	80 95       	com	r24
    16c6:	84 23       	and	r24, r20
    16c8:	8c 93       	st	X, r24
    16ca:	29 c0       	rjmp	.+82     	; 0x171e <DIO_voidSetPinDirection+0x1ea>
            break;
        case PORT_u8C:
            CLR_BIT(DDRC,Copy_u8PinNum);
    16cc:	a4 e3       	ldi	r26, 0x34	; 52
    16ce:	b0 e0       	ldi	r27, 0x00	; 0
    16d0:	e4 e3       	ldi	r30, 0x34	; 52
    16d2:	f0 e0       	ldi	r31, 0x00	; 0
    16d4:	80 81       	ld	r24, Z
    16d6:	48 2f       	mov	r20, r24
    16d8:	8a 81       	ldd	r24, Y+2	; 0x02
    16da:	28 2f       	mov	r18, r24
    16dc:	30 e0       	ldi	r19, 0x00	; 0
    16de:	81 e0       	ldi	r24, 0x01	; 1
    16e0:	90 e0       	ldi	r25, 0x00	; 0
    16e2:	02 2e       	mov	r0, r18
    16e4:	02 c0       	rjmp	.+4      	; 0x16ea <DIO_voidSetPinDirection+0x1b6>
    16e6:	88 0f       	add	r24, r24
    16e8:	99 1f       	adc	r25, r25
    16ea:	0a 94       	dec	r0
    16ec:	e2 f7       	brpl	.-8      	; 0x16e6 <DIO_voidSetPinDirection+0x1b2>
    16ee:	80 95       	com	r24
    16f0:	84 23       	and	r24, r20
    16f2:	8c 93       	st	X, r24
    16f4:	14 c0       	rjmp	.+40     	; 0x171e <DIO_voidSetPinDirection+0x1ea>
            break;
        case PORT_u8D:
            CLR_BIT(DDRD,Copy_u8PinNum);
    16f6:	a1 e3       	ldi	r26, 0x31	; 49
    16f8:	b0 e0       	ldi	r27, 0x00	; 0
    16fa:	e1 e3       	ldi	r30, 0x31	; 49
    16fc:	f0 e0       	ldi	r31, 0x00	; 0
    16fe:	80 81       	ld	r24, Z
    1700:	48 2f       	mov	r20, r24
    1702:	8a 81       	ldd	r24, Y+2	; 0x02
    1704:	28 2f       	mov	r18, r24
    1706:	30 e0       	ldi	r19, 0x00	; 0
    1708:	81 e0       	ldi	r24, 0x01	; 1
    170a:	90 e0       	ldi	r25, 0x00	; 0
    170c:	02 2e       	mov	r0, r18
    170e:	02 c0       	rjmp	.+4      	; 0x1714 <DIO_voidSetPinDirection+0x1e0>
    1710:	88 0f       	add	r24, r24
    1712:	99 1f       	adc	r25, r25
    1714:	0a 94       	dec	r0
    1716:	e2 f7       	brpl	.-8      	; 0x1710 <DIO_voidSetPinDirection+0x1dc>
    1718:	80 95       	com	r24
    171a:	84 23       	and	r24, r20
    171c:	8c 93       	st	X, r24
        default:
            break;
        }
    }
    
}
    171e:	27 96       	adiw	r28, 0x07	; 7
    1720:	0f b6       	in	r0, 0x3f	; 63
    1722:	f8 94       	cli
    1724:	de bf       	out	0x3e, r29	; 62
    1726:	0f be       	out	0x3f, r0	; 63
    1728:	cd bf       	out	0x3d, r28	; 61
    172a:	cf 91       	pop	r28
    172c:	df 91       	pop	r29
    172e:	08 95       	ret

00001730 <DIO_voidSetPortValue>:

void DIO_voidSetPortValue(u8 Copy_u8PortNum,u8 Copy_u8PortValue){
    1730:	df 93       	push	r29
    1732:	cf 93       	push	r28
    1734:	00 d0       	rcall	.+0      	; 0x1736 <DIO_voidSetPortValue+0x6>
    1736:	00 d0       	rcall	.+0      	; 0x1738 <DIO_voidSetPortValue+0x8>
    1738:	cd b7       	in	r28, 0x3d	; 61
    173a:	de b7       	in	r29, 0x3e	; 62
    173c:	89 83       	std	Y+1, r24	; 0x01
    173e:	6a 83       	std	Y+2, r22	; 0x02
switch (Copy_u8PortNum)
    1740:	89 81       	ldd	r24, Y+1	; 0x01
    1742:	28 2f       	mov	r18, r24
    1744:	30 e0       	ldi	r19, 0x00	; 0
    1746:	3c 83       	std	Y+4, r19	; 0x04
    1748:	2b 83       	std	Y+3, r18	; 0x03
    174a:	8b 81       	ldd	r24, Y+3	; 0x03
    174c:	9c 81       	ldd	r25, Y+4	; 0x04
    174e:	82 30       	cpi	r24, 0x02	; 2
    1750:	91 05       	cpc	r25, r1
    1752:	d9 f0       	breq	.+54     	; 0x178a <DIO_voidSetPortValue+0x5a>
    1754:	2b 81       	ldd	r18, Y+3	; 0x03
    1756:	3c 81       	ldd	r19, Y+4	; 0x04
    1758:	23 30       	cpi	r18, 0x03	; 3
    175a:	31 05       	cpc	r19, r1
    175c:	34 f4       	brge	.+12     	; 0x176a <DIO_voidSetPortValue+0x3a>
    175e:	8b 81       	ldd	r24, Y+3	; 0x03
    1760:	9c 81       	ldd	r25, Y+4	; 0x04
    1762:	81 30       	cpi	r24, 0x01	; 1
    1764:	91 05       	cpc	r25, r1
    1766:	61 f0       	breq	.+24     	; 0x1780 <DIO_voidSetPortValue+0x50>
    1768:	1e c0       	rjmp	.+60     	; 0x17a6 <DIO_voidSetPortValue+0x76>
    176a:	2b 81       	ldd	r18, Y+3	; 0x03
    176c:	3c 81       	ldd	r19, Y+4	; 0x04
    176e:	23 30       	cpi	r18, 0x03	; 3
    1770:	31 05       	cpc	r19, r1
    1772:	81 f0       	breq	.+32     	; 0x1794 <DIO_voidSetPortValue+0x64>
    1774:	8b 81       	ldd	r24, Y+3	; 0x03
    1776:	9c 81       	ldd	r25, Y+4	; 0x04
    1778:	84 30       	cpi	r24, 0x04	; 4
    177a:	91 05       	cpc	r25, r1
    177c:	81 f0       	breq	.+32     	; 0x179e <DIO_voidSetPortValue+0x6e>
    177e:	13 c0       	rjmp	.+38     	; 0x17a6 <DIO_voidSetPortValue+0x76>
{
case PORT_u8A:
    PORTA=Copy_u8PortValue;
    1780:	eb e3       	ldi	r30, 0x3B	; 59
    1782:	f0 e0       	ldi	r31, 0x00	; 0
    1784:	8a 81       	ldd	r24, Y+2	; 0x02
    1786:	80 83       	st	Z, r24
    1788:	0e c0       	rjmp	.+28     	; 0x17a6 <DIO_voidSetPortValue+0x76>
    break;
case PORT_u8B:
    PORTB=Copy_u8PortValue;
    178a:	e8 e3       	ldi	r30, 0x38	; 56
    178c:	f0 e0       	ldi	r31, 0x00	; 0
    178e:	8a 81       	ldd	r24, Y+2	; 0x02
    1790:	80 83       	st	Z, r24
    1792:	09 c0       	rjmp	.+18     	; 0x17a6 <DIO_voidSetPortValue+0x76>
    break;
case PORT_u8C:
    PORTC=Copy_u8PortValue;
    1794:	e5 e3       	ldi	r30, 0x35	; 53
    1796:	f0 e0       	ldi	r31, 0x00	; 0
    1798:	8a 81       	ldd	r24, Y+2	; 0x02
    179a:	80 83       	st	Z, r24
    179c:	04 c0       	rjmp	.+8      	; 0x17a6 <DIO_voidSetPortValue+0x76>
    break;
case PORT_u8D:
    PORTD=Copy_u8PortValue;
    179e:	e2 e3       	ldi	r30, 0x32	; 50
    17a0:	f0 e0       	ldi	r31, 0x00	; 0
    17a2:	8a 81       	ldd	r24, Y+2	; 0x02
    17a4:	80 83       	st	Z, r24
    break;
default:
    break;
}
}
    17a6:	0f 90       	pop	r0
    17a8:	0f 90       	pop	r0
    17aa:	0f 90       	pop	r0
    17ac:	0f 90       	pop	r0
    17ae:	cf 91       	pop	r28
    17b0:	df 91       	pop	r29
    17b2:	08 95       	ret

000017b4 <DIO_voidSetPinValue>:
void DIO_voidSetPinValue(u8 Copy_u8PortNum,u8 Copy_u8PinNum,u8 Copy_u8PinValue){
    17b4:	df 93       	push	r29
    17b6:	cf 93       	push	r28
    17b8:	cd b7       	in	r28, 0x3d	; 61
    17ba:	de b7       	in	r29, 0x3e	; 62
    17bc:	27 97       	sbiw	r28, 0x07	; 7
    17be:	0f b6       	in	r0, 0x3f	; 63
    17c0:	f8 94       	cli
    17c2:	de bf       	out	0x3e, r29	; 62
    17c4:	0f be       	out	0x3f, r0	; 63
    17c6:	cd bf       	out	0x3d, r28	; 61
    17c8:	89 83       	std	Y+1, r24	; 0x01
    17ca:	6a 83       	std	Y+2, r22	; 0x02
    17cc:	4b 83       	std	Y+3, r20	; 0x03
    if (Copy_u8PinValue==PIN_HIGH)
    17ce:	8b 81       	ldd	r24, Y+3	; 0x03
    17d0:	81 30       	cpi	r24, 0x01	; 1
    17d2:	09 f0       	breq	.+2      	; 0x17d6 <DIO_voidSetPinValue+0x22>
    17d4:	70 c0       	rjmp	.+224    	; 0x18b6 <DIO_voidSetPinValue+0x102>
    {
        switch (Copy_u8PortNum)
    17d6:	89 81       	ldd	r24, Y+1	; 0x01
    17d8:	28 2f       	mov	r18, r24
    17da:	30 e0       	ldi	r19, 0x00	; 0
    17dc:	3f 83       	std	Y+7, r19	; 0x07
    17de:	2e 83       	std	Y+6, r18	; 0x06
    17e0:	8e 81       	ldd	r24, Y+6	; 0x06
    17e2:	9f 81       	ldd	r25, Y+7	; 0x07
    17e4:	82 30       	cpi	r24, 0x02	; 2
    17e6:	91 05       	cpc	r25, r1
    17e8:	51 f1       	breq	.+84     	; 0x183e <DIO_voidSetPinValue+0x8a>
    17ea:	2e 81       	ldd	r18, Y+6	; 0x06
    17ec:	3f 81       	ldd	r19, Y+7	; 0x07
    17ee:	23 30       	cpi	r18, 0x03	; 3
    17f0:	31 05       	cpc	r19, r1
    17f2:	34 f4       	brge	.+12     	; 0x1800 <DIO_voidSetPinValue+0x4c>
    17f4:	8e 81       	ldd	r24, Y+6	; 0x06
    17f6:	9f 81       	ldd	r25, Y+7	; 0x07
    17f8:	81 30       	cpi	r24, 0x01	; 1
    17fa:	91 05       	cpc	r25, r1
    17fc:	61 f0       	breq	.+24     	; 0x1816 <DIO_voidSetPinValue+0x62>
    17fe:	cf c0       	rjmp	.+414    	; 0x199e <DIO_voidSetPinValue+0x1ea>
    1800:	2e 81       	ldd	r18, Y+6	; 0x06
    1802:	3f 81       	ldd	r19, Y+7	; 0x07
    1804:	23 30       	cpi	r18, 0x03	; 3
    1806:	31 05       	cpc	r19, r1
    1808:	71 f1       	breq	.+92     	; 0x1866 <DIO_voidSetPinValue+0xb2>
    180a:	8e 81       	ldd	r24, Y+6	; 0x06
    180c:	9f 81       	ldd	r25, Y+7	; 0x07
    180e:	84 30       	cpi	r24, 0x04	; 4
    1810:	91 05       	cpc	r25, r1
    1812:	e9 f1       	breq	.+122    	; 0x188e <DIO_voidSetPinValue+0xda>
    1814:	c4 c0       	rjmp	.+392    	; 0x199e <DIO_voidSetPinValue+0x1ea>
        {
        case PORT_u8A:
            SET_BIT(PORTA,Copy_u8PinNum);
    1816:	ab e3       	ldi	r26, 0x3B	; 59
    1818:	b0 e0       	ldi	r27, 0x00	; 0
    181a:	eb e3       	ldi	r30, 0x3B	; 59
    181c:	f0 e0       	ldi	r31, 0x00	; 0
    181e:	80 81       	ld	r24, Z
    1820:	48 2f       	mov	r20, r24
    1822:	8a 81       	ldd	r24, Y+2	; 0x02
    1824:	28 2f       	mov	r18, r24
    1826:	30 e0       	ldi	r19, 0x00	; 0
    1828:	81 e0       	ldi	r24, 0x01	; 1
    182a:	90 e0       	ldi	r25, 0x00	; 0
    182c:	02 2e       	mov	r0, r18
    182e:	02 c0       	rjmp	.+4      	; 0x1834 <DIO_voidSetPinValue+0x80>
    1830:	88 0f       	add	r24, r24
    1832:	99 1f       	adc	r25, r25
    1834:	0a 94       	dec	r0
    1836:	e2 f7       	brpl	.-8      	; 0x1830 <DIO_voidSetPinValue+0x7c>
    1838:	84 2b       	or	r24, r20
    183a:	8c 93       	st	X, r24
    183c:	b0 c0       	rjmp	.+352    	; 0x199e <DIO_voidSetPinValue+0x1ea>
            break;
        case PORT_u8B:
            SET_BIT(PORTB,Copy_u8PinNum);
    183e:	a8 e3       	ldi	r26, 0x38	; 56
    1840:	b0 e0       	ldi	r27, 0x00	; 0
    1842:	e8 e3       	ldi	r30, 0x38	; 56
    1844:	f0 e0       	ldi	r31, 0x00	; 0
    1846:	80 81       	ld	r24, Z
    1848:	48 2f       	mov	r20, r24
    184a:	8a 81       	ldd	r24, Y+2	; 0x02
    184c:	28 2f       	mov	r18, r24
    184e:	30 e0       	ldi	r19, 0x00	; 0
    1850:	81 e0       	ldi	r24, 0x01	; 1
    1852:	90 e0       	ldi	r25, 0x00	; 0
    1854:	02 2e       	mov	r0, r18
    1856:	02 c0       	rjmp	.+4      	; 0x185c <DIO_voidSetPinValue+0xa8>
    1858:	88 0f       	add	r24, r24
    185a:	99 1f       	adc	r25, r25
    185c:	0a 94       	dec	r0
    185e:	e2 f7       	brpl	.-8      	; 0x1858 <DIO_voidSetPinValue+0xa4>
    1860:	84 2b       	or	r24, r20
    1862:	8c 93       	st	X, r24
    1864:	9c c0       	rjmp	.+312    	; 0x199e <DIO_voidSetPinValue+0x1ea>
            break;
        case PORT_u8C:
            SET_BIT(PORTC,Copy_u8PinNum);
    1866:	a5 e3       	ldi	r26, 0x35	; 53
    1868:	b0 e0       	ldi	r27, 0x00	; 0
    186a:	e5 e3       	ldi	r30, 0x35	; 53
    186c:	f0 e0       	ldi	r31, 0x00	; 0
    186e:	80 81       	ld	r24, Z
    1870:	48 2f       	mov	r20, r24
    1872:	8a 81       	ldd	r24, Y+2	; 0x02
    1874:	28 2f       	mov	r18, r24
    1876:	30 e0       	ldi	r19, 0x00	; 0
    1878:	81 e0       	ldi	r24, 0x01	; 1
    187a:	90 e0       	ldi	r25, 0x00	; 0
    187c:	02 2e       	mov	r0, r18
    187e:	02 c0       	rjmp	.+4      	; 0x1884 <DIO_voidSetPinValue+0xd0>
    1880:	88 0f       	add	r24, r24
    1882:	99 1f       	adc	r25, r25
    1884:	0a 94       	dec	r0
    1886:	e2 f7       	brpl	.-8      	; 0x1880 <DIO_voidSetPinValue+0xcc>
    1888:	84 2b       	or	r24, r20
    188a:	8c 93       	st	X, r24
    188c:	88 c0       	rjmp	.+272    	; 0x199e <DIO_voidSetPinValue+0x1ea>
            break;
        case PORT_u8D:
            SET_BIT(PORTD,Copy_u8PinNum);
    188e:	a2 e3       	ldi	r26, 0x32	; 50
    1890:	b0 e0       	ldi	r27, 0x00	; 0
    1892:	e2 e3       	ldi	r30, 0x32	; 50
    1894:	f0 e0       	ldi	r31, 0x00	; 0
    1896:	80 81       	ld	r24, Z
    1898:	48 2f       	mov	r20, r24
    189a:	8a 81       	ldd	r24, Y+2	; 0x02
    189c:	28 2f       	mov	r18, r24
    189e:	30 e0       	ldi	r19, 0x00	; 0
    18a0:	81 e0       	ldi	r24, 0x01	; 1
    18a2:	90 e0       	ldi	r25, 0x00	; 0
    18a4:	02 2e       	mov	r0, r18
    18a6:	02 c0       	rjmp	.+4      	; 0x18ac <DIO_voidSetPinValue+0xf8>
    18a8:	88 0f       	add	r24, r24
    18aa:	99 1f       	adc	r25, r25
    18ac:	0a 94       	dec	r0
    18ae:	e2 f7       	brpl	.-8      	; 0x18a8 <DIO_voidSetPinValue+0xf4>
    18b0:	84 2b       	or	r24, r20
    18b2:	8c 93       	st	X, r24
    18b4:	74 c0       	rjmp	.+232    	; 0x199e <DIO_voidSetPinValue+0x1ea>
            break;
        default:
            break;
        }
    }else{
        switch (Copy_u8PortNum)
    18b6:	89 81       	ldd	r24, Y+1	; 0x01
    18b8:	28 2f       	mov	r18, r24
    18ba:	30 e0       	ldi	r19, 0x00	; 0
    18bc:	3d 83       	std	Y+5, r19	; 0x05
    18be:	2c 83       	std	Y+4, r18	; 0x04
    18c0:	8c 81       	ldd	r24, Y+4	; 0x04
    18c2:	9d 81       	ldd	r25, Y+5	; 0x05
    18c4:	82 30       	cpi	r24, 0x02	; 2
    18c6:	91 05       	cpc	r25, r1
    18c8:	61 f1       	breq	.+88     	; 0x1922 <DIO_voidSetPinValue+0x16e>
    18ca:	2c 81       	ldd	r18, Y+4	; 0x04
    18cc:	3d 81       	ldd	r19, Y+5	; 0x05
    18ce:	23 30       	cpi	r18, 0x03	; 3
    18d0:	31 05       	cpc	r19, r1
    18d2:	34 f4       	brge	.+12     	; 0x18e0 <DIO_voidSetPinValue+0x12c>
    18d4:	8c 81       	ldd	r24, Y+4	; 0x04
    18d6:	9d 81       	ldd	r25, Y+5	; 0x05
    18d8:	81 30       	cpi	r24, 0x01	; 1
    18da:	91 05       	cpc	r25, r1
    18dc:	69 f0       	breq	.+26     	; 0x18f8 <DIO_voidSetPinValue+0x144>
    18de:	5f c0       	rjmp	.+190    	; 0x199e <DIO_voidSetPinValue+0x1ea>
    18e0:	2c 81       	ldd	r18, Y+4	; 0x04
    18e2:	3d 81       	ldd	r19, Y+5	; 0x05
    18e4:	23 30       	cpi	r18, 0x03	; 3
    18e6:	31 05       	cpc	r19, r1
    18e8:	89 f1       	breq	.+98     	; 0x194c <DIO_voidSetPinValue+0x198>
    18ea:	8c 81       	ldd	r24, Y+4	; 0x04
    18ec:	9d 81       	ldd	r25, Y+5	; 0x05
    18ee:	84 30       	cpi	r24, 0x04	; 4
    18f0:	91 05       	cpc	r25, r1
    18f2:	09 f4       	brne	.+2      	; 0x18f6 <DIO_voidSetPinValue+0x142>
    18f4:	40 c0       	rjmp	.+128    	; 0x1976 <DIO_voidSetPinValue+0x1c2>
    18f6:	53 c0       	rjmp	.+166    	; 0x199e <DIO_voidSetPinValue+0x1ea>
        {
        case PORT_u8A:
            CLR_BIT(PORTA,Copy_u8PinNum);
    18f8:	ab e3       	ldi	r26, 0x3B	; 59
    18fa:	b0 e0       	ldi	r27, 0x00	; 0
    18fc:	eb e3       	ldi	r30, 0x3B	; 59
    18fe:	f0 e0       	ldi	r31, 0x00	; 0
    1900:	80 81       	ld	r24, Z
    1902:	48 2f       	mov	r20, r24
    1904:	8a 81       	ldd	r24, Y+2	; 0x02
    1906:	28 2f       	mov	r18, r24
    1908:	30 e0       	ldi	r19, 0x00	; 0
    190a:	81 e0       	ldi	r24, 0x01	; 1
    190c:	90 e0       	ldi	r25, 0x00	; 0
    190e:	02 2e       	mov	r0, r18
    1910:	02 c0       	rjmp	.+4      	; 0x1916 <DIO_voidSetPinValue+0x162>
    1912:	88 0f       	add	r24, r24
    1914:	99 1f       	adc	r25, r25
    1916:	0a 94       	dec	r0
    1918:	e2 f7       	brpl	.-8      	; 0x1912 <DIO_voidSetPinValue+0x15e>
    191a:	80 95       	com	r24
    191c:	84 23       	and	r24, r20
    191e:	8c 93       	st	X, r24
    1920:	3e c0       	rjmp	.+124    	; 0x199e <DIO_voidSetPinValue+0x1ea>
            break;
        case PORT_u8B:
            CLR_BIT(PORTB,Copy_u8PinNum);
    1922:	a8 e3       	ldi	r26, 0x38	; 56
    1924:	b0 e0       	ldi	r27, 0x00	; 0
    1926:	e8 e3       	ldi	r30, 0x38	; 56
    1928:	f0 e0       	ldi	r31, 0x00	; 0
    192a:	80 81       	ld	r24, Z
    192c:	48 2f       	mov	r20, r24
    192e:	8a 81       	ldd	r24, Y+2	; 0x02
    1930:	28 2f       	mov	r18, r24
    1932:	30 e0       	ldi	r19, 0x00	; 0
    1934:	81 e0       	ldi	r24, 0x01	; 1
    1936:	90 e0       	ldi	r25, 0x00	; 0
    1938:	02 2e       	mov	r0, r18
    193a:	02 c0       	rjmp	.+4      	; 0x1940 <DIO_voidSetPinValue+0x18c>
    193c:	88 0f       	add	r24, r24
    193e:	99 1f       	adc	r25, r25
    1940:	0a 94       	dec	r0
    1942:	e2 f7       	brpl	.-8      	; 0x193c <DIO_voidSetPinValue+0x188>
    1944:	80 95       	com	r24
    1946:	84 23       	and	r24, r20
    1948:	8c 93       	st	X, r24
    194a:	29 c0       	rjmp	.+82     	; 0x199e <DIO_voidSetPinValue+0x1ea>
            break;
        case PORT_u8C:
            CLR_BIT(PORTC,Copy_u8PinNum);
    194c:	a5 e3       	ldi	r26, 0x35	; 53
    194e:	b0 e0       	ldi	r27, 0x00	; 0
    1950:	e5 e3       	ldi	r30, 0x35	; 53
    1952:	f0 e0       	ldi	r31, 0x00	; 0
    1954:	80 81       	ld	r24, Z
    1956:	48 2f       	mov	r20, r24
    1958:	8a 81       	ldd	r24, Y+2	; 0x02
    195a:	28 2f       	mov	r18, r24
    195c:	30 e0       	ldi	r19, 0x00	; 0
    195e:	81 e0       	ldi	r24, 0x01	; 1
    1960:	90 e0       	ldi	r25, 0x00	; 0
    1962:	02 2e       	mov	r0, r18
    1964:	02 c0       	rjmp	.+4      	; 0x196a <DIO_voidSetPinValue+0x1b6>
    1966:	88 0f       	add	r24, r24
    1968:	99 1f       	adc	r25, r25
    196a:	0a 94       	dec	r0
    196c:	e2 f7       	brpl	.-8      	; 0x1966 <DIO_voidSetPinValue+0x1b2>
    196e:	80 95       	com	r24
    1970:	84 23       	and	r24, r20
    1972:	8c 93       	st	X, r24
    1974:	14 c0       	rjmp	.+40     	; 0x199e <DIO_voidSetPinValue+0x1ea>
            break;
        case PORT_u8D:
            CLR_BIT(PORTD,Copy_u8PinNum);
    1976:	a2 e3       	ldi	r26, 0x32	; 50
    1978:	b0 e0       	ldi	r27, 0x00	; 0
    197a:	e2 e3       	ldi	r30, 0x32	; 50
    197c:	f0 e0       	ldi	r31, 0x00	; 0
    197e:	80 81       	ld	r24, Z
    1980:	48 2f       	mov	r20, r24
    1982:	8a 81       	ldd	r24, Y+2	; 0x02
    1984:	28 2f       	mov	r18, r24
    1986:	30 e0       	ldi	r19, 0x00	; 0
    1988:	81 e0       	ldi	r24, 0x01	; 1
    198a:	90 e0       	ldi	r25, 0x00	; 0
    198c:	02 2e       	mov	r0, r18
    198e:	02 c0       	rjmp	.+4      	; 0x1994 <DIO_voidSetPinValue+0x1e0>
    1990:	88 0f       	add	r24, r24
    1992:	99 1f       	adc	r25, r25
    1994:	0a 94       	dec	r0
    1996:	e2 f7       	brpl	.-8      	; 0x1990 <DIO_voidSetPinValue+0x1dc>
    1998:	80 95       	com	r24
    199a:	84 23       	and	r24, r20
    199c:	8c 93       	st	X, r24
            break;
        default:
            break;
        }
    }
}
    199e:	27 96       	adiw	r28, 0x07	; 7
    19a0:	0f b6       	in	r0, 0x3f	; 63
    19a2:	f8 94       	cli
    19a4:	de bf       	out	0x3e, r29	; 62
    19a6:	0f be       	out	0x3f, r0	; 63
    19a8:	cd bf       	out	0x3d, r28	; 61
    19aa:	cf 91       	pop	r28
    19ac:	df 91       	pop	r29
    19ae:	08 95       	ret

000019b0 <DIO_u8GetPinValue>:

u8 DIO_u8GetPinValue(u8 Copy_u8PortNum,u8 Copy_u8PinNum){
    19b0:	df 93       	push	r29
    19b2:	cf 93       	push	r28
    19b4:	00 d0       	rcall	.+0      	; 0x19b6 <DIO_u8GetPinValue+0x6>
    19b6:	00 d0       	rcall	.+0      	; 0x19b8 <DIO_u8GetPinValue+0x8>
    19b8:	0f 92       	push	r0
    19ba:	cd b7       	in	r28, 0x3d	; 61
    19bc:	de b7       	in	r29, 0x3e	; 62
    19be:	8a 83       	std	Y+2, r24	; 0x02
    19c0:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8PinState=0;
    19c2:	19 82       	std	Y+1, r1	; 0x01
        switch (Copy_u8PortNum)
    19c4:	8a 81       	ldd	r24, Y+2	; 0x02
    19c6:	28 2f       	mov	r18, r24
    19c8:	30 e0       	ldi	r19, 0x00	; 0
    19ca:	3d 83       	std	Y+5, r19	; 0x05
    19cc:	2c 83       	std	Y+4, r18	; 0x04
    19ce:	4c 81       	ldd	r20, Y+4	; 0x04
    19d0:	5d 81       	ldd	r21, Y+5	; 0x05
    19d2:	42 30       	cpi	r20, 0x02	; 2
    19d4:	51 05       	cpc	r21, r1
    19d6:	41 f1       	breq	.+80     	; 0x1a28 <DIO_u8GetPinValue+0x78>
    19d8:	8c 81       	ldd	r24, Y+4	; 0x04
    19da:	9d 81       	ldd	r25, Y+5	; 0x05
    19dc:	83 30       	cpi	r24, 0x03	; 3
    19de:	91 05       	cpc	r25, r1
    19e0:	34 f4       	brge	.+12     	; 0x19ee <DIO_u8GetPinValue+0x3e>
    19e2:	2c 81       	ldd	r18, Y+4	; 0x04
    19e4:	3d 81       	ldd	r19, Y+5	; 0x05
    19e6:	21 30       	cpi	r18, 0x01	; 1
    19e8:	31 05       	cpc	r19, r1
    19ea:	61 f0       	breq	.+24     	; 0x1a04 <DIO_u8GetPinValue+0x54>
    19ec:	52 c0       	rjmp	.+164    	; 0x1a92 <DIO_u8GetPinValue+0xe2>
    19ee:	4c 81       	ldd	r20, Y+4	; 0x04
    19f0:	5d 81       	ldd	r21, Y+5	; 0x05
    19f2:	43 30       	cpi	r20, 0x03	; 3
    19f4:	51 05       	cpc	r21, r1
    19f6:	51 f1       	breq	.+84     	; 0x1a4c <DIO_u8GetPinValue+0x9c>
    19f8:	8c 81       	ldd	r24, Y+4	; 0x04
    19fa:	9d 81       	ldd	r25, Y+5	; 0x05
    19fc:	84 30       	cpi	r24, 0x04	; 4
    19fe:	91 05       	cpc	r25, r1
    1a00:	b9 f1       	breq	.+110    	; 0x1a70 <DIO_u8GetPinValue+0xc0>
    1a02:	47 c0       	rjmp	.+142    	; 0x1a92 <DIO_u8GetPinValue+0xe2>
        {
        case PORT_u8A:
            Local_u8PinState=GET_BIT(PINA,Copy_u8PinNum);
    1a04:	e9 e3       	ldi	r30, 0x39	; 57
    1a06:	f0 e0       	ldi	r31, 0x00	; 0
    1a08:	80 81       	ld	r24, Z
    1a0a:	28 2f       	mov	r18, r24
    1a0c:	30 e0       	ldi	r19, 0x00	; 0
    1a0e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a10:	88 2f       	mov	r24, r24
    1a12:	90 e0       	ldi	r25, 0x00	; 0
    1a14:	a9 01       	movw	r20, r18
    1a16:	02 c0       	rjmp	.+4      	; 0x1a1c <DIO_u8GetPinValue+0x6c>
    1a18:	55 95       	asr	r21
    1a1a:	47 95       	ror	r20
    1a1c:	8a 95       	dec	r24
    1a1e:	e2 f7       	brpl	.-8      	; 0x1a18 <DIO_u8GetPinValue+0x68>
    1a20:	ca 01       	movw	r24, r20
    1a22:	81 70       	andi	r24, 0x01	; 1
    1a24:	89 83       	std	Y+1, r24	; 0x01
    1a26:	35 c0       	rjmp	.+106    	; 0x1a92 <DIO_u8GetPinValue+0xe2>
            break;
        case PORT_u8B:
            Local_u8PinState=GET_BIT(PINB,Copy_u8PinNum);
    1a28:	e6 e3       	ldi	r30, 0x36	; 54
    1a2a:	f0 e0       	ldi	r31, 0x00	; 0
    1a2c:	80 81       	ld	r24, Z
    1a2e:	28 2f       	mov	r18, r24
    1a30:	30 e0       	ldi	r19, 0x00	; 0
    1a32:	8b 81       	ldd	r24, Y+3	; 0x03
    1a34:	88 2f       	mov	r24, r24
    1a36:	90 e0       	ldi	r25, 0x00	; 0
    1a38:	a9 01       	movw	r20, r18
    1a3a:	02 c0       	rjmp	.+4      	; 0x1a40 <DIO_u8GetPinValue+0x90>
    1a3c:	55 95       	asr	r21
    1a3e:	47 95       	ror	r20
    1a40:	8a 95       	dec	r24
    1a42:	e2 f7       	brpl	.-8      	; 0x1a3c <DIO_u8GetPinValue+0x8c>
    1a44:	ca 01       	movw	r24, r20
    1a46:	81 70       	andi	r24, 0x01	; 1
    1a48:	89 83       	std	Y+1, r24	; 0x01
    1a4a:	23 c0       	rjmp	.+70     	; 0x1a92 <DIO_u8GetPinValue+0xe2>
            break;
        case PORT_u8C:
            Local_u8PinState=GET_BIT(PINC,Copy_u8PinNum);
    1a4c:	e3 e3       	ldi	r30, 0x33	; 51
    1a4e:	f0 e0       	ldi	r31, 0x00	; 0
    1a50:	80 81       	ld	r24, Z
    1a52:	28 2f       	mov	r18, r24
    1a54:	30 e0       	ldi	r19, 0x00	; 0
    1a56:	8b 81       	ldd	r24, Y+3	; 0x03
    1a58:	88 2f       	mov	r24, r24
    1a5a:	90 e0       	ldi	r25, 0x00	; 0
    1a5c:	a9 01       	movw	r20, r18
    1a5e:	02 c0       	rjmp	.+4      	; 0x1a64 <DIO_u8GetPinValue+0xb4>
    1a60:	55 95       	asr	r21
    1a62:	47 95       	ror	r20
    1a64:	8a 95       	dec	r24
    1a66:	e2 f7       	brpl	.-8      	; 0x1a60 <DIO_u8GetPinValue+0xb0>
    1a68:	ca 01       	movw	r24, r20
    1a6a:	81 70       	andi	r24, 0x01	; 1
    1a6c:	89 83       	std	Y+1, r24	; 0x01
    1a6e:	11 c0       	rjmp	.+34     	; 0x1a92 <DIO_u8GetPinValue+0xe2>
            break;
        case PORT_u8D:
            Local_u8PinState=GET_BIT(PIND,Copy_u8PinNum);
    1a70:	e0 e3       	ldi	r30, 0x30	; 48
    1a72:	f0 e0       	ldi	r31, 0x00	; 0
    1a74:	80 81       	ld	r24, Z
    1a76:	28 2f       	mov	r18, r24
    1a78:	30 e0       	ldi	r19, 0x00	; 0
    1a7a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a7c:	88 2f       	mov	r24, r24
    1a7e:	90 e0       	ldi	r25, 0x00	; 0
    1a80:	a9 01       	movw	r20, r18
    1a82:	02 c0       	rjmp	.+4      	; 0x1a88 <DIO_u8GetPinValue+0xd8>
    1a84:	55 95       	asr	r21
    1a86:	47 95       	ror	r20
    1a88:	8a 95       	dec	r24
    1a8a:	e2 f7       	brpl	.-8      	; 0x1a84 <DIO_u8GetPinValue+0xd4>
    1a8c:	ca 01       	movw	r24, r20
    1a8e:	81 70       	andi	r24, 0x01	; 1
    1a90:	89 83       	std	Y+1, r24	; 0x01
            break;
        default:
            break;
        }
    return Local_u8PinState;
    1a92:	89 81       	ldd	r24, Y+1	; 0x01
}
    1a94:	0f 90       	pop	r0
    1a96:	0f 90       	pop	r0
    1a98:	0f 90       	pop	r0
    1a9a:	0f 90       	pop	r0
    1a9c:	0f 90       	pop	r0
    1a9e:	cf 91       	pop	r28
    1aa0:	df 91       	pop	r29
    1aa2:	08 95       	ret

00001aa4 <DIO_voidTogglePinValue>:

void DIO_voidTogglePinValue(u8 Copy_u8PortNum,u8 Copy_u8PinNum){
    1aa4:	df 93       	push	r29
    1aa6:	cf 93       	push	r28
    1aa8:	00 d0       	rcall	.+0      	; 0x1aaa <DIO_voidTogglePinValue+0x6>
    1aaa:	cd b7       	in	r28, 0x3d	; 61
    1aac:	de b7       	in	r29, 0x3e	; 62
    1aae:	89 83       	std	Y+1, r24	; 0x01
    1ab0:	6a 83       	std	Y+2, r22	; 0x02
    if(DIO_u8GetPinValue(Copy_u8PortNum,Copy_u8PinNum)==0){
    1ab2:	89 81       	ldd	r24, Y+1	; 0x01
    1ab4:	6a 81       	ldd	r22, Y+2	; 0x02
    1ab6:	0e 94 d8 0c 	call	0x19b0	; 0x19b0 <DIO_u8GetPinValue>
    1aba:	88 23       	and	r24, r24
    1abc:	31 f4       	brne	.+12     	; 0x1aca <DIO_voidTogglePinValue+0x26>
         DIO_voidSetPinValue(Copy_u8PortNum,Copy_u8PinNum,PIN_HIGH);
    1abe:	89 81       	ldd	r24, Y+1	; 0x01
    1ac0:	6a 81       	ldd	r22, Y+2	; 0x02
    1ac2:	41 e0       	ldi	r20, 0x01	; 1
    1ac4:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <DIO_voidSetPinValue>
    1ac8:	0b c0       	rjmp	.+22     	; 0x1ae0 <DIO_voidTogglePinValue+0x3c>
    }else if(DIO_u8GetPinValue(Copy_u8PortNum,Copy_u8PinNum)==1){
    1aca:	89 81       	ldd	r24, Y+1	; 0x01
    1acc:	6a 81       	ldd	r22, Y+2	; 0x02
    1ace:	0e 94 d8 0c 	call	0x19b0	; 0x19b0 <DIO_u8GetPinValue>
    1ad2:	81 30       	cpi	r24, 0x01	; 1
    1ad4:	29 f4       	brne	.+10     	; 0x1ae0 <DIO_voidTogglePinValue+0x3c>
        DIO_voidSetPinValue(Copy_u8PortNum,Copy_u8PinNum,PIN_LOW);
    1ad6:	89 81       	ldd	r24, Y+1	; 0x01
    1ad8:	6a 81       	ldd	r22, Y+2	; 0x02
    1ada:	40 e0       	ldi	r20, 0x00	; 0
    1adc:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <DIO_voidSetPinValue>
    }
}
    1ae0:	0f 90       	pop	r0
    1ae2:	0f 90       	pop	r0
    1ae4:	cf 91       	pop	r28
    1ae6:	df 91       	pop	r29
    1ae8:	08 95       	ret

00001aea <DIO_voidTogglePortValue>:

void DIO_voidTogglePortValue(u8 Copy_u8PortNum){
    1aea:	df 93       	push	r29
    1aec:	cf 93       	push	r28
    1aee:	00 d0       	rcall	.+0      	; 0x1af0 <DIO_voidTogglePortValue+0x6>
    1af0:	cd b7       	in	r28, 0x3d	; 61
    1af2:	de b7       	in	r29, 0x3e	; 62
    1af4:	8a 83       	std	Y+2, r24	; 0x02
    for (u8 pin = 0; pin < 8; pin++) {
    1af6:	19 82       	std	Y+1, r1	; 0x01
    1af8:	07 c0       	rjmp	.+14     	; 0x1b08 <DIO_voidTogglePortValue+0x1e>
    	DIO_voidTogglePinValue(Copy_u8PortNum,pin);
    1afa:	8a 81       	ldd	r24, Y+2	; 0x02
    1afc:	69 81       	ldd	r22, Y+1	; 0x01
    1afe:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <DIO_voidTogglePinValue>
        DIO_voidSetPinValue(Copy_u8PortNum,Copy_u8PinNum,PIN_LOW);
    }
}

void DIO_voidTogglePortValue(u8 Copy_u8PortNum){
    for (u8 pin = 0; pin < 8; pin++) {
    1b02:	89 81       	ldd	r24, Y+1	; 0x01
    1b04:	8f 5f       	subi	r24, 0xFF	; 255
    1b06:	89 83       	std	Y+1, r24	; 0x01
    1b08:	89 81       	ldd	r24, Y+1	; 0x01
    1b0a:	88 30       	cpi	r24, 0x08	; 8
    1b0c:	b0 f3       	brcs	.-20     	; 0x1afa <DIO_voidTogglePortValue+0x10>
    	DIO_voidTogglePinValue(Copy_u8PortNum,pin);
    }
    1b0e:	0f 90       	pop	r0
    1b10:	0f 90       	pop	r0
    1b12:	cf 91       	pop	r28
    1b14:	df 91       	pop	r29
    1b16:	08 95       	ret

00001b18 <EXTI_voidEnableDisable>:
#include "EXTI_private.h"
#include "EXTI_config.h"
#include "DIO_interface.h"

void EXTI_voidEnableDisable(INTNUM_e Copy_eIntNum,MODE_e Copy_eMode)
{
    1b18:	df 93       	push	r29
    1b1a:	cf 93       	push	r28
    1b1c:	cd b7       	in	r28, 0x3d	; 61
    1b1e:	de b7       	in	r29, 0x3e	; 62
    1b20:	2a 97       	sbiw	r28, 0x0a	; 10
    1b22:	0f b6       	in	r0, 0x3f	; 63
    1b24:	f8 94       	cli
    1b26:	de bf       	out	0x3e, r29	; 62
    1b28:	0f be       	out	0x3f, r0	; 63
    1b2a:	cd bf       	out	0x3d, r28	; 61
    1b2c:	89 83       	std	Y+1, r24	; 0x01
    1b2e:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_eIntNum)
    1b30:	89 81       	ldd	r24, Y+1	; 0x01
    1b32:	28 2f       	mov	r18, r24
    1b34:	30 e0       	ldi	r19, 0x00	; 0
    1b36:	3a 87       	std	Y+10, r19	; 0x0a
    1b38:	29 87       	std	Y+9, r18	; 0x09
    1b3a:	89 85       	ldd	r24, Y+9	; 0x09
    1b3c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b3e:	81 30       	cpi	r24, 0x01	; 1
    1b40:	91 05       	cpc	r25, r1
    1b42:	51 f1       	breq	.+84     	; 0x1b98 <EXTI_voidEnableDisable+0x80>
    1b44:	29 85       	ldd	r18, Y+9	; 0x09
    1b46:	3a 85       	ldd	r19, Y+10	; 0x0a
    1b48:	22 30       	cpi	r18, 0x02	; 2
    1b4a:	31 05       	cpc	r19, r1
    1b4c:	09 f4       	brne	.+2      	; 0x1b50 <EXTI_voidEnableDisable+0x38>
    1b4e:	43 c0       	rjmp	.+134    	; 0x1bd6 <EXTI_voidEnableDisable+0xbe>
    1b50:	89 85       	ldd	r24, Y+9	; 0x09
    1b52:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b54:	00 97       	sbiw	r24, 0x00	; 0
    1b56:	09 f0       	breq	.+2      	; 0x1b5a <EXTI_voidEnableDisable+0x42>
    1b58:	5c c0       	rjmp	.+184    	; 0x1c12 <EXTI_voidEnableDisable+0xfa>
	{
	case INT0:
		switch(Copy_eMode)
    1b5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b5c:	28 2f       	mov	r18, r24
    1b5e:	30 e0       	ldi	r19, 0x00	; 0
    1b60:	38 87       	std	Y+8, r19	; 0x08
    1b62:	2f 83       	std	Y+7, r18	; 0x07
    1b64:	8f 81       	ldd	r24, Y+7	; 0x07
    1b66:	98 85       	ldd	r25, Y+8	; 0x08
    1b68:	00 97       	sbiw	r24, 0x00	; 0
    1b6a:	31 f0       	breq	.+12     	; 0x1b78 <EXTI_voidEnableDisable+0x60>
    1b6c:	2f 81       	ldd	r18, Y+7	; 0x07
    1b6e:	38 85       	ldd	r19, Y+8	; 0x08
    1b70:	21 30       	cpi	r18, 0x01	; 1
    1b72:	31 05       	cpc	r19, r1
    1b74:	49 f0       	breq	.+18     	; 0x1b88 <EXTI_voidEnableDisable+0x70>
    1b76:	4d c0       	rjmp	.+154    	; 0x1c12 <EXTI_voidEnableDisable+0xfa>
		{
		case ENABLED:
			SET_BIT(GICR,GICR_INT0);
    1b78:	ab e5       	ldi	r26, 0x5B	; 91
    1b7a:	b0 e0       	ldi	r27, 0x00	; 0
    1b7c:	eb e5       	ldi	r30, 0x5B	; 91
    1b7e:	f0 e0       	ldi	r31, 0x00	; 0
    1b80:	80 81       	ld	r24, Z
    1b82:	80 64       	ori	r24, 0x40	; 64
    1b84:	8c 93       	st	X, r24
    1b86:	45 c0       	rjmp	.+138    	; 0x1c12 <EXTI_voidEnableDisable+0xfa>
			break;
		case DISABLED:
			CLR_BIT(GICR,GICR_INT0);
    1b88:	ab e5       	ldi	r26, 0x5B	; 91
    1b8a:	b0 e0       	ldi	r27, 0x00	; 0
    1b8c:	eb e5       	ldi	r30, 0x5B	; 91
    1b8e:	f0 e0       	ldi	r31, 0x00	; 0
    1b90:	80 81       	ld	r24, Z
    1b92:	8f 7b       	andi	r24, 0xBF	; 191
    1b94:	8c 93       	st	X, r24
    1b96:	3d c0       	rjmp	.+122    	; 0x1c12 <EXTI_voidEnableDisable+0xfa>
			break;
		}
		break;
	case INT1:
		switch(Copy_eMode)
    1b98:	8a 81       	ldd	r24, Y+2	; 0x02
    1b9a:	28 2f       	mov	r18, r24
    1b9c:	30 e0       	ldi	r19, 0x00	; 0
    1b9e:	3e 83       	std	Y+6, r19	; 0x06
    1ba0:	2d 83       	std	Y+5, r18	; 0x05
    1ba2:	8d 81       	ldd	r24, Y+5	; 0x05
    1ba4:	9e 81       	ldd	r25, Y+6	; 0x06
    1ba6:	00 97       	sbiw	r24, 0x00	; 0
    1ba8:	31 f0       	breq	.+12     	; 0x1bb6 <EXTI_voidEnableDisable+0x9e>
    1baa:	2d 81       	ldd	r18, Y+5	; 0x05
    1bac:	3e 81       	ldd	r19, Y+6	; 0x06
    1bae:	21 30       	cpi	r18, 0x01	; 1
    1bb0:	31 05       	cpc	r19, r1
    1bb2:	49 f0       	breq	.+18     	; 0x1bc6 <EXTI_voidEnableDisable+0xae>
    1bb4:	2e c0       	rjmp	.+92     	; 0x1c12 <EXTI_voidEnableDisable+0xfa>
		{
		case ENABLED:
			SET_BIT(GICR,GICR_INT1);
    1bb6:	ab e5       	ldi	r26, 0x5B	; 91
    1bb8:	b0 e0       	ldi	r27, 0x00	; 0
    1bba:	eb e5       	ldi	r30, 0x5B	; 91
    1bbc:	f0 e0       	ldi	r31, 0x00	; 0
    1bbe:	80 81       	ld	r24, Z
    1bc0:	80 68       	ori	r24, 0x80	; 128
    1bc2:	8c 93       	st	X, r24
    1bc4:	26 c0       	rjmp	.+76     	; 0x1c12 <EXTI_voidEnableDisable+0xfa>
			break;
		case DISABLED:
			CLR_BIT(GICR,GICR_INT1);
    1bc6:	ab e5       	ldi	r26, 0x5B	; 91
    1bc8:	b0 e0       	ldi	r27, 0x00	; 0
    1bca:	eb e5       	ldi	r30, 0x5B	; 91
    1bcc:	f0 e0       	ldi	r31, 0x00	; 0
    1bce:	80 81       	ld	r24, Z
    1bd0:	8f 77       	andi	r24, 0x7F	; 127
    1bd2:	8c 93       	st	X, r24
    1bd4:	1e c0       	rjmp	.+60     	; 0x1c12 <EXTI_voidEnableDisable+0xfa>
			break;
		}
		break;
	case INT2:
		switch(Copy_eMode)
    1bd6:	8a 81       	ldd	r24, Y+2	; 0x02
    1bd8:	28 2f       	mov	r18, r24
    1bda:	30 e0       	ldi	r19, 0x00	; 0
    1bdc:	3c 83       	std	Y+4, r19	; 0x04
    1bde:	2b 83       	std	Y+3, r18	; 0x03
    1be0:	8b 81       	ldd	r24, Y+3	; 0x03
    1be2:	9c 81       	ldd	r25, Y+4	; 0x04
    1be4:	00 97       	sbiw	r24, 0x00	; 0
    1be6:	31 f0       	breq	.+12     	; 0x1bf4 <EXTI_voidEnableDisable+0xdc>
    1be8:	2b 81       	ldd	r18, Y+3	; 0x03
    1bea:	3c 81       	ldd	r19, Y+4	; 0x04
    1bec:	21 30       	cpi	r18, 0x01	; 1
    1bee:	31 05       	cpc	r19, r1
    1bf0:	49 f0       	breq	.+18     	; 0x1c04 <EXTI_voidEnableDisable+0xec>
    1bf2:	0f c0       	rjmp	.+30     	; 0x1c12 <EXTI_voidEnableDisable+0xfa>
		{
		case ENABLED:
			SET_BIT(GICR,GICR_INT2);
    1bf4:	ab e5       	ldi	r26, 0x5B	; 91
    1bf6:	b0 e0       	ldi	r27, 0x00	; 0
    1bf8:	eb e5       	ldi	r30, 0x5B	; 91
    1bfa:	f0 e0       	ldi	r31, 0x00	; 0
    1bfc:	80 81       	ld	r24, Z
    1bfe:	80 62       	ori	r24, 0x20	; 32
    1c00:	8c 93       	st	X, r24
    1c02:	07 c0       	rjmp	.+14     	; 0x1c12 <EXTI_voidEnableDisable+0xfa>
			break;
		case DISABLED:
			CLR_BIT(GICR,GICR_INT2);
    1c04:	ab e5       	ldi	r26, 0x5B	; 91
    1c06:	b0 e0       	ldi	r27, 0x00	; 0
    1c08:	eb e5       	ldi	r30, 0x5B	; 91
    1c0a:	f0 e0       	ldi	r31, 0x00	; 0
    1c0c:	80 81       	ld	r24, Z
    1c0e:	8f 7d       	andi	r24, 0xDF	; 223
    1c10:	8c 93       	st	X, r24
			break;
		}
		break;
	}

}
    1c12:	2a 96       	adiw	r28, 0x0a	; 10
    1c14:	0f b6       	in	r0, 0x3f	; 63
    1c16:	f8 94       	cli
    1c18:	de bf       	out	0x3e, r29	; 62
    1c1a:	0f be       	out	0x3f, r0	; 63
    1c1c:	cd bf       	out	0x3d, r28	; 61
    1c1e:	cf 91       	pop	r28
    1c20:	df 91       	pop	r29
    1c22:	08 95       	ret

00001c24 <EXTI_voidSetSenseCtrl>:

void EXTI_voidSetSenseCtrl(INTNUM_e Copy_eIntNum,SENSTIVITY_e Copy_eSenseCtrl)
{
    1c24:	df 93       	push	r29
    1c26:	cf 93       	push	r28
    1c28:	cd b7       	in	r28, 0x3d	; 61
    1c2a:	de b7       	in	r29, 0x3e	; 62
    1c2c:	2a 97       	sbiw	r28, 0x0a	; 10
    1c2e:	0f b6       	in	r0, 0x3f	; 63
    1c30:	f8 94       	cli
    1c32:	de bf       	out	0x3e, r29	; 62
    1c34:	0f be       	out	0x3f, r0	; 63
    1c36:	cd bf       	out	0x3d, r28	; 61
    1c38:	89 83       	std	Y+1, r24	; 0x01
    1c3a:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_eIntNum)
    1c3c:	89 81       	ldd	r24, Y+1	; 0x01
    1c3e:	28 2f       	mov	r18, r24
    1c40:	30 e0       	ldi	r19, 0x00	; 0
    1c42:	3a 87       	std	Y+10, r19	; 0x0a
    1c44:	29 87       	std	Y+9, r18	; 0x09
    1c46:	89 85       	ldd	r24, Y+9	; 0x09
    1c48:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c4a:	81 30       	cpi	r24, 0x01	; 1
    1c4c:	91 05       	cpc	r25, r1
    1c4e:	09 f4       	brne	.+2      	; 0x1c52 <EXTI_voidSetSenseCtrl+0x2e>
    1c50:	66 c0       	rjmp	.+204    	; 0x1d1e <EXTI_voidSetSenseCtrl+0xfa>
    1c52:	29 85       	ldd	r18, Y+9	; 0x09
    1c54:	3a 85       	ldd	r19, Y+10	; 0x0a
    1c56:	22 30       	cpi	r18, 0x02	; 2
    1c58:	31 05       	cpc	r19, r1
    1c5a:	09 f4       	brne	.+2      	; 0x1c5e <EXTI_voidSetSenseCtrl+0x3a>
    1c5c:	bb c0       	rjmp	.+374    	; 0x1dd4 <EXTI_voidSetSenseCtrl+0x1b0>
    1c5e:	89 85       	ldd	r24, Y+9	; 0x09
    1c60:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c62:	00 97       	sbiw	r24, 0x00	; 0
    1c64:	09 f0       	breq	.+2      	; 0x1c68 <EXTI_voidSetSenseCtrl+0x44>
    1c66:	d5 c0       	rjmp	.+426    	; 0x1e12 <EXTI_voidSetSenseCtrl+0x1ee>
	{
	case INT0:
		switch(Copy_eSenseCtrl)
    1c68:	8a 81       	ldd	r24, Y+2	; 0x02
    1c6a:	28 2f       	mov	r18, r24
    1c6c:	30 e0       	ldi	r19, 0x00	; 0
    1c6e:	38 87       	std	Y+8, r19	; 0x08
    1c70:	2f 83       	std	Y+7, r18	; 0x07
    1c72:	8f 81       	ldd	r24, Y+7	; 0x07
    1c74:	98 85       	ldd	r25, Y+8	; 0x08
    1c76:	81 30       	cpi	r24, 0x01	; 1
    1c78:	91 05       	cpc	r25, r1
    1c7a:	21 f1       	breq	.+72     	; 0x1cc4 <EXTI_voidSetSenseCtrl+0xa0>
    1c7c:	2f 81       	ldd	r18, Y+7	; 0x07
    1c7e:	38 85       	ldd	r19, Y+8	; 0x08
    1c80:	22 30       	cpi	r18, 0x02	; 2
    1c82:	31 05       	cpc	r19, r1
    1c84:	2c f4       	brge	.+10     	; 0x1c90 <EXTI_voidSetSenseCtrl+0x6c>
    1c86:	8f 81       	ldd	r24, Y+7	; 0x07
    1c88:	98 85       	ldd	r25, Y+8	; 0x08
    1c8a:	00 97       	sbiw	r24, 0x00	; 0
    1c8c:	61 f0       	breq	.+24     	; 0x1ca6 <EXTI_voidSetSenseCtrl+0x82>
    1c8e:	c1 c0       	rjmp	.+386    	; 0x1e12 <EXTI_voidSetSenseCtrl+0x1ee>
    1c90:	2f 81       	ldd	r18, Y+7	; 0x07
    1c92:	38 85       	ldd	r19, Y+8	; 0x08
    1c94:	22 30       	cpi	r18, 0x02	; 2
    1c96:	31 05       	cpc	r19, r1
    1c98:	21 f1       	breq	.+72     	; 0x1ce2 <EXTI_voidSetSenseCtrl+0xbe>
    1c9a:	8f 81       	ldd	r24, Y+7	; 0x07
    1c9c:	98 85       	ldd	r25, Y+8	; 0x08
    1c9e:	83 30       	cpi	r24, 0x03	; 3
    1ca0:	91 05       	cpc	r25, r1
    1ca2:	71 f1       	breq	.+92     	; 0x1d00 <EXTI_voidSetSenseCtrl+0xdc>
    1ca4:	b6 c0       	rjmp	.+364    	; 0x1e12 <EXTI_voidSetSenseCtrl+0x1ee>
		{
		case LOW_LEVEL:
			CLR_BIT(MCUCR,MCUCR_ISC00);
    1ca6:	a5 e5       	ldi	r26, 0x55	; 85
    1ca8:	b0 e0       	ldi	r27, 0x00	; 0
    1caa:	e5 e5       	ldi	r30, 0x55	; 85
    1cac:	f0 e0       	ldi	r31, 0x00	; 0
    1cae:	80 81       	ld	r24, Z
    1cb0:	8e 7f       	andi	r24, 0xFE	; 254
    1cb2:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,MCUCR_ISC01);
    1cb4:	a5 e5       	ldi	r26, 0x55	; 85
    1cb6:	b0 e0       	ldi	r27, 0x00	; 0
    1cb8:	e5 e5       	ldi	r30, 0x55	; 85
    1cba:	f0 e0       	ldi	r31, 0x00	; 0
    1cbc:	80 81       	ld	r24, Z
    1cbe:	8d 7f       	andi	r24, 0xFD	; 253
    1cc0:	8c 93       	st	X, r24
    1cc2:	a7 c0       	rjmp	.+334    	; 0x1e12 <EXTI_voidSetSenseCtrl+0x1ee>
			break;
		case ON_CHANGE:
			SET_BIT(MCUCR,MCUCR_ISC00);
    1cc4:	a5 e5       	ldi	r26, 0x55	; 85
    1cc6:	b0 e0       	ldi	r27, 0x00	; 0
    1cc8:	e5 e5       	ldi	r30, 0x55	; 85
    1cca:	f0 e0       	ldi	r31, 0x00	; 0
    1ccc:	80 81       	ld	r24, Z
    1cce:	81 60       	ori	r24, 0x01	; 1
    1cd0:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,MCUCR_ISC01);
    1cd2:	a5 e5       	ldi	r26, 0x55	; 85
    1cd4:	b0 e0       	ldi	r27, 0x00	; 0
    1cd6:	e5 e5       	ldi	r30, 0x55	; 85
    1cd8:	f0 e0       	ldi	r31, 0x00	; 0
    1cda:	80 81       	ld	r24, Z
    1cdc:	8d 7f       	andi	r24, 0xFD	; 253
    1cde:	8c 93       	st	X, r24
    1ce0:	98 c0       	rjmp	.+304    	; 0x1e12 <EXTI_voidSetSenseCtrl+0x1ee>
			break;
		case FALLING_EDGE:
			CLR_BIT(MCUCR,MCUCR_ISC00);
    1ce2:	a5 e5       	ldi	r26, 0x55	; 85
    1ce4:	b0 e0       	ldi	r27, 0x00	; 0
    1ce6:	e5 e5       	ldi	r30, 0x55	; 85
    1ce8:	f0 e0       	ldi	r31, 0x00	; 0
    1cea:	80 81       	ld	r24, Z
    1cec:	8e 7f       	andi	r24, 0xFE	; 254
    1cee:	8c 93       	st	X, r24
			SET_BIT(MCUCR,MCUCR_ISC01);
    1cf0:	a5 e5       	ldi	r26, 0x55	; 85
    1cf2:	b0 e0       	ldi	r27, 0x00	; 0
    1cf4:	e5 e5       	ldi	r30, 0x55	; 85
    1cf6:	f0 e0       	ldi	r31, 0x00	; 0
    1cf8:	80 81       	ld	r24, Z
    1cfa:	82 60       	ori	r24, 0x02	; 2
    1cfc:	8c 93       	st	X, r24
    1cfe:	89 c0       	rjmp	.+274    	; 0x1e12 <EXTI_voidSetSenseCtrl+0x1ee>
			break;
		case RISING_EDGE:
			SET_BIT(MCUCR,MCUCR_ISC00);
    1d00:	a5 e5       	ldi	r26, 0x55	; 85
    1d02:	b0 e0       	ldi	r27, 0x00	; 0
    1d04:	e5 e5       	ldi	r30, 0x55	; 85
    1d06:	f0 e0       	ldi	r31, 0x00	; 0
    1d08:	80 81       	ld	r24, Z
    1d0a:	81 60       	ori	r24, 0x01	; 1
    1d0c:	8c 93       	st	X, r24
			SET_BIT(MCUCR,MCUCR_ISC01);
    1d0e:	a5 e5       	ldi	r26, 0x55	; 85
    1d10:	b0 e0       	ldi	r27, 0x00	; 0
    1d12:	e5 e5       	ldi	r30, 0x55	; 85
    1d14:	f0 e0       	ldi	r31, 0x00	; 0
    1d16:	80 81       	ld	r24, Z
    1d18:	82 60       	ori	r24, 0x02	; 2
    1d1a:	8c 93       	st	X, r24
    1d1c:	7a c0       	rjmp	.+244    	; 0x1e12 <EXTI_voidSetSenseCtrl+0x1ee>
			break;
		}
		break;
	case INT1:
		switch(Copy_eSenseCtrl)
    1d1e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d20:	28 2f       	mov	r18, r24
    1d22:	30 e0       	ldi	r19, 0x00	; 0
    1d24:	3e 83       	std	Y+6, r19	; 0x06
    1d26:	2d 83       	std	Y+5, r18	; 0x05
    1d28:	8d 81       	ldd	r24, Y+5	; 0x05
    1d2a:	9e 81       	ldd	r25, Y+6	; 0x06
    1d2c:	81 30       	cpi	r24, 0x01	; 1
    1d2e:	91 05       	cpc	r25, r1
    1d30:	21 f1       	breq	.+72     	; 0x1d7a <EXTI_voidSetSenseCtrl+0x156>
    1d32:	2d 81       	ldd	r18, Y+5	; 0x05
    1d34:	3e 81       	ldd	r19, Y+6	; 0x06
    1d36:	22 30       	cpi	r18, 0x02	; 2
    1d38:	31 05       	cpc	r19, r1
    1d3a:	2c f4       	brge	.+10     	; 0x1d46 <EXTI_voidSetSenseCtrl+0x122>
    1d3c:	8d 81       	ldd	r24, Y+5	; 0x05
    1d3e:	9e 81       	ldd	r25, Y+6	; 0x06
    1d40:	00 97       	sbiw	r24, 0x00	; 0
    1d42:	61 f0       	breq	.+24     	; 0x1d5c <EXTI_voidSetSenseCtrl+0x138>
    1d44:	66 c0       	rjmp	.+204    	; 0x1e12 <EXTI_voidSetSenseCtrl+0x1ee>
    1d46:	2d 81       	ldd	r18, Y+5	; 0x05
    1d48:	3e 81       	ldd	r19, Y+6	; 0x06
    1d4a:	22 30       	cpi	r18, 0x02	; 2
    1d4c:	31 05       	cpc	r19, r1
    1d4e:	21 f1       	breq	.+72     	; 0x1d98 <EXTI_voidSetSenseCtrl+0x174>
    1d50:	8d 81       	ldd	r24, Y+5	; 0x05
    1d52:	9e 81       	ldd	r25, Y+6	; 0x06
    1d54:	83 30       	cpi	r24, 0x03	; 3
    1d56:	91 05       	cpc	r25, r1
    1d58:	71 f1       	breq	.+92     	; 0x1db6 <EXTI_voidSetSenseCtrl+0x192>
    1d5a:	5b c0       	rjmp	.+182    	; 0x1e12 <EXTI_voidSetSenseCtrl+0x1ee>
		{
		case LOW_LEVEL:
			CLR_BIT(MCUCR,MCUCR_ISC10);
    1d5c:	a5 e5       	ldi	r26, 0x55	; 85
    1d5e:	b0 e0       	ldi	r27, 0x00	; 0
    1d60:	e5 e5       	ldi	r30, 0x55	; 85
    1d62:	f0 e0       	ldi	r31, 0x00	; 0
    1d64:	80 81       	ld	r24, Z
    1d66:	8b 7f       	andi	r24, 0xFB	; 251
    1d68:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,MCUCR_ISC11);
    1d6a:	a5 e5       	ldi	r26, 0x55	; 85
    1d6c:	b0 e0       	ldi	r27, 0x00	; 0
    1d6e:	e5 e5       	ldi	r30, 0x55	; 85
    1d70:	f0 e0       	ldi	r31, 0x00	; 0
    1d72:	80 81       	ld	r24, Z
    1d74:	87 7f       	andi	r24, 0xF7	; 247
    1d76:	8c 93       	st	X, r24
    1d78:	4c c0       	rjmp	.+152    	; 0x1e12 <EXTI_voidSetSenseCtrl+0x1ee>
			break;
		case ON_CHANGE:
			SET_BIT(MCUCR,MCUCR_ISC10);
    1d7a:	a5 e5       	ldi	r26, 0x55	; 85
    1d7c:	b0 e0       	ldi	r27, 0x00	; 0
    1d7e:	e5 e5       	ldi	r30, 0x55	; 85
    1d80:	f0 e0       	ldi	r31, 0x00	; 0
    1d82:	80 81       	ld	r24, Z
    1d84:	84 60       	ori	r24, 0x04	; 4
    1d86:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,MCUCR_ISC11);
    1d88:	a5 e5       	ldi	r26, 0x55	; 85
    1d8a:	b0 e0       	ldi	r27, 0x00	; 0
    1d8c:	e5 e5       	ldi	r30, 0x55	; 85
    1d8e:	f0 e0       	ldi	r31, 0x00	; 0
    1d90:	80 81       	ld	r24, Z
    1d92:	87 7f       	andi	r24, 0xF7	; 247
    1d94:	8c 93       	st	X, r24
    1d96:	3d c0       	rjmp	.+122    	; 0x1e12 <EXTI_voidSetSenseCtrl+0x1ee>
			break;
		case FALLING_EDGE:
			CLR_BIT(MCUCR,MCUCR_ISC10);
    1d98:	a5 e5       	ldi	r26, 0x55	; 85
    1d9a:	b0 e0       	ldi	r27, 0x00	; 0
    1d9c:	e5 e5       	ldi	r30, 0x55	; 85
    1d9e:	f0 e0       	ldi	r31, 0x00	; 0
    1da0:	80 81       	ld	r24, Z
    1da2:	8b 7f       	andi	r24, 0xFB	; 251
    1da4:	8c 93       	st	X, r24
			SET_BIT(MCUCR,MCUCR_ISC11);
    1da6:	a5 e5       	ldi	r26, 0x55	; 85
    1da8:	b0 e0       	ldi	r27, 0x00	; 0
    1daa:	e5 e5       	ldi	r30, 0x55	; 85
    1dac:	f0 e0       	ldi	r31, 0x00	; 0
    1dae:	80 81       	ld	r24, Z
    1db0:	88 60       	ori	r24, 0x08	; 8
    1db2:	8c 93       	st	X, r24
    1db4:	2e c0       	rjmp	.+92     	; 0x1e12 <EXTI_voidSetSenseCtrl+0x1ee>
			break;
		case RISING_EDGE:
			SET_BIT(MCUCR,MCUCR_ISC10);
    1db6:	a5 e5       	ldi	r26, 0x55	; 85
    1db8:	b0 e0       	ldi	r27, 0x00	; 0
    1dba:	e5 e5       	ldi	r30, 0x55	; 85
    1dbc:	f0 e0       	ldi	r31, 0x00	; 0
    1dbe:	80 81       	ld	r24, Z
    1dc0:	84 60       	ori	r24, 0x04	; 4
    1dc2:	8c 93       	st	X, r24
			SET_BIT(MCUCR,MCUCR_ISC11);
    1dc4:	a5 e5       	ldi	r26, 0x55	; 85
    1dc6:	b0 e0       	ldi	r27, 0x00	; 0
    1dc8:	e5 e5       	ldi	r30, 0x55	; 85
    1dca:	f0 e0       	ldi	r31, 0x00	; 0
    1dcc:	80 81       	ld	r24, Z
    1dce:	88 60       	ori	r24, 0x08	; 8
    1dd0:	8c 93       	st	X, r24
    1dd2:	1f c0       	rjmp	.+62     	; 0x1e12 <EXTI_voidSetSenseCtrl+0x1ee>
			break;
		}
		break;
	case INT2:
		switch(Copy_eSenseCtrl)
    1dd4:	8a 81       	ldd	r24, Y+2	; 0x02
    1dd6:	28 2f       	mov	r18, r24
    1dd8:	30 e0       	ldi	r19, 0x00	; 0
    1dda:	3c 83       	std	Y+4, r19	; 0x04
    1ddc:	2b 83       	std	Y+3, r18	; 0x03
    1dde:	8b 81       	ldd	r24, Y+3	; 0x03
    1de0:	9c 81       	ldd	r25, Y+4	; 0x04
    1de2:	82 30       	cpi	r24, 0x02	; 2
    1de4:	91 05       	cpc	r25, r1
    1de6:	31 f0       	breq	.+12     	; 0x1df4 <EXTI_voidSetSenseCtrl+0x1d0>
    1de8:	2b 81       	ldd	r18, Y+3	; 0x03
    1dea:	3c 81       	ldd	r19, Y+4	; 0x04
    1dec:	23 30       	cpi	r18, 0x03	; 3
    1dee:	31 05       	cpc	r19, r1
    1df0:	49 f0       	breq	.+18     	; 0x1e04 <EXTI_voidSetSenseCtrl+0x1e0>
    1df2:	0f c0       	rjmp	.+30     	; 0x1e12 <EXTI_voidSetSenseCtrl+0x1ee>
		{
		case FALLING_EDGE:
			CLR_BIT(MCUCSR,MCUCSR_ISC2);
    1df4:	a4 e5       	ldi	r26, 0x54	; 84
    1df6:	b0 e0       	ldi	r27, 0x00	; 0
    1df8:	e4 e5       	ldi	r30, 0x54	; 84
    1dfa:	f0 e0       	ldi	r31, 0x00	; 0
    1dfc:	80 81       	ld	r24, Z
    1dfe:	8f 7b       	andi	r24, 0xBF	; 191
    1e00:	8c 93       	st	X, r24
    1e02:	07 c0       	rjmp	.+14     	; 0x1e12 <EXTI_voidSetSenseCtrl+0x1ee>
			break;
		case RISING_EDGE:
			SET_BIT(MCUCSR,MCUCSR_ISC2);
    1e04:	a4 e5       	ldi	r26, 0x54	; 84
    1e06:	b0 e0       	ldi	r27, 0x00	; 0
    1e08:	e4 e5       	ldi	r30, 0x54	; 84
    1e0a:	f0 e0       	ldi	r31, 0x00	; 0
    1e0c:	80 81       	ld	r24, Z
    1e0e:	80 64       	ori	r24, 0x40	; 64
    1e10:	8c 93       	st	X, r24
			break;
		}
		break;
	}
}
    1e12:	2a 96       	adiw	r28, 0x0a	; 10
    1e14:	0f b6       	in	r0, 0x3f	; 63
    1e16:	f8 94       	cli
    1e18:	de bf       	out	0x3e, r29	; 62
    1e1a:	0f be       	out	0x3f, r0	; 63
    1e1c:	cd bf       	out	0x3d, r28	; 61
    1e1e:	cf 91       	pop	r28
    1e20:	df 91       	pop	r29
    1e22:	08 95       	ret

00001e24 <EXTI_voidSetCallBack>:

static void (*GlobalPtrFunc[3])(void)={NULL};

STD_err_e EXTI_voidSetCallBack(INTNUM_e Copy_eIntNum,void (*LocalPtrFunc)(void))
{
    1e24:	df 93       	push	r29
    1e26:	cf 93       	push	r28
    1e28:	00 d0       	rcall	.+0      	; 0x1e2a <EXTI_voidSetCallBack+0x6>
    1e2a:	00 d0       	rcall	.+0      	; 0x1e2c <EXTI_voidSetCallBack+0x8>
    1e2c:	00 d0       	rcall	.+0      	; 0x1e2e <EXTI_voidSetCallBack+0xa>
    1e2e:	cd b7       	in	r28, 0x3d	; 61
    1e30:	de b7       	in	r29, 0x3e	; 62
    1e32:	8a 83       	std	Y+2, r24	; 0x02
    1e34:	7c 83       	std	Y+4, r23	; 0x04
    1e36:	6b 83       	std	Y+3, r22	; 0x03
	STD_err_e  Local_errState=OK;
    1e38:	19 82       	std	Y+1, r1	; 0x01
	if(LocalPtrFunc!=NULL)
    1e3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e3c:	9c 81       	ldd	r25, Y+4	; 0x04
    1e3e:	00 97       	sbiw	r24, 0x00	; 0
    1e40:	41 f1       	breq	.+80     	; 0x1e92 <EXTI_voidSetCallBack+0x6e>
	{
		switch(Copy_eIntNum) 
    1e42:	8a 81       	ldd	r24, Y+2	; 0x02
    1e44:	28 2f       	mov	r18, r24
    1e46:	30 e0       	ldi	r19, 0x00	; 0
    1e48:	3e 83       	std	Y+6, r19	; 0x06
    1e4a:	2d 83       	std	Y+5, r18	; 0x05
    1e4c:	8d 81       	ldd	r24, Y+5	; 0x05
    1e4e:	9e 81       	ldd	r25, Y+6	; 0x06
    1e50:	81 30       	cpi	r24, 0x01	; 1
    1e52:	91 05       	cpc	r25, r1
    1e54:	81 f0       	breq	.+32     	; 0x1e76 <EXTI_voidSetCallBack+0x52>
    1e56:	2d 81       	ldd	r18, Y+5	; 0x05
    1e58:	3e 81       	ldd	r19, Y+6	; 0x06
    1e5a:	22 30       	cpi	r18, 0x02	; 2
    1e5c:	31 05       	cpc	r19, r1
    1e5e:	91 f0       	breq	.+36     	; 0x1e84 <EXTI_voidSetCallBack+0x60>
    1e60:	8d 81       	ldd	r24, Y+5	; 0x05
    1e62:	9e 81       	ldd	r25, Y+6	; 0x06
    1e64:	00 97       	sbiw	r24, 0x00	; 0
    1e66:	b9 f4       	brne	.+46     	; 0x1e96 <EXTI_voidSetCallBack+0x72>
		{
		case INT0:
			GlobalPtrFunc[0]=LocalPtrFunc;
    1e68:	8b 81       	ldd	r24, Y+3	; 0x03
    1e6a:	9c 81       	ldd	r25, Y+4	; 0x04
    1e6c:	90 93 81 00 	sts	0x0081, r25
    1e70:	80 93 80 00 	sts	0x0080, r24
    1e74:	10 c0       	rjmp	.+32     	; 0x1e96 <EXTI_voidSetCallBack+0x72>
			break;
		case INT1:
			GlobalPtrFunc[1]=LocalPtrFunc;
    1e76:	8b 81       	ldd	r24, Y+3	; 0x03
    1e78:	9c 81       	ldd	r25, Y+4	; 0x04
    1e7a:	90 93 83 00 	sts	0x0083, r25
    1e7e:	80 93 82 00 	sts	0x0082, r24
    1e82:	09 c0       	rjmp	.+18     	; 0x1e96 <EXTI_voidSetCallBack+0x72>
			break;
		case INT2:
			GlobalPtrFunc[2]=LocalPtrFunc;
    1e84:	8b 81       	ldd	r24, Y+3	; 0x03
    1e86:	9c 81       	ldd	r25, Y+4	; 0x04
    1e88:	90 93 85 00 	sts	0x0085, r25
    1e8c:	80 93 84 00 	sts	0x0084, r24
    1e90:	02 c0       	rjmp	.+4      	; 0x1e96 <EXTI_voidSetCallBack+0x72>
			break;
		}
	}
	else
	{
		Local_errState=NOK;
    1e92:	81 e0       	ldi	r24, 0x01	; 1
    1e94:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_errState;
    1e96:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e98:	26 96       	adiw	r28, 0x06	; 6
    1e9a:	0f b6       	in	r0, 0x3f	; 63
    1e9c:	f8 94       	cli
    1e9e:	de bf       	out	0x3e, r29	; 62
    1ea0:	0f be       	out	0x3f, r0	; 63
    1ea2:	cd bf       	out	0x3d, r28	; 61
    1ea4:	cf 91       	pop	r28
    1ea6:	df 91       	pop	r29
    1ea8:	08 95       	ret

00001eaa <__vector_1>:


//ISR To handle INT0
void __vector_1(void)  __attribute__((signal));
void __vector_1(void)
{
    1eaa:	1f 92       	push	r1
    1eac:	0f 92       	push	r0
    1eae:	0f b6       	in	r0, 0x3f	; 63
    1eb0:	0f 92       	push	r0
    1eb2:	11 24       	eor	r1, r1
    1eb4:	2f 93       	push	r18
    1eb6:	3f 93       	push	r19
    1eb8:	4f 93       	push	r20
    1eba:	5f 93       	push	r21
    1ebc:	6f 93       	push	r22
    1ebe:	7f 93       	push	r23
    1ec0:	8f 93       	push	r24
    1ec2:	9f 93       	push	r25
    1ec4:	af 93       	push	r26
    1ec6:	bf 93       	push	r27
    1ec8:	ef 93       	push	r30
    1eca:	ff 93       	push	r31
    1ecc:	df 93       	push	r29
    1ece:	cf 93       	push	r28
    1ed0:	cd b7       	in	r28, 0x3d	; 61
    1ed2:	de b7       	in	r29, 0x3e	; 62
	GlobalPtrFunc[0]();
    1ed4:	e0 91 80 00 	lds	r30, 0x0080
    1ed8:	f0 91 81 00 	lds	r31, 0x0081
    1edc:	09 95       	icall
}
    1ede:	cf 91       	pop	r28
    1ee0:	df 91       	pop	r29
    1ee2:	ff 91       	pop	r31
    1ee4:	ef 91       	pop	r30
    1ee6:	bf 91       	pop	r27
    1ee8:	af 91       	pop	r26
    1eea:	9f 91       	pop	r25
    1eec:	8f 91       	pop	r24
    1eee:	7f 91       	pop	r23
    1ef0:	6f 91       	pop	r22
    1ef2:	5f 91       	pop	r21
    1ef4:	4f 91       	pop	r20
    1ef6:	3f 91       	pop	r19
    1ef8:	2f 91       	pop	r18
    1efa:	0f 90       	pop	r0
    1efc:	0f be       	out	0x3f, r0	; 63
    1efe:	0f 90       	pop	r0
    1f00:	1f 90       	pop	r1
    1f02:	18 95       	reti

00001f04 <__vector_2>:

//ISR To handle INT1
void __vector_2(void)  __attribute__((signal));
void __vector_2(void)
{
    1f04:	1f 92       	push	r1
    1f06:	0f 92       	push	r0
    1f08:	0f b6       	in	r0, 0x3f	; 63
    1f0a:	0f 92       	push	r0
    1f0c:	11 24       	eor	r1, r1
    1f0e:	2f 93       	push	r18
    1f10:	3f 93       	push	r19
    1f12:	4f 93       	push	r20
    1f14:	5f 93       	push	r21
    1f16:	6f 93       	push	r22
    1f18:	7f 93       	push	r23
    1f1a:	8f 93       	push	r24
    1f1c:	9f 93       	push	r25
    1f1e:	af 93       	push	r26
    1f20:	bf 93       	push	r27
    1f22:	ef 93       	push	r30
    1f24:	ff 93       	push	r31
    1f26:	df 93       	push	r29
    1f28:	cf 93       	push	r28
    1f2a:	cd b7       	in	r28, 0x3d	; 61
    1f2c:	de b7       	in	r29, 0x3e	; 62
	GlobalPtrFunc[1]();
    1f2e:	e0 91 82 00 	lds	r30, 0x0082
    1f32:	f0 91 83 00 	lds	r31, 0x0083
    1f36:	09 95       	icall
}
    1f38:	cf 91       	pop	r28
    1f3a:	df 91       	pop	r29
    1f3c:	ff 91       	pop	r31
    1f3e:	ef 91       	pop	r30
    1f40:	bf 91       	pop	r27
    1f42:	af 91       	pop	r26
    1f44:	9f 91       	pop	r25
    1f46:	8f 91       	pop	r24
    1f48:	7f 91       	pop	r23
    1f4a:	6f 91       	pop	r22
    1f4c:	5f 91       	pop	r21
    1f4e:	4f 91       	pop	r20
    1f50:	3f 91       	pop	r19
    1f52:	2f 91       	pop	r18
    1f54:	0f 90       	pop	r0
    1f56:	0f be       	out	0x3f, r0	; 63
    1f58:	0f 90       	pop	r0
    1f5a:	1f 90       	pop	r1
    1f5c:	18 95       	reti

00001f5e <__vector_3>:

//ISR To handle INT2
void __vector_3(void)  __attribute__((signal));
void __vector_3(void)
{
    1f5e:	1f 92       	push	r1
    1f60:	0f 92       	push	r0
    1f62:	0f b6       	in	r0, 0x3f	; 63
    1f64:	0f 92       	push	r0
    1f66:	11 24       	eor	r1, r1
    1f68:	2f 93       	push	r18
    1f6a:	3f 93       	push	r19
    1f6c:	4f 93       	push	r20
    1f6e:	5f 93       	push	r21
    1f70:	6f 93       	push	r22
    1f72:	7f 93       	push	r23
    1f74:	8f 93       	push	r24
    1f76:	9f 93       	push	r25
    1f78:	af 93       	push	r26
    1f7a:	bf 93       	push	r27
    1f7c:	ef 93       	push	r30
    1f7e:	ff 93       	push	r31
    1f80:	df 93       	push	r29
    1f82:	cf 93       	push	r28
    1f84:	cd b7       	in	r28, 0x3d	; 61
    1f86:	de b7       	in	r29, 0x3e	; 62
	GlobalPtrFunc[2]();
    1f88:	e0 91 84 00 	lds	r30, 0x0084
    1f8c:	f0 91 85 00 	lds	r31, 0x0085
    1f90:	09 95       	icall
}
    1f92:	cf 91       	pop	r28
    1f94:	df 91       	pop	r29
    1f96:	ff 91       	pop	r31
    1f98:	ef 91       	pop	r30
    1f9a:	bf 91       	pop	r27
    1f9c:	af 91       	pop	r26
    1f9e:	9f 91       	pop	r25
    1fa0:	8f 91       	pop	r24
    1fa2:	7f 91       	pop	r23
    1fa4:	6f 91       	pop	r22
    1fa6:	5f 91       	pop	r21
    1fa8:	4f 91       	pop	r20
    1faa:	3f 91       	pop	r19
    1fac:	2f 91       	pop	r18
    1fae:	0f 90       	pop	r0
    1fb0:	0f be       	out	0x3f, r0	; 63
    1fb2:	0f 90       	pop	r0
    1fb4:	1f 90       	pop	r1
    1fb6:	18 95       	reti

00001fb8 <GI_voidEnable>:
#include "GI_interface.h"
#include "GI_private.h"


void GI_voidEnable(void)
{
    1fb8:	df 93       	push	r29
    1fba:	cf 93       	push	r28
    1fbc:	cd b7       	in	r28, 0x3d	; 61
    1fbe:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,SREG_I);
    1fc0:	af e5       	ldi	r26, 0x5F	; 95
    1fc2:	b0 e0       	ldi	r27, 0x00	; 0
    1fc4:	ef e5       	ldi	r30, 0x5F	; 95
    1fc6:	f0 e0       	ldi	r31, 0x00	; 0
    1fc8:	80 81       	ld	r24, Z
    1fca:	80 68       	ori	r24, 0x80	; 128
    1fcc:	8c 93       	st	X, r24
}
    1fce:	cf 91       	pop	r28
    1fd0:	df 91       	pop	r29
    1fd2:	08 95       	ret

00001fd4 <GI_voidDisable>:
void GI_voidDisable(void)
{
    1fd4:	df 93       	push	r29
    1fd6:	cf 93       	push	r28
    1fd8:	cd b7       	in	r28, 0x3d	; 61
    1fda:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,SREG_I);
    1fdc:	af e5       	ldi	r26, 0x5F	; 95
    1fde:	b0 e0       	ldi	r27, 0x00	; 0
    1fe0:	ef e5       	ldi	r30, 0x5F	; 95
    1fe2:	f0 e0       	ldi	r31, 0x00	; 0
    1fe4:	80 81       	ld	r24, Z
    1fe6:	8f 77       	andi	r24, 0x7F	; 127
    1fe8:	8c 93       	st	X, r24
    1fea:	cf 91       	pop	r28
    1fec:	df 91       	pop	r29
    1fee:	08 95       	ret

00001ff0 <SW_voidSetSw>:
#include "DIO_interface.h"
#include "SW_interface.h"
#include "SW_private.h"
#include "SW_config.h"

void SW_voidSetSw(SW_t Copy_sw){
    1ff0:	df 93       	push	r29
    1ff2:	cf 93       	push	r28
    1ff4:	00 d0       	rcall	.+0      	; 0x1ff6 <SW_voidSetSw+0x6>
    1ff6:	cd b7       	in	r28, 0x3d	; 61
    1ff8:	de b7       	in	r29, 0x3e	; 62
    1ffa:	9a 83       	std	Y+2, r25	; 0x02
    1ffc:	89 83       	std	Y+1, r24	; 0x01
        DIO_voidSetPinDirection(Copy_sw.PortNum,Copy_sw.PinNum,PIN_IN);
    1ffe:	89 81       	ldd	r24, Y+1	; 0x01
    2000:	9a 81       	ldd	r25, Y+2	; 0x02
    2002:	69 2f       	mov	r22, r25
    2004:	40 e0       	ldi	r20, 0x00	; 0
    2006:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_voidSetPinDirection>
        DIO_voidSetPinValue(Copy_sw.PortNum,Copy_sw.PinNum,PIN_HIGH); 
    200a:	89 81       	ldd	r24, Y+1	; 0x01
    200c:	9a 81       	ldd	r25, Y+2	; 0x02
    200e:	69 2f       	mov	r22, r25
    2010:	41 e0       	ldi	r20, 0x01	; 1
    2012:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <DIO_voidSetPinValue>
}
    2016:	0f 90       	pop	r0
    2018:	0f 90       	pop	r0
    201a:	cf 91       	pop	r28
    201c:	df 91       	pop	r29
    201e:	08 95       	ret

00002020 <SW_u8ViewStatus>:
u8 SW_u8ViewStatus(SW_t Copy_sw){
    2020:	df 93       	push	r29
    2022:	cf 93       	push	r28
    2024:	00 d0       	rcall	.+0      	; 0x2026 <SW_u8ViewStatus+0x6>
    2026:	0f 92       	push	r0
    2028:	cd b7       	in	r28, 0x3d	; 61
    202a:	de b7       	in	r29, 0x3e	; 62
    202c:	9a 83       	std	Y+2, r25	; 0x02
    202e:	89 83       	std	Y+1, r24	; 0x01
    return (DIO_u8GetPinValue(Copy_sw.PortNum,Copy_sw.PinNum)==0);
    2030:	89 81       	ldd	r24, Y+1	; 0x01
    2032:	9a 81       	ldd	r25, Y+2	; 0x02
    2034:	69 2f       	mov	r22, r25
    2036:	0e 94 d8 0c 	call	0x19b0	; 0x19b0 <DIO_u8GetPinValue>
    203a:	1b 82       	std	Y+3, r1	; 0x03
    203c:	88 23       	and	r24, r24
    203e:	11 f4       	brne	.+4      	; 0x2044 <SW_u8ViewStatus+0x24>
    2040:	81 e0       	ldi	r24, 0x01	; 1
    2042:	8b 83       	std	Y+3, r24	; 0x03
    2044:	8b 81       	ldd	r24, Y+3	; 0x03
    2046:	0f 90       	pop	r0
    2048:	0f 90       	pop	r0
    204a:	0f 90       	pop	r0
    204c:	cf 91       	pop	r28
    204e:	df 91       	pop	r29
    2050:	08 95       	ret

00002052 <main>:
#include "EXTI_interface.h"
#include "GI_interface.h"
#include "SW_interface.h"
#include "CLCD_interface.h"
void func();
void main(void){
    2052:	df 93       	push	r29
    2054:	cf 93       	push	r28
    2056:	00 d0       	rcall	.+0      	; 0x2058 <main+0x6>
    2058:	cd b7       	in	r28, 0x3d	; 61
    205a:	de b7       	in	r29, 0x3e	; 62
	CLCD_voidInit();
    205c:	0e 94 df 06 	call	0xdbe	; 0xdbe <CLCD_voidInit>
	SW_t SW1={PORT_u8D,PIN3};
    2060:	84 e0       	ldi	r24, 0x04	; 4
    2062:	89 83       	std	Y+1, r24	; 0x01
    2064:	83 e0       	ldi	r24, 0x03	; 3
    2066:	8a 83       	std	Y+2, r24	; 0x02
	SW_voidSetSw(SW1);
    2068:	89 81       	ldd	r24, Y+1	; 0x01
    206a:	9a 81       	ldd	r25, Y+2	; 0x02
    206c:	0e 94 f8 0f 	call	0x1ff0	; 0x1ff0 <SW_voidSetSw>
	DIO_voidSetPinDirection(PORT_u8B,PIN7,PIN_OUT);
    2070:	82 e0       	ldi	r24, 0x02	; 2
    2072:	67 e0       	ldi	r22, 0x07	; 7
    2074:	41 e0       	ldi	r20, 0x01	; 1
    2076:	0e 94 9a 0a 	call	0x1534	; 0x1534 <DIO_voidSetPinDirection>
	//enable GI
	 GI_voidEnable();
    207a:	0e 94 dc 0f 	call	0x1fb8	; 0x1fb8 <GI_voidEnable>
	//call back function
	 EXTI_voidSetCallBack(INT1,&func);
    207e:	22 e5       	ldi	r18, 0x52	; 82
    2080:	30 e1       	ldi	r19, 0x10	; 16
    2082:	81 e0       	ldi	r24, 0x01	; 1
    2084:	b9 01       	movw	r22, r18
    2086:	0e 94 12 0f 	call	0x1e24	; 0x1e24 <EXTI_voidSetCallBack>
	//EXTI1
	 EXTI_voidEnableDisable(INT1,ENABLED);
    208a:	81 e0       	ldi	r24, 0x01	; 1
    208c:	60 e0       	ldi	r22, 0x00	; 0
    208e:	0e 94 8c 0d 	call	0x1b18	; 0x1b18 <EXTI_voidEnableDisable>
	 EXTI_voidSetSenseCtrl(INT1,FALLING_EDGE);
    2092:	81 e0       	ldi	r24, 0x01	; 1
    2094:	62 e0       	ldi	r22, 0x02	; 2
    2096:	0e 94 12 0e 	call	0x1c24	; 0x1c24 <EXTI_voidSetSenseCtrl>
	 CLCD_voidSendString("MOTOR OFF..");
    209a:	80 e6       	ldi	r24, 0x60	; 96
    209c:	90 e0       	ldi	r25, 0x00	; 0
    209e:	0e 94 d6 08 	call	0x11ac	; 0x11ac <CLCD_voidSendString>
    20a2:	ff cf       	rjmp	.-2      	; 0x20a2 <main+0x50>

000020a4 <func>:
	 while(1);
	 return 0;
}
void func(){
    20a4:	df 93       	push	r29
    20a6:	cf 93       	push	r28
    20a8:	cd b7       	in	r28, 0x3d	; 61
    20aa:	de b7       	in	r29, 0x3e	; 62
	static u8 LOCAL_u8flag=0;
	if(LOCAL_u8flag==0){
    20ac:	80 91 86 00 	lds	r24, 0x0086
    20b0:	88 23       	and	r24, r24
    20b2:	99 f4       	brne	.+38     	; 0x20da <func+0x36>
		DIO_voidSetPinValue(PORT_u8B,PIN7,PIN_HIGH);
    20b4:	82 e0       	ldi	r24, 0x02	; 2
    20b6:	67 e0       	ldi	r22, 0x07	; 7
    20b8:	41 e0       	ldi	r20, 0x01	; 1
    20ba:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <DIO_voidSetPinValue>
		CLCD_voidClearDisplay();
    20be:	0e 94 2a 09 	call	0x1254	; 0x1254 <CLCD_voidClearDisplay>
		CLCD_voidSetPosition(0,0);
    20c2:	80 e0       	ldi	r24, 0x00	; 0
    20c4:	60 e0       	ldi	r22, 0x00	; 0
    20c6:	0e 94 ff 08 	call	0x11fe	; 0x11fe <CLCD_voidSetPosition>
		CLCD_voidSendString("MOTOR ON..");
    20ca:	8c e6       	ldi	r24, 0x6C	; 108
    20cc:	90 e0       	ldi	r25, 0x00	; 0
    20ce:	0e 94 d6 08 	call	0x11ac	; 0x11ac <CLCD_voidSendString>
		LOCAL_u8flag=1;
    20d2:	81 e0       	ldi	r24, 0x01	; 1
    20d4:	80 93 86 00 	sts	0x0086, r24
    20d8:	15 c0       	rjmp	.+42     	; 0x2104 <func+0x60>
	}else if (LOCAL_u8flag==1){
    20da:	80 91 86 00 	lds	r24, 0x0086
    20de:	81 30       	cpi	r24, 0x01	; 1
    20e0:	89 f4       	brne	.+34     	; 0x2104 <func+0x60>
		DIO_voidSetPinValue(PORT_u8B,PIN7,PIN_LOW);
    20e2:	82 e0       	ldi	r24, 0x02	; 2
    20e4:	67 e0       	ldi	r22, 0x07	; 7
    20e6:	40 e0       	ldi	r20, 0x00	; 0
    20e8:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <DIO_voidSetPinValue>
		CLCD_voidClearDisplay();
    20ec:	0e 94 2a 09 	call	0x1254	; 0x1254 <CLCD_voidClearDisplay>
		CLCD_voidSetPosition(0,0);
    20f0:	80 e0       	ldi	r24, 0x00	; 0
    20f2:	60 e0       	ldi	r22, 0x00	; 0
    20f4:	0e 94 ff 08 	call	0x11fe	; 0x11fe <CLCD_voidSetPosition>
		CLCD_voidSendString("MOTOR OFF..");
    20f8:	80 e6       	ldi	r24, 0x60	; 96
    20fa:	90 e0       	ldi	r25, 0x00	; 0
    20fc:	0e 94 d6 08 	call	0x11ac	; 0x11ac <CLCD_voidSendString>
		LOCAL_u8flag=0;
    2100:	10 92 86 00 	sts	0x0086, r1
	}

}
    2104:	cf 91       	pop	r28
    2106:	df 91       	pop	r29
    2108:	08 95       	ret

0000210a <__udivmodhi4>:
    210a:	aa 1b       	sub	r26, r26
    210c:	bb 1b       	sub	r27, r27
    210e:	51 e1       	ldi	r21, 0x11	; 17
    2110:	07 c0       	rjmp	.+14     	; 0x2120 <__udivmodhi4_ep>

00002112 <__udivmodhi4_loop>:
    2112:	aa 1f       	adc	r26, r26
    2114:	bb 1f       	adc	r27, r27
    2116:	a6 17       	cp	r26, r22
    2118:	b7 07       	cpc	r27, r23
    211a:	10 f0       	brcs	.+4      	; 0x2120 <__udivmodhi4_ep>
    211c:	a6 1b       	sub	r26, r22
    211e:	b7 0b       	sbc	r27, r23

00002120 <__udivmodhi4_ep>:
    2120:	88 1f       	adc	r24, r24
    2122:	99 1f       	adc	r25, r25
    2124:	5a 95       	dec	r21
    2126:	a9 f7       	brne	.-22     	; 0x2112 <__udivmodhi4_loop>
    2128:	80 95       	com	r24
    212a:	90 95       	com	r25
    212c:	bc 01       	movw	r22, r24
    212e:	cd 01       	movw	r24, r26
    2130:	08 95       	ret

00002132 <__prologue_saves__>:
    2132:	2f 92       	push	r2
    2134:	3f 92       	push	r3
    2136:	4f 92       	push	r4
    2138:	5f 92       	push	r5
    213a:	6f 92       	push	r6
    213c:	7f 92       	push	r7
    213e:	8f 92       	push	r8
    2140:	9f 92       	push	r9
    2142:	af 92       	push	r10
    2144:	bf 92       	push	r11
    2146:	cf 92       	push	r12
    2148:	df 92       	push	r13
    214a:	ef 92       	push	r14
    214c:	ff 92       	push	r15
    214e:	0f 93       	push	r16
    2150:	1f 93       	push	r17
    2152:	cf 93       	push	r28
    2154:	df 93       	push	r29
    2156:	cd b7       	in	r28, 0x3d	; 61
    2158:	de b7       	in	r29, 0x3e	; 62
    215a:	ca 1b       	sub	r28, r26
    215c:	db 0b       	sbc	r29, r27
    215e:	0f b6       	in	r0, 0x3f	; 63
    2160:	f8 94       	cli
    2162:	de bf       	out	0x3e, r29	; 62
    2164:	0f be       	out	0x3f, r0	; 63
    2166:	cd bf       	out	0x3d, r28	; 61
    2168:	09 94       	ijmp

0000216a <__epilogue_restores__>:
    216a:	2a 88       	ldd	r2, Y+18	; 0x12
    216c:	39 88       	ldd	r3, Y+17	; 0x11
    216e:	48 88       	ldd	r4, Y+16	; 0x10
    2170:	5f 84       	ldd	r5, Y+15	; 0x0f
    2172:	6e 84       	ldd	r6, Y+14	; 0x0e
    2174:	7d 84       	ldd	r7, Y+13	; 0x0d
    2176:	8c 84       	ldd	r8, Y+12	; 0x0c
    2178:	9b 84       	ldd	r9, Y+11	; 0x0b
    217a:	aa 84       	ldd	r10, Y+10	; 0x0a
    217c:	b9 84       	ldd	r11, Y+9	; 0x09
    217e:	c8 84       	ldd	r12, Y+8	; 0x08
    2180:	df 80       	ldd	r13, Y+7	; 0x07
    2182:	ee 80       	ldd	r14, Y+6	; 0x06
    2184:	fd 80       	ldd	r15, Y+5	; 0x05
    2186:	0c 81       	ldd	r16, Y+4	; 0x04
    2188:	1b 81       	ldd	r17, Y+3	; 0x03
    218a:	aa 81       	ldd	r26, Y+2	; 0x02
    218c:	b9 81       	ldd	r27, Y+1	; 0x01
    218e:	ce 0f       	add	r28, r30
    2190:	d1 1d       	adc	r29, r1
    2192:	0f b6       	in	r0, 0x3f	; 63
    2194:	f8 94       	cli
    2196:	de bf       	out	0x3e, r29	; 62
    2198:	0f be       	out	0x3f, r0	; 63
    219a:	cd bf       	out	0x3d, r28	; 61
    219c:	ed 01       	movw	r28, r26
    219e:	08 95       	ret

000021a0 <_exit>:
    21a0:	f8 94       	cli

000021a2 <__stop_program>:
    21a2:	ff cf       	rjmp	.-2      	; 0x21a2 <__stop_program>
