#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May  7 14:13:32 2020
# Process ID: 305452
# Current directory: D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent301108 D:\guow_test\verilog-pcie-demo\example\ExaNIC_X10\fpga_axi\fpga\fpga.xpr
# Log file: D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/fpga/vivado.log
# Journal file: D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/fpga/fpga.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
generate_target all [get_files  D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.xci]
catch { config_ip_cache -export [get_ips -all pcie3_ultrascale_0] }
export_ip_user_files -of_objects [get_files D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.xci] -no_script -sync -force -quiet
reset_run pcie3_ultrascale_0_synth_1
launch_runs -jobs 4 pcie3_ultrascale_0_synth_1
close_project
dir
