Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: lcd_welcome.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd_welcome.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd_welcome"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : lcd_welcome
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "lcd_welcome.v" in library work
Module <lcd_welcome> compiled
No errors in compilation
Analysis of file <"lcd_welcome.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lcd_welcome> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lcd_welcome>.
INFO:Xst:1433 - Contents of array <first_line> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <first_line> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <first_line> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <first_line> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <lcd_welcome> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <first_line<0>> in unit <lcd_welcome> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <first_line<1>> in unit <lcd_welcome> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <first_line<16>> in unit <lcd_welcome> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <first_line<17>> in unit <lcd_welcome> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <first_line<32>> in unit <lcd_welcome> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <first_line<33>> in unit <lcd_welcome> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <first_line<48>> in unit <lcd_welcome> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <first_line<49>> in unit <lcd_welcome> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <second_line<0>> in unit <lcd_welcome> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <second_line<1>> in unit <lcd_welcome> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <second_line<2>> in unit <lcd_welcome> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <second_line<3>> in unit <lcd_welcome> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <second_line<4>> in unit <lcd_welcome> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <second_line<5>> in unit <lcd_welcome> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <lcd_welcome>.
    Related source file is "lcd_welcome.v".
WARNING:Xst:653 - Signal <second_line<8:127>> is used but never assigned. This sourceless signal will be automatically connected to value 001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000.
WARNING:Xst:1781 - Signal <init_ROM> is used but never assigned. Tied to default value.
WARNING:Xst:653 - Signal <first_line<8:15>> is used but never assigned. This sourceless signal will be automatically connected to value 00101100.
WARNING:Xst:653 - Signal <first_line<24:31>> is used but never assigned. This sourceless signal will be automatically connected to value 00101100.
WARNING:Xst:653 - Signal <first_line<40:47>> is used but never assigned. This sourceless signal will be automatically connected to value 00101100.
WARNING:Xst:653 - Signal <first_line<56:127>> is used but never assigned. This sourceless signal will be automatically connected to value 001000000010000000100000001000000010000000100000001000000010000000100000.
    Found finite state machine <FSM_0> for signal <next_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 37                                             |
    | Inputs             | 7                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | next_state$not0000        (positive)           |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <first_line_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 46                                             |
    | Inputs             | 8                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | first_line_state$not0000  (positive)           |
    | Power Up State     | 11                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <line_break_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 50                                             |
    | Inputs             | 6                                              |
    | Outputs            | 13                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | line_break_state$not0000  (positive)           |
    | Power Up State     | 111                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <second_line_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 48                                             |
    | Inputs             | 14                                             |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | second_line_state$not0000 (positive)           |
    | Power Up State     | 11                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14x6-bit ROM for signal <$AUX_1>.
    Found 1-bit register for signal <lcd4>.
    Found 1-bit register for signal <lcd5>.
    Found 1-bit register for signal <lcd6>.
    Found 1-bit register for signal <lcd7>.
    Found 1-bit register for signal <lcd_e>.
    Found 1-bit register for signal <lcd_rs>.
    Found 1-bit register for signal <lcd_rw>.
    Found 1-bit register for signal <a>.
    Found 1-bit register for signal <b>.
    Found 1-bit register for signal <c>.
    Found 8-bit adder carry out for signal <COND_2$addsub0000>.
    Found 8-bit adder carry out for signal <COND_3$addsub0000>.
    Found 8-bit adder carry out for signal <COND_4$addsub0000>.
    Found 20-bit down counter for signal <counter>.
    Found 1-bit register for signal <d>.
    Found 6-bit register for signal <first_line<2:7>>.
    Found 6-bit register for signal <first_line<18:23>>.
    Found 6-bit register for signal <first_line<34:39>>.
    Found 6-bit register for signal <first_line<50:55>>.
    Found 6-bit adder for signal <first_line_0_7$add0000> created at line 84.
    Found 8-bit register for signal <first_line_index>.
    Found 8-bit adder for signal <first_line_index$addsub0000> created at line 172.
    Found 4-bit register for signal <init_ROM_index>.
    Found 4-bit adder for signal <init_ROM_index$addsub0000> created at line 146.
    Found 1-bit 128-to-1 multiplexer for signal <lcd_rs$varindex0000> created at line 160.
    Found 1-bit 128-to-1 multiplexer for signal <lcd_rs$varindex0001> created at line 160.
    Found 1-bit 128-to-1 multiplexer for signal <lcd_rs$varindex0002> created at line 160.
    Found 1-bit 128-to-1 multiplexer for signal <lcd_rs$varindex0003> created at line 160.
    Found 3-bit register for signal <num_a>.
    Found 3-bit register for signal <num_b>.
    Found 3-bit register for signal <num_c>.
    Found 3-bit register for signal <num_d>.
    Found 2-bit register for signal <second_line<6:7>>.
    Found 3-bit comparator lessequal for signal <second_line_6$cmp_le0000> created at line 103.
    Found 3-bit comparator lessequal for signal <second_line_6$cmp_le0001> created at line 103.
    Found 3-bit comparator lessequal for signal <second_line_6$cmp_le0002> created at line 103.
    Found 3-bit comparator lessequal for signal <second_line_6$cmp_le0003> created at line 106.
    Found 3-bit comparator lessequal for signal <second_line_6$cmp_le0004> created at line 106.
    Found 3-bit comparator lessequal for signal <second_line_6$cmp_le0005> created at line 106.
    Found 3-bit comparator lessequal for signal <second_line_6$cmp_le0006> created at line 109.
    Found 3-bit comparator lessequal for signal <second_line_6$cmp_le0007> created at line 109.
    Found 3-bit comparator lessequal for signal <second_line_6$cmp_le0008> created at line 109.
    Found 3-bit comparator lessequal for signal <second_line_6$cmp_le0009> created at line 112.
    Found 3-bit comparator lessequal for signal <second_line_6$cmp_le0010> created at line 112.
    Found 3-bit comparator lessequal for signal <second_line_6$cmp_le0011> created at line 112.
    Found 8-bit register for signal <second_line_index>.
    Found 8-bit adder for signal <second_line_index$addsub0000> created at line 233.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  69 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <lcd_welcome> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 14x6-bit ROM                                          : 1
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 2
 8-bit adder carry out                                 : 3
# Counters                                             : 1
 20-bit down counter                                   : 1
# Registers                                            : 44
 1-bit register                                        : 37
 3-bit register                                        : 4
 4-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 12
 3-bit comparator lessequal                            : 12
# Multiplexers                                         : 8
 1-bit 125-to-1 multiplexer                            : 1
 1-bit 126-to-1 multiplexer                            : 1
 1-bit 127-to-1 multiplexer                            : 1
 1-bit 128-to-1 multiplexer                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <second_line_state/FSM> on signal <second_line_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 01
 01    | 11
 10    | 10
 11    | 00
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <line_break_state/FSM> on signal <line_break_state[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000010
 001   | 0000100
 010   | 0001000
 011   | 0010000
 100   | 0100000
 101   | 1000000
 111   | 0000001
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <first_line_state/FSM> on signal <first_line_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 01
 01    | 10
 10    | 11
 11    | 00
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <next_state/FSM> on signal <next_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 010
 010   | 011
 011   | 100
 100   | 001
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch a hinder the constant cleaning in the block lcd_welcome.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch b hinder the constant cleaning in the block lcd_welcome.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch c hinder the constant cleaning in the block lcd_welcome.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch d hinder the constant cleaning in the block lcd_welcome.
   You should achieve better results by setting this init to 1.

Synthesizing (advanced) Unit <lcd_welcome>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom__AUX_1> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <lcd_welcome> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# ROMs                                                 : 1
 14x6-bit ROM                                          : 1
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 2
 8-bit adder carry out                                 : 3
# Counters                                             : 1
 20-bit down counter                                   : 1
# Registers                                            : 69
 Flip-Flops                                            : 69
# Comparators                                          : 12
 3-bit comparator lessequal                            : 12
# Multiplexers                                         : 8
 1-bit 125-to-1 multiplexer                            : 1
 1-bit 126-to-1 multiplexer                            : 1
 1-bit 127-to-1 multiplexer                            : 1
 1-bit 128-to-1 multiplexer                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch a hinder the constant cleaning in the block lcd_welcome.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch b hinder the constant cleaning in the block lcd_welcome.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch c hinder the constant cleaning in the block lcd_welcome.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch d hinder the constant cleaning in the block lcd_welcome.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <lcd_rw> (without init value) has a constant value of 0 in block <lcd_welcome>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <first_line_index_0> has a constant value of 0 in block <lcd_welcome>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <first_line_index_1> has a constant value of 0 in block <lcd_welcome>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <second_line_index_0> has a constant value of 0 in block <lcd_welcome>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <second_line_index_1> has a constant value of 0 in block <lcd_welcome>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_line_3> (without init value) has a constant value of 1 in block <lcd_welcome>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_line_2> (without init value) has a constant value of 1 in block <lcd_welcome>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_line_4> (without init value) has a constant value of 0 in block <lcd_welcome>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_line_18> (without init value) has a constant value of 1 in block <lcd_welcome>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_line_19> (without init value) has a constant value of 1 in block <lcd_welcome>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_line_20> (without init value) has a constant value of 0 in block <lcd_welcome>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_line_34> (without init value) has a constant value of 1 in block <lcd_welcome>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_line_35> (without init value) has a constant value of 1 in block <lcd_welcome>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_line_36> (without init value) has a constant value of 0 in block <lcd_welcome>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_line_50> (without init value) has a constant value of 1 in block <lcd_welcome>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_line_51> (without init value) has a constant value of 1 in block <lcd_welcome>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <first_line_52> (without init value) has a constant value of 0 in block <lcd_welcome>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <num_a_0> in Unit <lcd_welcome> is equivalent to the following FF/Latch, which will be removed : <first_line_7> 
INFO:Xst:2261 - The FF/Latch <num_a_1> in Unit <lcd_welcome> is equivalent to the following FF/Latch, which will be removed : <first_line_6> 
INFO:Xst:2261 - The FF/Latch <num_a_2> in Unit <lcd_welcome> is equivalent to the following FF/Latch, which will be removed : <first_line_5> 
INFO:Xst:2261 - The FF/Latch <num_b_0> in Unit <lcd_welcome> is equivalent to the following FF/Latch, which will be removed : <first_line_23> 
INFO:Xst:2261 - The FF/Latch <num_b_1> in Unit <lcd_welcome> is equivalent to the following FF/Latch, which will be removed : <first_line_22> 
INFO:Xst:2261 - The FF/Latch <num_b_2> in Unit <lcd_welcome> is equivalent to the following FF/Latch, which will be removed : <first_line_21> 
INFO:Xst:2261 - The FF/Latch <num_c_0> in Unit <lcd_welcome> is equivalent to the following FF/Latch, which will be removed : <first_line_39> 
INFO:Xst:2261 - The FF/Latch <num_c_1> in Unit <lcd_welcome> is equivalent to the following FF/Latch, which will be removed : <first_line_38> 
INFO:Xst:2261 - The FF/Latch <num_c_2> in Unit <lcd_welcome> is equivalent to the following FF/Latch, which will be removed : <first_line_37> 
INFO:Xst:2261 - The FF/Latch <num_d_0> in Unit <lcd_welcome> is equivalent to the following FF/Latch, which will be removed : <first_line_55> 
INFO:Xst:2261 - The FF/Latch <num_d_1> in Unit <lcd_welcome> is equivalent to the following FF/Latch, which will be removed : <first_line_54> 
INFO:Xst:2261 - The FF/Latch <num_d_2> in Unit <lcd_welcome> is equivalent to the following FF/Latch, which will be removed : <first_line_53> 

Optimizing unit <lcd_welcome> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcd_welcome, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 74
 Flip-Flops                                            : 74

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lcd_welcome.ngr
Top Level Output File Name         : lcd_welcome
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 280
#      GND                         : 1
#      INV                         : 19
#      LUT1                        : 1
#      LUT2                        : 33
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 36
#      LUT3_D                      : 3
#      LUT3_L                      : 6
#      LUT4                        : 103
#      LUT4_D                      : 5
#      LUT4_L                      : 9
#      MUXCY                       : 24
#      MUXF5                       : 13
#      MUXF6                       : 2
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 74
#      FD                          : 16
#      FDE                         : 56
#      FDRSE                       : 2
# Clock Buffers                    : 5
#      BUFGP                       : 5
# IO Buffers                       : 10
#      IBUF                        : 3
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      123  out of   4656     2%  
 Number of Slice Flip Flops:             74  out of   9312     0%  
 Number of 4 input LUTs:                219  out of   9312     2%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  
 Number of GCLKs:                         5  out of     24    20%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pb1                                | BUFGP                  | 4     |
pb3                                | BUFGP                  | 4     |
pb2                                | BUFGP                  | 4     |
pb4                                | BUFGP                  | 4     |
clk                                | BUFGP                  | 58    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.089ns (Maximum Frequency: 123.625MHz)
   Minimum input arrival time before clock: 2.113ns
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.089ns (frequency: 123.625MHz)
  Total number of paths / destination ports: 2935 / 92
-------------------------------------------------------------------------
Delay:               8.089ns (Levels of Logic = 6)
  Source:            second_line_index_6 (FF)
  Destination:       lcd_e (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: second_line_index_6 to lcd_e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.762  second_line_index_6 (second_line_index_6)
     LUT4_D:I0->LO         1   0.704   0.135  Mmux__COND_10611 (N95)
     LUT3:I2->O           17   0.704   1.086  second_line_state_cmp_eq00001 (second_line_state_cmp_eq0000)
     LUT4:I2->O            1   0.704   0.424  lcd_e_mux0000159 (lcd_e_mux0000159)
     LUT4:I3->O            1   0.704   0.455  lcd_e_mux0000213 (lcd_e_mux0000213)
     LUT4_L:I2->LO         1   0.704   0.104  lcd_e_mux0000229 (lcd_e_mux0000229)
     LUT4:I3->O            1   0.704   0.000  lcd_e_mux0000256 (lcd_e_mux0000)
     FDE:D                     0.308          lcd_e
    ----------------------------------------
    Total                      8.089ns (5.123ns logic, 2.966ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pb1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.113ns (Levels of Logic = 1)
  Source:            y<0> (PAD)
  Destination:       num_a_0 (FF)
  Destination Clock: pb1 rising

  Data Path: y<0> to num_a_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  y_0_IBUF (y_0_IBUF)
     FD:D                      0.308          num_a_0
    ----------------------------------------
    Total                      2.113ns (1.526ns logic, 0.587ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pb3'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.113ns (Levels of Logic = 1)
  Source:            y<0> (PAD)
  Destination:       num_c_0 (FF)
  Destination Clock: pb3 rising

  Data Path: y<0> to num_c_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  y_0_IBUF (y_0_IBUF)
     FD:D                      0.308          num_c_0
    ----------------------------------------
    Total                      2.113ns (1.526ns logic, 0.587ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pb2'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.113ns (Levels of Logic = 1)
  Source:            y<0> (PAD)
  Destination:       num_b_0 (FF)
  Destination Clock: pb2 rising

  Data Path: y<0> to num_b_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  y_0_IBUF (y_0_IBUF)
     FD:D                      0.308          num_b_0
    ----------------------------------------
    Total                      2.113ns (1.526ns logic, 0.587ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pb4'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.113ns (Levels of Logic = 1)
  Source:            y<0> (PAD)
  Destination:       num_d_0 (FF)
  Destination Clock: pb4 rising

  Data Path: y<0> to num_d_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  y_0_IBUF (y_0_IBUF)
     FD:D                      0.308          num_d_0
    ----------------------------------------
    Total                      2.113ns (1.526ns logic, 0.587ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            lcd_e (FF)
  Destination:       lcd_e (PAD)
  Source Clock:      clk rising

  Data Path: lcd_e to lcd_e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  lcd_e (lcd_e_OBUF)
     OBUF:I->O                 3.272          lcd_e_OBUF (lcd_e)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.17 secs
 
--> 


Total memory usage is 531824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :   31 (   0 filtered)

