<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: HexagonMachineScheduler.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('HexagonMachineScheduler_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">HexagonMachineScheduler.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HexagonMachineScheduler_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- HexagonMachineScheduler.h - Custom Hexagon MI scheduler.      ----===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// Custom Hexagon MI scheduler.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef HEXAGONASMPRINTER_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define HEXAGONASMPRINTER_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="OwningPtr_8h.html">llvm/ADT/OwningPtr.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PriorityQueue_8h.html">llvm/ADT/PriorityQueue.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AliasAnalysis_8h.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveIntervalAnalysis_8h.html">llvm/CodeGen/LiveIntervalAnalysis.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineScheduler_8h.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_2Passes_8h.html">llvm/CodeGen/Passes.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterClassInfo_8h.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterPressure_8h.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ResourcePriorityQueue_8h.html">llvm/CodeGen/ResourcePriorityQueue.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAGInstrs_8h.html">llvm/CodeGen/ScheduleDAGInstrs.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleHazardRecognizer_8h.html">llvm/CodeGen/ScheduleHazardRecognizer.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/Target/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// ConvergingVLIWScheduler - Implementation of the standard</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// MachineSchedStrategy.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html">   42</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1VLIWResourceModel.html">VLIWResourceModel</a> {<span class="comment"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">  /// ResourcesModel - Represents VLIW state.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  /// Not limited to VLIW targets per say, but assumes</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// definition of DFA by a target.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *ResourcesModel;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">  /// Local packet/bundle model. Purely</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">  /// internal to the MI schedulre at the time.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span>  std::vector&lt;SUnit*&gt; Packet;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">  /// Total packets created.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> TotalPackets;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#ad41e5976d94704b48cd6063edeaf60ac">   58</a></span>&#160;<a class="code" href="classllvm_1_1VLIWResourceModel.html#ad41e5976d94704b48cd6063edeaf60ac">VLIWResourceModel</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SM) :</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    SchedModel(SM), TotalPackets(0) {</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    ResourcesModel = TM.<a class="code" href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">getInstrInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a564ba9ab78d2c5ce054edb58b527770a">CreateTargetScheduleState</a>(&amp;TM,NULL);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="comment">// This hard requirement could be relaxed,</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="comment">// but for now do not let it proceed.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    assert(ResourcesModel &amp;&amp; <span class="stringliteral">&quot;Unimplemented CreateTargetScheduleState.&quot;</span>);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    Packet.resize(SchedModel-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#af47df2f59b2ccb5c28f3ae40aacc4443">getIssueWidth</a>());</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    Packet.clear();</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    ResourcesModel-&gt;<a class="code" href="classllvm_1_1DFAPacketizer.html#aa2aa15f4b12628474dcfe9b2b9f2a2ac">clearResources</a>();</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  }</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#a51adaf51cddfbfc9dd633f0ae2158d76">   71</a></span>&#160;  <a class="code" href="classllvm_1_1VLIWResourceModel.html#a51adaf51cddfbfc9dd633f0ae2158d76">~VLIWResourceModel</a>() {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keyword">delete</span> ResourcesModel;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  }</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#a1dd62910616ff22e9dafc08dca41e076">   75</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#a1dd62910616ff22e9dafc08dca41e076">resetPacketState</a>() {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    Packet.clear();</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  }</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#a4a11ebc1aee3c0b7d60e7ca58053df7b">   79</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#a4a11ebc1aee3c0b7d60e7ca58053df7b">resetDFA</a>() {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    ResourcesModel-&gt;<a class="code" href="classllvm_1_1DFAPacketizer.html#aa2aa15f4b12628474dcfe9b2b9f2a2ac">clearResources</a>();</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  }</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#a7809a7226c009c9d34b2bf76dce72611">   83</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#a7809a7226c009c9d34b2bf76dce72611">reset</a>() {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    Packet.clear();</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    ResourcesModel-&gt;<a class="code" href="classllvm_1_1DFAPacketizer.html#aa2aa15f4b12628474dcfe9b2b9f2a2ac">clearResources</a>();</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#a3acc2bf707b1258fdded78d3109c057c">isResourceAvailable</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#a2d393065622aba07648b534f561ea4b9">reserveResources</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWResourceModel.html#af31c8099fa75a4978d627f8b63147d1a">   90</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1VLIWResourceModel.html#af31c8099fa75a4978d627f8b63147d1a">getTotalPackets</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> TotalPackets; }</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;};</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/// Extend the standard ScheduleDAGMI to provide more context and override the</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/// top-level schedule() driver.</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWMachineScheduler.html">   95</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1VLIWMachineScheduler.html">VLIWMachineScheduler</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> {</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classllvm_1_1VLIWMachineScheduler.html#a4220633422fddee6d851eaa8fb6fdbe5">   97</a></span>&#160;  <a class="code" href="classllvm_1_1VLIWMachineScheduler.html#a4220633422fddee6d851eaa8fb6fdbe5">VLIWMachineScheduler</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, <a class="code" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> *<a class="code" href="Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>):</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>(C, S) {}</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">  /// Schedule - This is called back from ScheduleDAGInstrs::Run() when it&#39;s</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">  /// time to do some work.</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> schedule();<span class="comment"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  /// Perform platform specific DAG postprocessing.</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> postprocessDAG();</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;};</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/// ConvergingVLIWScheduler shrinks the unscheduled zone using heuristics</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/// to balance the schedule.</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html">  109</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html">ConvergingVLIWScheduler</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">  /// Store the state used by ConvergingVLIWScheduler heuristics, required</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  ///  for the lifetime of one invocation of pickNode().</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span>  <span class="keyword">struct </span>SchedCandidate {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="comment">// The best SUnit candidate.</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="comment">// Register pressure values for the best candidate.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> RPDelta;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="comment">// Best scheduling cost.</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordtype">int</span> SCost;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    SchedCandidate(): SU(NULL), SCost(0) {}</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  };<span class="comment"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">  /// Represent the type of SchedCandidate found within a single queue.</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span>  <span class="keyword">enum</span> CandResult {</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    NoCand, NodeOrder, SingleExcess, SingleCritical, SingleMax, MultiPressure,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    BestCost};</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">  /// Each Scheduling boundary is associated with ready queues. It tracks the</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">  /// current cycle in whichever direction at has moved, and maintains the state</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">  /// of &quot;hazards&quot; and other interlocks at the current cycle.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span>  <span class="keyword">struct </span>SchedBoundary {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="classllvm_1_1VLIWMachineScheduler.html">VLIWMachineScheduler</a> *DAG;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> Available;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> Pending;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordtype">bool</span> CheckPending;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *HazardRec;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="classllvm_1_1VLIWResourceModel.html">VLIWResourceModel</a> *ResourceModel;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordtype">unsigned</span> CurrCycle;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordtype">unsigned</span> IssueCount;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">    /// MinReadyCycle - Cycle of the soonest available instruction.</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> MinReadyCycle;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="comment">// Remember the greatest min operand latency.</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordtype">unsigned</span> MaxMinLatency;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">    /// Pending queues extend the ready queues with the same ID and the</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">    /// PendingFlag set.</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span>    SchedBoundary(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">ID</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>):</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      DAG(0), SchedModel(0), Available(ID, Name+<span class="stringliteral">&quot;.A&quot;</span>),</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      Pending(ID &lt;&lt; <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a74185cfc7b7e7e2fa53d9e3bf1b64228a2ec88327b6f9d8705576e81f14e6a2fc">ConvergingVLIWScheduler::LogMaxQID</a>, Name+<span class="stringliteral">&quot;.P&quot;</span>),</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      CheckPending(<span class="keyword">false</span>), HazardRec(0), ResourceModel(0),</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      CurrCycle(0), IssueCount(0),</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      MinReadyCycle(UINT_MAX), MaxMinLatency(0) {}</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    ~SchedBoundary() {</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      <span class="keyword">delete</span> ResourceModel;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;      <span class="keyword">delete</span> HazardRec;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    }</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">init</a>(<a class="code" href="classllvm_1_1VLIWMachineScheduler.html">VLIWMachineScheduler</a> *dag, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *smodel) {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      DAG = dag;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      SchedModel = smodel;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    }</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordtype">bool</span> isTop()<span class="keyword"> const </span>{</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      <span class="keywordflow">return</span> Available.<a class="code" href="classllvm_1_1ReadyQueue.html#a08554e1e3dc7795228cff0cb44dff7aa">getID</a>() == <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a74185cfc7b7e7e2fa53d9e3bf1b64228a40f7f0675083aaa0ae6f43946859c03b">ConvergingVLIWScheduler::TopQID</a>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    }</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordtype">bool</span> checkHazard(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordtype">void</span> releaseNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> ReadyCycle);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordtype">void</span> bumpCycle();</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordtype">void</span> bumpNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordtype">void</span> releasePending();</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordtype">void</span> removeReady(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *pickOnlyChoice();</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  };</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="classllvm_1_1VLIWMachineScheduler.html">VLIWMachineScheduler</a> *DAG;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">// State of the top and bottom scheduled instruction boundaries.</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  SchedBoundary Top;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  SchedBoundary Bot;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">  /// SUnit::NodeQueueId: 0 (none), 1 (top), 2 (bot), 3 (both)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"></span>  <span class="keyword">enum</span> {</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#a74185cfc7b7e7e2fa53d9e3bf1b64228a40f7f0675083aaa0ae6f43946859c03b">  201</a></span>&#160;    TopQID = 1,</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#a74185cfc7b7e7e2fa53d9e3bf1b64228a0644396ca457428e0f89e799f32a1906">  202</a></span>&#160;    BotQID = 2,</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#a74185cfc7b7e7e2fa53d9e3bf1b64228a2ec88327b6f9d8705576e81f14e6a2fc">  203</a></span>&#160;    LogMaxQID = 2</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  };</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#aeb7ccdb955d8d00eb2e06f255a5da223">  206</a></span>&#160;  <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#aeb7ccdb955d8d00eb2e06f255a5da223">ConvergingVLIWScheduler</a>():</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    DAG(0), SchedModel(0), Top(TopQID, <span class="stringliteral">&quot;TopQ&quot;</span>), Bot(BotQID, <span class="stringliteral">&quot;BotQ&quot;</span>) {}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="TargetLibraryInfo_8cpp.html#a487393c673177cc2b64bde6ab8fa60ae">initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *pickNode(<span class="keywordtype">bool</span> &amp;IsTopNode);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> schedNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> releaseTopNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> releaseBottomNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="classllvm_1_1ConvergingVLIWScheduler.html#a79b797089947789681df45ea27014104">  219</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ConvergingVLIWScheduler.html#a79b797089947789681df45ea27014104">ReportPackets</a>() {</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordflow">return</span> Top.ResourceModel-&gt;getTotalPackets() +</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;           Bot.ResourceModel-&gt;getTotalPackets();</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  }</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *pickNodeBidrectional(<span class="keywordtype">bool</span> &amp;IsTopNode);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordtype">int</span> SchedulingCost(<a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                     <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, SchedCandidate &amp;Candidate,</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                     <a class="code" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> &amp;Delta, <span class="keywordtype">bool</span> verbose);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  CandResult pickNodeFromQueue(<a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                               SchedCandidate &amp;Candidate);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordtype">void</span> traceCandidate(<span class="keyword">const</span> <span class="keywordtype">char</span> *Label, <span class="keyword">const</span> <a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU,</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                      <a class="code" href="classllvm_1_1PressureChange.html">PressureChange</a> <a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a> = <a class="code" href="classllvm_1_1PressureChange.html">PressureChange</a>());</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;};</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;} <span class="comment">// namespace</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="ScheduleDAGInstrs_8h_html"><div class="ttname"><a href="ScheduleDAGInstrs_8h.html">ScheduleDAGInstrs.h</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWMachineScheduler_html"><div class="ttname"><a href="classllvm_1_1VLIWMachineScheduler.html">llvm::VLIWMachineScheduler</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00095">HexagonMachineScheduler.h:95</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00060">SystemZISelLowering.h:60</a></div></div>
<div class="ttc" id="README-SSE_8txt_html_a63d206a063eefcdf8c318ded97b65020"><div class="ttname"><a href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a></div><div class="ttdeci">This currently compiles esp xmm0 movsd esp eax eax esp ret We should use not the dag combiner This is because dagcombine2 needs to be able to see through the X86ISD::Wrapper which DAGCombine can t really do The code for turning x load into a single vector load is target independent and should be moved to the dag combiner The code for turning x load into a vector load can only handle a direct load from a global or a direct load from the stack It should be generalized to handle any load from P</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00427">README-SSE.txt:427</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a08554e1e3dc7795228cff0cb44dff7aa"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a08554e1e3dc7795228cff0cb44dff7aa">llvm::ReadyQueue::getID</a></div><div class="ttdeci">unsigned getID() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00221">MachineScheduler.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1DFAPacketizer_html_aa2aa15f4b12628474dcfe9b2b9f2a2ac"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html#aa2aa15f4b12628474dcfe9b2b9f2a2ac">llvm::DFAPacketizer::clearResources</a></div><div class="ttdeci">void clearResources()</div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8h_source.html#l00062">DFAPacketizer.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00275">MachineScheduler.h:275</a></div></div>
<div class="ttc" id="RegisterClassInfo_8h_html"><div class="ttname"><a href="RegisterClassInfo_8h.html">RegisterClassInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html_ad41e5976d94704b48cd6063edeaf60ac"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#ad41e5976d94704b48cd6063edeaf60ac">llvm::VLIWResourceModel::VLIWResourceModel</a></div><div class="ttdeci">VLIWResourceModel(const TargetMachine &amp;TM, const TargetSchedModel *SM)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00058">HexagonMachineScheduler.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1GraphProgram_html_a0ad4685976f8c4d4a697a53fbe05d10b"><div class="ttname"><a href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">llvm::GraphProgram::Name</a></div><div class="ttdeci">Name</div><div class="ttdef"><b>Definition:</b> <a href="GraphWriter_8h_source.html#l00044">GraphWriter.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1ConvergingVLIWScheduler_html_a79b797089947789681df45ea27014104"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a79b797089947789681df45ea27014104">llvm::ConvergingVLIWScheduler::ReportPackets</a></div><div class="ttdeci">unsigned ReportPackets()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00219">HexagonMachineScheduler.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00081">Twine.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00032">TargetSchedule.h:32</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html"><div class="ttname"><a href="ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">llvm::CallingConv::ID</a></div><div class="ttdeci">ID</div><div class="ttdoc">LLVM Calling Convention Representation. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00026">CallingConv.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a564ba9ab78d2c5ce054edb58b527770a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a564ba9ab78d2c5ce054edb58b527770a">llvm::TargetInstrInfo::CreateTargetScheduleState</a></div><div class="ttdeci">virtual DFAPacketizer * CreateTargetScheduleState(const TargetMachine *, const ScheduleDAG *) const </div><div class="ttdoc">Create machine specific model for scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01005">TargetInstrInfo.h:1005</a></div></div>
<div class="ttc" id="README__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A,*B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00091">README_ALTIVEC.txt:91</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00314">CommandLine.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html">llvm::ReadyQueue</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00213">MachineScheduler.h:213</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="TargetLibraryInfo_8cpp_html_a487393c673177cc2b64bde6ab8fa60ae"><div class="ttname"><a href="TargetLibraryInfo_8cpp.html#a487393c673177cc2b64bde6ab8fa60ae">initialize</a></div><div class="ttdeci">static void initialize(TargetLibraryInfo &amp;TLI, const Triple &amp;T, const char **StandardNames)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8cpp_source.html#l00361">TargetLibraryInfo.cpp:361</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1ConvergingVLIWScheduler_html_a74185cfc7b7e7e2fa53d9e3bf1b64228a2ec88327b6f9d8705576e81f14e6a2fc"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a74185cfc7b7e7e2fa53d9e3bf1b64228a2ec88327b6f9d8705576e81f14e6a2fc">llvm::ConvergingVLIWScheduler::LogMaxQID</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00203">HexagonMachineScheduler.h:203</a></div></div>
<div class="ttc" id="MachineScheduler_8h_html"><div class="ttname"><a href="MachineScheduler_8h.html">MachineScheduler.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html">llvm::RegPressureTracker</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00250">RegisterPressure.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html_a3acc2bf707b1258fdded78d3109c057c"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a3acc2bf707b1258fdded78d3109c057c">llvm::VLIWResourceModel::isResourceAvailable</a></div><div class="ttdeci">bool isResourceAvailable(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8cpp_source.html#l00043">HexagonMachineScheduler.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html">llvm::VLIWResourceModel</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00042">HexagonMachineScheduler.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1ConvergingVLIWScheduler_html_a74185cfc7b7e7e2fa53d9e3bf1b64228a40f7f0675083aaa0ae6f43946859c03b"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#a74185cfc7b7e7e2fa53d9e3bf1b64228a40f7f0675083aaa0ae6f43946859c03b">llvm::ConvergingVLIWScheduler::TopQID</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00201">HexagonMachineScheduler.h:201</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ac13d0f6f2c915757013b101ef6e8afbc"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">llvm::TargetMachine::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00119">Target/TargetMachine.h:119</a></div></div>
<div class="ttc" id="Target_2ARM_2README_8txt_html_a1b45f45820a60c09244a87eb59824aec"><div class="ttname"><a href="Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a></div><div class="ttdeci">add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S</div><div class="ttdef"><b>Definition:</b> <a href="Target_2ARM_2README_8txt_source.html#l00197">Target/ARM/README.txt:197</a></div></div>
<div class="ttc" id="LiveIntervalAnalysis_8h_html"><div class="ttname"><a href="LiveIntervalAnalysis_8h.html">LiveIntervalAnalysis.h</a></div></div>
<div class="ttc" id="classllvm_1_1ConvergingVLIWScheduler_html"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html">llvm::ConvergingVLIWScheduler</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00109">HexagonMachineScheduler.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html_a51adaf51cddfbfc9dd633f0ae2158d76"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a51adaf51cddfbfc9dd633f0ae2158d76">llvm::VLIWResourceModel::~VLIWResourceModel</a></div><div class="ttdeci">~VLIWResourceModel()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00071">HexagonMachineScheduler.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html_af31c8099fa75a4978d627f8b63147d1a"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#af31c8099fa75a4978d627f8b63147d1a">llvm::VLIWResourceModel::getTotalPackets</a></div><div class="ttdeci">unsigned getTotalPackets() const </div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00090">HexagonMachineScheduler.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1DFAPacketizer_html"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html">llvm::DFAPacketizer</a></div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8h_source.html#l00043">DFAPacketizer.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html_a4a11ebc1aee3c0b7d60e7ca58053df7b"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a4a11ebc1aee3c0b7d60e7ca58053df7b">llvm::VLIWResourceModel::resetDFA</a></div><div class="ttdeci">void resetDFA()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00079">HexagonMachineScheduler.h:79</a></div></div>
<div class="ttc" id="ResourcePriorityQueue_8h_html"><div class="ttname"><a href="ResourcePriorityQueue_8h.html">ResourcePriorityQueue.h</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html_a7809a7226c009c9d34b2bf76dce72611"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a7809a7226c009c9d34b2bf76dce72611">llvm::VLIWResourceModel::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00083">HexagonMachineScheduler.h:83</a></div></div>
<div class="ttc" id="AliasAnalysis_8h_html"><div class="ttname"><a href="AliasAnalysis_8h.html">AliasAnalysis.h</a></div></div>
<div class="ttc" id="ScheduleHazardRecognizer_8h_html"><div class="ttname"><a href="ScheduleHazardRecognizer_8h.html">ScheduleHazardRecognizer.h</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html">llvm::MachineSchedContext</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00099">MachineScheduler.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00166">MachineScheduler.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1PressureChange_html"><div class="ttname"><a href="classllvm_1_1PressureChange.html">llvm::PressureChange</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00100">RegisterPressure.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html_a2d393065622aba07648b534f561ea4b9"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a2d393065622aba07648b534f561ea4b9">llvm::VLIWResourceModel::reserveResources</a></div><div class="ttdeci">bool reserveResources(SUnit *SU)</div><div class="ttdoc">Keep track of available resources. </div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8cpp_source.html#l00083">HexagonMachineScheduler.cpp:83</a></div></div>
<div class="ttc" id="PriorityQueue_8h_html"><div class="ttname"><a href="PriorityQueue_8h.html">PriorityQueue.h</a></div></div>
<div class="ttc" id="structllvm_1_1RegPressureDelta_html"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html">llvm::RegPressureDelta</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00191">RegisterPressure.h:191</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_af47df2f59b2ccb5c28f3ae40aacc4443"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#af47df2f59b2ccb5c28f3ae40aacc4443">llvm::TargetSchedModel::getIssueWidth</a></div><div class="ttdeci">unsigned getIssueWidth() const </div><div class="ttdoc">Maximum number of micro-ops that may be scheduled per cycle. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00085">TargetSchedule.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1ConvergingVLIWScheduler_html_aeb7ccdb955d8d00eb2e06f255a5da223"><div class="ttname"><a href="classllvm_1_1ConvergingVLIWScheduler.html#aeb7ccdb955d8d00eb2e06f255a5da223">llvm::ConvergingVLIWScheduler::ConvergingVLIWScheduler</a></div><div class="ttdeci">ConvergingVLIWScheduler()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00206">HexagonMachineScheduler.h:206</a></div></div>
<div class="ttc" id="RegisterPressure_8h_html"><div class="ttname"><a href="RegisterPressure_8h.html">RegisterPressure.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWResourceModel_html_a1dd62910616ff22e9dafc08dca41e076"><div class="ttname"><a href="classllvm_1_1VLIWResourceModel.html#a1dd62910616ff22e9dafc08dca41e076">llvm::VLIWResourceModel::resetPacketState</a></div><div class="ttdeci">void resetPacketState()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00075">HexagonMachineScheduler.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1VLIWMachineScheduler_html_a4220633422fddee6d851eaa8fb6fdbe5"><div class="ttname"><a href="classllvm_1_1VLIWMachineScheduler.html#a4220633422fddee6d851eaa8fb6fdbe5">llvm::VLIWMachineScheduler::VLIWMachineScheduler</a></div><div class="ttdeci">VLIWMachineScheduler(MachineSchedContext *C, MachineSchedStrategy *S)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonMachineScheduler_8h_source.html#l00097">HexagonMachineScheduler.h:97</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="CodeGen_2Passes_8h_html"><div class="ttname"><a href="CodeGen_2Passes_8h.html">Passes.h</a></div></div>
<div class="ttc" id="OwningPtr_8h_html"><div class="ttname"><a href="OwningPtr_8h.html">OwningPtr.h</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00249">ScheduleDAG.h:249</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 22:58:49 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
