// Seed: 3878385056
module module_0;
  wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    inout wand id_0,
    input tri1 id_1,
    output uwire id_2,
    output supply1 id_3,
    output wor id_4,
    input supply1 id_5,
    input wor id_6
);
  wire id_8;
  and primCall (id_0, id_1, id_5, id_6, id_8);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input tri id_1,
    input wand id_2,
    input tri id_3,
    input wire id_4,
    input tri0 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input wor id_8,
    input tri id_9,
    output logic id_10,
    input tri0 id_11,
    output tri id_12
);
  wire id_14;
  wire id_15;
  wire id_16;
  initial begin : LABEL_0
    id_10 = id_11 == -1;
  end
  module_0 modCall_1 ();
  assign id_7 = 1;
endmodule
