{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661387973677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661387973677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 24 20:39:33 2022 " "Processing started: Wed Aug 24 20:39:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661387973677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661387973677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M6502_VGA -c M6502_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off M6502_VGA -c M6502_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661387973677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661387974255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/land-boards/fpga_sound/makesound/middlec_187-samples.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/land-boards/fpga_sound/makesound/middlec_187-samples.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MiddleCSine8Table-behavior " "Found design unit 1: MiddleCSine8Table-behavior" {  } { { "../../MakeSound/MiddleC_187-Samples.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MakeSound/MiddleC_187-Samples.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661387987861 ""} { "Info" "ISGN_ENTITY_NAME" "1 MiddleCSine8Table " "Found entity 1: MiddleCSine8Table" {  } { { "../../MakeSound/MiddleC_187-Samples.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MakeSound/MiddleC_187-Samples.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661387987861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661387987861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterldcnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterldcnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterLdInc-behv " "Found design unit 1: counterLdInc-behv" {  } { { "CounterLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/CounterLdCnt.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661387987864 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterLdInc " "Found entity 1: counterLdInc" {  } { { "CounterLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/CounterLdCnt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661387987864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661387987864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-struct " "Found design unit 1: Debouncer-struct" {  } { { "Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/Debounce.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661387987868 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/Debounce.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661387987868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661387987868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sound.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_sound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_Sound-struct " "Found design unit 1: FPGA_Sound-struct" {  } { { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/FPGA_Sound.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661387987872 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Sound " "Found entity 1: FPGA_Sound" {  } { { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/FPGA_Sound.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661387987872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661387987872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_sqwave_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sound_sqwave_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_SQWave_Middle_C-behv " "Found design unit 1: Sound_SQWave_Middle_C-behv" {  } { { "Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/Sound_SQWave_Middle_C.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661387987874 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_SQWave_Middle_C " "Found entity 1: Sound_SQWave_Middle_C" {  } { { "Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/Sound_SQWave_Middle_C.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661387987874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661387987874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sound_pwm_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/sound_pwm_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_PWM_Middle_C-behv " "Found design unit 1: Sound_PWM_Middle_C-behv" {  } { { "output_files/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/output_files/Sound_PWM_Middle_C.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661387987877 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_PWM_Middle_C " "Found entity 1: Sound_PWM_Middle_C" {  } { { "output_files/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/output_files/Sound_PWM_Middle_C.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661387987877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661387987877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Sound " "Elaborating entity \"FPGA_Sound\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661387987930 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_reset_n FPGA_Sound.vhd(21) " "Verilog HDL or VHDL warning at FPGA_Sound.vhd(21): object \"w_reset_n\" assigned a value but never read" {  } { { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/FPGA_Sound.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1661387987933 "|FPGA_Sound"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:debounceReset " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:debounceReset\"" {  } { { "FPGA_Sound.vhd" "debounceReset" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/FPGA_Sound.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661387987946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_SQWave_Middle_C Sound_SQWave_Middle_C:SQWCounter " "Elaborating entity \"Sound_SQWave_Middle_C\" for hierarchy \"Sound_SQWave_Middle_C:SQWCounter\"" {  } { { "FPGA_Sound.vhd" "SQWCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/FPGA_Sound.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661387987947 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sqOut Sound_SQWave_Middle_C.vhd(40) " "Inferred latch for \"o_sqOut\" at Sound_SQWave_Middle_C.vhd(40)" {  } { { "Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/Sound_SQWave_Middle_C.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661387987950 "|FPGA_Sound|Sound_SQWave_Middle_C:SQWCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_SQWave_Middle_C:SQWCounter\|counterLdInc:SquareWaveCounter " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_SQWave_Middle_C:SQWCounter\|counterLdInc:SquareWaveCounter\"" {  } { { "Sound_SQWave_Middle_C.vhd" "SquareWaveCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/Sound_SQWave_Middle_C.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661387987957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_PWM_Middle_C Sound_PWM_Middle_C:PWMCounter " "Elaborating entity \"Sound_PWM_Middle_C\" for hierarchy \"Sound_PWM_Middle_C:PWMCounter\"" {  } { { "FPGA_Sound.vhd" "PWMCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/FPGA_Sound.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661387987967 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_ROMAddr Sound_PWM_Middle_C.vhd(31) " "VHDL Signal Declaration warning at Sound_PWM_Middle_C.vhd(31): used implicit default value for signal \"w_ROMAddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/output_files/Sound_PWM_Middle_C.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1661387987968 "|FPGA_Sound|Sound_PWM_Middle_C:PWMCounter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_ROMData Sound_PWM_Middle_C.vhd(32) " "Verilog HDL or VHDL warning at Sound_PWM_Middle_C.vhd(32): object \"w_ROMData\" assigned a value but never read" {  } { { "output_files/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/output_files/Sound_PWM_Middle_C.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1661387987968 "|FPGA_Sound|Sound_PWM_Middle_C:PWMCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MiddleCSine8Table Sound_PWM_Middle_C:PWMCounter\|MiddleCSine8Table:SineWaveROM " "Elaborating entity \"MiddleCSine8Table\" for hierarchy \"Sound_PWM_Middle_C:PWMCounter\|MiddleCSine8Table:SineWaveROM\"" {  } { { "output_files/Sound_PWM_Middle_C.vhd" "SineWaveROM" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/output_files/Sound_PWM_Middle_C.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661387987976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_PWM_Middle_C:PWMCounter\|counterLdInc:PreScale_Counter " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_PWM_Middle_C:PWMCounter\|counterLdInc:PreScale_Counter\"" {  } { { "output_files/Sound_PWM_Middle_C.vhd" "PreScale_Counter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/output_files/Sound_PWM_Middle_C.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661387988023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_PWM_Middle_C:PWMCounter\|counterLdInc:ROMAddrCounter " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_PWM_Middle_C:PWMCounter\|counterLdInc:ROMAddrCounter\"" {  } { { "output_files/Sound_PWM_Middle_C.vhd" "ROMAddrCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/output_files/Sound_PWM_Middle_C.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661387988030 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_Sine_Wave VCC " "Pin \"o_Sine_Wave\" is stuck at VCC" {  } { { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/FPGA_Sound.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1661387988525 "|FPGA_Sound|o_Sine_Wave"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1661387988525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1661387988612 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1661387989126 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661387989126 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_n_reset " "No output dependent on input pin \"i_n_reset\"" {  } { { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MultiComp_On_RETRO-65C816/M6502_VGA_Int65C816_Cyclone10/FPGA_Sound.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1661387989169 "|FPGA_Sound|i_n_reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1661387989169 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1661387989169 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1661387989169 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1661387989169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1661387989169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661387989192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 24 20:39:49 2022 " "Processing ended: Wed Aug 24 20:39:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661387989192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661387989192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661387989192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661387989192 ""}
