v 20100214 2
C 40000 40000 0 0 0 title-B.sym
C 41000 45600 1 0 0 PerspiC1_decoder.sym
{
T 42600 50800 5 10 1 1 0 0 1
refdes=DecW
T 41000 51800 5 10 0 0 0 0 1
device=PerspiC1 1-of-8 decoder
T 41000 51000 5 10 0 0 0 0 1
footprint=sip_25
}
C 41000 40100 1 0 0 PerspiC1_decoder.sym
{
T 42600 45300 5 10 1 1 0 0 1
refdes=DecPA
T 41000 46300 5 10 0 0 0 0 1
device=PerspiC1 1-of-8 decoder
T 41000 45500 5 10 0 0 0 0 1
footprint=sip_25
}
C 45500 45600 1 0 0 PerspiC1_decoder.sym
{
T 47100 50800 5 10 1 1 0 0 1
refdes=DecPB
T 45500 51800 5 10 0 0 0 0 1
device=PerspiC1 1-of-8 decoder
T 45500 51000 5 10 0 0 0 0 1
footprint=sip_25
}
C 53500 46100 1 0 0 9_bit_oc_buffer.sym
{
T 55100 50100 5 10 1 1 0 0 1
refdes=BufA
T 53500 50500 5 10 0 0 0 0 1
device=9 Bit OC Buffer
}
C 53500 41600 1 0 0 9_bit_oc_buffer.sym
{
T 55100 45600 5 10 1 1 0 0 1
refdes=BufB
T 53500 46000 5 10 0 0 0 0 1
device=9 Bit OC Buffer
}
C 50700 50700 1 270 0 resistor-1.sym
{
T 51100 50400 5 10 0 0 270 0 1
device=RESISTOR
T 50800 50500 5 10 1 1 0 0 1
refdes=RA0
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
C 51000 50700 1 270 0 resistor-1.sym
{
T 51400 50400 5 10 0 0 270 0 1
device=RESISTOR
T 51100 50500 5 10 1 1 0 0 1
refdes=RA1
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
C 51300 50700 1 270 0 resistor-1.sym
{
T 51700 50400 5 10 0 0 270 0 1
device=RESISTOR
T 51400 50500 5 10 1 1 0 0 1
refdes=RA2
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
C 51600 50700 1 270 0 resistor-1.sym
{
T 52000 50400 5 10 0 0 270 0 1
device=RESISTOR
T 51700 50500 5 10 1 1 0 0 1
refdes=RA3
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
C 51900 50700 1 270 0 resistor-1.sym
{
T 52300 50400 5 10 0 0 270 0 1
device=RESISTOR
T 52000 50500 5 10 1 1 0 0 1
refdes=RA4
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
C 52200 50700 1 270 0 resistor-1.sym
{
T 52600 50400 5 10 0 0 270 0 1
device=RESISTOR
T 52300 50500 5 10 1 1 0 0 1
refdes=RA5
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
C 52500 50700 1 270 0 resistor-1.sym
{
T 52900 50400 5 10 0 0 270 0 1
device=RESISTOR
T 52600 50500 5 10 1 1 0 0 1
refdes=RA6
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
C 52800 50700 1 270 0 resistor-1.sym
{
T 53200 50400 5 10 0 0 270 0 1
device=RESISTOR
T 52900 50500 5 10 1 1 0 0 1
refdes=RA7
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
C 53100 50700 1 270 0 resistor-1.sym
{
T 53500 50400 5 10 0 0 270 0 1
device=RESISTOR
T 53200 50500 5 10 1 1 0 0 1
refdes=RA8
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
N 53200 49800 53200 46400 4
N 53200 46400 53500 46400 4
N 52900 49800 52900 47000 4
N 50500 47000 53500 47000 4
N 52600 49800 52600 47300 4
N 50500 47300 53500 47300 4
N 52300 49800 52300 47600 4
N 50500 47600 53500 47600 4
N 52000 49800 52000 47900 4
N 50500 47900 53500 47900 4
N 51700 49800 51700 48500 4
N 50500 48500 53500 48500 4
N 51400 49800 51400 48800 4
N 50500 48800 53500 48800 4
N 51100 49800 51100 49100 4
N 50500 49100 53500 49100 4
N 50800 49800 50800 49400 4
N 50500 49400 53500 49400 4
N 50700 50700 53200 50700 4
C 50300 50600 1 0 0 vcc-1.sym
N 50500 50600 50700 50600 4
N 50700 50600 50700 50700 4
C 50700 46200 1 270 0 resistor-1.sym
{
T 51100 45900 5 10 0 0 270 0 1
device=RESISTOR
T 50800 46000 5 10 1 1 0 0 1
refdes=RB0
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
C 51000 46200 1 270 0 resistor-1.sym
{
T 51400 45900 5 10 0 0 270 0 1
device=RESISTOR
T 51100 46000 5 10 1 1 0 0 1
refdes=RB1
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
C 51300 46200 1 270 0 resistor-1.sym
{
T 51700 45900 5 10 0 0 270 0 1
device=RESISTOR
T 51400 46000 5 10 1 1 0 0 1
refdes=RB2
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
C 51600 46200 1 270 0 resistor-1.sym
{
T 52000 45900 5 10 0 0 270 0 1
device=RESISTOR
T 51700 46000 5 10 1 1 0 0 1
refdes=RB3
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
C 51900 46200 1 270 0 resistor-1.sym
{
T 52300 45900 5 10 0 0 270 0 1
device=RESISTOR
T 52000 46000 5 10 1 1 0 0 1
refdes=RB4
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
C 52200 46200 1 270 0 resistor-1.sym
{
T 52600 45900 5 10 0 0 270 0 1
device=RESISTOR
T 52300 46000 5 10 1 1 0 0 1
refdes=RB5
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
C 52500 46200 1 270 0 resistor-1.sym
{
T 52900 45900 5 10 0 0 270 0 1
device=RESISTOR
T 52600 46000 5 10 1 1 0 0 1
refdes=RB6
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
C 52800 46200 1 270 0 resistor-1.sym
{
T 53200 45900 5 10 0 0 270 0 1
device=RESISTOR
T 52900 46000 5 10 1 1 0 0 1
refdes=RB7
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
C 53100 46200 1 270 0 resistor-1.sym
{
T 53500 45900 5 10 0 0 270 0 1
device=RESISTOR
T 53200 46000 5 10 1 1 0 0 1
refdes=RB8
T 50700 50700 5 10 0 0 0 0 1
footprint=sip_2
}
N 53200 45300 53200 41900 4
N 53200 41900 53500 41900 4
N 52900 45300 52900 42500 4
N 50500 42500 53500 42500 4
N 52600 45300 52600 42800 4
N 50500 42800 53500 42800 4
N 52300 45300 52300 43100 4
N 50500 43100 53500 43100 4
N 52000 45300 52000 43400 4
N 50500 43400 53500 43400 4
N 51700 45300 51700 44000 4
N 50500 44000 53500 44000 4
N 51400 45300 51400 44300 4
N 50500 44300 53500 44300 4
N 51100 45300 51100 44600 4
N 50500 44600 53500 44600 4
N 50800 45300 50800 44900 4
N 50500 44900 53500 44900 4
N 50700 46200 53200 46200 4
C 50300 46100 1 0 0 vcc-1.sym
N 50500 46100 50700 46100 4
N 50700 46100 50700 46200 4
N 50000 48200 53500 48200 4
N 53400 48200 53400 49700 4
N 53400 49700 53500 49700 4
N 53400 48200 53400 46700 4
N 53400 46700 53500 46700 4
N 50500 46700 53200 46700 4
C 45200 48400 1 0 0 gnd-1.sym
C 40700 43000 1 0 0 gnd-1.sym
N 41000 43700 40800 43700 4
N 40800 43700 40800 43300 4
N 41000 43400 40800 43400 4
N 45500 49200 45300 49200 4
N 45300 49200 45300 48700 4
N 45500 48900 45300 48900 4
N 50000 43700 53500 43700 4
N 53400 43700 53400 45200 4
N 53400 45200 53500 45200 4
N 53400 43700 53400 42200 4
N 53400 42200 53500 42200 4
N 50500 42200 53200 42200 4
C 56000 49300 1 0 0 out-1.sym
{
T 56000 49600 5 10 0 0 0 0 1
device=OUTPUT
T 56000 49500 5 10 1 1 0 0 1
refdes=BPA0
}
C 56000 49000 1 0 0 out-1.sym
{
T 56000 49300 5 10 0 0 0 0 1
device=OUTPUT
T 56000 49200 5 10 1 1 0 0 1
refdes=BPA1
}
C 56000 48700 1 0 0 out-1.sym
{
T 56000 49000 5 10 0 0 0 0 1
device=OUTPUT
T 56000 48900 5 10 1 1 0 0 1
refdes=BPA2
}
C 56000 48400 1 0 0 out-1.sym
{
T 56000 48700 5 10 0 0 0 0 1
device=OUTPUT
T 56000 48600 5 10 1 1 0 0 1
refdes=BPA3
}
C 56000 47800 1 0 0 out-1.sym
{
T 56000 48100 5 10 0 0 0 0 1
device=OUTPUT
T 56000 48000 5 10 1 1 0 0 1
refdes=BPA4
}
C 56000 47500 1 0 0 out-1.sym
{
T 56000 47800 5 10 0 0 0 0 1
device=OUTPUT
T 56000 47700 5 10 1 1 0 0 1
refdes=BPA5
}
C 56000 47200 1 0 0 out-1.sym
{
T 56000 47500 5 10 0 0 0 0 1
device=OUTPUT
T 56000 47400 5 10 1 1 0 0 1
refdes=BPA6
}
C 56000 46900 1 0 0 out-1.sym
{
T 56000 47200 5 10 0 0 0 0 1
device=OUTPUT
T 56000 47100 5 10 1 1 0 0 1
refdes=BPA7
}
C 56000 46300 1 0 0 out-1.sym
{
T 56000 46600 5 10 0 0 0 0 1
device=OUTPUT
T 56000 46500 5 10 1 1 0 0 1
refdes=BPA8
}
C 56000 44800 1 0 0 out-1.sym
{
T 56000 45100 5 10 0 0 0 0 1
device=OUTPUT
T 56000 45000 5 10 1 1 0 0 1
refdes=BPB0
}
C 56000 44500 1 0 0 out-1.sym
{
T 56000 44800 5 10 0 0 0 0 1
device=OUTPUT
T 56000 44700 5 10 1 1 0 0 1
refdes=BPB1
}
C 56000 44200 1 0 0 out-1.sym
{
T 56000 44500 5 10 0 0 0 0 1
device=OUTPUT
T 56000 44400 5 10 1 1 0 0 1
refdes=BPB2
}
C 56000 43900 1 0 0 out-1.sym
{
T 56000 44200 5 10 0 0 0 0 1
device=OUTPUT
T 56000 44100 5 10 1 1 0 0 1
refdes=BPB3
}
C 56000 43300 1 0 0 out-1.sym
{
T 56000 43600 5 10 0 0 0 0 1
device=OUTPUT
T 56000 43500 5 10 1 1 0 0 1
refdes=BPB4
}
C 56000 43000 1 0 0 out-1.sym
{
T 56000 43300 5 10 0 0 0 0 1
device=OUTPUT
T 56000 43200 5 10 1 1 0 0 1
refdes=BPB5
}
C 56000 42700 1 0 0 out-1.sym
{
T 56000 43000 5 10 0 0 0 0 1
device=OUTPUT
T 56000 42900 5 10 1 1 0 0 1
refdes=BPB6
}
C 56000 42400 1 0 0 out-1.sym
{
T 56000 42700 5 10 0 0 0 0 1
device=OUTPUT
T 56000 42600 5 10 1 1 0 0 1
refdes=BPB7
}
C 56000 41800 1 0 0 out-1.sym
{
T 56000 42100 5 10 0 0 0 0 1
device=OUTPUT
T 56000 42000 5 10 1 1 0 0 1
refdes=BPB8
}
T 50500 40900 9 20 1 0 0 0 1
PerspiC 1 RAM - buffers & decoders
T 54000 40100 9 10 1 0 0 0 1
Robert Edwards, ANU, Oct. 2012
T 54000 40400 9 10 1 0 0 0 1
1
T 50200 40400 9 10 1 0 0 0 1
PerspiC1_RAM-3.sch
T 50600 40100 9 10 1 0 0 0 1
3
T 52000 40100 9 10 1 0 0 0 1
4
C 40400 50300 1 0 0 in-1.sym
{
T 40400 50600 5 10 0 0 0 0 1
device=INPUT
T 40500 50500 5 10 1 1 0 0 1
refdes=WrA2
}
C 40400 50000 1 0 0 in-1.sym
{
T 40400 50300 5 10 0 0 0 0 1
device=INPUT
T 40500 50200 5 10 1 1 0 0 1
refdes=WrA1
}
C 40400 49700 1 0 0 in-1.sym
{
T 40400 50000 5 10 0 0 0 0 1
device=INPUT
T 40500 49900 5 10 1 1 0 0 1
refdes=WrA0
}
C 40400 49100 1 0 0 in-1.sym
{
T 40400 49400 5 10 0 0 0 0 1
device=INPUT
T 40500 49300 5 10 1 1 0 0 1
refdes=\_WrEnB\_
}
C 40400 48800 1 0 0 in-1.sym
{
T 40400 49100 5 10 0 0 0 0 1
device=INPUT
T 40500 49000 5 10 1 1 0 0 1
refdes=\_WrEnA\_
}
C 40400 44800 1 0 0 in-1.sym
{
T 40400 45100 5 10 0 0 0 0 1
device=INPUT
T 40500 45000 5 10 1 1 0 0 1
refdes=PAA2
}
C 40400 44500 1 0 0 in-1.sym
{
T 40400 44800 5 10 0 0 0 0 1
device=INPUT
T 40500 44700 5 10 1 1 0 0 1
refdes=PAA1
}
C 40400 44200 1 0 0 in-1.sym
{
T 40400 44500 5 10 0 0 0 0 1
device=INPUT
T 40500 44400 5 10 1 1 0 0 1
refdes=PAA0
}
C 44900 50300 1 0 0 in-1.sym
{
T 44900 50600 5 10 0 0 0 0 1
device=INPUT
T 45000 50500 5 10 1 1 0 0 1
refdes=PBA2
}
C 44900 50000 1 0 0 in-1.sym
{
T 44900 50300 5 10 0 0 0 0 1
device=INPUT
T 45000 50200 5 10 1 1 0 0 1
refdes=PBA1
}
C 44900 49700 1 0 0 in-1.sym
{
T 44900 50000 5 10 0 0 0 0 1
device=INPUT
T 45000 49900 5 10 1 1 0 0 1
refdes=PBA0
}
C 46500 44300 1 0 0 dtl_inv.sym
{
T 47500 44600 5 10 1 1 0 0 1
refdes=G0
T 46500 45100 5 10 0 0 0 0 1
device=DTL Inverter
}
C 46500 43800 1 0 0 dtl_inv.sym
{
T 47500 44100 5 10 1 1 0 0 1
refdes=G1
T 46500 44600 5 10 0 0 0 0 1
device=DTL Inverter
}
C 46500 43300 1 0 0 dtl_inv.sym
{
T 47500 43600 5 10 1 1 0 0 1
refdes=G2
T 46500 44100 5 10 0 0 0 0 1
device=DTL Inverter
}
C 46500 42800 1 0 0 dtl_inv.sym
{
T 47500 43100 5 10 1 1 0 0 1
refdes=G3
T 46500 43600 5 10 0 0 0 0 1
device=DTL Inverter
}
C 46500 42300 1 0 0 dtl_inv.sym
{
T 47500 42600 5 10 1 1 0 0 1
refdes=G4
T 46500 43100 5 10 0 0 0 0 1
device=DTL Inverter
}
C 46500 41800 1 0 0 dtl_inv.sym
{
T 47500 42100 5 10 1 1 0 0 1
refdes=G5
T 46500 42600 5 10 0 0 0 0 1
device=DTL Inverter
}
C 46500 41300 1 0 0 dtl_inv.sym
{
T 47500 41600 5 10 1 1 0 0 1
refdes=G6
T 46500 42100 5 10 0 0 0 0 1
device=DTL Inverter
}
C 46500 40800 1 0 0 dtl_inv.sym
{
T 47500 41100 5 10 1 1 0 0 1
refdes=G7
T 46500 41600 5 10 0 0 0 0 1
device=DTL Inverter
}
C 46500 40300 1 0 0 dtl_inv.sym
{
T 47500 40600 5 10 1 1 0 0 1
refdes=G8
T 46500 41100 5 10 0 0 0 0 1
device=DTL Inverter
}
C 45900 44400 1 0 0 in-1.sym
{
T 45900 44700 5 10 0 0 0 0 1
device=INPUT
T 46000 44600 5 10 1 1 0 0 1
refdes=BD0
}
C 45900 43900 1 0 0 in-1.sym
{
T 45900 44200 5 10 0 0 0 0 1
device=INPUT
T 46000 44100 5 10 1 1 0 0 1
refdes=BD1
}
C 45900 43400 1 0 0 in-1.sym
{
T 45900 43700 5 10 0 0 0 0 1
device=INPUT
T 46000 43600 5 10 1 1 0 0 1
refdes=BD2
}
C 45900 42900 1 0 0 in-1.sym
{
T 45900 43200 5 10 0 0 0 0 1
device=INPUT
T 46000 43100 5 10 1 1 0 0 1
refdes=BD3
}
C 45900 42400 1 0 0 in-1.sym
{
T 45900 42700 5 10 0 0 0 0 1
device=INPUT
T 46000 42600 5 10 1 1 0 0 1
refdes=BD4
}
C 45900 41900 1 0 0 in-1.sym
{
T 45900 42200 5 10 0 0 0 0 1
device=INPUT
T 46000 42100 5 10 1 1 0 0 1
refdes=BD5
}
C 45900 41400 1 0 0 in-1.sym
{
T 45900 41700 5 10 0 0 0 0 1
device=INPUT
T 46000 41600 5 10 1 1 0 0 1
refdes=BD6
}
C 45900 40900 1 0 0 in-1.sym
{
T 45900 41200 5 10 0 0 0 0 1
device=INPUT
T 46000 41100 5 10 1 1 0 0 1
refdes=BD7
}
C 45900 40400 1 0 0 in-1.sym
{
T 45900 40700 5 10 0 0 0 0 1
device=INPUT
T 46000 40600 5 10 1 1 0 0 1
refdes=BD8
}
C 48600 43600 1 0 0 input-2.sym
{
T 48600 43800 5 10 0 0 0 0 1
net=PB_En:1
T 49200 44300 5 10 0 0 0 0 1
device=none
T 49100 43700 5 10 1 1 0 7 1
value=PB_En
}
C 48600 48100 1 0 0 input-2.sym
{
T 48600 48300 5 10 0 0 0 0 1
net=PA_En:1
T 49200 48800 5 10 0 0 0 0 1
device=none
T 49100 48200 5 10 1 1 0 7 1
value=PA_En
}
C 48000 44500 1 0 0 busripper-1.sym
{
T 48000 44900 5 8 0 0 0 0 1
device=none
T 48100 44600 5 10 0 1 0 0 1
net=Din0:1
}
C 48000 44000 1 0 0 busripper-1.sym
{
T 48000 44400 5 8 0 0 0 0 1
device=none
T 48100 44100 5 10 0 1 0 0 1
net=Din1:1
}
C 48000 43500 1 0 0 busripper-1.sym
{
T 48000 43900 5 8 0 0 0 0 1
device=none
T 48100 43600 5 10 0 1 0 0 1
net=Din2:1
}
C 48000 43000 1 0 0 busripper-1.sym
{
T 48000 43400 5 8 0 0 0 0 1
device=none
T 48100 43100 5 10 0 1 0 0 1
net=Din3:1
}
C 48000 42500 1 0 0 busripper-1.sym
{
T 48000 42900 5 8 0 0 0 0 1
device=none
T 48100 42600 5 10 0 1 0 0 1
net=Din4:1
}
C 48000 42000 1 0 0 busripper-1.sym
{
T 48000 42400 5 8 0 0 0 0 1
device=none
T 48100 42100 5 10 0 1 0 0 1
net=Din5:1
}
C 48000 41500 1 0 0 busripper-1.sym
{
T 48000 41900 5 8 0 0 0 0 1
device=none
T 48100 41600 5 10 0 1 0 0 1
net=Din6:1
}
C 48000 41000 1 0 0 busripper-1.sym
{
T 48000 41400 5 8 0 0 0 0 1
device=none
T 48100 41200 5 10 0 1 0 0 1
net=Din7:1
}
C 48000 40500 1 0 0 busripper-1.sym
{
T 48000 40900 5 8 0 0 0 0 1
device=none
T 48100 40600 5 10 0 1 0 0 1
net=Din8:1
}
U 48200 40700 48200 44900 10 0
U 48200 44900 48600 44900 10 0
C 43500 44800 1 0 0 output-2.sym
{
T 44400 45000 5 10 0 0 0 0 1
net=EnA0:1
T 43700 45500 5 10 0 0 0 0 1
device=none
T 44400 44900 5 10 1 1 0 1 1
value=EnA0
}
C 43500 44200 1 0 0 output-2.sym
{
T 44400 44400 5 10 0 0 0 0 1
net=EnA1:1
T 43700 44900 5 10 0 0 0 0 1
device=none
T 44400 44300 5 10 1 1 0 1 1
value=EnA1
}
C 43500 43600 1 0 0 output-2.sym
{
T 44400 43800 5 10 0 0 0 0 1
net=EnA2:1
T 43700 44300 5 10 0 0 0 0 1
device=none
T 44400 43700 5 10 1 1 0 1 1
value=EnA2
}
C 43500 43000 1 0 0 output-2.sym
{
T 44400 43200 5 10 0 0 0 0 1
net=EnA3:1
T 43700 43700 5 10 0 0 0 0 1
device=none
T 44400 43100 5 10 1 1 0 1 1
value=EnA3
}
C 43500 42400 1 0 0 output-2.sym
{
T 44400 42600 5 10 0 0 0 0 1
net=EnA4:1
T 43700 43100 5 10 0 0 0 0 1
device=none
T 44400 42500 5 10 1 1 0 1 1
value=EnA4
}
C 43500 41800 1 0 0 output-2.sym
{
T 44400 42000 5 10 0 0 0 0 1
net=EnA5:1
T 43700 42500 5 10 0 0 0 0 1
device=none
T 44400 41900 5 10 1 1 0 1 1
value=EnA5
}
C 43500 41200 1 0 0 output-2.sym
{
T 44400 41400 5 10 0 0 0 0 1
net=EnA6:1
T 43700 41900 5 10 0 0 0 0 1
device=none
T 44400 41300 5 10 1 1 0 1 1
value=EnA6
}
C 43500 40600 1 0 0 output-2.sym
{
T 44400 40800 5 10 0 0 0 0 1
net=EnA7:1
T 43700 41300 5 10 0 0 0 0 1
device=none
T 44400 40700 5 10 1 1 0 1 1
value=EnA7
}
C 48000 50300 1 0 0 output-2.sym
{
T 48900 50500 5 10 0 0 0 0 1
net=EnB0:1
T 48200 51000 5 10 0 0 0 0 1
device=none
T 48900 50400 5 10 1 1 0 1 1
value=EnB0
}
C 48000 49700 1 0 0 output-2.sym
{
T 48900 49900 5 10 0 0 0 0 1
net=EnB1:1
T 48200 50400 5 10 0 0 0 0 1
device=none
T 48900 49800 5 10 1 1 0 1 1
value=EnB1
}
C 48000 49100 1 0 0 output-2.sym
{
T 48900 49300 5 10 0 0 0 0 1
net=EnB2:1
T 48200 49800 5 10 0 0 0 0 1
device=none
T 48900 49200 5 10 1 1 0 1 1
value=EnB2
}
C 48000 48500 1 0 0 output-2.sym
{
T 48900 48700 5 10 0 0 0 0 1
net=EnB3:1
T 48200 49200 5 10 0 0 0 0 1
device=none
T 48900 48600 5 10 1 1 0 1 1
value=EnB3
}
C 48000 47900 1 0 0 output-2.sym
{
T 48900 48100 5 10 0 0 0 0 1
net=EnB4:1
T 48200 48600 5 10 0 0 0 0 1
device=none
T 48900 48000 5 10 1 1 0 1 1
value=EnB4
}
C 48000 47300 1 0 0 output-2.sym
{
T 48900 47500 5 10 0 0 0 0 1
net=EnB5:1
T 48200 48000 5 10 0 0 0 0 1
device=none
T 48900 47400 5 10 1 1 0 1 1
value=EnB5
}
C 48000 46700 1 0 0 output-2.sym
{
T 48900 46900 5 10 0 0 0 0 1
net=EnB6:1
T 48200 47400 5 10 0 0 0 0 1
device=none
T 48900 46800 5 10 1 1 0 1 1
value=EnB6
}
C 48000 46100 1 0 0 output-2.sym
{
T 48900 46300 5 10 0 0 0 0 1
net=EnB7:1
T 48200 46800 5 10 0 0 0 0 1
device=none
T 48900 46200 5 10 1 1 0 1 1
value=EnB7
}
T 48400 44600 9 10 1 0 0 0 1
Din
C 43500 50300 1 0 0 output-2.sym
{
T 44400 50500 5 10 0 0 0 0 1
net=Set0:1
T 43700 51000 5 10 0 0 0 0 1
device=none
T 44400 50400 5 10 1 1 0 1 1
value=Set0
}
C 43500 50000 1 0 0 output-2.sym
{
T 44400 50200 5 10 0 0 0 0 1
net=\_Clr0\_:1
T 43700 50700 5 10 0 0 0 0 1
device=none
T 44400 50100 5 10 1 1 0 1 1
value=\_Clr0\_
}
C 43500 49700 1 0 0 output-2.sym
{
T 44400 49900 5 10 0 0 0 0 1
net=Set1:1
T 43700 50400 5 10 0 0 0 0 1
device=none
T 44400 49800 5 10 1 1 0 1 1
value=Set1
}
C 43500 49400 1 0 0 output-2.sym
{
T 44400 49600 5 10 0 0 0 0 1
net=\_Clr1\_:1
T 43700 50100 5 10 0 0 0 0 1
device=none
T 44400 49500 5 10 1 1 0 1 1
value=\_Clr1\_
}
C 43500 49100 1 0 0 output-2.sym
{
T 44400 49300 5 10 0 0 0 0 1
net=Set2:1
T 43700 49800 5 10 0 0 0 0 1
device=none
T 44400 49200 5 10 1 1 0 1 1
value=Set2
}
C 43500 48800 1 0 0 output-2.sym
{
T 44400 49000 5 10 0 0 0 0 1
net=\_Clr2\_:1
T 43700 49500 5 10 0 0 0 0 1
device=none
T 44400 48900 5 10 1 1 0 1 1
value=\_Clr2\_
}
C 43500 48500 1 0 0 output-2.sym
{
T 44400 48700 5 10 0 0 0 0 1
net=Set3:1
T 43700 49200 5 10 0 0 0 0 1
device=none
T 44400 48600 5 10 1 1 0 1 1
value=Set3
}
C 43500 48200 1 0 0 output-2.sym
{
T 44400 48400 5 10 0 0 0 0 1
net=\_Clr3\_:1
T 43700 48900 5 10 0 0 0 0 1
device=none
T 44400 48300 5 10 1 1 0 1 1
value=\_Clr3\_
}
C 43500 47900 1 0 0 output-2.sym
{
T 44400 48100 5 10 0 0 0 0 1
net=Set4:1
T 43700 48600 5 10 0 0 0 0 1
device=none
T 44400 48000 5 10 1 1 0 1 1
value=Set4
}
C 43500 47600 1 0 0 output-2.sym
{
T 44400 47800 5 10 0 0 0 0 1
net=\_Clr4\_:1
T 43700 48300 5 10 0 0 0 0 1
device=none
T 44400 47700 5 10 1 1 0 1 1
value=\_Clr4\_
}
C 43500 47300 1 0 0 output-2.sym
{
T 44400 47500 5 10 0 0 0 0 1
net=Set5:1
T 43700 48000 5 10 0 0 0 0 1
device=none
T 44400 47400 5 10 1 1 0 1 1
value=Set5
}
C 43500 47000 1 0 0 output-2.sym
{
T 44400 47200 5 10 0 0 0 0 1
net=\_Clr5\_:1
T 43700 47700 5 10 0 0 0 0 1
device=none
T 44400 47100 5 10 1 1 0 1 1
value=\_Clr5\_
}
C 43500 46700 1 0 0 output-2.sym
{
T 44400 46900 5 10 0 0 0 0 1
net=Set6:1
T 43700 47400 5 10 0 0 0 0 1
device=none
T 44400 46800 5 10 1 1 0 1 1
value=Set6
}
C 43500 46400 1 0 0 output-2.sym
{
T 44400 46600 5 10 0 0 0 0 1
net=\_Clr6\_:1
T 43700 47100 5 10 0 0 0 0 1
device=none
T 44400 46500 5 10 1 1 0 1 1
value=\_Clr6\_
}
C 43500 46100 1 0 0 output-2.sym
{
T 44400 46300 5 10 0 0 0 0 1
net=Set7:1
T 43700 46800 5 10 0 0 0 0 1
device=none
T 44400 46200 5 10 1 1 0 1 1
value=Set7
}
C 43500 45800 1 0 0 output-2.sym
{
T 44400 46000 5 10 0 0 0 0 1
net=\_Clr7\_:1
T 43700 46500 5 10 0 0 0 0 1
device=none
T 44400 45900 5 10 1 1 0 1 1
value=\_Clr7\_
}
C 50500 44900 1 180 0 busripper-1.sym
{
T 50500 44500 5 8 0 0 180 0 1
device=none
T 50300 44800 5 10 0 1 0 0 1
net=PortB0:1
}
C 50500 44600 1 180 0 busripper-1.sym
{
T 50500 44200 5 8 0 0 180 0 1
device=none
T 50400 44500 5 10 0 1 0 0 1
net=PortB1:1
}
C 50500 44300 1 180 0 busripper-1.sym
{
T 50500 43900 5 8 0 0 180 0 1
device=none
T 50400 44200 5 10 0 1 0 0 1
net=PortB2:1
}
C 50500 44000 1 180 0 busripper-1.sym
{
T 50500 43600 5 8 0 0 180 0 1
device=none
T 50400 43900 5 10 0 1 0 0 1
net=PortB3:1
}
C 50500 43400 1 180 0 busripper-1.sym
{
T 50500 43000 5 8 0 0 180 0 1
device=none
T 50400 43300 5 10 0 1 0 0 1
net=PortB4:1
}
C 50500 43100 1 180 0 busripper-1.sym
{
T 50500 42700 5 8 0 0 180 0 1
device=none
T 50400 43000 5 10 0 1 0 0 1
net=PortB5:1
}
C 50500 42800 1 180 0 busripper-1.sym
{
T 50500 42400 5 8 0 0 180 0 1
device=none
T 50400 42800 5 10 0 1 0 0 1
net=PortB6:1
}
C 50500 42500 1 180 0 busripper-1.sym
{
T 50500 42100 5 8 0 0 180 0 1
device=none
T 50400 42400 5 10 0 1 0 0 1
net=PortB7:1
}
C 50500 42200 1 180 0 busripper-1.sym
{
T 50500 41800 5 8 0 0 180 0 1
device=none
T 50400 42100 5 10 0 1 0 0 1
net=PortB8:1
}
U 50300 44700 50300 41800 10 0
U 50300 41800 49500 41800 10 0
T 49400 41900 9 10 1 0 0 0 1
PortB
C 50500 49400 1 90 0 busripper-1.sym
{
T 50100 49400 5 8 0 0 90 0 1
device=none
T 50400 49500 5 10 0 1 0 0 1
net=PortA0:1
}
C 50500 49100 1 90 0 busripper-1.sym
{
T 50100 49100 5 8 0 0 90 0 1
device=none
T 50400 49200 5 10 0 1 0 0 1
net=PortA1:1
}
C 50500 48800 1 90 0 busripper-1.sym
{
T 50100 48800 5 8 0 0 90 0 1
device=none
T 50400 48900 5 10 0 1 0 0 1
net=PortA2:1
}
C 50500 48500 1 90 0 busripper-1.sym
{
T 50100 48500 5 8 0 0 90 0 1
device=none
T 50400 48600 5 10 0 1 0 0 1
net=PortA3:1
}
C 50500 47900 1 90 0 busripper-1.sym
{
T 50100 47900 5 8 0 0 90 0 1
device=none
T 50400 48000 5 10 0 1 0 0 1
net=PortA4:1
}
C 50500 47600 1 90 0 busripper-1.sym
{
T 50100 47600 5 8 0 0 90 0 1
device=none
T 50400 47800 5 10 0 1 0 0 1
net=PortA5:1
}
C 50500 47300 1 90 0 busripper-1.sym
{
T 50100 47300 5 8 0 0 90 0 1
device=none
T 50400 47400 5 10 0 1 0 0 1
net=PortA6:1
}
C 50500 47000 1 90 0 busripper-1.sym
{
T 50100 47000 5 8 0 0 90 0 1
device=none
T 50400 47100 5 10 0 1 0 0 1
net=PortA7:1
}
C 50500 46700 1 90 0 busripper-1.sym
{
T 50100 46700 5 8 0 0 90 0 1
device=none
T 50400 46800 5 10 0 1 0 0 1
net=PortA8:1
}
U 49500 50000 50300 50000 10 0
U 50300 50000 50300 46900 10 0
T 49400 50100 9 10 1 0 0 0 1
PortA
