

================================================================
== Vitis HLS Report for 'update_weights_1'
================================================================
* Date:           Wed Jul  9 03:32:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.703 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   183269|   183269|  1.466 ms|  1.466 ms|  183269|  183269|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- update_weights_loop1      |    14170|    14170|      1090|          -|          -|    13|        no|
        | + update_weights_loop1_1   |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop2      |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop3      |    14170|    14170|      1090|          -|          -|    13|        no|
        | + update_weights_loop3_1   |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop4      |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop5      |    73856|    73856|      1154|          -|          -|    64|        no|
        | + update_weights_loop5_1   |     1152|     1152|        18|          -|          -|    64|        no|
        |- update_weights_loop6      |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop7      |    69760|    69760|      1090|          -|          -|    64|        no|
        | + update_weights_loop7_1   |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop8      |     1088|     1088|        17|          -|          -|    64|        no|
        |- update_weights_loop9      |     3392|     3392|        53|          -|          -|    64|        no|
        | + update_weights_loop9_1   |       51|       51|        17|          -|          -|     3|        no|
        |- update_weights_loop10     |       48|       48|        16|          -|          -|     3|        no|
        |- update_weights_loop11     |     3392|     3392|        53|          -|          -|    64|        no|
        | + update_weights_loop11_1  |       51|       51|        17|          -|          -|     3|        no|
        |- update_weights_loop12     |       51|       51|        17|          -|          -|     3|        no|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 277
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 20 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 3 
20 --> 21 37 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 20 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 66 49 
49 --> 50 48 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 49 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 94 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 77 
94 --> 95 113 
95 --> 96 94 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 95 
113 --> 114 130 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 113 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 159 142 
142 --> 143 141 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 142 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 187 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 170 
187 --> 188 205 
188 --> 189 187 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 188 
205 --> 206 221 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 205 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 250 233 
233 --> 234 232 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 233 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 261 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 278 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%norm = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 279 'alloca' 'norm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 280 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases1, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 282 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 284 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/backprop.tcl:55]   --->   Operation 286 'specpipeline' 'specpipeline_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 287 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%p_read_2 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 288 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%p_read_3 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 289 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %norm" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 290 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 291 [1/1] (0.38ns)   --->   "%store_ln213 = store i4 0, i4 %i" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 291 'store' 'store_ln213' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln219 = br void %update_weights_loop1_1" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 292 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%i_12 = load i4 %i" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 293 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.70ns)   --->   "%icmp_ln219 = icmp_eq  i4 %i_12, i4 13" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 294 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.70ns)   --->   "%add_ln219 = add i4 %i_12, i4 1" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 295 'add' 'add_ln219' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %icmp_ln219, void %update_weights_loop1_1.split, void %for.inc37.preheader" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 296 'br' 'br_ln219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%speclooptripcount_ln220 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13" [data/benchmarks/backprop/backprop.c:220]   --->   Operation 297 'speclooptripcount' 'speclooptripcount_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%specloopname_ln227 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [data/benchmarks/backprop/backprop.c:227]   --->   Operation 298 'specloopname' 'specloopname_ln227' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_12, i6 0" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 299 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.38ns)   --->   "%br_ln222 = br void %for.inc" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 300 'br' 'br_ln222' <Predicate = (!icmp_ln219)> <Delay = 0.38>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%bias_norm_1 = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 301 'alloca' 'bias_norm_1' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 302 'alloca' 'i_1' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 303 'store' 'store_ln213' <Predicate = (icmp_ln219)> <Delay = 0.38>
ST_2 : Operation 304 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %bias_norm_1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 304 'store' 'store_ln214' <Predicate = (icmp_ln219)> <Delay = 0.38>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln229 = br void %for.inc37" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 305 'br' 'br_ln229' <Predicate = (icmp_ln219)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln222, void %for.inc.split, i7 0, void %update_weights_loop1_1.split" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 306 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.70ns)   --->   "%icmp_ln222 = icmp_eq  i7 %j, i7 64" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 307 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.70ns)   --->   "%add_ln222 = add i7 %j, i7 1" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 308 'add' 'add_ln222' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %for.inc.split, void %for.inc19" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 309 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i7 %j" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 310 'zext' 'zext_ln222' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.72ns)   --->   "%add_ln224 = add i10 %zext_ln222, i10 %tmp_1" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 311 'add' 'add_ln224' <Predicate = (!icmp_ln222)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i10 %add_ln224" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 312 'zext' 'zext_ln224' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%d_weights1_addr = getelementptr i64 %d_weights1, i64 0, i64 %zext_ln224" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 313 'getelementptr' 'd_weights1_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 314 [2/2] (1.20ns)   --->   "%d_weights1_load = load i10 %d_weights1_addr" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 314 'load' 'd_weights1_load' <Predicate = (!icmp_ln222)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%weights1_addr = getelementptr i64 %weights1, i64 0, i64 %zext_ln224" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 315 'getelementptr' 'weights1_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.38ns)   --->   "%store_ln213 = store i4 %add_ln219, i4 %i" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 316 'store' 'store_ln213' <Predicate = (icmp_ln222)> <Delay = 0.38>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln219 = br void %update_weights_loop1_1" [data/benchmarks/backprop/backprop.c:219]   --->   Operation 317 'br' 'br_ln219' <Predicate = (icmp_ln222)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 318 [1/2] (1.20ns)   --->   "%d_weights1_load = load i10 %d_weights1_addr" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 318 'load' 'd_weights1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_4 : Operation 319 [4/4] (4.50ns)   --->   "%mul4 = dmul i64 %d_weights1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 319 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.50>
ST_5 : Operation 320 [3/4] (4.50ns)   --->   "%mul4 = dmul i64 %d_weights1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 320 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 321 [2/4] (4.50ns)   --->   "%mul4 = dmul i64 %d_weights1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 321 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 322 [1/4] (4.50ns)   --->   "%mul4 = dmul i64 %d_weights1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 322 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 323 [2/2] (1.20ns)   --->   "%weights1_load = load i10 %weights1_addr" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 323 'load' 'weights1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 8 <SV = 7> <Delay = 5.53>
ST_8 : Operation 324 [1/2] (1.20ns)   --->   "%weights1_load = load i10 %weights1_addr" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 324 'load' 'weights1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_8 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln224 = bitcast i64 %weights1_load" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 325 'bitcast' 'bitcast_ln224' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 326 [4/4] (4.33ns)   --->   "%sub = dsub i64 %bitcast_ln224, i64 %mul4" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 326 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 327 [3/4] (4.33ns)   --->   "%sub = dsub i64 %bitcast_ln224, i64 %mul4" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 327 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 328 [2/4] (4.33ns)   --->   "%sub = dsub i64 %bitcast_ln224, i64 %mul4" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 328 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.53>
ST_11 : Operation 329 [1/4] (4.33ns)   --->   "%sub = dsub i64 %bitcast_ln224, i64 %mul4" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 329 'dsub' 'sub' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln224_1 = bitcast i64 %sub" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 330 'bitcast' 'bitcast_ln224_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (1.20ns)   --->   "%store_ln224 = store i64 %bitcast_ln224_1, i10 %weights1_addr" [data/benchmarks/backprop/backprop.c:224]   --->   Operation 331 'store' 'store_ln224' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 12 <SV = 11> <Delay = 4.50>
ST_12 : Operation 332 [4/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub, i64 %sub" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 332 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.50>
ST_13 : Operation 333 [3/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub, i64 %sub" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 333 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.50>
ST_14 : Operation 334 [2/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub, i64 %sub" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 334 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.50>
ST_15 : Operation 335 [1/4] (4.50ns)   --->   "%mul2 = dmul i64 %sub, i64 %sub" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 335 'dmul' 'mul2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 336 [1/1] (0.00ns)   --->   "%norm_load_1 = load i64 %norm" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 336 'load' 'norm_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 337 [4/4] (4.33ns)   --->   "%norm_2 = dadd i64 %norm_load_1, i64 %mul2" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 337 'dadd' 'norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 338 [3/4] (4.33ns)   --->   "%norm_2 = dadd i64 %norm_load_1, i64 %mul2" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 338 'dadd' 'norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 339 [2/4] (4.33ns)   --->   "%norm_2 = dadd i64 %norm_load_1, i64 %mul2" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 339 'dadd' 'norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.72>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "%speclooptripcount_ln223 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:223]   --->   Operation 340 'speclooptripcount' 'speclooptripcount_ln223' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 341 [1/1] (0.00ns)   --->   "%specloopname_ln226 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [data/benchmarks/backprop/backprop.c:226]   --->   Operation 341 'specloopname' 'specloopname_ln226' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 342 [1/4] (4.33ns)   --->   "%norm_2 = dadd i64 %norm_load_1, i64 %mul2" [data/benchmarks/backprop/backprop.c:225]   --->   Operation 342 'dadd' 'norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 343 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %norm_2, i64 %norm" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 343 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_19 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln222 = br void %for.inc" [data/benchmarks/backprop/backprop.c:222]   --->   Operation 344 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>

State 20 <SV = 2> <Delay = 5.47>
ST_20 : Operation 345 [1/1] (0.00ns)   --->   "%i_13 = load i7 %i_1" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 345 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 346 [1/1] (0.70ns)   --->   "%icmp_ln229 = icmp_eq  i7 %i_13, i7 64" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 346 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 347 [1/1] (0.70ns)   --->   "%add_ln229 = add i7 %i_13, i7 1" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 347 'add' 'add_ln229' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %icmp_ln229, void %for.inc37.split, void %for.end39" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 348 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i7 %i_13" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 349 'zext' 'zext_ln229' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_20 : Operation 350 [1/1] (0.00ns)   --->   "%d_biases1_addr = getelementptr i64 %d_biases1, i64 0, i64 %zext_ln229" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 350 'getelementptr' 'd_biases1_addr' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_20 : Operation 351 [2/2] (0.71ns)   --->   "%d_biases1_load = load i6 %d_biases1_addr" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 351 'load' 'd_biases1_load' <Predicate = (!icmp_ln229)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_20 : Operation 352 [1/1] (0.00ns)   --->   "%biases1_addr = getelementptr i64 %biases1, i64 0, i64 %zext_ln229" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 352 'getelementptr' 'biases1_addr' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_20 : Operation 353 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln229, i7 %i_1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 353 'store' 'store_ln213' <Predicate = (!icmp_ln229)> <Delay = 0.38>
ST_20 : Operation 354 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 354 'alloca' 'i_2' <Predicate = (icmp_ln229)> <Delay = 0.00>
ST_20 : Operation 355 [1/1] (0.00ns)   --->   "%norm_load = load i64 %norm" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 355 'load' 'norm_load' <Predicate = (icmp_ln229)> <Delay = 0.00>
ST_20 : Operation 356 [12/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 356 'dsqrt' 'norm_1' <Predicate = (icmp_ln229)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 357 [1/1] (0.38ns)   --->   "%store_ln213 = store i4 0, i4 %i_2" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 357 'store' 'store_ln213' <Predicate = (icmp_ln229)> <Delay = 0.38>

State 21 <SV = 3> <Delay = 5.21>
ST_21 : Operation 358 [1/2] (0.71ns)   --->   "%d_biases1_load = load i6 %d_biases1_addr" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 358 'load' 'd_biases1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_21 : Operation 359 [4/4] (4.50ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 359 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 4> <Delay = 4.50>
ST_22 : Operation 360 [3/4] (4.50ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 360 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 5> <Delay = 4.50>
ST_23 : Operation 361 [2/4] (4.50ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 361 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 6> <Delay = 4.50>
ST_24 : Operation 362 [1/4] (4.50ns)   --->   "%mul = dmul i64 %d_biases1_load, i64 0.01" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 362 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 363 [2/2] (0.71ns)   --->   "%biases1_load = load i6 %biases1_addr" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 363 'load' 'biases1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 25 <SV = 7> <Delay = 5.04>
ST_25 : Operation 364 [1/2] (0.71ns)   --->   "%biases1_load = load i6 %biases1_addr" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 364 'load' 'biases1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "%bitcast_ln231 = bitcast i64 %biases1_load" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 365 'bitcast' 'bitcast_ln231' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 366 [4/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln231, i64 %mul" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 366 'dsub' 'sub1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 8> <Delay = 4.33>
ST_26 : Operation 367 [3/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln231, i64 %mul" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 367 'dsub' 'sub1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 9> <Delay = 4.33>
ST_27 : Operation 368 [2/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln231, i64 %mul" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 368 'dsub' 'sub1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 10> <Delay = 5.04>
ST_28 : Operation 369 [1/4] (4.33ns)   --->   "%sub1 = dsub i64 %bitcast_ln231, i64 %mul" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 369 'dsub' 'sub1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 370 [1/1] (0.00ns)   --->   "%bitcast_ln231_1 = bitcast i64 %sub1" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 370 'bitcast' 'bitcast_ln231_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 371 [1/1] (0.71ns)   --->   "%store_ln231 = store i64 %bitcast_ln231_1, i6 %biases1_addr" [data/benchmarks/backprop/backprop.c:231]   --->   Operation 371 'store' 'store_ln231' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 29 <SV = 11> <Delay = 4.50>
ST_29 : Operation 372 [4/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 372 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 12> <Delay = 4.50>
ST_30 : Operation 373 [3/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 373 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 13> <Delay = 4.50>
ST_31 : Operation 374 [2/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 374 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 14> <Delay = 4.50>
ST_32 : Operation 375 [1/4] (4.50ns)   --->   "%mul1 = dmul i64 %sub1, i64 %sub1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 375 'dmul' 'mul1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 15> <Delay = 4.33>
ST_33 : Operation 376 [1/1] (0.00ns)   --->   "%bias_norm_1_load = load i64 %bias_norm_1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 376 'load' 'bias_norm_1_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 377 [4/4] (4.33ns)   --->   "%bias_norm_2 = dadd i64 %bias_norm_1_load, i64 %mul1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 377 'dadd' 'bias_norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 16> <Delay = 4.33>
ST_34 : Operation 378 [3/4] (4.33ns)   --->   "%bias_norm_2 = dadd i64 %bias_norm_1_load, i64 %mul1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 378 'dadd' 'bias_norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 17> <Delay = 4.33>
ST_35 : Operation 379 [2/4] (4.33ns)   --->   "%bias_norm_2 = dadd i64 %bias_norm_1_load, i64 %mul1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 379 'dadd' 'bias_norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 18> <Delay = 4.72>
ST_36 : Operation 380 [1/1] (0.00ns)   --->   "%speclooptripcount_ln230 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:230]   --->   Operation 380 'speclooptripcount' 'speclooptripcount_ln230' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 381 [1/1] (0.00ns)   --->   "%specloopname_ln233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [data/benchmarks/backprop/backprop.c:233]   --->   Operation 381 'specloopname' 'specloopname_ln233' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 382 [1/4] (4.33ns)   --->   "%bias_norm_2 = dadd i64 %bias_norm_1_load, i64 %mul1" [data/benchmarks/backprop/backprop.c:232]   --->   Operation 382 'dadd' 'bias_norm_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 383 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %bias_norm_2, i64 %bias_norm_1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 383 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_36 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln229 = br void %for.inc37" [data/benchmarks/backprop/backprop.c:229]   --->   Operation 384 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>

State 37 <SV = 3> <Delay = 5.47>
ST_37 : Operation 385 [11/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 385 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 4> <Delay = 5.47>
ST_38 : Operation 386 [10/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 386 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 5> <Delay = 5.47>
ST_39 : Operation 387 [9/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 387 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 6> <Delay = 5.47>
ST_40 : Operation 388 [8/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 388 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 7> <Delay = 5.47>
ST_41 : Operation 389 [7/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 389 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 8> <Delay = 5.47>
ST_42 : Operation 390 [6/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 390 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 9> <Delay = 5.47>
ST_43 : Operation 391 [5/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 391 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 10> <Delay = 5.47>
ST_44 : Operation 392 [4/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 392 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 11> <Delay = 5.47>
ST_45 : Operation 393 [3/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 393 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 12> <Delay = 5.47>
ST_46 : Operation 394 [2/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 394 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 13> <Delay = 5.47>
ST_47 : Operation 395 [1/12] (5.47ns)   --->   "%norm_1 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_load" [data/benchmarks/backprop/backprop.c:235]   --->   Operation 395 'dsqrt' 'norm_1' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln239 = br void %update_weights_loop3_1" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 396 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>

State 48 <SV = 14> <Delay = 5.47>
ST_48 : Operation 397 [1/1] (0.00ns)   --->   "%i_14 = load i4 %i_2" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 397 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 398 [1/1] (0.70ns)   --->   "%icmp_ln239 = icmp_eq  i4 %i_14, i4 13" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 398 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 399 [1/1] (0.70ns)   --->   "%add_ln239 = add i4 %i_14, i4 1" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 399 'add' 'add_ln239' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %icmp_ln239, void %update_weights_loop3_1.split, void %update_weights_loop4" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 400 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 401 [1/1] (0.00ns)   --->   "%speclooptripcount_ln240 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13" [data/benchmarks/backprop/backprop.c:240]   --->   Operation 401 'speclooptripcount' 'speclooptripcount_ln240' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_48 : Operation 402 [1/1] (0.00ns)   --->   "%specloopname_ln246 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [data/benchmarks/backprop/backprop.c:246]   --->   Operation 402 'specloopname' 'specloopname_ln246' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_48 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_14, i6 0" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 403 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_48 : Operation 404 [1/1] (0.38ns)   --->   "%br_ln242 = br void %for.inc54" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 404 'br' 'br_ln242' <Predicate = (!icmp_ln239)> <Delay = 0.38>
ST_48 : Operation 405 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 405 'alloca' 'i_3' <Predicate = (icmp_ln239)> <Delay = 0.00>
ST_48 : Operation 406 [1/1] (0.00ns)   --->   "%bias_norm_1_load_1 = load i64 %bias_norm_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 406 'load' 'bias_norm_1_load_1' <Predicate = (icmp_ln239)> <Delay = 0.00>
ST_48 : Operation 407 [12/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 407 'dsqrt' 'bias_norm' <Predicate = (icmp_ln239)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 408 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_3" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 408 'store' 'store_ln213' <Predicate = (icmp_ln239)> <Delay = 0.38>

State 49 <SV = 15> <Delay = 1.92>
ST_49 : Operation 409 [1/1] (0.00ns)   --->   "%j_1 = phi i7 %add_ln242, void %for.inc54.split, i7 0, void %update_weights_loop3_1.split" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 409 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 410 [1/1] (0.70ns)   --->   "%icmp_ln242 = icmp_eq  i7 %j_1, i7 64" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 410 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 411 [1/1] (0.70ns)   --->   "%add_ln242 = add i7 %j_1, i7 1" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 411 'add' 'add_ln242' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %icmp_ln242, void %for.inc54.split, void %for.inc57" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 412 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i7 %j_1" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 413 'zext' 'zext_ln242' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_49 : Operation 414 [1/1] (0.72ns)   --->   "%add_ln244 = add i10 %zext_ln242, i10 %tmp_2" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 414 'add' 'add_ln244' <Predicate = (!icmp_ln242)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i10 %add_ln244" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 415 'zext' 'zext_ln244' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_49 : Operation 416 [1/1] (0.00ns)   --->   "%weights1_addr_1 = getelementptr i64 %weights1, i64 0, i64 %zext_ln244" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 416 'getelementptr' 'weights1_addr_1' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_49 : Operation 417 [2/2] (1.20ns)   --->   "%weights1_load_1 = load i10 %weights1_addr_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 417 'load' 'weights1_load_1' <Predicate = (!icmp_ln242)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_49 : Operation 418 [1/1] (0.38ns)   --->   "%store_ln213 = store i4 %add_ln239, i4 %i_2" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 418 'store' 'store_ln213' <Predicate = (icmp_ln242)> <Delay = 0.38>
ST_49 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln239 = br void %update_weights_loop3_1" [data/benchmarks/backprop/backprop.c:239]   --->   Operation 419 'br' 'br_ln239' <Predicate = (icmp_ln242)> <Delay = 0.00>

State 50 <SV = 16> <Delay = 1.20>
ST_50 : Operation 420 [1/2] (1.20ns)   --->   "%weights1_load_1 = load i10 %weights1_addr_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 420 'load' 'weights1_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>

State 51 <SV = 17> <Delay = 5.22>
ST_51 : Operation 421 [1/1] (0.00ns)   --->   "%bitcast_ln244 = bitcast i64 %weights1_load_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 421 'bitcast' 'bitcast_ln244' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 422 [14/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 422 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 18> <Delay = 5.22>
ST_52 : Operation 423 [13/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 423 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 19> <Delay = 5.22>
ST_53 : Operation 424 [12/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 424 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 20> <Delay = 5.22>
ST_54 : Operation 425 [11/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 425 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 21> <Delay = 5.22>
ST_55 : Operation 426 [10/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 426 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 22> <Delay = 5.22>
ST_56 : Operation 427 [9/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 427 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 23> <Delay = 5.22>
ST_57 : Operation 428 [8/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 428 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 24> <Delay = 5.22>
ST_58 : Operation 429 [7/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 429 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 25> <Delay = 5.22>
ST_59 : Operation 430 [6/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 430 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 26> <Delay = 5.22>
ST_60 : Operation 431 [5/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 431 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 27> <Delay = 5.22>
ST_61 : Operation 432 [4/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 432 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 28> <Delay = 5.22>
ST_62 : Operation 433 [3/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 433 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 29> <Delay = 5.22>
ST_63 : Operation 434 [2/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 434 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 30> <Delay = 5.22>
ST_64 : Operation 435 [1/14] (5.22ns)   --->   "%div = ddiv i64 %bitcast_ln244, i64 %norm_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 435 'ddiv' 'div' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 31> <Delay = 1.20>
ST_65 : Operation 436 [1/1] (0.00ns)   --->   "%speclooptripcount_ln243 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:243]   --->   Operation 436 'speclooptripcount' 'speclooptripcount_ln243' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 437 [1/1] (0.00ns)   --->   "%specloopname_ln245 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [data/benchmarks/backprop/backprop.c:245]   --->   Operation 437 'specloopname' 'specloopname_ln245' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 438 [1/1] (0.00ns)   --->   "%bitcast_ln244_1 = bitcast i64 %div" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 438 'bitcast' 'bitcast_ln244_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 439 [1/1] (1.20ns)   --->   "%store_ln244 = store i64 %bitcast_ln244_1, i10 %weights1_addr_1" [data/benchmarks/backprop/backprop.c:244]   --->   Operation 439 'store' 'store_ln244' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_65 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln242 = br void %for.inc54" [data/benchmarks/backprop/backprop.c:242]   --->   Operation 440 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>

State 66 <SV = 15> <Delay = 5.47>
ST_66 : Operation 441 [11/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 441 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 16> <Delay = 5.47>
ST_67 : Operation 442 [10/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 442 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 17> <Delay = 5.47>
ST_68 : Operation 443 [9/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 443 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 18> <Delay = 5.47>
ST_69 : Operation 444 [8/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 444 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 19> <Delay = 5.47>
ST_70 : Operation 445 [7/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 445 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 20> <Delay = 5.47>
ST_71 : Operation 446 [6/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 446 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 21> <Delay = 5.47>
ST_72 : Operation 447 [5/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 447 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 22> <Delay = 5.47>
ST_73 : Operation 448 [4/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 448 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 23> <Delay = 5.47>
ST_74 : Operation 449 [3/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 449 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 24> <Delay = 5.47>
ST_75 : Operation 450 [2/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 450 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 25> <Delay = 5.47>
ST_76 : Operation 451 [1/12] (5.47ns)   --->   "%bias_norm = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_1_load_1" [data/benchmarks/backprop/backprop.c:236]   --->   Operation 451 'dsqrt' 'bias_norm' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln248 = br void %for.inc68" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 452 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>

State 77 <SV = 26> <Delay = 1.09>
ST_77 : Operation 453 [1/1] (0.00ns)   --->   "%i_15 = load i7 %i_3" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 453 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 454 [1/1] (0.70ns)   --->   "%icmp_ln248 = icmp_eq  i7 %i_15, i7 64" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 454 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 455 [1/1] (0.70ns)   --->   "%add_ln248 = add i7 %i_15, i7 1" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 455 'add' 'add_ln248' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %icmp_ln248, void %for.inc68.split, void %update_weights_loop5_1.preheader" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 456 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i7 %i_15" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 457 'zext' 'zext_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_77 : Operation 458 [1/1] (0.00ns)   --->   "%biases1_addr_1 = getelementptr i64 %biases1, i64 0, i64 %zext_ln248" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 458 'getelementptr' 'biases1_addr_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_77 : Operation 459 [2/2] (0.71ns)   --->   "%biases1_load_1 = load i6 %biases1_addr_1" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 459 'load' 'biases1_load_1' <Predicate = (!icmp_ln248)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_77 : Operation 460 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln248, i7 %i_3" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 460 'store' 'store_ln213' <Predicate = (!icmp_ln248)> <Delay = 0.38>
ST_77 : Operation 461 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 461 'alloca' 'i_4' <Predicate = (icmp_ln248)> <Delay = 0.00>
ST_77 : Operation 462 [1/1] (0.00ns)   --->   "%norm_3 = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 462 'alloca' 'norm_3' <Predicate = (icmp_ln248)> <Delay = 0.00>
ST_77 : Operation 463 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %norm_3" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 463 'store' 'store_ln214' <Predicate = (icmp_ln248)> <Delay = 0.38>
ST_77 : Operation 464 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_4" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 464 'store' 'store_ln213' <Predicate = (icmp_ln248)> <Delay = 0.38>
ST_77 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln257 = br void %update_weights_loop5_1" [data/benchmarks/backprop/backprop.c:257]   --->   Operation 465 'br' 'br_ln257' <Predicate = (icmp_ln248)> <Delay = 0.00>

State 78 <SV = 27> <Delay = 0.71>
ST_78 : Operation 466 [1/2] (0.71ns)   --->   "%biases1_load_1 = load i6 %biases1_addr_1" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 466 'load' 'biases1_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 79 <SV = 28> <Delay = 5.22>
ST_79 : Operation 467 [1/1] (0.00ns)   --->   "%bitcast_ln250 = bitcast i64 %biases1_load_1" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 467 'bitcast' 'bitcast_ln250' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 468 [14/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 468 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 29> <Delay = 5.22>
ST_80 : Operation 469 [13/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 469 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 30> <Delay = 5.22>
ST_81 : Operation 470 [12/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 470 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 31> <Delay = 5.22>
ST_82 : Operation 471 [11/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 471 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 32> <Delay = 5.22>
ST_83 : Operation 472 [10/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 472 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 33> <Delay = 5.22>
ST_84 : Operation 473 [9/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 473 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 34> <Delay = 5.22>
ST_85 : Operation 474 [8/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 474 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 35> <Delay = 5.22>
ST_86 : Operation 475 [7/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 475 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 36> <Delay = 5.22>
ST_87 : Operation 476 [6/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 476 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 37> <Delay = 5.22>
ST_88 : Operation 477 [5/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 477 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 38> <Delay = 5.22>
ST_89 : Operation 478 [4/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 478 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 39> <Delay = 5.22>
ST_90 : Operation 479 [3/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 479 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 40> <Delay = 5.22>
ST_91 : Operation 480 [2/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 480 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 41> <Delay = 5.22>
ST_92 : Operation 481 [1/14] (5.22ns)   --->   "%div1 = ddiv i64 %bitcast_ln250, i64 %bias_norm" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 481 'ddiv' 'div1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 42> <Delay = 0.71>
ST_93 : Operation 482 [1/1] (0.00ns)   --->   "%speclooptripcount_ln249 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:249]   --->   Operation 482 'speclooptripcount' 'speclooptripcount_ln249' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 483 [1/1] (0.00ns)   --->   "%specloopname_ln251 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [data/benchmarks/backprop/backprop.c:251]   --->   Operation 483 'specloopname' 'specloopname_ln251' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 484 [1/1] (0.00ns)   --->   "%bitcast_ln250_1 = bitcast i64 %div1" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 484 'bitcast' 'bitcast_ln250_1' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 485 [1/1] (0.71ns)   --->   "%store_ln250 = store i64 %bitcast_ln250_1, i6 %biases1_addr_1" [data/benchmarks/backprop/backprop.c:250]   --->   Operation 485 'store' 'store_ln250' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_93 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln248 = br void %for.inc68" [data/benchmarks/backprop/backprop.c:248]   --->   Operation 486 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>

State 94 <SV = 27> <Delay = 1.09>
ST_94 : Operation 487 [1/1] (0.00ns)   --->   "%i_16 = load i7 %i_4"   --->   Operation 487 'load' 'i_16' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 488 [1/1] (0.70ns)   --->   "%icmp_ln257 = icmp_eq  i7 %i_16, i7 64" [data/benchmarks/backprop/backprop.c:257]   --->   Operation 488 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 489 [1/1] (0.70ns)   --->   "%add_ln257 = add i7 %i_16, i7 1" [data/benchmarks/backprop/backprop.c:257]   --->   Operation 489 'add' 'add_ln257' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln257 = br i1 %icmp_ln257, void %update_weights_loop5_1.split, void %for.inc118.preheader" [data/benchmarks/backprop/backprop.c:257]   --->   Operation 490 'br' 'br_ln257' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 491 [1/1] (0.00ns)   --->   "%speclooptripcount_ln258 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:258]   --->   Operation 491 'speclooptripcount' 'speclooptripcount_ln258' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 492 [1/1] (0.00ns)   --->   "%specloopname_ln265 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [data/benchmarks/backprop/backprop.c:265]   --->   Operation 492 'specloopname' 'specloopname_ln265' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 493 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_16"   --->   Operation 493 'trunc' 'empty' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0"   --->   Operation 494 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 495 [1/1] (0.38ns)   --->   "%br_ln260 = br void %for.inc97" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 495 'br' 'br_ln260' <Predicate = (!icmp_ln257)> <Delay = 0.38>
ST_94 : Operation 496 [1/1] (0.00ns)   --->   "%bias_norm_4 = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 496 'alloca' 'bias_norm_4' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 497 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 497 'alloca' 'i_5' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_94 : Operation 498 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_5" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 498 'store' 'store_ln213' <Predicate = (icmp_ln257)> <Delay = 0.38>
ST_94 : Operation 499 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %bias_norm_4" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 499 'store' 'store_ln214' <Predicate = (icmp_ln257)> <Delay = 0.38>
ST_94 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln267 = br void %for.inc118" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 500 'br' 'br_ln267' <Predicate = (icmp_ln257)> <Delay = 0.00>

State 95 <SV = 28> <Delay = 2.39>
ST_95 : Operation 501 [1/1] (0.00ns)   --->   "%j_2 = phi i7 %add_ln260, void %for.inc97.split, i7 0, void %update_weights_loop5_1.split" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 501 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 502 [1/1] (0.70ns)   --->   "%icmp_ln260 = icmp_eq  i7 %j_2, i7 64" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 502 'icmp' 'icmp_ln260' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 503 [1/1] (0.70ns)   --->   "%add_ln260 = add i7 %j_2, i7 1" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 503 'add' 'add_ln260' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %icmp_ln260, void %for.inc97.split, void %for.inc100" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 504 'br' 'br_ln260' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i7 %j_2" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 505 'zext' 'zext_ln260' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_95 : Operation 506 [1/1] (0.74ns)   --->   "%add_ln262 = add i12 %zext_ln260, i12 %tmp_4" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 506 'add' 'add_ln262' <Predicate = (!icmp_ln260)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i12 %add_ln262" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 507 'zext' 'zext_ln262' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_95 : Operation 508 [1/1] (0.00ns)   --->   "%d_weights2_addr = getelementptr i64 %d_weights2, i64 0, i64 %zext_ln262" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 508 'getelementptr' 'd_weights2_addr' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_95 : Operation 509 [2/2] (1.64ns)   --->   "%d_weights2_load = load i12 %d_weights2_addr" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 509 'load' 'd_weights2_load' <Predicate = (!icmp_ln260)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_95 : Operation 510 [1/1] (0.00ns)   --->   "%weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln262" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 510 'getelementptr' 'weights2_addr' <Predicate = (!icmp_ln260)> <Delay = 0.00>
ST_95 : Operation 511 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln257, i7 %i_4" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 511 'store' 'store_ln213' <Predicate = (icmp_ln260)> <Delay = 0.38>
ST_95 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln257 = br void %update_weights_loop5_1" [data/benchmarks/backprop/backprop.c:257]   --->   Operation 512 'br' 'br_ln257' <Predicate = (icmp_ln260)> <Delay = 0.00>

State 96 <SV = 29> <Delay = 1.64>
ST_96 : Operation 513 [1/2] (1.64ns)   --->   "%d_weights2_load = load i12 %d_weights2_addr" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 513 'load' 'd_weights2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 97 <SV = 30> <Delay = 4.50>
ST_97 : Operation 514 [4/4] (4.50ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 514 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 31> <Delay = 4.50>
ST_98 : Operation 515 [3/4] (4.50ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 515 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 32> <Delay = 4.50>
ST_99 : Operation 516 [2/4] (4.50ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 516 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 517 [2/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 517 'load' 'weights2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 100 <SV = 33> <Delay = 4.50>
ST_100 : Operation 518 [1/4] (4.50ns)   --->   "%mul6 = dmul i64 %d_weights2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 518 'dmul' 'mul6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 519 [1/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 519 'load' 'weights2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 101 <SV = 34> <Delay = 4.33>
ST_101 : Operation 520 [1/1] (0.00ns)   --->   "%bitcast_ln262 = bitcast i64 %weights2_load" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 520 'bitcast' 'bitcast_ln262' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 521 [4/4] (4.33ns)   --->   "%sub3 = dsub i64 %bitcast_ln262, i64 %mul6" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 521 'dsub' 'sub3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 35> <Delay = 4.33>
ST_102 : Operation 522 [3/4] (4.33ns)   --->   "%sub3 = dsub i64 %bitcast_ln262, i64 %mul6" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 522 'dsub' 'sub3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 36> <Delay = 4.33>
ST_103 : Operation 523 [2/4] (4.33ns)   --->   "%sub3 = dsub i64 %bitcast_ln262, i64 %mul6" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 523 'dsub' 'sub3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 37> <Delay = 4.33>
ST_104 : Operation 524 [1/4] (4.33ns)   --->   "%sub3 = dsub i64 %bitcast_ln262, i64 %mul6" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 524 'dsub' 'sub3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 38> <Delay = 4.50>
ST_105 : Operation 525 [1/1] (0.00ns)   --->   "%bitcast_ln262_1 = bitcast i64 %sub3" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 525 'bitcast' 'bitcast_ln262_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 526 [1/1] (1.64ns)   --->   "%store_ln262 = store i64 %bitcast_ln262_1, i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:262]   --->   Operation 526 'store' 'store_ln262' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_105 : Operation 527 [4/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 527 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 39> <Delay = 4.50>
ST_106 : Operation 528 [3/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 528 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 40> <Delay = 4.50>
ST_107 : Operation 529 [2/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 529 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 41> <Delay = 4.50>
ST_108 : Operation 530 [1/4] (4.50ns)   --->   "%mul7 = dmul i64 %sub3, i64 %sub3" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 530 'dmul' 'mul7' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 42> <Delay = 4.33>
ST_109 : Operation 531 [1/1] (0.00ns)   --->   "%norm_3_load_1 = load i64 %norm_3" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 531 'load' 'norm_3_load_1' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 532 [4/4] (4.33ns)   --->   "%norm_5 = dadd i64 %norm_3_load_1, i64 %mul7" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 532 'dadd' 'norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 43> <Delay = 4.33>
ST_110 : Operation 533 [3/4] (4.33ns)   --->   "%norm_5 = dadd i64 %norm_3_load_1, i64 %mul7" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 533 'dadd' 'norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 44> <Delay = 4.33>
ST_111 : Operation 534 [2/4] (4.33ns)   --->   "%norm_5 = dadd i64 %norm_3_load_1, i64 %mul7" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 534 'dadd' 'norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 45> <Delay = 4.72>
ST_112 : Operation 535 [1/1] (0.00ns)   --->   "%speclooptripcount_ln261 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:261]   --->   Operation 535 'speclooptripcount' 'speclooptripcount_ln261' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 536 [1/1] (0.00ns)   --->   "%specloopname_ln264 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [data/benchmarks/backprop/backprop.c:264]   --->   Operation 536 'specloopname' 'specloopname_ln264' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 537 [1/4] (4.33ns)   --->   "%norm_5 = dadd i64 %norm_3_load_1, i64 %mul7" [data/benchmarks/backprop/backprop.c:263]   --->   Operation 537 'dadd' 'norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 538 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %norm_5, i64 %norm_3" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 538 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_112 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln260 = br void %for.inc97" [data/benchmarks/backprop/backprop.c:260]   --->   Operation 539 'br' 'br_ln260' <Predicate = true> <Delay = 0.00>

State 113 <SV = 28> <Delay = 5.47>
ST_113 : Operation 540 [1/1] (0.00ns)   --->   "%i_17 = load i7 %i_5" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 540 'load' 'i_17' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 541 [1/1] (0.70ns)   --->   "%icmp_ln267 = icmp_eq  i7 %i_17, i7 64" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 541 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 542 [1/1] (0.70ns)   --->   "%add_ln267 = add i7 %i_17, i7 1" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 542 'add' 'add_ln267' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %icmp_ln267, void %for.inc118.split, void %for.end120" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 543 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i7 %i_17" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 544 'zext' 'zext_ln267' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_113 : Operation 545 [1/1] (0.00ns)   --->   "%d_biases2_addr = getelementptr i64 %d_biases2, i64 0, i64 %zext_ln267" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 545 'getelementptr' 'd_biases2_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_113 : Operation 546 [2/2] (0.71ns)   --->   "%d_biases2_load = load i6 %d_biases2_addr" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 546 'load' 'd_biases2_load' <Predicate = (!icmp_ln267)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_113 : Operation 547 [1/1] (0.00ns)   --->   "%biases2_addr = getelementptr i64 %biases2, i64 0, i64 %zext_ln267" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 547 'getelementptr' 'biases2_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_113 : Operation 548 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln267, i7 %i_5" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 548 'store' 'store_ln213' <Predicate = (!icmp_ln267)> <Delay = 0.38>
ST_113 : Operation 549 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 549 'alloca' 'i_6' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_113 : Operation 550 [1/1] (0.00ns)   --->   "%norm_3_load = load i64 %norm_3" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 550 'load' 'norm_3_load' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_113 : Operation 551 [12/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 551 'dsqrt' 'norm_4' <Predicate = (icmp_ln267)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 552 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_6" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 552 'store' 'store_ln213' <Predicate = (icmp_ln267)> <Delay = 0.38>

State 114 <SV = 29> <Delay = 5.21>
ST_114 : Operation 553 [1/2] (0.71ns)   --->   "%d_biases2_load = load i6 %d_biases2_addr" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 553 'load' 'd_biases2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_114 : Operation 554 [4/4] (4.50ns)   --->   "%mul3 = dmul i64 %d_biases2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 554 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 30> <Delay = 4.50>
ST_115 : Operation 555 [3/4] (4.50ns)   --->   "%mul3 = dmul i64 %d_biases2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 555 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 31> <Delay = 4.50>
ST_116 : Operation 556 [2/4] (4.50ns)   --->   "%mul3 = dmul i64 %d_biases2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 556 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 32> <Delay = 4.50>
ST_117 : Operation 557 [1/4] (4.50ns)   --->   "%mul3 = dmul i64 %d_biases2_load, i64 0.01" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 557 'dmul' 'mul3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 558 [2/2] (0.71ns)   --->   "%biases2_load = load i6 %biases2_addr" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 558 'load' 'biases2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 118 <SV = 33> <Delay = 5.04>
ST_118 : Operation 559 [1/2] (0.71ns)   --->   "%biases2_load = load i6 %biases2_addr" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 559 'load' 'biases2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_118 : Operation 560 [1/1] (0.00ns)   --->   "%bitcast_ln269 = bitcast i64 %biases2_load" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 560 'bitcast' 'bitcast_ln269' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 561 [4/4] (4.33ns)   --->   "%sub2 = dsub i64 %bitcast_ln269, i64 %mul3" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 561 'dsub' 'sub2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 34> <Delay = 4.33>
ST_119 : Operation 562 [3/4] (4.33ns)   --->   "%sub2 = dsub i64 %bitcast_ln269, i64 %mul3" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 562 'dsub' 'sub2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 35> <Delay = 4.33>
ST_120 : Operation 563 [2/4] (4.33ns)   --->   "%sub2 = dsub i64 %bitcast_ln269, i64 %mul3" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 563 'dsub' 'sub2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 36> <Delay = 5.04>
ST_121 : Operation 564 [1/4] (4.33ns)   --->   "%sub2 = dsub i64 %bitcast_ln269, i64 %mul3" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 564 'dsub' 'sub2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 565 [1/1] (0.00ns)   --->   "%bitcast_ln269_1 = bitcast i64 %sub2" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 565 'bitcast' 'bitcast_ln269_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 566 [1/1] (0.71ns)   --->   "%store_ln269 = store i64 %bitcast_ln269_1, i6 %biases2_addr" [data/benchmarks/backprop/backprop.c:269]   --->   Operation 566 'store' 'store_ln269' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 122 <SV = 37> <Delay = 4.50>
ST_122 : Operation 567 [4/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 567 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 38> <Delay = 4.50>
ST_123 : Operation 568 [3/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 568 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 39> <Delay = 4.50>
ST_124 : Operation 569 [2/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 569 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 40> <Delay = 4.50>
ST_125 : Operation 570 [1/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 570 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 41> <Delay = 4.33>
ST_126 : Operation 571 [1/1] (0.00ns)   --->   "%bias_norm_4_load = load i64 %bias_norm_4" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 571 'load' 'bias_norm_4_load' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 572 [4/4] (4.33ns)   --->   "%bias_norm_5 = dadd i64 %bias_norm_4_load, i64 %mul5" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 572 'dadd' 'bias_norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 42> <Delay = 4.33>
ST_127 : Operation 573 [3/4] (4.33ns)   --->   "%bias_norm_5 = dadd i64 %bias_norm_4_load, i64 %mul5" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 573 'dadd' 'bias_norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 43> <Delay = 4.33>
ST_128 : Operation 574 [2/4] (4.33ns)   --->   "%bias_norm_5 = dadd i64 %bias_norm_4_load, i64 %mul5" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 574 'dadd' 'bias_norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 44> <Delay = 4.72>
ST_129 : Operation 575 [1/1] (0.00ns)   --->   "%speclooptripcount_ln268 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:268]   --->   Operation 575 'speclooptripcount' 'speclooptripcount_ln268' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 576 [1/1] (0.00ns)   --->   "%specloopname_ln271 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [data/benchmarks/backprop/backprop.c:271]   --->   Operation 576 'specloopname' 'specloopname_ln271' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 577 [1/4] (4.33ns)   --->   "%bias_norm_5 = dadd i64 %bias_norm_4_load, i64 %mul5" [data/benchmarks/backprop/backprop.c:270]   --->   Operation 577 'dadd' 'bias_norm_5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 578 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %bias_norm_5, i64 %bias_norm_4" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 578 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_129 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln267 = br void %for.inc118" [data/benchmarks/backprop/backprop.c:267]   --->   Operation 579 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>

State 130 <SV = 29> <Delay = 5.47>
ST_130 : Operation 580 [11/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 580 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 131 <SV = 30> <Delay = 5.47>
ST_131 : Operation 581 [10/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 581 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 132 <SV = 31> <Delay = 5.47>
ST_132 : Operation 582 [9/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 582 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 133 <SV = 32> <Delay = 5.47>
ST_133 : Operation 583 [8/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 583 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 134 <SV = 33> <Delay = 5.47>
ST_134 : Operation 584 [7/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 584 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 135 <SV = 34> <Delay = 5.47>
ST_135 : Operation 585 [6/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 585 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 136 <SV = 35> <Delay = 5.47>
ST_136 : Operation 586 [5/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 586 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 137 <SV = 36> <Delay = 5.47>
ST_137 : Operation 587 [4/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 587 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 138 <SV = 37> <Delay = 5.47>
ST_138 : Operation 588 [3/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 588 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 139 <SV = 38> <Delay = 5.47>
ST_139 : Operation 589 [2/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 589 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 140 <SV = 39> <Delay = 5.47>
ST_140 : Operation 590 [1/12] (5.47ns)   --->   "%norm_4 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_3_load" [data/benchmarks/backprop/backprop.c:273]   --->   Operation 590 'dsqrt' 'norm_4' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_140 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln277 = br void %update_weights_loop7_1" [data/benchmarks/backprop/backprop.c:277]   --->   Operation 591 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>

State 141 <SV = 40> <Delay = 5.47>
ST_141 : Operation 592 [1/1] (0.00ns)   --->   "%i_18 = load i7 %i_6"   --->   Operation 592 'load' 'i_18' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 593 [1/1] (0.70ns)   --->   "%icmp_ln277 = icmp_eq  i7 %i_18, i7 64" [data/benchmarks/backprop/backprop.c:277]   --->   Operation 593 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 594 [1/1] (0.70ns)   --->   "%add_ln277 = add i7 %i_18, i7 1" [data/benchmarks/backprop/backprop.c:277]   --->   Operation 594 'add' 'add_ln277' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 595 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %icmp_ln277, void %update_weights_loop7_1.split, void %update_weights_loop8" [data/benchmarks/backprop/backprop.c:277]   --->   Operation 595 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 596 [1/1] (0.00ns)   --->   "%speclooptripcount_ln278 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:278]   --->   Operation 596 'speclooptripcount' 'speclooptripcount_ln278' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 597 [1/1] (0.00ns)   --->   "%specloopname_ln284 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [data/benchmarks/backprop/backprop.c:284]   --->   Operation 597 'specloopname' 'specloopname_ln284' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 598 [1/1] (0.00ns)   --->   "%empty_46 = trunc i7 %i_18"   --->   Operation 598 'trunc' 'empty_46' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_46, i6 0"   --->   Operation 599 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 600 [1/1] (0.38ns)   --->   "%br_ln280 = br void %for.inc136" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 600 'br' 'br_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.38>
ST_141 : Operation 601 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 601 'alloca' 'i_7' <Predicate = (icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 602 [1/1] (0.00ns)   --->   "%bias_norm_4_load_1 = load i64 %bias_norm_4" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 602 'load' 'bias_norm_4_load_1' <Predicate = (icmp_ln277)> <Delay = 0.00>
ST_141 : Operation 603 [12/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 603 'dsqrt' 'bias_norm_3' <Predicate = (icmp_ln277)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 604 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_7" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 604 'store' 'store_ln213' <Predicate = (icmp_ln277)> <Delay = 0.38>

State 142 <SV = 41> <Delay = 2.39>
ST_142 : Operation 605 [1/1] (0.00ns)   --->   "%j_3 = phi i7 %add_ln280, void %for.inc136.split, i7 0, void %update_weights_loop7_1.split" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 605 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 606 [1/1] (0.70ns)   --->   "%icmp_ln280 = icmp_eq  i7 %j_3, i7 64" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 606 'icmp' 'icmp_ln280' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 607 [1/1] (0.70ns)   --->   "%add_ln280 = add i7 %j_3, i7 1" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 607 'add' 'add_ln280' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 608 [1/1] (0.00ns)   --->   "%br_ln280 = br i1 %icmp_ln280, void %for.inc136.split, void %for.inc139" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 608 'br' 'br_ln280' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i7 %j_3" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 609 'zext' 'zext_ln280' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_142 : Operation 610 [1/1] (0.74ns)   --->   "%add_ln282 = add i12 %zext_ln280, i12 %tmp_6" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 610 'add' 'add_ln282' <Predicate = (!icmp_ln280)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i12 %add_ln282" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 611 'zext' 'zext_ln282' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_142 : Operation 612 [1/1] (0.00ns)   --->   "%weights2_addr_1 = getelementptr i64 %weights2, i64 0, i64 %zext_ln282" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 612 'getelementptr' 'weights2_addr_1' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_142 : Operation 613 [2/2] (1.64ns)   --->   "%weights2_load_1 = load i12 %weights2_addr_1" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 613 'load' 'weights2_load_1' <Predicate = (!icmp_ln280)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_142 : Operation 614 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln277, i7 %i_6" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 614 'store' 'store_ln213' <Predicate = (icmp_ln280)> <Delay = 0.38>
ST_142 : Operation 615 [1/1] (0.00ns)   --->   "%br_ln277 = br void %update_weights_loop7_1" [data/benchmarks/backprop/backprop.c:277]   --->   Operation 615 'br' 'br_ln277' <Predicate = (icmp_ln280)> <Delay = 0.00>

State 143 <SV = 42> <Delay = 1.64>
ST_143 : Operation 616 [1/2] (1.64ns)   --->   "%weights2_load_1 = load i12 %weights2_addr_1" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 616 'load' 'weights2_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 144 <SV = 43> <Delay = 5.22>
ST_144 : Operation 617 [1/1] (0.00ns)   --->   "%bitcast_ln282 = bitcast i64 %weights2_load_1" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 617 'bitcast' 'bitcast_ln282' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 618 [14/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 618 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 44> <Delay = 5.22>
ST_145 : Operation 619 [13/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 619 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 45> <Delay = 5.22>
ST_146 : Operation 620 [12/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 620 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 46> <Delay = 5.22>
ST_147 : Operation 621 [11/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 621 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 47> <Delay = 5.22>
ST_148 : Operation 622 [10/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 622 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 48> <Delay = 5.22>
ST_149 : Operation 623 [9/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 623 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 49> <Delay = 5.22>
ST_150 : Operation 624 [8/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 624 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 50> <Delay = 5.22>
ST_151 : Operation 625 [7/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 625 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 51> <Delay = 5.22>
ST_152 : Operation 626 [6/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 626 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 52> <Delay = 5.22>
ST_153 : Operation 627 [5/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 627 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 53> <Delay = 5.22>
ST_154 : Operation 628 [4/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 628 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 54> <Delay = 5.22>
ST_155 : Operation 629 [3/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 629 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 55> <Delay = 5.22>
ST_156 : Operation 630 [2/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 630 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 56> <Delay = 5.22>
ST_157 : Operation 631 [1/14] (5.22ns)   --->   "%div3 = ddiv i64 %bitcast_ln282, i64 %norm_4" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 631 'ddiv' 'div3' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 57> <Delay = 1.64>
ST_158 : Operation 632 [1/1] (0.00ns)   --->   "%speclooptripcount_ln281 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:281]   --->   Operation 632 'speclooptripcount' 'speclooptripcount_ln281' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 633 [1/1] (0.00ns)   --->   "%specloopname_ln283 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [data/benchmarks/backprop/backprop.c:283]   --->   Operation 633 'specloopname' 'specloopname_ln283' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 634 [1/1] (0.00ns)   --->   "%bitcast_ln282_1 = bitcast i64 %div3" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 634 'bitcast' 'bitcast_ln282_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 635 [1/1] (1.64ns)   --->   "%store_ln282 = store i64 %bitcast_ln282_1, i12 %weights2_addr_1" [data/benchmarks/backprop/backprop.c:282]   --->   Operation 635 'store' 'store_ln282' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_158 : Operation 636 [1/1] (0.00ns)   --->   "%br_ln280 = br void %for.inc136" [data/benchmarks/backprop/backprop.c:280]   --->   Operation 636 'br' 'br_ln280' <Predicate = true> <Delay = 0.00>

State 159 <SV = 41> <Delay = 5.47>
ST_159 : Operation 637 [11/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 637 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 160 <SV = 42> <Delay = 5.47>
ST_160 : Operation 638 [10/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 638 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 161 <SV = 43> <Delay = 5.47>
ST_161 : Operation 639 [9/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 639 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 162 <SV = 44> <Delay = 5.47>
ST_162 : Operation 640 [8/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 640 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 163 <SV = 45> <Delay = 5.47>
ST_163 : Operation 641 [7/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 641 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 164 <SV = 46> <Delay = 5.47>
ST_164 : Operation 642 [6/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 642 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 165 <SV = 47> <Delay = 5.47>
ST_165 : Operation 643 [5/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 643 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 166 <SV = 48> <Delay = 5.47>
ST_166 : Operation 644 [4/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 644 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 167 <SV = 49> <Delay = 5.47>
ST_167 : Operation 645 [3/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 645 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 168 <SV = 50> <Delay = 5.47>
ST_168 : Operation 646 [2/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 646 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 169 <SV = 51> <Delay = 5.47>
ST_169 : Operation 647 [1/12] (5.47ns)   --->   "%bias_norm_3 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_4_load_1" [data/benchmarks/backprop/backprop.c:274]   --->   Operation 647 'dsqrt' 'bias_norm_3' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_169 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln286 = br void %for.inc150" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 648 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>

State 170 <SV = 52> <Delay = 1.09>
ST_170 : Operation 649 [1/1] (0.00ns)   --->   "%i_19 = load i7 %i_7" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 649 'load' 'i_19' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 650 [1/1] (0.70ns)   --->   "%icmp_ln286 = icmp_eq  i7 %i_19, i7 64" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 650 'icmp' 'icmp_ln286' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 651 [1/1] (0.70ns)   --->   "%add_ln286 = add i7 %i_19, i7 1" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 651 'add' 'add_ln286' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 652 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %icmp_ln286, void %for.inc150.split, void %update_weights_loop9_1.preheader" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 652 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i7 %i_19" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 653 'zext' 'zext_ln286' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_170 : Operation 654 [1/1] (0.00ns)   --->   "%biases2_addr_1 = getelementptr i64 %biases2, i64 0, i64 %zext_ln286" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 654 'getelementptr' 'biases2_addr_1' <Predicate = (!icmp_ln286)> <Delay = 0.00>
ST_170 : Operation 655 [2/2] (0.71ns)   --->   "%biases2_load_1 = load i6 %biases2_addr_1" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 655 'load' 'biases2_load_1' <Predicate = (!icmp_ln286)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_170 : Operation 656 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln286, i7 %i_7" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 656 'store' 'store_ln213' <Predicate = (!icmp_ln286)> <Delay = 0.38>
ST_170 : Operation 657 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 657 'alloca' 'i_8' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_170 : Operation 658 [1/1] (0.00ns)   --->   "%norm_6 = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 658 'alloca' 'norm_6' <Predicate = (icmp_ln286)> <Delay = 0.00>
ST_170 : Operation 659 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %norm_6" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 659 'store' 'store_ln214' <Predicate = (icmp_ln286)> <Delay = 0.38>
ST_170 : Operation 660 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_8" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 660 'store' 'store_ln213' <Predicate = (icmp_ln286)> <Delay = 0.38>
ST_170 : Operation 661 [1/1] (0.00ns)   --->   "%br_ln295 = br void %update_weights_loop9_1" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 661 'br' 'br_ln295' <Predicate = (icmp_ln286)> <Delay = 0.00>

State 171 <SV = 53> <Delay = 0.71>
ST_171 : Operation 662 [1/2] (0.71ns)   --->   "%biases2_load_1 = load i6 %biases2_addr_1" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 662 'load' 'biases2_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 172 <SV = 54> <Delay = 5.22>
ST_172 : Operation 663 [1/1] (0.00ns)   --->   "%bitcast_ln288 = bitcast i64 %biases2_load_1" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 663 'bitcast' 'bitcast_ln288' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 664 [14/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 664 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 55> <Delay = 5.22>
ST_173 : Operation 665 [13/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 665 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 56> <Delay = 5.22>
ST_174 : Operation 666 [12/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 666 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 57> <Delay = 5.22>
ST_175 : Operation 667 [11/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 667 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 58> <Delay = 5.22>
ST_176 : Operation 668 [10/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 668 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 59> <Delay = 5.22>
ST_177 : Operation 669 [9/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 669 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 60> <Delay = 5.22>
ST_178 : Operation 670 [8/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 670 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 61> <Delay = 5.22>
ST_179 : Operation 671 [7/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 671 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 62> <Delay = 5.22>
ST_180 : Operation 672 [6/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 672 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 63> <Delay = 5.22>
ST_181 : Operation 673 [5/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 673 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 64> <Delay = 5.22>
ST_182 : Operation 674 [4/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 674 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 65> <Delay = 5.22>
ST_183 : Operation 675 [3/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 675 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 66> <Delay = 5.22>
ST_184 : Operation 676 [2/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 676 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 67> <Delay = 5.22>
ST_185 : Operation 677 [1/14] (5.22ns)   --->   "%div2 = ddiv i64 %bitcast_ln288, i64 %bias_norm_3" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 677 'ddiv' 'div2' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 68> <Delay = 0.71>
ST_186 : Operation 678 [1/1] (0.00ns)   --->   "%speclooptripcount_ln287 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:287]   --->   Operation 678 'speclooptripcount' 'speclooptripcount_ln287' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 679 [1/1] (0.00ns)   --->   "%specloopname_ln289 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [data/benchmarks/backprop/backprop.c:289]   --->   Operation 679 'specloopname' 'specloopname_ln289' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 680 [1/1] (0.00ns)   --->   "%bitcast_ln288_1 = bitcast i64 %div2" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 680 'bitcast' 'bitcast_ln288_1' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 681 [1/1] (0.71ns)   --->   "%store_ln288 = store i64 %bitcast_ln288_1, i6 %biases2_addr_1" [data/benchmarks/backprop/backprop.c:288]   --->   Operation 681 'store' 'store_ln288' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_186 : Operation 682 [1/1] (0.00ns)   --->   "%br_ln286 = br void %for.inc150" [data/benchmarks/backprop/backprop.c:286]   --->   Operation 682 'br' 'br_ln286' <Predicate = true> <Delay = 0.00>

State 187 <SV = 53> <Delay = 1.09>
ST_187 : Operation 683 [1/1] (0.00ns)   --->   "%i_20 = load i7 %i_8"   --->   Operation 683 'load' 'i_20' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 684 [1/1] (0.70ns)   --->   "%icmp_ln295 = icmp_eq  i7 %i_20, i7 64" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 684 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 685 [1/1] (0.70ns)   --->   "%add_ln295 = add i7 %i_20, i7 1" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 685 'add' 'add_ln295' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 686 [1/1] (0.00ns)   --->   "%br_ln295 = br i1 %icmp_ln295, void %update_weights_loop9_1.split, void %for.inc200.preheader" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 686 'br' 'br_ln295' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i7 %i_20" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 687 'zext' 'zext_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 688 [1/1] (0.00ns)   --->   "%speclooptripcount_ln296 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:296]   --->   Operation 688 'speclooptripcount' 'speclooptripcount_ln296' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 689 [1/1] (0.00ns)   --->   "%specloopname_ln303 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [data/benchmarks/backprop/backprop.c:303]   --->   Operation 689 'specloopname' 'specloopname_ln303' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 690 [1/1] (0.00ns)   --->   "%empty_47 = trunc i7 %i_20"   --->   Operation 690 'trunc' 'empty_47' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 691 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_47, i2 0"   --->   Operation 691 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 692 [1/1] (0.70ns)   --->   "%empty_48 = sub i8 %p_shl, i8 %zext_ln295" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 692 'sub' 'empty_48' <Predicate = (!icmp_ln295)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 693 [1/1] (0.38ns)   --->   "%br_ln298 = br void %for.inc179" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 693 'br' 'br_ln298' <Predicate = (!icmp_ln295)> <Delay = 0.38>
ST_187 : Operation 694 [1/1] (0.00ns)   --->   "%bias_norm_7 = alloca i32 1" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 694 'alloca' 'bias_norm_7' <Predicate = (icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 695 [1/1] (0.00ns)   --->   "%i_9 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 695 'alloca' 'i_9' <Predicate = (icmp_ln295)> <Delay = 0.00>
ST_187 : Operation 696 [1/1] (0.38ns)   --->   "%store_ln213 = store i2 0, i2 %i_9" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 696 'store' 'store_ln213' <Predicate = (icmp_ln295)> <Delay = 0.38>
ST_187 : Operation 697 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 0, i64 %bias_norm_7" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 697 'store' 'store_ln214' <Predicate = (icmp_ln295)> <Delay = 0.38>
ST_187 : Operation 698 [1/1] (0.00ns)   --->   "%br_ln305 = br void %for.inc200" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 698 'br' 'br_ln305' <Predicate = (icmp_ln295)> <Delay = 0.00>

State 188 <SV = 54> <Delay = 1.90>
ST_188 : Operation 699 [1/1] (0.00ns)   --->   "%j_4 = phi i2 %add_ln298, void %for.inc179.split, i2 0, void %update_weights_loop9_1.split" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 699 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 700 [1/1] (0.43ns)   --->   "%icmp_ln298 = icmp_eq  i2 %j_4, i2 3" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 700 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 701 [1/1] (0.43ns)   --->   "%add_ln298 = add i2 %j_4, i2 1" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 701 'add' 'add_ln298' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 702 [1/1] (0.00ns)   --->   "%br_ln298 = br i1 %icmp_ln298, void %for.inc179.split, void %for.inc182" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 702 'br' 'br_ln298' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln298 = zext i2 %j_4" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 703 'zext' 'zext_ln298' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_188 : Operation 704 [1/1] (0.70ns)   --->   "%add_ln300 = add i8 %zext_ln298, i8 %empty_48" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 704 'add' 'add_ln300' <Predicate = (!icmp_ln298)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i8 %add_ln300" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 705 'zext' 'zext_ln300' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_188 : Operation 706 [1/1] (0.00ns)   --->   "%d_weights3_addr = getelementptr i64 %d_weights3, i64 0, i64 %zext_ln300" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 706 'getelementptr' 'd_weights3_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_188 : Operation 707 [2/2] (1.20ns)   --->   "%d_weights3_load = load i8 %d_weights3_addr" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 707 'load' 'd_weights3_load' <Predicate = (!icmp_ln298)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_188 : Operation 708 [1/1] (0.00ns)   --->   "%weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln300" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 708 'getelementptr' 'weights3_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_188 : Operation 709 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln295, i7 %i_8" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 709 'store' 'store_ln213' <Predicate = (icmp_ln298)> <Delay = 0.38>
ST_188 : Operation 710 [1/1] (0.00ns)   --->   "%br_ln295 = br void %update_weights_loop9_1" [data/benchmarks/backprop/backprop.c:295]   --->   Operation 710 'br' 'br_ln295' <Predicate = (icmp_ln298)> <Delay = 0.00>

State 189 <SV = 55> <Delay = 5.70>
ST_189 : Operation 711 [1/2] (1.20ns)   --->   "%d_weights3_load = load i8 %d_weights3_addr" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 711 'load' 'd_weights3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_189 : Operation 712 [4/4] (4.50ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 712 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 56> <Delay = 4.50>
ST_190 : Operation 713 [3/4] (4.50ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 713 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 57> <Delay = 4.50>
ST_191 : Operation 714 [2/4] (4.50ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 714 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 58> <Delay = 4.50>
ST_192 : Operation 715 [1/4] (4.50ns)   --->   "%mul10 = dmul i64 %d_weights3_load, i64 0.01" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 715 'dmul' 'mul10' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 716 [2/2] (1.20ns)   --->   "%weights3_load = load i8 %weights3_addr" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 716 'load' 'weights3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>

State 193 <SV = 59> <Delay = 5.53>
ST_193 : Operation 717 [1/2] (1.20ns)   --->   "%weights3_load = load i8 %weights3_addr" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 717 'load' 'weights3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_193 : Operation 718 [1/1] (0.00ns)   --->   "%bitcast_ln300 = bitcast i64 %weights3_load" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 718 'bitcast' 'bitcast_ln300' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 719 [4/4] (4.33ns)   --->   "%sub5 = dsub i64 %bitcast_ln300, i64 %mul10" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 719 'dsub' 'sub5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 60> <Delay = 4.33>
ST_194 : Operation 720 [3/4] (4.33ns)   --->   "%sub5 = dsub i64 %bitcast_ln300, i64 %mul10" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 720 'dsub' 'sub5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 61> <Delay = 4.33>
ST_195 : Operation 721 [2/4] (4.33ns)   --->   "%sub5 = dsub i64 %bitcast_ln300, i64 %mul10" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 721 'dsub' 'sub5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 62> <Delay = 5.53>
ST_196 : Operation 722 [1/4] (4.33ns)   --->   "%sub5 = dsub i64 %bitcast_ln300, i64 %mul10" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 722 'dsub' 'sub5' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 723 [1/1] (0.00ns)   --->   "%bitcast_ln300_1 = bitcast i64 %sub5" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 723 'bitcast' 'bitcast_ln300_1' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 724 [1/1] (1.20ns)   --->   "%store_ln300 = store i64 %bitcast_ln300_1, i8 %weights3_addr" [data/benchmarks/backprop/backprop.c:300]   --->   Operation 724 'store' 'store_ln300' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>

State 197 <SV = 63> <Delay = 4.50>
ST_197 : Operation 725 [4/4] (4.50ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 725 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 64> <Delay = 4.50>
ST_198 : Operation 726 [3/4] (4.50ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 726 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 65> <Delay = 4.50>
ST_199 : Operation 727 [2/4] (4.50ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 727 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 66> <Delay = 4.50>
ST_200 : Operation 728 [1/4] (4.50ns)   --->   "%mul11 = dmul i64 %sub5, i64 %sub5" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 728 'dmul' 'mul11' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 67> <Delay = 4.33>
ST_201 : Operation 729 [1/1] (0.00ns)   --->   "%norm_6_load_1 = load i64 %norm_6" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 729 'load' 'norm_6_load_1' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 730 [4/4] (4.33ns)   --->   "%norm_8 = dadd i64 %norm_6_load_1, i64 %mul11" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 730 'dadd' 'norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 68> <Delay = 4.33>
ST_202 : Operation 731 [3/4] (4.33ns)   --->   "%norm_8 = dadd i64 %norm_6_load_1, i64 %mul11" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 731 'dadd' 'norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 69> <Delay = 4.33>
ST_203 : Operation 732 [2/4] (4.33ns)   --->   "%norm_8 = dadd i64 %norm_6_load_1, i64 %mul11" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 732 'dadd' 'norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 70> <Delay = 4.72>
ST_204 : Operation 733 [1/1] (0.00ns)   --->   "%speclooptripcount_ln299 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:299]   --->   Operation 733 'speclooptripcount' 'speclooptripcount_ln299' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 734 [1/1] (0.00ns)   --->   "%specloopname_ln302 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [data/benchmarks/backprop/backprop.c:302]   --->   Operation 734 'specloopname' 'specloopname_ln302' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 735 [1/4] (4.33ns)   --->   "%norm_8 = dadd i64 %norm_6_load_1, i64 %mul11" [data/benchmarks/backprop/backprop.c:301]   --->   Operation 735 'dadd' 'norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 736 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %norm_8, i64 %norm_6" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 736 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_204 : Operation 737 [1/1] (0.00ns)   --->   "%br_ln298 = br void %for.inc179" [data/benchmarks/backprop/backprop.c:298]   --->   Operation 737 'br' 'br_ln298' <Predicate = true> <Delay = 0.00>

State 205 <SV = 54> <Delay = 5.47>
ST_205 : Operation 738 [1/1] (0.00ns)   --->   "%i_21 = load i2 %i_9" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 738 'load' 'i_21' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 739 [1/1] (0.43ns)   --->   "%icmp_ln305 = icmp_eq  i2 %i_21, i2 3" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 739 'icmp' 'icmp_ln305' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 740 [1/1] (0.43ns)   --->   "%add_ln305 = add i2 %i_21, i2 1" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 740 'add' 'add_ln305' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 741 [1/1] (0.00ns)   --->   "%br_ln305 = br i1 %icmp_ln305, void %for.inc200.split, void %for.end202" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 741 'br' 'br_ln305' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 742 [1/1] (0.41ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %p_read_3, i64 %p_read_2, i64 %p_read_1, i2 %i_21" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 742 'mux' 'tmp' <Predicate = (!icmp_ln305)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 743 [4/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 743 'dmul' 'mul8' <Predicate = (!icmp_ln305)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 744 [1/1] (0.38ns)   --->   "%store_ln213 = store i2 %add_ln305, i2 %i_9" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 744 'store' 'store_ln213' <Predicate = (!icmp_ln305)> <Delay = 0.38>
ST_205 : Operation 745 [1/1] (0.00ns)   --->   "%i_10 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 745 'alloca' 'i_10' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_205 : Operation 746 [1/1] (0.00ns)   --->   "%norm_6_load = load i64 %norm_6" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 746 'load' 'norm_6_load' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_205 : Operation 747 [12/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 747 'dsqrt' 'norm_7' <Predicate = (icmp_ln305)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_205 : Operation 748 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 0, i7 %i_10" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 748 'store' 'store_ln213' <Predicate = (icmp_ln305)> <Delay = 0.38>

State 206 <SV = 55> <Delay = 4.50>
ST_206 : Operation 749 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 749 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 56> <Delay = 4.50>
ST_207 : Operation 750 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 750 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 57> <Delay = 4.50>
ST_208 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i2 %i_21" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 751 'zext' 'zext_ln305' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 752 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp, i64 0.01" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 752 'dmul' 'mul8' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 753 [1/1] (0.00ns)   --->   "%biases3_addr = getelementptr i64 %biases3, i64 0, i64 %zext_ln305" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 753 'getelementptr' 'biases3_addr' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 754 [2/2] (0.71ns)   --->   "%biases3_load = load i2 %biases3_addr" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 754 'load' 'biases3_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 209 <SV = 58> <Delay = 5.04>
ST_209 : Operation 755 [1/2] (0.71ns)   --->   "%biases3_load = load i2 %biases3_addr" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 755 'load' 'biases3_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_209 : Operation 756 [1/1] (0.00ns)   --->   "%bitcast_ln307 = bitcast i64 %biases3_load" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 756 'bitcast' 'bitcast_ln307' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 757 [4/4] (4.33ns)   --->   "%sub4 = dsub i64 %bitcast_ln307, i64 %mul8" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 757 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 59> <Delay = 4.33>
ST_210 : Operation 758 [3/4] (4.33ns)   --->   "%sub4 = dsub i64 %bitcast_ln307, i64 %mul8" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 758 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 60> <Delay = 4.33>
ST_211 : Operation 759 [2/4] (4.33ns)   --->   "%sub4 = dsub i64 %bitcast_ln307, i64 %mul8" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 759 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 61> <Delay = 5.04>
ST_212 : Operation 760 [1/4] (4.33ns)   --->   "%sub4 = dsub i64 %bitcast_ln307, i64 %mul8" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 760 'dsub' 'sub4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 761 [1/1] (0.00ns)   --->   "%bitcast_ln307_1 = bitcast i64 %sub4" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 761 'bitcast' 'bitcast_ln307_1' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 762 [1/1] (0.71ns)   --->   "%store_ln307 = store i64 %bitcast_ln307_1, i2 %biases3_addr" [data/benchmarks/backprop/backprop.c:307]   --->   Operation 762 'store' 'store_ln307' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 213 <SV = 62> <Delay = 4.50>
ST_213 : Operation 763 [4/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 763 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 63> <Delay = 4.50>
ST_214 : Operation 764 [3/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 764 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 64> <Delay = 4.50>
ST_215 : Operation 765 [2/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 765 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 65> <Delay = 4.50>
ST_216 : Operation 766 [1/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub4, i64 %sub4" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 766 'dmul' 'mul9' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 66> <Delay = 4.33>
ST_217 : Operation 767 [1/1] (0.00ns)   --->   "%bias_norm_7_load = load i64 %bias_norm_7" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 767 'load' 'bias_norm_7_load' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 768 [4/4] (4.33ns)   --->   "%bias_norm_8 = dadd i64 %bias_norm_7_load, i64 %mul9" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 768 'dadd' 'bias_norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 67> <Delay = 4.33>
ST_218 : Operation 769 [3/4] (4.33ns)   --->   "%bias_norm_8 = dadd i64 %bias_norm_7_load, i64 %mul9" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 769 'dadd' 'bias_norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 68> <Delay = 4.33>
ST_219 : Operation 770 [2/4] (4.33ns)   --->   "%bias_norm_8 = dadd i64 %bias_norm_7_load, i64 %mul9" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 770 'dadd' 'bias_norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 69> <Delay = 4.72>
ST_220 : Operation 771 [1/1] (0.00ns)   --->   "%speclooptripcount_ln306 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:306]   --->   Operation 771 'speclooptripcount' 'speclooptripcount_ln306' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 772 [1/1] (0.00ns)   --->   "%specloopname_ln309 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [data/benchmarks/backprop/backprop.c:309]   --->   Operation 772 'specloopname' 'specloopname_ln309' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 773 [1/4] (4.33ns)   --->   "%bias_norm_8 = dadd i64 %bias_norm_7_load, i64 %mul9" [data/benchmarks/backprop/backprop.c:308]   --->   Operation 773 'dadd' 'bias_norm_8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 774 [1/1] (0.38ns)   --->   "%store_ln214 = store i64 %bias_norm_8, i64 %bias_norm_7" [data/benchmarks/backprop/backprop.c:214]   --->   Operation 774 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_220 : Operation 775 [1/1] (0.00ns)   --->   "%br_ln305 = br void %for.inc200" [data/benchmarks/backprop/backprop.c:305]   --->   Operation 775 'br' 'br_ln305' <Predicate = true> <Delay = 0.00>

State 221 <SV = 55> <Delay = 5.47>
ST_221 : Operation 776 [11/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 776 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 222 <SV = 56> <Delay = 5.47>
ST_222 : Operation 777 [10/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 777 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 223 <SV = 57> <Delay = 5.47>
ST_223 : Operation 778 [9/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 778 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 224 <SV = 58> <Delay = 5.47>
ST_224 : Operation 779 [8/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 779 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 225 <SV = 59> <Delay = 5.47>
ST_225 : Operation 780 [7/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 780 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 226 <SV = 60> <Delay = 5.47>
ST_226 : Operation 781 [6/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 781 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 227 <SV = 61> <Delay = 5.47>
ST_227 : Operation 782 [5/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 782 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 228 <SV = 62> <Delay = 5.47>
ST_228 : Operation 783 [4/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 783 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 229 <SV = 63> <Delay = 5.47>
ST_229 : Operation 784 [3/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 784 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 230 <SV = 64> <Delay = 5.47>
ST_230 : Operation 785 [2/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 785 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 231 <SV = 65> <Delay = 5.47>
ST_231 : Operation 786 [1/12] (5.47ns)   --->   "%norm_7 = dsqrt i64 @llvm.sqrt.f64, i64 %norm_6_load" [data/benchmarks/backprop/backprop.c:311]   --->   Operation 786 'dsqrt' 'norm_7' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_231 : Operation 787 [1/1] (0.00ns)   --->   "%br_ln315 = br void %update_weights_loop11_1" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 787 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>

State 232 <SV = 66> <Delay = 5.47>
ST_232 : Operation 788 [1/1] (0.00ns)   --->   "%i_22 = load i7 %i_10"   --->   Operation 788 'load' 'i_22' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 789 [1/1] (0.70ns)   --->   "%icmp_ln315 = icmp_eq  i7 %i_22, i7 64" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 789 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 790 [1/1] (0.70ns)   --->   "%add_ln315 = add i7 %i_22, i7 1" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 790 'add' 'add_ln315' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 791 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315, void %update_weights_loop11_1.split, void %update_weights_loop12" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 791 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln315 = zext i7 %i_22" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 792 'zext' 'zext_ln315' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 793 [1/1] (0.00ns)   --->   "%speclooptripcount_ln316 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:316]   --->   Operation 793 'speclooptripcount' 'speclooptripcount_ln316' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 794 [1/1] (0.00ns)   --->   "%specloopname_ln322 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [data/benchmarks/backprop/backprop.c:322]   --->   Operation 794 'specloopname' 'specloopname_ln322' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 795 [1/1] (0.00ns)   --->   "%empty_49 = trunc i7 %i_22"   --->   Operation 795 'trunc' 'empty_49' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 796 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_49, i2 0"   --->   Operation 796 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 797 [1/1] (0.70ns)   --->   "%empty_50 = sub i8 %p_shl1, i8 %zext_ln315" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 797 'sub' 'empty_50' <Predicate = (!icmp_ln315)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 798 [1/1] (0.38ns)   --->   "%br_ln318 = br void %for.inc218" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 798 'br' 'br_ln318' <Predicate = (!icmp_ln315)> <Delay = 0.38>
ST_232 : Operation 799 [1/1] (0.00ns)   --->   "%i_11 = alloca i32 1" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 799 'alloca' 'i_11' <Predicate = (icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 800 [1/1] (0.00ns)   --->   "%bias_norm_7_load_1 = load i64 %bias_norm_7" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 800 'load' 'bias_norm_7_load_1' <Predicate = (icmp_ln315)> <Delay = 0.00>
ST_232 : Operation 801 [12/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 801 'dsqrt' 'bias_norm_6' <Predicate = (icmp_ln315)> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_232 : Operation 802 [1/1] (0.38ns)   --->   "%store_ln213 = store i2 0, i2 %i_11" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 802 'store' 'store_ln213' <Predicate = (icmp_ln315)> <Delay = 0.38>

State 233 <SV = 67> <Delay = 1.90>
ST_233 : Operation 803 [1/1] (0.00ns)   --->   "%j_5 = phi i2 %add_ln318, void %for.inc218.split, i2 0, void %update_weights_loop11_1.split" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 803 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 804 [1/1] (0.43ns)   --->   "%icmp_ln318 = icmp_eq  i2 %j_5, i2 3" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 804 'icmp' 'icmp_ln318' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 805 [1/1] (0.43ns)   --->   "%add_ln318 = add i2 %j_5, i2 1" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 805 'add' 'add_ln318' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 806 [1/1] (0.00ns)   --->   "%br_ln318 = br i1 %icmp_ln318, void %for.inc218.split, void %for.inc221" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 806 'br' 'br_ln318' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln318 = zext i2 %j_5" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 807 'zext' 'zext_ln318' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_233 : Operation 808 [1/1] (0.70ns)   --->   "%add_ln320 = add i8 %zext_ln318, i8 %empty_50" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 808 'add' 'add_ln320' <Predicate = (!icmp_ln318)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i8 %add_ln320" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 809 'zext' 'zext_ln320' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_233 : Operation 810 [1/1] (0.00ns)   --->   "%weights3_addr_1 = getelementptr i64 %weights3, i64 0, i64 %zext_ln320" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 810 'getelementptr' 'weights3_addr_1' <Predicate = (!icmp_ln318)> <Delay = 0.00>
ST_233 : Operation 811 [2/2] (1.20ns)   --->   "%weights3_load_1 = load i8 %weights3_addr_1" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 811 'load' 'weights3_load_1' <Predicate = (!icmp_ln318)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_233 : Operation 812 [1/1] (0.38ns)   --->   "%store_ln213 = store i7 %add_ln315, i7 %i_10" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 812 'store' 'store_ln213' <Predicate = (icmp_ln318)> <Delay = 0.38>
ST_233 : Operation 813 [1/1] (0.00ns)   --->   "%br_ln315 = br void %update_weights_loop11_1" [data/benchmarks/backprop/backprop.c:315]   --->   Operation 813 'br' 'br_ln315' <Predicate = (icmp_ln318)> <Delay = 0.00>

State 234 <SV = 68> <Delay = 1.20>
ST_234 : Operation 814 [1/2] (1.20ns)   --->   "%weights3_load_1 = load i8 %weights3_addr_1" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 814 'load' 'weights3_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>

State 235 <SV = 69> <Delay = 5.22>
ST_235 : Operation 815 [1/1] (0.00ns)   --->   "%bitcast_ln320 = bitcast i64 %weights3_load_1" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 815 'bitcast' 'bitcast_ln320' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 816 [14/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 816 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 70> <Delay = 5.22>
ST_236 : Operation 817 [13/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 817 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 71> <Delay = 5.22>
ST_237 : Operation 818 [12/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 818 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 72> <Delay = 5.22>
ST_238 : Operation 819 [11/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 819 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 73> <Delay = 5.22>
ST_239 : Operation 820 [10/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 820 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 74> <Delay = 5.22>
ST_240 : Operation 821 [9/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 821 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 75> <Delay = 5.22>
ST_241 : Operation 822 [8/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 822 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 76> <Delay = 5.22>
ST_242 : Operation 823 [7/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 823 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 77> <Delay = 5.22>
ST_243 : Operation 824 [6/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 824 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 78> <Delay = 5.22>
ST_244 : Operation 825 [5/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 825 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 79> <Delay = 5.22>
ST_245 : Operation 826 [4/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 826 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 80> <Delay = 5.22>
ST_246 : Operation 827 [3/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 827 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 81> <Delay = 5.22>
ST_247 : Operation 828 [2/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 828 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 82> <Delay = 5.22>
ST_248 : Operation 829 [1/14] (5.22ns)   --->   "%div5 = ddiv i64 %bitcast_ln320, i64 %norm_7" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 829 'ddiv' 'div5' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 83> <Delay = 1.20>
ST_249 : Operation 830 [1/1] (0.00ns)   --->   "%speclooptripcount_ln319 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:319]   --->   Operation 830 'speclooptripcount' 'speclooptripcount_ln319' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 831 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [data/benchmarks/backprop/backprop.c:321]   --->   Operation 831 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 832 [1/1] (0.00ns)   --->   "%bitcast_ln320_1 = bitcast i64 %div5" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 832 'bitcast' 'bitcast_ln320_1' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 833 [1/1] (1.20ns)   --->   "%store_ln320 = store i64 %bitcast_ln320_1, i8 %weights3_addr_1" [data/benchmarks/backprop/backprop.c:320]   --->   Operation 833 'store' 'store_ln320' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_249 : Operation 834 [1/1] (0.00ns)   --->   "%br_ln318 = br void %for.inc218" [data/benchmarks/backprop/backprop.c:318]   --->   Operation 834 'br' 'br_ln318' <Predicate = true> <Delay = 0.00>

State 250 <SV = 67> <Delay = 5.47>
ST_250 : Operation 835 [11/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 835 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 251 <SV = 68> <Delay = 5.47>
ST_251 : Operation 836 [10/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 836 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 252 <SV = 69> <Delay = 5.47>
ST_252 : Operation 837 [9/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 837 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 253 <SV = 70> <Delay = 5.47>
ST_253 : Operation 838 [8/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 838 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 254 <SV = 71> <Delay = 5.47>
ST_254 : Operation 839 [7/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 839 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 255 <SV = 72> <Delay = 5.47>
ST_255 : Operation 840 [6/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 840 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 256 <SV = 73> <Delay = 5.47>
ST_256 : Operation 841 [5/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 841 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 257 <SV = 74> <Delay = 5.47>
ST_257 : Operation 842 [4/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 842 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 258 <SV = 75> <Delay = 5.47>
ST_258 : Operation 843 [3/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 843 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 259 <SV = 76> <Delay = 5.47>
ST_259 : Operation 844 [2/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 844 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 260 <SV = 77> <Delay = 5.47>
ST_260 : Operation 845 [1/12] (5.47ns)   --->   "%bias_norm_6 = dsqrt i64 @llvm.sqrt.f64, i64 %bias_norm_7_load_1" [data/benchmarks/backprop/backprop.c:312]   --->   Operation 845 'dsqrt' 'bias_norm_6' <Predicate = true> <Delay = 5.47> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 11> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_260 : Operation 846 [1/1] (0.00ns)   --->   "%br_ln324 = br void %for.inc232" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 846 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>

State 261 <SV = 78> <Delay = 0.82>
ST_261 : Operation 847 [1/1] (0.00ns)   --->   "%i_23 = load i2 %i_11" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 847 'load' 'i_23' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 848 [1/1] (0.43ns)   --->   "%icmp_ln324 = icmp_eq  i2 %i_23, i2 3" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 848 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 849 [1/1] (0.43ns)   --->   "%add_ln324 = add i2 %i_23, i2 1" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 849 'add' 'add_ln324' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 850 [1/1] (0.00ns)   --->   "%br_ln324 = br i1 %icmp_ln324, void %for.inc232.split, void %for.end234" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 850 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i2 %i_23" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 851 'zext' 'zext_ln324' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_261 : Operation 852 [1/1] (0.00ns)   --->   "%biases3_addr_1 = getelementptr i64 %biases3, i64 0, i64 %zext_ln324" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 852 'getelementptr' 'biases3_addr_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_261 : Operation 853 [2/2] (0.71ns)   --->   "%biases3_load_1 = load i2 %biases3_addr_1" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 853 'load' 'biases3_load_1' <Predicate = (!icmp_ln324)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_261 : Operation 854 [1/1] (0.38ns)   --->   "%store_ln213 = store i2 %add_ln324, i2 %i_11" [data/benchmarks/backprop/backprop.c:213]   --->   Operation 854 'store' 'store_ln213' <Predicate = (!icmp_ln324)> <Delay = 0.38>
ST_261 : Operation 855 [1/1] (0.00ns)   --->   "%ret_ln328 = ret" [data/benchmarks/backprop/backprop.c:328]   --->   Operation 855 'ret' 'ret_ln328' <Predicate = (icmp_ln324)> <Delay = 0.00>

State 262 <SV = 79> <Delay = 0.71>
ST_262 : Operation 856 [1/2] (0.71ns)   --->   "%biases3_load_1 = load i2 %biases3_addr_1" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 856 'load' 'biases3_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 263 <SV = 80> <Delay = 5.22>
ST_263 : Operation 857 [1/1] (0.00ns)   --->   "%bitcast_ln326 = bitcast i64 %biases3_load_1" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 857 'bitcast' 'bitcast_ln326' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 858 [14/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 858 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 81> <Delay = 5.22>
ST_264 : Operation 859 [13/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 859 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 82> <Delay = 5.22>
ST_265 : Operation 860 [12/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 860 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 83> <Delay = 5.22>
ST_266 : Operation 861 [11/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 861 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 84> <Delay = 5.22>
ST_267 : Operation 862 [10/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 862 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 85> <Delay = 5.22>
ST_268 : Operation 863 [9/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 863 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 86> <Delay = 5.22>
ST_269 : Operation 864 [8/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 864 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 87> <Delay = 5.22>
ST_270 : Operation 865 [7/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 865 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 88> <Delay = 5.22>
ST_271 : Operation 866 [6/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 866 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 89> <Delay = 5.22>
ST_272 : Operation 867 [5/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 867 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 90> <Delay = 5.22>
ST_273 : Operation 868 [4/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 868 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 91> <Delay = 5.22>
ST_274 : Operation 869 [3/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 869 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 92> <Delay = 5.22>
ST_275 : Operation 870 [2/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 870 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 93> <Delay = 5.22>
ST_276 : Operation 871 [1/14] (5.22ns)   --->   "%div4 = ddiv i64 %bitcast_ln326, i64 %bias_norm_6" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 871 'ddiv' 'div4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 94> <Delay = 0.71>
ST_277 : Operation 872 [1/1] (0.00ns)   --->   "%speclooptripcount_ln325 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:325]   --->   Operation 872 'speclooptripcount' 'speclooptripcount_ln325' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 873 [1/1] (0.00ns)   --->   "%specloopname_ln327 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [data/benchmarks/backprop/backprop.c:327]   --->   Operation 873 'specloopname' 'specloopname_ln327' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 874 [1/1] (0.00ns)   --->   "%bitcast_ln326_1 = bitcast i64 %div4" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 874 'bitcast' 'bitcast_ln326_1' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 875 [1/1] (0.71ns)   --->   "%store_ln326 = store i64 %bitcast_ln326_1, i2 %biases3_addr_1" [data/benchmarks/backprop/backprop.c:326]   --->   Operation 875 'store' 'store_ln326' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_277 : Operation 876 [1/1] (0.00ns)   --->   "%br_ln324 = br void %for.inc232" [data/benchmarks/backprop/backprop.c:324]   --->   Operation 876 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:214) [16]  (0.000 ns)
	'store' operation 0 bit ('store_ln214', data/benchmarks/backprop/backprop.c:214) of constant 0 on local variable 'norm', data/benchmarks/backprop/backprop.c:214 [27]  (0.387 ns)

 <State 2>: 1.095ns
The critical path consists of the following:
	'load' operation 4 bit ('i', data/benchmarks/backprop/backprop.c:219) on local variable 'i', data/benchmarks/backprop/backprop.c:213 [31]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln219', data/benchmarks/backprop/backprop.c:219) [32]  (0.708 ns)
	'store' operation 0 bit ('store_ln213', data/benchmarks/backprop/backprop.c:213) of constant 0 on local variable 'i', data/benchmarks/backprop/backprop.c:213 [71]  (0.387 ns)

 <State 3>: 1.925ns
The critical path consists of the following:
	'phi' operation 7 bit ('j', data/benchmarks/backprop/backprop.c:222) with incoming values : ('add_ln222', data/benchmarks/backprop/backprop.c:222) [41]  (0.000 ns)
	'add' operation 10 bit ('add_ln224', data/benchmarks/backprop/backprop.c:224) [50]  (0.725 ns)
	'getelementptr' operation 10 bit ('d_weights1_addr', data/benchmarks/backprop/backprop.c:224) [52]  (0.000 ns)
	'load' operation 64 bit ('d_weights1_load', data/benchmarks/backprop/backprop.c:224) on array 'd_weights1' [53]  (1.200 ns)

 <State 4>: 5.703ns
The critical path consists of the following:
	'load' operation 64 bit ('d_weights1_load', data/benchmarks/backprop/backprop.c:224) on array 'd_weights1' [53]  (1.200 ns)
	'dmul' operation 64 bit ('mul4', data/benchmarks/backprop/backprop.c:224) [54]  (4.503 ns)

 <State 5>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul4', data/benchmarks/backprop/backprop.c:224) [54]  (4.503 ns)

 <State 6>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul4', data/benchmarks/backprop/backprop.c:224) [54]  (4.503 ns)

 <State 7>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul4', data/benchmarks/backprop/backprop.c:224) [54]  (4.503 ns)

 <State 8>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('weights1_load', data/benchmarks/backprop/backprop.c:224) on array 'weights1' [56]  (1.200 ns)
	'dsub' operation 64 bit ('sub', data/benchmarks/backprop/backprop.c:224) [58]  (4.334 ns)

 <State 9>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', data/benchmarks/backprop/backprop.c:224) [58]  (4.334 ns)

 <State 10>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', data/benchmarks/backprop/backprop.c:224) [58]  (4.334 ns)

 <State 11>: 5.534ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', data/benchmarks/backprop/backprop.c:224) [58]  (4.334 ns)
	'store' operation 0 bit ('store_ln224', data/benchmarks/backprop/backprop.c:224) of variable 'bitcast_ln224_1', data/benchmarks/backprop/backprop.c:224 on array 'weights1' [60]  (1.200 ns)

 <State 12>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', data/benchmarks/backprop/backprop.c:225) [61]  (4.503 ns)

 <State 13>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', data/benchmarks/backprop/backprop.c:225) [61]  (4.503 ns)

 <State 14>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', data/benchmarks/backprop/backprop.c:225) [61]  (4.503 ns)

 <State 15>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul2', data/benchmarks/backprop/backprop.c:225) [61]  (4.503 ns)

 <State 16>: 4.334ns
The critical path consists of the following:
	'load' operation 64 bit ('norm_load_1', data/benchmarks/backprop/backprop.c:225) on local variable 'norm', data/benchmarks/backprop/backprop.c:214 [46]  (0.000 ns)
	'dadd' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:225) [62]  (4.334 ns)

 <State 17>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:225) [62]  (4.334 ns)

 <State 18>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:225) [62]  (4.334 ns)

 <State 19>: 4.721ns
The critical path consists of the following:
	'dadd' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:225) [62]  (4.334 ns)
	'store' operation 0 bit ('store_ln214', data/benchmarks/backprop/backprop.c:214) of variable 'norm', data/benchmarks/backprop/backprop.c:225 on local variable 'norm', data/benchmarks/backprop/backprop.c:214 [63]  (0.387 ns)

 <State 20>: 5.473ns
The critical path consists of the following:
	'load' operation 64 bit ('norm_load', data/benchmarks/backprop/backprop.c:235) on local variable 'norm', data/benchmarks/backprop/backprop.c:214 [100]  (0.000 ns)
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:235) [101]  (5.473 ns)

 <State 21>: 5.217ns
The critical path consists of the following:
	'load' operation 64 bit ('d_biases1_load', data/benchmarks/backprop/backprop.c:231) on array 'd_biases1' [85]  (0.714 ns)
	'dmul' operation 64 bit ('mul', data/benchmarks/backprop/backprop.c:231) [86]  (4.503 ns)

 <State 22>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/backprop/backprop.c:231) [86]  (4.503 ns)

 <State 23>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/backprop/backprop.c:231) [86]  (4.503 ns)

 <State 24>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/backprop/backprop.c:231) [86]  (4.503 ns)

 <State 25>: 5.048ns
The critical path consists of the following:
	'load' operation 64 bit ('biases1_load', data/benchmarks/backprop/backprop.c:231) on array 'biases1' [88]  (0.714 ns)
	'dsub' operation 64 bit ('sub1', data/benchmarks/backprop/backprop.c:231) [90]  (4.334 ns)

 <State 26>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub1', data/benchmarks/backprop/backprop.c:231) [90]  (4.334 ns)

 <State 27>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub1', data/benchmarks/backprop/backprop.c:231) [90]  (4.334 ns)

 <State 28>: 5.048ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub1', data/benchmarks/backprop/backprop.c:231) [90]  (4.334 ns)
	'store' operation 0 bit ('store_ln231', data/benchmarks/backprop/backprop.c:231) of variable 'bitcast_ln231_1', data/benchmarks/backprop/backprop.c:231 on array 'biases1' [92]  (0.714 ns)

 <State 29>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', data/benchmarks/backprop/backprop.c:232) [93]  (4.503 ns)

 <State 30>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', data/benchmarks/backprop/backprop.c:232) [93]  (4.503 ns)

 <State 31>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', data/benchmarks/backprop/backprop.c:232) [93]  (4.503 ns)

 <State 32>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul1', data/benchmarks/backprop/backprop.c:232) [93]  (4.503 ns)

 <State 33>: 4.334ns
The critical path consists of the following:
	'load' operation 64 bit ('bias_norm_1_load', data/benchmarks/backprop/backprop.c:232) on local variable 'bias_norm', data/benchmarks/backprop/backprop.c:214 [80]  (0.000 ns)
	'dadd' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:232) [94]  (4.334 ns)

 <State 34>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:232) [94]  (4.334 ns)

 <State 35>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:232) [94]  (4.334 ns)

 <State 36>: 4.721ns
The critical path consists of the following:
	'dadd' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:232) [94]  (4.334 ns)
	'store' operation 0 bit ('store_ln214', data/benchmarks/backprop/backprop.c:214) of variable 'bias_norm', data/benchmarks/backprop/backprop.c:232 on local variable 'bias_norm', data/benchmarks/backprop/backprop.c:214 [96]  (0.387 ns)

 <State 37>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:235) [101]  (5.473 ns)

 <State 38>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:235) [101]  (5.473 ns)

 <State 39>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:235) [101]  (5.473 ns)

 <State 40>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:235) [101]  (5.473 ns)

 <State 41>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:235) [101]  (5.473 ns)

 <State 42>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:235) [101]  (5.473 ns)

 <State 43>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:235) [101]  (5.473 ns)

 <State 44>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:235) [101]  (5.473 ns)

 <State 45>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:235) [101]  (5.473 ns)

 <State 46>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:235) [101]  (5.473 ns)

 <State 47>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:235) [101]  (5.473 ns)

 <State 48>: 5.473ns
The critical path consists of the following:
	'load' operation 64 bit ('bias_norm_1_load_1', data/benchmarks/backprop/backprop.c:236) on local variable 'bias_norm', data/benchmarks/backprop/backprop.c:214 [137]  (0.000 ns)
	'dsqrt' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:236) [138]  (5.473 ns)

 <State 49>: 1.925ns
The critical path consists of the following:
	'phi' operation 7 bit ('j', data/benchmarks/backprop/backprop.c:242) with incoming values : ('add_ln242', data/benchmarks/backprop/backprop.c:242) [115]  (0.000 ns)
	'add' operation 10 bit ('add_ln244', data/benchmarks/backprop/backprop.c:244) [123]  (0.725 ns)
	'getelementptr' operation 10 bit ('weights1_addr_1', data/benchmarks/backprop/backprop.c:244) [125]  (0.000 ns)
	'load' operation 64 bit ('weights1_load_1', data/benchmarks/backprop/backprop.c:244) on array 'weights1' [126]  (1.200 ns)

 <State 50>: 1.200ns
The critical path consists of the following:
	'load' operation 64 bit ('weights1_load_1', data/benchmarks/backprop/backprop.c:244) on array 'weights1' [126]  (1.200 ns)

 <State 51>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:244) [128]  (5.222 ns)

 <State 52>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:244) [128]  (5.222 ns)

 <State 53>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:244) [128]  (5.222 ns)

 <State 54>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:244) [128]  (5.222 ns)

 <State 55>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:244) [128]  (5.222 ns)

 <State 56>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:244) [128]  (5.222 ns)

 <State 57>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:244) [128]  (5.222 ns)

 <State 58>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:244) [128]  (5.222 ns)

 <State 59>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:244) [128]  (5.222 ns)

 <State 60>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:244) [128]  (5.222 ns)

 <State 61>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:244) [128]  (5.222 ns)

 <State 62>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:244) [128]  (5.222 ns)

 <State 63>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:244) [128]  (5.222 ns)

 <State 64>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', data/benchmarks/backprop/backprop.c:244) [128]  (5.222 ns)

 <State 65>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln244', data/benchmarks/backprop/backprop.c:244) of variable 'bitcast_ln244_1', data/benchmarks/backprop/backprop.c:244 on array 'weights1' [130]  (1.200 ns)

 <State 66>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:236) [138]  (5.473 ns)

 <State 67>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:236) [138]  (5.473 ns)

 <State 68>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:236) [138]  (5.473 ns)

 <State 69>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:236) [138]  (5.473 ns)

 <State 70>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:236) [138]  (5.473 ns)

 <State 71>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:236) [138]  (5.473 ns)

 <State 72>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:236) [138]  (5.473 ns)

 <State 73>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:236) [138]  (5.473 ns)

 <State 74>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:236) [138]  (5.473 ns)

 <State 75>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:236) [138]  (5.473 ns)

 <State 76>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:236) [138]  (5.473 ns)

 <State 77>: 1.093ns
The critical path consists of the following:
	'load' operation 7 bit ('i', data/benchmarks/backprop/backprop.c:248) on local variable 'i', data/benchmarks/backprop/backprop.c:213 [142]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln248', data/benchmarks/backprop/backprop.c:248) [143]  (0.706 ns)
	'store' operation 0 bit ('store_ln214', data/benchmarks/backprop/backprop.c:214) of constant 0 on local variable 'norm', data/benchmarks/backprop/backprop.c:214 [161]  (0.387 ns)

 <State 78>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('biases1_load_1', data/benchmarks/backprop/backprop.c:250) on array 'biases1' [151]  (0.714 ns)

 <State 79>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div1', data/benchmarks/backprop/backprop.c:250) [153]  (5.222 ns)

 <State 80>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div1', data/benchmarks/backprop/backprop.c:250) [153]  (5.222 ns)

 <State 81>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div1', data/benchmarks/backprop/backprop.c:250) [153]  (5.222 ns)

 <State 82>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div1', data/benchmarks/backprop/backprop.c:250) [153]  (5.222 ns)

 <State 83>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div1', data/benchmarks/backprop/backprop.c:250) [153]  (5.222 ns)

 <State 84>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div1', data/benchmarks/backprop/backprop.c:250) [153]  (5.222 ns)

 <State 85>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div1', data/benchmarks/backprop/backprop.c:250) [153]  (5.222 ns)

 <State 86>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div1', data/benchmarks/backprop/backprop.c:250) [153]  (5.222 ns)

 <State 87>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div1', data/benchmarks/backprop/backprop.c:250) [153]  (5.222 ns)

 <State 88>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div1', data/benchmarks/backprop/backprop.c:250) [153]  (5.222 ns)

 <State 89>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div1', data/benchmarks/backprop/backprop.c:250) [153]  (5.222 ns)

 <State 90>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div1', data/benchmarks/backprop/backprop.c:250) [153]  (5.222 ns)

 <State 91>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div1', data/benchmarks/backprop/backprop.c:250) [153]  (5.222 ns)

 <State 92>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div1', data/benchmarks/backprop/backprop.c:250) [153]  (5.222 ns)

 <State 93>: 0.714ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln250', data/benchmarks/backprop/backprop.c:250) of variable 'bitcast_ln250_1', data/benchmarks/backprop/backprop.c:250 on array 'biases1' [155]  (0.714 ns)

 <State 94>: 1.093ns
The critical path consists of the following:
	'load' operation 7 bit ('i') on local variable 'i', data/benchmarks/backprop/backprop.c:213 [165]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln257', data/benchmarks/backprop/backprop.c:257) [166]  (0.706 ns)
	'store' operation 0 bit ('store_ln213', data/benchmarks/backprop/backprop.c:213) of constant 0 on local variable 'i', data/benchmarks/backprop/backprop.c:213 [206]  (0.387 ns)

 <State 95>: 2.390ns
The critical path consists of the following:
	'phi' operation 7 bit ('j', data/benchmarks/backprop/backprop.c:260) with incoming values : ('add_ln260', data/benchmarks/backprop/backprop.c:260) [176]  (0.000 ns)
	'add' operation 12 bit ('add_ln262', data/benchmarks/backprop/backprop.c:262) [185]  (0.745 ns)
	'getelementptr' operation 12 bit ('d_weights2_addr', data/benchmarks/backprop/backprop.c:262) [187]  (0.000 ns)
	'load' operation 64 bit ('d_weights2_load', data/benchmarks/backprop/backprop.c:262) on array 'd_weights2' [188]  (1.645 ns)

 <State 96>: 1.645ns
The critical path consists of the following:
	'load' operation 64 bit ('d_weights2_load', data/benchmarks/backprop/backprop.c:262) on array 'd_weights2' [188]  (1.645 ns)

 <State 97>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul6', data/benchmarks/backprop/backprop.c:262) [189]  (4.503 ns)

 <State 98>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul6', data/benchmarks/backprop/backprop.c:262) [189]  (4.503 ns)

 <State 99>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul6', data/benchmarks/backprop/backprop.c:262) [189]  (4.503 ns)

 <State 100>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul6', data/benchmarks/backprop/backprop.c:262) [189]  (4.503 ns)

 <State 101>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub3', data/benchmarks/backprop/backprop.c:262) [193]  (4.334 ns)

 <State 102>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub3', data/benchmarks/backprop/backprop.c:262) [193]  (4.334 ns)

 <State 103>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub3', data/benchmarks/backprop/backprop.c:262) [193]  (4.334 ns)

 <State 104>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub3', data/benchmarks/backprop/backprop.c:262) [193]  (4.334 ns)

 <State 105>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul7', data/benchmarks/backprop/backprop.c:263) [196]  (4.503 ns)

 <State 106>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul7', data/benchmarks/backprop/backprop.c:263) [196]  (4.503 ns)

 <State 107>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul7', data/benchmarks/backprop/backprop.c:263) [196]  (4.503 ns)

 <State 108>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul7', data/benchmarks/backprop/backprop.c:263) [196]  (4.503 ns)

 <State 109>: 4.334ns
The critical path consists of the following:
	'load' operation 64 bit ('norm_3_load_1', data/benchmarks/backprop/backprop.c:263) on local variable 'norm', data/benchmarks/backprop/backprop.c:214 [181]  (0.000 ns)
	'dadd' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:263) [197]  (4.334 ns)

 <State 110>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:263) [197]  (4.334 ns)

 <State 111>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:263) [197]  (4.334 ns)

 <State 112>: 4.721ns
The critical path consists of the following:
	'dadd' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:263) [197]  (4.334 ns)
	'store' operation 0 bit ('store_ln214', data/benchmarks/backprop/backprop.c:214) of variable 'norm', data/benchmarks/backprop/backprop.c:263 on local variable 'norm', data/benchmarks/backprop/backprop.c:214 [198]  (0.387 ns)

 <State 113>: 5.473ns
The critical path consists of the following:
	'load' operation 64 bit ('norm_3_load', data/benchmarks/backprop/backprop.c:273) on local variable 'norm', data/benchmarks/backprop/backprop.c:214 [235]  (0.000 ns)
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:273) [236]  (5.473 ns)

 <State 114>: 5.217ns
The critical path consists of the following:
	'load' operation 64 bit ('d_biases2_load', data/benchmarks/backprop/backprop.c:269) on array 'd_biases2' [220]  (0.714 ns)
	'dmul' operation 64 bit ('mul3', data/benchmarks/backprop/backprop.c:269) [221]  (4.503 ns)

 <State 115>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul3', data/benchmarks/backprop/backprop.c:269) [221]  (4.503 ns)

 <State 116>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul3', data/benchmarks/backprop/backprop.c:269) [221]  (4.503 ns)

 <State 117>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul3', data/benchmarks/backprop/backprop.c:269) [221]  (4.503 ns)

 <State 118>: 5.048ns
The critical path consists of the following:
	'load' operation 64 bit ('biases2_load', data/benchmarks/backprop/backprop.c:269) on array 'biases2' [223]  (0.714 ns)
	'dsub' operation 64 bit ('sub2', data/benchmarks/backprop/backprop.c:269) [225]  (4.334 ns)

 <State 119>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub2', data/benchmarks/backprop/backprop.c:269) [225]  (4.334 ns)

 <State 120>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub2', data/benchmarks/backprop/backprop.c:269) [225]  (4.334 ns)

 <State 121>: 5.048ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub2', data/benchmarks/backprop/backprop.c:269) [225]  (4.334 ns)
	'store' operation 0 bit ('store_ln269', data/benchmarks/backprop/backprop.c:269) of variable 'bitcast_ln269_1', data/benchmarks/backprop/backprop.c:269 on array 'biases2' [227]  (0.714 ns)

 <State 122>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul5', data/benchmarks/backprop/backprop.c:270) [228]  (4.503 ns)

 <State 123>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul5', data/benchmarks/backprop/backprop.c:270) [228]  (4.503 ns)

 <State 124>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul5', data/benchmarks/backprop/backprop.c:270) [228]  (4.503 ns)

 <State 125>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul5', data/benchmarks/backprop/backprop.c:270) [228]  (4.503 ns)

 <State 126>: 4.334ns
The critical path consists of the following:
	'load' operation 64 bit ('bias_norm_4_load', data/benchmarks/backprop/backprop.c:270) on local variable 'bias_norm', data/benchmarks/backprop/backprop.c:214 [215]  (0.000 ns)
	'dadd' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:270) [229]  (4.334 ns)

 <State 127>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:270) [229]  (4.334 ns)

 <State 128>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:270) [229]  (4.334 ns)

 <State 129>: 4.721ns
The critical path consists of the following:
	'dadd' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:270) [229]  (4.334 ns)
	'store' operation 0 bit ('store_ln214', data/benchmarks/backprop/backprop.c:214) of variable 'bias_norm', data/benchmarks/backprop/backprop.c:270 on local variable 'bias_norm', data/benchmarks/backprop/backprop.c:214 [231]  (0.387 ns)

 <State 130>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:273) [236]  (5.473 ns)

 <State 131>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:273) [236]  (5.473 ns)

 <State 132>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:273) [236]  (5.473 ns)

 <State 133>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:273) [236]  (5.473 ns)

 <State 134>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:273) [236]  (5.473 ns)

 <State 135>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:273) [236]  (5.473 ns)

 <State 136>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:273) [236]  (5.473 ns)

 <State 137>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:273) [236]  (5.473 ns)

 <State 138>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:273) [236]  (5.473 ns)

 <State 139>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:273) [236]  (5.473 ns)

 <State 140>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:273) [236]  (5.473 ns)

 <State 141>: 5.473ns
The critical path consists of the following:
	'load' operation 64 bit ('bias_norm_4_load_1', data/benchmarks/backprop/backprop.c:274) on local variable 'bias_norm', data/benchmarks/backprop/backprop.c:214 [273]  (0.000 ns)
	'dsqrt' operation 64 bit ('bias_norm_3', data/benchmarks/backprop/backprop.c:274) [274]  (5.473 ns)

 <State 142>: 2.390ns
The critical path consists of the following:
	'phi' operation 7 bit ('j', data/benchmarks/backprop/backprop.c:280) with incoming values : ('add_ln280', data/benchmarks/backprop/backprop.c:280) [251]  (0.000 ns)
	'add' operation 12 bit ('add_ln282', data/benchmarks/backprop/backprop.c:282) [259]  (0.745 ns)
	'getelementptr' operation 12 bit ('weights2_addr_1', data/benchmarks/backprop/backprop.c:282) [261]  (0.000 ns)
	'load' operation 64 bit ('weights2_load_1', data/benchmarks/backprop/backprop.c:282) on array 'weights2' [262]  (1.645 ns)

 <State 143>: 1.645ns
The critical path consists of the following:
	'load' operation 64 bit ('weights2_load_1', data/benchmarks/backprop/backprop.c:282) on array 'weights2' [262]  (1.645 ns)

 <State 144>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div3', data/benchmarks/backprop/backprop.c:282) [264]  (5.222 ns)

 <State 145>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div3', data/benchmarks/backprop/backprop.c:282) [264]  (5.222 ns)

 <State 146>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div3', data/benchmarks/backprop/backprop.c:282) [264]  (5.222 ns)

 <State 147>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div3', data/benchmarks/backprop/backprop.c:282) [264]  (5.222 ns)

 <State 148>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div3', data/benchmarks/backprop/backprop.c:282) [264]  (5.222 ns)

 <State 149>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div3', data/benchmarks/backprop/backprop.c:282) [264]  (5.222 ns)

 <State 150>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div3', data/benchmarks/backprop/backprop.c:282) [264]  (5.222 ns)

 <State 151>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div3', data/benchmarks/backprop/backprop.c:282) [264]  (5.222 ns)

 <State 152>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div3', data/benchmarks/backprop/backprop.c:282) [264]  (5.222 ns)

 <State 153>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div3', data/benchmarks/backprop/backprop.c:282) [264]  (5.222 ns)

 <State 154>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div3', data/benchmarks/backprop/backprop.c:282) [264]  (5.222 ns)

 <State 155>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div3', data/benchmarks/backprop/backprop.c:282) [264]  (5.222 ns)

 <State 156>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div3', data/benchmarks/backprop/backprop.c:282) [264]  (5.222 ns)

 <State 157>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div3', data/benchmarks/backprop/backprop.c:282) [264]  (5.222 ns)

 <State 158>: 1.645ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln282', data/benchmarks/backprop/backprop.c:282) of variable 'bitcast_ln282_1', data/benchmarks/backprop/backprop.c:282 on array 'weights2' [266]  (1.645 ns)

 <State 159>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_3', data/benchmarks/backprop/backprop.c:274) [274]  (5.473 ns)

 <State 160>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_3', data/benchmarks/backprop/backprop.c:274) [274]  (5.473 ns)

 <State 161>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_3', data/benchmarks/backprop/backprop.c:274) [274]  (5.473 ns)

 <State 162>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_3', data/benchmarks/backprop/backprop.c:274) [274]  (5.473 ns)

 <State 163>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_3', data/benchmarks/backprop/backprop.c:274) [274]  (5.473 ns)

 <State 164>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_3', data/benchmarks/backprop/backprop.c:274) [274]  (5.473 ns)

 <State 165>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_3', data/benchmarks/backprop/backprop.c:274) [274]  (5.473 ns)

 <State 166>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_3', data/benchmarks/backprop/backprop.c:274) [274]  (5.473 ns)

 <State 167>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_3', data/benchmarks/backprop/backprop.c:274) [274]  (5.473 ns)

 <State 168>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_3', data/benchmarks/backprop/backprop.c:274) [274]  (5.473 ns)

 <State 169>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_3', data/benchmarks/backprop/backprop.c:274) [274]  (5.473 ns)

 <State 170>: 1.093ns
The critical path consists of the following:
	'load' operation 7 bit ('i', data/benchmarks/backprop/backprop.c:286) on local variable 'i', data/benchmarks/backprop/backprop.c:213 [278]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln286', data/benchmarks/backprop/backprop.c:286) [279]  (0.706 ns)
	'store' operation 0 bit ('store_ln214', data/benchmarks/backprop/backprop.c:214) of constant 0 on local variable 'norm', data/benchmarks/backprop/backprop.c:214 [297]  (0.387 ns)

 <State 171>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('biases2_load_1', data/benchmarks/backprop/backprop.c:288) on array 'biases2' [287]  (0.714 ns)

 <State 172>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div2', data/benchmarks/backprop/backprop.c:288) [289]  (5.222 ns)

 <State 173>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div2', data/benchmarks/backprop/backprop.c:288) [289]  (5.222 ns)

 <State 174>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div2', data/benchmarks/backprop/backprop.c:288) [289]  (5.222 ns)

 <State 175>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div2', data/benchmarks/backprop/backprop.c:288) [289]  (5.222 ns)

 <State 176>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div2', data/benchmarks/backprop/backprop.c:288) [289]  (5.222 ns)

 <State 177>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div2', data/benchmarks/backprop/backprop.c:288) [289]  (5.222 ns)

 <State 178>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div2', data/benchmarks/backprop/backprop.c:288) [289]  (5.222 ns)

 <State 179>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div2', data/benchmarks/backprop/backprop.c:288) [289]  (5.222 ns)

 <State 180>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div2', data/benchmarks/backprop/backprop.c:288) [289]  (5.222 ns)

 <State 181>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div2', data/benchmarks/backprop/backprop.c:288) [289]  (5.222 ns)

 <State 182>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div2', data/benchmarks/backprop/backprop.c:288) [289]  (5.222 ns)

 <State 183>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div2', data/benchmarks/backprop/backprop.c:288) [289]  (5.222 ns)

 <State 184>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div2', data/benchmarks/backprop/backprop.c:288) [289]  (5.222 ns)

 <State 185>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div2', data/benchmarks/backprop/backprop.c:288) [289]  (5.222 ns)

 <State 186>: 0.714ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln288', data/benchmarks/backprop/backprop.c:288) of variable 'bitcast_ln288_1', data/benchmarks/backprop/backprop.c:288 on array 'biases2' [291]  (0.714 ns)

 <State 187>: 1.093ns
The critical path consists of the following:
	'load' operation 7 bit ('i') on local variable 'i', data/benchmarks/backprop/backprop.c:213 [301]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln295', data/benchmarks/backprop/backprop.c:295) [302]  (0.706 ns)
	'store' operation 0 bit ('store_ln213', data/benchmarks/backprop/backprop.c:213) of constant 0 on local variable 'i', data/benchmarks/backprop/backprop.c:213 [344]  (0.387 ns)

 <State 188>: 1.905ns
The critical path consists of the following:
	'phi' operation 2 bit ('j', data/benchmarks/backprop/backprop.c:298) with incoming values : ('add_ln298', data/benchmarks/backprop/backprop.c:298) [314]  (0.000 ns)
	'add' operation 8 bit ('add_ln300', data/benchmarks/backprop/backprop.c:300) [323]  (0.705 ns)
	'getelementptr' operation 8 bit ('d_weights3_addr', data/benchmarks/backprop/backprop.c:300) [325]  (0.000 ns)
	'load' operation 64 bit ('d_weights3_load', data/benchmarks/backprop/backprop.c:300) on array 'd_weights3' [326]  (1.200 ns)

 <State 189>: 5.703ns
The critical path consists of the following:
	'load' operation 64 bit ('d_weights3_load', data/benchmarks/backprop/backprop.c:300) on array 'd_weights3' [326]  (1.200 ns)
	'dmul' operation 64 bit ('mul10', data/benchmarks/backprop/backprop.c:300) [327]  (4.503 ns)

 <State 190>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul10', data/benchmarks/backprop/backprop.c:300) [327]  (4.503 ns)

 <State 191>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul10', data/benchmarks/backprop/backprop.c:300) [327]  (4.503 ns)

 <State 192>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul10', data/benchmarks/backprop/backprop.c:300) [327]  (4.503 ns)

 <State 193>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('weights3_load', data/benchmarks/backprop/backprop.c:300) on array 'weights3' [329]  (1.200 ns)
	'dsub' operation 64 bit ('sub5', data/benchmarks/backprop/backprop.c:300) [331]  (4.334 ns)

 <State 194>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub5', data/benchmarks/backprop/backprop.c:300) [331]  (4.334 ns)

 <State 195>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub5', data/benchmarks/backprop/backprop.c:300) [331]  (4.334 ns)

 <State 196>: 5.534ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub5', data/benchmarks/backprop/backprop.c:300) [331]  (4.334 ns)
	'store' operation 0 bit ('store_ln300', data/benchmarks/backprop/backprop.c:300) of variable 'bitcast_ln300_1', data/benchmarks/backprop/backprop.c:300 on array 'weights3' [333]  (1.200 ns)

 <State 197>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul11', data/benchmarks/backprop/backprop.c:301) [334]  (4.503 ns)

 <State 198>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul11', data/benchmarks/backprop/backprop.c:301) [334]  (4.503 ns)

 <State 199>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul11', data/benchmarks/backprop/backprop.c:301) [334]  (4.503 ns)

 <State 200>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul11', data/benchmarks/backprop/backprop.c:301) [334]  (4.503 ns)

 <State 201>: 4.334ns
The critical path consists of the following:
	'load' operation 64 bit ('norm_6_load_1', data/benchmarks/backprop/backprop.c:301) on local variable 'norm', data/benchmarks/backprop/backprop.c:214 [319]  (0.000 ns)
	'dadd' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:301) [335]  (4.334 ns)

 <State 202>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:301) [335]  (4.334 ns)

 <State 203>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:301) [335]  (4.334 ns)

 <State 204>: 4.721ns
The critical path consists of the following:
	'dadd' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:301) [335]  (4.334 ns)
	'store' operation 0 bit ('store_ln214', data/benchmarks/backprop/backprop.c:214) of variable 'norm', data/benchmarks/backprop/backprop.c:301 on local variable 'norm', data/benchmarks/backprop/backprop.c:214 [336]  (0.387 ns)

 <State 205>: 5.473ns
The critical path consists of the following:
	'load' operation 64 bit ('norm_6_load', data/benchmarks/backprop/backprop.c:311) on local variable 'norm', data/benchmarks/backprop/backprop.c:214 [372]  (0.000 ns)
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:311) [373]  (5.473 ns)

 <State 206>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8', data/benchmarks/backprop/backprop.c:307) [358]  (4.503 ns)

 <State 207>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8', data/benchmarks/backprop/backprop.c:307) [358]  (4.503 ns)

 <State 208>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8', data/benchmarks/backprop/backprop.c:307) [358]  (4.503 ns)

 <State 209>: 5.048ns
The critical path consists of the following:
	'load' operation 64 bit ('biases3_load', data/benchmarks/backprop/backprop.c:307) on array 'biases3' [360]  (0.714 ns)
	'dsub' operation 64 bit ('sub4', data/benchmarks/backprop/backprop.c:307) [362]  (4.334 ns)

 <State 210>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub4', data/benchmarks/backprop/backprop.c:307) [362]  (4.334 ns)

 <State 211>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub4', data/benchmarks/backprop/backprop.c:307) [362]  (4.334 ns)

 <State 212>: 5.048ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub4', data/benchmarks/backprop/backprop.c:307) [362]  (4.334 ns)
	'store' operation 0 bit ('store_ln307', data/benchmarks/backprop/backprop.c:307) of variable 'bitcast_ln307_1', data/benchmarks/backprop/backprop.c:307 on array 'biases3' [364]  (0.714 ns)

 <State 213>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul9', data/benchmarks/backprop/backprop.c:308) [365]  (4.503 ns)

 <State 214>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul9', data/benchmarks/backprop/backprop.c:308) [365]  (4.503 ns)

 <State 215>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul9', data/benchmarks/backprop/backprop.c:308) [365]  (4.503 ns)

 <State 216>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul9', data/benchmarks/backprop/backprop.c:308) [365]  (4.503 ns)

 <State 217>: 4.334ns
The critical path consists of the following:
	'load' operation 64 bit ('bias_norm_7_load', data/benchmarks/backprop/backprop.c:308) on local variable 'bias_norm', data/benchmarks/backprop/backprop.c:214 [353]  (0.000 ns)
	'dadd' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:308) [366]  (4.334 ns)

 <State 218>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:308) [366]  (4.334 ns)

 <State 219>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:308) [366]  (4.334 ns)

 <State 220>: 4.721ns
The critical path consists of the following:
	'dadd' operation 64 bit ('bias_norm', data/benchmarks/backprop/backprop.c:308) [366]  (4.334 ns)
	'store' operation 0 bit ('store_ln214', data/benchmarks/backprop/backprop.c:214) of variable 'bias_norm', data/benchmarks/backprop/backprop.c:308 on local variable 'bias_norm', data/benchmarks/backprop/backprop.c:214 [368]  (0.387 ns)

 <State 221>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:311) [373]  (5.473 ns)

 <State 222>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:311) [373]  (5.473 ns)

 <State 223>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:311) [373]  (5.473 ns)

 <State 224>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:311) [373]  (5.473 ns)

 <State 225>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:311) [373]  (5.473 ns)

 <State 226>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:311) [373]  (5.473 ns)

 <State 227>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:311) [373]  (5.473 ns)

 <State 228>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:311) [373]  (5.473 ns)

 <State 229>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:311) [373]  (5.473 ns)

 <State 230>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:311) [373]  (5.473 ns)

 <State 231>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('norm', data/benchmarks/backprop/backprop.c:311) [373]  (5.473 ns)

 <State 232>: 5.473ns
The critical path consists of the following:
	'load' operation 64 bit ('bias_norm_7_load_1', data/benchmarks/backprop/backprop.c:312) on local variable 'bias_norm', data/benchmarks/backprop/backprop.c:214 [412]  (0.000 ns)
	'dsqrt' operation 64 bit ('bias_norm_6', data/benchmarks/backprop/backprop.c:312) [413]  (5.473 ns)

 <State 233>: 1.905ns
The critical path consists of the following:
	'phi' operation 2 bit ('j', data/benchmarks/backprop/backprop.c:318) with incoming values : ('add_ln318', data/benchmarks/backprop/backprop.c:318) [390]  (0.000 ns)
	'add' operation 8 bit ('add_ln320', data/benchmarks/backprop/backprop.c:320) [398]  (0.705 ns)
	'getelementptr' operation 8 bit ('weights3_addr_1', data/benchmarks/backprop/backprop.c:320) [400]  (0.000 ns)
	'load' operation 64 bit ('weights3_load_1', data/benchmarks/backprop/backprop.c:320) on array 'weights3' [401]  (1.200 ns)

 <State 234>: 1.200ns
The critical path consists of the following:
	'load' operation 64 bit ('weights3_load_1', data/benchmarks/backprop/backprop.c:320) on array 'weights3' [401]  (1.200 ns)

 <State 235>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div5', data/benchmarks/backprop/backprop.c:320) [403]  (5.222 ns)

 <State 236>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div5', data/benchmarks/backprop/backprop.c:320) [403]  (5.222 ns)

 <State 237>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div5', data/benchmarks/backprop/backprop.c:320) [403]  (5.222 ns)

 <State 238>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div5', data/benchmarks/backprop/backprop.c:320) [403]  (5.222 ns)

 <State 239>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div5', data/benchmarks/backprop/backprop.c:320) [403]  (5.222 ns)

 <State 240>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div5', data/benchmarks/backprop/backprop.c:320) [403]  (5.222 ns)

 <State 241>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div5', data/benchmarks/backprop/backprop.c:320) [403]  (5.222 ns)

 <State 242>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div5', data/benchmarks/backprop/backprop.c:320) [403]  (5.222 ns)

 <State 243>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div5', data/benchmarks/backprop/backprop.c:320) [403]  (5.222 ns)

 <State 244>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div5', data/benchmarks/backprop/backprop.c:320) [403]  (5.222 ns)

 <State 245>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div5', data/benchmarks/backprop/backprop.c:320) [403]  (5.222 ns)

 <State 246>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div5', data/benchmarks/backprop/backprop.c:320) [403]  (5.222 ns)

 <State 247>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div5', data/benchmarks/backprop/backprop.c:320) [403]  (5.222 ns)

 <State 248>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div5', data/benchmarks/backprop/backprop.c:320) [403]  (5.222 ns)

 <State 249>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln320', data/benchmarks/backprop/backprop.c:320) of variable 'bitcast_ln320_1', data/benchmarks/backprop/backprop.c:320 on array 'weights3' [405]  (1.200 ns)

 <State 250>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_6', data/benchmarks/backprop/backprop.c:312) [413]  (5.473 ns)

 <State 251>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_6', data/benchmarks/backprop/backprop.c:312) [413]  (5.473 ns)

 <State 252>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_6', data/benchmarks/backprop/backprop.c:312) [413]  (5.473 ns)

 <State 253>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_6', data/benchmarks/backprop/backprop.c:312) [413]  (5.473 ns)

 <State 254>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_6', data/benchmarks/backprop/backprop.c:312) [413]  (5.473 ns)

 <State 255>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_6', data/benchmarks/backprop/backprop.c:312) [413]  (5.473 ns)

 <State 256>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_6', data/benchmarks/backprop/backprop.c:312) [413]  (5.473 ns)

 <State 257>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_6', data/benchmarks/backprop/backprop.c:312) [413]  (5.473 ns)

 <State 258>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_6', data/benchmarks/backprop/backprop.c:312) [413]  (5.473 ns)

 <State 259>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_6', data/benchmarks/backprop/backprop.c:312) [413]  (5.473 ns)

 <State 260>: 5.473ns
The critical path consists of the following:
	'dsqrt' operation 64 bit ('bias_norm_6', data/benchmarks/backprop/backprop.c:312) [413]  (5.473 ns)

 <State 261>: 0.823ns
The critical path consists of the following:
	'load' operation 2 bit ('i', data/benchmarks/backprop/backprop.c:324) on local variable 'i', data/benchmarks/backprop/backprop.c:213 [417]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln324', data/benchmarks/backprop/backprop.c:324) [418]  (0.436 ns)
	'store' operation 0 bit ('store_ln213', data/benchmarks/backprop/backprop.c:213) of variable 'add_ln324', data/benchmarks/backprop/backprop.c:324 on local variable 'i', data/benchmarks/backprop/backprop.c:213 [431]  (0.387 ns)

 <State 262>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('biases3_load_1', data/benchmarks/backprop/backprop.c:326) on array 'biases3' [426]  (0.714 ns)

 <State 263>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div4', data/benchmarks/backprop/backprop.c:326) [428]  (5.222 ns)

 <State 264>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div4', data/benchmarks/backprop/backprop.c:326) [428]  (5.222 ns)

 <State 265>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div4', data/benchmarks/backprop/backprop.c:326) [428]  (5.222 ns)

 <State 266>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div4', data/benchmarks/backprop/backprop.c:326) [428]  (5.222 ns)

 <State 267>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div4', data/benchmarks/backprop/backprop.c:326) [428]  (5.222 ns)

 <State 268>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div4', data/benchmarks/backprop/backprop.c:326) [428]  (5.222 ns)

 <State 269>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div4', data/benchmarks/backprop/backprop.c:326) [428]  (5.222 ns)

 <State 270>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div4', data/benchmarks/backprop/backprop.c:326) [428]  (5.222 ns)

 <State 271>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div4', data/benchmarks/backprop/backprop.c:326) [428]  (5.222 ns)

 <State 272>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div4', data/benchmarks/backprop/backprop.c:326) [428]  (5.222 ns)

 <State 273>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div4', data/benchmarks/backprop/backprop.c:326) [428]  (5.222 ns)

 <State 274>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div4', data/benchmarks/backprop/backprop.c:326) [428]  (5.222 ns)

 <State 275>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div4', data/benchmarks/backprop/backprop.c:326) [428]  (5.222 ns)

 <State 276>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div4', data/benchmarks/backprop/backprop.c:326) [428]  (5.222 ns)

 <State 277>: 0.714ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln326', data/benchmarks/backprop/backprop.c:326) of variable 'bitcast_ln326_1', data/benchmarks/backprop/backprop.c:326 on array 'biases3' [430]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
