// Seed: 951993597
module module_0 (
    output uwire   id_0,
    output uwire   id_1,
    input  supply0 id_2
);
  assign id_0 = {id_2 - 1{id_2}};
  tri id_4;
  always_comb @(negedge id_4 == 1)
    @(posedge 1)
    `define pp_5 0
  wire id_6, id_7, id_8;
  assign `pp_5 = id_6;
  if (1) wire id_9;
  always for (id_1 = 1; 1; id_4 = 1) id_0 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wire id_3,
    input wire id_4
);
  wire id_6;
  module_0(
      id_3, id_0, id_2
  );
endmodule
