m255
K3
13
cModel Technology
dE:\myfile\CTS1000\FPGA\FPGA_V16\TEST
Eusb2_sdram_project
w1527754313
DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z0 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z1 DPx3 std 6 textio 0 22 G^o2zK;Vh4eVdKTVo98653
Z2 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
dE:\myfile\CTS1000\FPGA\FPGA_V21\TEST
8E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd
FE:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd
l0
L6
V^5?kj<bike?o`?nY:`R^m3
!s100 ^PcWJPWh3_L52=<mR_co>3
Z3 OL;C;10.0c;49
32
!s108 1527821758.896000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd|
!s107 E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd|
o-work work -2002 -explicit
Z4 tExplicit 1
