// Seed: 2930805170
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input wand id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    output uwire id_11
);
endmodule
module module_1 #(
    parameter id_27 = 32'd84
) (
    output wand id_0,
    output wire id_1,
    output supply0 id_2,
    input uwire id_3,
    input uwire id_4,
    input wire id_5,
    output wand id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    output logic id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri0 id_15
    , _id_27,
    input wand id_16,
    input tri0 id_17,
    output wor id_18,
    input wand id_19,
    input uwire id_20,
    output supply1 id_21,
    output supply0 id_22,
    input wand id_23,
    output wire id_24,
    input supply0 id_25
);
  always @(-1) id_12 <= 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_21,
      id_5,
      id_14,
      id_20,
      id_8,
      id_25,
      id_9,
      id_10,
      id_18
  );
  assign modCall_1.id_3 = 0;
  assign id_1 = 1;
  wire [id_27 : -1] id_28;
  assign id_24 = id_5;
endmodule
