%Warning-UNUSEDSIGNAL: /home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/verilog/spi_adc.v:38:17: Bits of signal are not used: 'ctrl_reg'[11:7,5]
                                                                                                         : ... note: In instance 'spi_adc'
   38 |     wire [11:0] ctrl_reg;
      |                 ^~~~~~~~
                       ... For warning description see https://verilator.org/warn/UNUSEDSIGNAL?v=5.018
                       ... Use "/* verilator lint_off UNUSEDSIGNAL */" and lint_on around source to disable this message.
