// Seed: 3979257986
module module_0 (
    input supply1 id_0,
    output wire id_1,
    output wand id_2,
    output wor id_3,
    output wand id_4
);
  logic [7:0] id_6;
  assign id_1 = 1'h0;
  logic [7:0] id_7;
  assign id_6[1] = id_6;
  tri0 id_8;
  assign id_4 = 1'b0;
  assign id_1 = {1 | 1, 1'b0};
  assign id_7[1+:1] = id_8;
  assign id_4 = id_8;
  id_9(
      id_2, 1'b0, 1, id_1
  );
  assign id_8 = 1'h0;
  wire id_10;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input tri0 id_2,
    input wand id_3,
    input tri1 id_4,
    input wire id_5,
    output supply0 id_6,
    output tri0 id_7,
    output tri1 id_8,
    output wand id_9,
    output tri0 id_10,
    input tri0 id_11
);
  tri0 id_13 = 1;
  module_0(
      id_11, id_7, id_8, id_7, id_8
  );
endmodule
