
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/flash_ctrl/rtl/flash_ctrl_reg_top.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Register Top module auto-generated by `reggen`</pre>
<pre style="margin:0; padding:0 ">   6: </pre>
<pre style="margin:0; padding:0 ">   7: module flash_ctrl_reg_top (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   8:   input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   9:   input rst_ni,</pre>
<pre style="margin:0; padding:0 ">  10: </pre>
<pre style="margin:0; padding:0 ">  11:   // Below Regster interface can be changed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  12:   input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:   output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 ">  14: </pre>
<pre style="margin:0; padding:0 ">  15:   // Output port for window</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:   output tlul_pkg::tl_h2d_t tl_win_o  [2],</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:   input  tlul_pkg::tl_d2h_t tl_win_i  [2],</pre>
<pre style="margin:0; padding:0 ">  18: </pre>
<pre style="margin:0; padding:0 ">  19:   // To HW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:   output flash_ctrl_reg_pkg::flash_ctrl_reg2hw_t reg2hw, // Write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:   input  flash_ctrl_reg_pkg::flash_ctrl_hw2reg_t hw2reg, // Read</pre>
<pre style="margin:0; padding:0 ">  22: </pre>
<pre style="margin:0; padding:0 ">  23:   // Config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   input devmode_i // If 1, explicit error return for unmapped register access</pre>
<pre style="margin:0; padding:0 ">  25: );</pre>
<pre style="margin:0; padding:0 ">  26: </pre>
<pre style="margin:0; padding:0 ">  27:   import flash_ctrl_reg_pkg::* ;</pre>
<pre style="margin:0; padding:0 ">  28: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:   localparam int AW = 7;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:   localparam int DW = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   localparam int DBW = DW/8;                    // Byte Width</pre>
<pre style="margin:0; padding:0 ">  32: </pre>
<pre style="margin:0; padding:0 ">  33:   // register signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   logic           reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:   logic           reg_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:   logic [AW-1:0]  reg_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   logic [DW-1:0]  reg_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:   logic [DBW-1:0] reg_be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   logic [DW-1:0]  reg_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:   logic           reg_error;</pre>
<pre style="margin:0; padding:0 ">  41: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:   logic          addrmiss, wr_err;</pre>
<pre style="margin:0; padding:0 ">  43: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:   logic [DW-1:0] reg_rdata_next;</pre>
<pre style="margin:0; padding:0 ">  45: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:   tlul_pkg::tl_h2d_t tl_reg_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   tlul_pkg::tl_d2h_t tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  48: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   tlul_pkg::tl_h2d_t tl_socket_h2d [3];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:   tlul_pkg::tl_d2h_t tl_socket_d2h [3];</pre>
<pre style="margin:0; padding:0 ">  51: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:   logic [1:0] reg_steer;</pre>
<pre style="margin:0; padding:0 ">  53: </pre>
<pre style="margin:0; padding:0 ">  54:   // socket_1n connection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:   assign tl_reg_h2d = tl_socket_h2d[2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:   assign tl_socket_d2h[2] = tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  57: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:   assign tl_win_o[0] = tl_socket_h2d[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:   assign tl_socket_d2h[0] = tl_win_i[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:   assign tl_win_o[1] = tl_socket_h2d[1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:   assign tl_socket_d2h[1] = tl_win_i[1];</pre>
<pre style="margin:0; padding:0 ">  62: </pre>
<pre style="margin:0; padding:0 ">  63:   // Create Socket_1n</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:   tlul_socket_1n #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:     .N          (3),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:     .HReqPass   (1'b1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:     .HRspPass   (1'b1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:     .DReqPass   ({3{1'b1}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:     .DRspPass   ({3{1'b1}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:     .HReqDepth  (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:     .HRspDepth  (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:     .DReqDepth  ({3{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:     .DRspDepth  ({3{4'h0}})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:   ) u_socket (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:     .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:     .tl_h_i (tl_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:     .tl_h_o (tl_o),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:     .tl_d_o (tl_socket_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:     .tl_d_i (tl_socket_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:     .dev_select (reg_steer)</pre>
<pre style="margin:0; padding:0 ">  82:   );</pre>
<pre style="margin:0; padding:0 ">  83: </pre>
<pre style="margin:0; padding:0 ">  84:   // Create steering logic</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:     reg_steer = 2;       // Default set to register</pre>
<pre style="margin:0; padding:0 ">  87: </pre>
<pre style="margin:0; padding:0 ">  88:     // TODO: Can below codes be unique case () inside ?</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:     if (tl_i.a_address[AW-1:0] >= 84 && tl_i.a_address[AW-1:0] < 88) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90:       reg_steer = 0;</pre>
<pre style="margin:0; padding:0 ">  91:     end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:     if (tl_i.a_address[AW-1:0] >= 88 && tl_i.a_address[AW-1:0] < 92) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:       reg_steer = 1;</pre>
<pre style="margin:0; padding:0 ">  94:     end</pre>
<pre style="margin:0; padding:0 ">  95:   end</pre>
<pre style="margin:0; padding:0 ">  96: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:   tlul_adapter_reg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:     .RegAw(AW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:     .RegDw(DW)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:   ) u_reg_if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:     .rst_ni,</pre>
<pre style="margin:0; padding:0 "> 103: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:     .tl_i (tl_reg_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:     .tl_o (tl_reg_d2h),</pre>
<pre style="margin:0; padding:0 "> 106: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:     .we_o    (reg_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:     .re_o    (reg_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:     .addr_o  (reg_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:     .wdata_o (reg_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:     .be_o    (reg_be),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:     .rdata_i (reg_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:     .error_i (reg_error)</pre>
<pre style="margin:0; padding:0 "> 114:   );</pre>
<pre style="margin:0; padding:0 "> 115: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:   assign reg_rdata = reg_rdata_next ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:   assign reg_error = (devmode_i & addrmiss) | wr_err ;</pre>
<pre style="margin:0; padding:0 "> 118: </pre>
<pre style="margin:0; padding:0 "> 119:   // Define SW related signals</pre>
<pre style="margin:0; padding:0 "> 120:   // Format: <reg>_<field>_{wd|we|qs}</pre>
<pre style="margin:0; padding:0 "> 121:   //        or <reg>_{wd|we|qs} if field == 1 or 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:   logic intr_state_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:   logic intr_state_prog_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:   logic intr_state_prog_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:   logic intr_state_prog_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:   logic intr_state_prog_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:   logic intr_state_prog_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:   logic intr_state_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:   logic intr_state_rd_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:   logic intr_state_rd_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:   logic intr_state_rd_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:   logic intr_state_rd_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:   logic intr_state_rd_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:   logic intr_state_op_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:   logic intr_state_op_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:   logic intr_state_op_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:   logic intr_state_op_error_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:   logic intr_state_op_error_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:   logic intr_state_op_error_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:   logic intr_enable_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:   logic intr_enable_prog_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:   logic intr_enable_prog_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:   logic intr_enable_prog_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:   logic intr_enable_prog_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:   logic intr_enable_prog_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:   logic intr_enable_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:   logic intr_enable_rd_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:   logic intr_enable_rd_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:   logic intr_enable_rd_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:   logic intr_enable_rd_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:   logic intr_enable_rd_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:   logic intr_enable_op_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:   logic intr_enable_op_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:   logic intr_enable_op_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:   logic intr_enable_op_error_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:   logic intr_enable_op_error_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:   logic intr_enable_op_error_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:   logic intr_test_prog_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:   logic intr_test_prog_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:   logic intr_test_prog_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:   logic intr_test_prog_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:   logic intr_test_rd_full_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:   logic intr_test_rd_full_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:   logic intr_test_rd_lvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:   logic intr_test_rd_lvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:   logic intr_test_op_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 167:   logic intr_test_op_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 168:   logic intr_test_op_error_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:   logic intr_test_op_error_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:   logic control_start_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:   logic control_start_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:   logic control_start_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:   logic [1:0] control_op_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:   logic [1:0] control_op_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 175:   logic control_op_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:   logic control_erase_sel_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 177:   logic control_erase_sel_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:   logic control_erase_sel_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 179:   logic control_fifo_rst_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 180:   logic control_fifo_rst_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:   logic control_fifo_rst_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 182:   logic [11:0] control_num_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 183:   logic [11:0] control_num_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 184:   logic control_num_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 185:   logic [31:0] addr_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 186:   logic [31:0] addr_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:   logic addr_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 188:   logic region_cfg_regwen_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:   logic region_cfg_regwen_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:   logic region_cfg_regwen_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:   logic mp_region_cfg0_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:   logic mp_region_cfg0_en0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:   logic mp_region_cfg0_en0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:   logic mp_region_cfg0_rd_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 195:   logic mp_region_cfg0_rd_en0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 196:   logic mp_region_cfg0_rd_en0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 197:   logic mp_region_cfg0_prog_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:   logic mp_region_cfg0_prog_en0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 199:   logic mp_region_cfg0_prog_en0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 200:   logic mp_region_cfg0_erase_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 201:   logic mp_region_cfg0_erase_en0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 202:   logic mp_region_cfg0_erase_en0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:   logic [8:0] mp_region_cfg0_base0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 204:   logic [8:0] mp_region_cfg0_base0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 205:   logic mp_region_cfg0_base0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 206:   logic [8:0] mp_region_cfg0_size0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 207:   logic [8:0] mp_region_cfg0_size0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 208:   logic mp_region_cfg0_size0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 209:   logic mp_region_cfg1_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 210:   logic mp_region_cfg1_en1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 211:   logic mp_region_cfg1_en1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 212:   logic mp_region_cfg1_rd_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 213:   logic mp_region_cfg1_rd_en1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 214:   logic mp_region_cfg1_rd_en1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 215:   logic mp_region_cfg1_prog_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 216:   logic mp_region_cfg1_prog_en1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 217:   logic mp_region_cfg1_prog_en1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 218:   logic mp_region_cfg1_erase_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 219:   logic mp_region_cfg1_erase_en1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 220:   logic mp_region_cfg1_erase_en1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 221:   logic [8:0] mp_region_cfg1_base1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 222:   logic [8:0] mp_region_cfg1_base1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 223:   logic mp_region_cfg1_base1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 224:   logic [8:0] mp_region_cfg1_size1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 225:   logic [8:0] mp_region_cfg1_size1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 226:   logic mp_region_cfg1_size1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 227:   logic mp_region_cfg2_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 228:   logic mp_region_cfg2_en2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 229:   logic mp_region_cfg2_en2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 230:   logic mp_region_cfg2_rd_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 231:   logic mp_region_cfg2_rd_en2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 232:   logic mp_region_cfg2_rd_en2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 233:   logic mp_region_cfg2_prog_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 234:   logic mp_region_cfg2_prog_en2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 235:   logic mp_region_cfg2_prog_en2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 236:   logic mp_region_cfg2_erase_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 237:   logic mp_region_cfg2_erase_en2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 238:   logic mp_region_cfg2_erase_en2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 239:   logic [8:0] mp_region_cfg2_base2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 240:   logic [8:0] mp_region_cfg2_base2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 241:   logic mp_region_cfg2_base2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 242:   logic [8:0] mp_region_cfg2_size2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 243:   logic [8:0] mp_region_cfg2_size2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 244:   logic mp_region_cfg2_size2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 245:   logic mp_region_cfg3_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 246:   logic mp_region_cfg3_en3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 247:   logic mp_region_cfg3_en3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 248:   logic mp_region_cfg3_rd_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 249:   logic mp_region_cfg3_rd_en3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 250:   logic mp_region_cfg3_rd_en3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 251:   logic mp_region_cfg3_prog_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 252:   logic mp_region_cfg3_prog_en3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 253:   logic mp_region_cfg3_prog_en3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 254:   logic mp_region_cfg3_erase_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 255:   logic mp_region_cfg3_erase_en3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 256:   logic mp_region_cfg3_erase_en3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 257:   logic [8:0] mp_region_cfg3_base3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 258:   logic [8:0] mp_region_cfg3_base3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 259:   logic mp_region_cfg3_base3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 260:   logic [8:0] mp_region_cfg3_size3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 261:   logic [8:0] mp_region_cfg3_size3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 262:   logic mp_region_cfg3_size3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 263:   logic mp_region_cfg4_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 264:   logic mp_region_cfg4_en4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 265:   logic mp_region_cfg4_en4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 266:   logic mp_region_cfg4_rd_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 267:   logic mp_region_cfg4_rd_en4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 268:   logic mp_region_cfg4_rd_en4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 269:   logic mp_region_cfg4_prog_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 270:   logic mp_region_cfg4_prog_en4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 271:   logic mp_region_cfg4_prog_en4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 272:   logic mp_region_cfg4_erase_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 273:   logic mp_region_cfg4_erase_en4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 274:   logic mp_region_cfg4_erase_en4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 275:   logic [8:0] mp_region_cfg4_base4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 276:   logic [8:0] mp_region_cfg4_base4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 277:   logic mp_region_cfg4_base4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 278:   logic [8:0] mp_region_cfg4_size4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 279:   logic [8:0] mp_region_cfg4_size4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 280:   logic mp_region_cfg4_size4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 281:   logic mp_region_cfg5_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 282:   logic mp_region_cfg5_en5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 283:   logic mp_region_cfg5_en5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 284:   logic mp_region_cfg5_rd_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 285:   logic mp_region_cfg5_rd_en5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 286:   logic mp_region_cfg5_rd_en5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 287:   logic mp_region_cfg5_prog_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 288:   logic mp_region_cfg5_prog_en5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 289:   logic mp_region_cfg5_prog_en5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 290:   logic mp_region_cfg5_erase_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 291:   logic mp_region_cfg5_erase_en5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 292:   logic mp_region_cfg5_erase_en5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 293:   logic [8:0] mp_region_cfg5_base5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 294:   logic [8:0] mp_region_cfg5_base5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 295:   logic mp_region_cfg5_base5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 296:   logic [8:0] mp_region_cfg5_size5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 297:   logic [8:0] mp_region_cfg5_size5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 298:   logic mp_region_cfg5_size5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 299:   logic mp_region_cfg6_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 300:   logic mp_region_cfg6_en6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 301:   logic mp_region_cfg6_en6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 302:   logic mp_region_cfg6_rd_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 303:   logic mp_region_cfg6_rd_en6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 304:   logic mp_region_cfg6_rd_en6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 305:   logic mp_region_cfg6_prog_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 306:   logic mp_region_cfg6_prog_en6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 307:   logic mp_region_cfg6_prog_en6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 308:   logic mp_region_cfg6_erase_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 309:   logic mp_region_cfg6_erase_en6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 310:   logic mp_region_cfg6_erase_en6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 311:   logic [8:0] mp_region_cfg6_base6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 312:   logic [8:0] mp_region_cfg6_base6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 313:   logic mp_region_cfg6_base6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 314:   logic [8:0] mp_region_cfg6_size6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 315:   logic [8:0] mp_region_cfg6_size6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 316:   logic mp_region_cfg6_size6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 317:   logic mp_region_cfg7_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 318:   logic mp_region_cfg7_en7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 319:   logic mp_region_cfg7_en7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 320:   logic mp_region_cfg7_rd_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 321:   logic mp_region_cfg7_rd_en7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 322:   logic mp_region_cfg7_rd_en7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 323:   logic mp_region_cfg7_prog_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 324:   logic mp_region_cfg7_prog_en7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 325:   logic mp_region_cfg7_prog_en7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 326:   logic mp_region_cfg7_erase_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 327:   logic mp_region_cfg7_erase_en7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 328:   logic mp_region_cfg7_erase_en7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 329:   logic [8:0] mp_region_cfg7_base7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 330:   logic [8:0] mp_region_cfg7_base7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 331:   logic mp_region_cfg7_base7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 332:   logic [8:0] mp_region_cfg7_size7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 333:   logic [8:0] mp_region_cfg7_size7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 334:   logic mp_region_cfg7_size7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 335:   logic default_region_rd_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 336:   logic default_region_rd_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 337:   logic default_region_rd_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 338:   logic default_region_prog_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 339:   logic default_region_prog_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 340:   logic default_region_prog_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 341:   logic default_region_erase_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 342:   logic default_region_erase_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 343:   logic default_region_erase_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 344:   logic bank_cfg_regwen_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 345:   logic bank_cfg_regwen_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 346:   logic bank_cfg_regwen_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 347:   logic mp_bank_cfg_erase_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 348:   logic mp_bank_cfg_erase_en0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 349:   logic mp_bank_cfg_erase_en0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 350:   logic mp_bank_cfg_erase_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 351:   logic mp_bank_cfg_erase_en1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 352:   logic mp_bank_cfg_erase_en1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 353:   logic op_status_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 354:   logic op_status_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 355:   logic op_status_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 356:   logic op_status_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 357:   logic op_status_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 358:   logic op_status_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 359:   logic status_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 360:   logic status_rd_full_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 361:   logic status_rd_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 362:   logic status_rd_empty_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 363:   logic status_prog_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 364:   logic status_prog_full_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 365:   logic status_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 366:   logic status_prog_empty_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 367:   logic status_init_wip_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 368:   logic status_init_wip_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 369:   logic [8:0] status_error_page_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 370:   logic status_error_page_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 371:   logic status_error_bank_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 372:   logic status_error_bank_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 373:   logic [31:0] scratch_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 374:   logic [31:0] scratch_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 375:   logic scratch_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 376:   logic [4:0] fifo_lvl_prog_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 377:   logic [4:0] fifo_lvl_prog_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 378:   logic fifo_lvl_prog_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 379:   logic [4:0] fifo_lvl_rd_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 380:   logic [4:0] fifo_lvl_rd_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 381:   logic fifo_lvl_rd_we;</pre>
<pre style="margin:0; padding:0 "> 382: </pre>
<pre style="margin:0; padding:0 "> 383:   // Register instances</pre>
<pre style="margin:0; padding:0 "> 384:   // R[intr_state]: V(False)</pre>
<pre style="margin:0; padding:0 "> 385: </pre>
<pre style="margin:0; padding:0 "> 386:   //   F[prog_empty]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 387:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 388:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 389:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 390:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 391:   ) u_intr_state_prog_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 392:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 393:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 394: </pre>
<pre style="margin:0; padding:0 "> 395:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 396:     .we     (intr_state_prog_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 397:     .wd     (intr_state_prog_empty_wd),</pre>
<pre style="margin:0; padding:0 "> 398: </pre>
<pre style="margin:0; padding:0 "> 399:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 400:     .de     (hw2reg.intr_state.prog_empty.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 401:     .d      (hw2reg.intr_state.prog_empty.d ),</pre>
<pre style="margin:0; padding:0 "> 402: </pre>
<pre style="margin:0; padding:0 "> 403:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 404:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 405:     .q      (reg2hw.intr_state.prog_empty.q ),</pre>
<pre style="margin:0; padding:0 "> 406: </pre>
<pre style="margin:0; padding:0 "> 407:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 408:     .qs     (intr_state_prog_empty_qs)</pre>
<pre style="margin:0; padding:0 "> 409:   );</pre>
<pre style="margin:0; padding:0 "> 410: </pre>
<pre style="margin:0; padding:0 "> 411: </pre>
<pre style="margin:0; padding:0 "> 412:   //   F[prog_lvl]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 413:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 414:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 415:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 416:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 417:   ) u_intr_state_prog_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 418:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 419:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 420: </pre>
<pre style="margin:0; padding:0 "> 421:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 422:     .we     (intr_state_prog_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 423:     .wd     (intr_state_prog_lvl_wd),</pre>
<pre style="margin:0; padding:0 "> 424: </pre>
<pre style="margin:0; padding:0 "> 425:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 426:     .de     (hw2reg.intr_state.prog_lvl.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 427:     .d      (hw2reg.intr_state.prog_lvl.d ),</pre>
<pre style="margin:0; padding:0 "> 428: </pre>
<pre style="margin:0; padding:0 "> 429:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 430:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 431:     .q      (reg2hw.intr_state.prog_lvl.q ),</pre>
<pre style="margin:0; padding:0 "> 432: </pre>
<pre style="margin:0; padding:0 "> 433:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 434:     .qs     (intr_state_prog_lvl_qs)</pre>
<pre style="margin:0; padding:0 "> 435:   );</pre>
<pre style="margin:0; padding:0 "> 436: </pre>
<pre style="margin:0; padding:0 "> 437: </pre>
<pre style="margin:0; padding:0 "> 438:   //   F[rd_full]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 439:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 440:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 441:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 442:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 443:   ) u_intr_state_rd_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 444:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 445:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 446: </pre>
<pre style="margin:0; padding:0 "> 447:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 448:     .we     (intr_state_rd_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 449:     .wd     (intr_state_rd_full_wd),</pre>
<pre style="margin:0; padding:0 "> 450: </pre>
<pre style="margin:0; padding:0 "> 451:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 452:     .de     (hw2reg.intr_state.rd_full.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 453:     .d      (hw2reg.intr_state.rd_full.d ),</pre>
<pre style="margin:0; padding:0 "> 454: </pre>
<pre style="margin:0; padding:0 "> 455:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 456:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 457:     .q      (reg2hw.intr_state.rd_full.q ),</pre>
<pre style="margin:0; padding:0 "> 458: </pre>
<pre style="margin:0; padding:0 "> 459:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 460:     .qs     (intr_state_rd_full_qs)</pre>
<pre style="margin:0; padding:0 "> 461:   );</pre>
<pre style="margin:0; padding:0 "> 462: </pre>
<pre style="margin:0; padding:0 "> 463: </pre>
<pre style="margin:0; padding:0 "> 464:   //   F[rd_lvl]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 465:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 466:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 467:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 468:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 469:   ) u_intr_state_rd_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 470:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 471:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 472: </pre>
<pre style="margin:0; padding:0 "> 473:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 474:     .we     (intr_state_rd_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 475:     .wd     (intr_state_rd_lvl_wd),</pre>
<pre style="margin:0; padding:0 "> 476: </pre>
<pre style="margin:0; padding:0 "> 477:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 478:     .de     (hw2reg.intr_state.rd_lvl.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 479:     .d      (hw2reg.intr_state.rd_lvl.d ),</pre>
<pre style="margin:0; padding:0 "> 480: </pre>
<pre style="margin:0; padding:0 "> 481:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 482:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 483:     .q      (reg2hw.intr_state.rd_lvl.q ),</pre>
<pre style="margin:0; padding:0 "> 484: </pre>
<pre style="margin:0; padding:0 "> 485:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 486:     .qs     (intr_state_rd_lvl_qs)</pre>
<pre style="margin:0; padding:0 "> 487:   );</pre>
<pre style="margin:0; padding:0 "> 488: </pre>
<pre style="margin:0; padding:0 "> 489: </pre>
<pre style="margin:0; padding:0 "> 490:   //   F[op_done]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 491:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 492:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 493:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 494:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 495:   ) u_intr_state_op_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 496:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 497:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 498: </pre>
<pre style="margin:0; padding:0 "> 499:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 500:     .we     (intr_state_op_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 501:     .wd     (intr_state_op_done_wd),</pre>
<pre style="margin:0; padding:0 "> 502: </pre>
<pre style="margin:0; padding:0 "> 503:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 504:     .de     (hw2reg.intr_state.op_done.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 505:     .d      (hw2reg.intr_state.op_done.d ),</pre>
<pre style="margin:0; padding:0 "> 506: </pre>
<pre style="margin:0; padding:0 "> 507:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 508:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 509:     .q      (reg2hw.intr_state.op_done.q ),</pre>
<pre style="margin:0; padding:0 "> 510: </pre>
<pre style="margin:0; padding:0 "> 511:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 512:     .qs     (intr_state_op_done_qs)</pre>
<pre style="margin:0; padding:0 "> 513:   );</pre>
<pre style="margin:0; padding:0 "> 514: </pre>
<pre style="margin:0; padding:0 "> 515: </pre>
<pre style="margin:0; padding:0 "> 516:   //   F[op_error]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 517:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 518:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 519:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 520:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 521:   ) u_intr_state_op_error (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 522:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 523:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 524: </pre>
<pre style="margin:0; padding:0 "> 525:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 526:     .we     (intr_state_op_error_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 527:     .wd     (intr_state_op_error_wd),</pre>
<pre style="margin:0; padding:0 "> 528: </pre>
<pre style="margin:0; padding:0 "> 529:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 530:     .de     (hw2reg.intr_state.op_error.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 531:     .d      (hw2reg.intr_state.op_error.d ),</pre>
<pre style="margin:0; padding:0 "> 532: </pre>
<pre style="margin:0; padding:0 "> 533:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 534:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 535:     .q      (reg2hw.intr_state.op_error.q ),</pre>
<pre style="margin:0; padding:0 "> 536: </pre>
<pre style="margin:0; padding:0 "> 537:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 538:     .qs     (intr_state_op_error_qs)</pre>
<pre style="margin:0; padding:0 "> 539:   );</pre>
<pre style="margin:0; padding:0 "> 540: </pre>
<pre style="margin:0; padding:0 "> 541: </pre>
<pre style="margin:0; padding:0 "> 542:   // R[intr_enable]: V(False)</pre>
<pre style="margin:0; padding:0 "> 543: </pre>
<pre style="margin:0; padding:0 "> 544:   //   F[prog_empty]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 545:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 546:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 547:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 548:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 549:   ) u_intr_enable_prog_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 550:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 551:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 552: </pre>
<pre style="margin:0; padding:0 "> 553:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 554:     .we     (intr_enable_prog_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 555:     .wd     (intr_enable_prog_empty_wd),</pre>
<pre style="margin:0; padding:0 "> 556: </pre>
<pre style="margin:0; padding:0 "> 557:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 558:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 559:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 560: </pre>
<pre style="margin:0; padding:0 "> 561:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 562:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 563:     .q      (reg2hw.intr_enable.prog_empty.q ),</pre>
<pre style="margin:0; padding:0 "> 564: </pre>
<pre style="margin:0; padding:0 "> 565:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 566:     .qs     (intr_enable_prog_empty_qs)</pre>
<pre style="margin:0; padding:0 "> 567:   );</pre>
<pre style="margin:0; padding:0 "> 568: </pre>
<pre style="margin:0; padding:0 "> 569: </pre>
<pre style="margin:0; padding:0 "> 570:   //   F[prog_lvl]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 571:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 572:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 573:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 574:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 575:   ) u_intr_enable_prog_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 576:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 577:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 578: </pre>
<pre style="margin:0; padding:0 "> 579:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 580:     .we     (intr_enable_prog_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 581:     .wd     (intr_enable_prog_lvl_wd),</pre>
<pre style="margin:0; padding:0 "> 582: </pre>
<pre style="margin:0; padding:0 "> 583:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 584:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 585:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 586: </pre>
<pre style="margin:0; padding:0 "> 587:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 588:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 589:     .q      (reg2hw.intr_enable.prog_lvl.q ),</pre>
<pre style="margin:0; padding:0 "> 590: </pre>
<pre style="margin:0; padding:0 "> 591:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 592:     .qs     (intr_enable_prog_lvl_qs)</pre>
<pre style="margin:0; padding:0 "> 593:   );</pre>
<pre style="margin:0; padding:0 "> 594: </pre>
<pre style="margin:0; padding:0 "> 595: </pre>
<pre style="margin:0; padding:0 "> 596:   //   F[rd_full]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 597:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 598:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 599:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 600:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 601:   ) u_intr_enable_rd_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 602:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 603:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 604: </pre>
<pre style="margin:0; padding:0 "> 605:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 606:     .we     (intr_enable_rd_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 607:     .wd     (intr_enable_rd_full_wd),</pre>
<pre style="margin:0; padding:0 "> 608: </pre>
<pre style="margin:0; padding:0 "> 609:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 610:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 611:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 612: </pre>
<pre style="margin:0; padding:0 "> 613:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 614:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 615:     .q      (reg2hw.intr_enable.rd_full.q ),</pre>
<pre style="margin:0; padding:0 "> 616: </pre>
<pre style="margin:0; padding:0 "> 617:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 618:     .qs     (intr_enable_rd_full_qs)</pre>
<pre style="margin:0; padding:0 "> 619:   );</pre>
<pre style="margin:0; padding:0 "> 620: </pre>
<pre style="margin:0; padding:0 "> 621: </pre>
<pre style="margin:0; padding:0 "> 622:   //   F[rd_lvl]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 623:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 624:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 625:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 626:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 627:   ) u_intr_enable_rd_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 628:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 629:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 630: </pre>
<pre style="margin:0; padding:0 "> 631:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 632:     .we     (intr_enable_rd_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 633:     .wd     (intr_enable_rd_lvl_wd),</pre>
<pre style="margin:0; padding:0 "> 634: </pre>
<pre style="margin:0; padding:0 "> 635:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 636:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 637:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 638: </pre>
<pre style="margin:0; padding:0 "> 639:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 640:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 641:     .q      (reg2hw.intr_enable.rd_lvl.q ),</pre>
<pre style="margin:0; padding:0 "> 642: </pre>
<pre style="margin:0; padding:0 "> 643:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 644:     .qs     (intr_enable_rd_lvl_qs)</pre>
<pre style="margin:0; padding:0 "> 645:   );</pre>
<pre style="margin:0; padding:0 "> 646: </pre>
<pre style="margin:0; padding:0 "> 647: </pre>
<pre style="margin:0; padding:0 "> 648:   //   F[op_done]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 649:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 650:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 651:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 652:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 653:   ) u_intr_enable_op_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 654:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 655:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 656: </pre>
<pre style="margin:0; padding:0 "> 657:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 658:     .we     (intr_enable_op_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 659:     .wd     (intr_enable_op_done_wd),</pre>
<pre style="margin:0; padding:0 "> 660: </pre>
<pre style="margin:0; padding:0 "> 661:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 662:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 663:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 664: </pre>
<pre style="margin:0; padding:0 "> 665:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 666:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 667:     .q      (reg2hw.intr_enable.op_done.q ),</pre>
<pre style="margin:0; padding:0 "> 668: </pre>
<pre style="margin:0; padding:0 "> 669:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 670:     .qs     (intr_enable_op_done_qs)</pre>
<pre style="margin:0; padding:0 "> 671:   );</pre>
<pre style="margin:0; padding:0 "> 672: </pre>
<pre style="margin:0; padding:0 "> 673: </pre>
<pre style="margin:0; padding:0 "> 674:   //   F[op_error]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 675:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 676:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 677:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 678:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 679:   ) u_intr_enable_op_error (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 680:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 681:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 682: </pre>
<pre style="margin:0; padding:0 "> 683:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 684:     .we     (intr_enable_op_error_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 685:     .wd     (intr_enable_op_error_wd),</pre>
<pre style="margin:0; padding:0 "> 686: </pre>
<pre style="margin:0; padding:0 "> 687:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 688:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 689:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 690: </pre>
<pre style="margin:0; padding:0 "> 691:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 692:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 693:     .q      (reg2hw.intr_enable.op_error.q ),</pre>
<pre style="margin:0; padding:0 "> 694: </pre>
<pre style="margin:0; padding:0 "> 695:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 696:     .qs     (intr_enable_op_error_qs)</pre>
<pre style="margin:0; padding:0 "> 697:   );</pre>
<pre style="margin:0; padding:0 "> 698: </pre>
<pre style="margin:0; padding:0 "> 699: </pre>
<pre style="margin:0; padding:0 "> 700:   // R[intr_test]: V(True)</pre>
<pre style="margin:0; padding:0 "> 701: </pre>
<pre style="margin:0; padding:0 "> 702:   //   F[prog_empty]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 703:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 704:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 705:   ) u_intr_test_prog_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 706:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 707:     .we     (intr_test_prog_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 708:     .wd     (intr_test_prog_empty_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 709:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 710:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 711:     .qe     (reg2hw.intr_test.prog_empty.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 712:     .q      (reg2hw.intr_test.prog_empty.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 713:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 714:   );</pre>
<pre style="margin:0; padding:0 "> 715: </pre>
<pre style="margin:0; padding:0 "> 716: </pre>
<pre style="margin:0; padding:0 "> 717:   //   F[prog_lvl]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 718:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 719:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 720:   ) u_intr_test_prog_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 721:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 722:     .we     (intr_test_prog_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 723:     .wd     (intr_test_prog_lvl_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 724:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 725:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 726:     .qe     (reg2hw.intr_test.prog_lvl.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 727:     .q      (reg2hw.intr_test.prog_lvl.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 728:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 729:   );</pre>
<pre style="margin:0; padding:0 "> 730: </pre>
<pre style="margin:0; padding:0 "> 731: </pre>
<pre style="margin:0; padding:0 "> 732:   //   F[rd_full]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 733:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 734:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 735:   ) u_intr_test_rd_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 736:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 737:     .we     (intr_test_rd_full_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 738:     .wd     (intr_test_rd_full_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 739:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 740:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 741:     .qe     (reg2hw.intr_test.rd_full.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 742:     .q      (reg2hw.intr_test.rd_full.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 743:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 744:   );</pre>
<pre style="margin:0; padding:0 "> 745: </pre>
<pre style="margin:0; padding:0 "> 746: </pre>
<pre style="margin:0; padding:0 "> 747:   //   F[rd_lvl]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 748:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 749:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 750:   ) u_intr_test_rd_lvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 751:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 752:     .we     (intr_test_rd_lvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 753:     .wd     (intr_test_rd_lvl_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 754:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 755:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 756:     .qe     (reg2hw.intr_test.rd_lvl.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 757:     .q      (reg2hw.intr_test.rd_lvl.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 758:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 759:   );</pre>
<pre style="margin:0; padding:0 "> 760: </pre>
<pre style="margin:0; padding:0 "> 761: </pre>
<pre style="margin:0; padding:0 "> 762:   //   F[op_done]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 763:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 764:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 765:   ) u_intr_test_op_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 766:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 767:     .we     (intr_test_op_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 768:     .wd     (intr_test_op_done_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 769:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 770:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 771:     .qe     (reg2hw.intr_test.op_done.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 772:     .q      (reg2hw.intr_test.op_done.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 773:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 774:   );</pre>
<pre style="margin:0; padding:0 "> 775: </pre>
<pre style="margin:0; padding:0 "> 776: </pre>
<pre style="margin:0; padding:0 "> 777:   //   F[op_error]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 778:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 779:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 780:   ) u_intr_test_op_error (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 781:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 782:     .we     (intr_test_op_error_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 783:     .wd     (intr_test_op_error_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 784:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 785:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 786:     .qe     (reg2hw.intr_test.op_error.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 787:     .q      (reg2hw.intr_test.op_error.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 788:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 789:   );</pre>
<pre style="margin:0; padding:0 "> 790: </pre>
<pre style="margin:0; padding:0 "> 791: </pre>
<pre style="margin:0; padding:0 "> 792:   // R[control]: V(False)</pre>
<pre style="margin:0; padding:0 "> 793: </pre>
<pre style="margin:0; padding:0 "> 794:   //   F[start]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 795:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 796:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 797:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 798:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 799:   ) u_control_start (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 800:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 801:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 802: </pre>
<pre style="margin:0; padding:0 "> 803:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 804:     .we     (control_start_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 805:     .wd     (control_start_wd),</pre>
<pre style="margin:0; padding:0 "> 806: </pre>
<pre style="margin:0; padding:0 "> 807:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 808:     .de     (hw2reg.control.start.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 809:     .d      (hw2reg.control.start.d ),</pre>
<pre style="margin:0; padding:0 "> 810: </pre>
<pre style="margin:0; padding:0 "> 811:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 812:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 813:     .q      (reg2hw.control.start.q ),</pre>
<pre style="margin:0; padding:0 "> 814: </pre>
<pre style="margin:0; padding:0 "> 815:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 816:     .qs     (control_start_qs)</pre>
<pre style="margin:0; padding:0 "> 817:   );</pre>
<pre style="margin:0; padding:0 "> 818: </pre>
<pre style="margin:0; padding:0 "> 819: </pre>
<pre style="margin:0; padding:0 "> 820:   //   F[op]: 5:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 821:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 822:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 823:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 824:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 825:   ) u_control_op (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 826:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 827:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 828: </pre>
<pre style="margin:0; padding:0 "> 829:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 830:     .we     (control_op_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 831:     .wd     (control_op_wd),</pre>
<pre style="margin:0; padding:0 "> 832: </pre>
<pre style="margin:0; padding:0 "> 833:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 834:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 835:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 836: </pre>
<pre style="margin:0; padding:0 "> 837:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 838:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 839:     .q      (reg2hw.control.op.q ),</pre>
<pre style="margin:0; padding:0 "> 840: </pre>
<pre style="margin:0; padding:0 "> 841:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 842:     .qs     (control_op_qs)</pre>
<pre style="margin:0; padding:0 "> 843:   );</pre>
<pre style="margin:0; padding:0 "> 844: </pre>
<pre style="margin:0; padding:0 "> 845: </pre>
<pre style="margin:0; padding:0 "> 846:   //   F[erase_sel]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 847:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 848:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 849:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 850:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 851:   ) u_control_erase_sel (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 852:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 853:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 854: </pre>
<pre style="margin:0; padding:0 "> 855:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 856:     .we     (control_erase_sel_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 857:     .wd     (control_erase_sel_wd),</pre>
<pre style="margin:0; padding:0 "> 858: </pre>
<pre style="margin:0; padding:0 "> 859:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 860:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 861:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 862: </pre>
<pre style="margin:0; padding:0 "> 863:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 864:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 865:     .q      (reg2hw.control.erase_sel.q ),</pre>
<pre style="margin:0; padding:0 "> 866: </pre>
<pre style="margin:0; padding:0 "> 867:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 868:     .qs     (control_erase_sel_qs)</pre>
<pre style="margin:0; padding:0 "> 869:   );</pre>
<pre style="margin:0; padding:0 "> 870: </pre>
<pre style="margin:0; padding:0 "> 871: </pre>
<pre style="margin:0; padding:0 "> 872:   //   F[fifo_rst]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 873:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 874:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 875:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 876:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 877:   ) u_control_fifo_rst (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 878:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 879:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 880: </pre>
<pre style="margin:0; padding:0 "> 881:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 882:     .we     (control_fifo_rst_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 883:     .wd     (control_fifo_rst_wd),</pre>
<pre style="margin:0; padding:0 "> 884: </pre>
<pre style="margin:0; padding:0 "> 885:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 886:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 887:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 888: </pre>
<pre style="margin:0; padding:0 "> 889:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 890:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 891:     .q      (reg2hw.control.fifo_rst.q ),</pre>
<pre style="margin:0; padding:0 "> 892: </pre>
<pre style="margin:0; padding:0 "> 893:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 894:     .qs     (control_fifo_rst_qs)</pre>
<pre style="margin:0; padding:0 "> 895:   );</pre>
<pre style="margin:0; padding:0 "> 896: </pre>
<pre style="margin:0; padding:0 "> 897: </pre>
<pre style="margin:0; padding:0 "> 898:   //   F[num]: 27:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 899:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 900:     .DW      (12),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 901:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 902:     .RESVAL  (12'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 903:   ) u_control_num (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 904:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 905:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 906: </pre>
<pre style="margin:0; padding:0 "> 907:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 908:     .we     (control_num_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 909:     .wd     (control_num_wd),</pre>
<pre style="margin:0; padding:0 "> 910: </pre>
<pre style="margin:0; padding:0 "> 911:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 912:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 913:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 914: </pre>
<pre style="margin:0; padding:0 "> 915:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 916:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 917:     .q      (reg2hw.control.num.q ),</pre>
<pre style="margin:0; padding:0 "> 918: </pre>
<pre style="margin:0; padding:0 "> 919:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 920:     .qs     (control_num_qs)</pre>
<pre style="margin:0; padding:0 "> 921:   );</pre>
<pre style="margin:0; padding:0 "> 922: </pre>
<pre style="margin:0; padding:0 "> 923: </pre>
<pre style="margin:0; padding:0 "> 924:   // R[addr]: V(False)</pre>
<pre style="margin:0; padding:0 "> 925: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 926:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 927:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 928:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 929:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 930:   ) u_addr (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 931:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 932:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 933: </pre>
<pre style="margin:0; padding:0 "> 934:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 935:     .we     (addr_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 936:     .wd     (addr_wd),</pre>
<pre style="margin:0; padding:0 "> 937: </pre>
<pre style="margin:0; padding:0 "> 938:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 939:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 940:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 941: </pre>
<pre style="margin:0; padding:0 "> 942:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 943:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 944:     .q      (reg2hw.addr.q ),</pre>
<pre style="margin:0; padding:0 "> 945: </pre>
<pre style="margin:0; padding:0 "> 946:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 947:     .qs     (addr_qs)</pre>
<pre style="margin:0; padding:0 "> 948:   );</pre>
<pre style="margin:0; padding:0 "> 949: </pre>
<pre style="margin:0; padding:0 "> 950: </pre>
<pre style="margin:0; padding:0 "> 951:   // R[region_cfg_regwen]: V(False)</pre>
<pre style="margin:0; padding:0 "> 952: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 953:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 954:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 955:     .SWACCESS("W0C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 956:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 957:   ) u_region_cfg_regwen (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 958:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 959:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 960: </pre>
<pre style="margin:0; padding:0 "> 961:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 962:     .we     (region_cfg_regwen_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 963:     .wd     (region_cfg_regwen_wd),</pre>
<pre style="margin:0; padding:0 "> 964: </pre>
<pre style="margin:0; padding:0 "> 965:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 966:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 967:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 968: </pre>
<pre style="margin:0; padding:0 "> 969:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 970:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 971:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 972: </pre>
<pre style="margin:0; padding:0 "> 973:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 974:     .qs     (region_cfg_regwen_qs)</pre>
<pre style="margin:0; padding:0 "> 975:   );</pre>
<pre style="margin:0; padding:0 "> 976: </pre>
<pre style="margin:0; padding:0 "> 977: </pre>
<pre style="margin:0; padding:0 "> 978: </pre>
<pre style="margin:0; padding:0 "> 979:   // Subregister 0 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 "> 980:   // R[mp_region_cfg0]: V(False)</pre>
<pre style="margin:0; padding:0 "> 981: </pre>
<pre style="margin:0; padding:0 "> 982:   // F[en0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 983:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 984:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 985:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 986:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 987:   ) u_mp_region_cfg0_en0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 988:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 989:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 990: </pre>
<pre style="margin:0; padding:0 "> 991:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 992:     .we     (mp_region_cfg0_en0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 993:     .wd     (mp_region_cfg0_en0_wd),</pre>
<pre style="margin:0; padding:0 "> 994: </pre>
<pre style="margin:0; padding:0 "> 995:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 996:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 997:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 998: </pre>
<pre style="margin:0; padding:0 "> 999:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1000:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1001:     .q      (reg2hw.mp_region_cfg[0].en.q ),</pre>
<pre style="margin:0; padding:0 ">1002: </pre>
<pre style="margin:0; padding:0 ">1003:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1004:     .qs     (mp_region_cfg0_en0_qs)</pre>
<pre style="margin:0; padding:0 ">1005:   );</pre>
<pre style="margin:0; padding:0 ">1006: </pre>
<pre style="margin:0; padding:0 ">1007: </pre>
<pre style="margin:0; padding:0 ">1008:   // F[rd_en0]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1009:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1010:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1011:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1012:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1013:   ) u_mp_region_cfg0_rd_en0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1014:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1015:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1016: </pre>
<pre style="margin:0; padding:0 ">1017:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1018:     .we     (mp_region_cfg0_rd_en0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1019:     .wd     (mp_region_cfg0_rd_en0_wd),</pre>
<pre style="margin:0; padding:0 ">1020: </pre>
<pre style="margin:0; padding:0 ">1021:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1022:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1023:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1024: </pre>
<pre style="margin:0; padding:0 ">1025:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1026:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1027:     .q      (reg2hw.mp_region_cfg[0].rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">1028: </pre>
<pre style="margin:0; padding:0 ">1029:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1030:     .qs     (mp_region_cfg0_rd_en0_qs)</pre>
<pre style="margin:0; padding:0 ">1031:   );</pre>
<pre style="margin:0; padding:0 ">1032: </pre>
<pre style="margin:0; padding:0 ">1033: </pre>
<pre style="margin:0; padding:0 ">1034:   // F[prog_en0]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1035:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1036:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1037:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1038:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1039:   ) u_mp_region_cfg0_prog_en0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1040:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1041:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1042: </pre>
<pre style="margin:0; padding:0 ">1043:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1044:     .we     (mp_region_cfg0_prog_en0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1045:     .wd     (mp_region_cfg0_prog_en0_wd),</pre>
<pre style="margin:0; padding:0 ">1046: </pre>
<pre style="margin:0; padding:0 ">1047:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1048:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1049:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1050: </pre>
<pre style="margin:0; padding:0 ">1051:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1052:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1053:     .q      (reg2hw.mp_region_cfg[0].prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">1054: </pre>
<pre style="margin:0; padding:0 ">1055:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1056:     .qs     (mp_region_cfg0_prog_en0_qs)</pre>
<pre style="margin:0; padding:0 ">1057:   );</pre>
<pre style="margin:0; padding:0 ">1058: </pre>
<pre style="margin:0; padding:0 ">1059: </pre>
<pre style="margin:0; padding:0 ">1060:   // F[erase_en0]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1061:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1062:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1063:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1064:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1065:   ) u_mp_region_cfg0_erase_en0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1066:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1067:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1068: </pre>
<pre style="margin:0; padding:0 ">1069:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1070:     .we     (mp_region_cfg0_erase_en0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1071:     .wd     (mp_region_cfg0_erase_en0_wd),</pre>
<pre style="margin:0; padding:0 ">1072: </pre>
<pre style="margin:0; padding:0 ">1073:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1074:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1075:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1076: </pre>
<pre style="margin:0; padding:0 ">1077:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1078:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1079:     .q      (reg2hw.mp_region_cfg[0].erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">1080: </pre>
<pre style="margin:0; padding:0 ">1081:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1082:     .qs     (mp_region_cfg0_erase_en0_qs)</pre>
<pre style="margin:0; padding:0 ">1083:   );</pre>
<pre style="margin:0; padding:0 ">1084: </pre>
<pre style="margin:0; padding:0 ">1085: </pre>
<pre style="margin:0; padding:0 ">1086:   // F[base0]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1087:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1088:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1089:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1090:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1091:   ) u_mp_region_cfg0_base0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1092:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1093:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1094: </pre>
<pre style="margin:0; padding:0 ">1095:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1096:     .we     (mp_region_cfg0_base0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1097:     .wd     (mp_region_cfg0_base0_wd),</pre>
<pre style="margin:0; padding:0 ">1098: </pre>
<pre style="margin:0; padding:0 ">1099:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1100:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1101:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1102: </pre>
<pre style="margin:0; padding:0 ">1103:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1104:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1105:     .q      (reg2hw.mp_region_cfg[0].base.q ),</pre>
<pre style="margin:0; padding:0 ">1106: </pre>
<pre style="margin:0; padding:0 ">1107:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1108:     .qs     (mp_region_cfg0_base0_qs)</pre>
<pre style="margin:0; padding:0 ">1109:   );</pre>
<pre style="margin:0; padding:0 ">1110: </pre>
<pre style="margin:0; padding:0 ">1111: </pre>
<pre style="margin:0; padding:0 ">1112:   // F[size0]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1113:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1114:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1115:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1116:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1117:   ) u_mp_region_cfg0_size0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1118:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1119:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1120: </pre>
<pre style="margin:0; padding:0 ">1121:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1122:     .we     (mp_region_cfg0_size0_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1123:     .wd     (mp_region_cfg0_size0_wd),</pre>
<pre style="margin:0; padding:0 ">1124: </pre>
<pre style="margin:0; padding:0 ">1125:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1126:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1127:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1128: </pre>
<pre style="margin:0; padding:0 ">1129:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1130:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1131:     .q      (reg2hw.mp_region_cfg[0].size.q ),</pre>
<pre style="margin:0; padding:0 ">1132: </pre>
<pre style="margin:0; padding:0 ">1133:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1134:     .qs     (mp_region_cfg0_size0_qs)</pre>
<pre style="margin:0; padding:0 ">1135:   );</pre>
<pre style="margin:0; padding:0 ">1136: </pre>
<pre style="margin:0; padding:0 ">1137: </pre>
<pre style="margin:0; padding:0 ">1138:   // Subregister 1 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">1139:   // R[mp_region_cfg1]: V(False)</pre>
<pre style="margin:0; padding:0 ">1140: </pre>
<pre style="margin:0; padding:0 ">1141:   // F[en1]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1142:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1143:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1144:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1145:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1146:   ) u_mp_region_cfg1_en1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1147:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1148:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1149: </pre>
<pre style="margin:0; padding:0 ">1150:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1151:     .we     (mp_region_cfg1_en1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1152:     .wd     (mp_region_cfg1_en1_wd),</pre>
<pre style="margin:0; padding:0 ">1153: </pre>
<pre style="margin:0; padding:0 ">1154:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1155:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1156:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1157: </pre>
<pre style="margin:0; padding:0 ">1158:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1159:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1160:     .q      (reg2hw.mp_region_cfg[1].en.q ),</pre>
<pre style="margin:0; padding:0 ">1161: </pre>
<pre style="margin:0; padding:0 ">1162:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1163:     .qs     (mp_region_cfg1_en1_qs)</pre>
<pre style="margin:0; padding:0 ">1164:   );</pre>
<pre style="margin:0; padding:0 ">1165: </pre>
<pre style="margin:0; padding:0 ">1166: </pre>
<pre style="margin:0; padding:0 ">1167:   // F[rd_en1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1168:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1169:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1170:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1171:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1172:   ) u_mp_region_cfg1_rd_en1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1173:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1174:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1175: </pre>
<pre style="margin:0; padding:0 ">1176:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1177:     .we     (mp_region_cfg1_rd_en1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1178:     .wd     (mp_region_cfg1_rd_en1_wd),</pre>
<pre style="margin:0; padding:0 ">1179: </pre>
<pre style="margin:0; padding:0 ">1180:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1181:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1182:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1183: </pre>
<pre style="margin:0; padding:0 ">1184:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1185:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1186:     .q      (reg2hw.mp_region_cfg[1].rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">1187: </pre>
<pre style="margin:0; padding:0 ">1188:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1189:     .qs     (mp_region_cfg1_rd_en1_qs)</pre>
<pre style="margin:0; padding:0 ">1190:   );</pre>
<pre style="margin:0; padding:0 ">1191: </pre>
<pre style="margin:0; padding:0 ">1192: </pre>
<pre style="margin:0; padding:0 ">1193:   // F[prog_en1]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1194:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1195:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1196:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1197:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1198:   ) u_mp_region_cfg1_prog_en1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1199:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1200:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1201: </pre>
<pre style="margin:0; padding:0 ">1202:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1203:     .we     (mp_region_cfg1_prog_en1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1204:     .wd     (mp_region_cfg1_prog_en1_wd),</pre>
<pre style="margin:0; padding:0 ">1205: </pre>
<pre style="margin:0; padding:0 ">1206:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1207:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1208:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1209: </pre>
<pre style="margin:0; padding:0 ">1210:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1211:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1212:     .q      (reg2hw.mp_region_cfg[1].prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">1213: </pre>
<pre style="margin:0; padding:0 ">1214:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1215:     .qs     (mp_region_cfg1_prog_en1_qs)</pre>
<pre style="margin:0; padding:0 ">1216:   );</pre>
<pre style="margin:0; padding:0 ">1217: </pre>
<pre style="margin:0; padding:0 ">1218: </pre>
<pre style="margin:0; padding:0 ">1219:   // F[erase_en1]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1220:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1221:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1222:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1223:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1224:   ) u_mp_region_cfg1_erase_en1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1225:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1226:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1227: </pre>
<pre style="margin:0; padding:0 ">1228:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1229:     .we     (mp_region_cfg1_erase_en1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1230:     .wd     (mp_region_cfg1_erase_en1_wd),</pre>
<pre style="margin:0; padding:0 ">1231: </pre>
<pre style="margin:0; padding:0 ">1232:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1233:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1234:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1235: </pre>
<pre style="margin:0; padding:0 ">1236:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1237:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1238:     .q      (reg2hw.mp_region_cfg[1].erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">1239: </pre>
<pre style="margin:0; padding:0 ">1240:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1241:     .qs     (mp_region_cfg1_erase_en1_qs)</pre>
<pre style="margin:0; padding:0 ">1242:   );</pre>
<pre style="margin:0; padding:0 ">1243: </pre>
<pre style="margin:0; padding:0 ">1244: </pre>
<pre style="margin:0; padding:0 ">1245:   // F[base1]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1246:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1247:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1248:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1249:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1250:   ) u_mp_region_cfg1_base1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1251:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1252:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1253: </pre>
<pre style="margin:0; padding:0 ">1254:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1255:     .we     (mp_region_cfg1_base1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1256:     .wd     (mp_region_cfg1_base1_wd),</pre>
<pre style="margin:0; padding:0 ">1257: </pre>
<pre style="margin:0; padding:0 ">1258:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1259:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1260:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1261: </pre>
<pre style="margin:0; padding:0 ">1262:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1263:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1264:     .q      (reg2hw.mp_region_cfg[1].base.q ),</pre>
<pre style="margin:0; padding:0 ">1265: </pre>
<pre style="margin:0; padding:0 ">1266:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1267:     .qs     (mp_region_cfg1_base1_qs)</pre>
<pre style="margin:0; padding:0 ">1268:   );</pre>
<pre style="margin:0; padding:0 ">1269: </pre>
<pre style="margin:0; padding:0 ">1270: </pre>
<pre style="margin:0; padding:0 ">1271:   // F[size1]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1272:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1273:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1274:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1275:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1276:   ) u_mp_region_cfg1_size1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1277:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1278:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1279: </pre>
<pre style="margin:0; padding:0 ">1280:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1281:     .we     (mp_region_cfg1_size1_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1282:     .wd     (mp_region_cfg1_size1_wd),</pre>
<pre style="margin:0; padding:0 ">1283: </pre>
<pre style="margin:0; padding:0 ">1284:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1285:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1286:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1287: </pre>
<pre style="margin:0; padding:0 ">1288:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1289:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1290:     .q      (reg2hw.mp_region_cfg[1].size.q ),</pre>
<pre style="margin:0; padding:0 ">1291: </pre>
<pre style="margin:0; padding:0 ">1292:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1293:     .qs     (mp_region_cfg1_size1_qs)</pre>
<pre style="margin:0; padding:0 ">1294:   );</pre>
<pre style="margin:0; padding:0 ">1295: </pre>
<pre style="margin:0; padding:0 ">1296: </pre>
<pre style="margin:0; padding:0 ">1297:   // Subregister 2 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">1298:   // R[mp_region_cfg2]: V(False)</pre>
<pre style="margin:0; padding:0 ">1299: </pre>
<pre style="margin:0; padding:0 ">1300:   // F[en2]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1301:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1302:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1303:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1304:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1305:   ) u_mp_region_cfg2_en2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1306:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1307:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1308: </pre>
<pre style="margin:0; padding:0 ">1309:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1310:     .we     (mp_region_cfg2_en2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1311:     .wd     (mp_region_cfg2_en2_wd),</pre>
<pre style="margin:0; padding:0 ">1312: </pre>
<pre style="margin:0; padding:0 ">1313:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1314:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1315:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1316: </pre>
<pre style="margin:0; padding:0 ">1317:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1318:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1319:     .q      (reg2hw.mp_region_cfg[2].en.q ),</pre>
<pre style="margin:0; padding:0 ">1320: </pre>
<pre style="margin:0; padding:0 ">1321:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1322:     .qs     (mp_region_cfg2_en2_qs)</pre>
<pre style="margin:0; padding:0 ">1323:   );</pre>
<pre style="margin:0; padding:0 ">1324: </pre>
<pre style="margin:0; padding:0 ">1325: </pre>
<pre style="margin:0; padding:0 ">1326:   // F[rd_en2]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1327:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1328:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1329:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1330:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1331:   ) u_mp_region_cfg2_rd_en2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1332:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1333:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1334: </pre>
<pre style="margin:0; padding:0 ">1335:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1336:     .we     (mp_region_cfg2_rd_en2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1337:     .wd     (mp_region_cfg2_rd_en2_wd),</pre>
<pre style="margin:0; padding:0 ">1338: </pre>
<pre style="margin:0; padding:0 ">1339:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1340:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1341:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1342: </pre>
<pre style="margin:0; padding:0 ">1343:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1344:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1345:     .q      (reg2hw.mp_region_cfg[2].rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">1346: </pre>
<pre style="margin:0; padding:0 ">1347:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1348:     .qs     (mp_region_cfg2_rd_en2_qs)</pre>
<pre style="margin:0; padding:0 ">1349:   );</pre>
<pre style="margin:0; padding:0 ">1350: </pre>
<pre style="margin:0; padding:0 ">1351: </pre>
<pre style="margin:0; padding:0 ">1352:   // F[prog_en2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1353:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1354:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1355:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1356:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1357:   ) u_mp_region_cfg2_prog_en2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1358:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1359:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1360: </pre>
<pre style="margin:0; padding:0 ">1361:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1362:     .we     (mp_region_cfg2_prog_en2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1363:     .wd     (mp_region_cfg2_prog_en2_wd),</pre>
<pre style="margin:0; padding:0 ">1364: </pre>
<pre style="margin:0; padding:0 ">1365:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1366:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1367:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1368: </pre>
<pre style="margin:0; padding:0 ">1369:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1370:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1371:     .q      (reg2hw.mp_region_cfg[2].prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">1372: </pre>
<pre style="margin:0; padding:0 ">1373:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1374:     .qs     (mp_region_cfg2_prog_en2_qs)</pre>
<pre style="margin:0; padding:0 ">1375:   );</pre>
<pre style="margin:0; padding:0 ">1376: </pre>
<pre style="margin:0; padding:0 ">1377: </pre>
<pre style="margin:0; padding:0 ">1378:   // F[erase_en2]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1379:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1380:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1381:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1382:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1383:   ) u_mp_region_cfg2_erase_en2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1384:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1385:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1386: </pre>
<pre style="margin:0; padding:0 ">1387:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1388:     .we     (mp_region_cfg2_erase_en2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1389:     .wd     (mp_region_cfg2_erase_en2_wd),</pre>
<pre style="margin:0; padding:0 ">1390: </pre>
<pre style="margin:0; padding:0 ">1391:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1392:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1393:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1394: </pre>
<pre style="margin:0; padding:0 ">1395:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1396:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1397:     .q      (reg2hw.mp_region_cfg[2].erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">1398: </pre>
<pre style="margin:0; padding:0 ">1399:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1400:     .qs     (mp_region_cfg2_erase_en2_qs)</pre>
<pre style="margin:0; padding:0 ">1401:   );</pre>
<pre style="margin:0; padding:0 ">1402: </pre>
<pre style="margin:0; padding:0 ">1403: </pre>
<pre style="margin:0; padding:0 ">1404:   // F[base2]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1405:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1406:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1407:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1408:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1409:   ) u_mp_region_cfg2_base2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1410:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1411:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1412: </pre>
<pre style="margin:0; padding:0 ">1413:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1414:     .we     (mp_region_cfg2_base2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1415:     .wd     (mp_region_cfg2_base2_wd),</pre>
<pre style="margin:0; padding:0 ">1416: </pre>
<pre style="margin:0; padding:0 ">1417:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1418:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1419:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1420: </pre>
<pre style="margin:0; padding:0 ">1421:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1422:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1423:     .q      (reg2hw.mp_region_cfg[2].base.q ),</pre>
<pre style="margin:0; padding:0 ">1424: </pre>
<pre style="margin:0; padding:0 ">1425:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1426:     .qs     (mp_region_cfg2_base2_qs)</pre>
<pre style="margin:0; padding:0 ">1427:   );</pre>
<pre style="margin:0; padding:0 ">1428: </pre>
<pre style="margin:0; padding:0 ">1429: </pre>
<pre style="margin:0; padding:0 ">1430:   // F[size2]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1431:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1432:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1433:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1434:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1435:   ) u_mp_region_cfg2_size2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1436:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1437:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1438: </pre>
<pre style="margin:0; padding:0 ">1439:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1440:     .we     (mp_region_cfg2_size2_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1441:     .wd     (mp_region_cfg2_size2_wd),</pre>
<pre style="margin:0; padding:0 ">1442: </pre>
<pre style="margin:0; padding:0 ">1443:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1444:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1445:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1446: </pre>
<pre style="margin:0; padding:0 ">1447:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1448:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1449:     .q      (reg2hw.mp_region_cfg[2].size.q ),</pre>
<pre style="margin:0; padding:0 ">1450: </pre>
<pre style="margin:0; padding:0 ">1451:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1452:     .qs     (mp_region_cfg2_size2_qs)</pre>
<pre style="margin:0; padding:0 ">1453:   );</pre>
<pre style="margin:0; padding:0 ">1454: </pre>
<pre style="margin:0; padding:0 ">1455: </pre>
<pre style="margin:0; padding:0 ">1456:   // Subregister 3 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">1457:   // R[mp_region_cfg3]: V(False)</pre>
<pre style="margin:0; padding:0 ">1458: </pre>
<pre style="margin:0; padding:0 ">1459:   // F[en3]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1460:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1461:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1462:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1463:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1464:   ) u_mp_region_cfg3_en3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1465:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1466:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1467: </pre>
<pre style="margin:0; padding:0 ">1468:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1469:     .we     (mp_region_cfg3_en3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1470:     .wd     (mp_region_cfg3_en3_wd),</pre>
<pre style="margin:0; padding:0 ">1471: </pre>
<pre style="margin:0; padding:0 ">1472:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1473:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1474:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1475: </pre>
<pre style="margin:0; padding:0 ">1476:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1477:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1478:     .q      (reg2hw.mp_region_cfg[3].en.q ),</pre>
<pre style="margin:0; padding:0 ">1479: </pre>
<pre style="margin:0; padding:0 ">1480:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1481:     .qs     (mp_region_cfg3_en3_qs)</pre>
<pre style="margin:0; padding:0 ">1482:   );</pre>
<pre style="margin:0; padding:0 ">1483: </pre>
<pre style="margin:0; padding:0 ">1484: </pre>
<pre style="margin:0; padding:0 ">1485:   // F[rd_en3]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1486:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1487:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1488:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1489:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1490:   ) u_mp_region_cfg3_rd_en3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1491:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1492:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1493: </pre>
<pre style="margin:0; padding:0 ">1494:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1495:     .we     (mp_region_cfg3_rd_en3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1496:     .wd     (mp_region_cfg3_rd_en3_wd),</pre>
<pre style="margin:0; padding:0 ">1497: </pre>
<pre style="margin:0; padding:0 ">1498:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1499:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1500:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1501: </pre>
<pre style="margin:0; padding:0 ">1502:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1503:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1504:     .q      (reg2hw.mp_region_cfg[3].rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">1505: </pre>
<pre style="margin:0; padding:0 ">1506:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1507:     .qs     (mp_region_cfg3_rd_en3_qs)</pre>
<pre style="margin:0; padding:0 ">1508:   );</pre>
<pre style="margin:0; padding:0 ">1509: </pre>
<pre style="margin:0; padding:0 ">1510: </pre>
<pre style="margin:0; padding:0 ">1511:   // F[prog_en3]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1512:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1513:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1514:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1515:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1516:   ) u_mp_region_cfg3_prog_en3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1517:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1518:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1519: </pre>
<pre style="margin:0; padding:0 ">1520:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1521:     .we     (mp_region_cfg3_prog_en3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1522:     .wd     (mp_region_cfg3_prog_en3_wd),</pre>
<pre style="margin:0; padding:0 ">1523: </pre>
<pre style="margin:0; padding:0 ">1524:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1525:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1526:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1527: </pre>
<pre style="margin:0; padding:0 ">1528:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1529:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1530:     .q      (reg2hw.mp_region_cfg[3].prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">1531: </pre>
<pre style="margin:0; padding:0 ">1532:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1533:     .qs     (mp_region_cfg3_prog_en3_qs)</pre>
<pre style="margin:0; padding:0 ">1534:   );</pre>
<pre style="margin:0; padding:0 ">1535: </pre>
<pre style="margin:0; padding:0 ">1536: </pre>
<pre style="margin:0; padding:0 ">1537:   // F[erase_en3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1538:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1539:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1540:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1541:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1542:   ) u_mp_region_cfg3_erase_en3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1543:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1544:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1545: </pre>
<pre style="margin:0; padding:0 ">1546:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1547:     .we     (mp_region_cfg3_erase_en3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1548:     .wd     (mp_region_cfg3_erase_en3_wd),</pre>
<pre style="margin:0; padding:0 ">1549: </pre>
<pre style="margin:0; padding:0 ">1550:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1551:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1552:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1553: </pre>
<pre style="margin:0; padding:0 ">1554:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1555:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1556:     .q      (reg2hw.mp_region_cfg[3].erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">1557: </pre>
<pre style="margin:0; padding:0 ">1558:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1559:     .qs     (mp_region_cfg3_erase_en3_qs)</pre>
<pre style="margin:0; padding:0 ">1560:   );</pre>
<pre style="margin:0; padding:0 ">1561: </pre>
<pre style="margin:0; padding:0 ">1562: </pre>
<pre style="margin:0; padding:0 ">1563:   // F[base3]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1564:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1565:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1566:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1567:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1568:   ) u_mp_region_cfg3_base3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1569:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1570:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1571: </pre>
<pre style="margin:0; padding:0 ">1572:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1573:     .we     (mp_region_cfg3_base3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1574:     .wd     (mp_region_cfg3_base3_wd),</pre>
<pre style="margin:0; padding:0 ">1575: </pre>
<pre style="margin:0; padding:0 ">1576:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1577:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1578:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1579: </pre>
<pre style="margin:0; padding:0 ">1580:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1581:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1582:     .q      (reg2hw.mp_region_cfg[3].base.q ),</pre>
<pre style="margin:0; padding:0 ">1583: </pre>
<pre style="margin:0; padding:0 ">1584:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1585:     .qs     (mp_region_cfg3_base3_qs)</pre>
<pre style="margin:0; padding:0 ">1586:   );</pre>
<pre style="margin:0; padding:0 ">1587: </pre>
<pre style="margin:0; padding:0 ">1588: </pre>
<pre style="margin:0; padding:0 ">1589:   // F[size3]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1590:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1591:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1592:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1593:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1594:   ) u_mp_region_cfg3_size3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1595:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1596:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1597: </pre>
<pre style="margin:0; padding:0 ">1598:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1599:     .we     (mp_region_cfg3_size3_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1600:     .wd     (mp_region_cfg3_size3_wd),</pre>
<pre style="margin:0; padding:0 ">1601: </pre>
<pre style="margin:0; padding:0 ">1602:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1603:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1604:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1605: </pre>
<pre style="margin:0; padding:0 ">1606:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1607:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1608:     .q      (reg2hw.mp_region_cfg[3].size.q ),</pre>
<pre style="margin:0; padding:0 ">1609: </pre>
<pre style="margin:0; padding:0 ">1610:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1611:     .qs     (mp_region_cfg3_size3_qs)</pre>
<pre style="margin:0; padding:0 ">1612:   );</pre>
<pre style="margin:0; padding:0 ">1613: </pre>
<pre style="margin:0; padding:0 ">1614: </pre>
<pre style="margin:0; padding:0 ">1615:   // Subregister 4 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">1616:   // R[mp_region_cfg4]: V(False)</pre>
<pre style="margin:0; padding:0 ">1617: </pre>
<pre style="margin:0; padding:0 ">1618:   // F[en4]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1619:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1620:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1621:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1622:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1623:   ) u_mp_region_cfg4_en4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1624:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1625:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1626: </pre>
<pre style="margin:0; padding:0 ">1627:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1628:     .we     (mp_region_cfg4_en4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1629:     .wd     (mp_region_cfg4_en4_wd),</pre>
<pre style="margin:0; padding:0 ">1630: </pre>
<pre style="margin:0; padding:0 ">1631:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1632:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1633:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1634: </pre>
<pre style="margin:0; padding:0 ">1635:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1636:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1637:     .q      (reg2hw.mp_region_cfg[4].en.q ),</pre>
<pre style="margin:0; padding:0 ">1638: </pre>
<pre style="margin:0; padding:0 ">1639:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1640:     .qs     (mp_region_cfg4_en4_qs)</pre>
<pre style="margin:0; padding:0 ">1641:   );</pre>
<pre style="margin:0; padding:0 ">1642: </pre>
<pre style="margin:0; padding:0 ">1643: </pre>
<pre style="margin:0; padding:0 ">1644:   // F[rd_en4]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1645:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1646:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1647:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1648:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1649:   ) u_mp_region_cfg4_rd_en4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1650:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1651:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1652: </pre>
<pre style="margin:0; padding:0 ">1653:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1654:     .we     (mp_region_cfg4_rd_en4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1655:     .wd     (mp_region_cfg4_rd_en4_wd),</pre>
<pre style="margin:0; padding:0 ">1656: </pre>
<pre style="margin:0; padding:0 ">1657:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1658:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1659:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1660: </pre>
<pre style="margin:0; padding:0 ">1661:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1662:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1663:     .q      (reg2hw.mp_region_cfg[4].rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">1664: </pre>
<pre style="margin:0; padding:0 ">1665:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1666:     .qs     (mp_region_cfg4_rd_en4_qs)</pre>
<pre style="margin:0; padding:0 ">1667:   );</pre>
<pre style="margin:0; padding:0 ">1668: </pre>
<pre style="margin:0; padding:0 ">1669: </pre>
<pre style="margin:0; padding:0 ">1670:   // F[prog_en4]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1671:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1672:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1673:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1674:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1675:   ) u_mp_region_cfg4_prog_en4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1676:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1677:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1678: </pre>
<pre style="margin:0; padding:0 ">1679:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1680:     .we     (mp_region_cfg4_prog_en4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1681:     .wd     (mp_region_cfg4_prog_en4_wd),</pre>
<pre style="margin:0; padding:0 ">1682: </pre>
<pre style="margin:0; padding:0 ">1683:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1684:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1685:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1686: </pre>
<pre style="margin:0; padding:0 ">1687:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1688:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1689:     .q      (reg2hw.mp_region_cfg[4].prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">1690: </pre>
<pre style="margin:0; padding:0 ">1691:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1692:     .qs     (mp_region_cfg4_prog_en4_qs)</pre>
<pre style="margin:0; padding:0 ">1693:   );</pre>
<pre style="margin:0; padding:0 ">1694: </pre>
<pre style="margin:0; padding:0 ">1695: </pre>
<pre style="margin:0; padding:0 ">1696:   // F[erase_en4]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1697:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1698:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1699:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1700:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1701:   ) u_mp_region_cfg4_erase_en4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1702:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1703:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1704: </pre>
<pre style="margin:0; padding:0 ">1705:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1706:     .we     (mp_region_cfg4_erase_en4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1707:     .wd     (mp_region_cfg4_erase_en4_wd),</pre>
<pre style="margin:0; padding:0 ">1708: </pre>
<pre style="margin:0; padding:0 ">1709:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1710:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1711:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1712: </pre>
<pre style="margin:0; padding:0 ">1713:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1714:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1715:     .q      (reg2hw.mp_region_cfg[4].erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">1716: </pre>
<pre style="margin:0; padding:0 ">1717:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1718:     .qs     (mp_region_cfg4_erase_en4_qs)</pre>
<pre style="margin:0; padding:0 ">1719:   );</pre>
<pre style="margin:0; padding:0 ">1720: </pre>
<pre style="margin:0; padding:0 ">1721: </pre>
<pre style="margin:0; padding:0 ">1722:   // F[base4]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1723:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1724:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1725:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1726:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1727:   ) u_mp_region_cfg4_base4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1728:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1729:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1730: </pre>
<pre style="margin:0; padding:0 ">1731:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1732:     .we     (mp_region_cfg4_base4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1733:     .wd     (mp_region_cfg4_base4_wd),</pre>
<pre style="margin:0; padding:0 ">1734: </pre>
<pre style="margin:0; padding:0 ">1735:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1736:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1737:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1738: </pre>
<pre style="margin:0; padding:0 ">1739:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1740:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1741:     .q      (reg2hw.mp_region_cfg[4].base.q ),</pre>
<pre style="margin:0; padding:0 ">1742: </pre>
<pre style="margin:0; padding:0 ">1743:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1744:     .qs     (mp_region_cfg4_base4_qs)</pre>
<pre style="margin:0; padding:0 ">1745:   );</pre>
<pre style="margin:0; padding:0 ">1746: </pre>
<pre style="margin:0; padding:0 ">1747: </pre>
<pre style="margin:0; padding:0 ">1748:   // F[size4]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1749:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1750:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1751:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1752:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1753:   ) u_mp_region_cfg4_size4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1754:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1755:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1756: </pre>
<pre style="margin:0; padding:0 ">1757:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1758:     .we     (mp_region_cfg4_size4_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1759:     .wd     (mp_region_cfg4_size4_wd),</pre>
<pre style="margin:0; padding:0 ">1760: </pre>
<pre style="margin:0; padding:0 ">1761:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1762:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1763:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1764: </pre>
<pre style="margin:0; padding:0 ">1765:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1766:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1767:     .q      (reg2hw.mp_region_cfg[4].size.q ),</pre>
<pre style="margin:0; padding:0 ">1768: </pre>
<pre style="margin:0; padding:0 ">1769:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1770:     .qs     (mp_region_cfg4_size4_qs)</pre>
<pre style="margin:0; padding:0 ">1771:   );</pre>
<pre style="margin:0; padding:0 ">1772: </pre>
<pre style="margin:0; padding:0 ">1773: </pre>
<pre style="margin:0; padding:0 ">1774:   // Subregister 5 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">1775:   // R[mp_region_cfg5]: V(False)</pre>
<pre style="margin:0; padding:0 ">1776: </pre>
<pre style="margin:0; padding:0 ">1777:   // F[en5]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1778:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1779:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1780:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1781:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1782:   ) u_mp_region_cfg5_en5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1783:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1784:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1785: </pre>
<pre style="margin:0; padding:0 ">1786:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1787:     .we     (mp_region_cfg5_en5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1788:     .wd     (mp_region_cfg5_en5_wd),</pre>
<pre style="margin:0; padding:0 ">1789: </pre>
<pre style="margin:0; padding:0 ">1790:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1791:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1792:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1793: </pre>
<pre style="margin:0; padding:0 ">1794:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1795:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1796:     .q      (reg2hw.mp_region_cfg[5].en.q ),</pre>
<pre style="margin:0; padding:0 ">1797: </pre>
<pre style="margin:0; padding:0 ">1798:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1799:     .qs     (mp_region_cfg5_en5_qs)</pre>
<pre style="margin:0; padding:0 ">1800:   );</pre>
<pre style="margin:0; padding:0 ">1801: </pre>
<pre style="margin:0; padding:0 ">1802: </pre>
<pre style="margin:0; padding:0 ">1803:   // F[rd_en5]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1804:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1805:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1806:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1807:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1808:   ) u_mp_region_cfg5_rd_en5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1809:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1810:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1811: </pre>
<pre style="margin:0; padding:0 ">1812:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1813:     .we     (mp_region_cfg5_rd_en5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1814:     .wd     (mp_region_cfg5_rd_en5_wd),</pre>
<pre style="margin:0; padding:0 ">1815: </pre>
<pre style="margin:0; padding:0 ">1816:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1817:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1818:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1819: </pre>
<pre style="margin:0; padding:0 ">1820:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1821:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1822:     .q      (reg2hw.mp_region_cfg[5].rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">1823: </pre>
<pre style="margin:0; padding:0 ">1824:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1825:     .qs     (mp_region_cfg5_rd_en5_qs)</pre>
<pre style="margin:0; padding:0 ">1826:   );</pre>
<pre style="margin:0; padding:0 ">1827: </pre>
<pre style="margin:0; padding:0 ">1828: </pre>
<pre style="margin:0; padding:0 ">1829:   // F[prog_en5]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1830:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1831:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1832:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1833:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1834:   ) u_mp_region_cfg5_prog_en5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1835:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1836:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1837: </pre>
<pre style="margin:0; padding:0 ">1838:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1839:     .we     (mp_region_cfg5_prog_en5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1840:     .wd     (mp_region_cfg5_prog_en5_wd),</pre>
<pre style="margin:0; padding:0 ">1841: </pre>
<pre style="margin:0; padding:0 ">1842:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1843:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1844:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1845: </pre>
<pre style="margin:0; padding:0 ">1846:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1847:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1848:     .q      (reg2hw.mp_region_cfg[5].prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">1849: </pre>
<pre style="margin:0; padding:0 ">1850:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1851:     .qs     (mp_region_cfg5_prog_en5_qs)</pre>
<pre style="margin:0; padding:0 ">1852:   );</pre>
<pre style="margin:0; padding:0 ">1853: </pre>
<pre style="margin:0; padding:0 ">1854: </pre>
<pre style="margin:0; padding:0 ">1855:   // F[erase_en5]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1856:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1857:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1858:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1859:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1860:   ) u_mp_region_cfg5_erase_en5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1861:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1862:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1863: </pre>
<pre style="margin:0; padding:0 ">1864:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1865:     .we     (mp_region_cfg5_erase_en5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1866:     .wd     (mp_region_cfg5_erase_en5_wd),</pre>
<pre style="margin:0; padding:0 ">1867: </pre>
<pre style="margin:0; padding:0 ">1868:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1869:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1870:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1871: </pre>
<pre style="margin:0; padding:0 ">1872:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1873:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1874:     .q      (reg2hw.mp_region_cfg[5].erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">1875: </pre>
<pre style="margin:0; padding:0 ">1876:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1877:     .qs     (mp_region_cfg5_erase_en5_qs)</pre>
<pre style="margin:0; padding:0 ">1878:   );</pre>
<pre style="margin:0; padding:0 ">1879: </pre>
<pre style="margin:0; padding:0 ">1880: </pre>
<pre style="margin:0; padding:0 ">1881:   // F[base5]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1882:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1883:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1884:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1885:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1886:   ) u_mp_region_cfg5_base5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1887:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1888:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1889: </pre>
<pre style="margin:0; padding:0 ">1890:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1891:     .we     (mp_region_cfg5_base5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1892:     .wd     (mp_region_cfg5_base5_wd),</pre>
<pre style="margin:0; padding:0 ">1893: </pre>
<pre style="margin:0; padding:0 ">1894:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1895:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1896:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1897: </pre>
<pre style="margin:0; padding:0 ">1898:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1899:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1900:     .q      (reg2hw.mp_region_cfg[5].base.q ),</pre>
<pre style="margin:0; padding:0 ">1901: </pre>
<pre style="margin:0; padding:0 ">1902:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1903:     .qs     (mp_region_cfg5_base5_qs)</pre>
<pre style="margin:0; padding:0 ">1904:   );</pre>
<pre style="margin:0; padding:0 ">1905: </pre>
<pre style="margin:0; padding:0 ">1906: </pre>
<pre style="margin:0; padding:0 ">1907:   // F[size5]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1908:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1909:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1910:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1911:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1912:   ) u_mp_region_cfg5_size5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1913:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1914:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1915: </pre>
<pre style="margin:0; padding:0 ">1916:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1917:     .we     (mp_region_cfg5_size5_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1918:     .wd     (mp_region_cfg5_size5_wd),</pre>
<pre style="margin:0; padding:0 ">1919: </pre>
<pre style="margin:0; padding:0 ">1920:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1921:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1922:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1923: </pre>
<pre style="margin:0; padding:0 ">1924:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1925:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1926:     .q      (reg2hw.mp_region_cfg[5].size.q ),</pre>
<pre style="margin:0; padding:0 ">1927: </pre>
<pre style="margin:0; padding:0 ">1928:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1929:     .qs     (mp_region_cfg5_size5_qs)</pre>
<pre style="margin:0; padding:0 ">1930:   );</pre>
<pre style="margin:0; padding:0 ">1931: </pre>
<pre style="margin:0; padding:0 ">1932: </pre>
<pre style="margin:0; padding:0 ">1933:   // Subregister 6 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">1934:   // R[mp_region_cfg6]: V(False)</pre>
<pre style="margin:0; padding:0 ">1935: </pre>
<pre style="margin:0; padding:0 ">1936:   // F[en6]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1937:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1938:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1939:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1940:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1941:   ) u_mp_region_cfg6_en6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1942:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1943:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1944: </pre>
<pre style="margin:0; padding:0 ">1945:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1946:     .we     (mp_region_cfg6_en6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1947:     .wd     (mp_region_cfg6_en6_wd),</pre>
<pre style="margin:0; padding:0 ">1948: </pre>
<pre style="margin:0; padding:0 ">1949:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1950:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1951:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1952: </pre>
<pre style="margin:0; padding:0 ">1953:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1954:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1955:     .q      (reg2hw.mp_region_cfg[6].en.q ),</pre>
<pre style="margin:0; padding:0 ">1956: </pre>
<pre style="margin:0; padding:0 ">1957:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1958:     .qs     (mp_region_cfg6_en6_qs)</pre>
<pre style="margin:0; padding:0 ">1959:   );</pre>
<pre style="margin:0; padding:0 ">1960: </pre>
<pre style="margin:0; padding:0 ">1961: </pre>
<pre style="margin:0; padding:0 ">1962:   // F[rd_en6]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1963:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1964:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1965:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1966:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1967:   ) u_mp_region_cfg6_rd_en6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1968:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1969:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1970: </pre>
<pre style="margin:0; padding:0 ">1971:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1972:     .we     (mp_region_cfg6_rd_en6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1973:     .wd     (mp_region_cfg6_rd_en6_wd),</pre>
<pre style="margin:0; padding:0 ">1974: </pre>
<pre style="margin:0; padding:0 ">1975:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1976:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1977:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1978: </pre>
<pre style="margin:0; padding:0 ">1979:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1980:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1981:     .q      (reg2hw.mp_region_cfg[6].rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">1982: </pre>
<pre style="margin:0; padding:0 ">1983:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1984:     .qs     (mp_region_cfg6_rd_en6_qs)</pre>
<pre style="margin:0; padding:0 ">1985:   );</pre>
<pre style="margin:0; padding:0 ">1986: </pre>
<pre style="margin:0; padding:0 ">1987: </pre>
<pre style="margin:0; padding:0 ">1988:   // F[prog_en6]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1989:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1990:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1991:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1992:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1993:   ) u_mp_region_cfg6_prog_en6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1994:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1995:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1996: </pre>
<pre style="margin:0; padding:0 ">1997:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1998:     .we     (mp_region_cfg6_prog_en6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1999:     .wd     (mp_region_cfg6_prog_en6_wd),</pre>
<pre style="margin:0; padding:0 ">2000: </pre>
<pre style="margin:0; padding:0 ">2001:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2002:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2003:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2004: </pre>
<pre style="margin:0; padding:0 ">2005:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2006:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2007:     .q      (reg2hw.mp_region_cfg[6].prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">2008: </pre>
<pre style="margin:0; padding:0 ">2009:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2010:     .qs     (mp_region_cfg6_prog_en6_qs)</pre>
<pre style="margin:0; padding:0 ">2011:   );</pre>
<pre style="margin:0; padding:0 ">2012: </pre>
<pre style="margin:0; padding:0 ">2013: </pre>
<pre style="margin:0; padding:0 ">2014:   // F[erase_en6]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2015:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2016:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2017:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2018:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2019:   ) u_mp_region_cfg6_erase_en6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2020:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2021:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2022: </pre>
<pre style="margin:0; padding:0 ">2023:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2024:     .we     (mp_region_cfg6_erase_en6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2025:     .wd     (mp_region_cfg6_erase_en6_wd),</pre>
<pre style="margin:0; padding:0 ">2026: </pre>
<pre style="margin:0; padding:0 ">2027:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2028:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2029:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2030: </pre>
<pre style="margin:0; padding:0 ">2031:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2032:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2033:     .q      (reg2hw.mp_region_cfg[6].erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">2034: </pre>
<pre style="margin:0; padding:0 ">2035:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2036:     .qs     (mp_region_cfg6_erase_en6_qs)</pre>
<pre style="margin:0; padding:0 ">2037:   );</pre>
<pre style="margin:0; padding:0 ">2038: </pre>
<pre style="margin:0; padding:0 ">2039: </pre>
<pre style="margin:0; padding:0 ">2040:   // F[base6]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2041:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2042:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2043:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2044:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2045:   ) u_mp_region_cfg6_base6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2046:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2047:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2048: </pre>
<pre style="margin:0; padding:0 ">2049:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2050:     .we     (mp_region_cfg6_base6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2051:     .wd     (mp_region_cfg6_base6_wd),</pre>
<pre style="margin:0; padding:0 ">2052: </pre>
<pre style="margin:0; padding:0 ">2053:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2054:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2055:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2056: </pre>
<pre style="margin:0; padding:0 ">2057:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2058:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2059:     .q      (reg2hw.mp_region_cfg[6].base.q ),</pre>
<pre style="margin:0; padding:0 ">2060: </pre>
<pre style="margin:0; padding:0 ">2061:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2062:     .qs     (mp_region_cfg6_base6_qs)</pre>
<pre style="margin:0; padding:0 ">2063:   );</pre>
<pre style="margin:0; padding:0 ">2064: </pre>
<pre style="margin:0; padding:0 ">2065: </pre>
<pre style="margin:0; padding:0 ">2066:   // F[size6]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2067:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2068:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2069:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2070:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2071:   ) u_mp_region_cfg6_size6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2072:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2073:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2074: </pre>
<pre style="margin:0; padding:0 ">2075:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2076:     .we     (mp_region_cfg6_size6_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2077:     .wd     (mp_region_cfg6_size6_wd),</pre>
<pre style="margin:0; padding:0 ">2078: </pre>
<pre style="margin:0; padding:0 ">2079:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2080:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2081:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2082: </pre>
<pre style="margin:0; padding:0 ">2083:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2084:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2085:     .q      (reg2hw.mp_region_cfg[6].size.q ),</pre>
<pre style="margin:0; padding:0 ">2086: </pre>
<pre style="margin:0; padding:0 ">2087:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2088:     .qs     (mp_region_cfg6_size6_qs)</pre>
<pre style="margin:0; padding:0 ">2089:   );</pre>
<pre style="margin:0; padding:0 ">2090: </pre>
<pre style="margin:0; padding:0 ">2091: </pre>
<pre style="margin:0; padding:0 ">2092:   // Subregister 7 of Multireg mp_region_cfg</pre>
<pre style="margin:0; padding:0 ">2093:   // R[mp_region_cfg7]: V(False)</pre>
<pre style="margin:0; padding:0 ">2094: </pre>
<pre style="margin:0; padding:0 ">2095:   // F[en7]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2096:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2097:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2098:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2099:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2100:   ) u_mp_region_cfg7_en7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2101:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2102:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2103: </pre>
<pre style="margin:0; padding:0 ">2104:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2105:     .we     (mp_region_cfg7_en7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2106:     .wd     (mp_region_cfg7_en7_wd),</pre>
<pre style="margin:0; padding:0 ">2107: </pre>
<pre style="margin:0; padding:0 ">2108:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2109:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2110:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2111: </pre>
<pre style="margin:0; padding:0 ">2112:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2113:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2114:     .q      (reg2hw.mp_region_cfg[7].en.q ),</pre>
<pre style="margin:0; padding:0 ">2115: </pre>
<pre style="margin:0; padding:0 ">2116:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2117:     .qs     (mp_region_cfg7_en7_qs)</pre>
<pre style="margin:0; padding:0 ">2118:   );</pre>
<pre style="margin:0; padding:0 ">2119: </pre>
<pre style="margin:0; padding:0 ">2120: </pre>
<pre style="margin:0; padding:0 ">2121:   // F[rd_en7]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2122:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2123:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2124:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2125:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2126:   ) u_mp_region_cfg7_rd_en7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2127:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2128:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2129: </pre>
<pre style="margin:0; padding:0 ">2130:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2131:     .we     (mp_region_cfg7_rd_en7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2132:     .wd     (mp_region_cfg7_rd_en7_wd),</pre>
<pre style="margin:0; padding:0 ">2133: </pre>
<pre style="margin:0; padding:0 ">2134:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2135:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2136:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2137: </pre>
<pre style="margin:0; padding:0 ">2138:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2139:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2140:     .q      (reg2hw.mp_region_cfg[7].rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">2141: </pre>
<pre style="margin:0; padding:0 ">2142:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2143:     .qs     (mp_region_cfg7_rd_en7_qs)</pre>
<pre style="margin:0; padding:0 ">2144:   );</pre>
<pre style="margin:0; padding:0 ">2145: </pre>
<pre style="margin:0; padding:0 ">2146: </pre>
<pre style="margin:0; padding:0 ">2147:   // F[prog_en7]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2148:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2149:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2150:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2151:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2152:   ) u_mp_region_cfg7_prog_en7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2153:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2154:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2155: </pre>
<pre style="margin:0; padding:0 ">2156:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2157:     .we     (mp_region_cfg7_prog_en7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2158:     .wd     (mp_region_cfg7_prog_en7_wd),</pre>
<pre style="margin:0; padding:0 ">2159: </pre>
<pre style="margin:0; padding:0 ">2160:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2161:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2162:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2163: </pre>
<pre style="margin:0; padding:0 ">2164:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2165:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2166:     .q      (reg2hw.mp_region_cfg[7].prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">2167: </pre>
<pre style="margin:0; padding:0 ">2168:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2169:     .qs     (mp_region_cfg7_prog_en7_qs)</pre>
<pre style="margin:0; padding:0 ">2170:   );</pre>
<pre style="margin:0; padding:0 ">2171: </pre>
<pre style="margin:0; padding:0 ">2172: </pre>
<pre style="margin:0; padding:0 ">2173:   // F[erase_en7]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2174:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2175:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2176:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2177:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2178:   ) u_mp_region_cfg7_erase_en7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2179:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2180:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2181: </pre>
<pre style="margin:0; padding:0 ">2182:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2183:     .we     (mp_region_cfg7_erase_en7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2184:     .wd     (mp_region_cfg7_erase_en7_wd),</pre>
<pre style="margin:0; padding:0 ">2185: </pre>
<pre style="margin:0; padding:0 ">2186:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2187:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2188:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2189: </pre>
<pre style="margin:0; padding:0 ">2190:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2191:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2192:     .q      (reg2hw.mp_region_cfg[7].erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">2193: </pre>
<pre style="margin:0; padding:0 ">2194:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2195:     .qs     (mp_region_cfg7_erase_en7_qs)</pre>
<pre style="margin:0; padding:0 ">2196:   );</pre>
<pre style="margin:0; padding:0 ">2197: </pre>
<pre style="margin:0; padding:0 ">2198: </pre>
<pre style="margin:0; padding:0 ">2199:   // F[base7]: 12:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2200:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2201:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2202:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2203:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2204:   ) u_mp_region_cfg7_base7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2205:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2206:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2207: </pre>
<pre style="margin:0; padding:0 ">2208:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2209:     .we     (mp_region_cfg7_base7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2210:     .wd     (mp_region_cfg7_base7_wd),</pre>
<pre style="margin:0; padding:0 ">2211: </pre>
<pre style="margin:0; padding:0 ">2212:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2213:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2214:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2215: </pre>
<pre style="margin:0; padding:0 ">2216:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2217:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2218:     .q      (reg2hw.mp_region_cfg[7].base.q ),</pre>
<pre style="margin:0; padding:0 ">2219: </pre>
<pre style="margin:0; padding:0 ">2220:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2221:     .qs     (mp_region_cfg7_base7_qs)</pre>
<pre style="margin:0; padding:0 ">2222:   );</pre>
<pre style="margin:0; padding:0 ">2223: </pre>
<pre style="margin:0; padding:0 ">2224: </pre>
<pre style="margin:0; padding:0 ">2225:   // F[size7]: 24:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2226:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2227:     .DW      (9),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2228:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2229:     .RESVAL  (9'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2230:   ) u_mp_region_cfg7_size7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2231:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2232:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2233: </pre>
<pre style="margin:0; padding:0 ">2234:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2235:     .we     (mp_region_cfg7_size7_we & region_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2236:     .wd     (mp_region_cfg7_size7_wd),</pre>
<pre style="margin:0; padding:0 ">2237: </pre>
<pre style="margin:0; padding:0 ">2238:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2239:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2240:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2241: </pre>
<pre style="margin:0; padding:0 ">2242:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2243:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2244:     .q      (reg2hw.mp_region_cfg[7].size.q ),</pre>
<pre style="margin:0; padding:0 ">2245: </pre>
<pre style="margin:0; padding:0 ">2246:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2247:     .qs     (mp_region_cfg7_size7_qs)</pre>
<pre style="margin:0; padding:0 ">2248:   );</pre>
<pre style="margin:0; padding:0 ">2249: </pre>
<pre style="margin:0; padding:0 ">2250: </pre>
<pre style="margin:0; padding:0 ">2251: </pre>
<pre style="margin:0; padding:0 ">2252:   // R[default_region]: V(False)</pre>
<pre style="margin:0; padding:0 ">2253: </pre>
<pre style="margin:0; padding:0 ">2254:   //   F[rd_en]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2255:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2256:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2257:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2258:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2259:   ) u_default_region_rd_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2260:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2261:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2262: </pre>
<pre style="margin:0; padding:0 ">2263:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2264:     .we     (default_region_rd_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2265:     .wd     (default_region_rd_en_wd),</pre>
<pre style="margin:0; padding:0 ">2266: </pre>
<pre style="margin:0; padding:0 ">2267:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2268:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2269:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2270: </pre>
<pre style="margin:0; padding:0 ">2271:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2272:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2273:     .q      (reg2hw.default_region.rd_en.q ),</pre>
<pre style="margin:0; padding:0 ">2274: </pre>
<pre style="margin:0; padding:0 ">2275:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2276:     .qs     (default_region_rd_en_qs)</pre>
<pre style="margin:0; padding:0 ">2277:   );</pre>
<pre style="margin:0; padding:0 ">2278: </pre>
<pre style="margin:0; padding:0 ">2279: </pre>
<pre style="margin:0; padding:0 ">2280:   //   F[prog_en]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2281:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2282:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2283:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2284:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2285:   ) u_default_region_prog_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2286:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2287:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2288: </pre>
<pre style="margin:0; padding:0 ">2289:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2290:     .we     (default_region_prog_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2291:     .wd     (default_region_prog_en_wd),</pre>
<pre style="margin:0; padding:0 ">2292: </pre>
<pre style="margin:0; padding:0 ">2293:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2294:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2295:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2296: </pre>
<pre style="margin:0; padding:0 ">2297:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2298:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2299:     .q      (reg2hw.default_region.prog_en.q ),</pre>
<pre style="margin:0; padding:0 ">2300: </pre>
<pre style="margin:0; padding:0 ">2301:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2302:     .qs     (default_region_prog_en_qs)</pre>
<pre style="margin:0; padding:0 ">2303:   );</pre>
<pre style="margin:0; padding:0 ">2304: </pre>
<pre style="margin:0; padding:0 ">2305: </pre>
<pre style="margin:0; padding:0 ">2306:   //   F[erase_en]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2307:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2308:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2309:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2310:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2311:   ) u_default_region_erase_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2312:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2313:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2314: </pre>
<pre style="margin:0; padding:0 ">2315:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2316:     .we     (default_region_erase_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2317:     .wd     (default_region_erase_en_wd),</pre>
<pre style="margin:0; padding:0 ">2318: </pre>
<pre style="margin:0; padding:0 ">2319:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2320:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2321:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2322: </pre>
<pre style="margin:0; padding:0 ">2323:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2324:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2325:     .q      (reg2hw.default_region.erase_en.q ),</pre>
<pre style="margin:0; padding:0 ">2326: </pre>
<pre style="margin:0; padding:0 ">2327:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2328:     .qs     (default_region_erase_en_qs)</pre>
<pre style="margin:0; padding:0 ">2329:   );</pre>
<pre style="margin:0; padding:0 ">2330: </pre>
<pre style="margin:0; padding:0 ">2331: </pre>
<pre style="margin:0; padding:0 ">2332:   // R[bank_cfg_regwen]: V(False)</pre>
<pre style="margin:0; padding:0 ">2333: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2334:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2335:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2336:     .SWACCESS("W0C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2337:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2338:   ) u_bank_cfg_regwen (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2339:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2340:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2341: </pre>
<pre style="margin:0; padding:0 ">2342:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2343:     .we     (bank_cfg_regwen_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2344:     .wd     (bank_cfg_regwen_wd),</pre>
<pre style="margin:0; padding:0 ">2345: </pre>
<pre style="margin:0; padding:0 ">2346:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2347:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2348:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2349: </pre>
<pre style="margin:0; padding:0 ">2350:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2351:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2352:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2353: </pre>
<pre style="margin:0; padding:0 ">2354:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2355:     .qs     (bank_cfg_regwen_qs)</pre>
<pre style="margin:0; padding:0 ">2356:   );</pre>
<pre style="margin:0; padding:0 ">2357: </pre>
<pre style="margin:0; padding:0 ">2358: </pre>
<pre style="margin:0; padding:0 ">2359: </pre>
<pre style="margin:0; padding:0 ">2360:   // Subregister 0 of Multireg mp_bank_cfg</pre>
<pre style="margin:0; padding:0 ">2361:   // R[mp_bank_cfg]: V(False)</pre>
<pre style="margin:0; padding:0 ">2362: </pre>
<pre style="margin:0; padding:0 ">2363:   // F[erase_en0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2364:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2365:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2366:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2367:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2368:   ) u_mp_bank_cfg_erase_en0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2369:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2370:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2371: </pre>
<pre style="margin:0; padding:0 ">2372:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2373:     .we     (mp_bank_cfg_erase_en0_we & bank_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2374:     .wd     (mp_bank_cfg_erase_en0_wd),</pre>
<pre style="margin:0; padding:0 ">2375: </pre>
<pre style="margin:0; padding:0 ">2376:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2377:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2378:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2379: </pre>
<pre style="margin:0; padding:0 ">2380:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2381:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2382:     .q      (reg2hw.mp_bank_cfg[0].q ),</pre>
<pre style="margin:0; padding:0 ">2383: </pre>
<pre style="margin:0; padding:0 ">2384:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2385:     .qs     (mp_bank_cfg_erase_en0_qs)</pre>
<pre style="margin:0; padding:0 ">2386:   );</pre>
<pre style="margin:0; padding:0 ">2387: </pre>
<pre style="margin:0; padding:0 ">2388: </pre>
<pre style="margin:0; padding:0 ">2389:   // F[erase_en1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2390:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2391:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2392:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2393:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2394:   ) u_mp_bank_cfg_erase_en1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2395:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2396:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2397: </pre>
<pre style="margin:0; padding:0 ">2398:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2399:     .we     (mp_bank_cfg_erase_en1_we & bank_cfg_regwen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2400:     .wd     (mp_bank_cfg_erase_en1_wd),</pre>
<pre style="margin:0; padding:0 ">2401: </pre>
<pre style="margin:0; padding:0 ">2402:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2403:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2404:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2405: </pre>
<pre style="margin:0; padding:0 ">2406:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2407:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2408:     .q      (reg2hw.mp_bank_cfg[1].q ),</pre>
<pre style="margin:0; padding:0 ">2409: </pre>
<pre style="margin:0; padding:0 ">2410:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2411:     .qs     (mp_bank_cfg_erase_en1_qs)</pre>
<pre style="margin:0; padding:0 ">2412:   );</pre>
<pre style="margin:0; padding:0 ">2413: </pre>
<pre style="margin:0; padding:0 ">2414: </pre>
<pre style="margin:0; padding:0 ">2415: </pre>
<pre style="margin:0; padding:0 ">2416:   // R[op_status]: V(False)</pre>
<pre style="margin:0; padding:0 ">2417: </pre>
<pre style="margin:0; padding:0 ">2418:   //   F[done]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2419:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2420:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2421:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2422:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2423:   ) u_op_status_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2424:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2425:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2426: </pre>
<pre style="margin:0; padding:0 ">2427:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2428:     .we     (op_status_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2429:     .wd     (op_status_done_wd),</pre>
<pre style="margin:0; padding:0 ">2430: </pre>
<pre style="margin:0; padding:0 ">2431:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2432:     .de     (hw2reg.op_status.done.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2433:     .d      (hw2reg.op_status.done.d ),</pre>
<pre style="margin:0; padding:0 ">2434: </pre>
<pre style="margin:0; padding:0 ">2435:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2436:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2437:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2438: </pre>
<pre style="margin:0; padding:0 ">2439:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2440:     .qs     (op_status_done_qs)</pre>
<pre style="margin:0; padding:0 ">2441:   );</pre>
<pre style="margin:0; padding:0 ">2442: </pre>
<pre style="margin:0; padding:0 ">2443: </pre>
<pre style="margin:0; padding:0 ">2444:   //   F[err]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2445:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2446:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2447:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2448:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2449:   ) u_op_status_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2450:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2451:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2452: </pre>
<pre style="margin:0; padding:0 ">2453:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2454:     .we     (op_status_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2455:     .wd     (op_status_err_wd),</pre>
<pre style="margin:0; padding:0 ">2456: </pre>
<pre style="margin:0; padding:0 ">2457:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2458:     .de     (hw2reg.op_status.err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2459:     .d      (hw2reg.op_status.err.d ),</pre>
<pre style="margin:0; padding:0 ">2460: </pre>
<pre style="margin:0; padding:0 ">2461:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2462:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2463:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2464: </pre>
<pre style="margin:0; padding:0 ">2465:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2466:     .qs     (op_status_err_qs)</pre>
<pre style="margin:0; padding:0 ">2467:   );</pre>
<pre style="margin:0; padding:0 ">2468: </pre>
<pre style="margin:0; padding:0 ">2469: </pre>
<pre style="margin:0; padding:0 ">2470:   // R[status]: V(True)</pre>
<pre style="margin:0; padding:0 ">2471: </pre>
<pre style="margin:0; padding:0 ">2472:   //   F[rd_full]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2473:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2474:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2475:   ) u_status_rd_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2476:     .re     (status_rd_full_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2477:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2478:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2479:     .d      (hw2reg.status.rd_full.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2480:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2481:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2482:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2483:     .qs     (status_rd_full_qs)</pre>
<pre style="margin:0; padding:0 ">2484:   );</pre>
<pre style="margin:0; padding:0 ">2485: </pre>
<pre style="margin:0; padding:0 ">2486: </pre>
<pre style="margin:0; padding:0 ">2487:   //   F[rd_empty]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2488:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2489:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2490:   ) u_status_rd_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2491:     .re     (status_rd_empty_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2492:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2493:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2494:     .d      (hw2reg.status.rd_empty.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2495:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2496:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2497:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2498:     .qs     (status_rd_empty_qs)</pre>
<pre style="margin:0; padding:0 ">2499:   );</pre>
<pre style="margin:0; padding:0 ">2500: </pre>
<pre style="margin:0; padding:0 ">2501: </pre>
<pre style="margin:0; padding:0 ">2502:   //   F[prog_full]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2503:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2504:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2505:   ) u_status_prog_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2506:     .re     (status_prog_full_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2507:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2508:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2509:     .d      (hw2reg.status.prog_full.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2510:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2511:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2512:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2513:     .qs     (status_prog_full_qs)</pre>
<pre style="margin:0; padding:0 ">2514:   );</pre>
<pre style="margin:0; padding:0 ">2515: </pre>
<pre style="margin:0; padding:0 ">2516: </pre>
<pre style="margin:0; padding:0 ">2517:   //   F[prog_empty]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2518:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2519:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2520:   ) u_status_prog_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2521:     .re     (status_prog_empty_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2522:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2523:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2524:     .d      (hw2reg.status.prog_empty.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2525:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2526:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2527:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2528:     .qs     (status_prog_empty_qs)</pre>
<pre style="margin:0; padding:0 ">2529:   );</pre>
<pre style="margin:0; padding:0 ">2530: </pre>
<pre style="margin:0; padding:0 ">2531: </pre>
<pre style="margin:0; padding:0 ">2532:   //   F[init_wip]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2533:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2534:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2535:   ) u_status_init_wip (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2536:     .re     (status_init_wip_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2537:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2538:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2539:     .d      (hw2reg.status.init_wip.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2540:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2541:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2542:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2543:     .qs     (status_init_wip_qs)</pre>
<pre style="margin:0; padding:0 ">2544:   );</pre>
<pre style="margin:0; padding:0 ">2545: </pre>
<pre style="margin:0; padding:0 ">2546: </pre>
<pre style="margin:0; padding:0 ">2547:   //   F[error_page]: 16:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2548:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2549:     .DW    (9)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2550:   ) u_status_error_page (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2551:     .re     (status_error_page_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2552:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2553:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2554:     .d      (hw2reg.status.error_page.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2555:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2556:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2557:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2558:     .qs     (status_error_page_qs)</pre>
<pre style="margin:0; padding:0 ">2559:   );</pre>
<pre style="margin:0; padding:0 ">2560: </pre>
<pre style="margin:0; padding:0 ">2561: </pre>
<pre style="margin:0; padding:0 ">2562:   //   F[error_bank]: 17:17</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2563:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2564:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2565:   ) u_status_error_bank (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2566:     .re     (status_error_bank_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2567:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2568:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2569:     .d      (hw2reg.status.error_bank.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2570:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2571:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2572:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2573:     .qs     (status_error_bank_qs)</pre>
<pre style="margin:0; padding:0 ">2574:   );</pre>
<pre style="margin:0; padding:0 ">2575: </pre>
<pre style="margin:0; padding:0 ">2576: </pre>
<pre style="margin:0; padding:0 ">2577:   // R[scratch]: V(False)</pre>
<pre style="margin:0; padding:0 ">2578: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2579:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2580:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2581:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2582:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2583:   ) u_scratch (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2584:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2585:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2586: </pre>
<pre style="margin:0; padding:0 ">2587:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2588:     .we     (scratch_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2589:     .wd     (scratch_wd),</pre>
<pre style="margin:0; padding:0 ">2590: </pre>
<pre style="margin:0; padding:0 ">2591:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2592:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2593:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2594: </pre>
<pre style="margin:0; padding:0 ">2595:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2596:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2597:     .q      (reg2hw.scratch.q ),</pre>
<pre style="margin:0; padding:0 ">2598: </pre>
<pre style="margin:0; padding:0 ">2599:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2600:     .qs     (scratch_qs)</pre>
<pre style="margin:0; padding:0 ">2601:   );</pre>
<pre style="margin:0; padding:0 ">2602: </pre>
<pre style="margin:0; padding:0 ">2603: </pre>
<pre style="margin:0; padding:0 ">2604:   // R[fifo_lvl]: V(False)</pre>
<pre style="margin:0; padding:0 ">2605: </pre>
<pre style="margin:0; padding:0 ">2606:   //   F[prog]: 4:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2607:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2608:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2609:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2610:     .RESVAL  (5'hf)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2611:   ) u_fifo_lvl_prog (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2612:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2613:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2614: </pre>
<pre style="margin:0; padding:0 ">2615:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2616:     .we     (fifo_lvl_prog_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2617:     .wd     (fifo_lvl_prog_wd),</pre>
<pre style="margin:0; padding:0 ">2618: </pre>
<pre style="margin:0; padding:0 ">2619:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2620:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2621:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2622: </pre>
<pre style="margin:0; padding:0 ">2623:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2624:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2625:     .q      (reg2hw.fifo_lvl.prog.q ),</pre>
<pre style="margin:0; padding:0 ">2626: </pre>
<pre style="margin:0; padding:0 ">2627:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2628:     .qs     (fifo_lvl_prog_qs)</pre>
<pre style="margin:0; padding:0 ">2629:   );</pre>
<pre style="margin:0; padding:0 ">2630: </pre>
<pre style="margin:0; padding:0 ">2631: </pre>
<pre style="margin:0; padding:0 ">2632:   //   F[rd]: 12:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2633:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2634:     .DW      (5),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2635:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2636:     .RESVAL  (5'hf)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2637:   ) u_fifo_lvl_rd (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2638:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2639:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2640: </pre>
<pre style="margin:0; padding:0 ">2641:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2642:     .we     (fifo_lvl_rd_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2643:     .wd     (fifo_lvl_rd_wd),</pre>
<pre style="margin:0; padding:0 ">2644: </pre>
<pre style="margin:0; padding:0 ">2645:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2646:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2647:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2648: </pre>
<pre style="margin:0; padding:0 ">2649:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2650:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2651:     .q      (reg2hw.fifo_lvl.rd.q ),</pre>
<pre style="margin:0; padding:0 ">2652: </pre>
<pre style="margin:0; padding:0 ">2653:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2654:     .qs     (fifo_lvl_rd_qs)</pre>
<pre style="margin:0; padding:0 ">2655:   );</pre>
<pre style="margin:0; padding:0 ">2656: </pre>
<pre style="margin:0; padding:0 ">2657: </pre>
<pre style="margin:0; padding:0 ">2658: </pre>
<pre style="margin:0; padding:0 ">2659: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2660:   logic [20:0] addr_hit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2661:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2662:     addr_hit = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2663:     addr_hit[ 0] = (reg_addr == FLASH_CTRL_INTR_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2664:     addr_hit[ 1] = (reg_addr == FLASH_CTRL_INTR_ENABLE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2665:     addr_hit[ 2] = (reg_addr == FLASH_CTRL_INTR_TEST_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2666:     addr_hit[ 3] = (reg_addr == FLASH_CTRL_CONTROL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2667:     addr_hit[ 4] = (reg_addr == FLASH_CTRL_ADDR_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2668:     addr_hit[ 5] = (reg_addr == FLASH_CTRL_REGION_CFG_REGWEN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2669:     addr_hit[ 6] = (reg_addr == FLASH_CTRL_MP_REGION_CFG0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2670:     addr_hit[ 7] = (reg_addr == FLASH_CTRL_MP_REGION_CFG1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2671:     addr_hit[ 8] = (reg_addr == FLASH_CTRL_MP_REGION_CFG2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2672:     addr_hit[ 9] = (reg_addr == FLASH_CTRL_MP_REGION_CFG3_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2673:     addr_hit[10] = (reg_addr == FLASH_CTRL_MP_REGION_CFG4_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2674:     addr_hit[11] = (reg_addr == FLASH_CTRL_MP_REGION_CFG5_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2675:     addr_hit[12] = (reg_addr == FLASH_CTRL_MP_REGION_CFG6_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2676:     addr_hit[13] = (reg_addr == FLASH_CTRL_MP_REGION_CFG7_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2677:     addr_hit[14] = (reg_addr == FLASH_CTRL_DEFAULT_REGION_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2678:     addr_hit[15] = (reg_addr == FLASH_CTRL_BANK_CFG_REGWEN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2679:     addr_hit[16] = (reg_addr == FLASH_CTRL_MP_BANK_CFG_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2680:     addr_hit[17] = (reg_addr == FLASH_CTRL_OP_STATUS_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2681:     addr_hit[18] = (reg_addr == FLASH_CTRL_STATUS_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2682:     addr_hit[19] = (reg_addr == FLASH_CTRL_SCRATCH_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2683:     addr_hit[20] = (reg_addr == FLASH_CTRL_FIFO_LVL_OFFSET);</pre>
<pre style="margin:0; padding:0 ">2684:   end</pre>
<pre style="margin:0; padding:0 ">2685: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2686:   assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;</pre>
<pre style="margin:0; padding:0 ">2687: </pre>
<pre style="margin:0; padding:0 ">2688:   // Check sub-word write is permitted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2689:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2690:     wr_err = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2691:     if (addr_hit[ 0] && reg_we && (FLASH_CTRL_PERMIT[ 0] != (FLASH_CTRL_PERMIT[ 0] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2692:     if (addr_hit[ 1] && reg_we && (FLASH_CTRL_PERMIT[ 1] != (FLASH_CTRL_PERMIT[ 1] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2693:     if (addr_hit[ 2] && reg_we && (FLASH_CTRL_PERMIT[ 2] != (FLASH_CTRL_PERMIT[ 2] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2694:     if (addr_hit[ 3] && reg_we && (FLASH_CTRL_PERMIT[ 3] != (FLASH_CTRL_PERMIT[ 3] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2695:     if (addr_hit[ 4] && reg_we && (FLASH_CTRL_PERMIT[ 4] != (FLASH_CTRL_PERMIT[ 4] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2696:     if (addr_hit[ 5] && reg_we && (FLASH_CTRL_PERMIT[ 5] != (FLASH_CTRL_PERMIT[ 5] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2697:     if (addr_hit[ 6] && reg_we && (FLASH_CTRL_PERMIT[ 6] != (FLASH_CTRL_PERMIT[ 6] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2698:     if (addr_hit[ 7] && reg_we && (FLASH_CTRL_PERMIT[ 7] != (FLASH_CTRL_PERMIT[ 7] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2699:     if (addr_hit[ 8] && reg_we && (FLASH_CTRL_PERMIT[ 8] != (FLASH_CTRL_PERMIT[ 8] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2700:     if (addr_hit[ 9] && reg_we && (FLASH_CTRL_PERMIT[ 9] != (FLASH_CTRL_PERMIT[ 9] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2701:     if (addr_hit[10] && reg_we && (FLASH_CTRL_PERMIT[10] != (FLASH_CTRL_PERMIT[10] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2702:     if (addr_hit[11] && reg_we && (FLASH_CTRL_PERMIT[11] != (FLASH_CTRL_PERMIT[11] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2703:     if (addr_hit[12] && reg_we && (FLASH_CTRL_PERMIT[12] != (FLASH_CTRL_PERMIT[12] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2704:     if (addr_hit[13] && reg_we && (FLASH_CTRL_PERMIT[13] != (FLASH_CTRL_PERMIT[13] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2705:     if (addr_hit[14] && reg_we && (FLASH_CTRL_PERMIT[14] != (FLASH_CTRL_PERMIT[14] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2706:     if (addr_hit[15] && reg_we && (FLASH_CTRL_PERMIT[15] != (FLASH_CTRL_PERMIT[15] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2707:     if (addr_hit[16] && reg_we && (FLASH_CTRL_PERMIT[16] != (FLASH_CTRL_PERMIT[16] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2708:     if (addr_hit[17] && reg_we && (FLASH_CTRL_PERMIT[17] != (FLASH_CTRL_PERMIT[17] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2709:     if (addr_hit[18] && reg_we && (FLASH_CTRL_PERMIT[18] != (FLASH_CTRL_PERMIT[18] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2710:     if (addr_hit[19] && reg_we && (FLASH_CTRL_PERMIT[19] != (FLASH_CTRL_PERMIT[19] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2711:     if (addr_hit[20] && reg_we && (FLASH_CTRL_PERMIT[20] != (FLASH_CTRL_PERMIT[20] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="margin:0; padding:0 ">2712:   end</pre>
<pre style="margin:0; padding:0 ">2713: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2714:   assign intr_state_prog_empty_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2715:   assign intr_state_prog_empty_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2716: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2717:   assign intr_state_prog_lvl_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2718:   assign intr_state_prog_lvl_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2719: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2720:   assign intr_state_rd_full_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2721:   assign intr_state_rd_full_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2722: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2723:   assign intr_state_rd_lvl_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2724:   assign intr_state_rd_lvl_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2725: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2726:   assign intr_state_op_done_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2727:   assign intr_state_op_done_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">2728: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2729:   assign intr_state_op_error_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2730:   assign intr_state_op_error_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">2731: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2732:   assign intr_enable_prog_empty_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2733:   assign intr_enable_prog_empty_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2734: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2735:   assign intr_enable_prog_lvl_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2736:   assign intr_enable_prog_lvl_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2737: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2738:   assign intr_enable_rd_full_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2739:   assign intr_enable_rd_full_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2740: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2741:   assign intr_enable_rd_lvl_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2742:   assign intr_enable_rd_lvl_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2743: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2744:   assign intr_enable_op_done_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2745:   assign intr_enable_op_done_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">2746: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2747:   assign intr_enable_op_error_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2748:   assign intr_enable_op_error_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">2749: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2750:   assign intr_test_prog_empty_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2751:   assign intr_test_prog_empty_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2752: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2753:   assign intr_test_prog_lvl_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2754:   assign intr_test_prog_lvl_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2755: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2756:   assign intr_test_rd_full_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2757:   assign intr_test_rd_full_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2758: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2759:   assign intr_test_rd_lvl_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2760:   assign intr_test_rd_lvl_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2761: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2762:   assign intr_test_op_done_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2763:   assign intr_test_op_done_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">2764: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2765:   assign intr_test_op_error_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2766:   assign intr_test_op_error_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">2767: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2768:   assign control_start_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2769:   assign control_start_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2770: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2771:   assign control_op_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2772:   assign control_op_wd = reg_wdata[5:4];</pre>
<pre style="margin:0; padding:0 ">2773: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2774:   assign control_erase_sel_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2775:   assign control_erase_sel_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">2776: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2777:   assign control_fifo_rst_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2778:   assign control_fifo_rst_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">2779: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2780:   assign control_num_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2781:   assign control_num_wd = reg_wdata[27:16];</pre>
<pre style="margin:0; padding:0 ">2782: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2783:   assign addr_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2784:   assign addr_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">2785: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2786:   assign region_cfg_regwen_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2787:   assign region_cfg_regwen_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2788: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2789:   assign mp_region_cfg0_en0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2790:   assign mp_region_cfg0_en0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2791: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2792:   assign mp_region_cfg0_rd_en0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2793:   assign mp_region_cfg0_rd_en0_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2794: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2795:   assign mp_region_cfg0_prog_en0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2796:   assign mp_region_cfg0_prog_en0_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2797: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2798:   assign mp_region_cfg0_erase_en0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2799:   assign mp_region_cfg0_erase_en0_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2800: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2801:   assign mp_region_cfg0_base0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2802:   assign mp_region_cfg0_base0_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 ">2803: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2804:   assign mp_region_cfg0_size0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2805:   assign mp_region_cfg0_size0_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 ">2806: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2807:   assign mp_region_cfg1_en1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2808:   assign mp_region_cfg1_en1_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2809: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2810:   assign mp_region_cfg1_rd_en1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2811:   assign mp_region_cfg1_rd_en1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2812: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2813:   assign mp_region_cfg1_prog_en1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2814:   assign mp_region_cfg1_prog_en1_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2815: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2816:   assign mp_region_cfg1_erase_en1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2817:   assign mp_region_cfg1_erase_en1_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2818: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2819:   assign mp_region_cfg1_base1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2820:   assign mp_region_cfg1_base1_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 ">2821: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2822:   assign mp_region_cfg1_size1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2823:   assign mp_region_cfg1_size1_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 ">2824: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2825:   assign mp_region_cfg2_en2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2826:   assign mp_region_cfg2_en2_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2827: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2828:   assign mp_region_cfg2_rd_en2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2829:   assign mp_region_cfg2_rd_en2_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2830: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2831:   assign mp_region_cfg2_prog_en2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2832:   assign mp_region_cfg2_prog_en2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2833: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2834:   assign mp_region_cfg2_erase_en2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2835:   assign mp_region_cfg2_erase_en2_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2836: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2837:   assign mp_region_cfg2_base2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2838:   assign mp_region_cfg2_base2_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 ">2839: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2840:   assign mp_region_cfg2_size2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2841:   assign mp_region_cfg2_size2_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 ">2842: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2843:   assign mp_region_cfg3_en3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2844:   assign mp_region_cfg3_en3_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2845: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2846:   assign mp_region_cfg3_rd_en3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2847:   assign mp_region_cfg3_rd_en3_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2848: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2849:   assign mp_region_cfg3_prog_en3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2850:   assign mp_region_cfg3_prog_en3_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2851: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2852:   assign mp_region_cfg3_erase_en3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2853:   assign mp_region_cfg3_erase_en3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2854: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2855:   assign mp_region_cfg3_base3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2856:   assign mp_region_cfg3_base3_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 ">2857: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2858:   assign mp_region_cfg3_size3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2859:   assign mp_region_cfg3_size3_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 ">2860: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2861:   assign mp_region_cfg4_en4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2862:   assign mp_region_cfg4_en4_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2863: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2864:   assign mp_region_cfg4_rd_en4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2865:   assign mp_region_cfg4_rd_en4_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2866: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2867:   assign mp_region_cfg4_prog_en4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2868:   assign mp_region_cfg4_prog_en4_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2869: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2870:   assign mp_region_cfg4_erase_en4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2871:   assign mp_region_cfg4_erase_en4_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2872: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2873:   assign mp_region_cfg4_base4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2874:   assign mp_region_cfg4_base4_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 ">2875: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2876:   assign mp_region_cfg4_size4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2877:   assign mp_region_cfg4_size4_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 ">2878: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2879:   assign mp_region_cfg5_en5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2880:   assign mp_region_cfg5_en5_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2881: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2882:   assign mp_region_cfg5_rd_en5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2883:   assign mp_region_cfg5_rd_en5_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2884: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2885:   assign mp_region_cfg5_prog_en5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2886:   assign mp_region_cfg5_prog_en5_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2887: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2888:   assign mp_region_cfg5_erase_en5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2889:   assign mp_region_cfg5_erase_en5_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2890: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2891:   assign mp_region_cfg5_base5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2892:   assign mp_region_cfg5_base5_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 ">2893: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2894:   assign mp_region_cfg5_size5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2895:   assign mp_region_cfg5_size5_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 ">2896: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2897:   assign mp_region_cfg6_en6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2898:   assign mp_region_cfg6_en6_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2899: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2900:   assign mp_region_cfg6_rd_en6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2901:   assign mp_region_cfg6_rd_en6_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2902: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2903:   assign mp_region_cfg6_prog_en6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2904:   assign mp_region_cfg6_prog_en6_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2905: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2906:   assign mp_region_cfg6_erase_en6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2907:   assign mp_region_cfg6_erase_en6_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2908: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2909:   assign mp_region_cfg6_base6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2910:   assign mp_region_cfg6_base6_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 ">2911: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2912:   assign mp_region_cfg6_size6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2913:   assign mp_region_cfg6_size6_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 ">2914: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2915:   assign mp_region_cfg7_en7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2916:   assign mp_region_cfg7_en7_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2917: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2918:   assign mp_region_cfg7_rd_en7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2919:   assign mp_region_cfg7_rd_en7_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2920: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2921:   assign mp_region_cfg7_prog_en7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2922:   assign mp_region_cfg7_prog_en7_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2923: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2924:   assign mp_region_cfg7_erase_en7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2925:   assign mp_region_cfg7_erase_en7_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">2926: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2927:   assign mp_region_cfg7_base7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2928:   assign mp_region_cfg7_base7_wd = reg_wdata[12:4];</pre>
<pre style="margin:0; padding:0 ">2929: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2930:   assign mp_region_cfg7_size7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2931:   assign mp_region_cfg7_size7_wd = reg_wdata[24:16];</pre>
<pre style="margin:0; padding:0 ">2932: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2933:   assign default_region_rd_en_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2934:   assign default_region_rd_en_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2935: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2936:   assign default_region_prog_en_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2937:   assign default_region_prog_en_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2938: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2939:   assign default_region_erase_en_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2940:   assign default_region_erase_en_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">2941: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2942:   assign bank_cfg_regwen_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2943:   assign bank_cfg_regwen_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2944: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2945:   assign mp_bank_cfg_erase_en0_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2946:   assign mp_bank_cfg_erase_en0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2947: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2948:   assign mp_bank_cfg_erase_en1_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2949:   assign mp_bank_cfg_erase_en1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2950: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2951:   assign op_status_done_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2952:   assign op_status_done_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">2953: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2954:   assign op_status_err_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2955:   assign op_status_err_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">2956: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2957:   assign status_rd_full_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 ">2958: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2959:   assign status_rd_empty_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 ">2960: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2961:   assign status_prog_full_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 ">2962: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2963:   assign status_prog_empty_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 ">2964: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2965:   assign status_init_wip_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 ">2966: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2967:   assign status_error_page_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 ">2968: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2969:   assign status_error_bank_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 ">2970: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2971:   assign scratch_we = addr_hit[19] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2972:   assign scratch_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">2973: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2974:   assign fifo_lvl_prog_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2975:   assign fifo_lvl_prog_wd = reg_wdata[4:0];</pre>
<pre style="margin:0; padding:0 ">2976: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2977:   assign fifo_lvl_rd_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2978:   assign fifo_lvl_rd_wd = reg_wdata[12:8];</pre>
<pre style="margin:0; padding:0 ">2979: </pre>
<pre style="margin:0; padding:0 ">2980:   // Read data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2981:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2982:     reg_rdata_next = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2983:     unique case (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2984:       addr_hit[0]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2985:         reg_rdata_next[0] = intr_state_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2986:         reg_rdata_next[1] = intr_state_prog_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2987:         reg_rdata_next[2] = intr_state_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2988:         reg_rdata_next[3] = intr_state_rd_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2989:         reg_rdata_next[4] = intr_state_op_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2990:         reg_rdata_next[5] = intr_state_op_error_qs;</pre>
<pre style="margin:0; padding:0 ">2991:       end</pre>
<pre style="margin:0; padding:0 ">2992: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2993:       addr_hit[1]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2994:         reg_rdata_next[0] = intr_enable_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2995:         reg_rdata_next[1] = intr_enable_prog_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2996:         reg_rdata_next[2] = intr_enable_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2997:         reg_rdata_next[3] = intr_enable_rd_lvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2998:         reg_rdata_next[4] = intr_enable_op_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2999:         reg_rdata_next[5] = intr_enable_op_error_qs;</pre>
<pre style="margin:0; padding:0 ">3000:       end</pre>
<pre style="margin:0; padding:0 ">3001: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3002:       addr_hit[2]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3003:         reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3004:         reg_rdata_next[1] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3005:         reg_rdata_next[2] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3006:         reg_rdata_next[3] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3007:         reg_rdata_next[4] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3008:         reg_rdata_next[5] = '0;</pre>
<pre style="margin:0; padding:0 ">3009:       end</pre>
<pre style="margin:0; padding:0 ">3010: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3011:       addr_hit[3]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3012:         reg_rdata_next[0] = control_start_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3013:         reg_rdata_next[5:4] = control_op_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3014:         reg_rdata_next[6] = control_erase_sel_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3015:         reg_rdata_next[7] = control_fifo_rst_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3016:         reg_rdata_next[27:16] = control_num_qs;</pre>
<pre style="margin:0; padding:0 ">3017:       end</pre>
<pre style="margin:0; padding:0 ">3018: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3019:       addr_hit[4]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3020:         reg_rdata_next[31:0] = addr_qs;</pre>
<pre style="margin:0; padding:0 ">3021:       end</pre>
<pre style="margin:0; padding:0 ">3022: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3023:       addr_hit[5]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3024:         reg_rdata_next[0] = region_cfg_regwen_qs;</pre>
<pre style="margin:0; padding:0 ">3025:       end</pre>
<pre style="margin:0; padding:0 ">3026: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3027:       addr_hit[6]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3028:         reg_rdata_next[0] = mp_region_cfg0_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3029:         reg_rdata_next[1] = mp_region_cfg0_rd_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3030:         reg_rdata_next[2] = mp_region_cfg0_prog_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3031:         reg_rdata_next[3] = mp_region_cfg0_erase_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3032:         reg_rdata_next[12:4] = mp_region_cfg0_base0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3033:         reg_rdata_next[24:16] = mp_region_cfg0_size0_qs;</pre>
<pre style="margin:0; padding:0 ">3034:       end</pre>
<pre style="margin:0; padding:0 ">3035: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3036:       addr_hit[7]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3037:         reg_rdata_next[0] = mp_region_cfg1_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3038:         reg_rdata_next[1] = mp_region_cfg1_rd_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3039:         reg_rdata_next[2] = mp_region_cfg1_prog_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3040:         reg_rdata_next[3] = mp_region_cfg1_erase_en1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3041:         reg_rdata_next[12:4] = mp_region_cfg1_base1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3042:         reg_rdata_next[24:16] = mp_region_cfg1_size1_qs;</pre>
<pre style="margin:0; padding:0 ">3043:       end</pre>
<pre style="margin:0; padding:0 ">3044: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3045:       addr_hit[8]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3046:         reg_rdata_next[0] = mp_region_cfg2_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3047:         reg_rdata_next[1] = mp_region_cfg2_rd_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3048:         reg_rdata_next[2] = mp_region_cfg2_prog_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3049:         reg_rdata_next[3] = mp_region_cfg2_erase_en2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3050:         reg_rdata_next[12:4] = mp_region_cfg2_base2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3051:         reg_rdata_next[24:16] = mp_region_cfg2_size2_qs;</pre>
<pre style="margin:0; padding:0 ">3052:       end</pre>
<pre style="margin:0; padding:0 ">3053: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3054:       addr_hit[9]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3055:         reg_rdata_next[0] = mp_region_cfg3_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3056:         reg_rdata_next[1] = mp_region_cfg3_rd_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3057:         reg_rdata_next[2] = mp_region_cfg3_prog_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3058:         reg_rdata_next[3] = mp_region_cfg3_erase_en3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3059:         reg_rdata_next[12:4] = mp_region_cfg3_base3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3060:         reg_rdata_next[24:16] = mp_region_cfg3_size3_qs;</pre>
<pre style="margin:0; padding:0 ">3061:       end</pre>
<pre style="margin:0; padding:0 ">3062: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3063:       addr_hit[10]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3064:         reg_rdata_next[0] = mp_region_cfg4_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3065:         reg_rdata_next[1] = mp_region_cfg4_rd_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3066:         reg_rdata_next[2] = mp_region_cfg4_prog_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3067:         reg_rdata_next[3] = mp_region_cfg4_erase_en4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3068:         reg_rdata_next[12:4] = mp_region_cfg4_base4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3069:         reg_rdata_next[24:16] = mp_region_cfg4_size4_qs;</pre>
<pre style="margin:0; padding:0 ">3070:       end</pre>
<pre style="margin:0; padding:0 ">3071: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3072:       addr_hit[11]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3073:         reg_rdata_next[0] = mp_region_cfg5_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3074:         reg_rdata_next[1] = mp_region_cfg5_rd_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3075:         reg_rdata_next[2] = mp_region_cfg5_prog_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3076:         reg_rdata_next[3] = mp_region_cfg5_erase_en5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3077:         reg_rdata_next[12:4] = mp_region_cfg5_base5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3078:         reg_rdata_next[24:16] = mp_region_cfg5_size5_qs;</pre>
<pre style="margin:0; padding:0 ">3079:       end</pre>
<pre style="margin:0; padding:0 ">3080: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3081:       addr_hit[12]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3082:         reg_rdata_next[0] = mp_region_cfg6_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3083:         reg_rdata_next[1] = mp_region_cfg6_rd_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3084:         reg_rdata_next[2] = mp_region_cfg6_prog_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3085:         reg_rdata_next[3] = mp_region_cfg6_erase_en6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3086:         reg_rdata_next[12:4] = mp_region_cfg6_base6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3087:         reg_rdata_next[24:16] = mp_region_cfg6_size6_qs;</pre>
<pre style="margin:0; padding:0 ">3088:       end</pre>
<pre style="margin:0; padding:0 ">3089: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3090:       addr_hit[13]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3091:         reg_rdata_next[0] = mp_region_cfg7_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3092:         reg_rdata_next[1] = mp_region_cfg7_rd_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3093:         reg_rdata_next[2] = mp_region_cfg7_prog_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3094:         reg_rdata_next[3] = mp_region_cfg7_erase_en7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3095:         reg_rdata_next[12:4] = mp_region_cfg7_base7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3096:         reg_rdata_next[24:16] = mp_region_cfg7_size7_qs;</pre>
<pre style="margin:0; padding:0 ">3097:       end</pre>
<pre style="margin:0; padding:0 ">3098: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3099:       addr_hit[14]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3100:         reg_rdata_next[0] = default_region_rd_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3101:         reg_rdata_next[1] = default_region_prog_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3102:         reg_rdata_next[2] = default_region_erase_en_qs;</pre>
<pre style="margin:0; padding:0 ">3103:       end</pre>
<pre style="margin:0; padding:0 ">3104: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3105:       addr_hit[15]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3106:         reg_rdata_next[0] = bank_cfg_regwen_qs;</pre>
<pre style="margin:0; padding:0 ">3107:       end</pre>
<pre style="margin:0; padding:0 ">3108: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3109:       addr_hit[16]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3110:         reg_rdata_next[0] = mp_bank_cfg_erase_en0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3111:         reg_rdata_next[1] = mp_bank_cfg_erase_en1_qs;</pre>
<pre style="margin:0; padding:0 ">3112:       end</pre>
<pre style="margin:0; padding:0 ">3113: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3114:       addr_hit[17]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3115:         reg_rdata_next[0] = op_status_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3116:         reg_rdata_next[1] = op_status_err_qs;</pre>
<pre style="margin:0; padding:0 ">3117:       end</pre>
<pre style="margin:0; padding:0 ">3118: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3119:       addr_hit[18]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3120:         reg_rdata_next[0] = status_rd_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3121:         reg_rdata_next[1] = status_rd_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3122:         reg_rdata_next[2] = status_prog_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3123:         reg_rdata_next[3] = status_prog_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3124:         reg_rdata_next[4] = status_init_wip_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3125:         reg_rdata_next[16:8] = status_error_page_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3126:         reg_rdata_next[17] = status_error_bank_qs;</pre>
<pre style="margin:0; padding:0 ">3127:       end</pre>
<pre style="margin:0; padding:0 ">3128: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3129:       addr_hit[19]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3130:         reg_rdata_next[31:0] = scratch_qs;</pre>
<pre style="margin:0; padding:0 ">3131:       end</pre>
<pre style="margin:0; padding:0 ">3132: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3133:       addr_hit[20]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3134:         reg_rdata_next[4:0] = fifo_lvl_prog_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3135:         reg_rdata_next[12:8] = fifo_lvl_rd_qs;</pre>
<pre style="margin:0; padding:0 ">3136:       end</pre>
<pre style="margin:0; padding:0 ">3137: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3138:       default: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3139:         reg_rdata_next = '1;</pre>
<pre style="margin:0; padding:0 ">3140:       end</pre>
<pre style="margin:0; padding:0 ">3141:     endcase</pre>
<pre style="margin:0; padding:0 ">3142:   end</pre>
<pre style="margin:0; padding:0 ">3143: </pre>
<pre style="margin:0; padding:0 ">3144:   // Assertions for Register Interface</pre>
<pre style="margin:0; padding:0 ">3145:   `ASSERT_PULSE(wePulse, reg_we, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">3146:   `ASSERT_PULSE(rePulse, reg_re, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">3147: </pre>
<pre style="margin:0; padding:0 ">3148:   `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">3149: </pre>
<pre style="margin:0; padding:0 ">3150:   `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit), clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">3151: </pre>
<pre style="margin:0; padding:0 ">3152:   // this is formulated as an assumption such that the FPV testbenches do disprove this</pre>
<pre style="margin:0; padding:0 ">3153:   // property by mistake</pre>
<pre style="margin:0; padding:0 ">3154:   `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">3155: </pre>
<pre style="margin:0; padding:0 ">3156: endmodule</pre>
<pre style="margin:0; padding:0 ">3157: </pre>
</body>
</html>
