{
  "Top": "feedforward",
  "RtlTop": "feedforward",
  "RtlPrefix": "",
  "RtlSubPrefix": "feedforward_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "W1": {
      "index": "2",
      "direction": "in",
      "srcType": "int const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "W1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "W1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "W2": {
      "index": "3",
      "direction": "in",
      "srcType": "int const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "W2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "W2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "W3": {
      "index": "4",
      "direction": "in",
      "srcType": "int const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "W3_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "W3_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "X_size": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "X_size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rowsW1": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rowsW1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "colsW1": {
      "index": "7",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "colsW1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rowsW2": {
      "index": "8",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rowsW2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "colsW2": {
      "index": "9",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "colsW2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rowsW3": {
      "index": "10",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rowsW3",
          "usage": "data",
          "direction": "in"
        }]
    },
    "colsW3": {
      "index": "11",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "colsW3",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "feedforward"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "feedforward",
    "Version": "1.0",
    "DisplayName": "Feedforward",
    "Revision": "2114123812",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_feedforward_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/bnn.cpp"],
    "Vhdl": [
      "impl\/vhdl\/feedforward_control_s_axi.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_103_1.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_113_2.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_141_5.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_147_6.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_156_7.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_163_8.vhd",
      "impl\/vhdl\/feedforward_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/feedforward_gmem_m_axi.vhd",
      "impl\/vhdl\/feedforward_layer1_activations_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/feedforward_layer2_activations_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/feedforward_layer3_activations_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/feedforward_regslice_both.vhd",
      "impl\/vhdl\/feedforward_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/feedforward_sparsemux_257_7_32_1_1.vhd",
      "impl\/vhdl\/feedforward_sparsemux_513_8_32_1_1.vhd",
      "impl\/vhdl\/feedforward.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/feedforward_control_s_axi.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_103_1.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_113_2.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_126_3.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_141_5.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_147_6.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_156_7.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_163_8.v",
      "impl\/verilog\/feedforward_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/feedforward_gmem_m_axi.v",
      "impl\/verilog\/feedforward_layer1_activations_RAM_AUTO_1R1W.v",
      "impl\/verilog\/feedforward_layer2_activations_RAM_AUTO_1R1W.v",
      "impl\/verilog\/feedforward_layer3_activations_RAM_AUTO_1R1W.v",
      "impl\/verilog\/feedforward_regslice_both.v",
      "impl\/verilog\/feedforward_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/feedforward_sparsemux_257_7_32_1_1.v",
      "impl\/verilog\/feedforward_sparsemux_513_8_32_1_1.v",
      "impl\/verilog\/feedforward.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/feedforward_v1_0\/data\/feedforward.mdd",
      "impl\/misc\/drivers\/feedforward_v1_0\/data\/feedforward.tcl",
      "impl\/misc\/drivers\/feedforward_v1_0\/data\/feedforward.yaml",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/xfeedforward.c",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/xfeedforward.h",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/xfeedforward_hw.h",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/xfeedforward_linux.c",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/xfeedforward_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/feedforward.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "W1_1",
          "access": "W",
          "description": "Data signal of W1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W1",
              "access": "W",
              "description": "Bit 31 to 0 of W1"
            }]
        },
        {
          "offset": "0x14",
          "name": "W1_2",
          "access": "W",
          "description": "Data signal of W1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W1",
              "access": "W",
              "description": "Bit 63 to 32 of W1"
            }]
        },
        {
          "offset": "0x1c",
          "name": "W2_1",
          "access": "W",
          "description": "Data signal of W2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W2",
              "access": "W",
              "description": "Bit 31 to 0 of W2"
            }]
        },
        {
          "offset": "0x20",
          "name": "W2_2",
          "access": "W",
          "description": "Data signal of W2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W2",
              "access": "W",
              "description": "Bit 63 to 32 of W2"
            }]
        },
        {
          "offset": "0x28",
          "name": "W3_1",
          "access": "W",
          "description": "Data signal of W3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W3",
              "access": "W",
              "description": "Bit 31 to 0 of W3"
            }]
        },
        {
          "offset": "0x2c",
          "name": "W3_2",
          "access": "W",
          "description": "Data signal of W3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W3",
              "access": "W",
              "description": "Bit 63 to 32 of W3"
            }]
        },
        {
          "offset": "0x34",
          "name": "X_size",
          "access": "W",
          "description": "Data signal of X_size",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "X_size",
              "access": "W",
              "description": "Bit 31 to 0 of X_size"
            }]
        },
        {
          "offset": "0x3c",
          "name": "rowsW1",
          "access": "W",
          "description": "Data signal of rowsW1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rowsW1",
              "access": "W",
              "description": "Bit 31 to 0 of rowsW1"
            }]
        },
        {
          "offset": "0x44",
          "name": "colsW1",
          "access": "W",
          "description": "Data signal of colsW1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "colsW1",
              "access": "W",
              "description": "Bit 31 to 0 of colsW1"
            }]
        },
        {
          "offset": "0x4c",
          "name": "rowsW2",
          "access": "W",
          "description": "Data signal of rowsW2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rowsW2",
              "access": "W",
              "description": "Bit 31 to 0 of rowsW2"
            }]
        },
        {
          "offset": "0x54",
          "name": "colsW2",
          "access": "W",
          "description": "Data signal of colsW2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "colsW2",
              "access": "W",
              "description": "Bit 31 to 0 of colsW2"
            }]
        },
        {
          "offset": "0x5c",
          "name": "rowsW3",
          "access": "W",
          "description": "Data signal of rowsW3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rowsW3",
              "access": "W",
              "description": "Bit 31 to 0 of rowsW3"
            }]
        },
        {
          "offset": "0x64",
          "name": "colsW3",
          "access": "W",
          "description": "Data signal of colsW3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "colsW3",
              "access": "W",
              "description": "Bit 31 to 0 of colsW3"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "W1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "W2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "W3"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "X_size"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "rowsW1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "68",
          "argName": "colsW1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "76",
          "argName": "rowsW2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "84",
          "argName": "colsW2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "92",
          "argName": "rowsW3"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "100",
          "argName": "colsW3"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem:input_stream:output_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "W1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "W1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "W2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "W2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "W3"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "W3"
        }
      ]
    },
    "input_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "input_stream_",
      "ports": [
        "input_stream_TDATA",
        "input_stream_TKEEP",
        "input_stream_TLAST",
        "input_stream_TREADY",
        "input_stream_TSTRB",
        "input_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input_stream"
        }]
    },
    "output_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "output_stream_",
      "ports": [
        "output_stream_TDATA",
        "output_stream_TKEEP",
        "output_stream_TLAST",
        "output_stream_TREADY",
        "output_stream_TSTRB",
        "output_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output_stream"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "input_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "input_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "input_stream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "output_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "output_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "output_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "output_stream_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "feedforward",
      "BindInstances": "layer1_activations_U layer1_activations_2_U layer2_activations_U layer2_activations_4_U layer2_activations_5_U layer2_activations_6_U layer3_activations_U icmp_ln51_fu_7734_p2 icmp_ln51_1_fu_7750_p2 add_ln51_fu_7755_p2 icmp_ln55_fu_7787_p2 add_ln55_fu_7792_p2 sparsemux_513_8_32_1_1_U548 add_ln58_2_fu_8578_p2 add_ln58_fu_8583_p2 add_ln58_1_fu_8600_p2 icmp_ln21_fu_8635_p2 cnt_1_fu_8643_p2 icmp_ln51_2_fu_9161_p2 icmp_ln51_3_fu_9177_p2 add_ln51_1_fu_9182_p2 icmp_ln55_1_fu_9214_p2 add_ln55_1_fu_9219_p2 sparsemux_257_7_32_1_1_U549 add_ln58_8_fu_9749_p2 add_ln58_3_fu_9754_p2 add_ln58_4_fu_9767_p2 icmp_ln21_1_fu_9804_p2 cnt_3_fu_9812_p2 icmp_ln51_4_fu_10330_p2 icmp_ln51_5_fu_10356_p2 add_ln51_2_fu_10361_p2 icmp_ln55_2_fu_10379_p2 add_ln55_2_fu_10384_p2 sparsemux_257_7_32_1_1_U550 add_ln58_10_fu_10914_p2 add_ln58_6_fu_10919_p2 add_ln58_7_fu_10932_p2 icmp_ln21_2_fu_10966_p2 cnt_5_fu_10974_p2 sub102_fu_10980_p2 control_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_103_1",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376",
          "BindInstances": "icmp_ln103_fu_3918_p2 add_ln103_fu_3924_p2 X0_input_256_fu_3943_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_113_2",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646",
          "BindInstances": "icmp_ln113_fu_104_p2 sub_ln116_fu_167_p2 icmp_ln113_1_fu_144_p2 sub_ln116_1_fu_178_p2 add_ln113_fu_150_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_126_3",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654",
          "BindInstances": "icmp_ln126_fu_2006_p2 add_ln126_fu_2012_p2 select_ln129_fu_2047_p3 layer1_quant_128_fu_2054_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_141_5",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789",
          "BindInstances": "icmp_ln141_fu_152_p2 sub_ln144_fu_255_p2 icmp_ln141_1_fu_194_p2 sub_ln144_1_fu_266_p2 icmp_ln141_2_fu_218_p2 sub_ln144_2_fu_277_p2 icmp_ln141_3_fu_232_p2 sub_ln144_3_fu_288_p2 add_ln141_fu_238_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_147_6",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799",
          "BindInstances": "icmp_ln147_fu_2050_p2 add_ln147_fu_2056_p2 sparsemux_9_2_32_1_1_U403 layer3_quant_128_fu_2116_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_156_7",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936",
          "BindInstances": "icmp_ln156_fu_77_p2 add_ln156_fu_83_p2 sub_ln159_fu_105_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_163_8",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943",
          "BindInstances": "icmp_ln163_fu_112_p2 add_ln163_fu_118_p2 temp_last_fu_129_p2"
        }
      ]
    },
    "Info": {
      "feedforward_Pipeline_VITIS_LOOP_103_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_113_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_126_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_141_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_147_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_156_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_163_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "feedforward_Pipeline_VITIS_LOOP_103_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.728"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_103_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "276",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "141",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_113_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.806"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_113_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "130",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "234",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_126_3": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "2",
          "PipelineIIMax": "0",
          "PipelineII": "2 ~ 0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.504"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_126_3",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "?",
            "Latency": "1 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "147",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "162",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_141_5": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.806"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_141_5",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "214",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "388",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_147_6": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "2",
          "PipelineIIMax": "0",
          "PipelineII": "2 ~ 0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.698"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_147_6",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "311",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "150",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_156_7": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "131",
          "PipelineIIMin": "2",
          "PipelineIIMax": "129",
          "PipelineII": "2 ~ 129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.806"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_156_7",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "129",
            "Latency": "2 ~ 129",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "59",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "107",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_163_8": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.728"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_163_8",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "35",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "165",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_51_1",
            "TripCount": "",
            "LatencyMin": "13",
            "LatencyMax": "721408",
            "Latency": "13 ~ 721408",
            "PipelineII": "",
            "PipelineDepthMin": "13",
            "PipelineDepthMax": "2818",
            "PipelineDepth": "13 ~ 2818",
            "Loops": [{
                "Name": "VITIS_LOOP_55_2",
                "TripCount": "",
                "LatencyMin": "11",
                "LatencyMax": "2816",
                "Latency": "11 ~ 2816",
                "PipelineII": "",
                "PipelineDepth": "11"
              }]
          },
          {
            "Name": "VITIS_LOOP_51_1",
            "TripCount": "",
            "LatencyMin": "13",
            "LatencyMax": "721408",
            "Latency": "13 ~ 721408",
            "PipelineII": "",
            "PipelineDepthMin": "13",
            "PipelineDepthMax": "2818",
            "PipelineDepth": "13 ~ 2818",
            "Loops": [{
                "Name": "VITIS_LOOP_55_2",
                "TripCount": "",
                "LatencyMin": "11",
                "LatencyMax": "2816",
                "Latency": "11 ~ 2816",
                "PipelineII": "",
                "PipelineDepth": "11"
              }]
          },
          {
            "Name": "VITIS_LOOP_51_1",
            "TripCount": "",
            "LatencyMin": "13",
            "LatencyMax": "721408",
            "Latency": "13 ~ 721408",
            "PipelineII": "",
            "PipelineDepthMin": "13",
            "PipelineDepthMax": "2818",
            "PipelineDepth": "13 ~ 2818",
            "Loops": [{
                "Name": "VITIS_LOOP_55_2",
                "TripCount": "",
                "LatencyMin": "11",
                "LatencyMax": "2816",
                "Latency": "11 ~ 2816",
                "PipelineII": "",
                "PipelineDepth": "11"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "5",
          "FF": "12354",
          "AVAIL_FF": "106400",
          "UTIL_FF": "11",
          "LUT": "7763",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "14",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-06-11 23:52:53 -0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
