// Seed: 1250587402
module module_0 (
    output wor id_0
);
  wire id_2;
  wire id_3;
  assign id_0 = 1 == -1;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output wor id_2,
    input supply0 id_3,
    input tri id_4,
    input wor id_5,
    output tri0 id_6,
    input uwire id_7,
    output tri1 id_8,
    input tri1 id_9,
    input wor id_10,
    output supply1 id_11,
    output wire id_12,
    output wire id_13,
    input tri1 id_14#(.id_50(-1)),
    input supply1 id_15,
    input wire id_16,
    input uwire id_17,
    input tri0 id_18,
    output tri0 id_19,
    output wire id_20,
    output supply1 id_21,
    output supply1 id_22,
    input supply0 id_23,
    output supply0 id_24,
    input wor id_25,
    input wor id_26,
    output wire id_27,
    input supply0 id_28,
    output tri0 id_29,
    input wire id_30,
    input tri id_31,
    output wire id_32,
    input tri id_33,
    input tri0 id_34,
    output tri id_35,
    output wor id_36,
    input tri1 id_37,
    input tri0 id_38,
    id_51,
    input tri id_39,
    output tri0 id_40,
    output supply1 id_41,
    input wor id_42,
    output wor id_43,
    output tri0 id_44,
    input tri1 id_45,
    input tri id_46,
    output wor id_47,
    output tri1 id_48
);
  assign id_48 = 1'b0;
  module_0 modCall_1 (id_40);
  assign modCall_1.type_0 = 0;
endmodule
