/* Generated by Yosys 0.24 (git sha1 313b7997b50, clang 14.0.0-1ubuntu1 -fPIC -Os) */

module la_tielo(z);
  wire _0_;
  output z;
  wire z;
  LOGIC0_X1 _1_ (
    .Z(_0_)
  );
  BUF_X1 _2_ (
    .A(_0_),
    .Z(z)
  );
endmodule
