<stg><name>relu<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,20u>,relu_config3></name>


<trans_list>

<trans id="134" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %layer3_out, void @empty_10, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %layer2_out, void @empty_10, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %store_ln41 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln41 = br void %ReLUPackLoop

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
ReLUPackLoop:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReLUPackLoop:1 %icmp_ln41 = icmp_eq  i8 %i_1, i8 247

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReLUPackLoop:2 %i_2 = add i8 %i_1, i8 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReLUPackLoop:3 %br_ln41 = br i1 %icmp_ln41, void %ReLUPackLoop.split, void %for.end14

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
ReLUPackLoop.split:106 %store_ln41 = store i8 %i_2, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="16" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
ReLUPackLoop.split:3 %layer2_out_read = read i320 @_ssdm_op_Read.ap_fifo.volatile.i320P0A, i320 %layer2_out

]]></Node>
<StgValue><ssdm name="layer2_out_read"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="320">
<![CDATA[
ReLUPackLoop.split:4 %in_data = trunc i320 %layer2_out_read

]]></Node>
<StgValue><ssdm name="in_data"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="320">
<![CDATA[
ReLUPackLoop.split:5 %trunc_ln44_36 = trunc i320 %layer2_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln44_36"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:6 %in_data_4 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="in_data_4"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:7 %trunc_ln44_1 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 16, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln44_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:8 %in_data_5 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="in_data_5"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:9 %trunc_ln44_2 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 32, i32 46

]]></Node>
<StgValue><ssdm name="trunc_ln44_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:10 %in_data_6 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="in_data_6"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:11 %trunc_ln44_3 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 48, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln44_3"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:12 %trunc_ln44_4 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="trunc_ln44_4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:13 %trunc_ln44_s = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 64, i32 78

]]></Node>
<StgValue><ssdm name="trunc_ln44_s"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:14 %trunc_ln44_5 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln44_5"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:15 %trunc_ln44_20 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 80, i32 94

]]></Node>
<StgValue><ssdm name="trunc_ln44_20"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:16 %trunc_ln44_6 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="trunc_ln44_6"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:17 %trunc_ln44_21 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 96, i32 110

]]></Node>
<StgValue><ssdm name="trunc_ln44_21"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:18 %trunc_ln44_7 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln44_7"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:19 %trunc_ln44_22 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 112, i32 126

]]></Node>
<StgValue><ssdm name="trunc_ln44_22"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:20 %trunc_ln44_8 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="trunc_ln44_8"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:21 %trunc_ln44_23 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 128, i32 142

]]></Node>
<StgValue><ssdm name="trunc_ln44_23"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:22 %trunc_ln44_9 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln44_9"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:23 %trunc_ln44_24 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 144, i32 158

]]></Node>
<StgValue><ssdm name="trunc_ln44_24"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:24 %trunc_ln44_10 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="trunc_ln44_10"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:25 %trunc_ln44_25 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 160, i32 174

]]></Node>
<StgValue><ssdm name="trunc_ln44_25"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:26 %trunc_ln44_11 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln44_11"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:27 %trunc_ln44_26 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 176, i32 190

]]></Node>
<StgValue><ssdm name="trunc_ln44_26"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:28 %trunc_ln44_12 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="trunc_ln44_12"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:29 %trunc_ln44_27 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 192, i32 206

]]></Node>
<StgValue><ssdm name="trunc_ln44_27"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:30 %trunc_ln44_13 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln44_13"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:31 %trunc_ln44_28 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 208, i32 222

]]></Node>
<StgValue><ssdm name="trunc_ln44_28"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:32 %trunc_ln44_14 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 224, i32 239

]]></Node>
<StgValue><ssdm name="trunc_ln44_14"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:33 %trunc_ln44_29 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 224, i32 238

]]></Node>
<StgValue><ssdm name="trunc_ln44_29"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:34 %trunc_ln44_15 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 240, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln44_15"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:35 %trunc_ln44_30 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 240, i32 254

]]></Node>
<StgValue><ssdm name="trunc_ln44_30"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:36 %trunc_ln44_16 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 256, i32 271

]]></Node>
<StgValue><ssdm name="trunc_ln44_16"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:37 %trunc_ln44_31 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 256, i32 270

]]></Node>
<StgValue><ssdm name="trunc_ln44_31"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:38 %trunc_ln44_17 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 272, i32 287

]]></Node>
<StgValue><ssdm name="trunc_ln44_17"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:39 %trunc_ln44_32 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 272, i32 286

]]></Node>
<StgValue><ssdm name="trunc_ln44_32"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:40 %trunc_ln44_18 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 288, i32 303

]]></Node>
<StgValue><ssdm name="trunc_ln44_18"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:41 %trunc_ln44_33 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 288, i32 302

]]></Node>
<StgValue><ssdm name="trunc_ln44_33"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:42 %trunc_ln44_19 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %layer2_out_read, i32 304, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln44_19"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:43 %trunc_ln44_34 = partselect i15 @_ssdm_op_PartSelect.i15.i320.i32.i32, i320 %layer2_out_read, i32 304, i32 318

]]></Node>
<StgValue><ssdm name="trunc_ln44_34"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:44 %icmp_ln51 = icmp_sgt  i16 %in_data, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:45 %out_data_1 = select i1 %icmp_ln51, i15 %trunc_ln44_36, i15 0

]]></Node>
<StgValue><ssdm name="out_data_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:47 %icmp_ln51_1 = icmp_sgt  i16 %in_data_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:48 %out_data_3 = select i1 %icmp_ln51_1, i15 %trunc_ln44_1, i15 0

]]></Node>
<StgValue><ssdm name="out_data_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:50 %icmp_ln51_2 = icmp_sgt  i16 %in_data_5, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:51 %out_data_5 = select i1 %icmp_ln51_2, i15 %trunc_ln44_2, i15 0

]]></Node>
<StgValue><ssdm name="out_data_5"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:53 %icmp_ln51_3 = icmp_sgt  i16 %in_data_6, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:54 %out_data_7 = select i1 %icmp_ln51_3, i15 %trunc_ln44_3, i15 0

]]></Node>
<StgValue><ssdm name="out_data_7"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:56 %icmp_ln51_4 = icmp_sgt  i16 %trunc_ln44_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_4"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:57 %select_ln51 = select i1 %icmp_ln51_4, i15 %trunc_ln44_s, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:59 %icmp_ln51_5 = icmp_sgt  i16 %trunc_ln44_5, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_5"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:60 %select_ln51_1 = select i1 %icmp_ln51_5, i15 %trunc_ln44_20, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:62 %icmp_ln51_6 = icmp_sgt  i16 %trunc_ln44_6, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_6"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:63 %select_ln51_2 = select i1 %icmp_ln51_6, i15 %trunc_ln44_21, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:65 %icmp_ln51_7 = icmp_sgt  i16 %trunc_ln44_7, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_7"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:66 %select_ln51_3 = select i1 %icmp_ln51_7, i15 %trunc_ln44_22, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:68 %icmp_ln51_8 = icmp_sgt  i16 %trunc_ln44_8, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_8"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:69 %select_ln51_4 = select i1 %icmp_ln51_8, i15 %trunc_ln44_23, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_4"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:71 %icmp_ln51_9 = icmp_sgt  i16 %trunc_ln44_9, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_9"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:72 %select_ln51_5 = select i1 %icmp_ln51_9, i15 %trunc_ln44_24, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_5"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:74 %icmp_ln51_10 = icmp_sgt  i16 %trunc_ln44_10, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_10"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:75 %select_ln51_6 = select i1 %icmp_ln51_10, i15 %trunc_ln44_25, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_6"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:77 %icmp_ln51_11 = icmp_sgt  i16 %trunc_ln44_11, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_11"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:78 %select_ln51_7 = select i1 %icmp_ln51_11, i15 %trunc_ln44_26, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_7"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:80 %icmp_ln51_12 = icmp_sgt  i16 %trunc_ln44_12, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_12"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:81 %select_ln51_8 = select i1 %icmp_ln51_12, i15 %trunc_ln44_27, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_8"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:83 %icmp_ln51_13 = icmp_sgt  i16 %trunc_ln44_13, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_13"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:84 %select_ln51_9 = select i1 %icmp_ln51_13, i15 %trunc_ln44_28, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_9"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:86 %icmp_ln51_14 = icmp_sgt  i16 %trunc_ln44_14, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_14"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:87 %select_ln51_10 = select i1 %icmp_ln51_14, i15 %trunc_ln44_29, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_10"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:89 %icmp_ln51_15 = icmp_sgt  i16 %trunc_ln44_15, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_15"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:90 %select_ln51_11 = select i1 %icmp_ln51_15, i15 %trunc_ln44_30, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_11"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:92 %icmp_ln51_16 = icmp_sgt  i16 %trunc_ln44_16, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_16"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:93 %select_ln51_12 = select i1 %icmp_ln51_16, i15 %trunc_ln44_31, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_12"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:95 %icmp_ln51_17 = icmp_sgt  i16 %trunc_ln44_17, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_17"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:96 %select_ln51_13 = select i1 %icmp_ln51_17, i15 %trunc_ln44_32, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_13"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:98 %icmp_ln51_18 = icmp_sgt  i16 %trunc_ln44_18, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_18"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:99 %select_ln51_14 = select i1 %icmp_ln51_18, i15 %trunc_ln44_33, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_14"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReLUPackLoop.split:101 %icmp_ln51_19 = icmp_sgt  i16 %trunc_ln44_19, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_19"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:102 %select_ln51_15 = select i1 %icmp_ln51_19, i15 %trunc_ln44_34, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_15"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0">
<![CDATA[
for.end14:0 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReLUPackLoop.split:0 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReLUPackLoop.split:1 %speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 247, i64 247, i64 247

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln41"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReLUPackLoop.split:2 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:46 %zext_ln45 = zext i15 %out_data_1

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:49 %zext_ln45_1 = zext i15 %out_data_3

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:52 %zext_ln45_2 = zext i15 %out_data_5

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:55 %zext_ln45_3 = zext i15 %out_data_7

]]></Node>
<StgValue><ssdm name="zext_ln45_3"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:58 %zext_ln51 = zext i15 %select_ln51

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:61 %zext_ln51_1 = zext i15 %select_ln51_1

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:64 %zext_ln51_2 = zext i15 %select_ln51_2

]]></Node>
<StgValue><ssdm name="zext_ln51_2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:67 %zext_ln51_3 = zext i15 %select_ln51_3

]]></Node>
<StgValue><ssdm name="zext_ln51_3"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:70 %zext_ln51_4 = zext i15 %select_ln51_4

]]></Node>
<StgValue><ssdm name="zext_ln51_4"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:73 %zext_ln51_5 = zext i15 %select_ln51_5

]]></Node>
<StgValue><ssdm name="zext_ln51_5"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:76 %zext_ln51_6 = zext i15 %select_ln51_6

]]></Node>
<StgValue><ssdm name="zext_ln51_6"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:79 %zext_ln51_7 = zext i15 %select_ln51_7

]]></Node>
<StgValue><ssdm name="zext_ln51_7"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:82 %zext_ln51_8 = zext i15 %select_ln51_8

]]></Node>
<StgValue><ssdm name="zext_ln51_8"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:85 %zext_ln51_9 = zext i15 %select_ln51_9

]]></Node>
<StgValue><ssdm name="zext_ln51_9"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:88 %zext_ln51_10 = zext i15 %select_ln51_10

]]></Node>
<StgValue><ssdm name="zext_ln51_10"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:91 %zext_ln51_11 = zext i15 %select_ln51_11

]]></Node>
<StgValue><ssdm name="zext_ln51_11"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:94 %zext_ln51_12 = zext i15 %select_ln51_12

]]></Node>
<StgValue><ssdm name="zext_ln51_12"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:97 %zext_ln51_13 = zext i15 %select_ln51_13

]]></Node>
<StgValue><ssdm name="zext_ln51_13"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:100 %zext_ln51_14 = zext i15 %select_ln51_14

]]></Node>
<StgValue><ssdm name="zext_ln51_14"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="319" op_0_bw="319" op_1_bw="15" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16">
<![CDATA[
ReLUPackLoop.split:103 %or_ln57_s = bitconcatenate i319 @_ssdm_op_BitConcatenate.i319.i15.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i15 %select_ln51_15, i16 %zext_ln51_14, i16 %zext_ln51_13, i16 %zext_ln51_12, i16 %zext_ln51_11, i16 %zext_ln51_10, i16 %zext_ln51_9, i16 %zext_ln51_8, i16 %zext_ln51_7, i16 %zext_ln51_6, i16 %zext_ln51_5, i16 %zext_ln51_4, i16 %zext_ln51_3, i16 %zext_ln51_2, i16 %zext_ln51_1, i16 %zext_ln51, i16 %zext_ln45_3, i16 %zext_ln45_2, i16 %zext_ln45_1, i16 %zext_ln45

]]></Node>
<StgValue><ssdm name="or_ln57_s"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="320" op_0_bw="319">
<![CDATA[
ReLUPackLoop.split:104 %zext_ln57 = zext i319 %or_ln57_s

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="320">
<![CDATA[
ReLUPackLoop.split:105 %write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %layer3_out, i320 %zext_ln57

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
ReLUPackLoop.split:107 %br_ln41 = br void %ReLUPackLoop

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
