# Reading E:/IntelQuartus/modelsim_ase/tcl/vsim/pref.tcl
# do assignment1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/IntelQuartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32dualportRAM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:20 on Jan 31,2022
# vcom -reportprogress 300 -93 -work work C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32dualportRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity int32dualportRAM
# -- Compiling architecture dpRAM of int32dualportRAM
# End time: 22:55:20 on Jan 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_int32dualportRAM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:20 on Jan 31,2022
# vcom -reportprogress 300 -93 -work work C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_int32dualportRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench_int32dualportRAM
# -- Compiling architecture tb of testbench_int32dualportRAM
# End time: 22:55:20 on Jan 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  testbench_int32dualportRAM
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" testbench_int32dualportRAM 
# Start time: 22:55:20 on Jan 31,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench_int32dualportram(tb)
# Loading work.int32dualportram(dpram)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_int32dualportram/DUT
# ** Error: Fail to read
#    Time: 2 ns  Iteration: 0  Instance: /testbench_int32dualportram
# ** Note: testing done
#    Time: 2500 ps  Iteration: 0  Instance: /testbench_int32dualportram
# End time: 22:55:43 on Jan 31,2022, Elapsed time: 0:00:23
# Errors: 1, Warnings: 1
