# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../Sources/Design" \
"../../../../../Sources/Design/buffer_slice.v" \
"../../../../../Sources/Simulation/test_buffer_slice.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
