

================================================================
== Vivado HLS Report for 'int_57_div11'
================================================================
* Date:           Fri Aug  3 10:00:11 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div11
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  30.00|    24.311|        3.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |                            |                 |  Latency  |  Interval | Pipeline|
        |          Instance          |      Module     | min | max | min | max |   Type  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_lut_div11_chunk_fu_130  |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div11_chunk_fu_137  |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div11_chunk_fu_143  |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div11_chunk_fu_149  |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div11_chunk_fu_155  |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div11_chunk_fu_161  |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|    9828|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     246|
|Register         |        -|      -|     106|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     106|   10074|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       9|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------+---------+-------+---+------+
    |          Instance          |      Module     | BRAM_18K| DSP48E| FF|  LUT |
    +----------------------------+-----------------+---------+-------+---+------+
    |grp_lut_div11_chunk_fu_130  |lut_div11_chunk  |        0|      0|  0|  1638|
    |grp_lut_div11_chunk_fu_137  |lut_div11_chunk  |        0|      0|  0|  1638|
    |grp_lut_div11_chunk_fu_143  |lut_div11_chunk  |        0|      0|  0|  1638|
    |grp_lut_div11_chunk_fu_149  |lut_div11_chunk  |        0|      0|  0|  1638|
    |grp_lut_div11_chunk_fu_155  |lut_div11_chunk  |        0|      0|  0|  1638|
    |grp_lut_div11_chunk_fu_161  |lut_div11_chunk  |        0|      0|  0|  1638|
    +----------------------------+-----------------+---------+-------+---+------+
    |Total                       |                 |        0|      0|  0|  9828|
    +----------------------------+-----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  33|          6|    1|          6|
    |grp_lut_div11_chunk_fu_130_d_V     |  33|          6|    2|         12|
    |grp_lut_div11_chunk_fu_130_r_in_V  |  21|          4|    4|         16|
    |grp_lut_div11_chunk_fu_137_d_V     |  33|          6|    2|         12|
    |grp_lut_div11_chunk_fu_143_d_V     |  33|          6|    2|         12|
    |grp_lut_div11_chunk_fu_149_d_V     |  33|          6|    2|         12|
    |grp_lut_div11_chunk_fu_155_d_V     |  33|          6|    2|         12|
    |grp_lut_div11_chunk_fu_161_d_V     |  27|          5|    2|         10|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 246|         45|   17|         92|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+---+----+-----+-----------+
    |            Name           | FF| LUT| Bits| Const Bits|
    +---------------------------+---+----+-----+-----------+
    |ap_CS_fsm                  |  5|   0|    5|          0|
    |p_Result_22_10_reg_624     |  2|   0|    2|          0|
    |p_Result_22_11_reg_629     |  2|   0|    2|          0|
    |p_Result_22_12_reg_634     |  2|   0|    2|          0|
    |p_Result_22_13_reg_639     |  2|   0|    2|          0|
    |p_Result_22_14_reg_644     |  2|   0|    2|          0|
    |p_Result_22_15_reg_649     |  2|   0|    2|          0|
    |p_Result_22_16_reg_654     |  2|   0|    2|          0|
    |p_Result_22_17_reg_659     |  2|   0|    2|          0|
    |p_Result_22_18_reg_664     |  2|   0|    2|          0|
    |p_Result_22_19_reg_669     |  2|   0|    2|          0|
    |p_Result_22_20_reg_674     |  2|   0|    2|          0|
    |p_Result_22_21_reg_679     |  2|   0|    2|          0|
    |p_Result_22_22_reg_684     |  2|   0|    2|          0|
    |p_Result_22_23_reg_689     |  2|   0|    2|          0|
    |p_Result_22_24_reg_694     |  2|   0|    2|          0|
    |p_Result_22_25_reg_699     |  2|   0|    2|          0|
    |p_Result_22_4_reg_589      |  2|   0|    2|          0|
    |p_Result_22_5_reg_594      |  2|   0|    2|          0|
    |p_Result_22_6_reg_599      |  2|   0|    2|          0|
    |p_Result_22_7_reg_604      |  2|   0|    2|          0|
    |p_Result_22_8_reg_609      |  2|   0|    2|          0|
    |p_Result_22_9_reg_614      |  2|   0|    2|          0|
    |p_Result_22_s_reg_619      |  2|   0|    2|          0|
    |q_chunk_V_ret2_10_reg_744  |  2|   0|    2|          0|
    |q_chunk_V_ret2_11_reg_749  |  2|   0|    2|          0|
    |q_chunk_V_ret2_12_reg_754  |  2|   0|    2|          0|
    |q_chunk_V_ret2_13_reg_759  |  2|   0|    2|          0|
    |q_chunk_V_ret2_14_reg_764  |  2|   0|    2|          0|
    |q_chunk_V_ret2_15_reg_769  |  2|   0|    2|          0|
    |q_chunk_V_ret2_16_reg_774  |  2|   0|    2|          0|
    |q_chunk_V_ret2_17_reg_779  |  2|   0|    2|          0|
    |q_chunk_V_ret2_18_reg_784  |  2|   0|    2|          0|
    |q_chunk_V_ret2_19_reg_789  |  2|   0|    2|          0|
    |q_chunk_V_ret2_1_reg_569   |  2|   0|    2|          0|
    |q_chunk_V_ret2_20_reg_794  |  2|   0|    2|          0|
    |q_chunk_V_ret2_2_reg_574   |  2|   0|    2|          0|
    |q_chunk_V_ret2_3_reg_579   |  2|   0|    2|          0|
    |q_chunk_V_ret2_4_reg_709   |  2|   0|    2|          0|
    |q_chunk_V_ret2_5_reg_714   |  2|   0|    2|          0|
    |q_chunk_V_ret2_6_reg_719   |  2|   0|    2|          0|
    |q_chunk_V_ret2_7_reg_724   |  2|   0|    2|          0|
    |q_chunk_V_ret2_8_reg_729   |  2|   0|    2|          0|
    |q_chunk_V_ret2_9_reg_734   |  2|   0|    2|          0|
    |q_chunk_V_ret2_reg_564     |  2|   0|    2|          0|
    |q_chunk_V_ret2_s_reg_739   |  2|   0|    2|          0|
    |r_V_ret3_3_reg_584         |  4|   0|    4|          0|
    |reg_220                    |  4|   0|    4|          0|
    |tmp_11_reg_559             |  1|   0|    1|          0|
    |tmp_12_reg_704             |  2|   0|    2|          0|
    +---------------------------+---+----+-----+-----------+
    |Total                      |106|   0|  106|          0|
    +---------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | int_57_div11 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | int_57_div11 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | int_57_div11 | return value |
|ap_done    | out |    1| ap_ctrl_hs | int_57_div11 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | int_57_div11 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | int_57_div11 | return value |
|ap_return  | out |   57| ap_ctrl_hs | int_57_div11 | return value |
|in_V       |  in |   57|   ap_none  |     in_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

