 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -max_paths 10
Design : khu_sensor_pad
Version: F-2011.09-SP5-3
Date   : Sat Sep 12 01:22:47 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: V105WTP1250   Library: std150e_wst_105_p125
Wire Load Model Mode: enclosed

  Startpoint: khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg/Q (fd4qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/D (fd4qd1_hd)
                                                          0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.06       0.81
  data required time                                                 0.81
  --------------------------------------------------------------------------
  data required time                                                 0.81
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/CK (fd3qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/Q (fd3qd1_hd)
                                                          0.44       1.19 f
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/D (fd3qd1_hd)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.05       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_53_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_AB_STB_reg/CK (fds2eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_AB_STB_reg/Q (fds2eqd1_hd)
                                                          0.38       1.13 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_AB_STB (float_multiplier_1)
                                                          0.00       1.13 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U45/Y (clknd2d1_hd)
                                                          0.08       1.22 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U484/Y (nr2bd1_hd)
                                                          0.08       1.30 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_53_0/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_0_0)
                                                          0.00       1.30 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_53_0/latch/EN (cglpd1_hd)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_53_0/latch/CK (cglpd1_hd)
                                                          0.00       0.75 r
  clock gating hold time                                  0.09       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg/CK (fds2eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_AB_ACK_reg/Q (fds2eqd1_hd)
                                                          0.40       1.15 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U51/Y (clknd2d1_hd)
                                                          0.09       1.24 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U335/Y (nr2d1_hd)
                                                          0.08       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_0_0)
                                                          0.00       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/latch/CK (cglpd1_hd)
                                                          0.00       0.75 r
  clock gating hold time                                  0.09       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK_reg/CK (fds2eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_AB_ACK_reg/Q (fds2eqd1_hd)
                                                          0.40       1.15 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/U44/Y (clknd2d1_hd)
                                                          0.09       1.25 r
  khu_sensor_top/ads1292_filter/iir_hpf/add/U330/Y (nr2d1_hd)
                                                          0.08       1.33 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_0_0)
                                                          0.00       1.33 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/latch/CK (cglpd1_hd)
                                                          0.00       0.75 r
  clock gating hold time                                  0.09       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: khu_sensor_top/ads1292_filter/r_converter_f2i_a_stb_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/r_converter_f2i_a_stb_reg/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/r_converter_f2i_a_stb_reg/Q (fd4qd1_hd)
                                                          0.41       1.16 f
  khu_sensor_top/ads1292_filter/converter_f2i/i_A_STB (converter_f2i)
                                                          0.00       1.16 f
  khu_sensor_top/ads1292_filter/converter_f2i/U16/Y (clknd2d1_hd)
                                                          0.09       1.25 r
  khu_sensor_top/ads1292_filter/converter_f2i/U5/Y (nr2d1_hd)
                                                          0.08       1.33 f
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_converter_f2i_0_0)
                                                          0.00       1.33 f
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/latch/CK (cglpd1_hd)
                                                          0.00       0.75 r
  clock gating hold time                                  0.09       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_AB_STB_reg/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_AB_STB_reg/Q (fd4qd1_hd)
                                                          0.41       1.16 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_AB_STB (float_adder_0)
                                                          0.00       1.16 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/U44/Y (clknd2d1_hd)
                                                          0.09       1.25 r
  khu_sensor_top/ads1292_filter/iir_hpf/add/U330/Y (nr2d1_hd)
                                                          0.08       1.33 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_0_0_0)
                                                          0.00       1.33 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_reg_0/latch/CK (cglpd1_hd)
                                                          0.00       0.75 r
  clock gating hold time                                  0.09       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_add_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_AB_STB_reg/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_lpf/r_add_AB_STB_reg/Q (fd4qd1_hd)
                                                          0.41       1.16 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/i_AB_STB (float_adder_3)
                                                          0.00       1.16 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/U46/Y (clknd2d1_hd)
                                                          0.09       1.25 r
  khu_sensor_top/ads1292_filter/iir_lpf/add/U331/Y (nr2d1_hd)
                                                          0.08       1.33 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_0_0)
                                                          0.00       1.33 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_reg_0/latch/CK (cglpd1_hd)
                                                          0.00       0.75 r
  clock gating hold time                                  0.09       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_2_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_AB_STB_reg/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_AB_STB_reg/Q (fd4qd1_hd)
                                                          0.41       1.16 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/i_AB_STB (float_adder_1)
                                                          0.00       1.16 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U51/Y (clknd2d1_hd)
                                                          0.09       1.25 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U335/Y (nr2d1_hd)
                                                          0.08       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_0_0)
                                                          0.00       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_reg_0/latch/CK (cglpd1_hd)
                                                          0.00       0.75 r
  clock gating hold time                                  0.09       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_1_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_add_1_AB_STB_reg/CK (fd4qd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_add_1_AB_STB_reg/Q (fd4qd1_hd)
                                                          0.41       1.16 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/i_AB_STB (float_adder_2)
                                                          0.00       1.16 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U47/Y (clknd2d1_hd)
                                                          0.09       1.25 r
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U331/Y (nr2d1_hd)
                                                          0.08       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_reg_0/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_0_0)
                                                          0.00       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_reg_0/latch/EN (cglpd1_hd)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_reg_0/latch/CK (cglpd1_hd)
                                                          0.00       0.75 r
  clock gating hold time                                  0.09       0.84
  data required time                                                 0.84
  --------------------------------------------------------------------------
  data required time                                                 0.84
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)
                                                          0.39       1.14 f
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)
                                                          0.00       1.14 f
  data arrival time                                                  1.14

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.06       0.81
  data required time                                                 0.81
  --------------------------------------------------------------------------
  data required time                                                 0.81
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)
                                                          0.48       1.23 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)
                                                          0.00       1.23 r
  data arrival time                                                  1.23

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.01       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_lstate_reg[1]/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_lstate_reg[1]/Q (fd3qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/sensor_core/U904/Y (ivd1_hd)             0.07       1.24 r
  khu_sensor_top/sensor_core/U903/Y (nr2d1_hd)            0.06       1.30 f
  khu_sensor_top/sensor_core/r_ads_lstate_reg[1]/D (fd3qd1_hd)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_lstate_reg[1]/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_lstate_reg[0]/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/r_ads_lstate_reg[0]/Q (fd3qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/sensor_core/U906/Y (ivd1_hd)             0.07       1.24 r
  khu_sensor_top/sensor_core/U905/Y (nr2d1_hd)            0.06       1.30 f
  khu_sensor_top/sensor_core/r_ads_lstate_reg[0]/D (fd3qd1_hd)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/r_ads_lstate_reg[0]/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[44]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[52]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[44]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[44]/Q (fd4qd1_hd)
                                                          0.41       1.16 f
  khu_sensor_top/uart_controller/U25/Y (clknd2d1_hd)      0.08       1.24 r
  khu_sensor_top/uart_controller/U55/Y (scg14d1_hd)       0.07       1.31 f
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[52]/D (fd4qd1_hd)
                                                          0.00       1.31 f
  data arrival time                                                  1.31

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[52]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_lstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_lstate_reg[1]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_lstate_reg[1]/Q (fd4qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/uart_controller/U3/Y (nd2bd1_hd)         0.15       1.32 f
  khu_sensor_top/uart_controller/r_lstate_reg[1]/D (fd4qd1_hd)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_lstate_reg[1]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[12]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[20]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[12]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[12]/Q (fd4qd1_hd)
                                                          0.41       1.16 f
  khu_sensor_top/uart_controller/U91/Y (clknd2d1_hd)      0.07       1.23 r
  khu_sensor_top/uart_controller/U89/Y (clknd2d1_hd)      0.08       1.32 f
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[20]/D (fd4qd1_hd)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[20]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[13]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[21]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[13]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[13]/Q (fd4qd1_hd)
                                                          0.41       1.16 f
  khu_sensor_top/uart_controller/U102/Y (clknd2d1_hd)     0.07       1.23 r
  khu_sensor_top/uart_controller/U92/Y (clknd2d1_hd)      0.08       1.32 f
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[21]/D (fd4qd1_hd)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[21]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[15]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[23]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[15]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[15]/Q (fd4qd1_hd)
                                                          0.41       1.16 f
  khu_sensor_top/uart_controller/U256/Y (clknd2d1_hd)     0.07       1.23 r
  khu_sensor_top/uart_controller/U254/Y (clknd2d1_hd)     0.08       1.32 f
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[23]/D (fd4qd1_hd)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[23]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]/Q (fd4qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/sensor_core/U4/Y (nd2bd1_hd)             0.15       1.32 f
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]/D (fd4qd1_hd)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  library hold time                                       0.07       0.82
  data required time                                                 0.82
  --------------------------------------------------------------------------
  data required time                                                 0.82
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


1
