

================================================================
== Vitis HLS Report for 'smm_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Sun Jun 23 03:43:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparseMatrixPower
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.893 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      205|      205|  1.025 us|  1.025 us|  205|  205|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |      203|      203|         6|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     126|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      165|      49|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      91|    -|
|Register             |        -|     -|      226|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      391|     266|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|  49|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   3|  165|  49|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_123_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln16_1_fu_166_p2  |         +|   0|  0|  15|           8|           7|
    |add_ln16_2_fu_177_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln16_3_fu_153_p2  |         +|   0|  0|  21|          14|           7|
    |add_ln16_fu_137_p2    |         +|   0|  0|  21|          14|          14|
    |icmp_ln15_fu_117_p2   |      icmp|   0|  0|  14|           7|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 126|          83|          69|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  14|          3|    1|          3|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1           |   9|          2|    7|         14|
    |ap_sig_allocacmp_phi_mul_load  |   9|          2|   14|         28|
    |data_address0                  |  14|          3|    8|         24|
    |i_fu_48                        |   9|          2|    7|         14|
    |phi_mul_fu_44                  |   9|          2|   14|         28|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  91|         20|   54|        117|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln16_2_reg_244                 |  32|   0|   32|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |data_addr_1_reg_229                |   8|   0|    8|          0|
    |data_addr_1_reg_229_pp0_iter2_reg  |   8|   0|    8|          0|
    |data_load_1_reg_239                |  32|   0|   32|          0|
    |data_load_reg_224                  |  32|   0|   32|          0|
    |i_1_reg_195                        |   7|   0|    7|          0|
    |i_fu_48                            |   7|   0|    7|          0|
    |icmp_ln15_reg_200                  |   1|   0|    1|          0|
    |mul_ln16_reg_234                   |  32|   0|   32|          0|
    |phi_mul_fu_44                      |  14|   0|   14|          0|
    |phi_mul_load_reg_204               |  14|   0|   14|          0|
    |w_load_reg_219                     |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 226|   0|  226|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------+-----+-----+------------+------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  smm_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  smm_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  smm_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  smm_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  smm_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  smm_Pipeline_VITIS_LOOP_15_1|  return value|
|zext_ln15_1    |   in|    7|     ap_none|                   zext_ln15_1|        scalar|
|w_address0     |  out|   14|   ap_memory|                             w|         array|
|w_ce0          |  out|    1|   ap_memory|                             w|         array|
|w_q0           |   in|   32|   ap_memory|                             w|         array|
|data_address0  |  out|    8|   ap_memory|                          data|         array|
|data_ce0       |  out|    1|   ap_memory|                          data|         array|
|data_we0       |  out|    1|   ap_memory|                          data|         array|
|data_d0        |  out|   32|   ap_memory|                          data|         array|
|data_q0        |   in|   32|   ap_memory|                          data|         array|
|data_address1  |  out|    8|   ap_memory|                          data|         array|
|data_ce1       |  out|    1|   ap_memory|                          data|         array|
|data_q1        |   in|   32|   ap_memory|                          data|         array|
+---------------+-----+-----+------------+------------------------------+--------------+

