[02/16 23:11:56      0s] 
[02/16 23:11:56      0s] Cadence Innovus(TM) Implementation System.
[02/16 23:11:56      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/16 23:11:56      0s] 
[02/16 23:11:56      0s] Version:	v20.12-s088_1, built Fri Nov 6 10:29:19 PST 2020
[02/16 23:11:56      0s] Options:	
[02/16 23:11:56      0s] Date:		Thu Feb 16 23:11:56 2023
[02/16 23:11:56      0s] Host:		atlas (x86_64 w/Linux 5.3.18-lp152.72-default) (64cores*128cpus*AMD Ryzen Threadripper 3990X 64-Core Processor 512KB)
[02/16 23:11:56      0s] OS:		Unsupported OS as /etc does not have release info
[02/16 23:11:56      0s] 
[02/16 23:11:56      0s] License:
[02/16 23:11:56      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[02/16 23:11:56      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/16 23:12:05      8s] @(#)CDS: Innovus v20.12-s088_1 (64bit) 11/06/2020 10:29 (Linux 2.6.32-431.11.2.el6.x86_64)
[02/16 23:12:05      8s] @(#)CDS: NanoRoute 20.12-s088_1 NR201104-1900/20_12-UB (database version 18.20.530) {superthreading v2.11}
[02/16 23:12:05      8s] @(#)CDS: AAE 20.12-s034 (64bit) 11/06/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[02/16 23:12:05      8s] @(#)CDS: CTE 20.12-s038_1 () Nov  5 2020 21:44:51 ( )
[02/16 23:12:05      8s] @(#)CDS: SYNTECH 20.12-s015_1 () Oct  9 2020 06:18:19 ( )
[02/16 23:12:05      8s] @(#)CDS: CPE v20.12-s080
[02/16 23:12:05      8s] @(#)CDS: IQuantus/TQuantus 20.1.1-s391 (64bit) Tue Sep 8 11:07:25 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[02/16 23:12:05      8s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[02/16 23:12:05      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[02/16 23:12:05      8s] @(#)CDS: RCDB 11.15.0
[02/16 23:12:05      8s] @(#)CDS: STYLUS 20.10-p020_1 (09/24/2020 03:15 PDT)
[02/16 23:12:05      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_25305_atlas_smurray5_KUdPGb.

[02/16 23:12:05      8s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[02/16 23:12:05      9s] 
[02/16 23:12:05      9s] **INFO:  MMMC transition support version v31-84 
[02/16 23:12:05      9s] 
[02/16 23:12:05      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/16 23:12:05      9s] <CMD> suppressMessage ENCEXT-2799
[02/16 23:12:05      9s] <CMD> getVersion
[02/16 23:12:05      9s] [INFO] Loading PVS 20.10 fill procedures
[02/16 23:12:06      9s] <CMD> win
[02/16 23:13:25     12s] can't read "POWER_RING_PATH_WIDTH10.0": no such variable
[02/16 23:13:25     12s] can't read "POWER_RING_PATH_SPACING4.0": no such variable
[02/16 23:13:25     12s] can't read "POWER_RING_OFFSET0": no such variable
[02/16 23:13:25     12s] can't read "POWER_RING_PATH_WIDTH": no such variable
[02/16 23:13:25     12s] can't read "POWER_STRIPE_PATH_WIDTH5.0": no such variable
[02/16 23:13:25     12s] can't read "POWER_STRIPE_PATH_SPACING4.0": no such variable
[02/16 23:13:25     12s] can't read "POWER_STRIPE_SET_TO_SET50.0": no such variable
[02/16 23:13:25     12s] can't read "POWER_STRIPE_PATH_WIDTH": no such variable
[02/16 23:13:25     12s] can't read "CORE_SPACING1": no such variable
[02/16 23:13:25     12s] can't read "CORE_SPACING": no such variable
[02/16 23:13:25     12s] can't read "CORE_SPACING": no such variable
[02/16 23:13:25     12s] <CMD> fit
[02/16 23:13:25     12s] <CMD> redraw
[02/16 23:13:25     12s] <CMD> set init_verilog ../genus/out/MCU.genus.v
[02/16 23:13:25     12s] <CMD> set init_top_cell MCU
[02/16 23:13:25     12s] <CMD> set init_pwr_net VDD
[02/16 23:13:25     12s] <CMD> set init_gnd_net VSS
[02/16 23:13:25     12s] <CMD> set init_mmmc_file tcl/viewdefinition.tcl
[02/16 23:13:25     12s] <CMD> set init_lef_file {/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef  /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc65_hvt_sc_adv10_macro.lef  ../ip/rom_hvt_pg/rom_hvt_pg.lef  ../ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg.vclef  ../ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg.vclef  ../ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg.vclef  ../../pingora/ic/abstracts/pingora/OscillatorCurrentStarved/OscillatorCurrentStarved.lef  ../../pingora/ic/abstracts/pingora/GlitchFilter/GlitchFilter.lef  ../../pingora/ic/abstracts/pingora/PowerOnResetCheng/PowerOnResetCheng.lef}
[02/16 23:13:25     12s] <CMD> set init_design_uniquify 1
[02/16 23:13:25     12s] <CMD> init_design
[02/16 23:13:25     12s] #% Begin Load MMMC data ... (date=02/16 23:13:25, mem=841.6M)
[02/16 23:13:25     12s] #% End Load MMMC data ... (date=02/16 23:13:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=842.0M, current mem=842.0M)
[02/16 23:13:25     12s] 
[02/16 23:13:25     12s] Loading LEF file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef ...
[02/16 23:13:25     12s] WARNING (LEFPARS-2009): USEMINSPACING PIN statement is obsolete in version 5.6 or later.
[02/16 23:13:25     12s]  The USEMINSPACING PIN statement will be ignored. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 57.
[02/16 23:13:25     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1231.
[02/16 23:13:25     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1234.
[02/16 23:13:25     12s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1235.
[02/16 23:13:25     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1239.
[02/16 23:13:25     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1242.
[02/16 23:13:25     12s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1243.
[02/16 23:13:25     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1247.
[02/16 23:13:25     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1250.
[02/16 23:13:25     12s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1251.
[02/16 23:13:25     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1255.
[02/16 23:13:25     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1258.
[02/16 23:13:25     12s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1259.
[02/16 23:13:25     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1263.
[02/16 23:13:25     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1266.
[02/16 23:13:25     12s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1267.
[02/16 23:13:25     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1271.
[02/16 23:13:25     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1274.
[02/16 23:13:25     12s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1275.
[02/16 23:13:25     12s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1279.
[02/16 23:13:25     12s] 
[02/16 23:13:25     12s] Loading LEF file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc65_hvt_sc_adv10_macro.lef ...
[02/16 23:13:25     12s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[02/16 23:13:25     12s] The LEF parser will ignore this statement.
[02/16 23:13:25     12s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc65_hvt_sc_adv10_macro.lef at line 2.
[02/16 23:13:25     12s] Set DBUPerIGU to M2 pitch 400.
[02/16 23:13:26     12s] 
[02/16 23:13:26     12s] Loading LEF file ../ip/rom_hvt_pg/rom_hvt_pg.lef ...
[02/16 23:13:26     12s] 
[02/16 23:13:26     12s] Loading LEF file ../ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg.vclef ...
[02/16 23:13:26     12s] 
[02/16 23:13:26     12s] Loading LEF file ../ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg.vclef ...
[02/16 23:13:26     12s] 
[02/16 23:13:26     12s] Loading LEF file ../ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg.vclef ...
[02/16 23:13:26     12s] 
[02/16 23:13:26     12s] Loading LEF file ../../pingora/ic/abstracts/pingora/OscillatorCurrentStarved/OscillatorCurrentStarved.lef ...
[02/16 23:13:26     12s] **ERROR: (IMPLF-40):	Macro 'OscillatorCurrentStarved' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[02/16 23:13:26     12s] 
[02/16 23:13:26     12s] Loading LEF file ../../pingora/ic/abstracts/pingora/GlitchFilter/GlitchFilter.lef ...
[02/16 23:13:26     12s] **ERROR: (IMPLF-40):	Macro 'GlitchFilter' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[02/16 23:13:26     12s] 
[02/16 23:13:26     12s] Loading LEF file ../../pingora/ic/abstracts/pingora/PowerOnResetCheng/PowerOnResetCheng.lef ...
[02/16 23:13:26     12s] **ERROR: (IMPLF-40):	Macro 'PowerOnResetCheng' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'resetn_in' in macro 'PowerOnResetCheng' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'resetn_out' in macro 'PowerOnResetCheng' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[0]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[1]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[2]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[3]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[4]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[5]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[6]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[7]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[8]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[9]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[10]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[11]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[12]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[13]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[14]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[15]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[16]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[17]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[18]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-200' for more detail.
[02/16 23:13:26     12s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[02/16 23:13:26     12s] To increase the message display limit, refer to the product command reference manual.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[0]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[1]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[2]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[3]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[4]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[5]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[6]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[7]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[8]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[9]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[10]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[11]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[12]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[13]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[14]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[15]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[16]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[17]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[18]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 23:13:26     12s] Type 'man IMPLF-201' for more detail.
[02/16 23:13:26     12s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[02/16 23:13:26     12s] To increase the message display limit, refer to the product command reference manual.
[02/16 23:13:26     12s] 
[02/16 23:13:26     12s] viaInitial starts at Thu Feb 16 23:13:26 2023
viaInitial ends at Thu Feb 16 23:13:26 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[02/16 23:13:26     12s] Loading view definition file from tcl/viewdefinition.tcl
[02/16 23:13:26     12s] Reading max_library_set timing library '/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib' ...
[02/16 23:13:27     14s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:27     14s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:27     14s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:27     14s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:27     14s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:27     14s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE8A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE6A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE64A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE32A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE16A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE128A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP8A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP64A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP4A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP3A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP32A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP16A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP128A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE64A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE32A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE16A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE12A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE128A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP64A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP32A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 23:13:28     14s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[02/16 23:13:28     14s] Read 890 cells in library 'scadv10_cln65gp_hvt_ss_0p9v_125c' 
[02/16 23:13:28     14s] Reading max_library_set timing library '/home/smurray5/chips/washakie/ip/rom_hvt_pg/rom_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib' ...
[02/16 23:13:28     14s] Read 1 cells in library 'USERLIB_nldm_ss_0p90v_0p90v_125c' 
[02/16 23:13:28     14s] Reading max_library_set timing library '/home/smurray5/chips/washakie/ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib' ...
[02/16 23:13:28     14s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ss_0p90v_0p90v_125c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/smurray5/chips/washakie/ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib)
[02/16 23:13:28     14s] Read 1 cells in library 'USERLIB_nldm_ss_0p90v_0p90v_125c' 
[02/16 23:13:28     14s] Reading max_library_set timing library '/home/smurray5/chips/washakie/ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib' ...
[02/16 23:13:28     14s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ss_0p90v_0p90v_125c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/smurray5/chips/washakie/ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib)
[02/16 23:13:28     14s] Read 1 cells in library 'USERLIB_nldm_ss_0p90v_0p90v_125c' 
[02/16 23:13:28     14s] Reading max_library_set timing library '/home/smurray5/chips/washakie/ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib' ...
[02/16 23:13:28     14s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ss_0p90v_0p90v_125c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/smurray5/chips/washakie/ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib)
[02/16 23:13:28     14s] Read 1 cells in library 'USERLIB_nldm_ss_0p90v_0p90v_125c' 
[02/16 23:13:28     14s] Reading min_library_set timing library '/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib' ...
[02/16 23:13:29     16s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[02/16 23:13:29     16s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[02/16 23:13:29     16s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[02/16 23:13:29     16s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[02/16 23:13:29     16s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[02/16 23:13:29     16s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[02/16 23:13:30     16s] Read 890 cells in library 'scadv10_cln65gp_hvt_ff_1p1v_m40c' 
[02/16 23:13:30     16s] Reading min_library_set timing library '/home/smurray5/chips/washakie/ip/rom_hvt_pg/rom_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib' ...
[02/16 23:13:30     16s] Read 1 cells in library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' 
[02/16 23:13:30     16s] Reading min_library_set timing library '/home/smurray5/chips/washakie/ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib' ...
[02/16 23:13:30     16s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/smurray5/chips/washakie/ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib)
[02/16 23:13:30     16s] Read 1 cells in library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' 
[02/16 23:13:30     16s] Reading min_library_set timing library '/home/smurray5/chips/washakie/ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib' ...
[02/16 23:13:30     16s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/smurray5/chips/washakie/ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib)
[02/16 23:13:30     16s] Read 1 cells in library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' 
[02/16 23:13:30     16s] Reading min_library_set timing library '/home/smurray5/chips/washakie/ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib' ...
[02/16 23:13:30     16s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/smurray5/chips/washakie/ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib)
[02/16 23:13:30     16s] Read 1 cells in library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' 
[02/16 23:13:30     16s] Ending "PreSetAnalysisView" (total cpu=0:00:04.4, real=0:00:04.0, peak res=1026.3M, current mem=879.5M)
[02/16 23:13:30     16s] *** End library_loading (cpu=0.07min, real=0.07min, mem=104.9M, fe_cpu=0.28min, fe_real=1.57min, fe_mem=1117.6M) ***
[02/16 23:13:30     16s] #% Begin Load netlist data ... (date=02/16 23:13:30, mem=879.5M)
[02/16 23:13:30     16s] *** Begin netlist parsing (mem=1117.6M) ***
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X3MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X3MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1P4MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1P4MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P7MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P7MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P5MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P5MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X3MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X3MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2MA10TH' is defined in LEF but not in the timing library.
[02/16 23:13:30     16s] Type 'man IMPVL-159' for more detail.
[02/16 23:13:30     16s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[02/16 23:13:30     16s] To increase the message display limit, refer to the product command reference manual.
[02/16 23:13:30     16s] Created 894 new cells from 4 timing libraries.
[02/16 23:13:30     16s] Reading netlist ...
[02/16 23:13:30     16s] Backslashed names will retain backslash and a trailing blank character.
[02/16 23:13:30     16s] Reading verilog netlist '../genus/out/MCU.genus.v'
[02/16 23:13:30     16s] 
[02/16 23:13:30     16s] *** Memory Usage v#1 (Current mem = 1137.602M, initial mem = 283.547M) ***
[02/16 23:13:30     16s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=1137.6M) ***
[02/16 23:13:30     16s] #% End Load netlist data ... (date=02/16 23:13:30, total cpu=0:00:00.3, real=0:00:00.0, peak res=935.0M, current mem=935.0M)
[02/16 23:13:30     16s] Set top cell to MCU.
[02/16 23:13:30     17s] Hooked 1788 DB cells to tlib cells.
[02/16 23:13:30     17s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=951.8M, current mem=951.8M)
[02/16 23:13:30     17s] Starting recursive module instantiation check.
[02/16 23:13:30     17s] No recursion found.
[02/16 23:13:30     17s] Building hierarchical netlist for Cell MCU ...
[02/16 23:13:30     17s] *** Netlist is unique.
[02/16 23:13:30     17s] Setting Std. cell height to 4000 DBU (smallest netlist inst).
[02/16 23:13:30     17s] ** info: there are 2958 modules.
[02/16 23:13:30     17s] ** info: there are 43193 stdCell insts.
[02/16 23:13:30     17s] ** info: there are 23 macros.
[02/16 23:13:30     17s] 
[02/16 23:13:30     17s] *** Memory Usage v#1 (Current mem = 1214.516M, initial mem = 283.547M) ***
[02/16 23:13:30     17s] Set Default Net Delay as 1000 ps.
[02/16 23:13:30     17s] Set Default Net Load as 0.5 pF. 
[02/16 23:13:30     17s] Set Default Input Pin Transition as 0.1 ps.
[02/16 23:13:31     17s] Extraction setup Started 
[02/16 23:13:31     17s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[02/16 23:13:31     17s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[02/16 23:13:31     17s] __QRC_SADV_USE_LE__ is set 0
[02/16 23:13:31     18s] Metal Layer Id 1 is M1 
[02/16 23:13:31     18s] Metal Layer Id 2 is M2 
[02/16 23:13:31     18s] Metal Layer Id 3 is M3 
[02/16 23:13:31     18s] Metal Layer Id 4 is M4 
[02/16 23:13:31     18s] Metal Layer Id 5 is M5 
[02/16 23:13:31     18s] Metal Layer Id 6 is M6 
[02/16 23:13:31     18s] Metal Layer Id 7 is M7 
[02/16 23:13:31     18s] Metal Layer Id 8 is M8 
[02/16 23:13:31     18s] Via Layer Id 34 is VIA1 
[02/16 23:13:31     18s] Via Layer Id 35 is VIA2 
[02/16 23:13:31     18s] Via Layer Id 36 is VIA3 
[02/16 23:13:31     18s] Via Layer Id 37 is VIA4 
[02/16 23:13:31     18s] Via Layer Id 38 is VIA5 
[02/16 23:13:31     18s] Via Layer Id 39 is VIA6 
[02/16 23:13:31     18s] Via Layer Id 40 is VIA7 
[02/16 23:13:31     18s] Generating auto layer map file.
[02/16 23:13:31     18s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal_1 
[02/16 23:13:31     18s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via_1 
[02/16 23:13:31     18s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal_2 
[02/16 23:13:31     18s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via_2 
[02/16 23:13:31     18s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal_3 
[02/16 23:13:31     18s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via_3 
[02/16 23:13:31     18s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal_4 
[02/16 23:13:31     18s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via_4 
[02/16 23:13:31     18s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal_5 
[02/16 23:13:31     18s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via_5 
[02/16 23:13:31     18s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal_6 
[02/16 23:13:31     18s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via_6 
[02/16 23:13:31     18s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal_7 
[02/16 23:13:31     18s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via_7 
[02/16 23:13:31     18s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal_8 
[02/16 23:13:31     18s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via_8 
[02/16 23:13:31     18s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal_9 
[02/16 23:13:31     18s] Metal Layer Id 1 mapped to 6 
[02/16 23:13:31     18s] Via Layer Id 1 mapped to 7 
[02/16 23:13:31     18s] Metal Layer Id 2 mapped to 8 
[02/16 23:13:31     18s] Via Layer Id 2 mapped to 9 
[02/16 23:13:31     18s] Metal Layer Id 3 mapped to 10 
[02/16 23:13:31     18s] Via Layer Id 3 mapped to 11 
[02/16 23:13:31     18s] Metal Layer Id 4 mapped to 12 
[02/16 23:13:31     18s] Via Layer Id 4 mapped to 13 
[02/16 23:13:31     18s] Metal Layer Id 5 mapped to 14 
[02/16 23:13:31     18s] Via Layer Id 5 mapped to 15 
[02/16 23:13:31     18s] Metal Layer Id 6 mapped to 16 
[02/16 23:13:31     18s] Via Layer Id 6 mapped to 17 
[02/16 23:13:31     18s] Metal Layer Id 7 mapped to 18 
[02/16 23:13:31     18s] Via Layer Id 7 mapped to 19 
[02/16 23:13:31     18s] Metal Layer Id 8 mapped to 20 
[02/16 23:13:31     18s] Via Layer Id 8 mapped to 21 
[02/16 23:13:31     18s] Metal Layer Id 9 mapped to 22 
[02/16 23:13:31     18s] Restore PreRoute Pattern Extraction data failed.
[02/16 23:13:31     18s] Importing multi-corner technology file(s) for preRoute extraction...
[02/16 23:13:31     18s] /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch
[02/16 23:13:32     18s] Metal Layer Id 1 is M1 
[02/16 23:13:32     18s] Metal Layer Id 2 is M2 
[02/16 23:13:32     18s] Metal Layer Id 3 is M3 
[02/16 23:13:32     18s] Metal Layer Id 4 is M4 
[02/16 23:13:32     18s] Metal Layer Id 5 is M5 
[02/16 23:13:32     18s] Metal Layer Id 6 is M6 
[02/16 23:13:32     18s] Metal Layer Id 7 is M7 
[02/16 23:13:32     18s] Metal Layer Id 8 is M8 
[02/16 23:13:32     18s] Via Layer Id 34 is VIA1 
[02/16 23:13:32     18s] Via Layer Id 35 is VIA2 
[02/16 23:13:32     18s] Via Layer Id 36 is VIA3 
[02/16 23:13:32     18s] Via Layer Id 37 is VIA4 
[02/16 23:13:32     18s] Via Layer Id 38 is VIA5 
[02/16 23:13:32     18s] Via Layer Id 39 is VIA6 
[02/16 23:13:32     18s] Via Layer Id 40 is VIA7 
[02/16 23:13:32     18s] Generating auto layer map file.
[02/16 23:13:32     18s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal_1 
[02/16 23:13:32     18s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via_1 
[02/16 23:13:32     18s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal_2 
[02/16 23:13:32     18s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via_2 
[02/16 23:13:32     18s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal_3 
[02/16 23:13:32     18s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via_3 
[02/16 23:13:32     18s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal_4 
[02/16 23:13:32     18s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via_4 
[02/16 23:13:32     18s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal_5 
[02/16 23:13:32     18s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via_5 
[02/16 23:13:32     18s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal_6 
[02/16 23:13:32     18s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via_6 
[02/16 23:13:32     18s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal_7 
[02/16 23:13:32     18s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via_7 
[02/16 23:13:32     18s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal_8 
[02/16 23:13:32     18s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via_8 
[02/16 23:13:32     18s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal_9 
[02/16 23:13:32     18s] Metal Layer Id 1 mapped to 6 
[02/16 23:13:32     18s] Via Layer Id 1 mapped to 7 
[02/16 23:13:32     18s] Metal Layer Id 2 mapped to 8 
[02/16 23:13:32     18s] Via Layer Id 2 mapped to 9 
[02/16 23:13:32     18s] Metal Layer Id 3 mapped to 10 
[02/16 23:13:32     18s] Via Layer Id 3 mapped to 11 
[02/16 23:13:32     18s] Metal Layer Id 4 mapped to 12 
[02/16 23:13:32     18s] Via Layer Id 4 mapped to 13 
[02/16 23:13:32     18s] Metal Layer Id 5 mapped to 14 
[02/16 23:13:32     18s] Via Layer Id 5 mapped to 15 
[02/16 23:13:32     18s] Metal Layer Id 6 mapped to 16 
[02/16 23:13:32     18s] Via Layer Id 6 mapped to 17 
[02/16 23:13:32     18s] Metal Layer Id 7 mapped to 18 
[02/16 23:13:32     18s] Via Layer Id 7 mapped to 19 
[02/16 23:13:32     18s] Metal Layer Id 8 mapped to 20 
[02/16 23:13:32     18s] Via Layer Id 8 mapped to 21 
[02/16 23:13:32     18s] Metal Layer Id 9 mapped to 22 
[02/16 23:13:33     19s] Completed (cpu: 0:00:01.8 real: 0:00:02.0)
[02/16 23:13:33     19s] Set Shrink Factor to 1.00000
[02/16 23:13:33     19s] Summary of Active RC-Corners : 
[02/16 23:13:33     19s]  
[02/16 23:13:33     19s]  Analysis View: setup_analysis_view
[02/16 23:13:33     19s]     RC-Corner Name        : worst_rc_corner
[02/16 23:13:33     19s]     RC-Corner Index       : 0
[02/16 23:13:33     19s]     RC-Corner Temperature : 25 Celsius
[02/16 23:13:33     19s]     RC-Corner Cap Table   : ''
[02/16 23:13:33     19s]     RC-Corner PreRoute Res Factor         : 1
[02/16 23:13:33     19s]     RC-Corner PreRoute Cap Factor         : 1
[02/16 23:13:33     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/16 23:13:33     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/16 23:13:33     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/16 23:13:33     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/16 23:13:33     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/16 23:13:33     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/16 23:13:33     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/16 23:13:33     19s]     RC-Corner Technology file: '/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch'
[02/16 23:13:33     19s]  
[02/16 23:13:33     19s]  Analysis View: hold_analysis_view
[02/16 23:13:33     19s]     RC-Corner Name        : best_rc_corner
[02/16 23:13:33     19s]     RC-Corner Index       : 1
[02/16 23:13:33     19s]     RC-Corner Temperature : 25 Celsius
[02/16 23:13:33     19s]     RC-Corner Cap Table   : ''
[02/16 23:13:33     19s]     RC-Corner PreRoute Res Factor         : 1
[02/16 23:13:33     19s]     RC-Corner PreRoute Cap Factor         : 1
[02/16 23:13:33     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/16 23:13:33     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/16 23:13:33     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/16 23:13:33     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/16 23:13:33     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/16 23:13:33     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/16 23:13:33     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/16 23:13:33     19s]     RC-Corner Technology file: '/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch'
[02/16 23:13:33     19s] Technology file '/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/voltagestorm/tsmc65_hvt_sc_adv10_9lm_2thick.cl/icecaps.tch' associated with first view 'setup_analysis_view' will be used as the primary corner for the multi-corner extraction.
[02/16 23:13:33     19s] LayerId::1 widthSet size::1
[02/16 23:13:33     19s] LayerId::2 widthSet size::1
[02/16 23:13:33     19s] LayerId::3 widthSet size::1
[02/16 23:13:33     19s] LayerId::4 widthSet size::1
[02/16 23:13:33     19s] LayerId::5 widthSet size::1
[02/16 23:13:33     19s] LayerId::6 widthSet size::1
[02/16 23:13:33     19s] LayerId::7 widthSet size::1
[02/16 23:13:33     19s] LayerId::8 widthSet size::1
[02/16 23:13:33     19s] Updating RC grid for preRoute extraction ...
[02/16 23:13:33     19s] Initializing multi-corner resistance tables ...
[02/16 23:13:33     19s] **Info: Trial Route has Max Route Layer 15/8.
[02/16 23:13:33     19s] {RT worst_rc_corner 0 8 8 {7 0} 1}
[02/16 23:13:33     19s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[02/16 23:13:33     19s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[02/16 23:13:33     19s] *Info: initialize multi-corner CTS.
[02/16 23:13:33     19s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1208.7M, current mem=1035.3M)
[02/16 23:13:33     19s] Reading timing constraints file '../genus/out/MCU.genus.sdc' ...
[02/16 23:13:33     19s] Current (total cpu=0:00:19.7, real=0:01:37, peak res=1273.9M, current mem=1273.9M)
[02/16 23:13:33     19s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/out/MCU.genus.sdc, Line 9).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/out/MCU.genus.sdc, Line 10).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'SYSTEM0/mclk_out' (File ../genus/out/MCU.genus.sdc, Line 15).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'SYSTEM0/mclk_out' (File ../genus/out/MCU.genus.sdc, Line 15).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'SYSTEM0/smclk_out' (File ../genus/out/MCU.genus.sdc, Line 16).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'SYSTEM0/smclk_out' (File ../genus/out/MCU.genus.sdc, Line 16).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'CGClkCPU/ClkOut' (File ../genus/out/MCU.genus.sdc, Line 17).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'CGClkCPU/ClkOut' (File ../genus/out/MCU.genus.sdc, Line 17).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'SYSTEM0/ClkLFXT_out' (File ../genus/out/MCU.genus.sdc, Line 18).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'SYSTEM0/ClkLFXT_out' (File ../genus/out/MCU.genus.sdc, Line 18).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'SYSTEM0/ClkHFXT_out' (File ../genus/out/MCU.genus.sdc, Line 19).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'SYSTEM0/ClkHFXT_out' (File ../genus/out/MCU.genus.sdc, Line 19).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'SYSTEM0/ClkDCO0_out' (File ../genus/out/MCU.genus.sdc, Line 20).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'SYSTEM0/ClkDCO0_out' (File ../genus/out/MCU.genus.sdc, Line 20).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'SYSTEM0/ClkDCO1_out' (File ../genus/out/MCU.genus.sdc, Line 21).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'SYSTEM0/ClkDCO1_out' (File ../genus/out/MCU.genus.sdc, Line 21).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'I2C0/SCL_IN' (File ../genus/out/MCU.genus.sdc, Line 22).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'I2C0/SCL_IN' (File ../genus/out/MCU.genus.sdc, Line 22).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'I2C1/SCL_IN' (File ../genus/out/MCU.genus.sdc, Line 23).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'I2C1/SCL_IN' (File ../genus/out/MCU.genus.sdc, Line 23).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'SPI1/SCK_IN' (File ../genus/out/MCU.genus.sdc, Line 24).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (TCLCMD-1531):	'create_clock' has been applied on hierarchical pin 'SPI1/SCK_IN' (File ../genus/out/MCU.genus.sdc, Line 24).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] Message <TCLCMD-1531> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File ../genus/out/MCU.genus.sdc, Line 25).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view hold_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-290):	Could not locate cell INVX1MA10TH in any library for view setup_analysis_view.
[02/16 23:13:33     19s] Type 'man IMPCTE-290' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPCTE-288):	Could not locate the library scadv10_cln65gp_hvt_tt_1p0v_25c.
[02/16 23:13:33     19s] **WARN: (IMPCTE-289):	set_driving_cell :  Use the cell in library scadv10_cln65gp_hvt_ss_0p9v_125c.
[02/16 23:13:33     19s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[02/16 23:13:33     19s] To increase the message display limit, refer to the product command reference manual.
[02/16 23:13:33     19s] **WARN: (EMS-27):	Message (IMPCTE-288) has exceeded the current message display limit of 20.
[02/16 23:13:33     19s] To increase the message display limit, refer to the product command reference manual.
[02/16 23:13:33     19s] **WARN: (EMS-27):	Message (IMPCTE-289) has exceeded the current message display limit of 20.
[02/16 23:13:33     19s] To increase the message display limit, refer to the product command reference manual.
[02/16 23:13:33     19s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'scadv10_cln65gp_hvt_tt_1p0v_25c/TIEHIX1MA10TH' (File ../genus/out/MCU.genus.sdc, Line 4189).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'scadv10_cln65gp_hvt_tt_1p0v_25c/TIEHIX1MA10TH' (File ../genus/out/MCU.genus.sdc, Line 4189).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File ../genus/out/MCU.genus.sdc, Line 4189).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'scadv10_cln65gp_hvt_tt_1p0v_25c/TIELOX1MA10TH' (File ../genus/out/MCU.genus.sdc, Line 4190).
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'scadv10_cln65gp_hvt_tt_1p0v_25c/TIELOX1MA10TH' (File ../genus/out/MCU.genus.sdc, Line 4190).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File ../genus/out/MCU.genus.sdc, Line 4190).

Number of path exceptions in the constraint file = 112
[02/16 23:13:33     19s] INFO (CTE): Reading of timing constraints file ../genus/out/MCU.genus.sdc completed, with 24 Warnings and 4 Errors.
[02/16 23:13:33     19s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1320.5M, current mem=1320.5M)
[02/16 23:13:33     19s] Current (total cpu=0:00:19.8, real=0:01:37, peak res=1320.5M, current mem=1320.5M)
[02/16 23:13:33     19s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[02/16 23:13:33     19s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 23:13:33     19s] Creating Cell Server ...(0, 1, 1, 1)
[02/16 23:13:33     19s] Summary for sequential cells identification: 
[02/16 23:13:33     19s]   Identified SBFF number: 148
[02/16 23:13:33     19s]   Identified MBFF number: 0
[02/16 23:13:33     19s]   Identified SB Latch number: 0
[02/16 23:13:33     19s]   Identified MB Latch number: 0
[02/16 23:13:33     19s]   Not identified SBFF number: 0
[02/16 23:13:33     19s]   Not identified MBFF number: 0
[02/16 23:13:33     19s]   Not identified SB Latch number: 0
[02/16 23:13:33     19s]   Not identified MB Latch number: 0
[02/16 23:13:33     19s]   Number of sequential cells which are not FFs: 106
[02/16 23:13:33     19s] Total number of combinational cells: 627
[02/16 23:13:33     19s] Total number of sequential cells: 254
[02/16 23:13:33     19s] Total number of tristate cells: 9
[02/16 23:13:33     19s] Total number of level shifter cells: 0
[02/16 23:13:33     19s] Total number of power gating cells: 0
[02/16 23:13:33     19s] Total number of isolation cells: 0
[02/16 23:13:33     19s] Total number of power switch cells: 0
[02/16 23:13:33     19s] Total number of pulse generator cells: 0
[02/16 23:13:33     19s] Total number of always on buffers: 0
[02/16 23:13:33     19s] Total number of retention cells: 0
[02/16 23:13:33     19s] List of usable buffers: FRICGX0P5BA10TH FRICGX0P6BA10TH FRICGX0P8BA10TH FRICGX0P7BA10TH FRICGX11BA10TH FRICGX13BA10TH FRICGX16BA10TH FRICGX1BA10TH FRICGX1P2BA10TH FRICGX1P4BA10TH FRICGX2BA10TH FRICGX1P7BA10TH FRICGX3BA10TH FRICGX2P5BA10TH FRICGX4BA10TH FRICGX3P5BA10TH FRICGX5BA10TH FRICGX6BA10TH FRICGX7P5BA10TH FRICGX9BA10TH BUFHX0P8MA10TH BUFHX0P7MA10TH BUFHX11MA10TH BUFHX13MA10TH BUFHX16MA10TH BUFHX1MA10TH BUFHX1P2MA10TH BUFHX1P7MA10TH BUFHX1P4MA10TH BUFHX2MA10TH BUFHX3MA10TH BUFHX2P5MA10TH BUFHX4MA10TH BUFHX3P5MA10TH BUFHX5MA10TH BUFHX6MA10TH BUFHX7P5MA10TH BUFHX9MA10TH BUFX0P7BA10TH BUFX0P7MA10TH BUFX0P8MA10TH BUFX0P8BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16BA10TH BUFX16MA10TH BUFX1MA10TH BUFX1BA10TH BUFX1P2BA10TH BUFX1P2MA10TH BUFX1P4BA10TH BUFX1P4MA10TH BUFX1P7BA10TH BUFX1P7MA10TH BUFX2MA10TH BUFX2BA10TH BUFX2P5BA10TH BUFX2P5MA10TH BUFX3MA10TH BUFX3BA10TH BUFX3P5BA10TH BUFX3P5MA10TH BUFX4MA10TH BUFX4BA10TH BUFX5MA10TH BUFX5BA10TH BUFX6MA10TH BUFX6BA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9BA10TH BUFX9MA10TH
[02/16 23:13:33     19s] Total number of usable buffers: 74
[02/16 23:13:33     19s] List of unusable buffers:
[02/16 23:13:33     19s] Total number of unusable buffers: 0
[02/16 23:13:33     19s] List of usable inverters: INVX0P5BA10TH INVX0P5MA10TH INVX0P6BA10TH INVX0P6MA10TH INVX0P7BA10TH INVX0P7MA10TH INVX0P8MA10TH INVX0P8BA10TH INVX11MA10TH INVX11BA10TH INVX13MA10TH INVX13BA10TH INVX16BA10TH INVX16MA10TH INVX1MA10TH INVX1BA10TH INVX1P2BA10TH INVX1P2MA10TH INVX1P4BA10TH INVX1P4MA10TH INVX1P7BA10TH INVX1P7MA10TH INVX2MA10TH INVX2BA10TH INVX2P5BA10TH INVX2P5MA10TH INVX3MA10TH INVX3BA10TH INVX3P5BA10TH INVX3P5MA10TH INVX4MA10TH INVX4BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH
[02/16 23:13:33     19s] Total number of usable inverters: 40
[02/16 23:13:33     19s] List of unusable inverters:
[02/16 23:13:33     19s] Total number of unusable inverters: 0
[02/16 23:13:33     19s] List of identified usable delay cells: DLY2X0P5MA10TH DLY4X0P5MA10TH
[02/16 23:13:33     19s] Total number of identified usable delay cells: 2
[02/16 23:13:33     19s] List of identified unusable delay cells:
[02/16 23:13:33     19s] Total number of identified unusable delay cells: 0
[02/16 23:13:33     19s] Creating Cell Server, finished. 
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] Deleting Cell Server ...
[02/16 23:13:33     19s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1321.9M, current mem=1321.8M)
[02/16 23:13:33     19s] Creating Cell Server ...(0, 0, 0, 0)
[02/16 23:13:33     19s] Summary for sequential cells identification: 
[02/16 23:13:33     19s]   Identified SBFF number: 148
[02/16 23:13:33     19s]   Identified MBFF number: 0
[02/16 23:13:33     19s]   Identified SB Latch number: 0
[02/16 23:13:33     19s]   Identified MB Latch number: 0
[02/16 23:13:33     19s]   Not identified SBFF number: 0
[02/16 23:13:33     19s]   Not identified MBFF number: 0
[02/16 23:13:33     19s]   Not identified SB Latch number: 0
[02/16 23:13:33     19s]   Not identified MB Latch number: 0
[02/16 23:13:33     19s]   Number of sequential cells which are not FFs: 106
[02/16 23:13:33     19s]  Visiting view : setup_analysis_view
[02/16 23:13:33     19s]    : PowerDomain = none : Weighted F : unweighted  = 21.30 (1.000) with rcCorner = 0
[02/16 23:13:33     19s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[02/16 23:13:33     19s]  Visiting view : hold_analysis_view
[02/16 23:13:33     19s]    : PowerDomain = none : Weighted F : unweighted  = 8.80 (1.000) with rcCorner = 1
[02/16 23:13:33     19s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[02/16 23:13:33     19s]  Setting StdDelay to 21.30
[02/16 23:13:33     19s] Creating Cell Server, finished. 
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PowerOnResetCheng; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[02/16 23:13:33     19s] Type 'man IMPSYC-2' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GlitchFilter; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[02/16 23:13:33     19s] Type 'man IMPSYC-2' for more detail.
[02/16 23:13:33     19s] **WARN: (IMPSYC-2):	Timing information is not defined for cell OscillatorCurrentStarved; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[02/16 23:13:33     19s] Type 'man IMPSYC-2' for more detail.
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] *** Summary of all messages that are not suppressed in this session:
[02/16 23:13:33     19s] Severity  ID               Count  Summary                                  
[02/16 23:13:33     19s] ERROR     IMPLF-40             3  Macro '%s' references a site '%s' that h...
[02/16 23:13:33     19s] WARNING   IMPLF-200           48  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/16 23:13:33     19s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/16 23:13:33     19s] WARNING   IMPSYC-2             3  Timing information is not defined for ce...
[02/16 23:13:33     19s] WARNING   IMPVL-159         1780  Pin '%s' of cell '%s' is defined in LEF ...
[02/16 23:13:33     19s] WARNING   IMPCTE-288         680  Could not locate the library %s.         
[02/16 23:13:33     19s] WARNING   IMPCTE-289         680  set_driving_cell : %s Use the cell in li...
[02/16 23:13:33     19s] WARNING   IMPCTE-290         680  Could not locate cell %s in any library ...
[02/16 23:13:33     19s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[02/16 23:13:33     19s] WARNING   TCLCMD-513           2  The software could not find a matching o...
[02/16 23:13:33     19s] ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
[02/16 23:13:33     19s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[02/16 23:13:33     19s] WARNING   TCLCMD-1531         22  '%s' has been applied on hierarchical pi...
[02/16 23:13:33     19s] WARNING   TECHLIB-302         46  No function defined for cell '%s'. The c...
[02/16 23:13:33     19s] WARNING   TECHLIB-459          6  Appending library '%s' to the previously...
[02/16 23:13:33     19s] *** Message Summary: 3984 warning(s), 7 error(s)
[02/16 23:13:33     19s] 
[02/16 23:13:33     19s] <CMD> setDesignMode -process 65 -flowEffort standard -powerEffort low
[02/16 23:13:33     19s] ##  Process: 65            (User Set)               
[02/16 23:13:33     19s] ##     Node: (not set)                           
[02/16 23:13:33     19s] 
##  Check design process and node:  
##  Design tech node is not set.

[02/16 23:13:33     19s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/16 23:13:33     19s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/16 23:13:33     19s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[02/16 23:13:33     19s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[02/16 23:13:33     19s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[02/16 23:13:33     19s] ### UNL STATUS #### : Preparing 8 CPU cores...
[02/16 23:13:33     19s] <CMD> setMultiCpuUsage -acquireLicense 8 -localCpu 8
[02/16 23:13:33     19s] <CMD> setFillerMode -corePrefix FILLER -core {FILLTIE128A10TH FILLTIE64A10TH FILLTIE32A10TH FILLTIE16A10TH FILLTIE8A10TH FILLTIE4A10TH FILLTIE2A10TH FILL128A10TH FILL64A10TH FILL32A10TH FILL16A10TH FILL8A10TH FILL4A10TH FILL2A10TH FILL1A10TH}
[02/16 23:13:33     19s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[02/16 23:13:33     19s] <CMD> clearGlobalNets
[02/16 23:13:33     19s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {} -autoTie -verbose
[02/16 23:13:33     19s] 43216 new pwr-pin connections were made to global net 'VDD'.
[02/16 23:13:33     19s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {} -autoTie -verbose
[02/16 23:13:33     19s] 43216 new gnd-pin connections were made to global net 'VSS'.
[02/16 23:13:33     19s] can't read "CORE_WIDTH": no such variable
[02/16 23:13:33     19s] <CMD> setPreference EnableRectilinearDesign 1
[02/16 23:13:33     19s] <CMD> setObjFPlanPolygon cell MCU 02666 00 2686 0 2686 2666 25952666 25951501 911501 912666
[02/16 23:13:33     19s] **WARN: (IMPSYC-1846):	Only support rectilinear polygon.
[02/16 23:13:33     19s] <CMD> fit
[02/16 23:13:33     19s] <CMD> redraw
[02/16 23:13:33     20s] can't read "MEM_EDGE_SPACING36": no such variable
[02/16 23:13:33     20s] can't read "MEM_TO_MEM_SPACING4": no such variable
[02/16 23:13:33     20s] can't read "ROM_WIDTH156.525": no such variable
[02/16 23:13:33     20s] can't read "ROM_HEIGHT325.055": no such variable
[02/16 23:13:33     20s] can't read "ROM_RING_WIDTH0": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_WIDTH319.650": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_HEIGHT383.085": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_RING_WIDTH0": no such variable
[02/16 23:13:33     20s] can't read "SRAM8K_WIDTH179.72": no such variable
[02/16 23:13:33     20s] can't read "SRAM8K_HEIGHT418.46": no such variable
[02/16 23:13:33     20s] can't read "SRAM8K_RING_WIDTH0": no such variable
[02/16 23:13:33     20s] can't read "SRAM1K_WIDTH179.72": no such variable
[02/16 23:13:33     20s] can't read "SRAM1K_HEIGHT96.37": no such variable
[02/16 23:13:33     20s] can't read "SRAM1K_RING_WIDTH0": no such variable
[02/16 23:13:33     20s] can't read "MEM_EDGE_SPACING": no such variable
[02/16 23:13:33     20s] can't read "BootROM_Y18": no such variable
[02/16 23:13:33     20s] can't read "BootROM_X": no such variable
[02/16 23:13:33     20s] can't read "ROM_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "BootROM_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM02_Y18": no such variable
[02/16 23:13:33     20s] can't read "SRAM02_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "SRAM02_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM03_Y18": no such variable
[02/16 23:13:33     20s] can't read "SRAM03_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "SRAM03_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM04_Y18": no such variable
[02/16 23:13:33     20s] can't read "SRAM04_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "SRAM04_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM05_Y18": no such variable
[02/16 23:13:33     20s] can't read "SRAM05_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "SRAM05_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM06_Y18": no such variable
[02/16 23:13:33     20s] can't read "SRAM06_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "SRAM06_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM07_Y18": no such variable
[02/16 23:13:33     20s] can't read "SRAM07_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "SRAM07_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM08_Y18": no such variable
[02/16 23:13:33     20s] can't read "SRAM08_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "BootROM_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_HEIGHT": no such variable
[02/16 23:13:33     20s] can't read "SRAM09_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "SRAM09_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_HEIGHT": no such variable
[02/16 23:13:33     20s] can't read "SRAM10_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "SRAM10_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_HEIGHT": no such variable
[02/16 23:13:33     20s] can't read "SRAM11MUX_NPU0_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "SRAM11MUX_NPU0_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_HEIGHT": no such variable
[02/16 23:13:33     20s] can't read "SRAM12MUX_AFE0_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM8K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "SRAM12MUX_AFE0_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_HEIGHT": no such variable
[02/16 23:13:33     20s] can't read "SRAM12MUX_AFE1_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM8K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "SRAM12MUX_AFE1_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_HEIGHT": no such variable
[02/16 23:13:33     20s] can't read "SRAM13MUX_AFE2_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM8K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "SRAM13MUX_AFE2_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_HEIGHT": no such variable
[02/16 23:13:33     20s] can't read "SRAM13MUX_AFE3_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM8K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "SRAM13MUX_AFE3_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_HEIGHT": no such variable
[02/16 23:13:33     20s] can't read "SRAM14MUX_AFE4_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM8K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "SRAM14MUX_AFE4_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_HEIGHT": no such variable
[02/16 23:13:33     20s] can't read "SRAM14MUX_AFE5_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM8K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "SRAM14MUX_AFE5_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_HEIGHT": no such variable
[02/16 23:13:33     20s] can't read "SRAM15MUX_DAC_0_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM1K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "SRAM15MUX_DAC_0_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM16K_HEIGHT": no such variable
[02/16 23:13:33     20s] can't read "SRAM15MUX_DAC_1_X": no such variable
[02/16 23:13:33     20s] can't read "SRAM1K_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "DCO_WIDTH058.410": no such variable
[02/16 23:13:33     20s] can't read "DCO_HEIGHT037.390": no such variable
[02/16 23:13:33     20s] can't read "DCO_NOBLOCK_HEIGHT4": no such variable
[02/16 23:13:33     20s] can't read "DCO_RING_WIDTH0": no such variable
[02/16 23:13:33     20s] can't read "CORE_SPACING": no such variable
[02/16 23:13:33     20s] can't read "DCO0_Y1103": no such variable
[02/16 23:13:33     20s] can't read "DCO0_X": no such variable
[02/16 23:13:33     20s] can't read "DCO_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "CORE_SPACING": no such variable
[02/16 23:13:33     20s] can't read "DCO1_Y1103": no such variable
[02/16 23:13:33     20s] can't read "DCO1_X": no such variable
[02/16 23:13:33     20s] can't read "DCO_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "IRQ_WIDTH031.200": no such variable
[02/16 23:13:33     20s] can't read "IRQ_HEIGHT018.870": no such variable
[02/16 23:13:33     20s] can't read "IRQ_RING_WIDTH0": no such variable
[02/16 23:13:33     20s] can't read "CORE_SPACING": no such variable
[02/16 23:13:33     20s] can't read "IRQ_Y1100": no such variable
[02/16 23:13:33     20s] can't read "IRQ_X": no such variable
[02/16 23:13:33     20s] can't read "IRQ_RING_WIDTH": no such variable
[02/16 23:13:33     20s] <CMD> cutRow
[02/16 23:13:33     20s] can't read "POR_WIDTH026.650": no such variable
[02/16 23:13:33     20s] can't read "POR_HEIGHT011.790": no such variable
[02/16 23:13:33     20s] can't read "POR_RING_WIDTH0": no such variable
[02/16 23:13:33     20s] can't read "CORE_SPACING": no such variable
[02/16 23:13:33     20s] can't read "POR_Y1100": no such variable
[02/16 23:13:33     20s] can't read "POR_X": no such variable
[02/16 23:13:33     20s] can't read "POR_RING_WIDTH": no such variable
[02/16 23:13:38     20s] <CMD> cutRow
[02/16 23:13:50     20s] <CMD> zoomBox -55.65600 -17.08300 1696.92050 1551.84700
[02/16 23:13:50     21s] <CMD> zoomBox 59.29300 39.71150 1548.98300 1373.30200
[02/16 23:13:50     21s] <CMD> zoomBox 156.99950 87.98650 1423.23600 1221.53850
[02/16 23:13:51     21s] <CMD> zoomBox 240.05000 129.02000 1316.35150 1092.53950
[02/16 23:13:51     21s] <CMD> zoomBox 310.64300 163.89850 1225.49950 982.89050
[02/16 23:13:51     21s] <CMD> zoomBox 501.85300 258.37200 979.41450 685.89150
[02/16 23:13:51     21s] <CMD> zoomBox 618.01550 315.76550 829.91350 505.45950
[02/16 23:13:52     21s] <CMD> zoomBox 685.42150 349.06950 743.16250 400.76000
[02/16 23:13:52     21s] <CMD> zoomBox 689.20850 350.94050 738.28850 394.87750
[02/16 23:13:55     21s] <CMD> fit
[02/16 23:14:11     22s] <CMD> fit
[02/16 23:14:13     22s] <CMD> redraw
[02/16 23:15:21     24s] <CMD> encMessage warning 1
[02/16 23:15:21     24s] <CMD> encMessage debug 0
[02/16 23:15:21     24s] <CMD> encMessage info 1
[02/16 23:15:21     24s] <CMD> is_common_ui_mode
[02/16 23:15:21     24s] <CMD> restoreDesign /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat MCU
[02/16 23:15:21     25s] #% Begin load design ... (date=02/16 23:15:21, mem=1648.0M)
[02/16 23:15:21     25s] 
[02/16 23:15:21     25s] 
[02/16 23:15:21     25s] ERROR: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[02/16 23:15:21     25s] 
[02/16 23:15:21     25s] 
[02/16 23:15:21     25s] **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[02/16 23:15:21     25s] 
[02/16 23:15:21     25s]     while executing
[02/16 23:15:21     25s] "error $catchMsg"
[02/16 23:15:21     25s]     (procedure "restoreDesign" line 31)
[02/16 23:15:21     25s] 
[02/16 23:15:21     25s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[02/16 23:15:21     25s] 
[02/16 23:15:29     25s] <CMD> encMessage warning 1
[02/16 23:15:29     25s] <CMD> encMessage debug 0
[02/16 23:15:29     25s] <CMD> encMessage info 1
[02/16 23:15:31     25s] <CMD> encMessage warning 1
[02/16 23:15:31     25s] <CMD> encMessage debug 0
[02/16 23:15:31     25s] <CMD> encMessage info 1
[02/16 23:15:31     25s] <CMD> is_common_ui_mode
[02/16 23:15:31     25s] <CMD> restoreDesign /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat MCU
[02/16 23:15:31     25s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/16 23:15:31     25s] % Begin load design ... (date=02/16 23:15:31, mem=1648.1M)
[02/16 23:15:31     25s] 
[02/16 23:15:31     25s] 
[02/16 23:15:31     25s] ERROR: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[02/16 23:15:31     25s] 
[02/16 23:15:31     25s] 
[02/16 23:15:31     25s] **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[02/16 23:15:31     25s] 
[02/16 23:15:31     25s]     while executing
[02/16 23:15:31     25s] "error $catchMsg"
[02/16 23:15:31     25s]     (procedure "restoreDesign" line 31)
[02/16 23:15:31     25s] 
[02/16 23:15:31     25s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[02/16 23:15:31     25s] 
[02/16 23:15:41     25s] <CMD> encMessage warning 1
[02/16 23:15:41     25s] <CMD> encMessage debug 0
[02/16 23:15:41     25s] <CMD> encMessage info 1
[02/16 23:16:12     27s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Feb 16 23:16:12 2023
  Total CPU time:     0:00:27
  Total real time:    0:04:17
  Peak memory (main): 1658.06MB

[02/16 23:16:12     27s] 
[02/16 23:16:12     27s] *** Memory Usage v#1 (Current mem = 2246.109M, initial mem = 283.547M) ***
[02/16 23:16:12     27s] 
[02/16 23:16:12     27s] *** Summary of all messages that are not suppressed in this session:
[02/16 23:16:12     27s] Severity  ID               Count  Summary                                  
[02/16 23:16:12     27s] ERROR     IMPLF-40             3  Macro '%s' references a site '%s' that h...
[02/16 23:16:12     27s] WARNING   IMPLF-200           48  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/16 23:16:12     27s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/16 23:16:12     27s] ERROR     IMPSYT-6300          4  Failed to execute command '%s'. For more...
[02/16 23:16:12     27s] WARNING   IMPSYC-2             3  Timing information is not defined for ce...
[02/16 23:16:12     27s] WARNING   IMPSYC-1846          1  Only support rectilinear polygon.        
[02/16 23:16:12     27s] WARNING   IMPVL-159         1780  Pin '%s' of cell '%s' is defined in LEF ...
[02/16 23:16:12     27s] WARNING   IMPCTE-288         680  Could not locate the library %s.         
[02/16 23:16:12     27s] WARNING   IMPCTE-289         680  set_driving_cell : %s Use the cell in li...
[02/16 23:16:12     27s] WARNING   IMPCTE-290         680  Could not locate cell %s in any library ...
[02/16 23:16:12     27s] ERROR     IMPIMEX-7031         2  restoreDesign more than once in the same...
[02/16 23:16:12     27s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[02/16 23:16:12     27s] WARNING   TCLCMD-513           2  The software could not find a matching o...
[02/16 23:16:12     27s] ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
[02/16 23:16:12     27s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[02/16 23:16:12     27s] WARNING   TCLCMD-1531         22  '%s' has been applied on hierarchical pi...
[02/16 23:16:12     27s] WARNING   TECHLIB-302         46  No function defined for cell '%s'. The c...
[02/16 23:16:12     27s] WARNING   TECHLIB-459          6  Appending library '%s' to the previously...
[02/16 23:16:12     27s] *** Message Summary: 3985 warning(s), 13 error(s)
[02/16 23:16:12     27s] 
[02/16 23:16:12     27s] --- Ending "Innovus" (totcpu=0:00:27.2, real=0:04:16, mem=2246.1M) ---
