/*
 * Copyright (c) 2022-2022 Huawei Technologies Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */
#ifndef __CLK_CHARPRO_H
#define __CLK_CHARPRO_H
/* clk_crgctrl */
#define CLKIN_SYS		0
#define CLK_38M4_HSDT		1
#define CLK_SYSTEM_HSDT0		2
#define CLKIN_SYS_SERDES		3
#define CLKIN_REF		4
#define CLK_FLL_SRC		5
#define CLK_PPLL1		6
#define CLK_PPLL2		7
#define CLK_PPLL2_B		8
#define CLK_PPLL3		9
#define CLK_PPLL5		10
#define CLK_PPLL7		11
#define CLK_SPLL		12
#define CLK_MODEM_BASE		13
#define CLK_ULPPLL_1		14
#define CLK_AUPLL		15
#define CLK_SCPLL		16
#define CLK_FNPLL		17
#define CLK_PPLL_PCIE		18
#define CLK_PPLL_PCIE1		19
#define CLK_SDPLL		20
#define PCLK		21
#define CLK_GATE_PPLL1		22
#define CLK_GATE_PPLL2		23
#define CLK_GATE_PPLL2_B		24
#define CLK_GATE_PPLL3		25
#define CLK_GATE_PPLL7		26
#define CLK_GATE_PPLL0_MEDIA		27
#define CLK_GATE_PPLL1_MEDIA		28
#define CLK_GATE_PPLL2_MEDIA		29
#define CLK_GATE_PPLL2B_MEDIA		30
#define CLK_GATE_PPLL7_MEDIA		31
#define CLK_GATE_PPLL7_MEDIA2		32
#define CLK_GATE_PPLL0_M2		33
#define CLK_GATE_PPLL1_M2		34
#define CLK_GATE_PPLL2_M2		35
#define CLK_GATE_PPLL2B_M2		36
#define CLK_PPLL_EPS		37
#define CLK_GATE_HIFACE		38
#define CLK_SYS_INI		39
#define CLK_DIV_SYSBUS		40
#define CLK_DIV_CFGBUS		41
#define PCLK_GPIO0		42
#define PCLK_GPIO1		43
#define PCLK_GPIO2		44
#define PCLK_GPIO3		45
#define PCLK_GPIO4		46
#define PCLK_GPIO5		47
#define PCLK_GPIO6		48
#define PCLK_GPIO7		49
#define PCLK_GPIO8		50
#define PCLK_GPIO9		51
#define PCLK_GPIO10		52
#define PCLK_GPIO11		53
#define PCLK_GPIO12		54
#define PCLK_GPIO13		55
#define PCLK_GPIO14		56
#define PCLK_GPIO15		57
#define PCLK_GPIO16		58
#define PCLK_GPIO17		59
#define PCLK_GPIO18		60
#define PCLK_GPIO19		61
#define PCLK_GATE_WD0_HIGH		62
#define CLK_GATE_WD0_HIGH		63
#define PCLK_GATE_WD0		64
#define PCLK_GATE_WD1		65
#define ACLK_GATE_MEDIA_COMMON		66
#define ACLK_GATE_QIC_DSS		67
#define PCLK_GATE_MEDIA_COMMON		68
#define PCLK_GATE_QIC_DSS_CFG		69
#define PCLK_GATE_MMBUF_CFG		70
#define PCLK_GATE_DISP_QIC_SUBSYS		71
#define ACLK_GATE_DISP_QIC_SUBSYS		72
#define PCLK_GATE_DSS		73
#define CODECCSSI_MUX		74
#define CLK_GATE_CODECSSI		75
#define PCLK_GATE_CODECSSI		76
#define CLK_DIV_AOBUS_334M		77
#define CLK_DIV_AOBUS		78
#define CLK_FACTOR_TCXO		79
#define CLK_GATE_TIMER5_B		80
#define CLK_GATE_TIMER5		81
#define HCLK_GATE_USB3OTG		82
#define ACLK_GATE_USB3OTG		83
#define ACLK_GATE_USB3OTG_ASYNCBRG		84
#define CLK_MUX_USB_DOCK		85
#define PCLK_GATE_IOC		86
#define CLK_ATDVFS		87
#define ATCLK		88
#define PCLK_DBG		89
#define PCLK_DIV_DBG		90
#define CLK_GATE_TIME_STAMP_GT		91
#define CLK_DIV_TIME_STAMP		92
#define CLK_GATE_TIME_STAMP		93
#define ACLK_GATE_PERF_STAT		94
#define PCLK_GATE_PERF_STAT		95
#define CLK_DIV_PERF_STAT		96
#define CLK_PERF_DIV_GT		97
#define CLK_GATE_PERF_STAT		98
#define CLK_GATE_PERF_CTRL		99
#define CLK_DIV_CSSYSDBG		100
#define CLK_GATE_CSSYSDBG		101
#define CLK_GATE_DMAC		102
#define ACLK_GATE_DSS		103
#define CLK_GATE_SDIO		104
#define PCLK_GATE_DSI0		105
#define PCLK_GATE_DSI1		106
#define CLK_GATE_LDI0		107
#define CLK_GATE_VENC2		108
#define CLK_GATE_PPLL5		109
#define CLK_GATE_FD_FUNC		110
#define CLK_GATE_FDAI_FUNC		111
#define CLK_DIV_HSDT1BUS		112
#define CLK_DIV_SD_PERI		113
#define CLK_GATE_SD_PERI		114
#define CLK_ANDGT_SDPLL		115
#define CLK_MUX_SD_PLL		116
#define CLK_DIV_SD		117
#define CLK_ANDGT_SD		118
#define CLK_SD_SYS		119
#define CLK_MUX_A53HPM		120
#define CLK_A53HPM_ANDGT		121
#define CLK_DIV_A53HPM		122
#define CLK_320M_PLL_GT		123
#define CLK_DIV_320M		124
#define CLK_GATE_UART4		125
#define PCLK_GATE_UART4		126
#define CLK_MUX_UARTH		127
#define CLK_DIV_UARTH		128
#define CLK_ANDGT_UARTH		129
#define CLK_GATE_UART5		130
#define PCLK_GATE_UART5		131
#define CLK_MUX_UARTL		132
#define CLK_DIV_UARTL		133
#define CLK_ANDGT_UARTL		134
#define CLK_GATE_UART0		135
#define PCLK_GATE_UART0		136
#define CLK_MUX_UART0		137
#define CLK_DIV_UART0		138
#define CLK_ANDGT_UART0		139
#define CLK_FACTOR_UART0		140
#define CLK_UART0_DBG		141
#define CLK_UART6		142
#define CLK_GATE_UART3		143
#define CLK_GATE_UART7		144
#define CLK_GATE_UART8		145
#define PCLK_GATE_UART8		146
#define CLK_MUX_UART8		147
#define CLK_DIV_UART8		148
#define CLK_ANDGT_UART8		149
#define CLK_GATE_I2C2_ACPU		150
#define CLK_GATE_I2C3		151
#define CLK_GATE_I2C4		152
#define CLK_GATE_I2C6_ACPU		153
#define CLK_GATE_I2C7		154
#define PCLK_GATE_I2C2		155
#define PCLK_GATE_I2C3		156
#define PCLK_GATE_I2C4		157
#define PCLK_GATE_I2C6_ACPU		158
#define PCLK_GATE_I2C7		159
#define CLK_DIV_I2C		160
#define CLK_MUX_I2C		161
#define CLK_GATE_I2C0		162
#define CLK_GATE_I2C1		163
#define CLK_GATE_I2C2		164
#define CLK_ANDGT_I3C4		165
#define CLK_DIV_I3C4		166
#define CLK_GATE_I3C4		167
#define PCLK_GATE_I3C4		168
#define CLK_ANDGT_SPI1		169
#define CLK_DIV_SPI1		170
#define CLK_MUX_SPI1		171
#define CLK_GATE_SPI1		172
#define CLK_ANDGT_SPI4		173
#define CLK_DIV_SPI4		174
#define CLK_MUX_SPI4		175
#define CLK_GATE_SPI4		176
#define PCLK_GATE_SPI1		177
#define PCLK_GATE_SPI4		178
#define CLK_ANDGT_SPI5		179
#define CLK_DIV_SPI5		180
#define CLK_MUX_SPI5		181
#define CLK_GATE_SPI5		182
#define PCLK_GATE_SPI5		183
#define CLK_ANDGT_SPI6		184
#define CLK_DIV_SPI6		185
#define CLK_MUX_SPI6		186
#define CLK_GATE_SPI6		187
#define PCLK_GATE_SPI6		188
#define CLK_GATE_SPI0		189
#define CLK_FAC_180M		190
#define CLK_GATE_IOMCU_PERI0		191
#define CLK_GATE_SPI2		192
#define CLK_GATE_USB3OTG_REF		193
#define CLK_USB3_32K_DIV		194
#define CLK_GATE_SNP_USB3_SUSPEND		195
#define ACLK_GATE_SNP_USB3		196
#define CLK_GATE_SNP_USB3CTRL_REF		197
#define PCLK_GATE_USB_SCTRL		198
#define CLK_FACTOR_USB3PHY_PLL		199
#define CLK_ANDGT_USB2PHY_REF		200
#define CLK_USB2PHY_REF_DIV		201
#define CLK_MUX_ULPI		202
#define CLK_GATE_ULPI_REF		203
#define CLK_HSDT1_EUSB_MUX		204
#define CLK_GATE_HSDT1_EUSB		205
#define CLK_GATE_ABB_USB		206
#define CLK_PCIE1PLL_SERDES		207
#define CLK_HSDT_SUBSYS_INI		208
#define PCLK_GATE_PCIE_SYS		209
#define PCLK_GATE_PCIE1_SYS		210
#define PCLK_GATE_PCIE_PHY		211
#define PCLK_GATE_PCIE1_PHY		212
#define PCLK_GATE_HSDT0_PCIE		213
#define PCLK_GATE_HSDT1_PCIE1		214
#define PCLK_DIV_PCIE		215
#define PCLK_ANDGT_PCIE		216
#define CLK_ANDGT_32KPLL_PCIEAUX		217
#define CLK_DIV_32KPLL_PCIEAUX		218
#define CLK_MUX_PCIEAUX		219
#define CLK_GATE_HSDT0_PCIEAUX		220
#define CLK_GATE_PCIEAUX		221
#define ACLK_GATE_PCIE		222
#define CLK_GATE_HSDT_TBU		223
#define CLK_GATE_PCIE1_TBU		224
#define CLK_GATE_PCIE1AUX		225
#define ACLK_GATE_PCIE1		226
#define CLK_ANDGT_HSDT0PRE		227
#define DIV_HSDT0BUS_PRE		228
#define CLK_GATE_HSDT0BUS_ROOT		229
#define SEL_PERI2HSDT0		230
#define CLK_ANDGT_PERI2HSDT0		231
#define DIV_PERI2HSDT0		232
#define CLK_GATE_PERI2HSDT0		233
#define CLKINDIVSYS_INI		234
#define CLK_ANDGT_XGE480		235
#define CLK_ANDGT_XGE360		236
#define CLK_DIV_XGE_480		237
#define CLK_DIV_XGE_360		238
#define CLK_GATE_XGE_480		239
#define CLK_GATE_XGE_360		240
#define CLK_GATE_UFSPHY_REF		241
#define CLK_GATE_UFSIO_REF		242
#define CLK_GATE_AO_ASP		243
#define CLK_DIV_AO_ASP		244
#define CLK_MUX_AO_ASP		245
#define CLK_DIV_AO_ASP_GT		246
#define PCLK_GATE_PCTRL		247
#define CLK_ANDGT_PTP		248
#define CLK_DIV_PTP		249
#define CLK_GATE_BLPWM5		250
#define CLK_GATE_BLPWM4		251
#define CLK_GATE_BLPWM3		252
#define PCLK_GATE_FER		253
#define CLK_GT_SFC_2X		254
#define CLK_DIV_SFC2X		255
#define CLK_GATE_SFC_2X		256
#define CLK_GATE_SFC_BUS		257
#define CLK_GATE_SYSBUS2SFC		258
#define CLK_GATE_BLPWM1		259
#define CLK_GATE_BLPWM		260
#define CLK_GATE_GPS_REF		261
#define CLK_MUX_GPS_REF		262
#define CLK_GATE_MDM2GPS0		263
#define CLK_GATE_MDM2GPS1		264
#define CLK_GATE_MDM2GPS2		265
#define CLK_GATE_LDI1		266
#define PERI_VOLT_HOLD		267
#define PERI_VOLT_MIDDLE		268
#define PERI_VOLT_LOW		269
#define EPS_VOLT_HIGH		270
#define EPS_VOLT_MIDDLE		271
#define EPS_VOLT_LOW		272
#define VENC_VOLT_HOLD		273
#define VDEC_VOLT_HOLD		274
#define EDC_VOLT_HOLD		275
#define EFUSE_VOLT_HOLD		276
#define LDI0_VOLT_HOLD		277
#define SEPLAT_VOLT_HOLD		278
#define CLK_MUX_DPCTRL_16M		279
#define CLK_GT_DPCTRL_16M		280
#define CLK_DIV_DPCTRL_16M		281
#define CLK_GATE_DPCTRL_16M		282
#define CLK_MUX_DPCTR_PIXEL		283
#define CLK_ANDGT_DPCTR_PIXEL		284
#define CLK_DIV_DPCTR_PIXEL		285
#define CLK_GATE_DPCTRL_PIXEL		286
#define PCLK_GATE_DPCTRL		287
#define ACLK_GATE_DPCTRL		288
#define CLK_GATE_ISPFUNC3FREQ		289
#define CLK_GATE_ISPFUNC4FREQ		290
#define CLK_GATE_ISPFUNC5FREQ		291
#define CLK_GATE_ISPFUNC3		292
#define CLK_GATE_ISPFUNC4		293
#define CLK_GATE_ISPFUNC5		294
#define CLK_GT_ISP_I2C		295
#define CLK_DIV_ISP_I2C		296
#define CLK_GATE_ISP_I2C_MEDIA		297
#define CLK_GATE_ISP_SNCLK0		298
#define CLK_GATE_ISP_SNCLK1		299
#define CLK_GATE_ISP_SNCLK2		300
#define CLK_GATE_ISP_SNCLK3		301
#define CLK_ISP_SNCLK_MUX0		302
#define CLK_ISP_SNCLK_DIV0		303
#define CLK_ISP_SNCLK_MUX1		304
#define CLK_ISP_SNCLK_DIV1		305
#define CLK_ISP_SNCLK_MUX2		306
#define CLK_ISP_SNCLK_DIV2		307
#define CLK_ISP_SNCLK_MUX3		308
#define CLK_ISP_SNCLK_DIV3		309
#define CLK_ISP_SNCLK_FAC		310
#define CLK_ISP_SNCLK_ANGT		311
#define CLK_GATE_RXDPHY0_CFG		312
#define CLK_GATE_RXDPHY1_CFG		313
#define CLK_GATE_RXDPHY2_CFG		314
#define CLK_GATE_RXDPHY3_CFG		315
#define CLK_GATE_RXDPHY4_CFG		316
#define CLK_GATE_RXDPHY5_CFG		317
#define CLK_GATE_RXDPHY_CFG		318
#define CLK_DIV_RXDPHY_CFG		319
#define CLKANDGT_RXDPHY_CFG		320
#define CLK_GATE_TXDPHY0_CFG		321
#define CLK_GATE_TXDPHY0_REF		322
#define CLK_GATE_TXDPHY1_CFG		323
#define CLK_GATE_TXDPHY1_REF		324
#define CLKANDGT_RXDPHY_FLL		325
#define CLK_RXDPHY_FLL_DIV		326
#define CLK_MUX_RXDPHY_CFG		327
#define CLK_MEDIA_COMMON_SW		328
#define CLKANDGT_MEDIA_COMMON		329
#define CLK_MEDIA_COMMON_DIV		330
#define CLK_GATE_MEDIA_COMMONFREQ		331
#define CLK_GATE_MEDIA_COMMON		332
#define CLK_GATE_BRG		333
#define CLK_SW_AO_LOADMONITOR		334
#define PCLK_GATE_LOADMONITOR		335
#define CLK_GATE_LOADMONITOR		336
#define CLK_DIV_LOADMONITOR		337
#define CLK_GT_LOADMONITOR		338
#define PCLK_GATE_LOADMONITOR_L		339
#define CLK_GATE_LOADMONITOR_L		340
#define CLK_GATE_MEDIA_TCXO		341
#define CLK_GATE_IVP32DSP_COREFREQ		342
#define CLK_GATE_IVP32DSP_CORE		343
#define CLK_GATE_IVP1DSP_COREFREQ		344
#define CLK_GATE_IVP1DSP_CORE		345
#define CLK_GATE_ARPPFREQ		346
#define CLK_GATE_ARPP		347
#define CLK_ADE_FUNC_MUX		348
#define CLK_ANDGT_ADE_FUNC		349
#define CLK_DIV_ADE_FUNC		350
#define CLK_GATE_ADE_FUNCFREQ		351
#define CLK_GATE_ADE_FUNC		352
#define ACLK_GATE_ASC		353
#define CLK_GATE_DSS_AXI_MM		354
#define CLK_GATE_MMBUF		355
#define PCLK_GATE_MMBUF		356
#define CLK_SW_MMBUF		357
#define ACLK_DIV_MMBUF		358
#define PCLK_DIV_MMBUF		359
#define OSC32K		360
#define OSC19M		361
#define CLK_480M		362
#define CLK_INVALID		363
#define AUTODIV_SYSBUS		364
#define AUTODIV_HSDT1BUS		365
#define AUTODIV_CFGBUS		366
#define AUTODIV_DMABUS		367
#define AUTODIV_ISP_DVFS		368
#define AUTODIV_ISP		369
#define CLK_GATE_ATDIV_HSDT1BUS		370
#define CLK_GATE_ATDIV_DMA		371
#define CLK_GATE_ATDIV_CFG		372
#define CLK_GATE_ATDIV_SYS		373
#define CLK_FPGA_1P92		374
#define CLK_FPGA_2M		375
#define CLK_FPGA_10M		376
#define CLK_FPGA_19M		377
#define CLK_FPGA_20M		378
#define CLK_FPGA_24M		379
#define CLK_FPGA_26M		380
#define CLK_FPGA_27M		381
#define CLK_FPGA_32M		382
#define CLK_FPGA_40M		383
#define CLK_FPGA_48M		384
#define CLK_FPGA_50M		385
#define CLK_FPGA_57M		386
#define CLK_FPGA_60M		387
#define CLK_FPGA_64M		388
#define CLK_FPGA_80M		389
#define CLK_FPGA_100M		390
#define CLK_FPGA_160M		391

/* clk_hsdt_crg */
#define CLK_GATE_HSDT_TCU		0
#define ACLK_GATE_SATA2QIC_ABRG		1
#define CLK_GATE_SATA_TBU		2
#define HCLK_GATE_SATA		3
#define CLK_GATE_SATA1_AUX		4
#define CLK_GATE_SATA0_AUX		5
#define CLK_GATE_SATA_PHY1REF		6
#define CLK_GATE_SATA_PHY0REF		7
#define CLK_ANDGT_CLK_SATA_OBBTMP		8
#define DIV_SATA_OBB		9
#define CLK_GATE_SATA_OBB		10
#define ACLK_ANDGT_XGE		11
#define DIV_XGE_AXI		12
#define ACLK_GATE_XGE12QIC_ABRG		13
#define ACLK_GATE_XGE02QIC_ABRG		14
#define CLK_GATE_XGE_TBU		15
#define ACLK_GATE_XGE1		16
#define ACLK_GATE_XGE0		17
#define CLK_GATE_XGE1_CTRL		18
#define CLK_GATE_XGE0_CTRL		19
#define CLK_GATE_XGE1_PHY_REF		20
#define CLK_GATE_XGE0_PHY_REF		21
#define CLK_GATE_XGE1_CORE		22
#define CLK_GATE_XGE0_CORE		23
#define CLK_GATE_XGE1_PTP_REF		24
#define CLK_GATE_XGE0_PTP_REF		25

/* clk_hsdt1_crg */
#define CLK_GATE_SD		0
#define HCLK_GATE_SD		1
#define CLK_MUX_SD_SYS		2
#define CLK_SD_SYS_GT		3
#define CLK_GATE_SD32K		4
#define CLK_GATE_USB31PHY_APB		5
#define HCLK_GATE_DCDR_MUX		6
#define HGATE_HSDT1_MISCAHBS		7
#define AGATE_HIUSB3_BUS0		8
#define AGATE_HIUSB3_BUS1		9
#define AGATE_HIUSB3_BUS2		10
#define AGATE_HIUSB3_BUS3		11
#define CLK_GATE_USB2_BUS0		12
#define CLK_GATE_USB2_BUS1		13
#define CLKGATE_QICUSB2MAIN0		14
#define CLKGATE_QICUSB2MAIN1		15
#define CLK_GATE_USB2_BC0		16
#define CLK_GATE_USB2_BC1		17
#define CLK_USB3_BC0		18
#define CLK_USB3_BC1		19
#define CLK_USB3_BC2		20
#define CLK_USB3_BC3		21
#define ACLK_GATE_TBU_USB0		22
#define ACLK_GATE_TBU_USB1		23
#define ACLK_GATE_TBU_USB2		24
#define PHSDT1GATE_MISC_APBM		25
#define SEL_HSDT1_SUSPEND		26
#define CLK_GATE_HIUSB3_SUSPEND0		27
#define CLK_GATE_HIUSB3_SUSPEND1		28
#define CLK_GATE_HIUSB3_SUSPEND2		29
#define CLK_GATE_HIUSB3_SUSPEND3		30
#define CLK_GATE_USB2_SUSPEND0		31
#define CLK_GATE_USB2_SUSPEND1		32
#define CLK_GATE_USBDP_MCU_32K		33
#define CLK_GATE_HSDT1_USBDP_MCU		34
#define CLK_GATE_HSDT1_USBDP_MCU_BUS		35
#define CLK_GATE_HSDT1_USBDP_MCU_19P2		36
#define CLK_GATE_HI_USB3CTRL_REF0		37
#define CLK_GATE_USB3CTRL_REF1		38
#define CLK_GATE_USB3CTRL_REF2		39
#define CLK_GATE_USB3CTRL_REF3		40
#define CLK_GATE_USB2PHY0_REF		41
#define CLK_GATE_USB2PHY1REF		42
#define CLK_GATE_USB2CTRL0REF		43
#define CLK_GATE_USB2CTRL1REF		44
#define GATE_USB2PHY_REFUDC0		45
#define GATE_USB2PHY_REFUDC1		46
#define GATE_USB2PHY_REFUDC2		47
#define GATE_USB2PHY_REFUDC3		48
#define PCLK_GATE_USB2PHY0		49
#define PCLK_GATE_USB2PHY1		50
#define PCLK_GATEUSB2_SYSCTRL0		51
#define PCLK_GATEUSB2_SYSCTRL1		52
#define PCLK_GATE_USB2PHY_UDC0		53
#define PCLK_GATE_USB2PHY_UDC1		54
#define PCLK_GATE_USB2PHY_UDC2		55
#define PCLK_GATE_USB2PHY_UDC3		56
#define CLK_GATE_USB31PHY_APB0		57
#define CLK_GATE_USB31PHY_APB1		58
#define CLK_GATE_USB31PHY_APB2		59
#define CLK_GATE_USB31PHY_APB3		60
#define PCLK_GATE_USB3_SYSCTRL0		61
#define PCLK_GATE_USB3_SYSCTRL1		62
#define PCLK_GATE_USB3_SYSCTRL2		63
#define PCLK_GATE_USB3_SYSCTRL3		64
#define CLK_GATE_USBDP_AUX0		65
#define CLK_GATE_USBDP_AUX1		66
#define CLK_GATE_USBDP_AUX2		67
#define CLK_GATE_USBDP_AUX3		68
#define CLKGT_USB2_ULPI		69
#define CLK_DIV_USB2_ULPI		70
#define CLK_GATE_USB2_ULPI		71
#define PCLK_GATE_DPCTRL0		72
#define PCLK_GATE_DPCTRL1		73
#define PCLK_GATE_DPCTRL2		74
#define PCLK_GATE_DPCTRL3		75

/* clk_sctrl */
#define CLK_GATE_AUPLL		0
#define PCLK_GPIO20		1
#define PCLK_GPIO21		2
#define GT_CLK_HSDT1_USBDP		3
#define CLK_DIV_HSDT1_USBDP		4
#define GT_CLK_HSDT1_USBDP_ULPLL		5
#define CLK_DIVHSDT1_USBDP_ULPLL		6
#define SEL_CLK_HSDT1USBDP		7
#define CLK_GATE_HSDT1_USBDP		8
#define CLK_MUX_I2C9		9
#define CLK_ANDGT_I2C9		10
#define CLK_DIV_I2C9		11
#define CLK_GATE_I2C9		12
#define PCLK_GATE_I2C9		13
#define CLK_ANDGT_SPI3_ULPPLL		14
#define CLK_DIV_SPI3_ULPPLL		15
#define CLK_ANDGT_SPI3		16
#define CLK_DIV_SPI3		17
#define CLK_MUX_SPI3		18
#define CLK_GATE_SPI		19
#define CLK_GATE_QIC_SPI3DMA		20
#define PCLK_GATE_SPI		21
#define PCLK_GATE_RTC		22
#define PCLK_AO_GPIO0		23
#define PCLK_AO_GPIO1		24
#define PCLK_AO_GPIO2		25
#define PCLK_AO_GPIO3		26
#define PCLK_AO_GPIO4		27
#define PCLK_AO_GPIO5		28
#define PCLK_AO_GPIO6		29
#define PCLK_AO_GPIO29		30
#define PCLK_AO_GPIO30		31
#define PCLK_AO_GPIO31		32
#define PCLK_AO_GPIO32		33
#define PCLK_AO_GPIO33		34
#define PCLK_AO_GPIO34		35
#define PCLK_AO_GPIO35		36
#define PCLK_AO_GPIO36		37
#define CLK_ANDGT_BLPWM2		38
#define CLK_DIV_BLPWM2		39
#define CLK_GATE_BLPWM2		40
#define PCLK_GATE_SYSCNT		41
#define CLK_GATE_SYSCNT		42
#define CLKMUX_SYSCNT		43
#define CLK_SYSCNT_DIV		44
#define GT_CLK_SPLL_ASP_PLL		45
#define CLK_SPLL_ASP_PLLDIV		46
#define CLK_GATE_SPLL_ASP		47
#define CLKDIV_ASP_CODEC		48
#define CLK_GATE_ASP_SUBSYS		49
#define CLK_ANDGT_I2S5		50
#define CLK_DIV_I2S5		51
#define CLK_GATE_I2S5_CDC		52
#define CLK_GATE_I2S5_CFG_CDC		53
#define CLK_MUX_ASP_PLL		54
#define CLK_AO_ASP_32KPLL_MUX		55
#define CLK_GATE_ASP_TCXO		56
#define CLK_GATE_DP_AUDIO_PLL		57
#define CLKDIV_DP_AUDIO_PLL_AO		58
#define CLKGT_DP_AUDIO_PLL_AO		59
#define GT_CLK_MAD_FLL		60
#define DIV_MAD_FLL		61
#define GT_CLK_MAD_SPLL		62
#define DIV_MAD_SPLL		63
#define SEL_MAD_MUX		64
#define CLK_GATE_MAD		65
#define CLK_MUX_AO_CAMERA		66
#define CLK_ANDGT_AO_CAMERA		67
#define CLK_DIV_AO_CAMERA		68
#define CLK_GATE_AO_CAMERA		69
#define PCLK_GATE_AO_LOADMONITOR		70
#define CLK_GATE_AO_LOADMONITOR		71
#define CLK_DIV_AO_LOADMONITOR		72
#define CLK_GT_AO_LOADMONITOR		73

/* clk_iomcu_crgctrl */
#define CLK_I2C1_GATE_IOMCU		0

/* clk_media1_crg */
#define CLK_DSS_TCXO		0
#define CLK_GATE_DSSLITE1_TCXO		1
#define CLK_MUX_VIVOBUS		2
#define CLK_GATE_VIVOBUS_ANDGT		3
#define CLK_DIV_VIVOBUS		4
#define CLK_GATE_VIVOBUS		5
#define CLK_MUX_VDEC		6
#define CLK_ANDGT_VDEC		7
#define CLK_DIV_VDEC		8
#define CLK_GATE_VDECFREQ		9
#define PCLK_GATE_VDEC		10
#define ACLK_GATE_VDEC		11
#define CLK_JPG_FUNC_MUX		12
#define CLK_ANDGT_JPG_FUNC		13
#define CLK_DIV_JPG_FUNC		14
#define CLK_GATE_JPG_FUNCFREQ		15
#define ACLK_GATE_JPG		16
#define PCLK_GATE_JPG		17
#define CLK_GATE_ATDIV_VIVO		18
#define CLK_GATE_ATDIV_VDEC		19

/* clk_media2_crg */
#define PCLK_GATE_ISP_QIC_SUBSYS		0
#define ACLK_GATE_ISP_QIC_SUBSYS		1
#define ACLK_GATE_ISP		2
#define CLK_GATE_VCODECBUS		3
#define CLK_GATE_VCODECBUS2DDR		4
#define CLK_DIV_VCODECBUS		5
#define CLK_GATE_VCODECBUS_GT		6
#define CLK_VCODEC_SYSPLL0		7
#define CLK_MUX_VCODECBUS		8
#define CLK_MUX_VENC		9
#define CLK_ANDGT_VENC		10
#define CLK_DIV_VENC		11
#define CLK_GATE_VENCFREQ		12
#define PCLK_GATE_VENC		13
#define ACLK_GATE_VENC		14
#define CLK_MUX_ISPI2C		15
#define CLK_GATE_ISPI2C		16
#define CLK_GATE_ISP_SYS		17
#define CLK_MUX_ISPCPU		18
#define CLK_ANDGT_ISPCPU		19
#define CLK_DIV_ISPCPU		20
#define CLK_GATE_ISPCPU		21
#define CLK_ANDGT_ISP_I3C		22
#define CLK_DIV_ISP_I3C		23
#define CLK_GATE_ISP_I3C		24
#define CLK_GATE_AUTODIV_VCODECBUS		25
#define CLK_GATE_ATDIV_VENC		26

/* clk_xfreqclk */
#define CLK_CLUSTER0		0
#define CLK_CLUSTER1		1
#define CLK_G3D		2
#define CLK_DDRC_FREQ		3
#define CLK_DDRC_MAX		4
#define CLK_DDRC_MIN		5
#define CLK_L1BUS_MIN		6

/* clk_pmuctrl */
#define CLK_GATE_ABB_192		0
#define CLK_GATE_ABB_384		1
#define CLK_PMU32KA		2
#define CLK_PMU32KB		3
#define CLK_PMU32KC		4
#define CLK_PMUAUDIOCLK		5
#define CLK_EUSB_38M4		6

/* clk_interactive */
#define CLK_GATE_EDC0		0
#define CLK_GATE_VDEC		1
#define CLK_GATE_VENC		2
#define CLK_GATE_ISPFUNC		3
#define CLK_GATE_JPG_FUNC		4
#define CLK_GATE_ISPFUNC2		5

#define CLK_GATE_EDC0FREQ		0

#define CLK_GATE_ISPFUNCFREQ		0
#define CLK_GATE_ISPFUNC2FREQ		1

#endif /* __CLK_CHARPRO_H */
