<?xml version="1.0" encoding="UTF-8" ?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<!-- This file was created with the aha Ansi HTML Adapter. https://github.com/theZiz/aha -->
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="application/xml+xhtml; charset=UTF-8"/>
<title>stdin</title>
</head>
<body style="color:white; background-color:black">
<pre>
rm -f results.xml
make -f makefile results.xml
make[1]: Entering directory '/home/sai/Desktop/Academics/SES_Project/RiscV'
rm -f results.xml
MODULE=testBench TESTCASE= TOPLEVEL=core TOPLEVEL_LANG=verilog \
         /usr/local/bin/vvp -M /home/sai/.local/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build/sim.vvp -fst
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:76   in set_program_name_in_venv        Did not detect Python virtual environment. Using system-wide Python interpreter
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 11.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.8.1 from /home/sai/.local/lib/python3.12/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1714032541
     0.00ns INFO     cocotb.regression                  Found test testBench.R_type
     0.00ns INFO     cocotb.regression                  running R_type (1/1)
 10000.00ns WARNING  root                               clock is created and reset is done
inside the check fucntion
checking isntrcution=00eaa4a3
checking isntrcution=00e921a3
checking isntrcution=012fa823
checking isntrcution=01c6a4a3
checking isntrcution=01d2a6a3
checking isntrcution=0013a2a3
checking isntrcution=009227a3
checking isntrcution=005aa3a3
checking isntrcution=00d422a3
checking isntrcution=002b20a3
checking isntrcution=01d7a1a3
checking isntrcution=00e62123
checking isntrcution=00d626a3
checking isntrcution=0010a5a3
checking isntrcution=004c2423
checking isntrcution=01cc24a3
checking isntrcution=019a2023
checking isntrcution=007c2023
checking isntrcution=0056a3a3
checking isntrcution=01912123
checking isntrcution=0168a6a3
checking isntrcution=001ba4a3
checking isntrcution=00392523
checking isntrcution=01d524a3
checking isntrcution=012aa623
checking isntrcution=001ca023
checking isntrcution=010f21a3
checking isntrcution=005c2023
checking isntrcution=01faa4a3
checking isntrcution=009e2623
checking isntrcution=00a9a6a3
checking isntrcution=015ba023
checking isntrcution=0034a2a3
checking isntrcution=00512323
checking isntrcution=00432723
checking isntrcution=00e7a3a3
checking isntrcution=002a2223
checking isntrcution=0151a623
checking isntrcution=0059a623
checking isntrcution=01cea7a3
checking isntrcution=00d422a3
checking isntrcution=017ea3a3
checking isntrcution=01ae2723
checking isntrcution=003ba123
checking isntrcution=006da523
checking isntrcution=01e0a6a3
checking isntrcution=0143a823
checking isntrcution=01e72823
checking isntrcution=01a922a3
checking isntrcution=002da123
checking isntrcution=01c32523
checking isntrcution=008723a3
checking isntrcution=009423a3
checking isntrcution=006ca5a3
checking isntrcution=01ea2523
checking isntrcution=00cb22a3
checking isntrcution=014fa3a3
checking isntrcution=01352023
checking isntrcution=0019a7a3
checking isntrcution=0091a1a3
checking isntrcution=01c1a1a3
checking isntrcution=00b4a6a3
checking isntrcution=00cda523
checking isntrcution=0023a023
checking isntrcution=004224a3
checking isntrcution=0113a623
checking isntrcution=01bd22a3
checking isntrcution=008226a3
checking isntrcution=003e2523
checking isntrcution=009d2523
checking isntrcution=00492323
checking isntrcution=0042a723
checking isntrcution=002fa4a3
checking isntrcution=0044a4a3
checking isntrcution=01eca823
checking isntrcution=0057a7a3
checking isntrcution=006825a3
checking isntrcution=00622223
checking isntrcution=019b2523
checking isntrcution=0161a623
checking isntrcution=019f2023
checking isntrcution=008d23a3
checking isntrcution=00332323
checking isntrcution=01a723a3
checking isntrcution=008127a3
checking isntrcution=010c27a3
checking isntrcution=01aa2523
checking isntrcution=00f3a0a3
checking isntrcution=006723a3
checking isntrcution=001e2823
checking isntrcution=01f4a323
checking isntrcution=0178a323
checking isntrcution=004f27a3
checking isntrcution=0056a223
checking isntrcution=00b4a423
checking isntrcution=0123a7a3
checking isntrcution=00872823
checking isntrcution=014da023
checking isntrcution=00c0a7a3
checking isntrcution=01d6a423
checking isntrcution=0021a2a3
checking isntrcution=0061a623
checking isntrcution=002921a3
checking isntrcution=011a25a3
checking isntrcution=003fa7a3
checking isntrcution=0150a823
checking isntrcution=0194a4a3
checking isntrcution=002da123
checking isntrcution=003322a3
checking isntrcution=0074a323
checking isntrcution=018ca0a3
checking isntrcution=01d6a523
checking isntrcution=00a824a3
checking isntrcution=002ca7a3
checking isntrcution=00aba123
checking isntrcution=011626a3
checking isntrcution=002ba223
checking isntrcution=00a1a123
checking isntrcution=007e2723
checking isntrcution=001ba6a3
checking isntrcution=01fba423
checking isntrcution=01c927a3
checking isntrcution=004aa523
checking isntrcution=01a6a523
checking isntrcution=00ae25a3
checking isntrcution=00a223a3
checking isntrcution=0014a6a3
checking isntrcution=01a223a3
checking isntrcution=0137a5a3
checking isntrcution=013c23a3
checking isntrcution=01f52123
checking isntrcution=01baa723
checking isntrcution=00bba3a3
checking isntrcution=01072223
checking isntrcution=009c2323
checking isntrcution=0050a223
checking isntrcution=01412523
checking isntrcution=0054a7a3
checking isntrcution=008ea023
checking isntrcution=018225a3
checking isntrcution=006224a3
checking isntrcution=01faa023
checking isntrcution=01ee20a3
checking isntrcution=00f1a6a3
checking isntrcution=00392023
checking isntrcution=01a4a3a3
checking isntrcution=00efa4a3
checking isntrcution=01cc21a3
checking isntrcution=0104a3a3
checking isntrcution=00cc21a3
checking isntrcution=01fda523
checking isntrcution=01f6a123
checking isntrcution=01a2a2a3
checking isntrcution=01a7a2a3
checking isntrcution=0024a823
checking isntrcution=0015a023
checking isntrcution=00e72023
checking isntrcution=00bba223
checking isntrcution=017e2723
checking isntrcution=01922023
checking isntrcution=0057a3a3
checking isntrcution=0091a423
checking isntrcution=01a32123
checking isntrcution=013423a3
checking isntrcution=004f2423
checking isntrcution=019a26a3
checking isntrcution=017ca423
checking isntrcution=012c27a3
checking isntrcution=002922a3
checking isntrcution=01782123
checking isntrcution=0038a323
checking isntrcution=0146a623
checking isntrcution=00ad23a3
checking isntrcution=0193a4a3
checking isntrcution=00bf26a3
checking isntrcution=00bca3a3
checking isntrcution=0157a223
checking isntrcution=01f621a3
checking isntrcution=010da023
checking isntrcution=00cfa2a3
checking isntrcution=00d2a5a3
checking isntrcution=0103a723
checking isntrcution=0037a4a3
checking isntrcution=001927a3
checking isntrcution=00f1a223
checking isntrcution=005b27a3
checking isntrcution=01a1a523
checking isntrcution=01932823
checking isntrcution=00aaa523
checking isntrcution=0100a323
checking isntrcution=01cd21a3
checking isntrcution=004422a3
checking isntrcution=009ea1a3
checking isntrcution=016ca3a3
checking isntrcution=002d27a3
checking isntrcution=002ea823
checking isntrcution=0088a623
checking isntrcution=016da6a3
checking isntrcution=013d20a3
checking isntrcution=00ca2823
checking isntrcution=0049a223
checking isntrcution=006ea623
checking isntrcution=012521a3
checking isntrcution=01532223
checking isntrcution=01fa2423
checking isntrcution=003d2823
checking isntrcution=002123a3
checking isntrcution=013fa7a3
checking isntrcution=01b827a3
checking isntrcution=00bc24a3
checking isntrcution=012127a3
checking isntrcution=017421a3
checking isntrcution=012f2723
checking isntrcution=00bb2823
checking isntrcution=0129a523
checking isntrcution=01d326a3
checking isntrcution=00de24a3
checking isntrcution=014fa4a3
checking isntrcution=01642223
checking isntrcution=001b20a3
checking isntrcution=0074a423
checking isntrcution=01d0a7a3
checking isntrcution=015823a3
checking isntrcution=01612823
checking isntrcution=01512623
checking isntrcution=011226a3
checking isntrcution=003fa0a3
checking isntrcution=00dfa5a3
checking isntrcution=0088a623
checking isntrcution=01532723
checking isntrcution=0196a2a3
checking isntrcution=0039a7a3
checking isntrcution=008a22a3
checking isntrcution=0057a6a3
checking isntrcution=01d62723
checking isntrcution=005ba523
checking isntrcution=00f4a1a3
checking isntrcution=0102a023
checking isntrcution=00362623
checking isntrcution=017820a3
checking isntrcution=011aa023
checking isntrcution=007824a3
checking isntrcution=01f2a123
checking isntrcution=01c2a623
checking isntrcution=00b2a1a3
checking isntrcution=00ac24a3
checking isntrcution=01bfa3a3
checking isntrcution=013da423
checking isntrcution=013224a3
checking isntrcution=019fa4a3
checking isntrcution=014ba2a3
checking isntrcution=0179a323
checking isntrcution=00b723a3
checking isntrcution=00be2323
checking isntrcution=003e2123
checking isntrcution=0115a1a3
checking isntrcution=01dd2723
checking isntrcution=0061a623
checking isntrcution=010da4a3
checking isntrcution=01742023
checking isntrcution=011f2623
checking isntrcution=01bf24a3
checking isntrcution=018821a3
checking isntrcution=0016a7a3
checking isntrcution=01a52523
checking isntrcution=007b23a3
checking isntrcution=01a1a2a3
checking isntrcution=01f8a723
checking isntrcution=001f21a3
checking isntrcution=005e24a3
checking isntrcution=01af23a3
checking isntrcution=0012a0a3
checking isntrcution=0170a4a3
checking isntrcution=0169a4a3
checking isntrcution=0062a2a3
checking isntrcution=00222223
checking isntrcution=003da823
checking isntrcution=018525a3
checking isntrcution=01b725a3
checking isntrcution=004e2223
checking isntrcution=00312823
checking isntrcution=00b9a2a3
checking isntrcution=00362523
checking isntrcution=01142623
checking isntrcution=01742723
checking isntrcution=013927a3
checking isntrcution=014f2523
checking isntrcution=007ba423
checking isntrcution=01f925a3
checking isntrcution=00d82823
checking isntrcution=01a3a223
checking isntrcution=00d1a4a3
checking isntrcution=0118a723
checking isntrcution=005b2323
checking isntrcution=01d4a1a3
checking isntrcution=01db2223
checking isntrcution=010b2823
checking isntrcution=00afa2a3
checking isntrcution=00e3a223
checking isntrcution=00c22623
checking isntrcution=0046a823
checking isntrcution=00c4a623
checking isntrcution=0130a1a3
checking isntrcution=0090a523
checking isntrcution=01fc2523
checking isntrcution=0035a5a3
checking isntrcution=0166a523
checking isntrcution=0061a723
checking isntrcution=00eea623
checking isntrcution=00cd27a3
checking isntrcution=018226a3
checking isntrcution=008ba123
checking isntrcution=00c32123
checking isntrcution=01caa223
checking isntrcution=012ba723
checking isntrcution=00bc2023
checking isntrcution=01b8a723
checking isntrcution=005825a3
checking isntrcution=00a72423
checking isntrcution=01f726a3
checking isntrcution=00f42823
checking isntrcution=0115a023
checking isntrcution=001826a3
checking isntrcution=00a8a323
checking isntrcution=00f52023
checking isntrcution=00fc22a3
checking isntrcution=01cda523
checking isntrcution=0106a423
checking isntrcution=001924a3
checking isntrcution=01be20a3
checking isntrcution=01e9a023
checking isntrcution=01a5a6a3
checking isntrcution=003724a3
checking isntrcution=00b2a023
checking isntrcution=01a22623
checking isntrcution=00b4a323
checking isntrcution=012221a3
checking isntrcution=012f25a3
checking isntrcution=00342723
checking isntrcution=01d8a423
checking isntrcution=00b52423
checking isntrcution=018124a3
checking isntrcution=01442623
checking isntrcution=004ba1a3
checking isntrcution=010423a3
checking isntrcution=0065a523
checking isntrcution=0117a0a3
checking isntrcution=0024a4a3
checking isntrcution=011ea423
checking isntrcution=014b2323
checking isntrcution=01a42223
checking isntrcution=00cba623
checking isntrcution=00c6a3a3
checking isntrcution=01882423
checking isntrcution=011fa023
checking isntrcution=01c424a3
checking isntrcution=001aa023
checking isntrcution=0104a6a3
checking isntrcution=00d5a5a3
checking isntrcution=00212123
checking isntrcution=01d22223
checking isntrcution=009ea3a3
checking isntrcution=0116a723
checking isntrcution=0027a023
checking isntrcution=0163a5a3
checking isntrcution=0093a623
checking isntrcution=0067a3a3
checking isntrcution=00b520a3
checking isntrcution=01972323
checking isntrcution=01462023
checking isntrcution=00d821a3
checking isntrcution=00a2a123
checking isntrcution=01dd23a3
checking isntrcution=00d42523
checking isntrcution=00d724a3
checking isntrcution=00ab2323
checking isntrcution=0095a023
checking isntrcution=0140a023
checking isntrcution=00c4a5a3
checking isntrcution=016ea823
checking isntrcution=00192123
checking isntrcution=0184a423
checking isntrcution=00c2a723
checking isntrcution=018b2423
checking isntrcution=015f2223
checking isntrcution=0058a823
checking isntrcution=0192a623
checking isntrcution=0190a223
checking isntrcution=0041a323
checking isntrcution=002b2323
checking isntrcution=011f2823
checking isntrcution=0020a623
checking isntrcution=003fa2a3
checking isntrcution=004ea223
checking isntrcution=00842223
checking isntrcution=01b82423
checking isntrcution=019e2723
checking isntrcution=00d1a5a3
checking isntrcution=00fb26a3
checking isntrcution=00c1a623
checking isntrcution=00bf2623
checking isntrcution=0065a3a3
checking isntrcution=00ffa0a3
checking isntrcution=00e42023
checking isntrcution=00d9a823
checking isntrcution=01532623
checking isntrcution=004da823
checking isntrcution=006820a3
checking isntrcution=01bb27a3
checking isntrcution=001a2323
checking isntrcution=0123a423
checking isntrcution=0126a823
checking isntrcution=00782123
checking isntrcution=015fa723
checking isntrcution=01a32323
checking isntrcution=01c0a723
checking isntrcution=00f3a523
checking isntrcution=00d720a3
checking isntrcution=0013a023
checking isntrcution=017fa2a3
checking isntrcution=0196a5a3
checking isntrcution=0189a723
checking isntrcution=004e2823
checking isntrcution=010ba423
checking isntrcution=0153a0a3
checking isntrcution=017420a3
checking isntrcution=001821a3
checking isntrcution=00c62823
checking isntrcution=01c422a3
checking isntrcution=01cda523
checking isntrcution=00e9a4a3
checking isntrcution=00292523
checking isntrcution=00b12023
checking isntrcution=01c52323
checking isntrcution=01e6a223
checking isntrcution=019ca6a3
checking isntrcution=00d4a5a3
checking isntrcution=015d2623
checking isntrcution=01122423
checking isntrcution=01c72723
checking isntrcution=011522a3
checking isntrcution=0044a123
checking isntrcution=01aba1a3
checking isntrcution=01f1a123
checking isntrcution=00aba123
checking isntrcution=012d2823
checking isntrcution=00b1a7a3
checking isntrcution=00eba3a3
checking isntrcution=01222523
checking isntrcution=00f3a1a3
checking isntrcution=01f42523
checking isntrcution=004d2723
checking isntrcution=011ca223
checking isntrcution=0138a4a3
checking isntrcution=01fba2a3
checking isntrcution=0198a0a3
checking isntrcution=00d4a123
checking isntrcution=00bd26a3
checking isntrcution=0032a023
checking isntrcution=009c2223
checking isntrcution=0121a123
checking isntrcution=0060a6a3
checking isntrcution=00fd2223
checking isntrcution=00332123
checking isntrcution=016e2023
checking isntrcution=019ba623
checking isntrcution=0178a7a3
checking isntrcution=01e12623
checking isntrcution=00932523
checking isntrcution=017b23a3
checking isntrcution=01d7a2a3
checking isntrcution=01892623
checking isntrcution=00b22823
checking isntrcution=00b9a723
checking isntrcution=008e21a3
checking isntrcution=004f2823
checking isntrcution=0046a623
checking isntrcution=018fa323
checking isntrcution=0010a5a3
checking isntrcution=01e32023
checking isntrcution=00ed20a3
checking isntrcution=010124a3
checking isntrcution=0025a223
checking isntrcution=01b5a3a3
checking isntrcution=015426a3
checking isntrcution=0180a5a3
checking isntrcution=00b42023
checking isntrcution=0168a523
checking isntrcution=00c7a0a3
checking isntrcution=00892423
checking isntrcution=011424a3
checking isntrcution=010ca423
checking isntrcution=013ea423
checking isntrcution=0185a1a3
checking isntrcution=00af25a3
checking isntrcution=0140a0a3
checking isntrcution=00cf2623
checking isntrcution=0023a423
checking isntrcution=00ed2623
checking isntrcution=01d7a123
checking isntrcution=015b22a3
checking isntrcution=01e124a3
checking isntrcution=013ca723
checking isntrcution=0052a7a3
checking isntrcution=01c22823
checking isntrcution=01352123
checking isntrcution=0021a123
checking isntrcution=00a9a4a3
checking isntrcution=00e1a123
checking isntrcution=015ba5a3
checking isntrcution=0149a423
checking isntrcution=01a426a3
checking isntrcution=0051a523
checking isntrcution=01b1a1a3
checking isntrcution=003fa523
checking isntrcution=0066a623
checking isntrcution=0195a0a3
checking isntrcution=00f62523
checking isntrcution=00fc2623
checking isntrcution=009ea323
checking isntrcution=01222323
checking isntrcution=01dba823
checking isntrcution=01362523
checking isntrcution=012d2623
checking isntrcution=0084a2a3
checking isntrcution=0102a7a3
checking isntrcution=001da5a3
checking isntrcution=004da223
checking isntrcution=003c2823
checking isntrcution=006d26a3
checking isntrcution=00d8a423
checking isntrcution=01742423
checking isntrcution=01382823
checking isntrcution=00e521a3
checking isntrcution=01fda023
checking isntrcution=01eca723
checking isntrcution=017ca5a3
checking isntrcution=003f2623
checking isntrcution=00bf2723
checking isntrcution=011ca823
checking isntrcution=00a8a023
checking isntrcution=017e2823
checking isntrcution=010e2323
checking isntrcution=0028a4a3
checking isntrcution=01d720a3
checking isntrcution=003223a3
checking isntrcution=01f22223
checking isntrcution=010e2023
checking isntrcution=00382723
checking isntrcution=01542423
checking isntrcution=0152a623
checking isntrcution=0145a7a3
checking isntrcution=0023a4a3
checking isntrcution=012fa623
checking isntrcution=008522a3
checking isntrcution=0143a223
checking isntrcution=01fda5a3
checking isntrcution=00362023
checking isntrcution=01a5a623
checking isntrcution=01e821a3
checking isntrcution=01532423
checking isntrcution=0164a023
checking isntrcution=00d320a3
checking isntrcution=00d82423
checking isntrcution=0091a423
checking isntrcution=01ca22a3
checking isntrcution=0194a2a3
checking isntrcution=00e2a023
checking isntrcution=00212123
checking isntrcution=014da3a3
checking isntrcution=00a8a523
checking isntrcution=010122a3
checking isntrcution=015ea6a3
checking isntrcution=00cfa023
checking isntrcution=01e12523
checking isntrcution=01ff2123
checking isntrcution=00b8a0a3
checking isntrcution=00b2a823
checking isntrcution=009da2a3
checking isntrcution=01de25a3
checking isntrcution=016ea523
checking isntrcution=005120a3
checking isntrcution=01d9a423
checking isntrcution=00812423
checking isntrcution=01e1a023
checking isntrcution=00592423
checking isntrcution=01d320a3
checking isntrcution=0139a023
checking isntrcution=01a2a1a3
checking isntrcution=00b42323
checking isntrcution=0161a2a3
checking isntrcution=00d721a3
checking isntrcution=00ca26a3
checking isntrcution=01ce2523
checking isntrcution=00d22823
checking isntrcution=0179a7a3
checking isntrcution=00b8a7a3
checking isntrcution=00dda723
checking isntrcution=00a52123
checking isntrcution=012f2123
checking isntrcution=01b4a3a3
checking isntrcution=0090a3a3
checking isntrcution=0046a023
checking isntrcution=00e9a623
checking isntrcution=00972223
checking isntrcution=015ca4a3
checking isntrcution=008721a3
checking isntrcution=01cca323
checking isntrcution=017da1a3
checking isntrcution=0117a0a3
checking isntrcution=003620a3
checking isntrcution=00b32723
checking isntrcution=0062a5a3
checking isntrcution=01d0a323
checking isntrcution=0093a6a3
checking isntrcution=00332723
checking isntrcution=00ae23a3
checking isntrcution=001ca6a3
checking isntrcution=0150a123
checking isntrcution=0095a1a3
checking isntrcution=019fa823
checking isntrcution=019fa823
checking isntrcution=01b827a3
checking isntrcution=01c52823
checking isntrcution=01c4a1a3
checking isntrcution=01062423
checking isntrcution=0096a023
checking isntrcution=00152423
checking isntrcution=0140a3a3
checking isntrcution=014a2723
checking isntrcution=01b52223
checking isntrcution=01fba7a3
checking isntrcution=0177a4a3
checking isntrcution=0129a7a3
checking isntrcution=016ca523
checking isntrcution=018f23a3
checking isntrcution=008d22a3
checking isntrcution=01b227a3
checking isntrcution=012da1a3
checking isntrcution=00ee2023
checking isntrcution=0043a323
checking isntrcution=00f4a223
checking isntrcution=0140a123
checking isntrcution=00762723
checking isntrcution=016e25a3
checking isntrcution=00fb2823
checking isntrcution=00e9a723
checking isntrcution=004ba5a3
checking isntrcution=01a92523
checking isntrcution=011624a3
checking isntrcution=005d26a3
checking isntrcution=001ba1a3
checking isntrcution=01af27a3
checking isntrcution=0198a6a3
checking isntrcution=0199a723
checking isntrcution=008fa123
checking isntrcution=0123a4a3
checking isntrcution=008524a3
checking isntrcution=0031a1a3
checking isntrcution=01a7a7a3
checking isntrcution=01e52823
checking isntrcution=016b2223
checking isntrcution=01f82823
checking isntrcution=005aa323
checking isntrcution=015e2623
checking isntrcution=007aa0a3
checking isntrcution=012422a3
checking isntrcution=001da123
checking isntrcution=009f27a3
checking isntrcution=01152723
checking isntrcution=01f6a2a3
checking isntrcution=018320a3
checking isntrcution=00682623
checking isntrcution=01542723
checking isntrcution=0144a323
checking isntrcution=008fa4a3
checking isntrcution=01fda4a3
checking isntrcution=00cba0a3
checking isntrcution=0036a723
checking isntrcution=0083a423
checking isntrcution=0189a0a3
checking isntrcution=008ca2a3
checking isntrcution=007421a3
checking isntrcution=00142623
checking isntrcution=0040a6a3
checking isntrcution=00582423
checking isntrcution=0084a5a3
checking isntrcution=010f2523
checking isntrcution=0020a223
checking isntrcution=01b426a3
checking isntrcution=005d2423
checking isntrcution=01a22623
checking isntrcution=01bd24a3
checking isntrcution=005522a3
checking isntrcution=001924a3
checking isntrcution=00e620a3
checking isntrcution=00a22823
checking isntrcution=01f923a3
checking isntrcution=004aa7a3
checking isntrcution=0107a4a3
checking isntrcution=0156a623
checking isntrcution=01842323
checking isntrcution=01292723
checking isntrcution=0102a523
checking isntrcution=00ada023
checking isntrcution=007ea6a3
checking isntrcution=008a2123
checking isntrcution=00d1a1a3
checking isntrcution=017c27a3
checking isntrcution=01d9a2a3
checking isntrcution=00182123
checking isntrcution=00a7a5a3
checking isntrcution=014da123
checking isntrcution=019fa823
checking isntrcution=00f62523
checking isntrcution=00e92523
checking isntrcution=00f62323
checking isntrcution=0055a1a3
checking isntrcution=0050a723
checking isntrcution=00f8a3a3
checking isntrcution=00ef2623
checking isntrcution=01f320a3
checking isntrcution=00692623
checking isntrcution=01bca6a3
checking isntrcution=00d822a3
checking isntrcution=01ae2723
checking isntrcution=01d3a2a3
checking isntrcution=0165a323
checking isntrcution=00f12323
checking isntrcution=0199a623
checking isntrcution=01e923a3
checking isntrcution=0124a823
checking isntrcution=01e727a3
checking isntrcution=00d422a3
checking isntrcution=009c2323
checking isntrcution=00caa523
checking isntrcution=0199a7a3
checking isntrcution=00ac2623
checking isntrcution=00272523
checking isntrcution=00482023
checking isntrcution=00722023
checking isntrcution=01f2a523
checking isntrcution=00bd2223
checking isntrcution=00faa6a3
checking isntrcution=01052023
checking isntrcution=00a927a3
checking isntrcution=00f7a523
checking isntrcution=00e62323
checking isntrcution=01b62623
checking isntrcution=01e2a623
checking isntrcution=01b82723
checking isntrcution=001a21a3
checking isntrcution=00f62123
checking isntrcution=0163a123
checking isntrcution=0149a5a3
checking isntrcution=00d5a5a3
checking isntrcution=003ea2a3
checking isntrcution=002a2123
checking isntrcution=010b25a3
checking isntrcution=00f323a3
checking isntrcution=003825a3
checking isntrcution=018a20a3
checking isntrcution=016f2723
checking isntrcution=00dfa323
checking isntrcution=01672623
checking isntrcution=00bca4a3
checking isntrcution=00992623
checking isntrcution=01522723
checking isntrcution=00442723
checking isntrcution=01d1a1a3
checking isntrcution=00dda7a3
checking isntrcution=00622623
checking isntrcution=0045a4a3
checking isntrcution=014c2823
checking isntrcution=01a32523
checking isntrcution=01c5a023
checking isntrcution=00d72423
checking isntrcution=00b2a1a3
checking isntrcution=016aa823
checking isntrcution=00cda223
checking isntrcution=00c521a3
checking isntrcution=00652123
checking isntrcution=00dea023
checking isntrcution=00b0a123
checking isntrcution=00322823
checking isntrcution=00f9a023
checking isntrcution=01e7a5a3
checking isntrcution=00c4a723
checking isntrcution=01aca0a3
checking isntrcution=01bd2623
checking isntrcution=0150a5a3
checking isntrcution=0169a623
checking isntrcution=0089a423
checking isntrcution=01122123
checking isntrcution=0028a023
checking isntrcution=0048a6a3
checking isntrcution=01dfa423
checking isntrcution=01a7a123
checking isntrcution=00e9a1a3
checking isntrcution=01292623
checking isntrcution=016b21a3
checking isntrcution=00f8a3a3
checking isntrcution=0180a5a3
checking isntrcution=00eea423
checking isntrcution=0045a523
checking isntrcution=01722323
checking isntrcution=01d720a3
checking isntrcution=0020a6a3
checking isntrcution=00732223
checking isntrcution=01ca2823
checking isntrcution=00692023
checking isntrcution=019da5a3
checking isntrcution=00b120a3
checking isntrcution=0057a6a3
checking isntrcution=00faa0a3
checking isntrcution=0056a3a3
checking isntrcution=015c2523
checking isntrcution=014820a3
checking isntrcution=01812123
checking isntrcution=00d6a1a3
checking isntrcution=003820a3
checking isntrcution=01c22823
checking isntrcution=0021a623
checking isntrcution=00fba723
checking isntrcution=00fb2823
checking isntrcution=0106a123
checking isntrcution=014c2323
checking isntrcution=012ba323
checking isntrcution=005ba6a3
checking isntrcution=006ea0a3
checking isntrcution=0100a2a3
checking isntrcution=017ba5a3
checking isntrcution=0183a0a3
checking isntrcution=01b32023
checking isntrcution=016a25a3
checking isntrcution=0149a123
checking isntrcution=01e82223
checking isntrcution=0105a723
checking isntrcution=0091a023
checking isntrcution=001825a3
checking isntrcution=0185a2a3
checking isntrcution=009620a3
checking isntrcution=018d2423
checking isntrcution=01bd2223
checking isntrcution=0106a323
checking isntrcution=013e2023
checking isntrcution=010fa023
checking isntrcution=010527a3
checking isntrcution=013aa2a3
checking isntrcution=01d72423
checking isntrcution=0073a723
checking isntrcution=0083a523
checking isntrcution=00daa0a3
checking isntrcution=00cfa0a3
checking isntrcution=005f27a3
checking isntrcution=0181a623
checking isntrcution=01852823
checking isntrcution=01cea6a3
checking isntrcution=01912723
checking isntrcution=016ca423
checking isntrcution=01152323
checking isntrcution=001e20a3
checking isntrcution=012526a3
checking isntrcution=0016a1a3
checking isntrcution=00d2a2a3
checking isntrcution=00f62623
checking isntrcution=012626a3
checking isntrcution=019a2423
checking isntrcution=019820a3
checking isntrcution=00baa0a3
checking isntrcution=01aaa5a3
checking isntrcution=015ba3a3
checking isntrcution=01f8a2a3
checking isntrcution=01a2a223
checking isntrcution=0088a123
checking isntrcution=006ca3a3
checking isntrcution=01b9a823
checking isntrcution=00242423
checking isntrcution=013da0a3
checking isntrcution=017f2823
checking isntrcution=0190a523
checking isntrcution=003a2323
checking isntrcution=00f12123
checking isntrcution=0011a423
checking isntrcution=00e620a3
checking isntrcution=002b2723
checking isntrcution=00ba27a3
checking isntrcution=00eca023
checking isntrcution=0109a1a3
checking isntrcution=009226a3
checking isntrcution=0097a6a3
checking isntrcution=0197a523
checking isntrcution=01392023
checking isntrcution=00722123
checking isntrcution=00582023
checking isntrcution=01712023
checking isntrcution=0146a3a3
checking isntrcution=009f2023
checking isntrcution=010ba223
checking isntrcution=002e2223
checking isntrcution=013f20a3
checking isntrcution=01252023
checking isntrcution=003fa423
checking isntrcution=01d2a323
checking isntrcution=00552423
checking isntrcution=014ba0a3
checking isntrcution=01eb2323
checking isntrcution=0146a323
checking isntrcution=004223a3
checking isntrcution=002b20a3
checking isntrcution=011a2023
checking isntrcution=00daa3a3
checking isntrcution=0198a0a3
checking isntrcution=00a520a3
checking isntrcution=018221a3
checking isntrcution=019526a3
checking isntrcution=019da2a3
checking isntrcution=01a52723
checking isntrcution=0167a7a3
checking isntrcution=00e521a3
checking isntrcution=007324a3
checking isntrcution=0034a2a3
checking isntrcution=01f0a523
checking isntrcution=00792723
checking isntrcution=00f2a223
checking isntrcution=017a23a3
checking isntrcution=0110a523
checking isntrcution=00b32323
checking isntrcution=00b1a6a3
checking isntrcution=00de2723
checking isntrcution=005da2a3
checking isntrcution=003aa723
checking isntrcution=018fa123
checking isntrcution=007c2423
checking isntrcution=018a27a3
checking isntrcution=00f3a3a3
checking isntrcution=0089a3a3
checking isntrcution=01df22a3
checking isntrcution=014da6a3
checking isntrcution=004b2523
checking isntrcution=0149a723
checking isntrcution=016ea3a3
checking isntrcution=010c2723
checking isntrcution=003d24a3
checking isntrcution=0190a3a3
checking isntrcution=008a2223
checking isntrcution=013725a3
checking isntrcution=006aa2a3
checking isntrcution=018b20a3
checking isntrcution=011d2523
checking isntrcution=00d42623
checking isntrcution=010ea223
checking isntrcution=01832723
checking isntrcution=006421a3
checking isntrcution=014c2123
checking isntrcution=0173a4a3
checking isntrcution=013c2523
checking isntrcution=0142a7a3
checking isntrcution=0131a623
checking isntrcution=0117a223
checking isntrcution=015ca323
checking isntrcution=0103a523
checking isntrcution=01a8a4a3
checking isntrcution=007723a3
checking isntrcution=01be2223
checking isntrcution=010624a3
checking isntrcution=006a2223
checking isntrcution=0106a5a3
checking isntrcution=012ba023
checking isntrcution=016226a3
checking isntrcution=00f3a623
checking isntrcution=014f2823
checking isntrcution=010d2323
checking isntrcution=016b2723
checking isntrcution=006da823
checking isntrcution=010a2823
checking isntrcution=01dca123
checking isntrcution=0138a2a3
checking isntrcution=006ea123
checking isntrcution=00972423
checking isntrcution=001c24a3
checking isntrcution=0158a3a3
checking isntrcution=001120a3
checking isntrcution=00fb25a3
checking isntrcution=0135a423
checking isntrcution=00d8a6a3
checking isntrcution=00be2023
checking isntrcution=015ca3a3
checking isntrcution=0010a5a3
checking isntrcution=0066a7a3
checking isntrcution=001da1a3
checking isntrcution=01aca7a3
checking isntrcution=008724a3
checking isntrcution=01dd2823
checking isntrcution=009520a3
checking isntrcution=00cea723
checking isntrcution=01b92523
checking isntrcution=013fa423
checking isntrcution=019825a3
checking isntrcution=0109a423
checking isntrcution=xxxxxxxx
<span style="filter: contrast(70%) brightness(190%);color:lime;">inside the scoreboard
size of the fifo is instruction=1000
actual =1000


type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =00eaa4a3
expected =00eaa4a3
actual instruction=00eaa4a3
00eaa4a3== 00eaa4a3

is actual and predicted are same : True

00eaa4a3== 00eaa4a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =00e921a3
expected =00e921a3
actual instruction=00e921a3
00e921a3== 00e921a3

is actual and predicted are same : True

00e921a3== 00e921a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =012fa823
expected =012fa823
actual instruction=012fa823
012fa823== 012fa823

is actual and predicted are same : True

012fa823== 012fa823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =01c6a4a3
expected =01c6a4a3
actual instruction=01c6a4a3
01c6a4a3== 01c6a4a3

is actual and predicted are same : True

01c6a4a3== 01c6a4a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =01d2a6a3
expected =01d2a6a3
actual instruction=01d2a6a3
01d2a6a3== 01d2a6a3

is actual and predicted are same : True

01d2a6a3== 01d2a6a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =0013a2a3
expected =0013a2a3
actual instruction=0013a2a3
0013a2a3== 0013a2a3

is actual and predicted are same : True

0013a2a3== 0013a2a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =009227a3
expected =009227a3
actual instruction=009227a3
009227a3== 009227a3

is actual and predicted are same : True

009227a3== 009227a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =005aa3a3
expected =005aa3a3
actual instruction=005aa3a3
005aa3a3== 005aa3a3

is actual and predicted are same : True

005aa3a3== 005aa3a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =00d422a3
expected =00d422a3
actual instruction=00d422a3
00d422a3== 00d422a3

is actual and predicted are same : True

00d422a3== 00d422a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =002b20a3
expected =002b20a3
actual instruction=002b20a3
002b20a3== 002b20a3

is actual and predicted are same : True

002b20a3== 002b20a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =01d7a1a3
expected =01d7a1a3
actual instruction=01d7a1a3
01d7a1a3== 01d7a1a3

is actual and predicted are same : True

01d7a1a3== 01d7a1a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00e62123
expected =00e62123
actual instruction=00e62123
00e62123== 00e62123

is actual and predicted are same : True

00e62123== 00e62123

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =00d626a3
expected =00d626a3
actual instruction=00d626a3
00d626a3== 00d626a3
register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d626a3== 00d626a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =0010a5a3
expected =0010a5a3
actual instruction=0010a5a3
0010a5a3== 0010a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0010a5a3== 0010a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =004c2423
expected =004c2423
actual instruction=004c2423
004c2423== 004c2423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

004c2423== 004c2423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =01cc24a3
expected =01cc24a3
actual instruction=01cc24a3
01cc24a3== 01cc24a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[28,4]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01cc24a3== 01cc24a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[28,4]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 28  actual : 28</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =019a2023
expected =019a2023
actual instruction=019a2023
019a2023== 019a2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[28,4]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

019a2023== 019a2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[28,4]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =007c2023
expected =007c2023
actual instruction=007c2023
007c2023== 007c2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[28,4]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

007c2023== 007c2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[28,4]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 7  actual : 7</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =0056a3a3
expected =0056a3a3
actual instruction=0056a3a3
0056a3a3== 0056a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[28,4]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0056a3a3== 0056a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[28,4]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =01912123
expected =01912123
actual instruction=01912123
01912123== 01912123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[28,4]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01912123== 01912123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[28,4]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 4</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =0168a6a3
expected =0168a6a3
actual instruction=0168a6a3
0168a6a3== 0168a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[28,4]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0168a6a3== 0168a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[28,4]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =001ba4a3
expected =001ba4a3
actual instruction=001ba4a3
001ba4a3== 001ba4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

001ba4a3== 001ba4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =00392523
expected =00392523
actual instruction=00392523
00392523== 00392523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00392523== 00392523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =01d524a3
expected =01d524a3
actual instruction=01d524a3
01d524a3== 01d524a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01d524a3== 01d524a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 19</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =012aa623
expected =012aa623
actual instruction=012aa623
012aa623== 012aa623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

012aa623== 012aa623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =001ca023
expected =001ca023
actual instruction=001ca023
001ca023== 001ca023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

001ca023== 001ca023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =010f21a3
expected =010f21a3
actual instruction=010f21a3
010f21a3== 010f21a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

010f21a3== 010f21a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =005c2023
expected =005c2023
actual instruction=005c2023
005c2023== 005c2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

005c2023== 005c2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =01faa4a3
expected =01faa4a3
actual instruction=01faa4a3
01faa4a3== 01faa4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01faa4a3== 01faa4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =009e2623
expected =009e2623
actual instruction=009e2623
009e2623== 009e2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

009e2623== 009e2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 40</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =00a9a6a3
expected =00a9a6a3
actual instruction=00a9a6a3
00a9a6a3== 00a9a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00a9a6a3== 00a9a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =015ba023
expected =015ba023
actual instruction=015ba023
015ba023== 015ba023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

015ba023== 015ba023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:14 
		values :[13,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 23</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =0034a2a3
expected =0034a2a3
actual instruction=0034a2a3
0034a2a3== 0034a2a3

is actual and predicted are same : True

0034a2a3== 0034a2a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =00512323
expected =00512323
actual instruction=00512323
00512323== 00512323

is actual and predicted are same : True

00512323== 00512323

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =00432723
expected =00432723
actual instruction=00432723
00432723== 00432723

is actual and predicted are same : True

00432723== 00432723

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =00e7a3a3
expected =00e7a3a3
actual instruction=00e7a3a3
00e7a3a3== 00e7a3a3

is actual and predicted are same : True

00e7a3a3== 00e7a3a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =002a2223
expected =002a2223
actual instruction=002a2223
002a2223== 002a2223

is actual and predicted are same : True

002a2223== 002a2223

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0151a623
expected =0151a623
actual instruction=0151a623
0151a623== 0151a623

is actual and predicted are same : True

0151a623== 0151a623

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0059a623
expected =0059a623
actual instruction=0059a623
0059a623== 0059a623

is actual and predicted are same : True

0059a623== 0059a623

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =01cea7a3
expected =01cea7a3
actual instruction=01cea7a3
01cea7a3== 01cea7a3

is actual and predicted are same : True

01cea7a3== 01cea7a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =00d422a3
expected =00d422a3
actual instruction=00d422a3
00d422a3== 00d422a3

is actual and predicted are same : True

00d422a3== 00d422a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =017ea3a3
expected =017ea3a3
actual instruction=017ea3a3
017ea3a3== 017ea3a3

is actual and predicted are same : True

017ea3a3== 017ea3a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01ae2723
expected =01ae2723
actual instruction=01ae2723
01ae2723== 01ae2723

is actual and predicted are same : True

01ae2723== 01ae2723

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =003ba123
expected =003ba123
actual instruction=003ba123
003ba123== 003ba123

is actual and predicted are same : True

003ba123== 003ba123

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =006da523
expected =006da523
actual instruction=006da523
006da523== 006da523

is actual and predicted are same : True

006da523== 006da523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =01e0a6a3
expected =01e0a6a3
actual instruction=01e0a6a3
01e0a6a3== 01e0a6a3

is actual and predicted are same : True

01e0a6a3== 01e0a6a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =0143a823
expected =0143a823
actual instruction=0143a823
0143a823== 0143a823

is actual and predicted are same : True

0143a823== 0143a823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =01e72823
expected =01e72823
actual instruction=01e72823
01e72823== 01e72823

is actual and predicted are same : True

01e72823== 01e72823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =01a922a3
expected =01a922a3
actual instruction=01a922a3
01a922a3== 01a922a3

is actual and predicted are same : True

01a922a3== 01a922a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =002da123
expected =002da123
actual instruction=002da123
002da123== 002da123

is actual and predicted are same : True

002da123== 002da123

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01c32523
expected =01c32523
actual instruction=01c32523
01c32523== 01c32523

is actual and predicted are same : True

01c32523== 01c32523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =008723a3
expected =008723a3
actual instruction=008723a3
008723a3== 008723a3

is actual and predicted are same : True

008723a3== 008723a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =009423a3
expected =009423a3
actual instruction=009423a3
009423a3== 009423a3

is actual and predicted are same : True

009423a3== 009423a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =006ca5a3
expected =006ca5a3
actual instruction=006ca5a3
006ca5a3== 006ca5a3

is actual and predicted are same : True

006ca5a3== 006ca5a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01ea2523
expected =01ea2523
actual instruction=01ea2523
01ea2523== 01ea2523

is actual and predicted are same : True

01ea2523== 01ea2523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =00cb22a3
expected =00cb22a3
actual instruction=00cb22a3
00cb22a3== 00cb22a3

is actual and predicted are same : True

00cb22a3== 00cb22a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =014fa3a3
expected =014fa3a3
actual instruction=014fa3a3
014fa3a3== 014fa3a3

is actual and predicted are same : True

014fa3a3== 014fa3a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =01352023
expected =01352023
actual instruction=01352023
01352023== 01352023

is actual and predicted are same : True

01352023== 01352023

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =0019a7a3
expected =0019a7a3
actual instruction=0019a7a3
0019a7a3== 0019a7a3

is actual and predicted are same : True

0019a7a3== 0019a7a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =0091a1a3
expected =0091a1a3
actual instruction=0091a1a3
0091a1a3== 0091a1a3

is actual and predicted are same : True

0091a1a3== 0091a1a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =01c1a1a3
expected =01c1a1a3
actual instruction=01c1a1a3
01c1a1a3== 01c1a1a3

is actual and predicted are same : True

01c1a1a3== 01c1a1a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =00b4a6a3
expected =00b4a6a3
actual instruction=00b4a6a3
00b4a6a3== 00b4a6a3

is actual and predicted are same : True

00b4a6a3== 00b4a6a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =00cda523
expected =00cda523
actual instruction=00cda523
00cda523== 00cda523

is actual and predicted are same : True

00cda523== 00cda523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =0023a023
expected =0023a023
actual instruction=0023a023
0023a023== 0023a023

is actual and predicted are same : True

0023a023== 0023a023

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =004224a3
expected =004224a3
actual instruction=004224a3
004224a3== 004224a3

is actual and predicted are same : True

004224a3== 004224a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0113a623
expected =0113a623
actual instruction=0113a623
0113a623== 0113a623

is actual and predicted are same : True

0113a623== 0113a623

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =01bd22a3
expected =01bd22a3
actual instruction=01bd22a3
01bd22a3== 01bd22a3

is actual and predicted are same : True

01bd22a3== 01bd22a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =008226a3
expected =008226a3
actual instruction=008226a3
008226a3== 008226a3

is actual and predicted are same : True

008226a3== 008226a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =003e2523
expected =003e2523
actual instruction=003e2523
003e2523== 003e2523

is actual and predicted are same : True

003e2523== 003e2523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =009d2523
expected =009d2523
actual instruction=009d2523
009d2523== 009d2523

is actual and predicted are same : True

009d2523== 009d2523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =00492323
expected =00492323
actual instruction=00492323
00492323== 00492323

is actual and predicted are same : True

00492323== 00492323

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =0042a723
expected =0042a723
actual instruction=0042a723
0042a723== 0042a723

is actual and predicted are same : True

0042a723== 0042a723

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =002fa4a3
expected =002fa4a3
actual instruction=002fa4a3
002fa4a3== 002fa4a3

is actual and predicted are same : True

002fa4a3== 002fa4a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =0044a4a3
expected =0044a4a3
actual instruction=0044a4a3
0044a4a3== 0044a4a3

is actual and predicted are same : True

0044a4a3== 0044a4a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =01eca823
expected =01eca823
actual instruction=01eca823
01eca823== 01eca823

is actual and predicted are same : True

01eca823== 01eca823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =0057a7a3
expected =0057a7a3
actual instruction=0057a7a3
0057a7a3== 0057a7a3

is actual and predicted are same : True

0057a7a3== 0057a7a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =006825a3
expected =006825a3
actual instruction=006825a3
006825a3== 006825a3

is actual and predicted are same : True

006825a3== 006825a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =00622223
expected =00622223
actual instruction=00622223
00622223== 00622223

is actual and predicted are same : True

00622223== 00622223

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =019b2523
expected =019b2523
actual instruction=019b2523
019b2523== 019b2523

is actual and predicted are same : True

019b2523== 019b2523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0161a623
expected =0161a623
actual instruction=0161a623
0161a623== 0161a623

is actual and predicted are same : True

0161a623== 0161a623

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =019f2023
expected =019f2023
actual instruction=019f2023
019f2023== 019f2023

is actual and predicted are same : True

019f2023== 019f2023

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =008d23a3
expected =008d23a3
actual instruction=008d23a3
008d23a3== 008d23a3

is actual and predicted are same : True

008d23a3== 008d23a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =00332323
expected =00332323
actual instruction=00332323
00332323== 00332323

is actual and predicted are same : True

00332323== 00332323

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =01a723a3
expected =01a723a3
actual instruction=01a723a3
01a723a3== 01a723a3

is actual and predicted are same : True

01a723a3== 01a723a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =008127a3
expected =008127a3
actual instruction=008127a3
008127a3== 008127a3

is actual and predicted are same : True

008127a3== 008127a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =010c27a3
expected =010c27a3
actual instruction=010c27a3
010c27a3== 010c27a3

is actual and predicted are same : True

010c27a3== 010c27a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01aa2523
expected =01aa2523
actual instruction=01aa2523
01aa2523== 01aa2523

is actual and predicted are same : True

01aa2523== 01aa2523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =00f3a0a3
expected =00f3a0a3
actual instruction=00f3a0a3
00f3a0a3== 00f3a0a3

is actual and predicted are same : True

00f3a0a3== 00f3a0a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =006723a3
expected =006723a3
actual instruction=006723a3
006723a3== 006723a3

is actual and predicted are same : True

006723a3== 006723a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =001e2823
expected =001e2823
actual instruction=001e2823
001e2823== 001e2823

is actual and predicted are same : True

001e2823== 001e2823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =01f4a323
expected =01f4a323
actual instruction=01f4a323
01f4a323== 01f4a323

is actual and predicted are same : True

01f4a323== 01f4a323

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =0178a323
expected =0178a323
actual instruction=0178a323
0178a323== 0178a323

is actual and predicted are same : True

0178a323== 0178a323

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =004f27a3
expected =004f27a3
actual instruction=004f27a3
004f27a3== 004f27a3

is actual and predicted are same : True

004f27a3== 004f27a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =0056a223
expected =0056a223
actual instruction=0056a223
0056a223== 0056a223

is actual and predicted are same : True

0056a223== 0056a223

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =00b4a423
expected =00b4a423
actual instruction=00b4a423
00b4a423== 00b4a423

is actual and predicted are same : True

00b4a423== 00b4a423

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =0123a7a3
expected =0123a7a3
actual instruction=0123a7a3
0123a7a3== 0123a7a3

is actual and predicted are same : True

0123a7a3== 0123a7a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =00872823
expected =00872823
actual instruction=00872823
00872823== 00872823

is actual and predicted are same : True

00872823== 00872823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =014da023
expected =014da023
actual instruction=014da023
014da023== 014da023

is actual and predicted are same : True

014da023== 014da023

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =00c0a7a3
expected =00c0a7a3
actual instruction=00c0a7a3
00c0a7a3== 00c0a7a3

is actual and predicted are same : True

00c0a7a3== 00c0a7a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =01d6a423
expected =01d6a423
actual instruction=01d6a423
01d6a423== 01d6a423

is actual and predicted are same : True

01d6a423== 01d6a423

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =0021a2a3
expected =0021a2a3
actual instruction=0021a2a3
0021a2a3== 0021a2a3

is actual and predicted are same : True

0021a2a3== 0021a2a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0061a623
expected =0061a623
actual instruction=0061a623
0061a623== 0061a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0061a623== 0061a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =002921a3
expected =002921a3
actual instruction=002921a3
002921a3== 002921a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

002921a3== 002921a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =011a25a3
expected =011a25a3
actual instruction=011a25a3
011a25a3== 011a25a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

011a25a3== 011a25a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =003fa7a3
expected =003fa7a3
actual instruction=003fa7a3
003fa7a3== 003fa7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003fa7a3== 003fa7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 46</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =0150a823
expected =0150a823
actual instruction=0150a823
0150a823== 0150a823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0150a823== 0150a823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =0194a4a3
expected =0194a4a3
actual instruction=0194a4a3
0194a4a3== 0194a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0194a4a3== 0194a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =002da123
expected =002da123
actual instruction=002da123
002da123== 002da123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

002da123== 002da123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 29</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =003322a3
expected =003322a3
actual instruction=003322a3
003322a3== 003322a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003322a3== 003322a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =0074a323
expected =0074a323
actual instruction=0074a323
0074a323== 0074a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0074a323== 0074a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 7  actual : 7</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =018ca0a3
expected =018ca0a3
actual instruction=018ca0a3
018ca0a3== 018ca0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

018ca0a3== 018ca0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01d6a523
expected =01d6a523
actual instruction=01d6a523
01d6a523== 01d6a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01d6a523== 01d6a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 23</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =00a824a3
expected =00a824a3
actual instruction=00a824a3
00a824a3== 00a824a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00a824a3== 00a824a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =002ca7a3
expected =002ca7a3
actual instruction=002ca7a3
002ca7a3== 002ca7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

002ca7a3== 002ca7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 40</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00aba123
expected =00aba123
actual instruction=00aba123
00aba123== 00aba123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00aba123== 00aba123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =011626a3
expected =011626a3
actual instruction=011626a3
011626a3== 011626a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

011626a3== 011626a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =002ba223
expected =002ba223
actual instruction=002ba223
002ba223== 002ba223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

002ba223== 002ba223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00a1a123
expected =00a1a123
actual instruction=00a1a123
00a1a123== 00a1a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00a1a123== 00a1a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 5</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =007e2723
expected =007e2723
actual instruction=007e2723
007e2723== 007e2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

007e2723== 007e2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 42</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 7  actual : 7</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =001ba6a3
expected =001ba6a3
actual instruction=001ba6a3
001ba6a3== 001ba6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

001ba6a3== 001ba6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 36</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =01fba423
expected =01fba423
actual instruction=01fba423
01fba423== 01fba423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01fba423== 01fba423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =01c927a3
expected =01c927a3
actual instruction=01c927a3
01c927a3== 01c927a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01c927a3== 01c927a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 28  actual : 28</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =004aa523
expected =004aa523
actual instruction=004aa523
004aa523== 004aa523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

004aa523== 004aa523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01a6a523
expected =01a6a523
actual instruction=01a6a523
01a6a523== 01a6a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a6a523== 01a6a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 23</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =00ae25a3
expected =00ae25a3
actual instruction=00ae25a3
00ae25a3== 00ae25a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00ae25a3== 00ae25a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 39</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =00a223a3
expected =00a223a3
actual instruction=00a223a3
00a223a3== 00a223a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00a223a3== 00a223a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =0014a6a3
expected =0014a6a3
actual instruction=0014a6a3
0014a6a3== 0014a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0014a6a3== 0014a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =01a223a3
expected =01a223a3
actual instruction=01a223a3
01a223a3== 01a223a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a223a3== 01a223a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =0137a5a3
expected =0137a5a3
actual instruction=0137a5a3
0137a5a3== 0137a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0137a5a3== 0137a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =013c23a3
expected =013c23a3
actual instruction=013c23a3
013c23a3== 013c23a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

013c23a3== 013c23a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =01f52123
expected =01f52123
actual instruction=01f52123
01f52123== 01f52123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01f52123== 01f52123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01baa723
expected =01baa723
actual instruction=01baa723
01baa723== 01baa723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01baa723== 01baa723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 35</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =00bba3a3
expected =00bba3a3
actual instruction=00bba3a3
00bba3a3== 00bba3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00bba3a3== 00bba3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =01072223
expected =01072223
actual instruction=01072223
01072223== 01072223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01072223== 01072223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =009c2323
expected =009c2323
actual instruction=009c2323
009c2323== 009c2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

009c2323== 009c2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =0050a223
expected =0050a223
actual instruction=0050a223
0050a223== 0050a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0050a223== 0050a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 5</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01412523
expected =01412523
actual instruction=01412523
01412523== 01412523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01412523== 01412523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =0054a7a3
expected =0054a7a3
actual instruction=0054a7a3
0054a7a3== 0054a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0054a7a3== 0054a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =008ea023
expected =008ea023
actual instruction=008ea023
008ea023== 008ea023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

008ea023== 008ea023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 29</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =018225a3
expected =018225a3
actual instruction=018225a3
018225a3== 018225a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

018225a3== 018225a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =006224a3
expected =006224a3
actual instruction=006224a3
006224a3== 006224a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

006224a3== 006224a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 13</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =01faa023
expected =01faa023
actual instruction=01faa023
01faa023== 01faa023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01faa023== 01faa023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =01ee20a3
expected =01ee20a3
actual instruction=01ee20a3
01ee20a3== 01ee20a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01ee20a3== 01ee20a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 29</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 30  actual : 30</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =00f1a6a3
expected =00f1a6a3
actual instruction=00f1a6a3
00f1a6a3== 00f1a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f1a6a3== 00f1a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00392023
expected =00392023
actual instruction=00392023
00392023== 00392023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00392023== 00392023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =01a4a3a3
expected =01a4a3a3
actual instruction=01a4a3a3
01a4a3a3== 01a4a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a4a3a3== 01a4a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =00efa4a3
expected =00efa4a3
actual instruction=00efa4a3
00efa4a3== 00efa4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00efa4a3== 00efa4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 40</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =01cc21a3
expected =01cc21a3
actual instruction=01cc21a3
01cc21a3== 01cc21a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01cc21a3== 01cc21a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 28  actual : 28</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =0104a3a3
expected =0104a3a3
actual instruction=0104a3a3
0104a3a3== 0104a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0104a3a3== 0104a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =00cc21a3
expected =00cc21a3
actual instruction=00cc21a3
00cc21a3== 00cc21a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00cc21a3== 00cc21a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 12  actual : 12</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01fda523
expected =01fda523
actual instruction=01fda523
01fda523== 01fda523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01fda523== 01fda523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[6,24]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 37</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =01f6a123
expected =01f6a123
actual instruction=01f6a123
01f6a123== 01f6a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01f6a123== 01f6a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =01a2a2a3
expected =01a2a2a3
actual instruction=01a2a2a3
01a2a2a3== 01a2a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a2a2a3== 01a2a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 10</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =01a7a2a3
expected =01a7a2a3
actual instruction=01a7a2a3
01a7a2a3== 01a7a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a7a2a3== 01a7a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =0024a823
expected =0024a823
actual instruction=0024a823
0024a823== 0024a823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0024a823== 0024a823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =0015a023
expected =0015a023
actual instruction=0015a023
0015a023== 0015a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0015a023== 0015a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00e72023
expected =00e72023
actual instruction=00e72023
00e72023== 00e72023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00e72023== 00e72023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 14</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =00bba223
expected =00bba223
actual instruction=00bba223
00bba223== 00bba223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00bba223== 00bba223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =017e2723
expected =017e2723
actual instruction=017e2723
017e2723== 017e2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

017e2723== 017e2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 42</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =01922023
expected =01922023
actual instruction=01922023
01922023== 01922023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01922023== 01922023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 4</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =0057a3a3
expected =0057a3a3
actual instruction=0057a3a3
0057a3a3== 0057a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0057a3a3== 0057a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =0091a423
expected =0091a423
actual instruction=0091a423
0091a423== 0091a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0091a423== 0091a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:8 
		values :[6,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =01a32123
expected =01a32123
actual instruction=01a32123
01a32123== 01a32123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a32123== 01a32123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 8</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =013423a3
expected =013423a3
actual instruction=013423a3
013423a3== 013423a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

013423a3== 013423a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =004f2423
expected =004f2423
actual instruction=004f2423
004f2423== 004f2423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

004f2423== 004f2423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 38</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =019a26a3
expected =019a26a3
actual instruction=019a26a3
019a26a3== 019a26a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

019a26a3== 019a26a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =017ca423
expected =017ca423
actual instruction=017ca423
017ca423== 017ca423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

017ca423== 017ca423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =012c27a3
expected =012c27a3
actual instruction=012c27a3
012c27a3== 012c27a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

012c27a3== 012c27a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 39</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =002922a3
expected =002922a3
actual instruction=002922a3
002922a3== 002922a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

002922a3== 002922a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 23</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =01782123
expected =01782123
actual instruction=01782123
01782123== 01782123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01782123== 01782123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =0038a323
expected =0038a323
actual instruction=0038a323
0038a323== 0038a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0038a323== 0038a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 23</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0146a623
expected =0146a623
actual instruction=0146a623
0146a623== 0146a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0146a623== 0146a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =00ad23a3
expected =00ad23a3
actual instruction=00ad23a3
00ad23a3== 00ad23a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00ad23a3== 00ad23a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =0193a4a3
expected =0193a4a3
actual instruction=0193a4a3
0193a4a3== 0193a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0193a4a3== 0193a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =00bf26a3
expected =00bf26a3
actual instruction=00bf26a3
00bf26a3== 00bf26a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00bf26a3== 00bf26a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 43</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =00bca3a3
expected =00bca3a3
actual instruction=00bca3a3
00bca3a3== 00bca3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00bca3a3== 00bca3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =0157a223
expected =0157a223
actual instruction=0157a223
0157a223== 0157a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0157a223== 0157a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 19</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =01f621a3
expected =01f621a3
actual instruction=01f621a3
01f621a3== 01f621a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01f621a3== 01f621a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =010da023
expected =010da023
actual instruction=010da023
010da023== 010da023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

010da023== 010da023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:36 
		values :[31,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =00cfa2a3
expected =00cfa2a3
actual instruction=00cfa2a3
00cfa2a3== 00cfa2a3

is actual and predicted are same : True

00cfa2a3== 00cfa2a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =00d2a5a3
expected =00d2a5a3
actual instruction=00d2a5a3
00d2a5a3== 00d2a5a3

is actual and predicted are same : True

00d2a5a3== 00d2a5a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =0103a723
expected =0103a723
actual instruction=0103a723
0103a723== 0103a723

is actual and predicted are same : True

0103a723== 0103a723

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =0037a4a3
expected =0037a4a3
actual instruction=0037a4a3
0037a4a3== 0037a4a3

is actual and predicted are same : True

0037a4a3== 0037a4a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =001927a3
expected =001927a3
actual instruction=001927a3
001927a3== 001927a3

is actual and predicted are same : True

001927a3== 001927a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =00f1a223
expected =00f1a223
actual instruction=00f1a223
00f1a223== 00f1a223

is actual and predicted are same : True

00f1a223== 00f1a223

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =005b27a3
expected =005b27a3
actual instruction=005b27a3
005b27a3== 005b27a3

is actual and predicted are same : True

005b27a3== 005b27a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01a1a523
expected =01a1a523
actual instruction=01a1a523
01a1a523== 01a1a523

is actual and predicted are same : True

01a1a523== 01a1a523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =01932823
expected =01932823
actual instruction=01932823
01932823== 01932823

is actual and predicted are same : True

01932823== 01932823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =00aaa523
expected =00aaa523
actual instruction=00aaa523
00aaa523== 00aaa523

is actual and predicted are same : True

00aaa523== 00aaa523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =0100a323
expected =0100a323
actual instruction=0100a323
0100a323== 0100a323

is actual and predicted are same : True

0100a323== 0100a323

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =01cd21a3
expected =01cd21a3
actual instruction=01cd21a3
01cd21a3== 01cd21a3

is actual and predicted are same : True

01cd21a3== 01cd21a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =004422a3
expected =004422a3
actual instruction=004422a3
004422a3== 004422a3

is actual and predicted are same : True

004422a3== 004422a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =009ea1a3
expected =009ea1a3
actual instruction=009ea1a3
009ea1a3== 009ea1a3

is actual and predicted are same : True

009ea1a3== 009ea1a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =016ca3a3
expected =016ca3a3
actual instruction=016ca3a3
016ca3a3== 016ca3a3

is actual and predicted are same : True

016ca3a3== 016ca3a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =002d27a3
expected =002d27a3
actual instruction=002d27a3
002d27a3== 002d27a3

is actual and predicted are same : True

002d27a3== 002d27a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =002ea823
expected =002ea823
actual instruction=002ea823
002ea823== 002ea823

is actual and predicted are same : True

002ea823== 002ea823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0088a623
expected =0088a623
actual instruction=0088a623
0088a623== 0088a623

is actual and predicted are same : True

0088a623== 0088a623

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =016da6a3
expected =016da6a3
actual instruction=016da6a3
016da6a3== 016da6a3

is actual and predicted are same : True

016da6a3== 016da6a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =013d20a3
expected =013d20a3
actual instruction=013d20a3
013d20a3== 013d20a3

is actual and predicted are same : True

013d20a3== 013d20a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =00ca2823
expected =00ca2823
actual instruction=00ca2823
00ca2823== 00ca2823

is actual and predicted are same : True

00ca2823== 00ca2823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =0049a223
expected =0049a223
actual instruction=0049a223
0049a223== 0049a223

is actual and predicted are same : True

0049a223== 0049a223

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =006ea623
expected =006ea623
actual instruction=006ea623
006ea623== 006ea623

is actual and predicted are same : True

006ea623== 006ea623

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =012521a3
expected =012521a3
actual instruction=012521a3
012521a3== 012521a3

is actual and predicted are same : True

012521a3== 012521a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =01532223
expected =01532223
actual instruction=01532223
01532223== 01532223

is actual and predicted are same : True

01532223== 01532223

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =01fa2423
expected =01fa2423
actual instruction=01fa2423
01fa2423== 01fa2423

is actual and predicted are same : True

01fa2423== 01fa2423

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =003d2823
expected =003d2823
actual instruction=003d2823
003d2823== 003d2823

is actual and predicted are same : True

003d2823== 003d2823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =002123a3
expected =002123a3
actual instruction=002123a3
002123a3== 002123a3

is actual and predicted are same : True

002123a3== 002123a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =013fa7a3
expected =013fa7a3
actual instruction=013fa7a3
013fa7a3== 013fa7a3

is actual and predicted are same : True

013fa7a3== 013fa7a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =01b827a3
expected =01b827a3
actual instruction=01b827a3
01b827a3== 01b827a3

is actual and predicted are same : True

01b827a3== 01b827a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =00bc24a3
expected =00bc24a3
actual instruction=00bc24a3
00bc24a3== 00bc24a3

is actual and predicted are same : True

00bc24a3== 00bc24a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =012127a3
expected =012127a3
actual instruction=012127a3
012127a3== 012127a3

is actual and predicted are same : True

012127a3== 012127a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =017421a3
expected =017421a3
actual instruction=017421a3
017421a3== 017421a3

is actual and predicted are same : True

017421a3== 017421a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =012f2723
expected =012f2723
actual instruction=012f2723
012f2723== 012f2723

is actual and predicted are same : True

012f2723== 012f2723

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =00bb2823
expected =00bb2823
actual instruction=00bb2823
00bb2823== 00bb2823

is actual and predicted are same : True

00bb2823== 00bb2823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =0129a523
expected =0129a523
actual instruction=0129a523
0129a523== 0129a523

is actual and predicted are same : True

0129a523== 0129a523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =01d326a3
expected =01d326a3
actual instruction=01d326a3
01d326a3== 01d326a3

is actual and predicted are same : True

01d326a3== 01d326a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =00de24a3
expected =00de24a3
actual instruction=00de24a3
00de24a3== 00de24a3

is actual and predicted are same : True

00de24a3== 00de24a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =014fa4a3
expected =014fa4a3
actual instruction=014fa4a3
014fa4a3== 014fa4a3

is actual and predicted are same : True

014fa4a3== 014fa4a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =01642223
expected =01642223
actual instruction=01642223
01642223== 01642223

is actual and predicted are same : True

01642223== 01642223

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =001b20a3
expected =001b20a3
actual instruction=001b20a3
001b20a3== 001b20a3

is actual and predicted are same : True

001b20a3== 001b20a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =0074a423
expected =0074a423
actual instruction=0074a423
0074a423== 0074a423

is actual and predicted are same : True

0074a423== 0074a423

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =01d0a7a3
expected =01d0a7a3
actual instruction=01d0a7a3
01d0a7a3== 01d0a7a3

is actual and predicted are same : True

01d0a7a3== 01d0a7a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =015823a3
expected =015823a3
actual instruction=015823a3
015823a3== 015823a3

is actual and predicted are same : True

015823a3== 015823a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =01612823
expected =01612823
actual instruction=01612823
01612823== 01612823

is actual and predicted are same : True

01612823== 01612823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =01512623
expected =01512623
actual instruction=01512623
01512623== 01512623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[21,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01512623== 01512623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[21,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 14</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =011226a3
expected =011226a3
actual instruction=011226a3
011226a3== 011226a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[21,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

011226a3== 011226a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[21,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =003fa0a3
expected =003fa0a3
actual instruction=003fa0a3
003fa0a3== 003fa0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[21,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003fa0a3== 003fa0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[21,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =00dfa5a3
expected =00dfa5a3
actual instruction=00dfa5a3
00dfa5a3== 00dfa5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[21,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00dfa5a3== 00dfa5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[21,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 42</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0088a623
expected =0088a623
actual instruction=0088a623
0088a623== 0088a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[21,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0088a623== 0088a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[21,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 29</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01532723
expected =01532723
actual instruction=01532723
01532723== 01532723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[21,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01532723== 01532723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[21,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =0196a2a3
expected =0196a2a3
actual instruction=0196a2a3
0196a2a3== 0196a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0196a2a3== 0196a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =0039a7a3
expected =0039a7a3
actual instruction=0039a7a3
0039a7a3== 0039a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0039a7a3== 0039a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =008a22a3
expected =008a22a3
actual instruction=008a22a3
008a22a3== 008a22a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

008a22a3== 008a22a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =0057a6a3
expected =0057a6a3
actual instruction=0057a6a3
0057a6a3== 0057a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0057a6a3== 0057a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01d62723
expected =01d62723
actual instruction=01d62723
01d62723== 01d62723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01d62723== 01d62723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =005ba523
expected =005ba523
actual instruction=005ba523
005ba523== 005ba523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

005ba523== 005ba523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =00f4a1a3
expected =00f4a1a3
actual instruction=00f4a1a3
00f4a1a3== 00f4a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f4a1a3== 00f4a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =0102a023
expected =0102a023
actual instruction=0102a023
0102a023== 0102a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0102a023== 0102a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 5</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00362623
expected =00362623
actual instruction=00362623
00362623== 00362623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00362623== 00362623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =017820a3
expected =017820a3
actual instruction=017820a3
017820a3== 017820a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

017820a3== 017820a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =011aa023
expected =011aa023
actual instruction=011aa023
011aa023== 011aa023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

011aa023== 011aa023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =007824a3
expected =007824a3
actual instruction=007824a3
007824a3== 007824a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

007824a3== 007824a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 7  actual : 7</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =01f2a123
expected =01f2a123
actual instruction=01f2a123
01f2a123== 01f2a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01f2a123== 01f2a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 7</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =01c2a623
expected =01c2a623
actual instruction=01c2a623
01c2a623== 01c2a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01c2a623== 01c2a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 28  actual : 28</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =00b2a1a3
expected =00b2a1a3
actual instruction=00b2a1a3
00b2a1a3== 00b2a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00b2a1a3== 00b2a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 8</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =00ac24a3
expected =00ac24a3
actual instruction=00ac24a3
00ac24a3== 00ac24a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00ac24a3== 00ac24a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =01bfa3a3
expected =01bfa3a3
actual instruction=01bfa3a3
01bfa3a3== 01bfa3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01bfa3a3== 01bfa3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 38</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =013da423
expected =013da423
actual instruction=013da423
013da423== 013da423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

013da423== 013da423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 35</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =013224a3
expected =013224a3
actual instruction=013224a3
013224a3== 013224a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

013224a3== 013224a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 13</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =019fa4a3
expected =019fa4a3
actual instruction=019fa4a3
019fa4a3== 019fa4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

019fa4a3== 019fa4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 40</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =014ba2a3
expected =014ba2a3
actual instruction=014ba2a3
014ba2a3== 014ba2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

014ba2a3== 014ba2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =0179a323
expected =0179a323
actual instruction=0179a323
0179a323== 0179a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0179a323== 0179a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =00b723a3
expected =00b723a3
actual instruction=00b723a3
00b723a3== 00b723a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00b723a3== 00b723a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =00be2323
expected =00be2323
actual instruction=00be2323
00be2323== 00be2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00be2323== 00be2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =003e2123
expected =003e2123
actual instruction=003e2123
003e2123== 003e2123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003e2123== 003e2123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =0115a1a3
expected =0115a1a3
actual instruction=0115a1a3
0115a1a3== 0115a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0115a1a3== 0115a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 14</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01dd2723
expected =01dd2723
actual instruction=01dd2723
01dd2723== 01dd2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01dd2723== 01dd2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 40</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0061a623
expected =0061a623
actual instruction=0061a623
0061a623== 0061a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0061a623== 0061a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =010da4a3
expected =010da4a3
actual instruction=010da4a3
010da4a3== 010da4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

010da4a3== 010da4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 36</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =01742023
expected =01742023
actual instruction=01742023
01742023== 01742023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01742023== 01742023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 8</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =011f2623
expected =011f2623
actual instruction=011f2623
011f2623== 011f2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

011f2623== 011f2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 42</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =01bf24a3
expected =01bf24a3
actual instruction=01bf24a3
01bf24a3== 01bf24a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01bf24a3== 01bf24a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 39</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =018821a3
expected =018821a3
actual instruction=018821a3
018821a3== 018821a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

018821a3== 018821a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 19</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =0016a7a3
expected =0016a7a3
actual instruction=0016a7a3
0016a7a3== 0016a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0016a7a3== 0016a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01a52523
expected =01a52523
actual instruction=01a52523
01a52523== 01a52523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a52523== 01a52523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =007b23a3
expected =007b23a3
actual instruction=007b23a3
007b23a3== 007b23a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

007b23a3== 007b23a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 29</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 7  actual : 7</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =01a1a2a3
expected =01a1a2a3
actual instruction=01a1a2a3
01a1a2a3== 01a1a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a1a2a3== 01a1a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 8</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01f8a723
expected =01f8a723
actual instruction=01f8a723
01f8a723== 01f8a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01f8a723== 01f8a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =001f21a3
expected =001f21a3
actual instruction=001f21a3
001f21a3== 001f21a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

001f21a3== 001f21a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =005e24a3
expected =005e24a3
actual instruction=005e24a3
005e24a3== 005e24a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

005e24a3== 005e24a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 37</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =01af23a3
expected =01af23a3
actual instruction=01af23a3
01af23a3== 01af23a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01af23a3== 01af23a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 37</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =0012a0a3
expected =0012a0a3
actual instruction=0012a0a3
0012a0a3== 0012a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0012a0a3== 0012a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 6</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =0170a4a3
expected =0170a4a3
actual instruction=0170a4a3
0170a4a3== 0170a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0170a4a3== 0170a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 10</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =0169a4a3
expected =0169a4a3
actual instruction=0169a4a3
0169a4a3== 0169a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0169a4a3== 0169a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =0062a2a3
expected =0062a2a3
actual instruction=0062a2a3
0062a2a3== 0062a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0062a2a3== 0062a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 10</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =00222223
expected =00222223
actual instruction=00222223
00222223== 00222223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00222223== 00222223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 8</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =003da823
expected =003da823
actual instruction=003da823
003da823== 003da823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003da823== 003da823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 43</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =018525a3
expected =018525a3
actual instruction=018525a3
018525a3== 018525a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

018525a3== 018525a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =01b725a3
expected =01b725a3
actual instruction=01b725a3
01b725a3== 01b725a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01b725a3== 01b725a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:32 
		values :[13,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =004e2223
expected =004e2223
actual instruction=004e2223
004e2223== 004e2223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

004e2223== 004e2223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =00312823
expected =00312823
actual instruction=00312823
00312823== 00312823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00312823== 00312823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =00b9a2a3
expected =00b9a2a3
actual instruction=00b9a2a3
00b9a2a3== 00b9a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00b9a2a3== 00b9a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =00362523
expected =00362523
actual instruction=00362523
00362523== 00362523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00362523== 00362523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =01142623
expected =01142623
actual instruction=01142623
01142623== 01142623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01142623== 01142623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01742723
expected =01742723
actual instruction=01742723
01742723== 01742723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01742723== 01742723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =013927a3
expected =013927a3
actual instruction=013927a3
013927a3== 013927a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

013927a3== 013927a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =014f2523
expected =014f2523
actual instruction=014f2523
014f2523== 014f2523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

014f2523== 014f2523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 40</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =007ba423
expected =007ba423
actual instruction=007ba423
007ba423== 007ba423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

007ba423== 007ba423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 7  actual : 7</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =01f925a3
expected =01f925a3
actual instruction=01f925a3
01f925a3== 01f925a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01f925a3== 01f925a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 29</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =00d82823
expected =00d82823
actual instruction=00d82823
00d82823== 00d82823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d82823== 00d82823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =01a3a223
expected =01a3a223
actual instruction=01a3a223
01a3a223== 01a3a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a3a223== 01a3a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =00d1a4a3
expected =00d1a4a3
actual instruction=00d1a4a3
00d1a4a3== 00d1a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d1a4a3== 00d1a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =0118a723
expected =0118a723
actual instruction=0118a723
0118a723== 0118a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0118a723== 0118a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =005b2323
expected =005b2323
actual instruction=005b2323
005b2323== 005b2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

005b2323== 005b2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =01d4a1a3
expected =01d4a1a3
actual instruction=01d4a1a3
01d4a1a3== 01d4a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01d4a1a3== 01d4a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =01db2223
expected =01db2223
actual instruction=01db2223
01db2223== 01db2223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01db2223== 01db2223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =010b2823
expected =010b2823
actual instruction=010b2823
010b2823== 010b2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

010b2823== 010b2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 38</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =00afa2a3
expected =00afa2a3
actual instruction=00afa2a3
00afa2a3== 00afa2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00afa2a3== 00afa2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 36</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =00e3a223
expected =00e3a223
actual instruction=00e3a223
00e3a223== 00e3a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00e3a223== 00e3a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00c22623
expected =00c22623
actual instruction=00c22623
00c22623== 00c22623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00c22623== 00c22623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 12  actual : 12</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =0046a823
expected =0046a823
actual instruction=0046a823
0046a823== 0046a823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0046a823== 0046a823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 29</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00c4a623
expected =00c4a623
actual instruction=00c4a623
00c4a623== 00c4a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00c4a623== 00c4a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 12  actual : 12</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =0130a1a3
expected =0130a1a3
actual instruction=0130a1a3
0130a1a3== 0130a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0130a1a3== 0130a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 4</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =0090a523
expected =0090a523
actual instruction=0090a523
0090a523== 0090a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0090a523== 0090a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[3,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01fc2523
expected =01fc2523
actual instruction=01fc2523
01fc2523== 01fc2523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01fc2523== 01fc2523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =0035a5a3
expected =0035a5a3
actual instruction=0035a5a3
0035a5a3== 0035a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0035a5a3== 0035a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =0166a523
expected =0166a523
actual instruction=0166a523
0166a523== 0166a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0166a523== 0166a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[11,28]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 23</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =0061a723
expected =0061a723
actual instruction=0061a723
0061a723== 0061a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0061a723== 0061a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00eea623
expected =00eea623
actual instruction=00eea623
00eea623== 00eea623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00eea623== 00eea623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 41</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =00cd27a3
expected =00cd27a3
actual instruction=00cd27a3
00cd27a3== 00cd27a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00cd27a3== 00cd27a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 41</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 12  actual : 12</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =018226a3
expected =018226a3
actual instruction=018226a3
018226a3== 018226a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

018226a3== 018226a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =008ba123
expected =008ba123
actual instruction=008ba123
008ba123== 008ba123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

008ba123== 008ba123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00c32123
expected =00c32123
actual instruction=00c32123
00c32123== 00c32123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00c32123== 00c32123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 8</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 12  actual : 12</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =01caa223
expected =01caa223
actual instruction=01caa223
01caa223== 01caa223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01caa223== 01caa223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 28  actual : 28</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =012ba723
expected =012ba723
actual instruction=012ba723
012ba723== 012ba723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

012ba723== 012ba723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 37</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00bc2023
expected =00bc2023
actual instruction=00bc2023
00bc2023== 00bc2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00bc2023== 00bc2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01b8a723
expected =01b8a723
actual instruction=01b8a723
01b8a723== 01b8a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01b8a723== 01b8a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =005825a3
expected =005825a3
actual instruction=005825a3
005825a3== 005825a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

005825a3== 005825a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =00a72423
expected =00a72423
actual instruction=00a72423
00a72423== 00a72423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00a72423== 00a72423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =01f726a3
expected =01f726a3
actual instruction=01f726a3
01f726a3== 01f726a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01f726a3== 01f726a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =00f42823
expected =00f42823
actual instruction=00f42823
00f42823== 00f42823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f42823== 00f42823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =0115a023
expected =0115a023
actual instruction=0115a023
0115a023== 0115a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0115a023== 0115a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =001826a3
expected =001826a3
actual instruction=001826a3
001826a3== 001826a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

001826a3== 001826a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 29</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =00a8a323
expected =00a8a323
actual instruction=00a8a323
00a8a323== 00a8a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00a8a323== 00a8a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 23</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00f52023
expected =00f52023
actual instruction=00f52023
00f52023== 00f52023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f52023== 00f52023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 10</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =00fc22a3
expected =00fc22a3
actual instruction=00fc22a3
00fc22a3== 00fc22a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00fc22a3== 00fc22a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 29</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01cda523
expected =01cda523
actual instruction=01cda523
01cda523== 01cda523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01cda523== 01cda523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 37</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 28  actual : 28</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =0106a423
expected =0106a423
actual instruction=0106a423
0106a423== 0106a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0106a423== 0106a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =001924a3
expected =001924a3
actual instruction=001924a3
001924a3== 001924a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

001924a3== 001924a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =01be20a3
expected =01be20a3
actual instruction=01be20a3
01be20a3== 01be20a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01be20a3== 01be20a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 29</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =01e9a023
expected =01e9a023
actual instruction=01e9a023
01e9a023== 01e9a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01e9a023== 01e9a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 19</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 30  actual : 30</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =01a5a6a3
expected =01a5a6a3
actual instruction=01a5a6a3
01a5a6a3== 01a5a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a5a6a3== 01a5a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =003724a3
expected =003724a3
actual instruction=003724a3
003724a3== 003724a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003724a3== 003724a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 23</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00b2a023
expected =00b2a023
actual instruction=00b2a023
00b2a023== 00b2a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00b2a023== 00b2a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 5</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =01a22623
expected =01a22623
actual instruction=01a22623
01a22623== 01a22623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a22623== 01a22623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =00b4a323
expected =00b4a323
actual instruction=00b4a323
00b4a323== 00b4a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00b4a323== 00b4a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:7 
		values :[28,31]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =012221a3
expected =012221a3
actual instruction=012221a3
012221a3== 012221a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

012221a3== 012221a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 7</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =012f25a3
expected =012f25a3
actual instruction=012f25a3
012f25a3== 012f25a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

012f25a3== 012f25a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[31,10]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 41</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =00342723
expected =00342723
actual instruction=00342723
00342723== 00342723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00342723== 00342723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =01d8a423
expected =01d8a423
actual instruction=01d8a423
01d8a423== 01d8a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01d8a423== 01d8a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =00b52423
expected =00b52423
actual instruction=00b52423
00b52423== 00b52423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00b52423== 00b52423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =018124a3
expected =018124a3
actual instruction=018124a3
018124a3== 018124a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

018124a3== 018124a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:20 
		values :[23,17]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =01442623
expected =01442623
actual instruction=01442623
01442623== 01442623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01442623== 01442623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:26 
		values :[16,29]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =004ba1a3
expected =004ba1a3
actual instruction=004ba1a3
004ba1a3== 004ba1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

004ba1a3== 004ba1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =010423a3
expected =010423a3
actual instruction=010423a3
010423a3== 010423a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

010423a3== 010423a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =0065a523
expected =0065a523
actual instruction=0065a523
0065a523== 0065a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0065a523== 0065a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =0117a0a3
expected =0117a0a3
actual instruction=0117a0a3
0117a0a3== 0117a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0117a0a3== 0117a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =0024a4a3
expected =0024a4a3
actual instruction=0024a4a3
0024a4a3== 0024a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0024a4a3== 0024a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =011ea423
expected =011ea423
actual instruction=011ea423
011ea423== 011ea423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

011ea423== 011ea423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 37</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =014b2323
expected =014b2323
actual instruction=014b2323
014b2323== 014b2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

014b2323== 014b2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =01a42223
expected =01a42223
actual instruction=01a42223
01a42223== 01a42223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a42223== 01a42223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00cba623
expected =00cba623
actual instruction=00cba623
00cba623== 00cba623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00cba623== 00cba623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 35</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 12  actual : 12</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =00c6a3a3
expected =00c6a3a3
actual instruction=00c6a3a3
00c6a3a3== 00c6a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00c6a3a3== 00c6a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 12  actual : 12</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =01882423
expected =01882423
actual instruction=01882423
01882423== 01882423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01882423== 01882423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =011fa023
expected =011fa023
actual instruction=011fa023
011fa023== 011fa023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

011fa023== 011fa023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =01c424a3
expected =01c424a3
actual instruction=01c424a3
01c424a3== 01c424a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01c424a3== 01c424a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 28  actual : 28</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =001aa023
expected =001aa023
actual instruction=001aa023
001aa023== 001aa023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

001aa023== 001aa023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =0104a6a3
expected =0104a6a3
actual instruction=0104a6a3
0104a6a3== 0104a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0104a6a3== 0104a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =00d5a5a3
expected =00d5a5a3
actual instruction=00d5a5a3
00d5a5a3== 00d5a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d5a5a3== 00d5a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:4 
		values :[9,19]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00212123
expected =00212123
actual instruction=00212123
00212123== 00212123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00212123== 00212123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 4</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =01d22223
expected =01d22223
actual instruction=01d22223
01d22223== 01d22223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01d22223== 01d22223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 8</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =009ea3a3
expected =009ea3a3
actual instruction=009ea3a3
009ea3a3== 009ea3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

009ea3a3== 009ea3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 36</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =0116a723
expected =0116a723
actual instruction=0116a723
0116a723== 0116a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0116a723== 0116a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =0027a023
expected =0027a023
actual instruction=0027a023
0027a023== 0027a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0027a023== 0027a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =0163a5a3
expected =0163a5a3
actual instruction=0163a5a3
0163a5a3== 0163a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0163a5a3== 0163a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0093a623
expected =0093a623
actual instruction=0093a623
0093a623== 0093a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[9,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0093a623== 0093a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[9,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 19</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =0067a3a3
expected =0067a3a3
actual instruction=0067a3a3
0067a3a3== 0067a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[9,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0067a3a3== 0067a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[9,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =00b520a3
expected =00b520a3
actual instruction=00b520a3
00b520a3== 00b520a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[9,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00b520a3== 00b520a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[9,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =01972323
expected =01972323
actual instruction=01972323
01972323== 01972323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[9,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01972323== 01972323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[9,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =01462023
expected =01462023
actual instruction=01462023
01462023== 01462023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[9,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01462023== 01462023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[9,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =00d821a3
expected =00d821a3
actual instruction=00d821a3
00d821a3== 00d821a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[9,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d821a3== 00d821a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[9,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 19</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00a2a123
expected =00a2a123
actual instruction=00a2a123
00a2a123== 00a2a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[9,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00a2a123== 00a2a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[9,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 7</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =01dd23a3
expected =01dd23a3
actual instruction=01dd23a3
01dd23a3== 01dd23a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[9,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01dd23a3== 01dd23a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[9,22]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =00d42523
expected =00d42523
actual instruction=00d42523
00d42523== 00d42523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d42523== 00d42523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =00d724a3
expected =00d724a3
actual instruction=00d724a3
00d724a3== 00d724a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d724a3== 00d724a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 23</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =00ab2323
expected =00ab2323
actual instruction=00ab2323
00ab2323== 00ab2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00ab2323== 00ab2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =0095a023
expected =0095a023
actual instruction=0095a023
0095a023== 0095a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0095a023== 0095a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =0140a023
expected =0140a023
actual instruction=0140a023
0140a023== 0140a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0140a023== 0140a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 1</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =00c4a5a3
expected =00c4a5a3
actual instruction=00c4a5a3
00c4a5a3== 00c4a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00c4a5a3== 00c4a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 12  actual : 12</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =016ea823
expected =016ea823
actual instruction=016ea823
016ea823== 016ea823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

016ea823== 016ea823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 45</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00192123
expected =00192123
actual instruction=00192123
00192123== 00192123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00192123== 00192123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =0184a423
expected =0184a423
actual instruction=0184a423
0184a423== 0184a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0184a423== 0184a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =00c2a723
expected =00c2a723
actual instruction=00c2a723
00c2a723== 00c2a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00c2a723== 00c2a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 19</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 12  actual : 12</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =018b2423
expected =018b2423
actual instruction=018b2423
018b2423== 018b2423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

018b2423== 018b2423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =015f2223
expected =015f2223
actual instruction=015f2223
015f2223== 015f2223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

015f2223== 015f2223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =0058a823
expected =0058a823
actual instruction=0058a823
0058a823== 0058a823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0058a823== 0058a823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0192a623
expected =0192a623
actual instruction=0192a623
0192a623== 0192a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0192a623== 0192a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =0190a223
expected =0190a223
actual instruction=0190a223
0190a223== 0190a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0190a223== 0190a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 5</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =0041a323
expected =0041a323
actual instruction=0041a323
0041a323== 0041a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0041a323== 0041a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 9</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =002b2323
expected =002b2323
actual instruction=002b2323
002b2323== 002b2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

002b2323== 002b2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =011f2823
expected =011f2823
actual instruction=011f2823
011f2823== 011f2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

011f2823== 011f2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 46</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0020a623
expected =0020a623
actual instruction=0020a623
0020a623== 0020a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0020a623== 0020a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 13</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =003fa2a3
expected =003fa2a3
actual instruction=003fa2a3
003fa2a3== 003fa2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003fa2a3== 003fa2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 36</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =004ea223
expected =004ea223
actual instruction=004ea223
004ea223== 004ea223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

004ea223== 004ea223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =00842223
expected =00842223
actual instruction=00842223
00842223== 00842223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00842223== 00842223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =01b82423
expected =01b82423
actual instruction=01b82423
01b82423== 01b82423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01b82423== 01b82423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[27,17]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =019e2723
expected =019e2723
actual instruction=019e2723
019e2723== 019e2723

is actual and predicted are same : True

019e2723== 019e2723

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =00d1a5a3
expected =00d1a5a3
actual instruction=00d1a5a3
00d1a5a3== 00d1a5a3

is actual and predicted are same : True

00d1a5a3== 00d1a5a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =00fb26a3
expected =00fb26a3
actual instruction=00fb26a3
00fb26a3== 00fb26a3

is actual and predicted are same : True

00fb26a3== 00fb26a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00c1a623
expected =00c1a623
actual instruction=00c1a623
00c1a623== 00c1a623

is actual and predicted are same : True

00c1a623== 00c1a623

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00bf2623
expected =00bf2623
actual instruction=00bf2623
00bf2623== 00bf2623

is actual and predicted are same : True

00bf2623== 00bf2623

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =0065a3a3
expected =0065a3a3
actual instruction=0065a3a3
0065a3a3== 0065a3a3

is actual and predicted are same : True

0065a3a3== 0065a3a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =00ffa0a3
expected =00ffa0a3
actual instruction=00ffa0a3
00ffa0a3== 00ffa0a3

is actual and predicted are same : True

00ffa0a3== 00ffa0a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00e42023
expected =00e42023
actual instruction=00e42023
00e42023== 00e42023

is actual and predicted are same : True

00e42023== 00e42023

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =00d9a823
expected =00d9a823
actual instruction=00d9a823
00d9a823== 00d9a823

is actual and predicted are same : True

00d9a823== 00d9a823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =01532623
expected =01532623
actual instruction=01532623
01532623== 01532623

is actual and predicted are same : True

01532623== 01532623

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =004da823
expected =004da823
actual instruction=004da823
004da823== 004da823

is actual and predicted are same : True

004da823== 004da823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =006820a3
expected =006820a3
actual instruction=006820a3
006820a3== 006820a3

is actual and predicted are same : True

006820a3== 006820a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =01bb27a3
expected =01bb27a3
actual instruction=01bb27a3
01bb27a3== 01bb27a3

is actual and predicted are same : True

01bb27a3== 01bb27a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =001a2323
expected =001a2323
actual instruction=001a2323
001a2323== 001a2323

is actual and predicted are same : True

001a2323== 001a2323

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =0123a423
expected =0123a423
actual instruction=0123a423
0123a423== 0123a423

is actual and predicted are same : True

0123a423== 0123a423

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =0126a823
expected =0126a823
actual instruction=0126a823
0126a823== 0126a823

is actual and predicted are same : True

0126a823== 0126a823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00782123
expected =00782123
actual instruction=00782123
00782123== 00782123

is actual and predicted are same : True

00782123== 00782123

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =015fa723
expected =015fa723
actual instruction=015fa723
015fa723== 015fa723

is actual and predicted are same : True

015fa723== 015fa723

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =01a32323
expected =01a32323
actual instruction=01a32323
01a32323== 01a32323

is actual and predicted are same : True

01a32323== 01a32323

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01c0a723
expected =01c0a723
actual instruction=01c0a723
01c0a723== 01c0a723

is actual and predicted are same : True

01c0a723== 01c0a723

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =00f3a523
expected =00f3a523
actual instruction=00f3a523
00f3a523== 00f3a523

is actual and predicted are same : True

00f3a523== 00f3a523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =00d720a3
expected =00d720a3
actual instruction=00d720a3
00d720a3== 00d720a3

is actual and predicted are same : True

00d720a3== 00d720a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =0013a023
expected =0013a023
actual instruction=0013a023
0013a023== 0013a023

is actual and predicted are same : True

0013a023== 0013a023

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =017fa2a3
expected =017fa2a3
actual instruction=017fa2a3
017fa2a3== 017fa2a3

is actual and predicted are same : True

017fa2a3== 017fa2a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =0196a5a3
expected =0196a5a3
actual instruction=0196a5a3
0196a5a3== 0196a5a3

is actual and predicted are same : True

0196a5a3== 0196a5a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =0189a723
expected =0189a723
actual instruction=0189a723
0189a723== 0189a723

is actual and predicted are same : True

0189a723== 0189a723

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =004e2823
expected =004e2823
actual instruction=004e2823
004e2823== 004e2823

is actual and predicted are same : True

004e2823== 004e2823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =010ba423
expected =010ba423
actual instruction=010ba423
010ba423== 010ba423

is actual and predicted are same : True

010ba423== 010ba423

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =0153a0a3
expected =0153a0a3
actual instruction=0153a0a3
0153a0a3== 0153a0a3

is actual and predicted are same : True

0153a0a3== 0153a0a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =017420a3
expected =017420a3
actual instruction=017420a3
017420a3== 017420a3

is actual and predicted are same : True

017420a3== 017420a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =001821a3
expected =001821a3
actual instruction=001821a3
001821a3== 001821a3

is actual and predicted are same : True

001821a3== 001821a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =00c62823
expected =00c62823
actual instruction=00c62823
00c62823== 00c62823

is actual and predicted are same : True

00c62823== 00c62823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =01c422a3
expected =01c422a3
actual instruction=01c422a3
01c422a3== 01c422a3

is actual and predicted are same : True

01c422a3== 01c422a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01cda523
expected =01cda523
actual instruction=01cda523
01cda523== 01cda523

is actual and predicted are same : True

01cda523== 01cda523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =00e9a4a3
expected =00e9a4a3
actual instruction=00e9a4a3
00e9a4a3== 00e9a4a3

is actual and predicted are same : True

00e9a4a3== 00e9a4a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =00292523
expected =00292523
actual instruction=00292523
00292523== 00292523

is actual and predicted are same : True

00292523== 00292523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00b12023
expected =00b12023
actual instruction=00b12023
00b12023== 00b12023

is actual and predicted are same : True

00b12023== 00b12023

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =01c52323
expected =01c52323
actual instruction=01c52323
01c52323== 01c52323

is actual and predicted are same : True

01c52323== 01c52323

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =01e6a223
expected =01e6a223
actual instruction=01e6a223
01e6a223== 01e6a223

is actual and predicted are same : True

01e6a223== 01e6a223

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =019ca6a3
expected =019ca6a3
actual instruction=019ca6a3
019ca6a3== 019ca6a3

is actual and predicted are same : True

019ca6a3== 019ca6a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =00d4a5a3
expected =00d4a5a3
actual instruction=00d4a5a3
00d4a5a3== 00d4a5a3

is actual and predicted are same : True

00d4a5a3== 00d4a5a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =015d2623
expected =015d2623
actual instruction=015d2623
015d2623== 015d2623

is actual and predicted are same : True

015d2623== 015d2623

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =01122423
expected =01122423
actual instruction=01122423
01122423== 01122423

is actual and predicted are same : True

01122423== 01122423

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01c72723
expected =01c72723
actual instruction=01c72723
01c72723== 01c72723

is actual and predicted are same : True

01c72723== 01c72723

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =011522a3
expected =011522a3
actual instruction=011522a3
011522a3== 011522a3

is actual and predicted are same : True

011522a3== 011522a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =0044a123
expected =0044a123
actual instruction=0044a123
0044a123== 0044a123

is actual and predicted are same : True

0044a123== 0044a123

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =01aba1a3
expected =01aba1a3
actual instruction=01aba1a3
01aba1a3== 01aba1a3

is actual and predicted are same : True

01aba1a3== 01aba1a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =01f1a123
expected =01f1a123
actual instruction=01f1a123
01f1a123== 01f1a123

is actual and predicted are same : True

01f1a123== 01f1a123

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00aba123
expected =00aba123
actual instruction=00aba123
00aba123== 00aba123

is actual and predicted are same : True

00aba123== 00aba123

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =012d2823
expected =012d2823
actual instruction=012d2823
012d2823== 012d2823

is actual and predicted are same : True

012d2823== 012d2823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =00b1a7a3
expected =00b1a7a3
actual instruction=00b1a7a3
00b1a7a3== 00b1a7a3

is actual and predicted are same : True

00b1a7a3== 00b1a7a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =00eba3a3
expected =00eba3a3
actual instruction=00eba3a3
00eba3a3== 00eba3a3

is actual and predicted are same : True

00eba3a3== 00eba3a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01222523
expected =01222523
actual instruction=01222523
01222523== 01222523

is actual and predicted are same : True

01222523== 01222523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =00f3a1a3
expected =00f3a1a3
actual instruction=00f3a1a3
00f3a1a3== 00f3a1a3

is actual and predicted are same : True

00f3a1a3== 00f3a1a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01f42523
expected =01f42523
actual instruction=01f42523
01f42523== 01f42523

is actual and predicted are same : True

01f42523== 01f42523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =004d2723
expected =004d2723
actual instruction=004d2723
004d2723== 004d2723

is actual and predicted are same : True

004d2723== 004d2723

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =011ca223
expected =011ca223
actual instruction=011ca223
011ca223== 011ca223

is actual and predicted are same : True

011ca223== 011ca223

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =0138a4a3
expected =0138a4a3
actual instruction=0138a4a3
0138a4a3== 0138a4a3

is actual and predicted are same : True

0138a4a3== 0138a4a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =01fba2a3
expected =01fba2a3
actual instruction=01fba2a3
01fba2a3== 01fba2a3

is actual and predicted are same : True

01fba2a3== 01fba2a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =0198a0a3
expected =0198a0a3
actual instruction=0198a0a3
0198a0a3== 0198a0a3

is actual and predicted are same : True

0198a0a3== 0198a0a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00d4a123
expected =00d4a123
actual instruction=00d4a123
00d4a123== 00d4a123

is actual and predicted are same : True

00d4a123== 00d4a123

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =00bd26a3
expected =00bd26a3
actual instruction=00bd26a3
00bd26a3== 00bd26a3

is actual and predicted are same : True

00bd26a3== 00bd26a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =0032a023
expected =0032a023
actual instruction=0032a023
0032a023== 0032a023

is actual and predicted are same : True

0032a023== 0032a023

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =009c2223
expected =009c2223
actual instruction=009c2223
009c2223== 009c2223

is actual and predicted are same : True

009c2223== 009c2223

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =0121a123
expected =0121a123
actual instruction=0121a123
0121a123== 0121a123

is actual and predicted are same : True

0121a123== 0121a123

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =0060a6a3
expected =0060a6a3
actual instruction=0060a6a3
0060a6a3== 0060a6a3

is actual and predicted are same : True

0060a6a3== 0060a6a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =00fd2223
expected =00fd2223
actual instruction=00fd2223
00fd2223== 00fd2223

is actual and predicted are same : True

00fd2223== 00fd2223

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00332123
expected =00332123
actual instruction=00332123
00332123== 00332123

is actual and predicted are same : True

00332123== 00332123

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =016e2023
expected =016e2023
actual instruction=016e2023
016e2023== 016e2023

is actual and predicted are same : True

016e2023== 016e2023

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =019ba623
expected =019ba623
actual instruction=019ba623
019ba623== 019ba623

is actual and predicted are same : True

019ba623== 019ba623

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =0178a7a3
expected =0178a7a3
actual instruction=0178a7a3
0178a7a3== 0178a7a3

is actual and predicted are same : True

0178a7a3== 0178a7a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =01e12623
expected =01e12623
actual instruction=01e12623
01e12623== 01e12623

is actual and predicted are same : True

01e12623== 01e12623

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =00932523
expected =00932523
actual instruction=00932523
00932523== 00932523

is actual and predicted are same : True

00932523== 00932523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =017b23a3
expected =017b23a3
actual instruction=017b23a3
017b23a3== 017b23a3

is actual and predicted are same : True

017b23a3== 017b23a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =01d7a2a3
expected =01d7a2a3
actual instruction=01d7a2a3
01d7a2a3== 01d7a2a3

is actual and predicted are same : True

01d7a2a3== 01d7a2a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =01892623
expected =01892623
actual instruction=01892623
01892623== 01892623

is actual and predicted are same : True

01892623== 01892623

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =00b22823
expected =00b22823
actual instruction=00b22823
00b22823== 00b22823

is actual and predicted are same : True

00b22823== 00b22823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =00b9a723
expected =00b9a723
actual instruction=00b9a723
00b9a723== 00b9a723

is actual and predicted are same : True

00b9a723== 00b9a723

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =008e21a3
expected =008e21a3
actual instruction=008e21a3
008e21a3== 008e21a3

is actual and predicted are same : True

008e21a3== 008e21a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =004f2823
expected =004f2823
actual instruction=004f2823
004f2823== 004f2823

is actual and predicted are same : True

004f2823== 004f2823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0046a623
expected =0046a623
actual instruction=0046a623
0046a623== 0046a623

is actual and predicted are same : True

0046a623== 0046a623

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =018fa323
expected =018fa323
actual instruction=018fa323
018fa323== 018fa323

is actual and predicted are same : True

018fa323== 018fa323

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =0010a5a3
expected =0010a5a3
actual instruction=0010a5a3
0010a5a3== 0010a5a3

is actual and predicted are same : True

0010a5a3== 0010a5a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =01e32023
expected =01e32023
actual instruction=01e32023
01e32023== 01e32023

is actual and predicted are same : True

01e32023== 01e32023

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =00ed20a3
expected =00ed20a3
actual instruction=00ed20a3
00ed20a3== 00ed20a3

is actual and predicted are same : True

00ed20a3== 00ed20a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =010124a3
expected =010124a3
actual instruction=010124a3
010124a3== 010124a3

is actual and predicted are same : True

010124a3== 010124a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =0025a223
expected =0025a223
actual instruction=0025a223
0025a223== 0025a223

is actual and predicted are same : True

0025a223== 0025a223

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =01b5a3a3
expected =01b5a3a3
actual instruction=01b5a3a3
01b5a3a3== 01b5a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01b5a3a3== 01b5a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =015426a3
expected =015426a3
actual instruction=015426a3
015426a3== 015426a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

015426a3== 015426a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =0180a5a3
expected =0180a5a3
actual instruction=0180a5a3
0180a5a3== 0180a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0180a5a3== 0180a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00b42023
expected =00b42023
actual instruction=00b42023
00b42023== 00b42023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00b42023== 00b42023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 8</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =0168a523
expected =0168a523
actual instruction=0168a523
0168a523== 0168a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0168a523== 0168a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =00c7a0a3
expected =00c7a0a3
actual instruction=00c7a0a3
00c7a0a3== 00c7a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00c7a0a3== 00c7a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 12  actual : 12</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =00892423
expected =00892423
actual instruction=00892423
00892423== 00892423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00892423== 00892423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =011424a3
expected =011424a3
actual instruction=011424a3
011424a3== 011424a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

011424a3== 011424a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =010ca423
expected =010ca423
actual instruction=010ca423
010ca423== 010ca423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

010ca423== 010ca423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =013ea423
expected =013ea423
actual instruction=013ea423
013ea423== 013ea423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

013ea423== 013ea423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 37</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =0185a1a3
expected =0185a1a3
actual instruction=0185a1a3
0185a1a3== 0185a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0185a1a3== 0185a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 14</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =00af25a3
expected =00af25a3
actual instruction=00af25a3
00af25a3== 00af25a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00af25a3== 00af25a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 41</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =0140a0a3
expected =0140a0a3
actual instruction=0140a0a3
0140a0a3== 0140a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0140a0a3== 0140a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 2</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00cf2623
expected =00cf2623
actual instruction=00cf2623
00cf2623== 00cf2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00cf2623== 00cf2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:15 
		values :[27,2]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 42</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 12  actual : 12</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =0023a423
expected =0023a423
actual instruction=0023a423
0023a423== 0023a423

is actual and predicted are same : True

0023a423== 0023a423

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00ed2623
expected =00ed2623
actual instruction=00ed2623
00ed2623== 00ed2623

is actual and predicted are same : True

00ed2623== 00ed2623

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =01d7a123
expected =01d7a123
actual instruction=01d7a123
01d7a123== 01d7a123

is actual and predicted are same : True

01d7a123== 01d7a123

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =015b22a3
expected =015b22a3
actual instruction=015b22a3
015b22a3== 015b22a3

is actual and predicted are same : True

015b22a3== 015b22a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =01e124a3
expected =01e124a3
actual instruction=01e124a3
01e124a3== 01e124a3

is actual and predicted are same : True

01e124a3== 01e124a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =013ca723
expected =013ca723
actual instruction=013ca723
013ca723== 013ca723

is actual and predicted are same : True

013ca723== 013ca723

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =0052a7a3
expected =0052a7a3
actual instruction=0052a7a3
0052a7a3== 0052a7a3

is actual and predicted are same : True

0052a7a3== 0052a7a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =01c22823
expected =01c22823
actual instruction=01c22823
01c22823== 01c22823

is actual and predicted are same : True

01c22823== 01c22823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =01352123
expected =01352123
actual instruction=01352123
01352123== 01352123

is actual and predicted are same : True

01352123== 01352123

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =0021a123
expected =0021a123
actual instruction=0021a123
0021a123== 0021a123

is actual and predicted are same : True

0021a123== 0021a123

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =00a9a4a3
expected =00a9a4a3
actual instruction=00a9a4a3
00a9a4a3== 00a9a4a3

is actual and predicted are same : True

00a9a4a3== 00a9a4a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00e1a123
expected =00e1a123
actual instruction=00e1a123
00e1a123== 00e1a123

is actual and predicted are same : True

00e1a123== 00e1a123

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =015ba5a3
expected =015ba5a3
actual instruction=015ba5a3
015ba5a3== 015ba5a3

is actual and predicted are same : True

015ba5a3== 015ba5a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =0149a423
expected =0149a423
actual instruction=0149a423
0149a423== 0149a423

is actual and predicted are same : True

0149a423== 0149a423

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =01a426a3
expected =01a426a3
actual instruction=01a426a3
01a426a3== 01a426a3

is actual and predicted are same : True

01a426a3== 01a426a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =0051a523
expected =0051a523
actual instruction=0051a523
0051a523== 0051a523

is actual and predicted are same : True

0051a523== 0051a523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =01b1a1a3
expected =01b1a1a3
actual instruction=01b1a1a3
01b1a1a3== 01b1a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01b1a1a3== 01b1a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 6</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =003fa523
expected =003fa523
actual instruction=003fa523
003fa523== 003fa523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003fa523== 003fa523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 41</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0066a623
expected =0066a623
actual instruction=0066a623
0066a623== 0066a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0066a623== 0066a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =0195a0a3
expected =0195a0a3
actual instruction=0195a0a3
0195a0a3== 0195a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0195a0a3== 0195a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =00f62523
expected =00f62523
actual instruction=00f62523
00f62523== 00f62523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f62523== 00f62523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00fc2623
expected =00fc2623
actual instruction=00fc2623
00fc2623== 00fc2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00fc2623== 00fc2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 36</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =009ea323
expected =009ea323
actual instruction=009ea323
009ea323== 009ea323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

009ea323== 009ea323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 35</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =01222323
expected =01222323
actual instruction=01222323
01222323== 01222323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01222323== 01222323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 10</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =01dba823
expected =01dba823
actual instruction=01dba823
01dba823== 01dba823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01dba823== 01dba823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 39</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01362523
expected =01362523
actual instruction=01362523
01362523== 01362523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01362523== 01362523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =012d2623
expected =012d2623
actual instruction=012d2623
012d2623== 012d2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

012d2623== 012d2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 38</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =0084a2a3
expected =0084a2a3
actual instruction=0084a2a3
0084a2a3== 0084a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0084a2a3== 0084a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 14</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =0102a7a3
expected =0102a7a3
actual instruction=0102a7a3
0102a7a3== 0102a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0102a7a3== 0102a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =001da5a3
expected =001da5a3
actual instruction=001da5a3
001da5a3== 001da5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

001da5a3== 001da5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 38</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =004da223
expected =004da223
actual instruction=004da223
004da223== 004da223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

004da223== 004da223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =003c2823
expected =003c2823
actual instruction=003c2823
003c2823== 003c2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003c2823== 003c2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 40</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =006d26a3
expected =006d26a3
actual instruction=006d26a3
006d26a3== 006d26a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

006d26a3== 006d26a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 39</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =00d8a423
expected =00d8a423
actual instruction=00d8a423
00d8a423== 00d8a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d8a423== 00d8a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =01742423
expected =01742423
actual instruction=01742423
01742423== 01742423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01742423== 01742423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =01382823
expected =01382823
actual instruction=01382823
01382823== 01382823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01382823== 01382823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[27,5]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =00e521a3
expected =00e521a3
actual instruction=00e521a3
00e521a3== 00e521a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00e521a3== 00e521a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 13</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =01fda023
expected =01fda023
actual instruction=01fda023
01fda023== 01fda023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01fda023== 01fda023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01eca723
expected =01eca723
actual instruction=01eca723
01eca723== 01eca723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01eca723== 01eca723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 39</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 30  actual : 30</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =017ca5a3
expected =017ca5a3
actual instruction=017ca5a3
017ca5a3== 017ca5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

017ca5a3== 017ca5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 36</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =003f2623
expected =003f2623
actual instruction=003f2623
003f2623== 003f2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003f2623== 003f2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 42</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =00bf2723
expected =00bf2723
actual instruction=00bf2723
00bf2723== 00bf2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00bf2723== 00bf2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 44</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =011ca823
expected =011ca823
actual instruction=011ca823
011ca823== 011ca823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

011ca823== 011ca823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 41</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00a8a023
expected =00a8a023
actual instruction=00a8a023
00a8a023== 00a8a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00a8a023== 00a8a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =017e2823
expected =017e2823
actual instruction=017e2823
017e2823== 017e2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

017e2823== 017e2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 44</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =010e2323
expected =010e2323
actual instruction=010e2323
010e2323== 010e2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

010e2323== 010e2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =0028a4a3
expected =0028a4a3
actual instruction=0028a4a3
0028a4a3== 0028a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0028a4a3== 0028a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =01d720a3
expected =01d720a3
actual instruction=01d720a3
01d720a3== 01d720a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01d720a3== 01d720a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =003223a3
expected =003223a3
actual instruction=003223a3
003223a3== 003223a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003223a3== 003223a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =01f22223
expected =01f22223
actual instruction=01f22223
01f22223== 01f22223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01f22223== 01f22223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 8</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =010e2023
expected =010e2023
actual instruction=010e2023
010e2023== 010e2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

010e2023== 010e2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =00382723
expected =00382723
actual instruction=00382723
00382723== 00382723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00382723== 00382723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =01542423
expected =01542423
actual instruction=01542423
01542423== 01542423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01542423== 01542423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0152a623
expected =0152a623
actual instruction=0152a623
0152a623== 0152a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0152a623== 0152a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =0145a7a3
expected =0145a7a3
actual instruction=0145a7a3
0145a7a3== 0145a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0145a7a3== 0145a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =0023a4a3
expected =0023a4a3
actual instruction=0023a4a3
0023a4a3== 0023a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0023a4a3== 0023a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =012fa623
expected =012fa623
actual instruction=012fa623
012fa623== 012fa623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

012fa623== 012fa623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 43</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =008522a3
expected =008522a3
actual instruction=008522a3
008522a3== 008522a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

008522a3== 008522a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[31,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =0143a223
expected =0143a223
actual instruction=0143a223
0143a223== 0143a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0143a223== 0143a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:38 
		values :[4,1]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =01fda5a3
expected =01fda5a3
actual instruction=01fda5a3
01fda5a3== 01fda5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01fda5a3== 01fda5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 38</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00362023
expected =00362023
actual instruction=00362023
00362023== 00362023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00362023== 00362023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =01a5a623
expected =01a5a623
actual instruction=01a5a623
01a5a623== 01a5a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a5a623== 01a5a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 23</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =01e821a3
expected =01e821a3
actual instruction=01e821a3
01e821a3== 01e821a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01e821a3== 01e821a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 19</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 30  actual : 30</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =01532423
expected =01532423
actual instruction=01532423
01532423== 01532423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01532423== 01532423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 14</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =0164a023
expected =0164a023
actual instruction=0164a023
0164a023== 0164a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0164a023== 0164a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 9</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =00d320a3
expected =00d320a3
actual instruction=00d320a3
00d320a3== 00d320a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d320a3== 00d320a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 7</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =00d82423
expected =00d82423
actual instruction=00d82423
00d82423== 00d82423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d82423== 00d82423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =0091a423
expected =0091a423
actual instruction=0091a423
0091a423== 0091a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0091a423== 0091a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =01ca22a3
expected =01ca22a3
actual instruction=01ca22a3
01ca22a3== 01ca22a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01ca22a3== 01ca22a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 28  actual : 28</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =0194a2a3
expected =0194a2a3
actual instruction=0194a2a3
0194a2a3== 0194a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0194a2a3== 0194a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 14</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00e2a023
expected =00e2a023
actual instruction=00e2a023
00e2a023== 00e2a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00e2a023== 00e2a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 5</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00212123
expected =00212123
actual instruction=00212123
00212123== 00212123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00212123== 00212123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 4</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =014da3a3
expected =014da3a3
actual instruction=014da3a3
014da3a3== 014da3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

014da3a3== 014da3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =00a8a523
expected =00a8a523
actual instruction=00a8a523
00a8a523== 00a8a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00a8a523== 00a8a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =010122a3
expected =010122a3
actual instruction=010122a3
010122a3== 010122a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

010122a3== 010122a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:42 
		values :[11,3]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 7</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =015ea6a3
expected =015ea6a3
actual instruction=015ea6a3
015ea6a3== 015ea6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

015ea6a3== 015ea6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 42</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00cfa023
expected =00cfa023
actual instruction=00cfa023
00cfa023== 00cfa023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00cfa023== 00cfa023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 12  actual : 12</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01e12523
expected =01e12523
actual instruction=01e12523
01e12523== 01e12523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01e12523== 01e12523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 30  actual : 30</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =01ff2123
expected =01ff2123
actual instruction=01ff2123
01ff2123== 01ff2123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01ff2123== 01ff2123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =00b8a0a3
expected =00b8a0a3
actual instruction=00b8a0a3
00b8a0a3== 00b8a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00b8a0a3== 00b8a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =00b2a823
expected =00b2a823
actual instruction=00b2a823
00b2a823== 00b2a823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00b2a823== 00b2a823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =009da2a3
expected =009da2a3
actual instruction=009da2a3
009da2a3== 009da2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

009da2a3== 009da2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:39 
		values :[23,30]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =01de25a3
expected =01de25a3
actual instruction=01de25a3
01de25a3== 01de25a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01de25a3== 01de25a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 39</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =016ea523
expected =016ea523
actual instruction=016ea523
016ea523== 016ea523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

016ea523== 016ea523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 39</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =005120a3
expected =005120a3
actual instruction=005120a3
005120a3== 005120a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

005120a3== 005120a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 3</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =01d9a423
expected =01d9a423
actual instruction=01d9a423
01d9a423== 01d9a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01d9a423== 01d9a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =00812423
expected =00812423
actual instruction=00812423
00812423== 00812423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00812423== 00812423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 10</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =01e1a023
expected =01e1a023
actual instruction=01e1a023
01e1a023== 01e1a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01e1a023== 01e1a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 3</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 30  actual : 30</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =00592423
expected =00592423
actual instruction=00592423
00592423== 00592423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00592423== 00592423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =01d320a3
expected =01d320a3
actual instruction=01d320a3
01d320a3== 01d320a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01d320a3== 01d320a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 7</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =0139a023
expected =0139a023
actual instruction=0139a023
0139a023== 0139a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0139a023== 0139a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 19</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =01a2a1a3
expected =01a2a1a3
actual instruction=01a2a1a3
01a2a1a3== 01a2a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a2a1a3== 01a2a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 8</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =00b42323
expected =00b42323
actual instruction=00b42323
00b42323== 00b42323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00b42323== 00b42323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 14</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =0161a2a3
expected =0161a2a3
actual instruction=0161a2a3
0161a2a3== 0161a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0161a2a3== 0161a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 8</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =00d721a3
expected =00d721a3
actual instruction=00d721a3
00d721a3== 00d721a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d721a3== 00d721a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =00ca26a3
expected =00ca26a3
actual instruction=00ca26a3
00ca26a3== 00ca26a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00ca26a3== 00ca26a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 12  actual : 12</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01ce2523
expected =01ce2523
actual instruction=01ce2523
01ce2523== 01ce2523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01ce2523== 01ce2523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 38</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 28  actual : 28</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =00d22823
expected =00d22823
actual instruction=00d22823
00d22823== 00d22823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d22823== 00d22823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =0179a7a3
expected =0179a7a3
actual instruction=0179a7a3
0179a7a3== 0179a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0179a7a3== 0179a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =00b8a7a3
expected =00b8a7a3
actual instruction=00b8a7a3
00b8a7a3== 00b8a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00b8a7a3== 00b8a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =00dda723
expected =00dda723
actual instruction=00dda723
00dda723== 00dda723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00dda723== 00dda723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 41</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00a52123
expected =00a52123
actual instruction=00a52123
00a52123== 00a52123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00a52123== 00a52123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =012f2123
expected =012f2123
actual instruction=012f2123
012f2123== 012f2123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

012f2123== 012f2123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =01b4a3a3
expected =01b4a3a3
actual instruction=01b4a3a3
01b4a3a3== 01b4a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01b4a3a3== 01b4a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =0090a3a3
expected =0090a3a3
actual instruction=0090a3a3
0090a3a3== 0090a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0090a3a3== 0090a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 8</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =0046a023
expected =0046a023
actual instruction=0046a023
0046a023== 0046a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0046a023== 0046a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 13</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00e9a623
expected =00e9a623
actual instruction=00e9a623
00e9a623== 00e9a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00e9a623== 00e9a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =00972223
expected =00972223
actual instruction=00972223
00972223== 00972223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00972223== 00972223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =015ca4a3
expected =015ca4a3
actual instruction=015ca4a3
015ca4a3== 015ca4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

015ca4a3== 015ca4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =008721a3
expected =008721a3
actual instruction=008721a3
008721a3== 008721a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

008721a3== 008721a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =01cca323
expected =01cca323
actual instruction=01cca323
01cca323== 01cca323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01cca323== 01cca323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 28  actual : 28</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =017da1a3
expected =017da1a3
actual instruction=017da1a3
017da1a3== 017da1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

017da1a3== 017da1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =0117a0a3
expected =0117a0a3
actual instruction=0117a0a3
0117a0a3== 0117a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0117a0a3== 0117a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =003620a3
expected =003620a3
actual instruction=003620a3
003620a3== 003620a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003620a3== 003620a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 13</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =00b32723
expected =00b32723
actual instruction=00b32723
00b32723== 00b32723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00b32723== 00b32723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =0062a5a3
expected =0062a5a3
actual instruction=0062a5a3
0062a5a3== 0062a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0062a5a3== 0062a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =01d0a323
expected =01d0a323
actual instruction=01d0a323
01d0a323== 01d0a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01d0a323== 01d0a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 7</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =0093a6a3
expected =0093a6a3
actual instruction=0093a6a3
0093a6a3== 0093a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0093a6a3== 0093a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =00332723
expected =00332723
actual instruction=00332723
00332723== 00332723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00332723== 00332723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =00ae23a3
expected =00ae23a3
actual instruction=00ae23a3
00ae23a3== 00ae23a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00ae23a3== 00ae23a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 35</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =001ca6a3
expected =001ca6a3
actual instruction=001ca6a3
001ca6a3== 001ca6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

001ca6a3== 001ca6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 38</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =0150a123
expected =0150a123
actual instruction=0150a123
0150a123== 0150a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0150a123== 0150a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 3</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =0095a1a3
expected =0095a1a3
actual instruction=0095a1a3
0095a1a3== 0095a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0095a1a3== 0095a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 14</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =019fa823
expected =019fa823
actual instruction=019fa823
019fa823== 019fa823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

019fa823== 019fa823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 47</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =019fa823
expected =019fa823
actual instruction=019fa823
019fa823== 019fa823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

019fa823== 019fa823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 47</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =01b827a3
expected =01b827a3
actual instruction=01b827a3
01b827a3== 01b827a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01b827a3== 01b827a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =01c52823
expected =01c52823
actual instruction=01c52823
01c52823== 01c52823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01c52823== 01c52823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 28  actual : 28</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =01c4a1a3
expected =01c4a1a3
actual instruction=01c4a1a3
01c4a1a3== 01c4a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01c4a1a3== 01c4a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 28  actual : 28</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =01062423
expected =01062423
actual instruction=01062423
01062423== 01062423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01062423== 01062423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =0096a023
expected =0096a023
actual instruction=0096a023
0096a023== 0096a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0096a023== 0096a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 13</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =00152423
expected =00152423
actual instruction=00152423
00152423== 00152423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00152423== 00152423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =0140a3a3
expected =0140a3a3
actual instruction=0140a3a3
0140a3a3== 0140a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0140a3a3== 0140a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 8</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =014a2723
expected =014a2723
actual instruction=014a2723
014a2723== 014a2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

014a2723== 014a2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =01b52223
expected =01b52223
actual instruction=01b52223
01b52223== 01b52223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01b52223== 01b52223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 14</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =01fba7a3
expected =01fba7a3
actual instruction=01fba7a3
01fba7a3== 01fba7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01fba7a3== 01fba7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 38</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =0177a4a3
expected =0177a4a3
actual instruction=0177a4a3
0177a4a3== 0177a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0177a4a3== 0177a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =0129a7a3
expected =0129a7a3
actual instruction=0129a7a3
0129a7a3== 0129a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0129a7a3== 0129a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =016ca523
expected =016ca523
actual instruction=016ca523
016ca523== 016ca523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

016ca523== 016ca523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 35</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =018f23a3
expected =018f23a3
actual instruction=018f23a3
018f23a3== 018f23a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

018f23a3== 018f23a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 37</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =008d22a3
expected =008d22a3
actual instruction=008d22a3
008d22a3== 008d22a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

008d22a3== 008d22a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =01b227a3
expected =01b227a3
actual instruction=01b227a3
01b227a3== 01b227a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01b227a3== 01b227a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 19</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =012da1a3
expected =012da1a3
actual instruction=012da1a3
012da1a3== 012da1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

012da1a3== 012da1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00ee2023
expected =00ee2023
actual instruction=00ee2023
00ee2023== 00ee2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00ee2023== 00ee2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =0043a323
expected =0043a323
actual instruction=0043a323
0043a323== 0043a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0043a323== 0043a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 13</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =00f4a223
expected =00f4a223
actual instruction=00f4a223
00f4a223== 00f4a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f4a223== 00f4a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 13</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =0140a123
expected =0140a123
actual instruction=0140a123
0140a123== 0140a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0140a123== 0140a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 3</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =00762723
expected =00762723
actual instruction=00762723
00762723== 00762723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00762723== 00762723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 7  actual : 7</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =016e25a3
expected =016e25a3
actual instruction=016e25a3
016e25a3== 016e25a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

016e25a3== 016e25a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 39</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =00fb2823
expected =00fb2823
actual instruction=00fb2823
00fb2823== 00fb2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00fb2823== 00fb2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 38</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =00e9a723
expected =00e9a723
actual instruction=00e9a723
00e9a723== 00e9a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00e9a723== 00e9a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =004ba5a3
expected =004ba5a3
actual instruction=004ba5a3
004ba5a3== 004ba5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

004ba5a3== 004ba5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01a92523
expected =01a92523
actual instruction=01a92523
01a92523== 01a92523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a92523== 01a92523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =011624a3
expected =011624a3
actual instruction=011624a3
011624a3== 011624a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

011624a3== 011624a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =005d26a3
expected =005d26a3
actual instruction=005d26a3
005d26a3== 005d26a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

005d26a3== 005d26a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 39</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =001ba1a3
expected =001ba1a3
actual instruction=001ba1a3
001ba1a3== 001ba1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

001ba1a3== 001ba1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =01af27a3
expected =01af27a3
actual instruction=01af27a3
01af27a3== 01af27a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01af27a3== 01af27a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 45</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =0198a6a3
expected =0198a6a3
actual instruction=0198a6a3
0198a6a3== 0198a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0198a6a3== 0198a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =0199a723
expected =0199a723
actual instruction=0199a723
0199a723== 0199a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0199a723== 0199a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =008fa123
expected =008fa123
actual instruction=008fa123
008fa123== 008fa123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

008fa123== 008fa123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =0123a4a3
expected =0123a4a3
actual instruction=0123a4a3
0123a4a3== 0123a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0123a4a3== 0123a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =008524a3
expected =008524a3
actual instruction=008524a3
008524a3== 008524a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

008524a3== 008524a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 19</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =0031a1a3
expected =0031a1a3
actual instruction=0031a1a3
0031a1a3== 0031a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0031a1a3== 0031a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 6</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =01a7a7a3
expected =01a7a7a3
actual instruction=01a7a7a3
01a7a7a3== 01a7a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a7a7a3== 01a7a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =01e52823
expected =01e52823
actual instruction=01e52823
01e52823== 01e52823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01e52823== 01e52823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 30  actual : 30</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =016b2223
expected =016b2223
actual instruction=016b2223
016b2223== 016b2223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

016b2223== 016b2223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =01f82823
expected =01f82823
actual instruction=01f82823
01f82823== 01f82823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01f82823== 01f82823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =005aa323
expected =005aa323
actual instruction=005aa323
005aa323== 005aa323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

005aa323== 005aa323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =015e2623
expected =015e2623
actual instruction=015e2623
015e2623== 015e2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

015e2623== 015e2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 40</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =007aa0a3
expected =007aa0a3
actual instruction=007aa0a3
007aa0a3== 007aa0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

007aa0a3== 007aa0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 7  actual : 7</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =012422a3
expected =012422a3
actual instruction=012422a3
012422a3== 012422a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

012422a3== 012422a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 13</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =001da123
expected =001da123
actual instruction=001da123
001da123== 001da123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

001da123== 001da123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 29</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =009f27a3
expected =009f27a3
actual instruction=009f27a3
009f27a3== 009f27a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

009f27a3== 009f27a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 45</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01152723
expected =01152723
actual instruction=01152723
01152723== 01152723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01152723== 01152723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =01f6a2a3
expected =01f6a2a3
actual instruction=01f6a2a3
01f6a2a3== 01f6a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01f6a2a3== 01f6a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =018320a3
expected =018320a3
actual instruction=018320a3
018320a3== 018320a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

018320a3== 018320a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 7</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00682623
expected =00682623
actual instruction=00682623
00682623== 00682623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00682623== 00682623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01542723
expected =01542723
actual instruction=01542723
01542723== 01542723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01542723== 01542723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =0144a323
expected =0144a323
actual instruction=0144a323
0144a323== 0144a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0144a323== 0144a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =008fa4a3
expected =008fa4a3
actual instruction=008fa4a3
008fa4a3== 008fa4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

008fa4a3== 008fa4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 40</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =01fda4a3
expected =01fda4a3
actual instruction=01fda4a3
01fda4a3== 01fda4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01fda4a3== 01fda4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 36</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =00cba0a3
expected =00cba0a3
actual instruction=00cba0a3
00cba0a3== 00cba0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00cba0a3== 00cba0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 12  actual : 12</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =0036a723
expected =0036a723
actual instruction=0036a723
0036a723== 0036a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0036a723== 0036a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =0083a423
expected =0083a423
actual instruction=0083a423
0083a423== 0083a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0083a423== 0083a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =0189a0a3
expected =0189a0a3
actual instruction=0189a0a3
0189a0a3== 0189a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0189a0a3== 0189a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =008ca2a3
expected =008ca2a3
actual instruction=008ca2a3
008ca2a3== 008ca2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

008ca2a3== 008ca2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =007421a3
expected =007421a3
actual instruction=007421a3
007421a3== 007421a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

007421a3== 007421a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 7  actual : 7</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00142623
expected =00142623
actual instruction=00142623
00142623== 00142623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00142623== 00142623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =0040a6a3
expected =0040a6a3
actual instruction=0040a6a3
0040a6a3== 0040a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0040a6a3== 0040a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 14</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =00582423
expected =00582423
actual instruction=00582423
00582423== 00582423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00582423== 00582423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =0084a5a3
expected =0084a5a3
actual instruction=0084a5a3
0084a5a3== 0084a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0084a5a3== 0084a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =010f2523
expected =010f2523
actual instruction=010f2523
010f2523== 010f2523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

010f2523== 010f2523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 40</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =0020a223
expected =0020a223
actual instruction=0020a223
0020a223== 0020a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0020a223== 0020a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 5</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =01b426a3
expected =01b426a3
actual instruction=01b426a3
01b426a3== 01b426a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01b426a3== 01b426a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =005d2423
expected =005d2423
actual instruction=005d2423
005d2423== 005d2423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

005d2423== 005d2423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =01a22623
expected =01a22623
actual instruction=01a22623
01a22623== 01a22623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a22623== 01a22623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =01bd24a3
expected =01bd24a3
actual instruction=01bd24a3
01bd24a3== 01bd24a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01bd24a3== 01bd24a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 35</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =005522a3
expected =005522a3
actual instruction=005522a3
005522a3== 005522a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

005522a3== 005522a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =001924a3
expected =001924a3
actual instruction=001924a3
001924a3== 001924a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

001924a3== 001924a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =00e620a3
expected =00e620a3
actual instruction=00e620a3
00e620a3== 00e620a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00e620a3== 00e620a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 13</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =00a22823
expected =00a22823
actual instruction=00a22823
00a22823== 00a22823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00a22823== 00a22823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =01f923a3
expected =01f923a3
actual instruction=01f923a3
01f923a3== 01f923a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01f923a3== 01f923a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =004aa7a3
expected =004aa7a3
actual instruction=004aa7a3
004aa7a3== 004aa7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

004aa7a3== 004aa7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 36</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =0107a4a3
expected =0107a4a3
actual instruction=0107a4a3
0107a4a3== 0107a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0107a4a3== 0107a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0156a623
expected =0156a623
actual instruction=0156a623
0156a623== 0156a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0156a623== 0156a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =01842323
expected =01842323
actual instruction=01842323
01842323== 01842323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01842323== 01842323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 14</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01292723
expected =01292723
actual instruction=01292723
01292723== 01292723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01292723== 01292723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =0102a523
expected =0102a523
actual instruction=0102a523
0102a523== 0102a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0102a523== 0102a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00ada023
expected =00ada023
actual instruction=00ada023
00ada023== 00ada023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00ada023== 00ada023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =007ea6a3
expected =007ea6a3
actual instruction=007ea6a3
007ea6a3== 007ea6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

007ea6a3== 007ea6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 42</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 7  actual : 7</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =008a2123
expected =008a2123
actual instruction=008a2123
008a2123== 008a2123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

008a2123== 008a2123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =00d1a1a3
expected =00d1a1a3
actual instruction=00d1a1a3
00d1a1a3== 00d1a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d1a1a3== 00d1a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 6</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =017c27a3
expected =017c27a3
actual instruction=017c27a3
017c27a3== 017c27a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

017c27a3== 017c27a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 39</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =01d9a2a3
expected =01d9a2a3
actual instruction=01d9a2a3
01d9a2a3== 01d9a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01d9a2a3== 01d9a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00182123
expected =00182123
actual instruction=00182123
00182123== 00182123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00182123== 00182123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =00a7a5a3
expected =00a7a5a3
actual instruction=00a7a5a3
00a7a5a3== 00a7a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00a7a5a3== 00a7a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =014da123
expected =014da123
actual instruction=014da123
014da123== 014da123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

014da123== 014da123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 29</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =019fa823
expected =019fa823
actual instruction=019fa823
019fa823== 019fa823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

019fa823== 019fa823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 47</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =00f62523
expected =00f62523
actual instruction=00f62523
00f62523== 00f62523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f62523== 00f62523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =00e92523
expected =00e92523
actual instruction=00e92523
00e92523== 00e92523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00e92523== 00e92523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =00f62323
expected =00f62323
actual instruction=00f62323
00f62323== 00f62323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f62323== 00f62323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =0055a1a3
expected =0055a1a3
actual instruction=0055a1a3
0055a1a3== 0055a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0055a1a3== 0055a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 14</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =0050a723
expected =0050a723
actual instruction=0050a723
0050a723== 0050a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0050a723== 0050a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =00f8a3a3
expected =00f8a3a3
actual instruction=00f8a3a3
00f8a3a3== 00f8a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f8a3a3== 00f8a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00ef2623
expected =00ef2623
actual instruction=00ef2623
00ef2623== 00ef2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00ef2623== 00ef2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 42</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =01f320a3
expected =01f320a3
actual instruction=01f320a3
01f320a3== 01f320a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01f320a3== 01f320a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 7</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00692623
expected =00692623
actual instruction=00692623
00692623== 00692623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00692623== 00692623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =01bca6a3
expected =01bca6a3
actual instruction=01bca6a3
01bca6a3== 01bca6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01bca6a3== 01bca6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 38</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =00d822a3
expected =00d822a3
actual instruction=00d822a3
00d822a3== 00d822a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d822a3== 00d822a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01ae2723
expected =01ae2723
actual instruction=01ae2723
01ae2723== 01ae2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01ae2723== 01ae2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 42</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =01d3a2a3
expected =01d3a2a3
actual instruction=01d3a2a3
01d3a2a3== 01d3a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01d3a2a3== 01d3a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =0165a323
expected =0165a323
actual instruction=0165a323
0165a323== 0165a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0165a323== 0165a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =00f12323
expected =00f12323
actual instruction=00f12323
00f12323== 00f12323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f12323== 00f12323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 8</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0199a623
expected =0199a623
actual instruction=0199a623
0199a623== 0199a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0199a623== 0199a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =01e923a3
expected =01e923a3
actual instruction=01e923a3
01e923a3== 01e923a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01e923a3== 01e923a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 30  actual : 30</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =0124a823
expected =0124a823
actual instruction=0124a823
0124a823== 0124a823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0124a823== 0124a823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =01e727a3
expected =01e727a3
actual instruction=01e727a3
01e727a3== 01e727a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01e727a3== 01e727a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 29</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 30  actual : 30</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =00d422a3
expected =00d422a3
actual instruction=00d422a3
00d422a3== 00d422a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d422a3== 00d422a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 13</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =009c2323
expected =009c2323
actual instruction=009c2323
009c2323== 009c2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

009c2323== 009c2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =00caa523
expected =00caa523
actual instruction=00caa523
00caa523== 00caa523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00caa523== 00caa523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 12  actual : 12</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =0199a7a3
expected =0199a7a3
actual instruction=0199a7a3
0199a7a3== 0199a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0199a7a3== 0199a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00ac2623
expected =00ac2623
actual instruction=00ac2623
00ac2623== 00ac2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00ac2623== 00ac2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 36</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =00272523
expected =00272523
actual instruction=00272523
00272523== 00272523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00272523== 00272523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00482023
expected =00482023
actual instruction=00482023
00482023== 00482023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00482023== 00482023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00722023
expected =00722023
actual instruction=00722023
00722023== 00722023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00722023== 00722023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 4</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 7  actual : 7</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01f2a523
expected =01f2a523
actual instruction=01f2a523
01f2a523== 01f2a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01f2a523== 01f2a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =00bd2223
expected =00bd2223
actual instruction=00bd2223
00bd2223== 00bd2223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00bd2223== 00bd2223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =00faa6a3
expected =00faa6a3
actual instruction=00faa6a3
00faa6a3== 00faa6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00faa6a3== 00faa6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =01052023
expected =01052023
actual instruction=01052023
01052023== 01052023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01052023== 01052023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 10</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =00a927a3
expected =00a927a3
actual instruction=00a927a3
00a927a3== 00a927a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00a927a3== 00a927a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =00f7a523
expected =00f7a523
actual instruction=00f7a523
00f7a523== 00f7a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f7a523== 00f7a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =00e62323
expected =00e62323
actual instruction=00e62323
00e62323== 00e62323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00e62323== 00e62323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =01b62623
expected =01b62623
actual instruction=01b62623
01b62623== 01b62623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01b62623== 01b62623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =01e2a623
expected =01e2a623
actual instruction=01e2a623
01e2a623== 01e2a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01e2a623== 01e2a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 30  actual : 30</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01b82723
expected =01b82723
actual instruction=01b82723
01b82723== 01b82723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01b82723== 01b82723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =001a21a3
expected =001a21a3
actual instruction=001a21a3
001a21a3== 001a21a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

001a21a3== 001a21a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 23</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00f62123
expected =00f62123
actual instruction=00f62123
00f62123== 00f62123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f62123== 00f62123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 14</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =0163a123
expected =0163a123
actual instruction=0163a123
0163a123== 0163a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0163a123== 0163a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 9</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =0149a5a3
expected =0149a5a3
actual instruction=0149a5a3
0149a5a3== 0149a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0149a5a3== 0149a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =00d5a5a3
expected =00d5a5a3
actual instruction=00d5a5a3
00d5a5a3== 00d5a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d5a5a3== 00d5a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =003ea2a3
expected =003ea2a3
actual instruction=003ea2a3
003ea2a3== 003ea2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003ea2a3== 003ea2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =002a2123
expected =002a2123
actual instruction=002a2123
002a2123== 002a2123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

002a2123== 002a2123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =010b25a3
expected =010b25a3
actual instruction=010b25a3
010b25a3== 010b25a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

010b25a3== 010b25a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =00f323a3
expected =00f323a3
actual instruction=00f323a3
00f323a3== 00f323a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f323a3== 00f323a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 13</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =003825a3
expected =003825a3
actual instruction=003825a3
003825a3== 003825a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003825a3== 003825a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =018a20a3
expected =018a20a3
actual instruction=018a20a3
018a20a3== 018a20a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

018a20a3== 018a20a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:44 
		values :[16,23]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =016f2723
expected =016f2723
actual instruction=016f2723
016f2723== 016f2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

016f2723== 016f2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 44</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =00dfa323
expected =00dfa323
actual instruction=00dfa323
00dfa323== 00dfa323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00dfa323== 00dfa323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 37</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =01672623
expected =01672623
actual instruction=01672623
01672623== 01672623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01672623== 01672623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =00bca4a3
expected =00bca4a3
actual instruction=00bca4a3
00bca4a3== 00bca4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00bca4a3== 00bca4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00992623
expected =00992623
actual instruction=00992623
00992623== 00992623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00992623== 00992623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:18 
		values :[27,14]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01522723
expected =01522723
actual instruction=01522723
01522723== 01522723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01522723== 01522723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =00442723
expected =00442723
actual instruction=00442723
00442723== 00442723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00442723== 00442723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =01d1a1a3
expected =01d1a1a3
actual instruction=01d1a1a3
01d1a1a3== 01d1a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01d1a1a3== 01d1a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 6</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =00dda7a3
expected =00dda7a3
actual instruction=00dda7a3
00dda7a3== 00dda7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00dda7a3== 00dda7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 42</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00622623
expected =00622623
actual instruction=00622623
00622623== 00622623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00622623== 00622623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =0045a4a3
expected =0045a4a3
actual instruction=0045a4a3
0045a4a3== 0045a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0045a4a3== 0045a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =014c2823
expected =014c2823
actual instruction=014c2823
014c2823== 014c2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

014c2823== 014c2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 40</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01a32523
expected =01a32523
actual instruction=01a32523
01a32523== 01a32523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a32523== 01a32523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:11 
		values :[1,7]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =01c5a023
expected =01c5a023
actual instruction=01c5a023
01c5a023== 01c5a023

is actual and predicted are same : True

01c5a023== 01c5a023

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =00d72423
expected =00d72423
actual instruction=00d72423
00d72423== 00d72423

is actual and predicted are same : True

00d72423== 00d72423

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =00b2a1a3
expected =00b2a1a3
actual instruction=00b2a1a3
00b2a1a3== 00b2a1a3

is actual and predicted are same : True

00b2a1a3== 00b2a1a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =016aa823
expected =016aa823
actual instruction=016aa823
016aa823== 016aa823

is actual and predicted are same : True

016aa823== 016aa823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =00cda223
expected =00cda223
actual instruction=00cda223
00cda223== 00cda223

is actual and predicted are same : True

00cda223== 00cda223

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =00c521a3
expected =00c521a3
actual instruction=00c521a3
00c521a3== 00c521a3

is actual and predicted are same : True

00c521a3== 00c521a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00652123
expected =00652123
actual instruction=00652123
00652123== 00652123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00652123== 00652123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00dea023
expected =00dea023
actual instruction=00dea023
00dea023== 00dea023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00dea023== 00dea023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 29</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00b0a123
expected =00b0a123
actual instruction=00b0a123
00b0a123== 00b0a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00b0a123== 00b0a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 3</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =00322823
expected =00322823
actual instruction=00322823
00322823== 00322823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00322823== 00322823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00f9a023
expected =00f9a023
actual instruction=00f9a023
00f9a023== 00f9a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f9a023== 00f9a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 19</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =01e7a5a3
expected =01e7a5a3
actual instruction=01e7a5a3
01e7a5a3== 01e7a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01e7a5a3== 01e7a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 30  actual : 30</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =00c4a723
expected =00c4a723
actual instruction=00c4a723
00c4a723== 00c4a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00c4a723== 00c4a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 23</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 12  actual : 12</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =01aca0a3
expected =01aca0a3
actual instruction=01aca0a3
01aca0a3== 01aca0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01aca0a3== 01aca0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =01bd2623
expected =01bd2623
actual instruction=01bd2623
01bd2623== 01bd2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01bd2623== 01bd2623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 38</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =0150a5a3
expected =0150a5a3
actual instruction=0150a5a3
0150a5a3== 0150a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0150a5a3== 0150a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0169a623
expected =0169a623
actual instruction=0169a623
0169a623== 0169a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0169a623== 0169a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =0089a423
expected =0089a423
actual instruction=0089a423
0089a423== 0089a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0089a423== 0089a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =01122123
expected =01122123
actual instruction=01122123
01122123== 01122123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01122123== 01122123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 6</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =0028a023
expected =0028a023
actual instruction=0028a023
0028a023== 0028a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0028a023== 0028a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =0048a6a3
expected =0048a6a3
actual instruction=0048a6a3
0048a6a3== 0048a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[4,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0048a6a3== 0048a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[4,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =01dfa423
expected =01dfa423
actual instruction=01dfa423
01dfa423== 01dfa423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[4,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01dfa423== 01dfa423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:17 
		values :[4,2]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 39</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =01a7a123
expected =01a7a123
actual instruction=01a7a123
01a7a123== 01a7a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a7a123== 01a7a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =00e9a1a3
expected =00e9a1a3
actual instruction=00e9a1a3
00e9a1a3== 00e9a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00e9a1a3== 00e9a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =01292623
expected =01292623
actual instruction=01292623
01292623== 01292623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01292623== 01292623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =016b21a3
expected =016b21a3
actual instruction=016b21a3
016b21a3== 016b21a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

016b21a3== 016b21a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =00f8a3a3
expected =00f8a3a3
actual instruction=00f8a3a3
00f8a3a3== 00f8a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f8a3a3== 00f8a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =0180a5a3
expected =0180a5a3
actual instruction=0180a5a3
0180a5a3== 0180a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0180a5a3== 0180a5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =00eea423
expected =00eea423
actual instruction=00eea423
00eea423== 00eea423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00eea423== 00eea423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 37</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =0045a523
expected =0045a523
actual instruction=0045a523
0045a523== 0045a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0045a523== 0045a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =01722323
expected =01722323
actual instruction=01722323
01722323== 01722323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01722323== 01722323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 10</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =01d720a3
expected =01d720a3
actual instruction=01d720a3
01d720a3== 01d720a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01d720a3== 01d720a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =0020a6a3
expected =0020a6a3
actual instruction=0020a6a3
0020a6a3== 0020a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0020a6a3== 0020a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 14</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =00732223
expected =00732223
actual instruction=00732223
00732223== 00732223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00732223== 00732223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 10</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 7  actual : 7</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =01ca2823
expected =01ca2823
actual instruction=01ca2823
01ca2823== 01ca2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01ca2823== 01ca2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 36</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 28  actual : 28</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00692023
expected =00692023
actual instruction=00692023
00692023== 00692023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00692023== 00692023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =019da5a3
expected =019da5a3
actual instruction=019da5a3
019da5a3== 019da5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

019da5a3== 019da5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 38</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =00b120a3
expected =00b120a3
actual instruction=00b120a3
00b120a3== 00b120a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00b120a3== 00b120a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 3</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =0057a6a3
expected =0057a6a3
actual instruction=0057a6a3
0057a6a3== 0057a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0057a6a3== 0057a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =00faa0a3
expected =00faa0a3
actual instruction=00faa0a3
00faa0a3== 00faa0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00faa0a3== 00faa0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =0056a3a3
expected =0056a3a3
actual instruction=0056a3a3
0056a3a3== 0056a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0056a3a3== 0056a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =015c2523
expected =015c2523
actual instruction=015c2523
015c2523== 015c2523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

015c2523== 015c2523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =014820a3
expected =014820a3
actual instruction=014820a3
014820a3== 014820a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

014820a3== 014820a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =01812123
expected =01812123
actual instruction=01812123
01812123== 01812123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01812123== 01812123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 4</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =00d6a1a3
expected =00d6a1a3
actual instruction=00d6a1a3
00d6a1a3== 00d6a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d6a1a3== 00d6a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =003820a3
expected =003820a3
actual instruction=003820a3
003820a3== 003820a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003820a3== 003820a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =01c22823
expected =01c22823
actual instruction=01c22823
01c22823== 01c22823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01c22823== 01c22823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 28  actual : 28</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0021a623
expected =0021a623
actual instruction=0021a623
0021a623== 0021a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0021a623== 0021a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =00fba723
expected =00fba723
actual instruction=00fba723
00fba723== 00fba723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00fba723== 00fba723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 37</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =00fb2823
expected =00fb2823
actual instruction=00fb2823
00fb2823== 00fb2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00fb2823== 00fb2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 38</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =0106a123
expected =0106a123
actual instruction=0106a123
0106a123== 0106a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0106a123== 0106a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =014c2323
expected =014c2323
actual instruction=014c2323
014c2323== 014c2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

014c2323== 014c2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =012ba323
expected =012ba323
actual instruction=012ba323
012ba323== 012ba323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

012ba323== 012ba323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 29</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =005ba6a3
expected =005ba6a3
actual instruction=005ba6a3
005ba6a3== 005ba6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

005ba6a3== 005ba6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 36</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =006ea0a3
expected =006ea0a3
actual instruction=006ea0a3
006ea0a3== 006ea0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

006ea0a3== 006ea0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =0100a2a3
expected =0100a2a3
actual instruction=0100a2a3
0100a2a3== 0100a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0100a2a3== 0100a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 6</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =017ba5a3
expected =017ba5a3
actual instruction=017ba5a3
017ba5a3== 017ba5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

017ba5a3== 017ba5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =0183a0a3
expected =0183a0a3
actual instruction=0183a0a3
0183a0a3== 0183a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0183a0a3== 0183a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 8</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =01b32023
expected =01b32023
actual instruction=01b32023
01b32023== 01b32023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01b32023== 01b32023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:31 
		values :[8,22]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 6</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =016a25a3
expected =016a25a3
actual instruction=016a25a3
016a25a3== 016a25a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

016a25a3== 016a25a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =0149a123
expected =0149a123
actual instruction=0149a123
0149a123== 0149a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0149a123== 0149a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =01e82223
expected =01e82223
actual instruction=01e82223
01e82223== 01e82223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01e82223== 01e82223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 30  actual : 30</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =0105a723
expected =0105a723
actual instruction=0105a723
0105a723== 0105a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0105a723== 0105a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =0091a023
expected =0091a023
actual instruction=0091a023
0091a023== 0091a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0091a023== 0091a023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 3</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =001825a3
expected =001825a3
actual instruction=001825a3
001825a3== 001825a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

001825a3== 001825a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =0185a2a3
expected =0185a2a3
actual instruction=0185a2a3
0185a2a3== 0185a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0185a2a3== 0185a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:13 
		values :[6,12]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =009620a3
expected =009620a3
actual instruction=009620a3
009620a3== 009620a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

009620a3== 009620a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 13</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =018d2423
expected =018d2423
actual instruction=018d2423
018d2423== 018d2423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

018d2423== 018d2423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =01bd2223
expected =01bd2223
actual instruction=01bd2223
01bd2223== 01bd2223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01bd2223== 01bd2223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =0106a323
expected =0106a323
actual instruction=0106a323
0106a323== 0106a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0106a323== 0106a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 19</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =013e2023
expected =013e2023
actual instruction=013e2023
013e2023== 013e2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

013e2023== 013e2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =010fa023
expected =010fa023
actual instruction=010fa023
010fa023== 010fa023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

010fa023== 010fa023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =010527a3
expected =010527a3
actual instruction=010527a3
010527a3== 010527a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

010527a3== 010527a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =013aa2a3
expected =013aa2a3
actual instruction=013aa2a3
013aa2a3== 013aa2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

013aa2a3== 013aa2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =01d72423
expected =01d72423
actual instruction=01d72423
01d72423== 01d72423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01d72423== 01d72423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =0073a723
expected =0073a723
actual instruction=0073a723
0073a723== 0073a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0073a723== 0073a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 21</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 7  actual : 7</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =0083a523
expected =0083a523
actual instruction=0083a523
0083a523== 0083a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0083a523== 0083a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =00daa0a3
expected =00daa0a3
actual instruction=00daa0a3
00daa0a3== 00daa0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00daa0a3== 00daa0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =00cfa0a3
expected =00cfa0a3
actual instruction=00cfa0a3
00cfa0a3== 00cfa0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00cfa0a3== 00cfa0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 12  actual : 12</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =005f27a3
expected =005f27a3
actual instruction=005f27a3
005f27a3== 005f27a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

005f27a3== 005f27a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 45</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0181a623
expected =0181a623
actual instruction=0181a623
0181a623== 0181a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0181a623== 0181a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =01852823
expected =01852823
actual instruction=01852823
01852823== 01852823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01852823== 01852823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 28      | 11100        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =01cea6a3
expected =01cea6a3
actual instruction=01cea6a3
01cea6a3== 01cea6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01cea6a3== 01cea6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 42</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 28  actual : 28</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01912723
expected =01912723
actual instruction=01912723
01912723== 01912723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01912723== 01912723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =016ca423
expected =016ca423
actual instruction=016ca423
016ca423== 016ca423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

016ca423== 016ca423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =01152323
expected =01152323
actual instruction=01152323
01152323== 01152323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01152323== 01152323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:29 
		values :[5,18]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =001e20a3
expected =001e20a3
actual instruction=001e20a3
001e20a3== 001e20a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

001e20a3== 001e20a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 29</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =012526a3
expected =012526a3
actual instruction=012526a3
012526a3== 012526a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

012526a3== 012526a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 23</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =0016a1a3
expected =0016a1a3
actual instruction=0016a1a3
0016a1a3== 0016a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0016a1a3== 0016a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =00d2a2a3
expected =00d2a2a3
actual instruction=00d2a2a3
00d2a2a3== 00d2a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d2a2a3== 00d2a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 10</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00f62623
expected =00f62623
actual instruction=00f62623
00f62623== 00f62623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f62623== 00f62623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =012626a3
expected =012626a3
actual instruction=012626a3
012626a3== 012626a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

012626a3== 012626a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =019a2423
expected =019a2423
actual instruction=019a2423
019a2423== 019a2423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

019a2423== 019a2423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =019820a3
expected =019820a3
actual instruction=019820a3
019820a3== 019820a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

019820a3== 019820a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =00baa0a3
expected =00baa0a3
actual instruction=00baa0a3
00baa0a3== 00baa0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00baa0a3== 00baa0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =01aaa5a3
expected =01aaa5a3
actual instruction=01aaa5a3
01aaa5a3== 01aaa5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[26,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01aaa5a3== 01aaa5a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[26,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =015ba3a3
expected =015ba3a3
actual instruction=015ba3a3
015ba3a3== 015ba3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[26,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

015ba3a3== 015ba3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:22 
		values :[26,11]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =01f8a2a3
expected =01f8a2a3
actual instruction=01f8a2a3
01f8a2a3== 01f8a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01f8a2a3== 01f8a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =01a2a223
expected =01a2a223
actual instruction=01a2a223
01a2a223== 01a2a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a2a223== 01a2a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 9</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =0088a123
expected =0088a123
actual instruction=0088a123
0088a123== 0088a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0088a123== 0088a123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 19</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =006ca3a3
expected =006ca3a3
actual instruction=006ca3a3
006ca3a3== 006ca3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

006ca3a3== 006ca3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =01b9a823
expected =01b9a823
actual instruction=01b9a823
01b9a823== 01b9a823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01b9a823== 01b9a823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 35</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 27  actual : 27</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =00242423
expected =00242423
actual instruction=00242423
00242423== 00242423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00242423== 00242423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =013da0a3
expected =013da0a3
actual instruction=013da0a3
013da0a3== 013da0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

013da0a3== 013da0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =017f2823
expected =017f2823
actual instruction=017f2823
017f2823== 017f2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

017f2823== 017f2823
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 46</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =0190a523
expected =0190a523
actual instruction=0190a523
0190a523== 0190a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0190a523== 0190a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =003a2323
expected =003a2323
actual instruction=003a2323
003a2323== 003a2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003a2323== 003a2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00f12123
expected =00f12123
actual instruction=00f12123
00f12123== 00f12123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f12123== 00f12123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 4</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =0011a423
expected =0011a423
actual instruction=0011a423
0011a423== 0011a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0011a423== 0011a423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 1  actual : 1</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =00e620a3
expected =00e620a3
actual instruction=00e620a3
00e620a3== 00e620a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00e620a3== 00e620a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 13</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =002b2723
expected =002b2723
actual instruction=002b2723
002b2723== 002b2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

002b2723== 002b2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 36</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =00ba27a3
expected =00ba27a3
actual instruction=00ba27a3
00ba27a3== 00ba27a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00ba27a3== 00ba27a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 35</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00eca023
expected =00eca023
actual instruction=00eca023
00eca023== 00eca023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00eca023== 00eca023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =0109a1a3
expected =0109a1a3
actual instruction=0109a1a3
0109a1a3== 0109a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0109a1a3== 0109a1a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 22</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =009226a3
expected =009226a3
actual instruction=009226a3
009226a3== 009226a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

009226a3== 009226a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =0097a6a3
expected =0097a6a3
actual instruction=0097a6a3
0097a6a3== 0097a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0097a6a3== 0097a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =0197a523
expected =0197a523
actual instruction=0197a523
0197a523== 0197a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0197a523== 0197a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =01392023
expected =01392023
actual instruction=01392023
01392023== 01392023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01392023== 01392023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =00722123
expected =00722123
actual instruction=00722123
00722123== 00722123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00722123== 00722123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 6</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 7  actual : 7</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00582023
expected =00582023
actual instruction=00582023
00582023== 00582023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00582023== 00582023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =01712023
expected =01712023
actual instruction=01712023
01712023== 01712023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01712023== 01712023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 2</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =0146a3a3
expected =0146a3a3
actual instruction=0146a3a3
0146a3a3== 0146a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0146a3a3== 0146a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =009f2023
expected =009f2023
actual instruction=009f2023
009f2023== 009f2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

009f2023== 009f2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 9  actual : 9</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =010ba223
expected =010ba223
actual instruction=010ba223
010ba223== 010ba223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

010ba223== 010ba223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =002e2223
expected =002e2223
actual instruction=002e2223
002e2223== 002e2223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

002e2223== 002e2223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =013f20a3
expected =013f20a3
actual instruction=013f20a3
013f20a3== 013f20a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

013f20a3== 013f20a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =01252023
expected =01252023
actual instruction=01252023
01252023== 01252023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01252023== 01252023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 10</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 18  actual : 18</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =003fa423
expected =003fa423
actual instruction=003fa423
003fa423== 003fa423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003fa423== 003fa423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 39</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =01d2a323
expected =01d2a323
actual instruction=01d2a323
01d2a323== 01d2a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01d2a323== 01d2a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =00552423
expected =00552423
actual instruction=00552423
00552423== 00552423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00552423== 00552423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:24 
		values :[18,15]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =014ba0a3
expected =014ba0a3
actual instruction=014ba0a3
014ba0a3== 014ba0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

014ba0a3== 014ba0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:28 
		values :[25,9]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 30      | 11110        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =01eb2323
expected =01eb2323
actual instruction=01eb2323
01eb2323== 01eb2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01eb2323== 01eb2323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 30  actual : 30</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =0146a323
expected =0146a323
actual instruction=0146a323
0146a323== 0146a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0146a323== 0146a323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 19</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =004223a3
expected =004223a3
actual instruction=004223a3
004223a3== 004223a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

004223a3== 004223a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 2       | 00010        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =002b20a3
expected =002b20a3
actual instruction=002b20a3
002b20a3== 002b20a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

002b20a3== 002b20a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 23</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 2  actual : 2</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =011a2023
expected =011a2023
actual instruction=011a2023
011a2023== 011a2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

011a2023== 011a2023
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =00daa3a3
expected =00daa3a3
actual instruction=00daa3a3
00daa3a3== 00daa3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00daa3a3== 00daa3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 28</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =0198a0a3
expected =0198a0a3
actual instruction=0198a0a3
0198a0a3== 0198a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0198a0a3== 0198a0a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 18</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 10      | 01010        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =00a520a3
expected =00a520a3
actual instruction=00a520a3
00a520a3== 00a520a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00a520a3== 00a520a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 10  actual : 10</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =018221a3
expected =018221a3
actual instruction=018221a3
018221a3== 018221a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

018221a3== 018221a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 7</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =019526a3
expected =019526a3
actual instruction=019526a3
019526a3== 019526a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

019526a3== 019526a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 23</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =019da2a3
expected =019da2a3
actual instruction=019da2a3
019da2a3== 019da2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

019da2a3== 019da2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01a52723
expected =01a52723
actual instruction=01a52723
01a52723== 01a52723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a52723== 01a52723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =0167a7a3
expected =0167a7a3
actual instruction=0167a7a3
0167a7a3== 0167a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0167a7a3== 0167a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 30</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 14      | 01110        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =00e521a3
expected =00e521a3
actual instruction=00e521a3
00e521a3== 00e521a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00e521a3== 00e521a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 13</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 14  actual : 14</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =007324a3
expected =007324a3
actual instruction=007324a3
007324a3== 007324a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

007324a3== 007324a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 7  actual : 7</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 9       | 01001        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =0034a2a3
expected =0034a2a3
actual instruction=0034a2a3
0034a2a3== 0034a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0034a2a3== 0034a2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 14</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 31      | 11111        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01f0a523
expected =01f0a523
actual instruction=01f0a523
01f0a523== 01f0a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01f0a523== 01f0a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 31  actual : 31</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =00792723
expected =00792723
actual instruction=00792723
00792723== 00792723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00792723== 00792723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 7  actual : 7</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =00f2a223
expected =00f2a223
actual instruction=00f2a223
00f2a223== 00f2a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f2a223== 00f2a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 9</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =017a23a3
expected =017a23a3
actual instruction=017a23a3
017a23a3== 017a23a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

017a23a3== 017a23a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 27</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =0110a523
expected =0110a523
actual instruction=0110a523
0110a523== 0110a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0110a523== 0110a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =00b32323
expected =00b32323
actual instruction=00b32323
00b32323== 00b32323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00b32323== 00b32323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 12</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =00b1a6a3
expected =00b1a6a3
actual instruction=00b1a6a3
00b1a6a3== 00b1a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00b1a6a3== 00b1a6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 11  actual : 11</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =00de2723
expected =00de2723
actual instruction=00de2723
00de2723== 00de2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00de2723== 00de2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 42</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 5       | 00101        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =005da2a3
expected =005da2a3
actual instruction=005da2a3
005da2a3== 005da2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

005da2a3== 005da2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 5  actual : 5</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =003aa723
expected =003aa723
actual instruction=003aa723
003aa723== 003aa723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003aa723== 003aa723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 35</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =018fa123
expected =018fa123
actual instruction=018fa123
018fa123== 018fa123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

018fa123== 018fa123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =007c2423
expected =007c2423
actual instruction=007c2423
007c2423== 007c2423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

007c2423== 007c2423
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 7  actual : 7</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =018a27a3
expected =018a27a3
actual instruction=018a27a3
018a27a3== 018a27a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

018a27a3== 018a27a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 35</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =00f3a3a3
expected =00f3a3a3
actual instruction=00f3a3a3
00f3a3a3== 00f3a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00f3a3a3== 00f3a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 14</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 15  actual : 15</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =0089a3a3
expected =0089a3a3
actual instruction=0089a3a3
0089a3a3== 0089a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0089a3a3== 0089a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =01df22a3
expected =01df22a3
actual instruction=01df22a3
01df22a3== 01df22a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01df22a3== 01df22a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 35</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 29  actual : 29</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =014da6a3
expected =014da6a3
actual instruction=014da6a3
014da6a3== 014da6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

014da6a3== 014da6a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 40</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 4       | 00100        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =004b2523
expected =004b2523
actual instruction=004b2523
004b2523== 004b2523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

004b2523== 004b2523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 32</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 4  actual : 4</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =0149a723
expected =0149a723
actual instruction=0149a723
0149a723== 0149a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0149a723== 0149a723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =016ea3a3
expected =016ea3a3
actual instruction=016ea3a3
016ea3a3== 016ea3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

016ea3a3== 016ea3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 36</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 22  actual : 22</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =010c2723
expected =010c2723
actual instruction=010c2723
010c2723== 010c2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

010c2723== 010c2723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 38</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 3       | 00011        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =003d24a3
expected =003d24a3
actual instruction=003d24a3
003d24a3== 003d24a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

003d24a3== 003d24a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 35</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 3  actual : 3</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =0190a3a3
expected =0190a3a3
actual instruction=0190a3a3
0190a3a3== 0190a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0190a3a3== 0190a3a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 8</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 25  actual : 25</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =008a2223
expected =008a2223
actual instruction=008a2223
008a2223== 008a2223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

008a2223== 008a2223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 24</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 8  actual : 8</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =013725a3
expected =013725a3
actual instruction=013725a3
013725a3== 013725a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

013725a3== 013725a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 25</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 21      | 10101        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =006aa2a3
expected =006aa2a3
actual instruction=006aa2a3
006aa2a3== 006aa2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

006aa2a3== 006aa2a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =018b20a3
expected =018b20a3
actual instruction=018b20a3
018b20a3== 018b20a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

018b20a3== 018b20a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 23</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =011d2523
expected =011d2523
actual instruction=011d2523
011d2523== 011d2523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

011d2523== 011d2523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 36</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00d42623
expected =00d42623
actual instruction=00d42623
00d42623== 00d42623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

00d42623== 00d42623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 13  actual : 13</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =010ea223
expected =010ea223
actual instruction=010ea223
010ea223== 010ea223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

010ea223== 010ea223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 33</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 6       | 00110        |
+---+--------+---------+--------------+
| 4 | rs2    | 24      | 11000        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =01832723
expected =01832723
actual instruction=01832723
01832723== 01832723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01832723== 01832723
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 24  actual : 24</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 8       | 01000        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =006421a3
expected =006421a3
actual instruction=006421a3
006421a3== 006421a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

006421a3== 006421a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 11</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 6  actual : 6</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =014c2123
expected =014c2123
actual instruction=014c2123
014c2123== 014c2123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

014c2123== 014c2123
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 23      | 10111        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =0173a4a3
expected =0173a4a3
actual instruction=0173a4a3
0173a4a3== 0173a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0173a4a3== 0173a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:34 
		values :[27,24]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 16</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 23  actual : 23</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =013c2523
expected =013c2523
actual instruction=013c2523
013c2523== 013c2523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

013c2523== 013c2523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 34</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 5       | 00101        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =0142a7a3
expected =0142a7a3
actual instruction=0142a7a3
0142a7a3== 0142a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0142a7a3== 0142a7a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 20</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 20  actual : 20</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 3       | 00011        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =0131a623
expected =0131a623
actual instruction=0131a623
0131a623== 0131a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0131a623== 0131a623
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 15</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 19  actual : 19</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 15      | 01111        |
+---+--------+---------+--------------+
| 4 | rs2    | 17      | 10001        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =0117a223
expected =0117a223
actual instruction=0117a223
0117a223== 0117a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0117a223== 0117a223
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 19</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 17  actual : 17</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =015ca323
expected =015ca323
actual instruction=015ca323
015ca323== 015ca323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

015ca323== 015ca323
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 31</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 21  actual : 21</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =0103a523
expected =0103a523
actual instruction=0103a523
0103a523== 0103a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

0103a523== 0103a523
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 17</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 16  actual : 16</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =01a8a4a3
expected =01a8a4a3
actual instruction=01a8a4a3
01a8a4a3== 01a8a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
instruction match : True
register match :True
data match :False

is actual and predicted are same : False

01a8a4a3== 01a8a4a3
<span style="filter: contrast(70%) brightness(190%);color:lime;">register missmatch ,type : Data_memory 
		address:21 
		values :[8,7]</span>
instruction match : True
register match :True
data match :False
<span style="filter: contrast(70%) brightness(190%);color:lime;">instruction address = 26</span>
<span style="filter: contrast(70%) brightness(190%);color:lime;">simulator : 26  actual : 26</span>

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 7       | 00111        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =007723a3
expected =007723a3
actual instruction=007723a3
007723a3== 007723a3

is actual and predicted are same : True

007723a3== 007723a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =01be2223
expected =01be2223
actual instruction=01be2223
01be2223== 01be2223

is actual and predicted are same : True

01be2223== 01be2223

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 12      | 01100        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =010624a3
expected =010624a3
actual instruction=010624a3
010624a3== 010624a3

is actual and predicted are same : True

010624a3== 010624a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 4       | 000000000100 |
+---+--------+---------+--------------+
 hexcode =006a2223
expected =006a2223
actual instruction=006a2223
006a2223== 006a2223

is actual and predicted are same : True

006a2223== 006a2223

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =0106a5a3
expected =0106a5a3
actual instruction=0106a5a3
0106a5a3== 0106a5a3

is actual and predicted are same : True

0106a5a3== 0106a5a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 23      | 10111        |
+---+--------+---------+--------------+
| 4 | rs2    | 18      | 10010        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =012ba023
expected =012ba023
actual instruction=012ba023
012ba023== 012ba023

is actual and predicted are same : True

012ba023== 012ba023

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 4       | 00100        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =016226a3
expected =016226a3
actual instruction=016226a3
016226a3== 016226a3

is actual and predicted are same : True

016226a3== 016226a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 7       | 00111        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 12      | 000000001100 |
+---+--------+---------+--------------+
 hexcode =00f3a623
expected =00f3a623
actual instruction=00f3a623
00f3a623== 00f3a623

is actual and predicted are same : True

00f3a623== 00f3a623

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 30      | 11110        |
+---+--------+---------+--------------+
| 4 | rs2    | 20      | 10100        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =014f2823
expected =014f2823
actual instruction=014f2823
014f2823== 014f2823

is actual and predicted are same : True

014f2823== 014f2823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 6       | 000000000110 |
+---+--------+---------+--------------+
 hexcode =010d2323
expected =010d2323
actual instruction=010d2323
010d2323== 010d2323

is actual and predicted are same : True

010d2323== 010d2323

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 22      | 10110        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =016b2723
expected =016b2723
actual instruction=016b2723
016b2723== 016b2723

is actual and predicted are same : True

016b2723== 016b2723

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =006da823
expected =006da823
actual instruction=006da823
006da823== 006da823

is actual and predicted are same : True

006da823== 006da823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 20      | 10100        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =010a2823
expected =010a2823
actual instruction=010a2823
010a2823== 010a2823

is actual and predicted are same : True

010a2823== 010a2823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =01dca123
expected =01dca123
actual instruction=01dca123
01dca123== 01dca123

is actual and predicted are same : True

01dca123== 01dca123

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 5       | 000000000101 |
+---+--------+---------+--------------+
 hexcode =0138a2a3
expected =0138a2a3
actual instruction=0138a2a3
0138a2a3== 0138a2a3

is actual and predicted are same : True

0138a2a3== 0138a2a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 2       | 000000000010 |
+---+--------+---------+--------------+
 hexcode =006ea123
expected =006ea123
actual instruction=006ea123
006ea123== 006ea123

is actual and predicted are same : True

006ea123== 006ea123

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =00972423
expected =00972423
actual instruction=00972423
00972423== 00972423

is actual and predicted are same : True

00972423== 00972423

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 24      | 11000        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =001c24a3
expected =001c24a3
actual instruction=001c24a3
001c24a3== 001c24a3

is actual and predicted are same : True

001c24a3== 001c24a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =0158a3a3
expected =0158a3a3
actual instruction=0158a3a3
0158a3a3== 0158a3a3

is actual and predicted are same : True

0158a3a3== 0158a3a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 2       | 00010        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =001120a3
expected =001120a3
actual instruction=001120a3
001120a3== 001120a3

is actual and predicted are same : True

001120a3== 001120a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 22      | 10110        |
+---+--------+---------+--------------+
| 4 | rs2    | 15      | 01111        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =00fb25a3
expected =00fb25a3
actual instruction=00fb25a3
00fb25a3== 00fb25a3

is actual and predicted are same : True

00fb25a3== 00fb25a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 11      | 01011        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =0135a423
expected =0135a423
actual instruction=0135a423
0135a423== 0135a423

is actual and predicted are same : True

0135a423== 0135a423

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 17      | 10001        |
+---+--------+---------+--------------+
| 4 | rs2    | 13      | 01101        |
+---+--------+---------+--------------+
| 5 | imm    | 13      | 000000001101 |
+---+--------+---------+--------------+
 hexcode =00d8a6a3
expected =00d8a6a3
actual instruction=00d8a6a3
00d8a6a3== 00d8a6a3

is actual and predicted are same : True

00d8a6a3== 00d8a6a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 28      | 11100        |
+---+--------+---------+--------------+
| 4 | rs2    | 11      | 01011        |
+---+--------+---------+--------------+
| 5 | imm    | 0       | 000000000000 |
+---+--------+---------+--------------+
 hexcode =00be2023
expected =00be2023
actual instruction=00be2023
00be2023== 00be2023

is actual and predicted are same : True

00be2023== 00be2023

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 21      | 10101        |
+---+--------+---------+--------------+
| 5 | imm    | 7       | 000000000111 |
+---+--------+---------+--------------+
 hexcode =015ca3a3
expected =015ca3a3
actual instruction=015ca3a3
015ca3a3== 015ca3a3

is actual and predicted are same : True

015ca3a3== 015ca3a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 1       | 00001        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =0010a5a3
expected =0010a5a3
actual instruction=0010a5a3
0010a5a3== 0010a5a3

is actual and predicted are same : True

0010a5a3== 0010a5a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 13      | 01101        |
+---+--------+---------+--------------+
| 4 | rs2    | 6       | 00110        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =0066a7a3
expected =0066a7a3
actual instruction=0066a7a3
0066a7a3== 0066a7a3

is actual and predicted are same : True

0066a7a3== 0066a7a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 27      | 11011        |
+---+--------+---------+--------------+
| 4 | rs2    | 1       | 00001        |
+---+--------+---------+--------------+
| 5 | imm    | 3       | 000000000011 |
+---+--------+---------+--------------+
 hexcode =001da1a3
expected =001da1a3
actual instruction=001da1a3
001da1a3== 001da1a3

is actual and predicted are same : True

001da1a3== 001da1a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 25      | 11001        |
+---+--------+---------+--------------+
| 4 | rs2    | 26      | 11010        |
+---+--------+---------+--------------+
| 5 | imm    | 15      | 000000001111 |
+---+--------+---------+--------------+
 hexcode =01aca7a3
expected =01aca7a3
actual instruction=01aca7a3
01aca7a3== 01aca7a3

is actual and predicted are same : True

01aca7a3== 01aca7a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 14      | 01110        |
+---+--------+---------+--------------+
| 4 | rs2    | 8       | 01000        |
+---+--------+---------+--------------+
| 5 | imm    | 9       | 000000001001 |
+---+--------+---------+--------------+
 hexcode =008724a3
expected =008724a3
actual instruction=008724a3
008724a3== 008724a3

is actual and predicted are same : True

008724a3== 008724a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 26      | 11010        |
+---+--------+---------+--------------+
| 4 | rs2    | 29      | 11101        |
+---+--------+---------+--------------+
| 5 | imm    | 16      | 000000010000 |
+---+--------+---------+--------------+
 hexcode =01dd2823
expected =01dd2823
actual instruction=01dd2823
01dd2823== 01dd2823

is actual and predicted are same : True

01dd2823== 01dd2823

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 10      | 01010        |
+---+--------+---------+--------------+
| 4 | rs2    | 9       | 01001        |
+---+--------+---------+--------------+
| 5 | imm    | 1       | 000000000001 |
+---+--------+---------+--------------+
 hexcode =009520a3
expected =009520a3
actual instruction=009520a3
009520a3== 009520a3

is actual and predicted are same : True

009520a3== 009520a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 29      | 11101        |
+---+--------+---------+--------------+
| 4 | rs2    | 12      | 01100        |
+---+--------+---------+--------------+
| 5 | imm    | 14      | 000000001110 |
+---+--------+---------+--------------+
 hexcode =00cea723
expected =00cea723
actual instruction=00cea723
00cea723== 00cea723

is actual and predicted are same : True

00cea723== 00cea723

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 18      | 10010        |
+---+--------+---------+--------------+
| 4 | rs2    | 27      | 11011        |
+---+--------+---------+--------------+
| 5 | imm    | 10      | 000000001010 |
+---+--------+---------+--------------+
 hexcode =01b92523
expected =01b92523
actual instruction=01b92523
01b92523== 01b92523

is actual and predicted are same : True

01b92523== 01b92523

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 31      | 11111        |
+---+--------+---------+--------------+
| 4 | rs2    | 19      | 10011        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =013fa423
expected =013fa423
actual instruction=013fa423
013fa423== 013fa423

is actual and predicted are same : True

013fa423== 013fa423

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 16      | 10000        |
+---+--------+---------+--------------+
| 4 | rs2    | 25      | 11001        |
+---+--------+---------+--------------+
| 5 | imm    | 11      | 000000001011 |
+---+--------+---------+--------------+
 hexcode =019825a3
expected =019825a3
actual instruction=019825a3
019825a3== 019825a3

is actual and predicted are same : True

019825a3== 019825a3

type=S
+---+--------+---------+--------------+
| 0 | Name   | decimal | Binary       |
+---+--------+---------+--------------+
| 1 | opcode | 35      | 0100011      |
+---+--------+---------+--------------+
| 2 | fucnt3 | 2       | 010          |
+---+--------+---------+--------------+
| 3 | rs1    | 19      | 10011        |
+---+--------+---------+--------------+
| 4 | rs2    | 16      | 10000        |
+---+--------+---------+--------------+
| 5 | imm    | 8       | 000000001000 |
+---+--------+---------+--------------+
 hexcode =0109a423
expected =0109a423
actual instruction=0109a423
0109a423== 0109a423

is actual and predicted are same : True

0109a423== 0109a423

<span style="filter: contrast(70%) brightness(190%);color:lime;">score=272</span>
109990000.00ns INFO     cocotb.regression                  R_type passed
109990000.00ns INFO     cocotb.regression                  **************************************************************************************
                                                           ** TEST                          STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                           **************************************************************************************
                                                           ** testBench.R_type               PASS   109990000.00          10.62   10360537.52  **
                                                           **************************************************************************************
                                                           ** TESTS=1 PASS=1 FAIL=0 SKIP=0          109990000.00          10.70   10279785.77  **
                                                           **************************************************************************************
                                                           
WARNING: /home/sai/Desktop/Academics/SES_Project/RiscV/RTL/instruction_memory.v:14: $readmemh: The behaviour for reg[...] mem[N:0]; $readmemh(&quot;...&quot;, mem); changed in the 1364-2005 standard. To avoid ambiguity, use mem[0:N] or explicit range parameters $readmemh(&quot;...&quot;, mem, start, stop);. Defaulting to 1364-2005 behavior.
FST info: dumpfile sim_build/core.fst opened for output.
strore s
default case is invoked
Opcode is xx
time =10010000000
make[1]: Leaving directory '/home/sai/Desktop/Academics/SES_Project/RiscV'
</pre>
</body>
</html>
