// Seed: 8031706
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    output wor   id_2,
    input  wire  id_3
);
  wire [1 'd0 : -1] id_5;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    input supply1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input wand id_5,
    input tri1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    output uwire id_9,
    output uwire id_10,
    input wand id_11,
    input supply0 id_12,
    input wor id_13
);
  logic id_15;
  ;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4,
      id_13
  );
  wire id_16;
endmodule
