//  v2lvs v2022.3_33.19    Tue Sep 6 12:09:54 PDT 2022
//
//  Copyright (c) 1992, 1993 Regents of the University of California
//         All rights reserved.
//
//                   Copyright Siemens 1996-2022
//                       All Rights Reserved.
//   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
//      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION
//        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
//
//  The registered trademark Linux is used pursuant to a sublicense from LMI, the
//  exclusive licensee of Linus Torvalds, owner of the mark on a world-wide basis.
//
//  Mentor Graphics software executing under x86-64 Linux
//
//
//  Starting time: Tue Jun  4 00:22:12 2024
//
Running /usr/mentor/calibre/cur/pkgs/icv/pvt/v2lvs -l core.v -l umc18_io_lvs.v -s core.spi -s umc18_io_lvs.spi -v CHIP.v -o CHIP.spi


Info: Creating Verilog Library Database ...
Info: Verilog Library Database Creation completed. CPU TIME = 0  REAL TIME = 0  MALLOC = 5/5/5  ELAPSED TIME = 0 

Info: Creating Design Database of Module Interfaces ...
Info: Design Database of Module Interfaces Creation completed. CPU TIME = 0  REAL TIME = 0  MALLOC = 6/6/6  ELAPSED TIME = 0 

Info: Creating Design Database of Module Instantiations ...
Info: Design Database of Module Instantiations Creation completed. CPU TIME = 0  REAL TIME = 0  MALLOC = 8/8/8  ELAPSED TIME = 0 
Info: 5 modules parsed, containing 13891 instances and 0 gate instance calls 

Info: Converting Design ...
Info: Design Conversion completed. CPU TIME = 0  REAL TIME = 0  MALLOC = 16/16/16  ELAPSED TIME = 0 

TOTAL CPU TIME = 0  REAL TIME = 0  MALLOC = 16/16/16  ELAPSED TIME = 0 
