Analysis & Synthesis Status : Successful - Wed May 27 00:36:46 2020
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : TA1
Top-level Entity Name : P_UA
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 12
    Dedicated logic registers : 9
Total registers : 9
Total pins : 7
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
