m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/simulation/modelsim
Emic_banck_registers
Z1 w1673060894
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1
R0
Z6 8C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/MIC_Banck_Registers.vhd
Z7 FC:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/MIC_Banck_Registers.vhd
l0
L7 1
V[@7X>Pf2iAkZDUJP6c>0o1
!s100 4j^7CFV4E9lGe:oFmV5?F1
Z8 OV;C;2020.1;71
31
Z9 !s110 1673305153
!i10b 1
Z10 !s108 1673305153.000000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/MIC_Banck_Registers.vhd|
Z12 !s107 C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/MIC_Banck_Registers.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
R5
DEx4 work 19 mic_banck_registers 0 22 [@7X>Pf2iAkZDUJP6c>0o1
!i122 1
l26
L20 55
VUS?ObaHg4^[0O_[8i62fi3
!s100 _1<fUfEdQ=ahoHW=E8OeL0
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Eprojeto_mic
Z15 w1673061344
R2
R3
R4
R5
!i122 0
R0
Z16 8C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd
Z17 FC:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd
l0
L5 1
VP_>PdXc^8=R^@?d[Z4JZb3
!s100 @TPBocA_=Q@PD^YlBaNzK2
R8
31
Z18 !s110 1673305152
!i10b 1
Z19 !s108 1673305152.000000
Z20 !s90 -reportprogress|300|-93|-work|work|C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd|
Z21 !s107 C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd|
!i113 1
R13
R14
Acomportamental
R2
R3
R4
R5
DEx4 work 11 projeto_mic 0 22 P_>PdXc^8=R^@?d[Z4JZb3
!i122 0
l64
L29 118
VDNiEHGoM8>VC5bm1;iGiY1
!s100 Wk2ijjil;RLk?1]o0zaAW2
R8
31
R18
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Etb_projeto_mic
Z22 w1673302489
R2
R3
R4
R5
!i122 2
R0
Z23 8C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd
Z24 FC:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd
l0
L6 1
VO92G7B@Hc0eRR^0?=MO<N2
!s100 KZ_z<V?Y??i[Cc?c?hOUI1
R8
31
R9
!i10b 1
R10
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd|
!s107 C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd|
!i113 1
R13
R14
Atbench
R2
R3
R4
R5
DEx4 work 14 tb_projeto_mic 0 22 O92G7B@Hc0eRR^0?=MO<N2
!i122 2
l58
L10 181
VU=FfJPED8JJh`@?`[?PNn0
!s100 iTG79G@]_gEX^iUi?3m_b0
R8
31
R9
!i10b 1
R10
R25
Z26 !s107 C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd|
!i113 1
R13
R14
