[
      {
          "ports": [
              {
                  "direction": "Input",
                  "name": "a",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "b",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "acc_fir",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "feedback",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "load_acc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "unsigned_a",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "unsigned_b",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "saturate_enable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "shift_right",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "round",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "subtract",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_mult",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_mult",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_mult_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_mult_regin",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_mult_regin_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_multadd_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_multadd_regin",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_multadd_regin_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_multacc_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_multacc_regin",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "z_multacc_regin_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_mult_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_mult_regin",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_mult_regin_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_multadd_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_multadd_regin",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_multadd_regin_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_multacc_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_multacc_regin",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dly_b_multacc_regin_regout",
                  "range": {
                      "lsb": 0,
                      "msb": 17
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "simple_testcase_one_DSP"
      }
]
