

================================================================
== Vivado HLS Report for 'cnnshift_arr_buffer_ap_fixed_ap_fixed_config2_s'
================================================================
* Date:           Wed Aug 10 16:30:16 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.102 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1168|     1168| 5.840 us | 5.840 us |  1168|  1168|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     1044|     1044|       348|          -|          -|     3|    no    |
        | + Loop 1.1      |      344|      344|       172|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |      165|      165|         5|          -|          -|    33|    no    |
        |- Loop 2         |       88|       88|        44|          -|          -|     2|    no    |
        | + Loop 2.1      |       42|       42|        14|          -|          -|     3|    no    |
        |  ++ Loop 2.1.1  |       12|       12|         4|          -|          -|     3|    no    |
        |- Loop 3         |       33|       33|        11|          -|          -|     3|    no    |
        | + Loop 3.1      |        9|        9|         3|          -|          -|     3|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    508|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|      32|      3|    0|
|Multiplexer      |        -|      -|       -|    313|    -|
|Register         |        -|      -|     287|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     319|    824|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |linebuffer_V_5_U  |cnnshift_arr_buffer_ap_fixed_ap_fixed_config2_s_linebuffebkb  |        1|   0|   0|    0|   204|   16|     1|         3264|
    |tmpinput_V_U      |cnnshift_arr_buffer_ap_fixed_ap_fixed_config2_s_tmpinput_V    |        0|  32|   3|    0|     9|   16|     1|          144|
    +------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                                                              |        1|  32|   3|    0|   213|   32|     2|         3408|
    +------------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln126_10_fu_653_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln126_11_fu_667_p2  |     +    |      0|  0|  12|           5|           5|
    |add_ln126_12_fu_672_p2  |     +    |      0|  0|  12|           5|           5|
    |add_ln126_9_fu_662_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln126_fu_601_p2     |     +    |      0|  0|  13|           2|           4|
    |add_ln134_1_fu_759_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln134_fu_749_p2     |     +    |      0|  0|  13|           4|           3|
    |add_ln182_fu_347_p2     |     +    |      0|  0|  12|           5|           5|
    |add_ln187_3_fu_376_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln187_fu_321_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln203_14_fu_392_p2  |     +    |      0|  0|  12|           7|           7|
    |add_ln203_15_fu_398_p2  |     +    |      0|  0|  12|           7|           7|
    |add_ln203_16_fu_550_p2  |     +    |      0|  0|  12|           5|           5|
    |add_ln203_17_fu_438_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln203_18_fu_496_p2  |     +    |      0|  0|  12|           9|           9|
    |add_ln203_19_fu_459_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln203_20_fu_517_p2  |     +    |      0|  0|  12|           9|           9|
    |add_ln203_21_fu_768_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln203_fu_298_p2     |     +    |      0|  0|  13|           4|           3|
    |i0_3_fu_569_p2          |     +    |      0|  0|  10|           2|           1|
    |i0_fu_267_p2            |     +    |      0|  0|  10|           2|           1|
    |i1_5_fu_695_p2          |     +    |      0|  0|  10|           2|           1|
    |i1_6_fu_617_p2          |     +    |      0|  0|  10|           2|           1|
    |i1_fu_474_p2            |     +    |      0|  0|  10|           2|           1|
    |i2_5_fu_743_p2          |     +    |      0|  0|  10|           2|           1|
    |i2_6_fu_647_p2          |     +    |      0|  0|  10|           2|           1|
    |i2_fu_420_p2            |     +    |      0|  0|  15|           6|           1|
    |sub_ln126_fu_591_p2     |     -    |      0|  0|  13|           4|           4|
    |sub_ln182_fu_341_p2     |     -    |      0|  0|  12|           5|           5|
    |sub_ln187_fu_366_p2     |     -    |      0|  0|  15|           5|           5|
    |sub_ln195_fu_468_p2     |     -    |      0|  0|  12|           3|           2|
    |sub_ln203_1_fu_544_p2   |     -    |      0|  0|  12|           5|           5|
    |sub_ln203_2_fu_490_p2   |     -    |      0|  0|  12|           9|           9|
    |sub_ln203_3_fu_511_p2   |     -    |      0|  0|  12|           9|           9|
    |sub_ln203_fu_727_p2     |     -    |      0|  0|  15|           5|           5|
    |icmp_ln122_fu_563_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln124_fu_611_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln125_fu_641_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln131_fu_689_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln133_fu_737_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln177_fu_261_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln180_fu_309_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln189_fu_414_p2    |   icmp   |      0|  0|  11|           6|           6|
    |xor_ln182_fu_315_p2     |    xor   |      0|  0|   2|           2|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 508|         194|         182|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  121|         26|    1|         26|
    |i0_0_i_reg_200           |    9|          2|    2|          4|
    |i0_0_reg_165             |    9|          2|    2|          4|
    |i11_0_i_reg_233          |    9|          2|    2|          4|
    |i1_0_i_reg_211           |    9|          2|    2|          4|
    |i1_0_reg_177             |    9|          2|    2|          4|
    |i22_0_i_reg_244          |    9|          2|    2|          4|
    |i2_0_i_reg_222           |    9|          2|    2|          4|
    |i2_0_reg_189             |    9|          2|    6|         12|
    |linebuffer_V_5_address0  |   27|          5|    8|         40|
    |linebuffer_V_5_d0        |   15|          3|   16|         48|
    |output_V_address0        |   21|          4|    5|         20|
    |output_V_d0              |   15|          3|   16|         48|
    |tmpinput_V_address0      |   27|          5|    4|         20|
    |tmpinput_V_d0            |   15|          3|   16|         48|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  313|         65|   86|        290|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln126_12_reg_997           |   5|   0|    5|          0|
    |add_ln126_9_reg_992            |   6|   0|    6|          0|
    |add_ln134_1_reg_1038           |   5|   0|    5|          0|
    |add_ln182_reg_838              |   5|   0|    5|          0|
    |add_ln187_3_reg_848            |   6|   0|    6|          0|
    |add_ln187_reg_831              |   2|   0|    2|          0|
    |add_ln203_15_reg_863           |   7|   0|    7|          0|
    |add_ln203_16_reg_943           |   5|   0|    5|          0|
    |add_ln203_17_reg_892           |   8|   0|    8|          0|
    |add_ln203_18_reg_923           |   9|   0|    9|          0|
    |add_ln203_19_reg_902           |   8|   0|    8|          0|
    |add_ln203_20_reg_928           |   9|   0|    9|          0|
    |ap_CS_fsm                      |  25|   0|   25|          0|
    |data_V_load_reg_795            |  16|   0|   16|          0|
    |i0_0_i_reg_200                 |   2|   0|    2|          0|
    |i0_0_reg_165                   |   2|   0|    2|          0|
    |i0_3_reg_951                   |   2|   0|    2|          0|
    |i0_reg_785                     |   2|   0|    2|          0|
    |i11_0_i_reg_233                |   2|   0|    2|          0|
    |i1_0_i_reg_211                 |   2|   0|    2|          0|
    |i1_0_reg_177                   |   2|   0|    2|          0|
    |i1_5_reg_1015                  |   2|   0|    2|          0|
    |i1_6_reg_969                   |   2|   0|    2|          0|
    |i1_reg_918                     |   2|   0|    2|          0|
    |i22_0_i_reg_244                |   2|   0|    2|          0|
    |i2_0_i_reg_222                 |   2|   0|    2|          0|
    |i2_0_reg_189                   |   6|   0|    6|          0|
    |i2_5_reg_1033                  |   2|   0|    2|          0|
    |i2_6_reg_987                   |   2|   0|    2|          0|
    |i2_reg_887                     |   6|   0|    6|          0|
    |linebuffer_V_5_addr_1_reg_874  |   8|   0|    8|          0|
    |linebuffer_V_5_load_reg_938    |  16|   0|   16|          0|
    |or_ln1_reg_974                 |   4|   0|    5|          1|
    |or_ln_reg_1020                 |   4|   0|    5|          1|
    |output_V_load_reg_1007         |  16|   0|   16|          0|
    |reg_255                        |  16|   0|   16|          0|
    |sext_ln126_reg_956             |   5|   0|    5|          0|
    |sub_ln187_reg_843              |   5|   0|    5|          0|
    |sub_ln195_reg_912              |   2|   0|    2|          0|
    |sub_ln203_reg_1025             |   5|   0|    5|          0|
    |tmp_V_reg_879                  |  16|   0|   16|          0|
    |trunc_ln203_1_reg_907          |   7|   0|    7|          0|
    |trunc_ln203_reg_897            |   7|   0|    7|          0|
    |xor_ln182_reg_825              |   2|   0|    2|          0|
    |zext_ln126_13_reg_961          |   4|   0|    5|          1|
    |zext_ln126_14_reg_979          |   4|   0|    6|          2|
    |zext_ln187_reg_868             |   2|   0|    8|          6|
    |zext_ln203_24_reg_806          |   2|   0|    7|          5|
    |zext_ln203_25_reg_811          |   2|   0|    6|          4|
    |zext_ln203_26_reg_816          |   2|   0|    5|          3|
    |zext_ln203_reg_800             |   2|   0|    9|          7|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 287|   0|  317|         30|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config2> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config2> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config2> | return value |
|ap_done            | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config2> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config2> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config2> | return value |
|data_V_address0    | out |    2|  ap_memory |                     data_V                     |     array    |
|data_V_ce0         | out |    1|  ap_memory |                     data_V                     |     array    |
|data_V_q0          |  in |   16|  ap_memory |                     data_V                     |     array    |
|output_V_address0  | out |    5|  ap_memory |                    output_V                    |     array    |
|output_V_ce0       | out |    1|  ap_memory |                    output_V                    |     array    |
|output_V_we0       | out |    1|  ap_memory |                    output_V                    |     array    |
|output_V_d0        | out |   16|  ap_memory |                    output_V                    |     array    |
|output_V_q0        |  in |   16|  ap_memory |                    output_V                    |     array    |
+-------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 16 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 14 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 9 
14 --> 15 
15 --> 5 
16 --> 17 22 
17 --> 18 16 
18 --> 19 17 
19 --> 20 
20 --> 21 
21 --> 18 
22 --> 23 
23 --> 24 22 
24 --> 25 
25 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%tmpinput_V = alloca [9 x i16], align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:174]   --->   Operation 26 'alloca' 'tmpinput_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_conv2d_stream.h:177]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i0_0 = phi i2 [ 0, %.preheader.preheader ], [ %i0, %.preheader.loopexit ]"   --->   Operation 28 'phi' 'i0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.95ns)   --->   "%icmp_ln177 = icmp eq i2 %i0_0, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:177]   --->   Operation 29 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.56ns)   --->   "%i0 = add i2 %i0_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:177]   --->   Operation 31 'add' 'i0' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %.preheader18.preheader, label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:177]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i2 %i0_0 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 33 'zext' 'zext_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [3 x i16]* %data_V, i64 0, i64 %zext_ln179" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 34 'getelementptr' 'data_V_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.32ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 35 'load' 'data_V_load' <Predicate = (!icmp_ln177)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader18" [firmware/nnet_utils/nnet_conv2d_stream.h:122->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 36 'br' <Predicate = (icmp_ln177)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 37 [1/2] (2.32ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 37 'load' 'data_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 4.05>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i2 %i0_0 to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 38 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln203_24 = zext i2 %i0_0 to i7" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 39 'zext' 'zext_ln203_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln203_25 = zext i2 %i0_0 to i6" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 40 'zext' 'zext_ln203_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln203_26 = zext i2 %i0_0 to i5" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 41 'zext' 'zext_ln203_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln203_27 = zext i2 %i0_0 to i4" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 42 'zext' 'zext_ln203_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln203 = add i4 %zext_ln203_27, 6" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 43 'add' 'add_ln203' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln203_28 = zext i4 %add_ln203 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 44 'zext' 'zext_ln203_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmpinput_V_addr = getelementptr [9 x i16]* %tmpinput_V, i64 0, i64 %zext_ln203_28" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 45 'getelementptr' 'tmpinput_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.32ns)   --->   "store i16 %data_V_load, i16* %tmpinput_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 46 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 47 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 1.56>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%i1_0 = phi i2 [ 1, %0 ], [ %i1, %5 ]"   --->   Operation 48 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.95ns)   --->   "%icmp_ln180 = icmp eq i2 %i1_0, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 49 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 50 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %.preheader.loopexit, label %2" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.97ns)   --->   "%xor_ln182 = xor i2 %i1_0, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 52 'xor' 'xor_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (1.56ns)   --->   "%add_ln187 = add i2 %i1_0, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 53 'add' 'add_ln187' <Predicate = (!icmp_ln180)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 54 'br' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.51>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i2 %xor_ln182 to i5" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 55 'zext' 'zext_ln182' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_24 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %xor_ln182, i2 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 56 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln182_3 = zext i4 %tmp_24 to i5" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 57 'zext' 'zext_ln182_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln182 = sub i5 %zext_ln182_3, %zext_ln182" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 58 'sub' 'sub_ln182' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 59 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln182 = add i5 %sub_ln182, %zext_ln203_26" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 59 'add' 'add_ln182' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln187_6 = zext i2 %add_ln187 to i5" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 60 'zext' 'zext_ln187_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_25 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %add_ln187, i2 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 61 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln187_7 = zext i4 %tmp_25 to i5" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 62 'zext' 'zext_ln187_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.73ns)   --->   "%sub_ln187 = sub i5 %zext_ln187_7, %zext_ln187_6" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 63 'sub' 'sub_ln187' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln187_1 = sext i5 %sub_ln187 to i6" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 64 'sext' 'sext_ln187_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.78ns)   --->   "%add_ln187_3 = add i6 %sext_ln187_1, %zext_ln203_25" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 65 'add' 'add_ln187_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.58>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln182 = sext i5 %add_ln182 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 66 'sext' 'sext_ln182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%tmpinput_V_addr_7 = getelementptr [9 x i16]* %tmpinput_V, i64 0, i64 %sext_ln182" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 67 'getelementptr' 'tmpinput_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [2/2] (2.32ns)   --->   "%tmp1_V = load i16* %tmpinput_V_addr_7, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 68 'load' 'tmp1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln187 = sext i5 %sub_ln187 to i7" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 69 'sext' 'sext_ln187' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln187_2 = sext i6 %add_ln187_3 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 70 'sext' 'sext_ln187_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%linebuffer_V_5_addr = getelementptr [204 x i16]* @linebuffer_V_5, i64 0, i64 %sext_ln187_2" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 71 'getelementptr' 'linebuffer_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_14 = add i7 %sext_ln187, -58" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 72 'add' 'add_ln203_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 73 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln203_15 = add i7 %add_ln203_14, %zext_ln203_24" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 73 'add' 'add_ln203_15' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 74 [2/2] (3.25ns)   --->   "%tmp_V = load i16* %linebuffer_V_5_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 74 'load' 'tmp_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 75 [1/2] (2.32ns)   --->   "%tmp1_V = load i16* %tmpinput_V_addr_7, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 75 'load' 'tmp1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i2 %add_ln187 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 76 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i7 %add_ln203_15 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 77 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln203_29 = zext i8 %sext_ln203 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 78 'zext' 'zext_ln203_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%linebuffer_V_5_addr_1 = getelementptr [204 x i16]* @linebuffer_V_5, i64 0, i64 %zext_ln203_29" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 79 'getelementptr' 'linebuffer_V_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/2] (3.25ns)   --->   "%tmp_V = load i16* %linebuffer_V_5_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 80 'load' 'tmp_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 81 [1/1] (1.76ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_stream.h:189]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 3.69>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%i2_0 = phi i6 [ 0, %2 ], [ %i2, %4 ]"   --->   Operation 82 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (1.42ns)   --->   "%icmp_ln189 = icmp eq i6 %i2_0, -31" [firmware/nnet_utils/nnet_conv2d_stream.h:189]   --->   Operation 83 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)"   --->   Operation 84 'speclooptripcount' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (1.82ns)   --->   "%i2 = add i6 %i2_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 85 'add' 'i2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln189, label %5, label %4" [firmware/nnet_utils/nnet_conv2d_stream.h:189]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_28 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i2_0, i1 false)" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 87 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln203_34 = zext i7 %tmp_28 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 88 'zext' 'zext_ln203_34' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (1.87ns)   --->   "%add_ln203_17 = add i8 %zext_ln203_34, %zext_ln187" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 89 'add' 'add_ln203_17' <Predicate = (!icmp_ln189)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i8 %add_ln203_17 to i7" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 90 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_30 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i2, i1 false)" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 91 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln203_37 = zext i7 %tmp_30 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 92 'zext' 'zext_ln203_37' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.87ns)   --->   "%add_ln203_19 = add i8 %zext_ln203_37, %zext_ln187" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 93 'add' 'add_ln203_19' <Predicate = (!icmp_ln189)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i8 %add_ln203_19 to i7" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 94 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (3.25ns)   --->   "store i16 %tmp1_V, i16* %linebuffer_V_5_addr_1, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 95 'store' <Predicate = (icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 96 [1/1] (1.56ns)   --->   "%sub_ln195 = sub i2 -2, %i1_0" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 96 'sub' 'sub_ln195' <Predicate = (icmp_ln189)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (1.56ns)   --->   "%i1 = add i2 %i1_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 97 'add' 'i1' <Predicate = (icmp_ln189)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.69>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln203_35 = zext i8 %add_ln203_17 to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 98 'zext' 'zext_ln203_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %trunc_ln203, i2 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 99 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203_2 = sub i9 %p_shl_cast, %zext_ln203_35" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 100 'sub' 'sub_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 101 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln203_18 = add i9 %sub_ln203_2, %zext_ln203" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 101 'add' 'add_ln203_18' <Predicate = true> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln203_38 = zext i8 %add_ln203_19 to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 102 'zext' 'zext_ln203_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %trunc_ln203_1, i2 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 103 'bitconcatenate' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203_3 = sub i9 %p_shl1_cast, %zext_ln203_38" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 104 'sub' 'sub_ln203_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 105 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln203_20 = add i9 %sub_ln203_3, %zext_ln203" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 105 'add' 'add_ln203_20' <Predicate = true> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln203_39 = zext i9 %add_ln203_20 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 106 'zext' 'zext_ln203_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%linebuffer_V_5_addr_3 = getelementptr [204 x i16]* @linebuffer_V_5, i64 0, i64 %zext_ln203_39" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 107 'getelementptr' 'linebuffer_V_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [2/2] (3.25ns)   --->   "%linebuffer_V_5_load = load i16* %linebuffer_V_5_addr_3, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 108 'load' 'linebuffer_V_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 109 [1/2] (3.25ns)   --->   "%linebuffer_V_5_load = load i16* %linebuffer_V_5_addr_3, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 109 'load' 'linebuffer_V_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln203_36 = zext i9 %add_ln203_18 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 110 'zext' 'zext_ln203_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%linebuffer_V_5_addr_2 = getelementptr [204 x i16]* @linebuffer_V_5, i64 0, i64 %zext_ln203_36" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 111 'getelementptr' 'linebuffer_V_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (3.25ns)   --->   "store i16 %linebuffer_V_5_load, i16* %linebuffer_V_5_addr_2, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 112 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_stream.h:189]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 3.40>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln203_32 = zext i2 %sub_ln195 to i5" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 114 'zext' 'zext_ln203_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_27 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %sub_ln195, i2 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 115 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln203_33 = zext i4 %tmp_27 to i5" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 116 'zext' 'zext_ln203_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203_1 = sub i5 %zext_ln203_33, %zext_ln203_32" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 117 'sub' 'sub_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 118 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln203_16 = add i5 %sub_ln203_1, %zext_ln203_26" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 118 'add' 'add_ln203_16' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 10> <Delay = 2.32>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i5 %add_ln203_16 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 119 'sext' 'sext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%tmpinput_V_addr_8 = getelementptr [9 x i16]* %tmpinput_V, i64 0, i64 %sext_ln203_1" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 120 'getelementptr' 'tmpinput_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (2.32ns)   --->   "store i16 %tmp_V, i16* %tmpinput_V_addr_8, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 121 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 3.38>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%i0_0_i = phi i2 [ %i0_3, %.preheader18.loopexit ], [ 0, %.preheader18.preheader ]"   --->   Operation 123 'phi' 'i0_0_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i2 %i0_0_i to i4" [firmware/nnet_utils/nnet_conv2d_stream.h:122->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 124 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.95ns)   --->   "%icmp_ln122 = icmp eq i2 %i0_0_i, -2" [firmware/nnet_utils/nnet_conv2d_stream.h:122->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 125 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 126 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (1.56ns)   --->   "%i0_3 = add i2 %i0_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:122->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 127 'add' 'i0_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %.preheader17.preheader, label %.preheader5.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:122->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i2 %i0_0_i to i1" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 129 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln126, i2 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 130 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln126_12 = zext i3 %shl_ln to i4" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 131 'zext' 'zext_ln126_12' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (1.65ns)   --->   "%sub_ln126 = sub i4 %zext_ln126_12, %zext_ln122" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 132 'sub' 'sub_ln126' <Predicate = (!icmp_ln122)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i4 %sub_ln126 to i5" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 133 'sext' 'sext_ln126' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (1.73ns)   --->   "%add_ln126 = add i4 3, %sub_ln126" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 134 'add' 'add_ln126' <Predicate = (!icmp_ln122)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln126_13 = zext i4 %add_ln126 to i5" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 135 'zext' 'zext_ln126_13' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (1.76ns)   --->   "br label %.preheader5.i" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 136 'br' <Predicate = (!icmp_ln122)> <Delay = 1.76>
ST_16 : Operation 137 [1/1] (1.76ns)   --->   "br label %.preheader17" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 137 'br' <Predicate = (icmp_ln122)> <Delay = 1.76>

State 17 <SV = 3> <Delay = 1.76>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%i1_0_i = phi i2 [ 0, %.preheader5.preheader.i ], [ %i1_6, %.preheader5.i.loopexit ]"   --->   Operation 138 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.95ns)   --->   "%icmp_ln124 = icmp eq i2 %i1_0_i, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 139 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 140 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (1.56ns)   --->   "%i1_6 = add i2 %i1_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 141 'add' 'i1_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.preheader18.loopexit, label %.preheader4.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2(i2 %i1_0_i, i1 false, i2 %i1_0_i)" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 143 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln126_14 = zext i5 %or_ln1 to i6" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 144 'zext' 'zext_ln126_14' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (1.76ns)   --->   "br label %.preheader4.i" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 145 'br' <Predicate = (!icmp_ln124)> <Delay = 1.76>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "br label %.preheader18"   --->   Operation 146 'br' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 18 <SV = 4> <Delay = 3.51>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%i2_0_i = phi i2 [ %i2_6, %6 ], [ 0, %.preheader4.preheader.i ]"   --->   Operation 147 'phi' 'i2_0_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i2 %i2_0_i to i5" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 148 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.95ns)   --->   "%icmp_ln125 = icmp eq i2 %i2_0_i, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 149 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 150 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (1.56ns)   --->   "%i2_6 = add i2 %i2_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 151 'add' 'i2_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %.preheader5.i.loopexit, label %6" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (1.73ns)   --->   "%add_ln126_10 = add i5 %sext_ln126, %zext_ln125" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 153 'add' 'add_ln126_10' <Predicate = (!icmp_ln125)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln126_4 = sext i5 %add_ln126_10 to i6" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 154 'sext' 'sext_ln126_4' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (1.78ns)   --->   "%add_ln126_9 = add i6 %sext_ln126_4, %zext_ln126_14" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 155 'add' 'add_ln126_9' <Predicate = (!icmp_ln125)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126_11 = add i5 %zext_ln126_13, %zext_ln125" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 156 'add' 'add_ln126_11' <Predicate = (!icmp_ln125)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 157 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln126_12 = add i5 %add_ln126_11, %or_ln1" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 157 'add' 'add_ln126_12' <Predicate = (!icmp_ln125)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader5.i"   --->   Operation 158 'br' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 2.32>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i5 %add_ln126_12 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 159 'zext' 'zext_ln126_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%output_V_addr_5 = getelementptr [27 x i16]* %output_V, i64 0, i64 %zext_ln126_3" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 160 'getelementptr' 'output_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 161 [2/2] (2.32ns)   --->   "%output_V_load = load i16* %output_V_addr_5, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 161 'load' 'output_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 20 <SV = 6> <Delay = 2.32>
ST_20 : Operation 162 [1/2] (2.32ns)   --->   "%output_V_load = load i16* %output_V_addr_5, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 162 'load' 'output_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 21 <SV = 7> <Delay = 2.32>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln126_3 = sext i6 %add_ln126_9 to i32" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 163 'sext' 'sext_ln126_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i32 %sext_ln126_3 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 164 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%output_V_addr_6 = getelementptr [27 x i16]* %output_V, i64 0, i64 %zext_ln126" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 165 'getelementptr' 'output_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (2.32ns)   --->   "store i16 %output_V_load, i16* %output_V_addr_6, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 166 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "br label %.preheader4.i" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 3> <Delay = 1.76>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%i11_0_i = phi i2 [ %i1_5, %.preheader17.loopexit ], [ 0, %.preheader17.preheader ]"   --->   Operation 168 'phi' 'i11_0_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (0.95ns)   --->   "%icmp_ln131 = icmp eq i2 %i11_0_i, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 169 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 170 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (1.56ns)   --->   "%i1_5 = add i2 %i11_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 171 'add' 'i1_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131, label %"shift_right_small<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config2>.exit", label %.preheader.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2(i2 %i11_0_i, i1 false, i2 %i11_0_i)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 173 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln203_30 = zext i2 %i11_0_i to i5" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 174 'zext' 'zext_ln203_30' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_26 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i11_0_i, i2 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 175 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln203_31 = zext i4 %tmp_26 to i5" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 176 'zext' 'zext_ln203_31' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (1.73ns)   --->   "%sub_ln203 = sub i5 %zext_ln203_31, %zext_ln203_30" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 177 'sub' 'sub_ln203' <Predicate = (!icmp_ln131)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [1/1] (1.76ns)   --->   "br label %.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 178 'br' <Predicate = (!icmp_ln131)> <Delay = 1.76>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:199]   --->   Operation 179 'ret' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 23 <SV = 4> <Delay = 4.10>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%i22_0_i = phi i2 [ %i2_5, %7 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 180 'phi' 'i22_0_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i2 %i22_0_i to i4" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 181 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (0.95ns)   --->   "%icmp_ln133 = icmp eq i2 %i22_0_i, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 182 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 183 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (1.56ns)   --->   "%i2_5 = add i2 %i22_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 184 'add' 'i2_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %.preheader17.loopexit, label %7" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (1.73ns)   --->   "%add_ln134 = add i4 %zext_ln133, 6" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 186 'add' 'add_ln134' <Predicate = (!icmp_ln133)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln134_5 = zext i4 %add_ln134 to i5" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 187 'zext' 'zext_ln134_5' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (1.78ns)   --->   "%add_ln134_1 = add i5 %or_ln, %zext_ln134_5" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 188 'add' 'add_ln134_1' <Predicate = (!icmp_ln133)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln203_40 = zext i2 %i22_0_i to i5" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 189 'zext' 'zext_ln203_40' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_23 : Operation 190 [1/1] (1.78ns)   --->   "%add_ln203_21 = add i5 %sub_ln203, %zext_ln203_40" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 190 'add' 'add_ln203_21' <Predicate = (!icmp_ln133)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln203_2 = sext i5 %add_ln203_21 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 191 'sext' 'sext_ln203_2' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%tmpinput_V_addr_9 = getelementptr [9 x i16]* %tmpinput_V, i64 0, i64 %sext_ln203_2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 192 'getelementptr' 'tmpinput_V_addr_9' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_23 : Operation 193 [2/2] (2.32ns)   --->   "%tmpinput_V_load = load i16* %tmpinput_V_addr_9, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 193 'load' 'tmpinput_V_load' <Predicate = (!icmp_ln133)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "br label %.preheader17"   --->   Operation 194 'br' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 24 <SV = 5> <Delay = 2.32>
ST_24 : Operation 195 [1/2] (2.32ns)   --->   "%tmpinput_V_load = load i16* %tmpinput_V_addr_9, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 195 'load' 'tmpinput_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 25 <SV = 6> <Delay = 2.32>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i5 %add_ln134_1 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 196 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [27 x i16]* %output_V, i64 0, i64 %zext_ln134" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 197 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (2.32ns)   --->   "store i16 %tmpinput_V_load, i16* %output_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 198 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "br label %.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linebuffer_V_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmpinput_V            (alloca           ) [ 00111111111111111111111111]
br_ln177              (br               ) [ 01111111111111110000000000]
i0_0                  (phi              ) [ 00111000000000000000000000]
icmp_ln177            (icmp             ) [ 00111111111111110000000000]
empty                 (speclooptripcount) [ 00000000000000000000000000]
i0                    (add              ) [ 01111111111111110000000000]
br_ln177              (br               ) [ 00000000000000000000000000]
zext_ln179            (zext             ) [ 00000000000000000000000000]
data_V_addr           (getelementptr    ) [ 00010000000000000000000000]
br_ln122              (br               ) [ 00111111111111111111110000]
data_V_load           (load             ) [ 00001000000000000000000000]
zext_ln203            (zext             ) [ 00000111111111110000000000]
zext_ln203_24         (zext             ) [ 00000111111111110000000000]
zext_ln203_25         (zext             ) [ 00000111111111110000000000]
zext_ln203_26         (zext             ) [ 00000111111111110000000000]
zext_ln203_27         (zext             ) [ 00000000000000000000000000]
add_ln203             (add              ) [ 00000000000000000000000000]
zext_ln203_28         (zext             ) [ 00000000000000000000000000]
tmpinput_V_addr       (getelementptr    ) [ 00000000000000000000000000]
store_ln179           (store            ) [ 00000000000000000000000000]
br_ln180              (br               ) [ 00111111111111110000000000]
i1_0                  (phi              ) [ 00000111111111000000000000]
icmp_ln180            (icmp             ) [ 00111111111111110000000000]
empty_106             (speclooptripcount) [ 00000000000000000000000000]
br_ln180              (br               ) [ 00000000000000000000000000]
xor_ln182             (xor              ) [ 00000010000000000000000000]
add_ln187             (add              ) [ 00000011100000000000000000]
br_ln0                (br               ) [ 01111111111111110000000000]
zext_ln182            (zext             ) [ 00000000000000000000000000]
tmp_24                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln182_3          (zext             ) [ 00000000000000000000000000]
sub_ln182             (sub              ) [ 00000000000000000000000000]
add_ln182             (add              ) [ 00000001000000000000000000]
zext_ln187_6          (zext             ) [ 00000000000000000000000000]
tmp_25                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln187_7          (zext             ) [ 00000000000000000000000000]
sub_ln187             (sub              ) [ 00000001000000000000000000]
sext_ln187_1          (sext             ) [ 00000000000000000000000000]
add_ln187_3           (add              ) [ 00000001000000000000000000]
sext_ln182            (sext             ) [ 00000000000000000000000000]
tmpinput_V_addr_7     (getelementptr    ) [ 00000000100000000000000000]
sext_ln187            (sext             ) [ 00000000000000000000000000]
sext_ln187_2          (sext             ) [ 00000000000000000000000000]
linebuffer_V_5_addr   (getelementptr    ) [ 00000000100000000000000000]
add_ln203_14          (add              ) [ 00000000000000000000000000]
add_ln203_15          (add              ) [ 00000000100000000000000000]
tmp1_V                (load             ) [ 00000000011111000000000000]
zext_ln187            (zext             ) [ 00000000011111000000000000]
sext_ln203            (sext             ) [ 00000000000000000000000000]
zext_ln203_29         (zext             ) [ 00000000000000000000000000]
linebuffer_V_5_addr_1 (getelementptr    ) [ 00000000011111000000000000]
tmp_V                 (load             ) [ 00000000011111110000000000]
br_ln189              (br               ) [ 00111111111111110000000000]
i2_0                  (phi              ) [ 00000000010000000000000000]
icmp_ln189            (icmp             ) [ 00111111111111110000000000]
empty_107             (speclooptripcount) [ 00000000000000000000000000]
i2                    (add              ) [ 00111111111111110000000000]
br_ln189              (br               ) [ 00000000000000000000000000]
tmp_28                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln203_34         (zext             ) [ 00000000000000000000000000]
add_ln203_17          (add              ) [ 00000000001000000000000000]
trunc_ln203           (trunc            ) [ 00000000001000000000000000]
tmp_30                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln203_37         (zext             ) [ 00000000000000000000000000]
add_ln203_19          (add              ) [ 00000000001000000000000000]
trunc_ln203_1         (trunc            ) [ 00000000001000000000000000]
store_ln193           (store            ) [ 00000000000000000000000000]
sub_ln195             (sub              ) [ 00000000000000100000000000]
i1                    (add              ) [ 00111100000000110000000000]
zext_ln203_35         (zext             ) [ 00000000000000000000000000]
p_shl_cast            (bitconcatenate   ) [ 00000000000000000000000000]
sub_ln203_2           (sub              ) [ 00000000000000000000000000]
add_ln203_18          (add              ) [ 00000000000111000000000000]
zext_ln203_38         (zext             ) [ 00000000000000000000000000]
p_shl1_cast           (bitconcatenate   ) [ 00000000000000000000000000]
sub_ln203_3           (sub              ) [ 00000000000000000000000000]
add_ln203_20          (add              ) [ 00000000000100000000000000]
zext_ln203_39         (zext             ) [ 00000000000000000000000000]
linebuffer_V_5_addr_3 (getelementptr    ) [ 00000000000010000000000000]
linebuffer_V_5_load   (load             ) [ 00000000000001000000000000]
zext_ln203_36         (zext             ) [ 00000000000000000000000000]
linebuffer_V_5_addr_2 (getelementptr    ) [ 00000000000000000000000000]
store_ln190           (store            ) [ 00000000000000000000000000]
br_ln189              (br               ) [ 00111111111111110000000000]
zext_ln203_32         (zext             ) [ 00000000000000000000000000]
tmp_27                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln203_33         (zext             ) [ 00000000000000000000000000]
sub_ln203_1           (sub              ) [ 00000000000000000000000000]
add_ln203_16          (add              ) [ 00000000000000010000000000]
sext_ln203_1          (sext             ) [ 00000000000000000000000000]
tmpinput_V_addr_8     (getelementptr    ) [ 00000000000000000000000000]
store_ln195           (store            ) [ 00000000000000000000000000]
br_ln180              (br               ) [ 00111111111111110000000000]
i0_0_i                (phi              ) [ 00000000000000001000000000]
zext_ln122            (zext             ) [ 00000000000000000000000000]
icmp_ln122            (icmp             ) [ 00000000000000001111110000]
empty_108             (speclooptripcount) [ 00000000000000000000000000]
i0_3                  (add              ) [ 00100000000000001111110000]
br_ln122              (br               ) [ 00000000000000000000000000]
trunc_ln126           (trunc            ) [ 00000000000000000000000000]
shl_ln                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln126_12         (zext             ) [ 00000000000000000000000000]
sub_ln126             (sub              ) [ 00000000000000000000000000]
sext_ln126            (sext             ) [ 00000000000000000111110000]
add_ln126             (add              ) [ 00000000000000000000000000]
zext_ln126_13         (zext             ) [ 00000000000000000111110000]
br_ln124              (br               ) [ 00000000000000001111110000]
br_ln131              (br               ) [ 00000000000000001111111111]
i1_0_i                (phi              ) [ 00000000000000000100000000]
icmp_ln124            (icmp             ) [ 00000000000000001111110000]
empty_109             (speclooptripcount) [ 00000000000000000000000000]
i1_6                  (add              ) [ 00000000000000001111110000]
br_ln124              (br               ) [ 00000000000000000000000000]
or_ln1                (bitconcatenate   ) [ 00000000000000000011110000]
zext_ln126_14         (zext             ) [ 00000000000000000011110000]
br_ln125              (br               ) [ 00000000000000001111110000]
br_ln0                (br               ) [ 00100000000000001111110000]
i2_0_i                (phi              ) [ 00000000000000000010000000]
zext_ln125            (zext             ) [ 00000000000000000000000000]
icmp_ln125            (icmp             ) [ 00000000000000001111110000]
empty_110             (speclooptripcount) [ 00000000000000000000000000]
i2_6                  (add              ) [ 00000000000000001111110000]
br_ln125              (br               ) [ 00000000000000000000000000]
add_ln126_10          (add              ) [ 00000000000000000000000000]
sext_ln126_4          (sext             ) [ 00000000000000000000000000]
add_ln126_9           (add              ) [ 00000000000000000001110000]
add_ln126_11          (add              ) [ 00000000000000000000000000]
add_ln126_12          (add              ) [ 00000000000000000001000000]
br_ln0                (br               ) [ 00000000000000001111110000]
zext_ln126_3          (zext             ) [ 00000000000000000000000000]
output_V_addr_5       (getelementptr    ) [ 00000000000000000000100000]
output_V_load         (load             ) [ 00000000000000000000010000]
sext_ln126_3          (sext             ) [ 00000000000000000000000000]
zext_ln126            (zext             ) [ 00000000000000000000000000]
output_V_addr_6       (getelementptr    ) [ 00000000000000000000000000]
store_ln126           (store            ) [ 00000000000000000000000000]
br_ln125              (br               ) [ 00000000000000001111110000]
i11_0_i               (phi              ) [ 00000000000000000000001000]
icmp_ln131            (icmp             ) [ 00000000000000000000001111]
empty_111             (speclooptripcount) [ 00000000000000000000000000]
i1_5                  (add              ) [ 00000000000000001000001111]
br_ln131              (br               ) [ 00000000000000000000000000]
or_ln                 (bitconcatenate   ) [ 00000000000000000000000111]
zext_ln203_30         (zext             ) [ 00000000000000000000000000]
tmp_26                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln203_31         (zext             ) [ 00000000000000000000000000]
sub_ln203             (sub              ) [ 00000000000000000000000111]
br_ln133              (br               ) [ 00000000000000000000001111]
ret_ln199             (ret              ) [ 00000000000000000000000000]
i22_0_i               (phi              ) [ 00000000000000000000000100]
zext_ln133            (zext             ) [ 00000000000000000000000000]
icmp_ln133            (icmp             ) [ 00000000000000000000001111]
empty_112             (speclooptripcount) [ 00000000000000000000000000]
i2_5                  (add              ) [ 00000000000000000000001111]
br_ln133              (br               ) [ 00000000000000000000000000]
add_ln134             (add              ) [ 00000000000000000000000000]
zext_ln134_5          (zext             ) [ 00000000000000000000000000]
add_ln134_1           (add              ) [ 00000000000000000000000011]
zext_ln203_40         (zext             ) [ 00000000000000000000000000]
add_ln203_21          (add              ) [ 00000000000000000000000000]
sext_ln203_2          (sext             ) [ 00000000000000000000000000]
tmpinput_V_addr_9     (getelementptr    ) [ 00000000000000000000000010]
br_ln0                (br               ) [ 00000000000000001000001111]
tmpinput_V_load       (load             ) [ 00000000000000000000000001]
zext_ln134            (zext             ) [ 00000000000000000000000000]
output_V_addr         (getelementptr    ) [ 00000000000000000000000000]
store_ln134           (store            ) [ 00000000000000000000000000]
br_ln133              (br               ) [ 00000000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="linebuffer_V_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer_V_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="tmpinput_V_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpinput_V/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="data_V_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="2" slack="0"/>
<pin id="58" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="2" slack="0"/>
<pin id="63" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_load/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="tmpinput_V_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="4" slack="0"/>
<pin id="71" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpinput_V_addr/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="0"/>
<pin id="75" dir="0" index="1" bw="16" slack="1"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln179/4 tmp1_V/7 store_ln195/15 tmpinput_V_load/23 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmpinput_V_addr_7_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="5" slack="0"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpinput_V_addr_7/7 "/>
</bind>
</comp>

<comp id="86" class="1004" name="linebuffer_V_5_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_5_addr/7 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="1"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_V/7 store_ln193/9 linebuffer_V_5_load/11 store_ln190/13 "/>
</bind>
</comp>

<comp id="99" class="1004" name="linebuffer_V_5_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_5_addr_1/8 "/>
</bind>
</comp>

<comp id="106" class="1004" name="linebuffer_V_5_addr_3_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="9" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_5_addr_3/11 "/>
</bind>
</comp>

<comp id="114" class="1004" name="linebuffer_V_5_addr_2_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="9" slack="0"/>
<pin id="118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_5_addr_2/13 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmpinput_V_addr_8_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpinput_V_addr_8/15 "/>
</bind>
</comp>

<comp id="129" class="1004" name="output_V_addr_5_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_5/19 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="1"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_V_load/19 store_ln126/21 store_ln134/25 "/>
</bind>
</comp>

<comp id="142" class="1004" name="output_V_addr_6_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_6/21 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmpinput_V_addr_9_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpinput_V_addr_9/23 "/>
</bind>
</comp>

<comp id="157" class="1004" name="output_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/25 "/>
</bind>
</comp>

<comp id="165" class="1005" name="i0_0_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="1"/>
<pin id="167" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i0_0 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="i0_0_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="2" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i0_0/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="i1_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="1"/>
<pin id="179" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="i1_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="2" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="189" class="1005" name="i2_0_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="1"/>
<pin id="191" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="i2_0_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="6" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/9 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i0_0_i_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="1"/>
<pin id="202" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i0_0_i (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="i0_0_i_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i0_0_i/16 "/>
</bind>
</comp>

<comp id="211" class="1005" name="i1_0_i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="1"/>
<pin id="213" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="i1_0_i_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="2" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/17 "/>
</bind>
</comp>

<comp id="222" class="1005" name="i2_0_i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="1"/>
<pin id="224" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i2_0_i (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="i2_0_i_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0_i/18 "/>
</bind>
</comp>

<comp id="233" class="1005" name="i11_0_i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="1"/>
<pin id="235" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i11_0_i (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="i11_0_i_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i11_0_i/22 "/>
</bind>
</comp>

<comp id="244" class="1005" name="i22_0_i_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="1"/>
<pin id="246" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i22_0_i (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="i22_0_i_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="1" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i22_0_i/23 "/>
</bind>
</comp>

<comp id="255" class="1005" name="reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="1"/>
<pin id="257" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_V tmpinput_V_load "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln177_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="0"/>
<pin id="263" dir="0" index="1" bw="2" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="i0_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln179_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln203_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="2"/>
<pin id="280" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln203_24_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="2"/>
<pin id="284" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_24/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln203_25_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="2"/>
<pin id="288" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_25/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln203_26_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="2"/>
<pin id="292" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_26/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln203_27_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="2"/>
<pin id="296" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_27/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln203_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln203_28_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_28/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln180_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="0" index="1" bw="2" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="xor_ln182_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="0" index="1" bw="2" slack="0"/>
<pin id="318" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln182/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln187_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln182_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="1"/>
<pin id="329" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_24_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="2" slack="1"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln182_3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182_3/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sub_ln182_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln182/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln182_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="2" slack="2"/>
<pin id="350" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln182/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln187_6_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="1"/>
<pin id="354" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_6/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_25_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="2" slack="1"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln187_7_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_7/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sub_ln187_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="2" slack="0"/>
<pin id="369" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln187/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sext_ln187_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln187_1/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln187_3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="2" slack="2"/>
<pin id="379" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187_3/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln182_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln182/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln187_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="1"/>
<pin id="387" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln187/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln187_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="1"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln187_2/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln203_14_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="0"/>
<pin id="394" dir="0" index="1" bw="7" slack="0"/>
<pin id="395" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_14/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln203_15_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="0"/>
<pin id="400" dir="0" index="1" bw="2" slack="3"/>
<pin id="401" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_15/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln187_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="3"/>
<pin id="405" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sext_ln203_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="1"/>
<pin id="408" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln203_29_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_29/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln189_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="0" index="1" bw="6" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/9 "/>
</bind>
</comp>

<comp id="420" class="1004" name="i2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/9 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_28_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="0"/>
<pin id="428" dir="0" index="1" bw="6" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/9 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln203_34_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="0"/>
<pin id="436" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_34/9 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln203_17_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="0" index="1" bw="2" slack="1"/>
<pin id="441" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_17/9 "/>
</bind>
</comp>

<comp id="443" class="1004" name="trunc_ln203_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/9 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_30_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="0" index="1" bw="6" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/9 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln203_37_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="7" slack="0"/>
<pin id="457" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_37/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln203_19_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="0"/>
<pin id="461" dir="0" index="1" bw="2" slack="1"/>
<pin id="462" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_19/9 "/>
</bind>
</comp>

<comp id="464" class="1004" name="trunc_ln203_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_1/9 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sub_ln195_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="0" index="1" bw="2" slack="4"/>
<pin id="471" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln195/9 "/>
</bind>
</comp>

<comp id="474" class="1004" name="i1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="4"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln203_35_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="1"/>
<pin id="482" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_35/10 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_shl_cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="0"/>
<pin id="485" dir="0" index="1" bw="7" slack="1"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/10 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sub_ln203_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_2/10 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln203_18_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="0"/>
<pin id="498" dir="0" index="1" bw="2" slack="6"/>
<pin id="499" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_18/10 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln203_38_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="1"/>
<pin id="503" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_38/10 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_shl1_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="9" slack="0"/>
<pin id="506" dir="0" index="1" bw="7" slack="1"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/10 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sub_ln203_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="9" slack="0"/>
<pin id="513" dir="0" index="1" bw="8" slack="0"/>
<pin id="514" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_3/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln203_20_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="9" slack="0"/>
<pin id="519" dir="0" index="1" bw="2" slack="6"/>
<pin id="520" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_20/10 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln203_39_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="1"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_39/11 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln203_36_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="9" slack="3"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_36/13 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln203_32_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="1"/>
<pin id="532" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_32/14 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_27_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="0"/>
<pin id="535" dir="0" index="1" bw="2" slack="1"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/14 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln203_33_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_33/14 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sub_ln203_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="0" index="1" bw="2" slack="0"/>
<pin id="547" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_1/14 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln203_16_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="0" index="1" bw="2" slack="6"/>
<pin id="553" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_16/14 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sext_ln203_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="1"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_1/15 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln122_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="0"/>
<pin id="561" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/16 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln122_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="0"/>
<pin id="565" dir="0" index="1" bw="2" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/16 "/>
</bind>
</comp>

<comp id="569" class="1004" name="i0_3_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0_3/16 "/>
</bind>
</comp>

<comp id="575" class="1004" name="trunc_ln126_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="0"/>
<pin id="577" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln126/16 "/>
</bind>
</comp>

<comp id="579" class="1004" name="shl_ln_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="3" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/16 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln126_12_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_12/16 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sub_ln126_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="0"/>
<pin id="593" dir="0" index="1" bw="2" slack="0"/>
<pin id="594" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln126/16 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sext_ln126_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126/16 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln126_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="3" slack="0"/>
<pin id="603" dir="0" index="1" bw="4" slack="0"/>
<pin id="604" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/16 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln126_13_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="0"/>
<pin id="609" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_13/16 "/>
</bind>
</comp>

<comp id="611" class="1004" name="icmp_ln124_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="2" slack="0"/>
<pin id="613" dir="0" index="1" bw="2" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/17 "/>
</bind>
</comp>

<comp id="617" class="1004" name="i1_6_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="2" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_6/17 "/>
</bind>
</comp>

<comp id="623" class="1004" name="or_ln1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="0"/>
<pin id="625" dir="0" index="1" bw="2" slack="0"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="0" index="3" bw="2" slack="0"/>
<pin id="628" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/17 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln126_14_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="0"/>
<pin id="635" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_14/17 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln125_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/18 "/>
</bind>
</comp>

<comp id="641" class="1004" name="icmp_ln125_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="2" slack="0"/>
<pin id="643" dir="0" index="1" bw="2" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/18 "/>
</bind>
</comp>

<comp id="647" class="1004" name="i2_6_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2_6/18 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln126_10_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="4" slack="2"/>
<pin id="655" dir="0" index="1" bw="2" slack="0"/>
<pin id="656" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_10/18 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sext_ln126_4_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="5" slack="0"/>
<pin id="660" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126_4/18 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln126_9_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="5" slack="0"/>
<pin id="664" dir="0" index="1" bw="5" slack="1"/>
<pin id="665" dir="1" index="2" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_9/18 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln126_11_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="2"/>
<pin id="669" dir="0" index="1" bw="2" slack="0"/>
<pin id="670" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_11/18 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln126_12_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="5" slack="0"/>
<pin id="674" dir="0" index="1" bw="5" slack="1"/>
<pin id="675" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_12/18 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln126_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="5" slack="1"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_3/19 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sext_ln126_3_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="3"/>
<pin id="683" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126_3/21 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln126_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="0"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/21 "/>
</bind>
</comp>

<comp id="689" class="1004" name="icmp_ln131_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="2" slack="0"/>
<pin id="691" dir="0" index="1" bw="2" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/22 "/>
</bind>
</comp>

<comp id="695" class="1004" name="i1_5_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="2" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_5/22 "/>
</bind>
</comp>

<comp id="701" class="1004" name="or_ln_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="5" slack="0"/>
<pin id="703" dir="0" index="1" bw="2" slack="0"/>
<pin id="704" dir="0" index="2" bw="1" slack="0"/>
<pin id="705" dir="0" index="3" bw="2" slack="0"/>
<pin id="706" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/22 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln203_30_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="2" slack="0"/>
<pin id="713" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_30/22 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_26_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="0"/>
<pin id="717" dir="0" index="1" bw="2" slack="0"/>
<pin id="718" dir="0" index="2" bw="1" slack="0"/>
<pin id="719" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/22 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln203_31_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="4" slack="0"/>
<pin id="725" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_31/22 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sub_ln203_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="0"/>
<pin id="729" dir="0" index="1" bw="2" slack="0"/>
<pin id="730" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/22 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln133_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="2" slack="0"/>
<pin id="735" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/23 "/>
</bind>
</comp>

<comp id="737" class="1004" name="icmp_ln133_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="2" slack="0"/>
<pin id="739" dir="0" index="1" bw="2" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/23 "/>
</bind>
</comp>

<comp id="743" class="1004" name="i2_5_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="2" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2_5/23 "/>
</bind>
</comp>

<comp id="749" class="1004" name="add_ln134_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="2" slack="0"/>
<pin id="751" dir="0" index="1" bw="4" slack="0"/>
<pin id="752" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/23 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln134_5_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="0"/>
<pin id="757" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_5/23 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln134_1_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="5" slack="1"/>
<pin id="761" dir="0" index="1" bw="4" slack="0"/>
<pin id="762" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_1/23 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln203_40_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="2" slack="0"/>
<pin id="766" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_40/23 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln203_21_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="5" slack="1"/>
<pin id="770" dir="0" index="1" bw="2" slack="0"/>
<pin id="771" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_21/23 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sext_ln203_2_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="5" slack="0"/>
<pin id="775" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_2/23 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln134_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="5" slack="2"/>
<pin id="780" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/25 "/>
</bind>
</comp>

<comp id="785" class="1005" name="i0_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="2" slack="0"/>
<pin id="787" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i0 "/>
</bind>
</comp>

<comp id="790" class="1005" name="data_V_addr_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="2" slack="1"/>
<pin id="792" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="795" class="1005" name="data_V_load_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="1"/>
<pin id="797" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_V_load "/>
</bind>
</comp>

<comp id="800" class="1005" name="zext_ln203_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="9" slack="6"/>
<pin id="802" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln203 "/>
</bind>
</comp>

<comp id="806" class="1005" name="zext_ln203_24_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="7" slack="3"/>
<pin id="808" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln203_24 "/>
</bind>
</comp>

<comp id="811" class="1005" name="zext_ln203_25_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="6" slack="2"/>
<pin id="813" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln203_25 "/>
</bind>
</comp>

<comp id="816" class="1005" name="zext_ln203_26_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="5" slack="2"/>
<pin id="818" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln203_26 "/>
</bind>
</comp>

<comp id="825" class="1005" name="xor_ln182_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="2" slack="1"/>
<pin id="827" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln182 "/>
</bind>
</comp>

<comp id="831" class="1005" name="add_ln187_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="2" slack="1"/>
<pin id="833" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln187 "/>
</bind>
</comp>

<comp id="838" class="1005" name="add_ln182_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="5" slack="1"/>
<pin id="840" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln182 "/>
</bind>
</comp>

<comp id="843" class="1005" name="sub_ln187_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="5" slack="1"/>
<pin id="845" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln187 "/>
</bind>
</comp>

<comp id="848" class="1005" name="add_ln187_3_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="6" slack="1"/>
<pin id="850" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln187_3 "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmpinput_V_addr_7_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="4" slack="1"/>
<pin id="855" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmpinput_V_addr_7 "/>
</bind>
</comp>

<comp id="858" class="1005" name="linebuffer_V_5_addr_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="1"/>
<pin id="860" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_5_addr "/>
</bind>
</comp>

<comp id="863" class="1005" name="add_ln203_15_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="7" slack="1"/>
<pin id="865" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_15 "/>
</bind>
</comp>

<comp id="868" class="1005" name="zext_ln187_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="1"/>
<pin id="870" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln187 "/>
</bind>
</comp>

<comp id="874" class="1005" name="linebuffer_V_5_addr_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="1"/>
<pin id="876" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_5_addr_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_V_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="3"/>
<pin id="881" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="887" class="1005" name="i2_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="6" slack="0"/>
<pin id="889" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="892" class="1005" name="add_ln203_17_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="1"/>
<pin id="894" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_17 "/>
</bind>
</comp>

<comp id="897" class="1005" name="trunc_ln203_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="7" slack="1"/>
<pin id="899" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln203 "/>
</bind>
</comp>

<comp id="902" class="1005" name="add_ln203_19_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="1"/>
<pin id="904" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_19 "/>
</bind>
</comp>

<comp id="907" class="1005" name="trunc_ln203_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="7" slack="1"/>
<pin id="909" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln203_1 "/>
</bind>
</comp>

<comp id="912" class="1005" name="sub_ln195_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="2" slack="1"/>
<pin id="914" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln195 "/>
</bind>
</comp>

<comp id="918" class="1005" name="i1_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="2" slack="1"/>
<pin id="920" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="923" class="1005" name="add_ln203_18_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="9" slack="3"/>
<pin id="925" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="add_ln203_18 "/>
</bind>
</comp>

<comp id="928" class="1005" name="add_ln203_20_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="9" slack="1"/>
<pin id="930" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_20 "/>
</bind>
</comp>

<comp id="933" class="1005" name="linebuffer_V_5_addr_3_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="1"/>
<pin id="935" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_5_addr_3 "/>
</bind>
</comp>

<comp id="938" class="1005" name="linebuffer_V_5_load_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="1"/>
<pin id="940" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_5_load "/>
</bind>
</comp>

<comp id="943" class="1005" name="add_ln203_16_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="5" slack="1"/>
<pin id="945" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_16 "/>
</bind>
</comp>

<comp id="951" class="1005" name="i0_3_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="2" slack="0"/>
<pin id="953" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i0_3 "/>
</bind>
</comp>

<comp id="956" class="1005" name="sext_ln126_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="5" slack="2"/>
<pin id="958" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln126 "/>
</bind>
</comp>

<comp id="961" class="1005" name="zext_ln126_13_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="5" slack="2"/>
<pin id="963" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln126_13 "/>
</bind>
</comp>

<comp id="969" class="1005" name="i1_6_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="2" slack="0"/>
<pin id="971" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i1_6 "/>
</bind>
</comp>

<comp id="974" class="1005" name="or_ln1_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="5" slack="1"/>
<pin id="976" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1 "/>
</bind>
</comp>

<comp id="979" class="1005" name="zext_ln126_14_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="6" slack="1"/>
<pin id="981" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln126_14 "/>
</bind>
</comp>

<comp id="987" class="1005" name="i2_6_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="2" slack="0"/>
<pin id="989" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i2_6 "/>
</bind>
</comp>

<comp id="992" class="1005" name="add_ln126_9_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="6" slack="3"/>
<pin id="994" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="add_ln126_9 "/>
</bind>
</comp>

<comp id="997" class="1005" name="add_ln126_12_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="5" slack="1"/>
<pin id="999" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln126_12 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="output_V_addr_5_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="5" slack="1"/>
<pin id="1004" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_5 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="output_V_load_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="1"/>
<pin id="1009" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_V_load "/>
</bind>
</comp>

<comp id="1015" class="1005" name="i1_5_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="2" slack="0"/>
<pin id="1017" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i1_5 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="or_ln_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="5" slack="1"/>
<pin id="1022" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1025" class="1005" name="sub_ln203_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="5" slack="1"/>
<pin id="1027" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="i2_5_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="2" slack="0"/>
<pin id="1035" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i2_5 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="add_ln134_1_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="5" slack="2"/>
<pin id="1040" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln134_1 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmpinput_V_addr_9_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="4" slack="1"/>
<pin id="1045" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmpinput_V_addr_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="78"><net_src comp="67" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="79" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="122" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="142" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="236"><net_src comp="8" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="258"><net_src comp="73" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="265"><net_src comp="169" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="10" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="169" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="16" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="169" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="281"><net_src comp="165" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="165" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="165" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="165" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="165" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="20" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="313"><net_src comp="181" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="10" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="181" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="10" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="181" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="10" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="335"><net_src comp="24" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="8" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="330" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="327" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="360"><net_src comp="24" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="8" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="355" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="352" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="381" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="396"><net_src comp="385" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="26" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="418"><net_src comp="193" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="30" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="193" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="34" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="36" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="193" pin="4"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="38" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="36" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="420" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="38" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="447" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="40" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="177" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="177" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="16" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="488"><net_src comp="42" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="8" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="483" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="480" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="509"><net_src comp="42" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="8" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="504" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="501" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="522" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="529"><net_src comp="526" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="538"><net_src comp="24" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="8" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="543"><net_src comp="533" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="530" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="555" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="562"><net_src comp="204" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="204" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="40" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="204" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="16" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="204" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="584"><net_src comp="44" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="575" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="8" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="579" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="559" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="46" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="591" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="601" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="215" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="10" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="215" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="16" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="629"><net_src comp="48" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="215" pin="4"/><net_sink comp="623" pin=1"/></net>

<net id="631"><net_src comp="38" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="632"><net_src comp="215" pin="4"/><net_sink comp="623" pin=3"/></net>

<net id="636"><net_src comp="623" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="226" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="226" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="10" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="226" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="16" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="637" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="661"><net_src comp="653" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="658" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="637" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="667" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="677" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="693"><net_src comp="237" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="10" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="237" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="16" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="707"><net_src comp="48" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="237" pin="4"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="38" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="710"><net_src comp="237" pin="4"/><net_sink comp="701" pin=3"/></net>

<net id="714"><net_src comp="237" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="720"><net_src comp="24" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="237" pin="4"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="8" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="726"><net_src comp="715" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="723" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="711" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="736"><net_src comp="248" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="248" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="10" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="248" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="16" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="733" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="20" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="749" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="248" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="764" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="776"><net_src comp="768" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="781"><net_src comp="778" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="788"><net_src comp="267" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="793"><net_src comp="54" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="798"><net_src comp="61" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="803"><net_src comp="278" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="809"><net_src comp="282" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="814"><net_src comp="286" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="819"><net_src comp="290" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="828"><net_src comp="315" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="834"><net_src comp="321" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="837"><net_src comp="831" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="841"><net_src comp="347" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="846"><net_src comp="366" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="851"><net_src comp="376" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="856"><net_src comp="79" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="861"><net_src comp="86" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="866"><net_src comp="398" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="871"><net_src comp="403" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="877"><net_src comp="99" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="882"><net_src comp="93" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="890"><net_src comp="420" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="895"><net_src comp="438" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="900"><net_src comp="443" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="905"><net_src comp="459" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="910"><net_src comp="464" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="915"><net_src comp="468" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="921"><net_src comp="474" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="926"><net_src comp="496" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="931"><net_src comp="517" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="936"><net_src comp="106" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="941"><net_src comp="93" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="946"><net_src comp="550" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="954"><net_src comp="569" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="959"><net_src comp="597" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="964"><net_src comp="607" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="972"><net_src comp="617" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="977"><net_src comp="623" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="982"><net_src comp="633" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="990"><net_src comp="647" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="995"><net_src comp="662" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1000"><net_src comp="672" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1005"><net_src comp="129" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1010"><net_src comp="136" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="1018"><net_src comp="695" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1023"><net_src comp="701" pin="4"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1028"><net_src comp="727" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1036"><net_src comp="743" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1041"><net_src comp="759" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1046"><net_src comp="150" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="73" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {21 25 }
	Port: linebuffer_V_5 | {9 13 }
 - Input state : 
	Port: cnnshift_arr_buffer<ap_fixed,ap_fixed,config2> : data_V | {2 3 }
	Port: cnnshift_arr_buffer<ap_fixed,ap_fixed,config2> : output_V | {19 20 }
	Port: cnnshift_arr_buffer<ap_fixed,ap_fixed,config2> : linebuffer_V_5 | {7 8 11 12 }
  - Chain level:
	State 1
	State 2
		icmp_ln177 : 1
		i0 : 1
		br_ln177 : 2
		zext_ln179 : 1
		data_V_addr : 2
		data_V_load : 3
	State 3
	State 4
		add_ln203 : 1
		zext_ln203_28 : 2
		tmpinput_V_addr : 3
		store_ln179 : 4
	State 5
		icmp_ln180 : 1
		br_ln180 : 2
		xor_ln182 : 1
		add_ln187 : 1
	State 6
		zext_ln182_3 : 1
		sub_ln182 : 2
		add_ln182 : 3
		zext_ln187_7 : 1
		sub_ln187 : 2
		sext_ln187_1 : 3
		add_ln187_3 : 4
	State 7
		tmpinput_V_addr_7 : 1
		tmp1_V : 2
		linebuffer_V_5_addr : 1
		add_ln203_14 : 1
		add_ln203_15 : 2
		tmp_V : 2
	State 8
		zext_ln203_29 : 1
		linebuffer_V_5_addr_1 : 2
	State 9
		icmp_ln189 : 1
		i2 : 1
		br_ln189 : 2
		tmp_28 : 1
		zext_ln203_34 : 2
		add_ln203_17 : 3
		trunc_ln203 : 4
		tmp_30 : 2
		zext_ln203_37 : 3
		add_ln203_19 : 4
		trunc_ln203_1 : 5
	State 10
		sub_ln203_2 : 1
		add_ln203_18 : 2
		sub_ln203_3 : 1
		add_ln203_20 : 2
	State 11
		linebuffer_V_5_addr_3 : 1
		linebuffer_V_5_load : 2
	State 12
	State 13
		linebuffer_V_5_addr_2 : 1
		store_ln190 : 2
	State 14
		zext_ln203_33 : 1
		sub_ln203_1 : 2
		add_ln203_16 : 3
	State 15
		tmpinput_V_addr_8 : 1
		store_ln195 : 2
	State 16
		zext_ln122 : 1
		icmp_ln122 : 1
		i0_3 : 1
		br_ln122 : 2
		trunc_ln126 : 1
		shl_ln : 2
		zext_ln126_12 : 3
		sub_ln126 : 4
		sext_ln126 : 5
		add_ln126 : 5
		zext_ln126_13 : 6
	State 17
		icmp_ln124 : 1
		i1_6 : 1
		br_ln124 : 2
		or_ln1 : 1
		zext_ln126_14 : 2
	State 18
		zext_ln125 : 1
		icmp_ln125 : 1
		i2_6 : 1
		br_ln125 : 2
		add_ln126_10 : 2
		sext_ln126_4 : 3
		add_ln126_9 : 4
		add_ln126_11 : 2
		add_ln126_12 : 3
	State 19
		output_V_addr_5 : 1
		output_V_load : 2
	State 20
	State 21
		zext_ln126 : 1
		output_V_addr_6 : 2
		store_ln126 : 3
	State 22
		icmp_ln131 : 1
		i1_5 : 1
		br_ln131 : 2
		or_ln : 1
		zext_ln203_30 : 1
		tmp_26 : 1
		zext_ln203_31 : 2
		sub_ln203 : 3
	State 23
		zext_ln133 : 1
		icmp_ln133 : 1
		i2_5 : 1
		br_ln133 : 2
		add_ln134 : 2
		zext_ln134_5 : 3
		add_ln134_1 : 4
		zext_ln203_40 : 1
		add_ln203_21 : 2
		sext_ln203_2 : 3
		tmpinput_V_addr_9 : 4
		tmpinput_V_load : 5
	State 24
	State 25
		output_V_addr : 1
		store_ln134 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       i0_fu_267      |    0    |    10   |
|          |   add_ln203_fu_298   |    0    |    13   |
|          |   add_ln187_fu_321   |    0    |    10   |
|          |   add_ln182_fu_347   |    0    |    12   |
|          |  add_ln187_3_fu_376  |    0    |    15   |
|          |  add_ln203_14_fu_392 |    0    |    12   |
|          |  add_ln203_15_fu_398 |    0    |    12   |
|          |       i2_fu_420      |    0    |    15   |
|          |  add_ln203_17_fu_438 |    0    |    15   |
|          |  add_ln203_19_fu_459 |    0    |    15   |
|          |       i1_fu_474      |    0    |    10   |
|          |  add_ln203_18_fu_496 |    0    |    12   |
|          |  add_ln203_20_fu_517 |    0    |    12   |
|    add   |  add_ln203_16_fu_550 |    0    |    12   |
|          |      i0_3_fu_569     |    0    |    10   |
|          |   add_ln126_fu_601   |    0    |    13   |
|          |      i1_6_fu_617     |    0    |    10   |
|          |      i2_6_fu_647     |    0    |    10   |
|          |  add_ln126_10_fu_653 |    0    |    13   |
|          |  add_ln126_9_fu_662  |    0    |    15   |
|          |  add_ln126_11_fu_667 |    0    |    12   |
|          |  add_ln126_12_fu_672 |    0    |    12   |
|          |      i1_5_fu_695     |    0    |    10   |
|          |      i2_5_fu_743     |    0    |    10   |
|          |   add_ln134_fu_749   |    0    |    13   |
|          |  add_ln134_1_fu_759  |    0    |    15   |
|          |  add_ln203_21_fu_768 |    0    |    15   |
|----------|----------------------|---------|---------|
|          |   sub_ln182_fu_341   |    0    |    12   |
|          |   sub_ln187_fu_366   |    0    |    13   |
|          |   sub_ln195_fu_468   |    0    |    10   |
|    sub   |  sub_ln203_2_fu_490  |    0    |    12   |
|          |  sub_ln203_3_fu_511  |    0    |    12   |
|          |  sub_ln203_1_fu_544  |    0    |    12   |
|          |   sub_ln126_fu_591   |    0    |    12   |
|          |   sub_ln203_fu_727   |    0    |    13   |
|----------|----------------------|---------|---------|
|          |   icmp_ln177_fu_261  |    0    |    8    |
|          |   icmp_ln180_fu_309  |    0    |    8    |
|          |   icmp_ln189_fu_414  |    0    |    11   |
|   icmp   |   icmp_ln122_fu_563  |    0    |    8    |
|          |   icmp_ln124_fu_611  |    0    |    8    |
|          |   icmp_ln125_fu_641  |    0    |    8    |
|          |   icmp_ln131_fu_689  |    0    |    8    |
|          |   icmp_ln133_fu_737  |    0    |    8    |
|----------|----------------------|---------|---------|
|    xor   |   xor_ln182_fu_315   |    0    |    2    |
|----------|----------------------|---------|---------|
|          |   zext_ln179_fu_273  |    0    |    0    |
|          |   zext_ln203_fu_278  |    0    |    0    |
|          | zext_ln203_24_fu_282 |    0    |    0    |
|          | zext_ln203_25_fu_286 |    0    |    0    |
|          | zext_ln203_26_fu_290 |    0    |    0    |
|          | zext_ln203_27_fu_294 |    0    |    0    |
|          | zext_ln203_28_fu_304 |    0    |    0    |
|          |   zext_ln182_fu_327  |    0    |    0    |
|          |  zext_ln182_3_fu_337 |    0    |    0    |
|          |  zext_ln187_6_fu_352 |    0    |    0    |
|          |  zext_ln187_7_fu_362 |    0    |    0    |
|          |   zext_ln187_fu_403  |    0    |    0    |
|          | zext_ln203_29_fu_409 |    0    |    0    |
|          | zext_ln203_34_fu_434 |    0    |    0    |
|          | zext_ln203_37_fu_455 |    0    |    0    |
|          | zext_ln203_35_fu_480 |    0    |    0    |
|   zext   | zext_ln203_38_fu_501 |    0    |    0    |
|          | zext_ln203_39_fu_522 |    0    |    0    |
|          | zext_ln203_36_fu_526 |    0    |    0    |
|          | zext_ln203_32_fu_530 |    0    |    0    |
|          | zext_ln203_33_fu_540 |    0    |    0    |
|          |   zext_ln122_fu_559  |    0    |    0    |
|          | zext_ln126_12_fu_587 |    0    |    0    |
|          | zext_ln126_13_fu_607 |    0    |    0    |
|          | zext_ln126_14_fu_633 |    0    |    0    |
|          |   zext_ln125_fu_637  |    0    |    0    |
|          |  zext_ln126_3_fu_677 |    0    |    0    |
|          |   zext_ln126_fu_684  |    0    |    0    |
|          | zext_ln203_30_fu_711 |    0    |    0    |
|          | zext_ln203_31_fu_723 |    0    |    0    |
|          |   zext_ln133_fu_733  |    0    |    0    |
|          |  zext_ln134_5_fu_755 |    0    |    0    |
|          | zext_ln203_40_fu_764 |    0    |    0    |
|          |   zext_ln134_fu_778  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_24_fu_330    |    0    |    0    |
|          |     tmp_25_fu_355    |    0    |    0    |
|          |     tmp_28_fu_426    |    0    |    0    |
|          |     tmp_30_fu_447    |    0    |    0    |
|          |   p_shl_cast_fu_483  |    0    |    0    |
|bitconcatenate|  p_shl1_cast_fu_504  |    0    |    0    |
|          |     tmp_27_fu_533    |    0    |    0    |
|          |     shl_ln_fu_579    |    0    |    0    |
|          |     or_ln1_fu_623    |    0    |    0    |
|          |     or_ln_fu_701     |    0    |    0    |
|          |     tmp_26_fu_715    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  sext_ln187_1_fu_372 |    0    |    0    |
|          |   sext_ln182_fu_381  |    0    |    0    |
|          |   sext_ln187_fu_385  |    0    |    0    |
|          |  sext_ln187_2_fu_388 |    0    |    0    |
|   sext   |   sext_ln203_fu_406  |    0    |    0    |
|          |  sext_ln203_1_fu_555 |    0    |    0    |
|          |   sext_ln126_fu_597  |    0    |    0    |
|          |  sext_ln126_4_fu_658 |    0    |    0    |
|          |  sext_ln126_3_fu_681 |    0    |    0    |
|          |  sext_ln203_2_fu_773 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln203_fu_443  |    0    |    0    |
|   trunc  | trunc_ln203_1_fu_464 |    0    |    0    |
|          |  trunc_ln126_fu_575  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   498   |
|----------|----------------------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|tmpinput_V|    0   |   32   |    3   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    0   |   32   |    3   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln126_12_reg_997    |    5   |
|     add_ln126_9_reg_992     |    6   |
|     add_ln134_1_reg_1038    |    5   |
|      add_ln182_reg_838      |    5   |
|     add_ln187_3_reg_848     |    6   |
|      add_ln187_reg_831      |    2   |
|     add_ln203_15_reg_863    |    7   |
|     add_ln203_16_reg_943    |    5   |
|     add_ln203_17_reg_892    |    8   |
|     add_ln203_18_reg_923    |    9   |
|     add_ln203_19_reg_902    |    8   |
|     add_ln203_20_reg_928    |    9   |
|     data_V_addr_reg_790     |    2   |
|     data_V_load_reg_795     |   16   |
|        i0_0_i_reg_200       |    2   |
|         i0_0_reg_165        |    2   |
|         i0_3_reg_951        |    2   |
|          i0_reg_785         |    2   |
|       i11_0_i_reg_233       |    2   |
|        i1_0_i_reg_211       |    2   |
|         i1_0_reg_177        |    2   |
|        i1_5_reg_1015        |    2   |
|         i1_6_reg_969        |    2   |
|          i1_reg_918         |    2   |
|       i22_0_i_reg_244       |    2   |
|        i2_0_i_reg_222       |    2   |
|         i2_0_reg_189        |    6   |
|        i2_5_reg_1033        |    2   |
|         i2_6_reg_987        |    2   |
|          i2_reg_887         |    6   |
|linebuffer_V_5_addr_1_reg_874|    8   |
|linebuffer_V_5_addr_3_reg_933|    8   |
| linebuffer_V_5_addr_reg_858 |    8   |
| linebuffer_V_5_load_reg_938 |   16   |
|        or_ln1_reg_974       |    5   |
|        or_ln_reg_1020       |    5   |
|   output_V_addr_5_reg_1002  |    5   |
|    output_V_load_reg_1007   |   16   |
|           reg_255           |   16   |
|      sext_ln126_reg_956     |    5   |
|      sub_ln187_reg_843      |    5   |
|      sub_ln195_reg_912      |    2   |
|      sub_ln203_reg_1025     |    5   |
|        tmp_V_reg_879        |   16   |
|  tmpinput_V_addr_7_reg_853  |    4   |
|  tmpinput_V_addr_9_reg_1043 |    4   |
|    trunc_ln203_1_reg_907    |    7   |
|     trunc_ln203_reg_897     |    7   |
|      xor_ln182_reg_825      |    2   |
|    zext_ln126_13_reg_961    |    5   |
|    zext_ln126_14_reg_979    |    6   |
|      zext_ln187_reg_868     |    8   |
|    zext_ln203_24_reg_806    |    7   |
|    zext_ln203_25_reg_811    |    6   |
|    zext_ln203_26_reg_816    |    5   |
|      zext_ln203_reg_800     |    9   |
+-----------------------------+--------+
|            Total            |   323  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_61 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_73 |  p0  |   6  |   4  |   24   ||    33   |
|  grp_access_fu_73 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_93 |  p0  |   6  |   8  |   48   ||    33   |
|  grp_access_fu_93 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_136 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_136 |  p1  |   2  |  16  |   32   ||    9    |
|    i0_0_reg_165   |  p0  |   2  |   2  |    4   ||    9    |
|    i1_0_reg_177   |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   200  || 16.3785 ||   141   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   498  |    -   |
|   Memory  |    0   |    -   |   32   |    3   |    0   |
|Multiplexer|    -   |   16   |    -   |   141  |    -   |
|  Register |    -   |    -   |   323  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   16   |   355  |   642  |    0   |
+-----------+--------+--------+--------+--------+--------+
