# Approximate-Multiplier
This repository contains approximate multiplier Verilog code.

If this code helps you for your research or project, please kindly cite the below paper:

H. Afzali-Kusha, M. Vaeztourshizi, M. Kamal and M. Pedram, "Design Exploration of Energy-Efficient Accuracy-Configurable Dadda Multipliers With Improved Lifetime Based on Voltage Overscaling," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 5, pp. 1207-1220, May 2020, doi: 10.1109/TVLSI.2020.2978874.

Approximate multipliers included in this repository includes:

BAM: H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas, “Bio-inspired
imprecise computational blocks for efficient VLSI implementation of
soft-computing applications,” IEEE Trans. Circuits Syst. I, Reg. Papers,
vol. 57, no. 4, pp. 850–862, Apr. 2010.

EVO: V. Mrazek, R. Hrbacek, Z. Vasicek, and L. Sekanina, “EvoApproxSb:
Library of approximate adders and multipliers for circuit design and
benchmarking of approximation methods,” in Proc. Design, Autom. Test
Eur. Conf. Exhib. (DATE), Mar. 2017, pp. 258–261.

PPAM: G. Zervakis, K. Tsoumanis, S. Xydis, D. Soudris, and K. Pekmestzi,
“Design-efficient approximate multiplication circuits through partial
product perforation,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,
vol. 24, no. 10, pp. 3105–3117, Oct. 2016.

YUS-V2: H. Baba, T. Yang, M. Inoue, K. Tajima, T. Ukezono, and T. Sato,
“A low-power and small-area multiplier for accuracy-scalable approximate
computing,” in Proc. IEEE Comput. Soc. Annu. Symp. VLSI
(ISVLSI), Jul. 2018, pp. 569–574.

TruMD(which has truncated 2, 4, 6, and 8 most LSBs of the Dadda multiplier)


