# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name unit_ind \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unit_ind \
    op interface \
    ports { unit_ind { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name x_t \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_t \
    op interface \
    ports { x_t { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name p_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read \
    op interface \
    ports { p_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name p_read1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read1 \
    op interface \
    ports { p_read1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name p_read2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read2 \
    op interface \
    ports { p_read2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name p_read3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read3 \
    op interface \
    ports { p_read3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name p_read4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read4 \
    op interface \
    ports { p_read4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name p_read5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read5 \
    op interface \
    ports { p_read5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name p_read6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read6 \
    op interface \
    ports { p_read6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name p_read7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read7 \
    op interface \
    ports { p_read7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name p_read8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read8 \
    op interface \
    ports { p_read8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name p_read9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read9 \
    op interface \
    ports { p_read9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name p_read10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read10 \
    op interface \
    ports { p_read10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name p_read11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read11 \
    op interface \
    ports { p_read11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name p_read12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read12 \
    op interface \
    ports { p_read12 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name p_read13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read13 \
    op interface \
    ports { p_read13 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name p_read14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read14 \
    op interface \
    ports { p_read14 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name p_read15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read15 \
    op interface \
    ports { p_read15 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name p_read16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read16 \
    op interface \
    ports { p_read16 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name p_read17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read17 \
    op interface \
    ports { p_read17 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name p_read18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read18 \
    op interface \
    ports { p_read18 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name p_read19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read19 \
    op interface \
    ports { p_read19 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name p_read20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read20 \
    op interface \
    ports { p_read20 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name p_read21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read21 \
    op interface \
    ports { p_read21 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name p_read22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read22 \
    op interface \
    ports { p_read22 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name p_read23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read23 \
    op interface \
    ports { p_read23 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name p_read24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read24 \
    op interface \
    ports { p_read24 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name p_read25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read25 \
    op interface \
    ports { p_read25 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name p_read26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read26 \
    op interface \
    ports { p_read26 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name p_read27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read27 \
    op interface \
    ports { p_read27 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name p_read28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read28 \
    op interface \
    ports { p_read28 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name p_read29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read29 \
    op interface \
    ports { p_read29 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name p_read30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read30 \
    op interface \
    ports { p_read30 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name p_read31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read31 \
    op interface \
    ports { p_read31 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name c_tp \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_tp \
    op interface \
    ports { c_tp { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name unit_ind_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_unit_ind_out \
    op interface \
    ports { unit_ind_out_din { O 6 vector } unit_ind_out_full_n { I 1 bit } unit_ind_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name unit_ind_out1 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_unit_ind_out1 \
    op interface \
    ports { unit_ind_out1_din { O 6 vector } unit_ind_out1_full_n { I 1 bit } unit_ind_out1_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name unit_ind_out2 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_unit_ind_out2 \
    op interface \
    ports { unit_ind_out2_din { O 6 vector } unit_ind_out2_full_n { I 1 bit } unit_ind_out2_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name unit_ind_out3 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_unit_ind_out3 \
    op interface \
    ports { unit_ind_out3_din { O 6 vector } unit_ind_out3_full_n { I 1 bit } unit_ind_out3_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name unit_ind_out4 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_unit_ind_out4 \
    op interface \
    ports { unit_ind_out4_din { O 6 vector } unit_ind_out4_full_n { I 1 bit } unit_ind_out4_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name x_t_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_x_t_out \
    op interface \
    ports { x_t_out_din { O 32 vector } x_t_out_full_n { I 1 bit } x_t_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name x_t_out5 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_x_t_out5 \
    op interface \
    ports { x_t_out5_din { O 32 vector } x_t_out5_full_n { I 1 bit } x_t_out5_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name x_t_out6 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_x_t_out6 \
    op interface \
    ports { x_t_out6_din { O 32 vector } x_t_out6_full_n { I 1 bit } x_t_out6_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name x_t_out7 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_x_t_out7 \
    op interface \
    ports { x_t_out7_din { O 32 vector } x_t_out7_full_n { I 1 bit } x_t_out7_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name h_tps_0_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_0_out \
    op interface \
    ports { h_tps_0_out_din { O 32 vector } h_tps_0_out_full_n { I 1 bit } h_tps_0_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name h_tps_0_out8 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_0_out8 \
    op interface \
    ports { h_tps_0_out8_din { O 32 vector } h_tps_0_out8_full_n { I 1 bit } h_tps_0_out8_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name h_tps_1_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_1_out \
    op interface \
    ports { h_tps_1_out_din { O 32 vector } h_tps_1_out_full_n { I 1 bit } h_tps_1_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name h_tps_1_out9 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_1_out9 \
    op interface \
    ports { h_tps_1_out9_din { O 32 vector } h_tps_1_out9_full_n { I 1 bit } h_tps_1_out9_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name h_tps_2_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_2_out \
    op interface \
    ports { h_tps_2_out_din { O 32 vector } h_tps_2_out_full_n { I 1 bit } h_tps_2_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name h_tps_2_out10 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_2_out10 \
    op interface \
    ports { h_tps_2_out10_din { O 32 vector } h_tps_2_out10_full_n { I 1 bit } h_tps_2_out10_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name h_tps_3_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_3_out \
    op interface \
    ports { h_tps_3_out_din { O 32 vector } h_tps_3_out_full_n { I 1 bit } h_tps_3_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name h_tps_3_out11 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_3_out11 \
    op interface \
    ports { h_tps_3_out11_din { O 32 vector } h_tps_3_out11_full_n { I 1 bit } h_tps_3_out11_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name h_tps_4_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_4_out \
    op interface \
    ports { h_tps_4_out_din { O 32 vector } h_tps_4_out_full_n { I 1 bit } h_tps_4_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name h_tps_4_out12 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_4_out12 \
    op interface \
    ports { h_tps_4_out12_din { O 32 vector } h_tps_4_out12_full_n { I 1 bit } h_tps_4_out12_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name h_tps_5_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_5_out \
    op interface \
    ports { h_tps_5_out_din { O 32 vector } h_tps_5_out_full_n { I 1 bit } h_tps_5_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name h_tps_5_out13 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_5_out13 \
    op interface \
    ports { h_tps_5_out13_din { O 32 vector } h_tps_5_out13_full_n { I 1 bit } h_tps_5_out13_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name h_tps_6_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_6_out \
    op interface \
    ports { h_tps_6_out_din { O 32 vector } h_tps_6_out_full_n { I 1 bit } h_tps_6_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name h_tps_6_out14 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_6_out14 \
    op interface \
    ports { h_tps_6_out14_din { O 32 vector } h_tps_6_out14_full_n { I 1 bit } h_tps_6_out14_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name h_tps_7_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_7_out \
    op interface \
    ports { h_tps_7_out_din { O 32 vector } h_tps_7_out_full_n { I 1 bit } h_tps_7_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name h_tps_7_out15 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_7_out15 \
    op interface \
    ports { h_tps_7_out15_din { O 32 vector } h_tps_7_out15_full_n { I 1 bit } h_tps_7_out15_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name h_tps_8_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_8_out \
    op interface \
    ports { h_tps_8_out_din { O 32 vector } h_tps_8_out_full_n { I 1 bit } h_tps_8_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name h_tps_8_out16 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_8_out16 \
    op interface \
    ports { h_tps_8_out16_din { O 32 vector } h_tps_8_out16_full_n { I 1 bit } h_tps_8_out16_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name h_tps_9_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_9_out \
    op interface \
    ports { h_tps_9_out_din { O 32 vector } h_tps_9_out_full_n { I 1 bit } h_tps_9_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name h_tps_9_out17 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_9_out17 \
    op interface \
    ports { h_tps_9_out17_din { O 32 vector } h_tps_9_out17_full_n { I 1 bit } h_tps_9_out17_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name h_tps_10_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_10_out \
    op interface \
    ports { h_tps_10_out_din { O 32 vector } h_tps_10_out_full_n { I 1 bit } h_tps_10_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name h_tps_10_out18 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_10_out18 \
    op interface \
    ports { h_tps_10_out18_din { O 32 vector } h_tps_10_out18_full_n { I 1 bit } h_tps_10_out18_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name h_tps_11_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_11_out \
    op interface \
    ports { h_tps_11_out_din { O 32 vector } h_tps_11_out_full_n { I 1 bit } h_tps_11_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name h_tps_11_out19 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_11_out19 \
    op interface \
    ports { h_tps_11_out19_din { O 32 vector } h_tps_11_out19_full_n { I 1 bit } h_tps_11_out19_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name h_tps_12_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_12_out \
    op interface \
    ports { h_tps_12_out_din { O 32 vector } h_tps_12_out_full_n { I 1 bit } h_tps_12_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name h_tps_12_out20 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_12_out20 \
    op interface \
    ports { h_tps_12_out20_din { O 32 vector } h_tps_12_out20_full_n { I 1 bit } h_tps_12_out20_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name h_tps_13_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_13_out \
    op interface \
    ports { h_tps_13_out_din { O 32 vector } h_tps_13_out_full_n { I 1 bit } h_tps_13_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name h_tps_13_out21 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_13_out21 \
    op interface \
    ports { h_tps_13_out21_din { O 32 vector } h_tps_13_out21_full_n { I 1 bit } h_tps_13_out21_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name h_tps_14_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_14_out \
    op interface \
    ports { h_tps_14_out_din { O 32 vector } h_tps_14_out_full_n { I 1 bit } h_tps_14_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name h_tps_14_out22 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_14_out22 \
    op interface \
    ports { h_tps_14_out22_din { O 32 vector } h_tps_14_out22_full_n { I 1 bit } h_tps_14_out22_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name h_tps_15_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_15_out \
    op interface \
    ports { h_tps_15_out_din { O 32 vector } h_tps_15_out_full_n { I 1 bit } h_tps_15_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name h_tps_15_out23 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_15_out23 \
    op interface \
    ports { h_tps_15_out23_din { O 32 vector } h_tps_15_out23_full_n { I 1 bit } h_tps_15_out23_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name h_tps_16_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_16_out \
    op interface \
    ports { h_tps_16_out_din { O 32 vector } h_tps_16_out_full_n { I 1 bit } h_tps_16_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name h_tps_16_out24 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_16_out24 \
    op interface \
    ports { h_tps_16_out24_din { O 32 vector } h_tps_16_out24_full_n { I 1 bit } h_tps_16_out24_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name h_tps_17_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_17_out \
    op interface \
    ports { h_tps_17_out_din { O 32 vector } h_tps_17_out_full_n { I 1 bit } h_tps_17_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name h_tps_17_out25 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_17_out25 \
    op interface \
    ports { h_tps_17_out25_din { O 32 vector } h_tps_17_out25_full_n { I 1 bit } h_tps_17_out25_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name h_tps_18_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_18_out \
    op interface \
    ports { h_tps_18_out_din { O 32 vector } h_tps_18_out_full_n { I 1 bit } h_tps_18_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name h_tps_18_out26 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_18_out26 \
    op interface \
    ports { h_tps_18_out26_din { O 32 vector } h_tps_18_out26_full_n { I 1 bit } h_tps_18_out26_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name h_tps_19_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_19_out \
    op interface \
    ports { h_tps_19_out_din { O 32 vector } h_tps_19_out_full_n { I 1 bit } h_tps_19_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name h_tps_19_out27 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_19_out27 \
    op interface \
    ports { h_tps_19_out27_din { O 32 vector } h_tps_19_out27_full_n { I 1 bit } h_tps_19_out27_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name h_tps_20_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_20_out \
    op interface \
    ports { h_tps_20_out_din { O 32 vector } h_tps_20_out_full_n { I 1 bit } h_tps_20_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name h_tps_20_out28 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_20_out28 \
    op interface \
    ports { h_tps_20_out28_din { O 32 vector } h_tps_20_out28_full_n { I 1 bit } h_tps_20_out28_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name h_tps_21_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_21_out \
    op interface \
    ports { h_tps_21_out_din { O 32 vector } h_tps_21_out_full_n { I 1 bit } h_tps_21_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name h_tps_21_out29 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_21_out29 \
    op interface \
    ports { h_tps_21_out29_din { O 32 vector } h_tps_21_out29_full_n { I 1 bit } h_tps_21_out29_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name h_tps_22_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_22_out \
    op interface \
    ports { h_tps_22_out_din { O 32 vector } h_tps_22_out_full_n { I 1 bit } h_tps_22_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name h_tps_22_out30 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_22_out30 \
    op interface \
    ports { h_tps_22_out30_din { O 32 vector } h_tps_22_out30_full_n { I 1 bit } h_tps_22_out30_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name h_tps_23_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_23_out \
    op interface \
    ports { h_tps_23_out_din { O 32 vector } h_tps_23_out_full_n { I 1 bit } h_tps_23_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name h_tps_23_out31 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_23_out31 \
    op interface \
    ports { h_tps_23_out31_din { O 32 vector } h_tps_23_out31_full_n { I 1 bit } h_tps_23_out31_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name h_tps_24_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_24_out \
    op interface \
    ports { h_tps_24_out_din { O 32 vector } h_tps_24_out_full_n { I 1 bit } h_tps_24_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name h_tps_24_out32 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_24_out32 \
    op interface \
    ports { h_tps_24_out32_din { O 32 vector } h_tps_24_out32_full_n { I 1 bit } h_tps_24_out32_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name h_tps_25_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_25_out \
    op interface \
    ports { h_tps_25_out_din { O 32 vector } h_tps_25_out_full_n { I 1 bit } h_tps_25_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name h_tps_25_out33 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_25_out33 \
    op interface \
    ports { h_tps_25_out33_din { O 32 vector } h_tps_25_out33_full_n { I 1 bit } h_tps_25_out33_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name h_tps_26_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_26_out \
    op interface \
    ports { h_tps_26_out_din { O 32 vector } h_tps_26_out_full_n { I 1 bit } h_tps_26_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name h_tps_26_out34 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_26_out34 \
    op interface \
    ports { h_tps_26_out34_din { O 32 vector } h_tps_26_out34_full_n { I 1 bit } h_tps_26_out34_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name h_tps_27_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_27_out \
    op interface \
    ports { h_tps_27_out_din { O 32 vector } h_tps_27_out_full_n { I 1 bit } h_tps_27_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name h_tps_27_out35 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_27_out35 \
    op interface \
    ports { h_tps_27_out35_din { O 32 vector } h_tps_27_out35_full_n { I 1 bit } h_tps_27_out35_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name h_tps_28_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_28_out \
    op interface \
    ports { h_tps_28_out_din { O 32 vector } h_tps_28_out_full_n { I 1 bit } h_tps_28_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name h_tps_28_out36 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_28_out36 \
    op interface \
    ports { h_tps_28_out36_din { O 32 vector } h_tps_28_out36_full_n { I 1 bit } h_tps_28_out36_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name h_tps_29_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_29_out \
    op interface \
    ports { h_tps_29_out_din { O 32 vector } h_tps_29_out_full_n { I 1 bit } h_tps_29_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name h_tps_29_out37 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_29_out37 \
    op interface \
    ports { h_tps_29_out37_din { O 32 vector } h_tps_29_out37_full_n { I 1 bit } h_tps_29_out37_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name h_tps_30_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_30_out \
    op interface \
    ports { h_tps_30_out_din { O 32 vector } h_tps_30_out_full_n { I 1 bit } h_tps_30_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name h_tps_30_out38 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_30_out38 \
    op interface \
    ports { h_tps_30_out38_din { O 32 vector } h_tps_30_out38_full_n { I 1 bit } h_tps_30_out38_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name h_tps_31_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_31_out \
    op interface \
    ports { h_tps_31_out_din { O 32 vector } h_tps_31_out_full_n { I 1 bit } h_tps_31_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name h_tps_31_out39 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_31_out39 \
    op interface \
    ports { h_tps_31_out39_din { O 32 vector } h_tps_31_out39_full_n { I 1 bit } h_tps_31_out39_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name c_tp_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_c_tp_out \
    op interface \
    ports { c_tp_out_din { O 32 vector } c_tp_out_full_n { I 1 bit } c_tp_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


