#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jun 07 14:30:45 2017
# Process ID: 9408
# Current directory: C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.runs/synth_1
# Command line: vivado.exe -log FSM_max_common_divisor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FSM_max_common_divisor.tcl
# Log file: C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.runs/synth_1/FSM_max_common_divisor.vds
# Journal file: C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FSM_max_common_divisor.tcl -notrace
Command: synth_design -top FSM_max_common_divisor -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5980 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 281.602 ; gain = 71.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FSM_max_common_divisor' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:17]
WARNING: [Synth 8-614] signal 'addrW' is read in the process but is not in the sensitivity list [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:54]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:54]
WARNING: [Synth 8-614] signal 'tmp' is read in the process but is not in the sensitivity list [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:54]
WARNING: [Synth 8-614] signal 'count_N' is read in the process but is not in the sensitivity list [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:54]
WARNING: [Synth 8-614] signal 'arrayOut' is read in the process but is not in the sensitivity list [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:54]
WARNING: [Synth 8-614] signal 'addrW_N' is read in the process but is not in the sensitivity list [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:54]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'FSM_max_common_divisor' (1#1) [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 319.023 ; gain = 108.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 319.023 ; gain = 108.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 319.023 ; gain = 108.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-5546] ROM "arrayOut_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arrayOut_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'addr_reg' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:113]
WARNING: [Synth 8-327] inferring latch for variable 'ret_reg' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:114]
WARNING: [Synth 8-327] inferring latch for variable 'w_enable_reg' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[0]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[1]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[2]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[3]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[4]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[5]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[6]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[7]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[8]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[9]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[10]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[11]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[12]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[13]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[14]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[15]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[16]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[17]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[18]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[19]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[20]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[21]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[22]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[23]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[24]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[25]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[26]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[27]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[28]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[29]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[30]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[31]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[32]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[33]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[34]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[35]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[36]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[37]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[38]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[39]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[40]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[41]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[42]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[43]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[44]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[45]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[46]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[47]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[48]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[49]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[50]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[51]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[52]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[53]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[54]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[55]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[56]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[57]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[58]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[59]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[60]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[61]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[62]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[63]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[64]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[65]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[66]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[67]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[68]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[69]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[70]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[71]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[72]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[73]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[74]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[75]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[76]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[77]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[78]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[79]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[80]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[81]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[82]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[83]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[84]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[85]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[86]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[87]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[88]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[89]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[90]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[91]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[92]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[93]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[94]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[95]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'arrayOut_reg[96]' [C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.srcs/sources_1/new/FSM_Common_Divisor.vhd:104]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 414.594 ; gain = 204.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   6 Input     10 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 100   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM_max_common_divisor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   6 Input     10 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 100   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'count_reg[0]__0' (FDR) to 'count_reg[0]'
INFO: [Synth 8-3886] merging instance 'count_reg[1]__0' (FDR) to 'count_reg[1]'
INFO: [Synth 8-3886] merging instance 'count_reg[2]__0' (FDR) to 'count_reg[2]'
INFO: [Synth 8-3886] merging instance 'count_reg[3]__0' (FDR) to 'count_reg[3]'
INFO: [Synth 8-3886] merging instance 'count_reg[4]__0' (FDR) to 'count_reg[4]'
INFO: [Synth 8-3886] merging instance 'count_reg[7]__0' (FDR) to 'count_reg[7]'
INFO: [Synth 8-3886] merging instance 'count_reg[5]__0' (FDR) to 'count_reg[5]'
INFO: [Synth 8-3886] merging instance 'count_reg[8]__0' (FDR) to 'count_reg[8]'
INFO: [Synth 8-3886] merging instance 'count_reg[6]__0' (FDR) to 'count_reg[6]'
INFO: [Synth 8-3886] merging instance 'count_reg[9]__0' (FDR) to 'count_reg[9]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 542.816 ; gain = 332.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 542.816 ; gain = 332.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 542.816 ; gain = 332.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 542.816 ; gain = 332.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 542.816 ; gain = 332.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 542.816 ; gain = 332.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 542.816 ; gain = 332.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 542.816 ; gain = 332.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 542.816 ; gain = 332.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |     2|
|4     |LUT2   |    53|
|5     |LUT3   |   147|
|6     |LUT4   |    38|
|7     |LUT5   |   141|
|8     |LUT6   |   761|
|9     |MUXF7  |   226|
|10    |MUXF8  |    92|
|11    |FDRE   |    55|
|12    |LD     |  1038|
|13    |IBUF   |  1003|
|14    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  3606|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 542.816 ; gain = 332.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 113 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 542.816 ; gain = 332.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 542.816 ; gain = 332.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2072 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'FSM_max_common_divisor' is not ideal for floorplanning, since the cellview 'FSM_max_common_divisor' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1038 instances were transformed.
  LD => LDCE: 1038 instances

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 563.004 ; gain = 352.930
INFO: [Common 17-1381] The checkpoint 'C:/CR/Projeto/Task_53/UserDefinedRepository/FSM_Common_Divisor/FSM_Common_Divisor.runs/synth_1/FSM_max_common_divisor.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 563.004 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 07 14:31:15 2017...
