# Round-Robin-Arbiter
Verilog implementation of one of the commonly used arbitration mechanism, Round Robin. verified using systemverilog assertions  
