<?xml version="1.0" encoding="ISO-8859-1" ?>
<opml version="1.0">
	<head>
		<title>VCS dump file for DVE debugging</title>
		<vcsVersion>E-2011.03_Full64</vcsVersion>
		<dateCreated>Wed Oct 22 13:53:15 2014</dateCreated>
	</head>
	<body>
		<!-- VCS compile options -->
		<vcsCompileOptions text="/usr/caen/vcs-2011.03/amd64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ -Masflags= -Mcfl= -pipe -O -I/usr/caen/vcs-2011.03/include  -Mldflags=  -Mout=dve -Mamsrun= -Mvcsaceobjs= -Mcmodrun= -Mobjects= /usr/caen/vcs-2011.03/amd64/lib/libvirsim.so /usr/caen/vcs-2011.03/amd64/lib/liberrorinf.so /usr/caen/vcs-2011.03/amd64/lib/libsnpsmalloc.so  -Msaverestoreobj=/usr/caen/vcs-2011.03/amd64/lib/vcs_save_restore_new.o -Mcrt0= -Mcrtn= -Mcsrc= -Mupdate -Msyslibs=-ldl -lm  -o dve -gui +lint=all,noVCDE +v2k +libext+.v -timescale=1ns/1ns -Xcbug=0x1 -full64 -cm_xmldb -ucli +cli+4 +vcsd +itf+/usr/caen/vcs-2011.03/amd64/lib/vcsd.tab +vpi -debug=3 +memcbk -sverilog +vpi -gen_obj -y ../../src -y ../../src/clib -y /dw/sim_ver -y . testbench.v "/>
		<!-- File list for the whole design -->
		<fileList>
			<file fid="27" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_select_1ofn.v" />
			<file fid="64" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_crossbar.v" />
			<file fid="31" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/rtr_op_ctrl_mac.v" />
			<file fid="4" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/verif/mesh_square/vcr_constants.v" />
			<file fid="74" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_rr_arbiter_base.v" />
			<file fid="37" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/whr_op_ctrl_mac.v" />
			<file fid="62" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/vcr_vc_alloc_wf.v" />
			<file fid="83" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_wf_alloc_sdpa.v" />
			<file fid="84" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_diag_op.v" />
			<file fid="28" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/rtr_alloc_mac.v" />
			<file fid="11" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/rtr_channel_input.v" />
			<file fid="73" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_reduce_bits.v" />
			<file fid="52" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/rtr_flit_type_check.v" />
			<file fid="55" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/vcr_ivc_ctrl.v" />
			<file fid="17" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/rtr_routing_logic.v" />
			<file fid="21" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/verif/mesh_square/whr_constants.v" />
			<file fid="53" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/rtr_next_hop_addr.v" />
			<file fid="50" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_select_mofn.v" />
			<file fid="81" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_wf_alloc_rep.v" />
			<file fid="0" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/verif/mesh_square/testbench.v" />
			<file fid="26" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_mat_mult.v" />
			<file fid="51" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/rtr_flags_mux.v" />
			<file fid="43" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_matrix_arbiter.v" />
			<file fid="67" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_gate_bits.v" />
			<file fid="1" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/verif/mesh_square/c_functions.v" />
			<file fid="10" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/verif/mesh_square/packet_source.v" />
			<file fid="49" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_samq_tracker.v" />
			<file fid="23" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_decode.v" />
			<file fid="32" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/vcr_alloc_mac.v" />
			<file fid="38" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_binary_op.v" />
			<file fid="69" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_multi_hot_det.v" />
			<file fid="80" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_wf_alloc_mux.v" />
			<file fid="9" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/verif/mesh_square/flit_sink.v" />
			<file fid="16" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/rtr_flow_ctrl_output.v" />
			<file fid="45" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_regfile.v" />
			<file fid="79" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_wf_alloc_loop.v" />
			<file fid="77" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_wf_alloc.v" />
			<file fid="35" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/whr_alloc_mac.v" />
			<file fid="75" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_decr.v" />
			<file fid="82" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_wf_alloc_rot.v" />
			<file fid="24" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_encode.v" />
			<file fid="2" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/verif/mesh_square/c_constants.v" />
			<file fid="41" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_err_rpt.v" />
			<file fid="85" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_rotate.v" />
			<file fid="42" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_lod.v" />
			<file fid="72" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_prefix_arbiter_base.v" />
			<file fid="15" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/rtr_flow_ctrl_input.v" />
			<file fid="19" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/vcr_top.v" />
			<file fid="65" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_fifo_ctrl.v" />
			<file fid="12" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/rtr_channel_output.v" />
			<file fid="68" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_incr.v" />
			<file fid="14" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/rtr_flit_buffer.v" />
			<file fid="61" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/vcr_vc_alloc_sep_of.v" />
			<file fid="22" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_arbiter.v" />
			<file fid="48" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_samq_ctrl.v" />
			<file fid="29" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/rtr_crossbar_mac.v" />
			<file fid="58" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/vcr_sw_alloc_sep_of.v" />
			<file fid="33" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/vcr_ip_ctrl_mac.v" />
			<file fid="39" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_damq_ctrl.v" />
			<file fid="25" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_interleave.v" />
			<file fid="7" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_dff.v" />
			<file fid="60" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/vcr_vc_alloc_sep_if.v" />
			<file fid="6" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/router_wrap.v" />
			<file fid="18" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/rtr_top.v" />
			<file fid="57" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/vcr_sw_alloc_sep_if.v" />
			<file fid="40" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_damq_tracker.v" />
			<file fid="66" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_fifo_tracker.v" />
			<file fid="44" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_prefix_arbiter.v" />
			<file fid="56" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/vcr_ovc_ctrl.v" />
			<file fid="8" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_shift_reg.v" />
			<file fid="5" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/verif/mesh_square/parameters.v" />
			<file fid="13" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/rtr_fc_state.v" />
			<file fid="3" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/verif/mesh_square/rtr_constants.v" />
			<file fid="34" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/vcr_op_ctrl_mac.v" />
			<file fid="70" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_one_hot_filter.v" />
			<file fid="76" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_prefix_net.v" />
			<file fid="30" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/rtr_ip_ctrl_mac.v" />
			<file fid="71" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_one_hot_therm_conv.v" />
			<file fid="78" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_wf_alloc_dpa.v" />
			<file fid="63" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_align.v" />
			<file fid="20" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/whr_top.v" />
			<file fid="54" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/rtr_route_filter.v" />
			<file fid="36" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/whr_ip_ctrl_mac.v" />
			<file fid="59" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/vcr_sw_alloc_wf.v" />
			<file fid="46" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_reverse.v" />
			<file fid="47" path="/afs/umich.edu/user/k/e/kelseyer/578/finalworking/FinalProj/src/clib/c_rr_arbiter.v" />
		</fileList>
		<!-- Include file list for the whole design -->
		<includeFileList>
			<incfile fid="27" lineno="37" includeID="2" />
			<incfile fid="64" lineno="35" includeID="2" />
			<incfile fid="31" lineno="37" includeID="1" />
			<incfile fid="31" lineno="38" includeID="2" />
			<incfile fid="31" lineno="39" includeID="3" />
			<incfile fid="37" lineno="36" includeID="1" />
			<incfile fid="37" lineno="37" includeID="2" />
			<incfile fid="37" lineno="38" includeID="3" />
			<incfile fid="37" lineno="39" includeID="21" />
			<incfile fid="62" lineno="37" includeID="1" />
			<incfile fid="62" lineno="38" includeID="2" />
			<incfile fid="62" lineno="39" includeID="3" />
			<incfile fid="62" lineno="40" includeID="4" />
			<incfile fid="83" lineno="37" includeID="2" />
			<incfile fid="28" lineno="42" includeID="1" />
			<incfile fid="28" lineno="43" includeID="2" />
			<incfile fid="28" lineno="44" includeID="3" />
			<incfile fid="11" lineno="37" includeID="1" />
			<incfile fid="11" lineno="38" includeID="2" />
			<incfile fid="11" lineno="39" includeID="3" />
			<incfile fid="73" lineno="35" includeID="2" />
			<incfile fid="52" lineno="35" includeID="2" />
			<incfile fid="55" lineno="39" includeID="1" />
			<incfile fid="55" lineno="40" includeID="2" />
			<incfile fid="55" lineno="41" includeID="3" />
			<incfile fid="55" lineno="42" includeID="4" />
			<incfile fid="17" lineno="35" includeID="1" />
			<incfile fid="17" lineno="36" includeID="2" />
			<incfile fid="53" lineno="35" includeID="1" />
			<incfile fid="53" lineno="36" includeID="2" />
			<incfile fid="50" lineno="35" includeID="2" />
			<incfile fid="81" lineno="36" includeID="1" />
			<incfile fid="81" lineno="37" includeID="2" />
			<incfile fid="0" lineno="33" includeID="1" />
			<incfile fid="0" lineno="34" includeID="2" />
			<incfile fid="0" lineno="35" includeID="3" />
			<incfile fid="0" lineno="36" includeID="4" />
			<incfile fid="0" lineno="37" includeID="5" />
			<incfile fid="26" lineno="35" includeID="2" />
			<incfile fid="51" lineno="35" includeID="1" />
			<incfile fid="51" lineno="36" includeID="2" />
			<incfile fid="43" lineno="35" includeID="2" />
			<incfile fid="67" lineno="35" includeID="2" />
			<incfile fid="10" lineno="35" includeID="1" />
			<incfile fid="10" lineno="36" includeID="2" />
			<incfile fid="10" lineno="37" includeID="3" />
			<incfile fid="10" lineno="38" includeID="4" />
			<incfile fid="49" lineno="36" includeID="1" />
			<incfile fid="49" lineno="37" includeID="2" />
			<incfile fid="23" lineno="37" includeID="1" />
			<incfile fid="32" lineno="40" includeID="1" />
			<incfile fid="32" lineno="41" includeID="2" />
			<incfile fid="32" lineno="42" includeID="4" />
			<incfile fid="38" lineno="35" includeID="2" />
			<incfile fid="69" lineno="35" includeID="2" />
			<incfile fid="69" lineno="36" includeID="1" />
			<incfile fid="80" lineno="36" includeID="1" />
			<incfile fid="80" lineno="37" includeID="2" />
			<incfile fid="9" lineno="31" includeID="1" />
			<incfile fid="9" lineno="32" includeID="2" />
			<incfile fid="9" lineno="33" includeID="3" />
			<incfile fid="16" lineno="35" includeID="1" />
			<incfile fid="16" lineno="36" includeID="2" />
			<incfile fid="16" lineno="37" includeID="3" />
			<incfile fid="45" lineno="36" includeID="1" />
			<incfile fid="45" lineno="37" includeID="2" />
			<incfile fid="79" lineno="37" includeID="2" />
			<incfile fid="77" lineno="35" includeID="2" />
			<incfile fid="35" lineno="36" includeID="2" />
			<incfile fid="35" lineno="37" includeID="1" />
			<incfile fid="75" lineno="35" includeID="1" />
			<incfile fid="82" lineno="36" includeID="1" />
			<incfile fid="82" lineno="37" includeID="2" />
			<incfile fid="24" lineno="37" includeID="1" />
			<incfile fid="41" lineno="35" includeID="2" />
			<incfile fid="85" lineno="35" includeID="1" />
			<incfile fid="85" lineno="36" includeID="2" />
			<incfile fid="42" lineno="35" includeID="1" />
			<incfile fid="15" lineno="36" includeID="1" />
			<incfile fid="15" lineno="37" includeID="2" />
			<incfile fid="15" lineno="38" includeID="3" />
			<incfile fid="19" lineno="36" includeID="1" />
			<incfile fid="19" lineno="37" includeID="2" />
			<incfile fid="19" lineno="38" includeID="3" />
			<incfile fid="19" lineno="39" includeID="4" />
			<incfile fid="65" lineno="36" includeID="1" />
			<incfile fid="65" lineno="37" includeID="2" />
			<incfile fid="12" lineno="36" includeID="1" />
			<incfile fid="12" lineno="37" includeID="2" />
			<incfile fid="12" lineno="38" includeID="3" />
			<incfile fid="68" lineno="35" includeID="1" />
			<incfile fid="14" lineno="37" includeID="1" />
			<incfile fid="14" lineno="38" includeID="2" />
			<incfile fid="61" lineno="37" includeID="1" />
			<incfile fid="61" lineno="38" includeID="2" />
			<incfile fid="61" lineno="39" includeID="3" />
			<incfile fid="61" lineno="40" includeID="4" />
			<incfile fid="22" lineno="35" includeID="1" />
			<incfile fid="22" lineno="36" includeID="2" />
			<incfile fid="48" lineno="37" includeID="1" />
			<incfile fid="48" lineno="38" includeID="2" />
			<incfile fid="29" lineno="35" includeID="2" />
			<incfile fid="58" lineno="36" includeID="1" />
			<incfile fid="58" lineno="37" includeID="2" />
			<incfile fid="58" lineno="38" includeID="4" />
			<incfile fid="33" lineno="38" includeID="1" />
			<incfile fid="33" lineno="39" includeID="2" />
			<incfile fid="33" lineno="40" includeID="3" />
			<incfile fid="33" lineno="41" includeID="4" />
			<incfile fid="39" lineno="37" includeID="1" />
			<incfile fid="39" lineno="38" includeID="2" />
			<incfile fid="7" lineno="35" includeID="2" />
			<incfile fid="60" lineno="37" includeID="1" />
			<incfile fid="60" lineno="38" includeID="2" />
			<incfile fid="60" lineno="39" includeID="3" />
			<incfile fid="60" lineno="40" includeID="4" />
			<incfile fid="6" lineno="37" includeID="1" />
			<incfile fid="6" lineno="38" includeID="2" />
			<incfile fid="6" lineno="39" includeID="3" />
			<incfile fid="6" lineno="40" includeID="4" />
			<incfile fid="6" lineno="41" includeID="5" />
			<incfile fid="18" lineno="36" includeID="1" />
			<incfile fid="18" lineno="37" includeID="2" />
			<incfile fid="18" lineno="38" includeID="3" />
			<incfile fid="57" lineno="36" includeID="1" />
			<incfile fid="57" lineno="37" includeID="2" />
			<incfile fid="57" lineno="38" includeID="4" />
			<incfile fid="40" lineno="36" includeID="1" />
			<incfile fid="40" lineno="37" includeID="2" />
			<incfile fid="66" lineno="36" includeID="1" />
			<incfile fid="66" lineno="37" includeID="2" />
			<incfile fid="44" lineno="35" includeID="2" />
			<incfile fid="44" lineno="36" includeID="1" />
			<incfile fid="56" lineno="37" includeID="1" />
			<incfile fid="56" lineno="38" includeID="2" />
			<incfile fid="56" lineno="39" includeID="3" />
			<incfile fid="56" lineno="40" includeID="4" />
			<incfile fid="8" lineno="35" includeID="2" />
			<incfile fid="13" lineno="37" includeID="1" />
			<incfile fid="13" lineno="38" includeID="2" />
			<incfile fid="13" lineno="39" includeID="3" />
			<incfile fid="34" lineno="38" includeID="1" />
			<incfile fid="34" lineno="39" includeID="2" />
			<incfile fid="34" lineno="40" includeID="3" />
			<incfile fid="34" lineno="41" includeID="4" />
			<incfile fid="70" lineno="35" includeID="1" />
			<incfile fid="76" lineno="35" includeID="1" />
			<incfile fid="30" lineno="40" includeID="1" />
			<incfile fid="30" lineno="41" includeID="2" />
			<incfile fid="30" lineno="42" includeID="3" />
			<incfile fid="71" lineno="35" includeID="1" />
			<incfile fid="78" lineno="37" includeID="2" />
			<incfile fid="20" lineno="36" includeID="1" />
			<incfile fid="20" lineno="37" includeID="2" />
			<incfile fid="20" lineno="38" includeID="3" />
			<incfile fid="20" lineno="39" includeID="21" />
			<incfile fid="54" lineno="37" includeID="2" />
			<incfile fid="54" lineno="38" includeID="3" />
			<incfile fid="36" lineno="36" includeID="1" />
			<incfile fid="36" lineno="37" includeID="2" />
			<incfile fid="36" lineno="38" includeID="3" />
			<incfile fid="36" lineno="39" includeID="21" />
			<incfile fid="59" lineno="36" includeID="1" />
			<incfile fid="59" lineno="37" includeID="2" />
			<incfile fid="59" lineno="38" includeID="4" />
			<incfile fid="47" lineno="35" includeID="2" />
			<incfile fid="47" lineno="36" includeID="1" />
		</includeFileList>
		<!-- Encrypted codes list for the whole design -->
		<encryptedCodesList>
		</encryptedCodesList>
		<!-- Inactive codes list for the whole design -->
		<inactiveCodesList>
		</inactiveCodesList>
		<!-- Compile options UUM based -->
		<langKeywords>
			<v95Files fid="26 47 64 73 75" />
			<svFiles fid="0-25 27-46 48-63 65-72 74 76-85" />
		</langKeywords>
		<!--  Case insensitive file list -->
		<caseInsensitiveFiles fid="" />
		<!-- Macro definition list for the whole design --> 
		<macroDefinitionList>
			<macro name="CROSSBAR_TYPE_MUX" module="c_crossbar" sourceID="64" lineno="45" defID="2" defLine="94" value="1" />
			<macro name="CROSSBAR_TYPE_TRISTATE" module="ops" sourceID="64" lineno="77" defID="2" defLine="91" value="2" />
			<macro name="CROSSBAR_TYPE_MUX" module="ops" sourceID="64" lineno="95" defID="2" defLine="94" value="1" />
			<macro name="CROSSBAR_TYPE_DIST_MUX" module="ops" sourceID="64" lineno="112" defID="2" defLine="97" value="3" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="rtr_op_ctrl_mac" sourceID="31" lineno="56" defID="3" defLine="119" value="3" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="rtr_op_ctrl_mac" sourceID="31" lineno="59" defID="3" defLine="129" value="2" />
			<macro name="FB_MGMT_TYPE_STATIC" module="rtr_op_ctrl_mac" sourceID="31" lineno="66" defID="3" defLine="155" value="2" />
			<macro name="ELIG_MASK_NONE" module="rtr_op_ctrl_mac" sourceID="31" lineno="75" defID="3" defLine="139" value="2" />
			<macro name="ERROR_CAPTURE_MODE_NO_HOLD" module="rtr_op_ctrl_mac" sourceID="31" lineno="87" defID="2" defLine="75" value="1" />
			<macro name="RESET_TYPE_ASYNC" module="rtr_op_ctrl_mac" sourceID="31" lineno="89" defID="2" defLine="38" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="rtr_op_ctrl_mac" sourceID="31" lineno="101" defID="3" defLine="129" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="rtr_op_ctrl_mac" sourceID="31" lineno="109" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="rtr_op_ctrl_mac" sourceID="31" lineno="111" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="rtr_op_ctrl_mac" sourceID="31" lineno="113" defID="3" defLine="119" value="3" />
			<macro name="ELIG_MASK_USED" module="rtr_op_ctrl_mac" sourceID="31" lineno="124" defID="3" defLine="145" value="3" />
			<macro name="ELIG_MASK_NONE" module="ovcs" sourceID="31" lineno="322" defID="3" defLine="139" value="2" />
			<macro name="ELIG_MASK_FULL" module="ovcs" sourceID="31" lineno="325" defID="3" defLine="142" value="1" />
			<macro name="ELIG_MASK_USED" module="ovcs" sourceID="31" lineno="328" defID="3" defLine="145" value="3" />
			<macro name="ERROR_CAPTURE_MODE_NONE" module="rtr_op_ctrl_mac" sourceID="31" lineno="346" defID="2" defLine="73" value="2" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="whr_op_ctrl_mac" sourceID="37" lineno="51" defID="3" defLine="119" value="3" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="whr_op_ctrl_mac" sourceID="37" lineno="54" defID="3" defLine="129" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="whr_op_ctrl_mac" sourceID="37" lineno="62" defID="3" defLine="129" value="2" />
			<macro name="ELIG_MASK_NONE" module="whr_op_ctrl_mac" sourceID="37" lineno="66" defID="3" defLine="139" value="2" />
			<macro name="ELIG_MASK_USED" module="whr_op_ctrl_mac" sourceID="37" lineno="70" defID="3" defLine="145" value="3" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="whr_op_ctrl_mac" sourceID="37" lineno="92" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="whr_op_ctrl_mac" sourceID="37" lineno="94" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="whr_op_ctrl_mac" sourceID="37" lineno="96" defID="3" defLine="119" value="3" />
			<macro name="ERROR_CAPTURE_MODE_NO_HOLD" module="whr_op_ctrl_mac" sourceID="37" lineno="108" defID="2" defLine="75" value="1" />
			<macro name="RESET_TYPE_ASYNC" module="whr_op_ctrl_mac" sourceID="37" lineno="113" defID="2" defLine="38" value="2" />
			<macro name="FB_MGMT_TYPE_STATIC" module="whr_op_ctrl_mac" sourceID="37" lineno="191" defID="3" defLine="155" value="2" />
			<macro name="ELIG_MASK_NONE" module="whr_op_ctrl_mac" sourceID="37" lineno="246" defID="3" defLine="139" value="2" />
			<macro name="ELIG_MASK_FULL" module="whr_op_ctrl_mac" sourceID="37" lineno="249" defID="3" defLine="142" value="1" />
			<macro name="ELIG_MASK_USED" module="whr_op_ctrl_mac" sourceID="37" lineno="252" defID="3" defLine="145" value="3" />
			<macro name="ERROR_CAPTURE_MODE_NONE" module="whr_op_ctrl_mac" sourceID="37" lineno="291" defID="2" defLine="73" value="2" />
			<macro name="WF_ALLOC_TYPE_REP" module="vcr_vc_alloc_wf" sourceID="62" lineno="61" defID="2" defLine="136" value="1" />
			<macro name="RESET_TYPE_ASYNC" module="vcr_vc_alloc_wf" sourceID="62" lineno="63" defID="2" defLine="38" value="2" />
			<macro name="BINARY_OP_AND" module="ops" sourceID="62" lineno="224" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_OR" module="ops" sourceID="62" lineno="225" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="icvcs" sourceID="62" lineno="295" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="ocvcs" sourceID="62" lineno="380" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="ocvcs" sourceID="62" lineno="405" defID="2" defLine="162" value="3" />
			<macro name="RESET_TYPE_ASYNC" module="c_wf_alloc_sdpa" sourceID="83" lineno="49" defID="2" defLine="38" value="2" />
			<macro name="BINARY_OP_OR" module="genblk1_0" sourceID="83" lineno="105" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="genblk1" sourceID="83" lineno="156" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="83" lineno="186" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="83" lineno="195" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_NOR" module="prs" sourceID="83" lineno="205" defID="2" defLine="163" value="4" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="83" lineno="206" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_XOR" module="c_diag_op" sourceID="84" lineno="39" defID="2" defLine="164" value="5" />
			<macro name="CONNECTIVITY_LINE" module="rtr_alloc_mac" sourceID="28" lineno="70" defID="3" defLine="54" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="rtr_alloc_mac" sourceID="28" lineno="73" defID="3" defLine="129" value="2" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="rtr_alloc_mac" sourceID="28" lineno="81" defID="3" defLine="86" value="2" />
			<macro name="DIM_ORDER_ASCENDING" module="rtr_alloc_mac" sourceID="28" lineno="84" defID="3" defLine="96" value="2" />
			<macro name="FB_MGMT_TYPE_STATIC" module="rtr_alloc_mac" sourceID="28" lineno="93" defID="3" defLine="155" value="2" />
			<macro name="ELIG_MASK_NONE" module="rtr_alloc_mac" sourceID="28" lineno="96" defID="3" defLine="139" value="2" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="rtr_alloc_mac" sourceID="28" lineno="99" defID="2" defLine="51" value="2" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="rtr_alloc_mac" sourceID="28" lineno="102" defID="2" defLine="51" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="rtr_alloc_mac" sourceID="28" lineno="117" defID="2" defLine="38" value="2" />
			<macro name="CONNECTIVITY_LINE" module="rtr_alloc_mac" sourceID="28" lineno="132" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="rtr_alloc_mac" sourceID="28" lineno="133" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_FULL" module="rtr_alloc_mac" sourceID="28" lineno="135" defID="3" defLine="60" value="3" />
			<macro name="BINARY_OP_OR" module="genblk1" sourceID="28" lineno="379" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_AND" module="genblk1" sourceID="28" lineno="389" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_OR" module="genblk1" sourceID="28" lineno="390" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_AND" module="genblk1" sourceID="28" lineno="472" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_OR" module="genblk1_0" sourceID="28" lineno="512" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="genblk2_0" sourceID="28" lineno="533" defID="2" defLine="162" value="3" />
			<macro name="FB_MGMT_TYPE_STATIC" module="genblk1" sourceID="28" lineno="615" defID="3" defLine="155" value="2" />
			<macro name="BINARY_OP_OR" module="ivs" sourceID="28" lineno="832" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_AND" module="ivs" sourceID="28" lineno="947" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_OR" module="ivs" sourceID="28" lineno="948" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_AND" module="ivs" sourceID="28" lineno="959" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_OR" module="ivs" sourceID="28" lineno="960" defID="2" defLine="162" value="3" />
			<macro name="FB_MGMT_TYPE_STATIC" module="ivs" sourceID="28" lineno="1017" defID="3" defLine="155" value="2" />
			<macro name="ELIG_MASK_NONE" module="genblk1" sourceID="28" lineno="1972" defID="3" defLine="139" value="2" />
			<macro name="ELIG_MASK_NONE" module="opcs" sourceID="28" lineno="2024" defID="3" defLine="139" value="2" />
			<macro name="ELIG_MASK_FULL" module="opcs" sourceID="28" lineno="2025" defID="3" defLine="142" value="1" />
			<macro name="ELIG_MASK_NONE" module="genblk1" sourceID="28" lineno="2033" defID="3" defLine="139" value="2" />
			<macro name="ELIG_MASK_NONE" module="genblk1_0" sourceID="28" lineno="2060" defID="3" defLine="139" value="2" />
			<macro name="ELIG_MASK_NONE" module="opcs" sourceID="28" lineno="2085" defID="3" defLine="139" value="2" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="rtr_channel_input" sourceID="11" lineno="50" defID="3" defLine="119" value="3" />
			<macro name="RESET_TYPE_ASYNC" module="rtr_channel_input" sourceID="11" lineno="69" defID="2" defLine="38" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="rtr_channel_input" sourceID="11" lineno="88" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="rtr_channel_input" sourceID="11" lineno="90" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="rtr_channel_input" sourceID="11" lineno="92" defID="3" defLine="119" value="3" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="rtr_channel_input" sourceID="11" lineno="101" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="rtr_channel_input" sourceID="11" lineno="103" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="rtr_channel_input" sourceID="11" lineno="105" defID="3" defLine="119" value="3" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="rtr_channel_input" sourceID="11" lineno="211" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="rtr_channel_input" sourceID="11" lineno="212" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="rtr_channel_input" sourceID="11" lineno="213" defID="3" defLine="119" value="3" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="genblk2" sourceID="11" lineno="268" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="genblk2" sourceID="11" lineno="278" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="genblk2" sourceID="11" lineno="319" defID="3" defLine="119" value="3" />
			<macro name="BINARY_OP_AND" module="c_reduce_bits" sourceID="73" lineno="44" defID="2" defLine="160" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="rtr_flit_type_check" sourceID="52" lineno="41" defID="2" defLine="38" value="2" />
			<macro name="CONNECTIVITY_LINE" module="vcr_ivc_ctrl" sourceID="55" lineno="79" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_LINE" module="vcr_ivc_ctrl" sourceID="55" lineno="83" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="vcr_ivc_ctrl" sourceID="55" lineno="84" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_FULL" module="vcr_ivc_ctrl" sourceID="55" lineno="86" defID="3" defLine="60" value="3" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="vcr_ivc_ctrl" sourceID="55" lineno="98" defID="3" defLine="119" value="3" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="vcr_ivc_ctrl" sourceID="55" lineno="129" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="vcr_ivc_ctrl" sourceID="55" lineno="131" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="vcr_ivc_ctrl" sourceID="55" lineno="133" defID="3" defLine="119" value="3" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="vcr_ivc_ctrl" sourceID="55" lineno="146" defID="3" defLine="86" value="2" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="vcr_ivc_ctrl" sourceID="55" lineno="150" defID="3" defLine="86" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="vcr_ivc_ctrl" sourceID="55" lineno="159" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="vcr_ivc_ctrl" sourceID="55" lineno="161" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="vcr_ivc_ctrl" sourceID="55" lineno="163" defID="3" defLine="119" value="3" />
			<macro name="DIM_ORDER_ASCENDING" module="vcr_ivc_ctrl" sourceID="55" lineno="168" defID="3" defLine="96" value="2" />
			<macro name="ELIG_MASK_NONE" module="vcr_ivc_ctrl" sourceID="55" lineno="171" defID="3" defLine="139" value="2" />
			<macro name="ELIG_MASK_USED" module="vcr_ivc_ctrl" sourceID="55" lineno="174" defID="3" defLine="145" value="3" />
			<macro name="FB_MGMT_TYPE_STATIC" module="vcr_ivc_ctrl" sourceID="55" lineno="180" defID="3" defLine="155" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="vcr_ivc_ctrl" sourceID="55" lineno="199" defID="2" defLine="38" value="2" />
			<macro name="FB_MGMT_TYPE_STATIC" module="vcr_ivc_ctrl" sourceID="55" lineno="723" defID="3" defLine="155" value="2" />
			<macro name="ELIG_MASK_NONE" module="genblk10" sourceID="55" lineno="790" defID="3" defLine="139" value="2" />
			<macro name="CONNECTIVITY_LINE" module="rtr_routing_logic" sourceID="17" lineno="59" defID="3" defLine="54" value="2" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="rtr_routing_logic" sourceID="17" lineno="62" defID="3" defLine="86" value="2" />
			<macro name="DIM_ORDER_ASCENDING" module="rtr_routing_logic" sourceID="17" lineno="65" defID="3" defLine="96" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="rtr_routing_logic" sourceID="17" lineno="67" defID="2" defLine="38" value="2" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="rtr_routing_logic" sourceID="17" lineno="88" defID="3" defLine="86" value="2" />
			<macro name="CONNECTIVITY_LINE" module="rtr_routing_logic" sourceID="17" lineno="97" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="rtr_routing_logic" sourceID="17" lineno="98" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_FULL" module="rtr_routing_logic" sourceID="17" lineno="100" defID="3" defLine="60" value="3" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="rtr_routing_logic" sourceID="17" lineno="151" defID="3" defLine="86" value="2" />
			<macro name="DIM_ORDER_ASCENDING" module="dims" sourceID="17" lineno="208" defID="3" defLine="96" value="2" />
			<macro name="DIM_ORDER_DESCENDING" module="dims" sourceID="17" lineno="216" defID="3" defLine="99" value="1" />
			<macro name="DIM_ORDER_BY_CLASS" module="dims" sourceID="17" lineno="225" defID="3" defLine="102" value="3" />
			<macro name="CONNECTIVITY_LINE" module="dims" sourceID="17" lineno="271" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="dims" sourceID="17" lineno="278" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_FULL" module="dims" sourceID="17" lineno="326" defID="3" defLine="60" value="3" />
			<macro name="CONNECTIVITY_LINE" module="rtr_next_hop_addr" sourceID="53" lineno="56" defID="3" defLine="54" value="2" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="rtr_next_hop_addr" sourceID="53" lineno="59" defID="3" defLine="86" value="2" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="rtr_next_hop_addr" sourceID="53" lineno="80" defID="3" defLine="86" value="2" />
			<macro name="CONNECTIVITY_LINE" module="rtr_next_hop_addr" sourceID="53" lineno="86" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="rtr_next_hop_addr" sourceID="53" lineno="87" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_FULL" module="rtr_next_hop_addr" sourceID="53" lineno="89" defID="3" defLine="60" value="3" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="rtr_next_hop_addr" sourceID="53" lineno="133" defID="3" defLine="86" value="2" />
			<macro name="CONNECTIVITY_LINE" module="dims" sourceID="53" lineno="170" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="dims" sourceID="53" lineno="170" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_LINE" module="genblk1" sourceID="53" lineno="185" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="genblk1" sourceID="53" lineno="211" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_FULL" module="dims" sourceID="53" lineno="243" defID="3" defLine="60" value="3" />
			<macro name="BINARY_OP_AND" module="c_select_mofn" sourceID="50" lineno="44" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_OR" module="c_select_mofn" sourceID="50" lineno="47" defID="2" defLine="162" value="3" />
			<macro name="RESET_TYPE_ASYNC" module="c_wf_alloc_rep" sourceID="81" lineno="52" defID="2" defLine="38" value="2" />
			<macro name="BINARY_OP_OR" module="genblk1_0" sourceID="81" lineno="104" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="genblk1" sourceID="81" lineno="169" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="81" lineno="206" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="81" lineno="215" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_NOR" module="prs" sourceID="81" lineno="225" defID="2" defLine="163" value="4" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="81" lineno="226" defID="2" defLine="162" value="3" />
			<macro name="TOPOLOGY_MESH" module="testbench" sourceID="0" lineno="104" defID="3" defLine="38" value="2" />
			<macro name="CONNECTIVITY_LINE" module="testbench" sourceID="0" lineno="105" defID="3" defLine="54" value="2" />
			<macro name="TOPOLOGY_TORUS" module="testbench" sourceID="0" lineno="106" defID="3" defLine="41" value="1" />
			<macro name="CONNECTIVITY_RING" module="testbench" sourceID="0" lineno="107" defID="3" defLine="57" value="1" />
			<macro name="TOPOLOGY_FBFLY" module="testbench" sourceID="0" lineno="108" defID="3" defLine="44" value="3" />
			<macro name="CONNECTIVITY_FULL" module="testbench" sourceID="0" lineno="109" defID="3" defLine="60" value="3" />
			<macro name="CONNECTIVITY_LINE" module="testbench" sourceID="0" lineno="114" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="testbench" sourceID="0" lineno="115" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_FULL" module="testbench" sourceID="0" lineno="117" defID="3" defLine="60" value="3" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="testbench" sourceID="0" lineno="136" defID="3" defLine="86" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="testbench" sourceID="0" lineno="145" defID="3" defLine="129" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="testbench" sourceID="0" lineno="153" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="testbench" sourceID="0" lineno="155" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="testbench" sourceID="0" lineno="157" defID="3" defLine="119" value="3" />
			<macro name="ELIG_MASK_USED" module="testbench" sourceID="0" lineno="166" defID="3" defLine="145" value="3" />
			<macro name="BINARY_OP_AND" module="c_mat_mult" sourceID="26" lineno="43" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_XOR" module="c_mat_mult" sourceID="26" lineno="46" defID="2" defLine="164" value="5" />
			<macro name="RESET_TYPE_ASYNC" module="c_matrix_arbiter" sourceID="43" lineno="43" defID="2" defLine="38" value="2" />
			<macro name="BINARY_OP_OR" module="genblk2_0" sourceID="43" lineno="142" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_AND" module="genblk2_0" sourceID="43" lineno="160" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_AND" module="c_gate_bits" sourceID="67" lineno="44" defID="2" defLine="160" value="2" />
			<macro name="TOPOLOGY_FBFLY" module="packet_source" sourceID="10" lineno="57" defID="3" defLine="44" value="3" />
			<macro name="TOPOLOGY_MESH" module="packet_source" sourceID="10" lineno="107" defID="3" defLine="38" value="2" />
			<macro name="CONNECTIVITY_LINE" module="packet_source" sourceID="10" lineno="108" defID="3" defLine="54" value="2" />
			<macro name="TOPOLOGY_TORUS" module="packet_source" sourceID="10" lineno="109" defID="3" defLine="41" value="1" />
			<macro name="CONNECTIVITY_RING" module="packet_source" sourceID="10" lineno="110" defID="3" defLine="57" value="1" />
			<macro name="TOPOLOGY_FBFLY" module="packet_source" sourceID="10" lineno="111" defID="3" defLine="44" value="3" />
			<macro name="CONNECTIVITY_FULL" module="packet_source" sourceID="10" lineno="112" defID="3" defLine="60" value="3" />
			<macro name="CONNECTIVITY_LINE" module="packet_source" sourceID="10" lineno="117" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="packet_source" sourceID="10" lineno="118" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_FULL" module="packet_source" sourceID="10" lineno="120" defID="3" defLine="60" value="3" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="packet_source" sourceID="10" lineno="138" defID="3" defLine="119" value="3" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="packet_source" sourceID="10" lineno="141" defID="3" defLine="129" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="packet_source" sourceID="10" lineno="149" defID="3" defLine="129" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="packet_source" sourceID="10" lineno="170" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="packet_source" sourceID="10" lineno="172" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="packet_source" sourceID="10" lineno="174" defID="3" defLine="119" value="3" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="packet_source" sourceID="10" lineno="189" defID="3" defLine="86" value="2" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="packet_source" sourceID="10" lineno="193" defID="3" defLine="86" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="packet_source" sourceID="10" lineno="202" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="packet_source" sourceID="10" lineno="204" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="packet_source" sourceID="10" lineno="206" defID="3" defLine="119" value="3" />
			<macro name="DIM_ORDER_ASCENDING" module="packet_source" sourceID="10" lineno="211" defID="3" defLine="96" value="2" />
			<macro name="FB_MGMT_TYPE_STATIC" module="packet_source" sourceID="10" lineno="214" defID="3" defLine="155" value="2" />
			<macro name="ELIG_MASK_NONE" module="packet_source" sourceID="10" lineno="223" defID="3" defLine="139" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="packet_source" sourceID="10" lineno="237" defID="2" defLine="38" value="2" />
			<macro name="MAX_LINE_LENGTH" module="packet_source" sourceID="10" lineno="280" defID="10" defLine="276" value="6" />
			<macro name="NULL" module="file_block" sourceID="10" lineno="290" defID="10" defLine="275" value="7" />
			<macro name="EOF" module="file_block" sourceID="10" lineno="294" defID="10" defLine="274" value="8" />
			<macro name="MAX_LINE_LENGTH" module="unnamed$$_2" sourceID="10" lineno="298" defID="10" defLine="276" value="6" />
			<macro name="ELIG_MASK_NONE" module="ovcs" sourceID="10" lineno="623" defID="3" defLine="139" value="2" />
			<macro name="ELIG_MASK_FULL" module="ovcs" sourceID="10" lineno="626" defID="3" defLine="142" value="1" />
			<macro name="ELIG_MASK_USED" module="ovcs" sourceID="10" lineno="629" defID="3" defLine="145" value="3" />
			<macro name="BINARY_OP_AND" module="packet_source" sourceID="10" lineno="704" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_OR" module="packet_source" sourceID="10" lineno="705" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_AND" module="packet_source" sourceID="10" lineno="716" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_OR" module="packet_source" sourceID="10" lineno="717" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_AND" module="packet_source" sourceID="10" lineno="736" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_OR" module="packet_source" sourceID="10" lineno="737" defID="2" defLine="162" value="3" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="packet_source" sourceID="10" lineno="816" defID="3" defLine="86" value="2" />
			<macro name="CONNECTIVITY_LINE" module="genblk1_0" sourceID="10" lineno="833" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="genblk1_0" sourceID="10" lineno="833" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_LINE" module="genblk1" sourceID="10" lineno="837" defID="3" defLine="54" value="2" />
			<macro name="DIM_ORDER_ASCENDING" module="genblk1" sourceID="10" lineno="856" defID="3" defLine="96" value="2" />
			<macro name="DIM_ORDER_DESCENDING" module="genblk1" sourceID="10" lineno="867" defID="3" defLine="99" value="1" />
			<macro name="DIM_ORDER_BY_CLASS" module="genblk1" sourceID="10" lineno="879" defID="3" defLine="102" value="3" />
			<macro name="CONNECTIVITY_FULL" module="genblk1_0" sourceID="10" lineno="903" defID="3" defLine="60" value="3" />
			<macro name="DIM_ORDER_ASCENDING" module="genblk1_0" sourceID="10" lineno="907" defID="3" defLine="96" value="2" />
			<macro name="DIM_ORDER_DESCENDING" module="genblk1_0" sourceID="10" lineno="910" defID="3" defLine="99" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="genblk5" sourceID="10" lineno="1077" defID="3" defLine="119" value="3" />
			<macro name="RESET_TYPE_ASYNC" module="c_samq_tracker" sourceID="49" lineno="59" defID="2" defLine="38" value="2" />
			<macro name="SW_ALLOC_TYPE_SEP_IF" module="vcr_alloc_mac" sourceID="32" lineno="66" defID="4" defLine="56" value="2" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="vcr_alloc_mac" sourceID="32" lineno="69" defID="2" defLine="51" value="2" />
			<macro name="VC_ALLOC_TYPE_SEP_IF" module="vcr_alloc_mac" sourceID="32" lineno="72" defID="4" defLine="38" value="2" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="vcr_alloc_mac" sourceID="32" lineno="75" defID="2" defLine="51" value="2" />
			<macro name="SW_ALLOC_SPEC_TYPE_REQ" module="vcr_alloc_mac" sourceID="32" lineno="78" defID="4" defLine="77" value="1" />
			<macro name="RESET_TYPE_ASYNC" module="vcr_alloc_mac" sourceID="32" lineno="80" defID="2" defLine="38" value="2" />
			<macro name="BINARY_OP_OR" module="vcr_alloc_mac" sourceID="32" lineno="176" defID="2" defLine="162" value="3" />
			<macro name="VC_ALLOC_TYPE_SEP_IF" module="vcr_alloc_mac" sourceID="32" lineno="191" defID="4" defLine="38" value="2" />
			<macro name="VC_ALLOC_TYPE_SEP_OF" module="vcr_alloc_mac" sourceID="32" lineno="217" defID="4" defLine="41" value="1" />
			<macro name="VC_ALLOC_TYPE_WF_BASE" module="vcr_alloc_mac" sourceID="32" lineno="243" defID="4" defLine="45" value="3" />
			<macro name="VC_ALLOC_TYPE_WF_LIMIT" module="vcr_alloc_mac" sourceID="32" lineno="244" defID="4" defLine="46" value="9" />
			<macro name="VC_ALLOC_TYPE_WF_BASE" module="genblk1_1" sourceID="32" lineno="255" defID="4" defLine="45" value="3" />
			<macro name="BINARY_OP_OR" module="vcr_alloc_mac" sourceID="32" lineno="286" defID="2" defLine="162" value="3" />
			<macro name="SW_ALLOC_TYPE_SEP_IF" module="vcr_alloc_mac" sourceID="32" lineno="301" defID="4" defLine="56" value="2" />
			<macro name="SW_ALLOC_TYPE_SEP_OF" module="vcr_alloc_mac" sourceID="32" lineno="325" defID="4" defLine="59" value="1" />
			<macro name="SW_ALLOC_TYPE_WF_BASE" module="vcr_alloc_mac" sourceID="32" lineno="349" defID="4" defLine="63" value="3" />
			<macro name="SW_ALLOC_TYPE_WF_LIMIT" module="vcr_alloc_mac" sourceID="32" lineno="350" defID="4" defLine="64" value="9" />
			<macro name="SW_ALLOC_TYPE_WF_BASE" module="genblk2_1" sourceID="32" lineno="356" defID="4" defLine="63" value="3" />
			<macro name="BINARY_OP_XOR" module="c_binary_op" sourceID="38" lineno="44" defID="2" defLine="164" value="5" />
			<macro name="BINARY_OP_AND" module="bit_positions" sourceID="38" lineno="69" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_NAND" module="bit_positions" sourceID="38" lineno="72" defID="2" defLine="161" value="1" />
			<macro name="BINARY_OP_OR" module="bit_positions" sourceID="38" lineno="75" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_NOR" module="bit_positions" sourceID="38" lineno="78" defID="2" defLine="163" value="4" />
			<macro name="BINARY_OP_XOR" module="bit_positions" sourceID="38" lineno="81" defID="2" defLine="164" value="5" />
			<macro name="BINARY_OP_XNOR" module="bit_positions" sourceID="38" lineno="84" defID="2" defLine="165" value="10" />
			<macro name="RESET_TYPE_ASYNC" module="c_wf_alloc_mux" sourceID="80" lineno="52" defID="2" defLine="38" value="2" />
			<macro name="BINARY_OP_OR" module="genblk1_0" sourceID="80" lineno="104" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="genblk1" sourceID="80" lineno="169" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="80" lineno="206" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="80" lineno="215" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_NOR" module="prs" sourceID="80" lineno="225" defID="2" defLine="163" value="4" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="80" lineno="226" defID="2" defLine="162" value="3" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="flit_sink" sourceID="9" lineno="56" defID="3" defLine="119" value="3" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="flit_sink" sourceID="9" lineno="59" defID="3" defLine="129" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="flit_sink" sourceID="9" lineno="63" defID="3" defLine="129" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="flit_sink" sourceID="9" lineno="89" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="flit_sink" sourceID="9" lineno="91" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="flit_sink" sourceID="9" lineno="93" defID="3" defLine="119" value="3" />
			<macro name="REGFILE_TYPE_FF_2D" module="flit_sink" sourceID="9" lineno="105" defID="2" defLine="107" value="2" />
			<macro name="FB_MGMT_TYPE_STATIC" module="flit_sink" sourceID="9" lineno="108" defID="3" defLine="155" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="flit_sink" sourceID="9" lineno="113" defID="2" defLine="38" value="2" />
			<macro name="ARBITER_TYPE_MATRIX" module="flit_sink" sourceID="9" lineno="179" defID="2" defLine="63" value="5" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="rtr_flow_ctrl_output" sourceID="16" lineno="48" defID="3" defLine="129" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="rtr_flow_ctrl_output" sourceID="16" lineno="50" defID="2" defLine="38" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="rtr_flow_ctrl_output" sourceID="16" lineno="62" defID="3" defLine="129" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="rtr_flow_ctrl_output" sourceID="16" lineno="93" defID="3" defLine="129" value="2" />
			<macro name="REGFILE_TYPE_FF_2D" module="c_regfile" sourceID="45" lineno="52" defID="2" defLine="107" value="2" />
			<macro name="REGFILE_TYPE_FF_2D" module="c_regfile" sourceID="45" lineno="84" defID="2" defLine="107" value="2" />
			<macro name="REGFILE_TYPE_FF_1D_MUX" module="c_regfile" sourceID="45" lineno="132" defID="2" defLine="110" value="1" />
			<macro name="REGFILE_TYPE_FF_1D_SEL" module="c_regfile" sourceID="45" lineno="132" defID="2" defLine="113" value="3" />
			<macro name="REGFILE_TYPE_FF_1D_SEL" module="read_ports_1d" sourceID="45" lineno="218" defID="2" defLine="113" value="3" />
			<macro name="REGFILE_TYPE_FF_1D_MUX" module="read_ports_1d" sourceID="45" lineno="238" defID="2" defLine="110" value="1" />
			<macro name="RESET_TYPE_ASYNC" module="c_wf_alloc_loop" sourceID="79" lineno="52" defID="2" defLine="38" value="2" />
			<macro name="BINARY_OP_OR" module="genblk1_0" sourceID="79" lineno="107" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="genblk1" sourceID="79" lineno="158" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="79" lineno="188" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="79" lineno="197" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_NOR" module="prs" sourceID="79" lineno="207" defID="2" defLine="163" value="4" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="79" lineno="208" defID="2" defLine="162" value="3" />
			<macro name="WF_ALLOC_TYPE_REP" module="c_wf_alloc" sourceID="77" lineno="48" defID="2" defLine="136" value="1" />
			<macro name="RESET_TYPE_ASYNC" module="c_wf_alloc" sourceID="77" lineno="50" defID="2" defLine="38" value="2" />
			<macro name="WF_ALLOC_TYPE_MUX" module="genblk1_0" sourceID="77" lineno="88" defID="2" defLine="132" value="2" />
			<macro name="WF_ALLOC_TYPE_REP" module="genblk1_0" sourceID="77" lineno="104" defID="2" defLine="136" value="1" />
			<macro name="WF_ALLOC_TYPE_DPA" module="genblk1_0" sourceID="77" lineno="120" defID="2" defLine="140" value="3" />
			<macro name="WF_ALLOC_TYPE_ROT" module="genblk1_0" sourceID="77" lineno="136" defID="2" defLine="143" value="4" />
			<macro name="WF_ALLOC_TYPE_LOOP" module="genblk1_0" sourceID="77" lineno="152" defID="2" defLine="148" value="5" />
			<macro name="WF_ALLOC_TYPE_SDPA" module="genblk1_0" sourceID="77" lineno="168" defID="2" defLine="151" value="10" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="whr_alloc_mac" sourceID="35" lineno="49" defID="2" defLine="51" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="whr_alloc_mac" sourceID="35" lineno="51" defID="2" defLine="38" value="2" />
			<macro name="BINARY_OP_OR" module="whr_alloc_mac" sourceID="35" lineno="357" defID="2" defLine="162" value="3" />
			<macro name="RESET_TYPE_ASYNC" module="c_wf_alloc_rot" sourceID="82" lineno="52" defID="2" defLine="38" value="2" />
			<macro name="BINARY_OP_OR" module="genblk1_0" sourceID="82" lineno="104" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="genblk1" sourceID="82" lineno="169" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="82" lineno="206" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="82" lineno="215" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_NOR" module="prs" sourceID="82" lineno="225" defID="2" defLine="163" value="4" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="82" lineno="226" defID="2" defLine="162" value="3" />
			<macro name="ROTATE_DIR_RIGHT" module="rows" sourceID="82" lineno="261" defID="2" defLine="123" value="1" />
			<macro name="ROTATE_DIR_LEFT" module="rows" sourceID="82" lineno="270" defID="2" defLine="122" value="2" />
			<macro name="ROTATE_DIR_RIGHT" module="rows" sourceID="82" lineno="296" defID="2" defLine="123" value="1" />
			<macro name="ROTATE_DIR_LEFT" module="rows" sourceID="82" lineno="305" defID="2" defLine="122" value="2" />
			<macro name="ERROR_CAPTURE_MODE_NO_HOLD" module="c_err_rpt" sourceID="41" lineno="41" defID="2" defLine="75" value="1" />
			<macro name="RESET_TYPE_ASYNC" module="c_err_rpt" sourceID="41" lineno="43" defID="2" defLine="38" value="2" />
			<macro name="ERROR_CAPTURE_MODE_NONE" module="c_err_rpt" sourceID="41" lineno="59" defID="2" defLine="73" value="2" />
			<macro name="ERROR_CAPTURE_MODE_NO_HOLD" module="genblk1" sourceID="41" lineno="66" defID="2" defLine="75" value="1" />
			<macro name="ERROR_CAPTURE_MODE_HOLD_FIRST" module="genblk1" sourceID="41" lineno="71" defID="2" defLine="78" value="3" />
			<macro name="ERROR_CAPTURE_MODE_HOLD_ALL" module="genblk1" sourceID="41" lineno="76" defID="2" defLine="81" value="4" />
			<macro name="ROTATE_DIR_LEFT" module="c_rotate" sourceID="85" lineno="42" defID="2" defLine="122" value="2" />
			<macro name="ROTATE_DIR_LEFT" module="c_rotate" sourceID="85" lineno="63" defID="2" defLine="122" value="2" />
			<macro name="ROTATE_DIR_RIGHT" module="c_rotate" sourceID="85" lineno="69" defID="2" defLine="123" value="1" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="rtr_flow_ctrl_input" sourceID="15" lineno="49" defID="3" defLine="129" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="rtr_flow_ctrl_input" sourceID="15" lineno="51" defID="2" defLine="38" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="rtr_flow_ctrl_input" sourceID="15" lineno="63" defID="3" defLine="129" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="rtr_flow_ctrl_input" sourceID="15" lineno="95" defID="3" defLine="129" value="2" />
			<macro name="CONNECTIVITY_LINE" module="vcr_top" sourceID="19" lineno="78" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_LINE" module="vcr_top" sourceID="19" lineno="82" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="vcr_top" sourceID="19" lineno="83" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_FULL" module="vcr_top" sourceID="19" lineno="85" defID="3" defLine="60" value="3" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="vcr_top" sourceID="19" lineno="94" defID="3" defLine="119" value="3" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="vcr_top" sourceID="19" lineno="97" defID="3" defLine="129" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="vcr_top" sourceID="19" lineno="105" defID="3" defLine="129" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="vcr_top" sourceID="19" lineno="124" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="vcr_top" sourceID="19" lineno="126" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="vcr_top" sourceID="19" lineno="128" defID="3" defLine="119" value="3" />
			<macro name="ERROR_CAPTURE_MODE_NO_HOLD" module="vcr_top" sourceID="19" lineno="140" defID="2" defLine="75" value="1" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="vcr_top" sourceID="19" lineno="148" defID="3" defLine="86" value="2" />
			<macro name="DIM_ORDER_ASCENDING" module="vcr_top" sourceID="19" lineno="151" defID="3" defLine="96" value="2" />
			<macro name="REGFILE_TYPE_FF_2D" module="vcr_top" sourceID="19" lineno="154" defID="2" defLine="107" value="2" />
			<macro name="FB_MGMT_TYPE_STATIC" module="vcr_top" sourceID="19" lineno="157" defID="3" defLine="155" value="2" />
			<macro name="ELIG_MASK_NONE" module="vcr_top" sourceID="19" lineno="176" defID="3" defLine="139" value="2" />
			<macro name="VC_ALLOC_TYPE_SEP_IF" module="vcr_top" sourceID="19" lineno="179" defID="4" defLine="38" value="2" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="vcr_top" sourceID="19" lineno="182" defID="2" defLine="51" value="2" />
			<macro name="SW_ALLOC_TYPE_SEP_IF" module="vcr_top" sourceID="19" lineno="185" defID="4" defLine="56" value="2" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="vcr_top" sourceID="19" lineno="188" defID="2" defLine="51" value="2" />
			<macro name="SW_ALLOC_SPEC_TYPE_REQ" module="vcr_top" sourceID="19" lineno="191" defID="4" defLine="77" value="1" />
			<macro name="CROSSBAR_TYPE_MUX" module="vcr_top" sourceID="19" lineno="194" defID="2" defLine="94" value="1" />
			<macro name="RESET_TYPE_ASYNC" module="vcr_top" sourceID="19" lineno="196" defID="2" defLine="38" value="2" />
			<macro name="SW_ALLOC_SPEC_TYPE_NONE" module="ips" sourceID="19" lineno="312" defID="4" defLine="74" value="2" />
			<macro name="SW_ALLOC_SPEC_TYPE_NONE" module="ops" sourceID="19" lineno="521" defID="4" defLine="74" value="2" />
			<macro name="ERROR_CAPTURE_MODE_NONE" module="vcr_top" sourceID="19" lineno="566" defID="2" defLine="73" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="c_fifo_ctrl" sourceID="65" lineno="63" defID="2" defLine="38" value="2" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="rtr_channel_output" sourceID="12" lineno="49" defID="3" defLine="119" value="3" />
			<macro name="RESET_TYPE_ASYNC" module="rtr_channel_output" sourceID="12" lineno="57" defID="2" defLine="38" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="rtr_channel_output" sourceID="12" lineno="72" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="rtr_channel_output" sourceID="12" lineno="74" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="rtr_channel_output" sourceID="12" lineno="76" defID="3" defLine="119" value="3" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="rtr_channel_output" sourceID="12" lineno="154" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="rtr_channel_output" sourceID="12" lineno="155" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="rtr_channel_output" sourceID="12" lineno="156" defID="3" defLine="119" value="3" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="genblk2" sourceID="12" lineno="226" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="genblk2" sourceID="12" lineno="234" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="genblk2" sourceID="12" lineno="241" defID="3" defLine="119" value="3" />
			<macro name="REGFILE_TYPE_FF_2D" module="rtr_flit_buffer" sourceID="14" lineno="58" defID="2" defLine="107" value="2" />
			<macro name="FB_MGMT_TYPE_STATIC" module="rtr_flit_buffer" sourceID="14" lineno="68" defID="3" defLine="155" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="rtr_flit_buffer" sourceID="14" lineno="79" defID="2" defLine="38" value="2" />
			<macro name="FB_MGMT_TYPE_STATIC" module="rtr_flit_buffer" sourceID="14" lineno="194" defID="3" defLine="155" value="2" />
			<macro name="FB_MGMT_TYPE_DYNAMIC" module="rtr_flit_buffer" sourceID="14" lineno="339" defID="3" defLine="158" value="1" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="vcr_vc_alloc_sep_of" sourceID="61" lineno="61" defID="2" defLine="51" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="vcr_vc_alloc_sep_of" sourceID="61" lineno="63" defID="2" defLine="38" value="2" />
			<macro name="BINARY_OP_AND" module="ops" sourceID="61" lineno="214" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_OR" module="ops" sourceID="61" lineno="215" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="icvcs" sourceID="61" lineno="283" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_AND" module="icvcs" sourceID="61" lineno="346" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_OR" module="icvcs" sourceID="61" lineno="347" defID="2" defLine="162" value="3" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="c_arbiter" sourceID="22" lineno="48" defID="2" defLine="51" value="2" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="c_arbiter" sourceID="22" lineno="52" defID="2" defLine="51" value="2" />
			<macro name="ARBITER_TYPE_PREFIX_BINARY" module="c_arbiter" sourceID="22" lineno="53" defID="2" defLine="57" value="3" />
			<macro name="RESET_TYPE_ASYNC" module="c_arbiter" sourceID="22" lineno="55" defID="2" defLine="38" value="2" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="genblk1_0" sourceID="22" lineno="94" defID="2" defLine="51" value="2" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_ONE_HOT" module="genblk1_0" sourceID="22" lineno="95" defID="2" defLine="54" value="1" />
			<macro name="ARBITER_TYPE_PREFIX_BINARY" module="genblk1_0" sourceID="22" lineno="114" defID="2" defLine="57" value="3" />
			<macro name="ARBITER_TYPE_PREFIX_ONE_HOT" module="genblk1_0" sourceID="22" lineno="114" defID="2" defLine="60" value="4" />
			<macro name="ARBITER_TYPE_MATRIX" module="genblk1_0" sourceID="22" lineno="133" defID="2" defLine="63" value="5" />
			<macro name="RESET_TYPE_ASYNC" module="c_samq_ctrl" sourceID="48" lineno="60" defID="2" defLine="38" value="2" />
			<macro name="CROSSBAR_TYPE_MUX" module="rtr_crossbar_mac" sourceID="29" lineno="49" defID="2" defLine="94" value="1" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="vcr_sw_alloc_sep_of" sourceID="58" lineno="47" defID="2" defLine="51" value="2" />
			<macro name="SW_ALLOC_SPEC_TYPE_REQ" module="vcr_sw_alloc_sep_of" sourceID="58" lineno="50" defID="4" defLine="77" value="1" />
			<macro name="RESET_TYPE_ASYNC" module="vcr_sw_alloc_sep_of" sourceID="58" lineno="52" defID="2" defLine="38" value="2" />
			<macro name="BINARY_OP_AND" module="ips" sourceID="58" lineno="162" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_OR" module="ips" sourceID="58" lineno="163" defID="2" defLine="162" value="3" />
			<macro name="SW_ALLOC_SPEC_TYPE_PRIO" module="ips" sourceID="58" lineno="185" defID="4" defLine="83" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_NONE" module="ips" sourceID="58" lineno="231" defID="4" defLine="74" value="2" />
			<macro name="BINARY_OP_AND" module="genblk2" sourceID="58" lineno="264" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_OR" module="genblk2" sourceID="58" lineno="265" defID="2" defLine="162" value="3" />
			<macro name="SW_ALLOC_SPEC_TYPE_PRIO" module="genblk2" sourceID="58" lineno="287" defID="4" defLine="83" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_REQ" module="genblk1_0" sourceID="58" lineno="344" defID="4" defLine="77" value="1" />
			<macro name="SW_ALLOC_SPEC_TYPE_GNT" module="genblk1_0" sourceID="58" lineno="356" defID="4" defLine="80" value="3" />
			<macro name="SW_ALLOC_SPEC_TYPE_NONE" module="vcr_sw_alloc_sep_of" sourceID="58" lineno="470" defID="4" defLine="74" value="2" />
			<macro name="SW_ALLOC_SPEC_TYPE_PRIO" module="vcr_sw_alloc_sep_of" sourceID="58" lineno="470" defID="4" defLine="83" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_REQ" module="vcr_sw_alloc_sep_of" sourceID="58" lineno="478" defID="4" defLine="77" value="1" />
			<macro name="BINARY_OP_NOR" module="genblk2_0" sourceID="58" lineno="484" defID="2" defLine="163" value="4" />
			<macro name="BINARY_OP_NOR" module="genblk2_0" sourceID="58" lineno="492" defID="2" defLine="163" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_GNT" module="vcr_sw_alloc_sep_of" sourceID="58" lineno="499" defID="4" defLine="80" value="3" />
			<macro name="BINARY_OP_NOR" module="genblk2_1" sourceID="58" lineno="509" defID="2" defLine="163" value="4" />
			<macro name="BINARY_OP_NOR" module="genblk2_1" sourceID="58" lineno="520" defID="2" defLine="163" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_PRIO" module="ops" sourceID="58" lineno="571" defID="4" defLine="83" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_NONE" module="ops" sourceID="58" lineno="612" defID="4" defLine="74" value="2" />
			<macro name="SW_ALLOC_SPEC_TYPE_PRIO" module="genblk2" sourceID="58" lineno="637" defID="4" defLine="83" value="4" />
			<macro name="CONNECTIVITY_LINE" module="vcr_ip_ctrl_mac" sourceID="33" lineno="89" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_LINE" module="vcr_ip_ctrl_mac" sourceID="33" lineno="93" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="vcr_ip_ctrl_mac" sourceID="33" lineno="94" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_FULL" module="vcr_ip_ctrl_mac" sourceID="33" lineno="96" defID="3" defLine="60" value="3" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="vcr_ip_ctrl_mac" sourceID="33" lineno="108" defID="3" defLine="119" value="3" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="vcr_ip_ctrl_mac" sourceID="33" lineno="111" defID="3" defLine="129" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="vcr_ip_ctrl_mac" sourceID="33" lineno="115" defID="3" defLine="129" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="vcr_ip_ctrl_mac" sourceID="33" lineno="138" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="vcr_ip_ctrl_mac" sourceID="33" lineno="140" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="vcr_ip_ctrl_mac" sourceID="33" lineno="142" defID="3" defLine="119" value="3" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="vcr_ip_ctrl_mac" sourceID="33" lineno="162" defID="3" defLine="86" value="2" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="vcr_ip_ctrl_mac" sourceID="33" lineno="166" defID="3" defLine="86" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="vcr_ip_ctrl_mac" sourceID="33" lineno="175" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="vcr_ip_ctrl_mac" sourceID="33" lineno="177" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="vcr_ip_ctrl_mac" sourceID="33" lineno="179" defID="3" defLine="119" value="3" />
			<macro name="DIM_ORDER_ASCENDING" module="vcr_ip_ctrl_mac" sourceID="33" lineno="184" defID="3" defLine="96" value="2" />
			<macro name="REGFILE_TYPE_FF_2D" module="vcr_ip_ctrl_mac" sourceID="33" lineno="187" defID="2" defLine="107" value="2" />
			<macro name="FB_MGMT_TYPE_STATIC" module="vcr_ip_ctrl_mac" sourceID="33" lineno="190" defID="3" defLine="155" value="2" />
			<macro name="ELIG_MASK_NONE" module="vcr_ip_ctrl_mac" sourceID="33" lineno="206" defID="3" defLine="139" value="2" />
			<macro name="ELIG_MASK_USED" module="vcr_ip_ctrl_mac" sourceID="33" lineno="209" defID="3" defLine="145" value="3" />
			<macro name="ERROR_CAPTURE_MODE_NO_HOLD" module="vcr_ip_ctrl_mac" sourceID="33" lineno="212" defID="2" defLine="75" value="1" />
			<macro name="RESET_TYPE_ASYNC" module="vcr_ip_ctrl_mac" sourceID="33" lineno="217" defID="2" defLine="38" value="2" />
			<macro name="ELIG_MASK_NONE" module="genblk1" sourceID="33" lineno="347" defID="3" defLine="139" value="2" />
			<macro name="ERROR_CAPTURE_MODE_NONE" module="vcr_ip_ctrl_mac" sourceID="33" lineno="697" defID="2" defLine="73" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="c_damq_ctrl" sourceID="39" lineno="60" defID="2" defLine="38" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="c_dff" sourceID="7" lineno="43" defID="2" defLine="38" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="c_dff" sourceID="7" lineno="62" defID="2" defLine="38" value="2" />
			<macro name="RESET_TYPE_SYNC" module="genblk1" sourceID="7" lineno="69" defID="2" defLine="41" value="1" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="vcr_vc_alloc_sep_if" sourceID="60" lineno="61" defID="2" defLine="51" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="vcr_vc_alloc_sep_if" sourceID="60" lineno="63" defID="2" defLine="38" value="2" />
			<macro name="BINARY_OP_OR" module="icvcs" sourceID="60" lineno="231" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="ocvcs" sourceID="60" lineno="451" defID="2" defLine="162" value="3" />
			<macro name="TOPOLOGY_MESH" module="router_wrap" sourceID="6" lineno="68" defID="3" defLine="38" value="2" />
			<macro name="CONNECTIVITY_LINE" module="router_wrap" sourceID="6" lineno="69" defID="3" defLine="54" value="2" />
			<macro name="TOPOLOGY_TORUS" module="router_wrap" sourceID="6" lineno="70" defID="3" defLine="41" value="1" />
			<macro name="CONNECTIVITY_RING" module="router_wrap" sourceID="6" lineno="71" defID="3" defLine="57" value="1" />
			<macro name="TOPOLOGY_FBFLY" module="router_wrap" sourceID="6" lineno="72" defID="3" defLine="44" value="3" />
			<macro name="CONNECTIVITY_FULL" module="router_wrap" sourceID="6" lineno="73" defID="3" defLine="60" value="3" />
			<macro name="CONNECTIVITY_LINE" module="router_wrap" sourceID="6" lineno="78" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="router_wrap" sourceID="6" lineno="79" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_FULL" module="router_wrap" sourceID="6" lineno="81" defID="3" defLine="60" value="3" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="router_wrap" sourceID="6" lineno="91" defID="3" defLine="129" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="router_wrap" sourceID="6" lineno="99" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="router_wrap" sourceID="6" lineno="101" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="router_wrap" sourceID="6" lineno="103" defID="3" defLine="119" value="3" />
			<macro name="ROUTER_TYPE_WORMHOLE" module="router_wrap" sourceID="6" lineno="140" defID="3" defLine="70" value="2" />
			<macro name="ROUTER_TYPE_VC" module="router_wrap" sourceID="6" lineno="181" defID="3" defLine="73" value="1" />
			<macro name="ROUTER_TYPE_COMBINED" module="router_wrap" sourceID="6" lineno="230" defID="3" defLine="76" value="3" />
			<macro name="CONNECTIVITY_LINE" module="rtr_top" sourceID="18" lineno="67" defID="3" defLine="54" value="2" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="rtr_top" sourceID="18" lineno="70" defID="3" defLine="119" value="3" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="rtr_top" sourceID="18" lineno="73" defID="3" defLine="129" value="2" />
			<macro name="ERROR_CAPTURE_MODE_NO_HOLD" module="rtr_top" sourceID="18" lineno="94" defID="2" defLine="75" value="1" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="rtr_top" sourceID="18" lineno="106" defID="3" defLine="86" value="2" />
			<macro name="DIM_ORDER_ASCENDING" module="rtr_top" sourceID="18" lineno="109" defID="3" defLine="96" value="2" />
			<macro name="REGFILE_TYPE_FF_2D" module="rtr_top" sourceID="18" lineno="112" defID="2" defLine="107" value="2" />
			<macro name="FB_MGMT_TYPE_STATIC" module="rtr_top" sourceID="18" lineno="115" defID="3" defLine="155" value="2" />
			<macro name="ELIG_MASK_NONE" module="rtr_top" sourceID="18" lineno="150" defID="3" defLine="139" value="2" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="rtr_top" sourceID="18" lineno="153" defID="2" defLine="51" value="2" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="rtr_top" sourceID="18" lineno="156" defID="2" defLine="51" value="2" />
			<macro name="CROSSBAR_TYPE_MUX" module="rtr_top" sourceID="18" lineno="162" defID="2" defLine="94" value="1" />
			<macro name="RESET_TYPE_ASYNC" module="rtr_top" sourceID="18" lineno="164" defID="2" defLine="38" value="2" />
			<macro name="CONNECTIVITY_LINE" module="rtr_top" sourceID="18" lineno="188" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="rtr_top" sourceID="18" lineno="189" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_FULL" module="rtr_top" sourceID="18" lineno="191" defID="3" defLine="60" value="3" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="rtr_top" sourceID="18" lineno="201" defID="3" defLine="129" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="rtr_top" sourceID="18" lineno="209" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="rtr_top" sourceID="18" lineno="211" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="rtr_top" sourceID="18" lineno="213" defID="3" defLine="119" value="3" />
			<macro name="ERROR_CAPTURE_MODE_NONE" module="rtr_top" sourceID="18" lineno="595" defID="2" defLine="73" value="2" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="vcr_sw_alloc_sep_if" sourceID="57" lineno="47" defID="2" defLine="51" value="2" />
			<macro name="SW_ALLOC_SPEC_TYPE_REQ" module="vcr_sw_alloc_sep_if" sourceID="57" lineno="50" defID="4" defLine="77" value="1" />
			<macro name="RESET_TYPE_ASYNC" module="vcr_sw_alloc_sep_if" sourceID="57" lineno="52" defID="2" defLine="38" value="2" />
			<macro name="SW_ALLOC_SPEC_TYPE_PRIO" module="ips" sourceID="57" lineno="148" defID="4" defLine="83" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_NONE" module="ips" sourceID="57" lineno="204" defID="4" defLine="74" value="2" />
			<macro name="SW_ALLOC_SPEC_TYPE_PRIO" module="genblk2" sourceID="57" lineno="230" defID="4" defLine="83" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_REQ" module="genblk1_0" sourceID="57" lineno="285" defID="4" defLine="77" value="1" />
			<macro name="SW_ALLOC_SPEC_TYPE_GNT" module="genblk1_0" sourceID="57" lineno="297" defID="4" defLine="80" value="3" />
			<macro name="SW_ALLOC_SPEC_TYPE_NONE" module="vcr_sw_alloc_sep_if" sourceID="57" lineno="401" defID="4" defLine="74" value="2" />
			<macro name="SW_ALLOC_SPEC_TYPE_PRIO" module="vcr_sw_alloc_sep_if" sourceID="57" lineno="401" defID="4" defLine="83" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_REQ" module="vcr_sw_alloc_sep_if" sourceID="57" lineno="409" defID="4" defLine="77" value="1" />
			<macro name="BINARY_OP_NOR" module="genblk2_0" sourceID="57" lineno="421" defID="2" defLine="163" value="4" />
			<macro name="BINARY_OP_NOR" module="genblk2_0" sourceID="57" lineno="434" defID="2" defLine="163" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_GNT" module="vcr_sw_alloc_sep_if" sourceID="57" lineno="441" defID="4" defLine="80" value="3" />
			<macro name="BINARY_OP_NOR" module="genblk2_1" sourceID="57" lineno="450" defID="2" defLine="163" value="4" />
			<macro name="BINARY_OP_NOR" module="genblk2_1" sourceID="57" lineno="462" defID="2" defLine="163" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_PRIO" module="ops" sourceID="57" lineno="510" defID="4" defLine="83" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_NONE" module="ops" sourceID="57" lineno="537" defID="4" defLine="74" value="2" />
			<macro name="SW_ALLOC_SPEC_TYPE_PRIO" module="genblk2" sourceID="57" lineno="554" defID="4" defLine="83" value="4" />
			<macro name="RESET_TYPE_ASYNC" module="c_damq_tracker" sourceID="40" lineno="62" defID="2" defLine="38" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="c_fifo_tracker" sourceID="66" lineno="51" defID="2" defLine="38" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="c_prefix_arbiter" sourceID="44" lineno="50" defID="2" defLine="38" value="2" />
			<macro name="BINARY_OP_OR" module="genblk3_0" sourceID="44" lineno="161" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_AND" module="genblk3_0" sourceID="44" lineno="179" defID="2" defLine="160" value="2" />
			<macro name="ELIG_MASK_NONE" module="vcr_ovc_ctrl" sourceID="56" lineno="52" defID="3" defLine="139" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="vcr_ovc_ctrl" sourceID="56" lineno="54" defID="2" defLine="38" value="2" />
			<macro name="ELIG_MASK_NONE" module="vcr_ovc_ctrl" sourceID="56" lineno="192" defID="3" defLine="139" value="2" />
			<macro name="ELIG_MASK_NONE" module="vcr_ovc_ctrl" sourceID="56" lineno="208" defID="3" defLine="139" value="2" />
			<macro name="ELIG_MASK_FULL" module="vcr_ovc_ctrl" sourceID="56" lineno="213" defID="3" defLine="142" value="1" />
			<macro name="ELIG_MASK_USED" module="vcr_ovc_ctrl" sourceID="56" lineno="218" defID="3" defLine="145" value="3" />
			<macro name="RESET_TYPE_ASYNC" module="c_shift_reg" sourceID="8" lineno="43" defID="2" defLine="38" value="2" />
			<macro name="TOPOLOGY_MESH" module="testbench" sourceID="5" lineno="33" defID="3" defLine="38" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="testbench" sourceID="5" lineno="57" defID="3" defLine="112" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="testbench" sourceID="5" lineno="60" defID="3" defLine="129" value="2" />
			<macro name="ROUTER_TYPE_VC" module="testbench" sourceID="5" lineno="72" defID="3" defLine="73" value="1" />
			<macro name="ERROR_CAPTURE_MODE_NO_HOLD" module="testbench" sourceID="5" lineno="81" defID="2" defLine="75" value="1" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="testbench" sourceID="5" lineno="93" defID="3" defLine="86" value="2" />
			<macro name="DIM_ORDER_ASCENDING" module="testbench" sourceID="5" lineno="96" defID="3" defLine="96" value="2" />
			<macro name="REGFILE_TYPE_FF_2D" module="testbench" sourceID="5" lineno="102" defID="2" defLine="107" value="2" />
			<macro name="FB_MGMT_TYPE_STATIC" module="testbench" sourceID="5" lineno="105" defID="3" defLine="155" value="2" />
			<macro name="ELIG_MASK_FULL" module="testbench" sourceID="5" lineno="140" defID="3" defLine="142" value="1" />
			<macro name="VC_ALLOC_TYPE_SEP_IF" module="testbench" sourceID="5" lineno="143" defID="4" defLine="38" value="2" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="testbench" sourceID="5" lineno="146" defID="2" defLine="51" value="2" />
			<macro name="SW_ALLOC_TYPE_SEP_IF" module="testbench" sourceID="5" lineno="152" defID="4" defLine="56" value="2" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="testbench" sourceID="5" lineno="155" defID="2" defLine="51" value="2" />
			<macro name="SW_ALLOC_SPEC_TYPE_REQ" module="testbench" sourceID="5" lineno="158" defID="4" defLine="77" value="1" />
			<macro name="CROSSBAR_TYPE_TRISTATE" module="testbench" sourceID="5" lineno="161" defID="2" defLine="91" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="testbench" sourceID="5" lineno="163" defID="2" defLine="38" value="2" />
			<macro name="TOPOLOGY_MESH" module="router_wrap" sourceID="5" lineno="33" defID="3" defLine="38" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="router_wrap" sourceID="5" lineno="57" defID="3" defLine="112" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="router_wrap" sourceID="5" lineno="60" defID="3" defLine="129" value="2" />
			<macro name="ROUTER_TYPE_VC" module="router_wrap" sourceID="5" lineno="72" defID="3" defLine="73" value="1" />
			<macro name="ERROR_CAPTURE_MODE_NO_HOLD" module="router_wrap" sourceID="5" lineno="81" defID="2" defLine="75" value="1" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="router_wrap" sourceID="5" lineno="93" defID="3" defLine="86" value="2" />
			<macro name="DIM_ORDER_ASCENDING" module="router_wrap" sourceID="5" lineno="96" defID="3" defLine="96" value="2" />
			<macro name="REGFILE_TYPE_FF_2D" module="router_wrap" sourceID="5" lineno="102" defID="2" defLine="107" value="2" />
			<macro name="FB_MGMT_TYPE_STATIC" module="router_wrap" sourceID="5" lineno="105" defID="3" defLine="155" value="2" />
			<macro name="ELIG_MASK_FULL" module="router_wrap" sourceID="5" lineno="140" defID="3" defLine="142" value="1" />
			<macro name="VC_ALLOC_TYPE_SEP_IF" module="router_wrap" sourceID="5" lineno="143" defID="4" defLine="38" value="2" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="router_wrap" sourceID="5" lineno="146" defID="2" defLine="51" value="2" />
			<macro name="SW_ALLOC_TYPE_SEP_IF" module="router_wrap" sourceID="5" lineno="152" defID="4" defLine="56" value="2" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="router_wrap" sourceID="5" lineno="155" defID="2" defLine="51" value="2" />
			<macro name="SW_ALLOC_SPEC_TYPE_REQ" module="router_wrap" sourceID="5" lineno="158" defID="4" defLine="77" value="1" />
			<macro name="CROSSBAR_TYPE_TRISTATE" module="router_wrap" sourceID="5" lineno="161" defID="2" defLine="91" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="router_wrap" sourceID="5" lineno="163" defID="2" defLine="38" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="rtr_fc_state" sourceID="13" lineno="53" defID="3" defLine="129" value="2" />
			<macro name="FB_MGMT_TYPE_STATIC" module="rtr_fc_state" sourceID="13" lineno="60" defID="3" defLine="155" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="rtr_fc_state" sourceID="13" lineno="71" defID="2" defLine="38" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="rtr_fc_state" sourceID="13" lineno="143" defID="3" defLine="129" value="2" />
			<macro name="FB_MGMT_TYPE_STATIC" module="genblk1" sourceID="13" lineno="166" defID="3" defLine="155" value="2" />
			<macro name="FB_MGMT_TYPE_DYNAMIC" module="genblk1" sourceID="13" lineno="196" defID="3" defLine="158" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="vcr_op_ctrl_mac" sourceID="34" lineno="68" defID="3" defLine="119" value="3" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="vcr_op_ctrl_mac" sourceID="34" lineno="71" defID="3" defLine="129" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="vcr_op_ctrl_mac" sourceID="34" lineno="79" defID="3" defLine="129" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="vcr_op_ctrl_mac" sourceID="34" lineno="90" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="vcr_op_ctrl_mac" sourceID="34" lineno="92" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="vcr_op_ctrl_mac" sourceID="34" lineno="94" defID="3" defLine="119" value="3" />
			<macro name="ERROR_CAPTURE_MODE_NO_HOLD" module="vcr_op_ctrl_mac" sourceID="34" lineno="106" defID="2" defLine="75" value="1" />
			<macro name="FB_MGMT_TYPE_STATIC" module="vcr_op_ctrl_mac" sourceID="34" lineno="109" defID="3" defLine="155" value="2" />
			<macro name="ELIG_MASK_NONE" module="vcr_op_ctrl_mac" sourceID="34" lineno="118" defID="3" defLine="139" value="2" />
			<macro name="ELIG_MASK_USED" module="vcr_op_ctrl_mac" sourceID="34" lineno="122" defID="3" defLine="145" value="3" />
			<macro name="RESET_TYPE_ASYNC" module="vcr_op_ctrl_mac" sourceID="34" lineno="127" defID="2" defLine="38" value="2" />
			<macro name="ERROR_CAPTURE_MODE_NONE" module="vcr_op_ctrl_mac" sourceID="34" lineno="432" defID="2" defLine="73" value="2" />
			<macro name="CONNECTIVITY_LINE" module="rtr_ip_ctrl_mac" sourceID="30" lineno="71" defID="3" defLine="54" value="2" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="rtr_ip_ctrl_mac" sourceID="30" lineno="74" defID="3" defLine="119" value="3" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="rtr_ip_ctrl_mac" sourceID="30" lineno="77" defID="3" defLine="129" value="2" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="rtr_ip_ctrl_mac" sourceID="30" lineno="103" defID="3" defLine="86" value="2" />
			<macro name="DIM_ORDER_ASCENDING" module="rtr_ip_ctrl_mac" sourceID="30" lineno="106" defID="3" defLine="96" value="2" />
			<macro name="REGFILE_TYPE_FF_2D" module="rtr_ip_ctrl_mac" sourceID="30" lineno="109" defID="2" defLine="107" value="2" />
			<macro name="FB_MGMT_TYPE_STATIC" module="rtr_ip_ctrl_mac" sourceID="30" lineno="112" defID="3" defLine="155" value="2" />
			<macro name="ELIG_MASK_NONE" module="rtr_ip_ctrl_mac" sourceID="30" lineno="118" defID="3" defLine="139" value="2" />
			<macro name="ERROR_CAPTURE_MODE_NO_HOLD" module="rtr_ip_ctrl_mac" sourceID="30" lineno="131" defID="2" defLine="75" value="1" />
			<macro name="RESET_TYPE_ASYNC" module="rtr_ip_ctrl_mac" sourceID="30" lineno="136" defID="2" defLine="38" value="2" />
			<macro name="CONNECTIVITY_LINE" module="rtr_ip_ctrl_mac" sourceID="30" lineno="169" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="rtr_ip_ctrl_mac" sourceID="30" lineno="170" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_FULL" module="rtr_ip_ctrl_mac" sourceID="30" lineno="172" defID="3" defLine="60" value="3" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="rtr_ip_ctrl_mac" sourceID="30" lineno="185" defID="3" defLine="129" value="2" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="rtr_ip_ctrl_mac" sourceID="30" lineno="197" defID="3" defLine="86" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="rtr_ip_ctrl_mac" sourceID="30" lineno="209" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="rtr_ip_ctrl_mac" sourceID="30" lineno="211" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="rtr_ip_ctrl_mac" sourceID="30" lineno="213" defID="3" defLine="119" value="3" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="rtr_ip_ctrl_mac" sourceID="30" lineno="223" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="rtr_ip_ctrl_mac" sourceID="30" lineno="225" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="rtr_ip_ctrl_mac" sourceID="30" lineno="227" defID="3" defLine="119" value="3" />
			<macro name="ELIG_MASK_USED" module="rtr_ip_ctrl_mac" sourceID="30" lineno="232" defID="3" defLine="145" value="3" />
			<macro name="BINARY_OP_OR" module="glu" sourceID="30" lineno="450" defID="2" defLine="162" value="3" />
			<macro name="ERROR_CAPTURE_MODE_NONE" module="rtr_ip_ctrl_mac" sourceID="30" lineno="1300" defID="2" defLine="73" value="2" />
			<macro name="RESET_TYPE_ASYNC" module="c_wf_alloc_dpa" sourceID="78" lineno="49" defID="2" defLine="38" value="2" />
			<macro name="BINARY_OP_OR" module="genblk1_0" sourceID="78" lineno="106" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="genblk1" sourceID="78" lineno="175" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="78" lineno="208" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="78" lineno="217" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_NOR" module="prs" sourceID="78" lineno="227" defID="2" defLine="163" value="4" />
			<macro name="BINARY_OP_OR" module="prs" sourceID="78" lineno="228" defID="2" defLine="162" value="3" />
			<macro name="CONNECTIVITY_LINE" module="whr_top" sourceID="20" lineno="63" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_LINE" module="whr_top" sourceID="20" lineno="67" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="whr_top" sourceID="20" lineno="68" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_FULL" module="whr_top" sourceID="20" lineno="70" defID="3" defLine="60" value="3" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="whr_top" sourceID="20" lineno="85" defID="3" defLine="119" value="3" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="whr_top" sourceID="20" lineno="88" defID="3" defLine="129" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="whr_top" sourceID="20" lineno="96" defID="3" defLine="129" value="2" />
			<macro name="ELIG_MASK_NONE" module="whr_top" sourceID="20" lineno="100" defID="3" defLine="139" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="whr_top" sourceID="20" lineno="122" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="whr_top" sourceID="20" lineno="124" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="whr_top" sourceID="20" lineno="126" defID="3" defLine="119" value="3" />
			<macro name="ERROR_CAPTURE_MODE_NO_HOLD" module="whr_top" sourceID="20" lineno="138" defID="2" defLine="75" value="1" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="whr_top" sourceID="20" lineno="146" defID="3" defLine="86" value="2" />
			<macro name="DIM_ORDER_ASCENDING" module="whr_top" sourceID="20" lineno="149" defID="3" defLine="96" value="2" />
			<macro name="REGFILE_TYPE_FF_2D" module="whr_top" sourceID="20" lineno="155" defID="2" defLine="107" value="2" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="whr_top" sourceID="20" lineno="171" defID="2" defLine="51" value="2" />
			<macro name="CROSSBAR_TYPE_MUX" module="whr_top" sourceID="20" lineno="174" defID="2" defLine="94" value="1" />
			<macro name="RESET_TYPE_ASYNC" module="whr_top" sourceID="20" lineno="176" defID="2" defLine="38" value="2" />
			<macro name="ERROR_CAPTURE_MODE_NONE" module="whr_top" sourceID="20" lineno="426" defID="2" defLine="73" value="2" />
			<macro name="CONNECTIVITY_LINE" module="rtr_route_filter" sourceID="54" lineno="69" defID="3" defLine="54" value="2" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="rtr_route_filter" sourceID="54" lineno="72" defID="3" defLine="86" value="2" />
			<macro name="DIM_ORDER_ASCENDING" module="rtr_route_filter" sourceID="54" lineno="75" defID="3" defLine="96" value="2" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="ops" sourceID="54" lineno="140" defID="3" defLine="86" value="2" />
			<macro name="CONNECTIVITY_LINE" module="genblk1" sourceID="54" lineno="155" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="genblk1" sourceID="54" lineno="156" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_FULL" module="genblk1" sourceID="54" lineno="167" defID="3" defLine="60" value="3" />
			<macro name="DIM_ORDER_ASCENDING" module="genblk1" sourceID="54" lineno="181" defID="3" defLine="96" value="2" />
			<macro name="DIM_ORDER_BY_CLASS" module="genblk1" sourceID="54" lineno="182" defID="3" defLine="102" value="3" />
			<macro name="DIM_ORDER_DESCENDING" module="genblk1" sourceID="54" lineno="188" defID="3" defLine="99" value="1" />
			<macro name="DIM_ORDER_BY_CLASS" module="genblk1" sourceID="54" lineno="189" defID="3" defLine="102" value="3" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="orcs" sourceID="54" lineno="256" defID="3" defLine="86" value="2" />
			<macro name="CONNECTIVITY_LINE" module="whr_ip_ctrl_mac" sourceID="36" lineno="63" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_LINE" module="whr_ip_ctrl_mac" sourceID="36" lineno="67" defID="3" defLine="54" value="2" />
			<macro name="CONNECTIVITY_RING" module="whr_ip_ctrl_mac" sourceID="36" lineno="68" defID="3" defLine="57" value="1" />
			<macro name="CONNECTIVITY_FULL" module="whr_ip_ctrl_mac" sourceID="36" lineno="70" defID="3" defLine="60" value="3" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="whr_ip_ctrl_mac" sourceID="36" lineno="85" defID="3" defLine="119" value="3" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="whr_ip_ctrl_mac" sourceID="36" lineno="88" defID="3" defLine="129" value="2" />
			<macro name="FLOW_CTRL_TYPE_CREDIT" module="whr_ip_ctrl_mac" sourceID="36" lineno="92" defID="3" defLine="129" value="2" />
			<macro name="ELIG_MASK_NONE" module="whr_ip_ctrl_mac" sourceID="36" lineno="96" defID="3" defLine="139" value="2" />
			<macro name="ELIG_MASK_USED" module="whr_ip_ctrl_mac" sourceID="36" lineno="99" defID="3" defLine="145" value="3" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="whr_ip_ctrl_mac" sourceID="36" lineno="124" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="whr_ip_ctrl_mac" sourceID="36" lineno="126" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="whr_ip_ctrl_mac" sourceID="36" lineno="128" defID="3" defLine="119" value="3" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="whr_ip_ctrl_mac" sourceID="36" lineno="148" defID="3" defLine="86" value="2" />
			<macro name="ROUTING_TYPE_PHASED_DOR" module="whr_ip_ctrl_mac" sourceID="36" lineno="152" defID="3" defLine="86" value="2" />
			<macro name="PACKET_FORMAT_HEAD_TAIL" module="whr_ip_ctrl_mac" sourceID="36" lineno="161" defID="3" defLine="112" value="2" />
			<macro name="PACKET_FORMAT_TAIL_ONLY" module="whr_ip_ctrl_mac" sourceID="36" lineno="163" defID="3" defLine="116" value="1" />
			<macro name="PACKET_FORMAT_EXPLICIT_LENGTH" module="whr_ip_ctrl_mac" sourceID="36" lineno="165" defID="3" defLine="119" value="3" />
			<macro name="DIM_ORDER_ASCENDING" module="whr_ip_ctrl_mac" sourceID="36" lineno="170" defID="3" defLine="96" value="2" />
			<macro name="REGFILE_TYPE_FF_2D" module="whr_ip_ctrl_mac" sourceID="36" lineno="180" defID="2" defLine="107" value="2" />
			<macro name="ERROR_CAPTURE_MODE_NO_HOLD" module="whr_ip_ctrl_mac" sourceID="36" lineno="193" defID="2" defLine="75" value="1" />
			<macro name="RESET_TYPE_ASYNC" module="whr_ip_ctrl_mac" sourceID="36" lineno="198" defID="2" defLine="38" value="2" />
			<macro name="FB_MGMT_TYPE_STATIC" module="whr_ip_ctrl_mac" sourceID="36" lineno="356" defID="3" defLine="155" value="2" />
			<macro name="ERROR_CAPTURE_MODE_NONE" module="whr_ip_ctrl_mac" sourceID="36" lineno="706" defID="2" defLine="73" value="2" />
			<macro name="WF_ALLOC_TYPE_REP" module="vcr_sw_alloc_wf" sourceID="59" lineno="47" defID="2" defLine="136" value="1" />
			<macro name="ARBITER_TYPE_ROUND_ROBIN_BINARY" module="vcr_sw_alloc_wf" sourceID="59" lineno="50" defID="2" defLine="51" value="2" />
			<macro name="SW_ALLOC_SPEC_TYPE_REQ" module="vcr_sw_alloc_wf" sourceID="59" lineno="53" defID="4" defLine="77" value="1" />
			<macro name="RESET_TYPE_ASYNC" module="vcr_sw_alloc_wf" sourceID="59" lineno="55" defID="2" defLine="38" value="2" />
			<macro name="BINARY_OP_AND" module="ips" sourceID="59" lineno="160" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_OR" module="ips" sourceID="59" lineno="161" defID="2" defLine="162" value="3" />
			<macro name="SW_ALLOC_SPEC_TYPE_PRIO" module="ips" sourceID="59" lineno="183" defID="4" defLine="83" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_NONE" module="ips" sourceID="59" lineno="211" defID="4" defLine="74" value="2" />
			<macro name="BINARY_OP_AND" module="genblk2" sourceID="59" lineno="244" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_OR" module="genblk2" sourceID="59" lineno="245" defID="2" defLine="162" value="3" />
			<macro name="SW_ALLOC_SPEC_TYPE_PRIO" module="genblk2" sourceID="59" lineno="267" defID="4" defLine="83" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_REQ" module="genblk1_0" sourceID="59" lineno="319" defID="4" defLine="77" value="1" />
			<macro name="SW_ALLOC_SPEC_TYPE_GNT" module="genblk1_0" sourceID="59" lineno="331" defID="4" defLine="80" value="3" />
			<macro name="SW_ALLOC_SPEC_TYPE_NONE" module="vcr_sw_alloc_wf" sourceID="59" lineno="375" defID="4" defLine="74" value="2" />
			<macro name="SW_ALLOC_SPEC_TYPE_PRIO" module="vcr_sw_alloc_wf" sourceID="59" lineno="375" defID="4" defLine="83" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_REQ" module="vcr_sw_alloc_wf" sourceID="59" lineno="383" defID="4" defLine="77" value="1" />
			<macro name="BINARY_OP_NOR" module="genblk2_0" sourceID="59" lineno="389" defID="2" defLine="163" value="4" />
			<macro name="BINARY_OP_NOR" module="genblk2_0" sourceID="59" lineno="397" defID="2" defLine="163" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_GNT" module="vcr_sw_alloc_wf" sourceID="59" lineno="404" defID="4" defLine="80" value="3" />
			<macro name="BINARY_OP_NOR" module="genblk2_1" sourceID="59" lineno="410" defID="2" defLine="163" value="4" />
			<macro name="BINARY_OP_NOR" module="genblk2_1" sourceID="59" lineno="418" defID="2" defLine="163" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_PRIO" module="vcr_sw_alloc_wf" sourceID="59" lineno="446" defID="4" defLine="83" value="4" />
			<macro name="SW_ALLOC_SPEC_TYPE_NONE" module="vcr_sw_alloc_wf" sourceID="59" lineno="466" defID="4" defLine="74" value="2" />
			<macro name="SW_ALLOC_SPEC_TYPE_PRIO" module="genblk4" sourceID="59" lineno="472" defID="4" defLine="83" value="4" />
			<macro name="BINARY_OP_AND" module="genblk1_0" sourceID="59" lineno="517" defID="2" defLine="160" value="2" />
			<macro name="BINARY_OP_OR" module="genblk1_0" sourceID="59" lineno="518" defID="2" defLine="162" value="3" />
			<macro name="RESET_TYPE_ASYNC" module="c_rr_arbiter" sourceID="47" lineno="50" defID="2" defLine="38" value="2" />
			<macro name="BINARY_OP_OR" module="genblk3_0" sourceID="47" lineno="171" defID="2" defLine="162" value="3" />
			<macro name="BINARY_OP_AND" module="genblk3_0" sourceID="47" lineno="189" defID="2" defLine="160" value="2" />
		</macroDefinitionList>
		<!-- Macro value list for the whole design --> 
		<macroValueList>
			<mv i="1" n="1" />
			<mv i="3" n="2" />
			<mv i="4" n="3" />
			<mv i="7" n="0 " />
			<mv i="5" n="4" />
			<mv i="6" n="1000 " />
			<mv i="10" n="5" />
			<mv i="2" n="0" />
			<mv i="8" n="32&apos;hFFFF_FFFF " />
			<mv i="9" n="(2 + 5)" />
		</macroValueList>
	</body>
</opml>
