vhdtdtfi -lang verilog -prj HW6 -o "D:/My Courses/IUT982/FPGA/HomeWorks/1398-2/HW6/clk_gen.tfi" -lib work "D:/My Courses/IUT982/FPGA/HomeWorks/1398-2/HW6//clk_gen.v" -module clk_gen -template D:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
