<div id="pf2d1" class="pf w0 h0" data-page-no="2d1"><div class="pc pc2d1 w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bg2d1.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 39</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">Universal Asynchronous Receiver/Transmitter</div><div class="t m0 x9 hc y3fc7 ff1 fs6 fc0 sc0 ls0">(UART0)</div><div class="t m0 x9 hd y3fc8 ff1 fs7 fc0 sc0 ls0 ws281">39.1 Introduction</div><div class="t m0 x9 he y3fc9 ff1 fs1 fc0 sc0 ls0 ws18f">39.1.1 Features</div><div class="t m0 x9 hf y3fca ff3 fs5 fc0 sc0 ls0 ws0">Features of the UART module include:</div><div class="t m0 x33 hf y3fcb ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Full-duplex, standard non-return-to-zero (NRZ) format</div><div class="t m0 x33 hf y3fcc ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Double-buffered transmitter and receiver with separate enables</div><div class="t m0 x33 hf y3fcd ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Programmable baud rates (13-bit modulo divider)</div><div class="t m0 x33 hf y3fce ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Transmit and receive baud rate can operate asynchronous to the bus clock:</div><div class="t m0 x2 hf y3fcf ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Baud rate can be configured independently of the bus clock frequency</div><div class="t m0 x2 hf y3fd0 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Supports operation in Stop modes</div><div class="t m0 x33 hf y3fd1 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Configurable receiver buad rate oversampling ratio from 4x to 32x</div><div class="t m0 x33 hf y3fd2 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Interrupt, DMA or polled operation:</div><div class="t m0 x2 hf y3fd3 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Transmit data register empty and transmission complete</div><div class="t m0 x2 hf y3fd4 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Receive data register full</div><div class="t m0 x2 hf y5a3 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Receive overrun, parity error, framing error, and noise error</div><div class="t m0 x2 hf y5a4 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Idle receiver detect</div><div class="t m0 x2 hf y3fd5 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Active edge on receive pin</div><div class="t m0 x2 hf y3fd6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Break detect supporting LIN</div><div class="t m0 x33 hf y3fd7 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Hardware parity generation and checking</div><div class="t m0 x33 hf y3fd8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Programmable 8-bit, 9-bit or 10-bit character length</div><div class="t m0 x33 hf y3fd9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Programmable 1-bit or 2-bit stop bits</div><div class="t m0 x33 hf y3fda ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Receiver wakeup by idle-line, address-mark or address match</div><div class="t m0 x33 hf y3fdb ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Optional 13-bit break character generation / 11-bit break character detection</div><div class="t m0 x33 hf y3fdc ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Selectable transmitter output and receiver input polarity</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>721</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
