--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml clock.twx clock.ncd -o clock.twr clock.pcf -ucf clock.ucf

Design file:              clock.ncd
Physical constraint file: clock.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
duty<0>     |    1.155(R)|      FAST  |    0.755(R)|      SLOW  |clk_BUFGP         |   0.000|
duty<1>     |    0.516(R)|      FAST  |    1.335(R)|      SLOW  |clk_BUFGP         |   0.000|
duty<2>     |    0.426(R)|      FAST  |    1.491(R)|      SLOW  |clk_BUFGP         |   0.000|
duty<3>     |    0.546(R)|      FAST  |    1.553(R)|      SLOW  |clk_BUFGP         |   0.000|
period<0>   |    4.125(R)|      SLOW  |    0.001(R)|      SLOW  |clk_BUFGP         |   0.000|
period<1>   |    3.926(R)|      SLOW  |    0.166(R)|      SLOW  |clk_BUFGP         |   0.000|
period<2>   |    3.667(R)|      SLOW  |    0.390(R)|      SLOW  |clk_BUFGP         |   0.000|
period<3>   |    3.557(R)|      SLOW  |    0.478(R)|      SLOW  |clk_BUFGP         |   0.000|
period<4>   |    3.667(R)|      SLOW  |    0.389(R)|      SLOW  |clk_BUFGP         |   0.000|
period<5>   |    3.548(R)|      SLOW  |    0.483(R)|      SLOW  |clk_BUFGP         |   0.000|
period<6>   |    4.029(R)|      SLOW  |    0.071(R)|      SLOW  |clk_BUFGP         |   0.000|
period<7>   |    3.666(R)|      SLOW  |    0.386(R)|      SLOW  |clk_BUFGP         |   0.000|
period<8>   |    4.858(R)|      SLOW  |   -0.532(R)|      FAST  |clk_BUFGP         |   0.000|
period<9>   |    4.860(R)|      SLOW  |   -0.571(R)|      FAST  |clk_BUFGP         |   0.000|
period<10>  |    3.835(R)|      SLOW  |    0.244(R)|      SLOW  |clk_BUFGP         |   0.000|
period<11>  |    4.182(R)|      SLOW  |   -0.042(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_out     |         8.428(R)|      SLOW  |         3.630(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.426|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Oct 10 16:48:30 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 610 MB



