{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669659676766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669659676775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 15:21:16 2022 " "Processing started: Mon Nov 28 15:21:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669659676775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659676775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_sagarana -c projeto_sagarana " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_sagarana -c projeto_sagarana" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659676775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669659677295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669659677295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testador_paridade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testador_paridade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testador_paridade-rtl " "Found design unit 1: testador_paridade-rtl" {  } { { "testador_paridade.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/testador_paridade.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690523 ""} { "Info" "ISGN_ENTITY_NAME" "1 testador_paridade " "Found entity 1: testador_paridade" {  } { { "testador_paridade.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/testador_paridade.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_angulos_128x24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_angulos_128x24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_angulos_128x24-rom_arch " "Found design unit 1: rom_angulos_128x24-rom_arch" {  } { { "rom_angulos_128x24.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rom_angulos_128x24.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690526 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_angulos_128x24 " "Found entity 1: rom_angulos_128x24" {  } { { "rom_angulos_128x24.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rom_angulos_128x24.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_8n2_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_8n2_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_8N2_fd-tx_serial_8N2_fd_arch " "Found design unit 1: tx_serial_8N2_fd-tx_serial_8N2_fd_arch" {  } { { "tx_serial_8N2_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2_fd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690528 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_8N2_fd " "Found entity 1: tx_serial_8N2_fd" {  } { { "tx_serial_8N2_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_8n2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_8n2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_8N2-tx_serial_8N2_arch " "Found design unit 1: tx_serial_8N2-tx_serial_8N2_arch" {  } { { "tx_serial_8N2.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690531 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_8N2 " "Found entity 1: tx_serial_8N2" {  } { { "tx_serial_8N2.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_8n2_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_serial_8n2_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_8N2_fd-rx_serial_8N2_fd_arch " "Found design unit 1: rx_serial_8N2_fd-rx_serial_8N2_fd_arch" {  } { { "rx_serial_8N2_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2_fd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690534 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_8N2_fd " "Found entity 1: rx_serial_8N2_fd" {  } { { "rx_serial_8N2_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2_fd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_8n2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_serial_8n2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_8N2-rx_serial_8N2_arch " "Found design unit 1: rx_serial_8N2-rx_serial_8N2_arch" {  } { { "rx_serial_8N2.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690536 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_8N2 " "Found entity 1: rx_serial_8N2" {  } { { "rx_serial_8N2.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_tick_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_tick_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_uc-tx_serial_uc_arch " "Found design unit 1: tx_serial_uc-tx_serial_uc_arch" {  } { { "tx_serial_tick_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_tick_uc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690538 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_uc " "Found entity 1: tx_serial_uc" {  } { { "tx_serial_tick_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_tick_uc.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_ff-behavioral " "Found design unit 1: sr_ff-behavioral" {  } { { "sr_ff.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sr_ff.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690540 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_ff " "Found entity 1: sr_ff" {  } { { "sr_ff.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sr_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_tick_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_serial_tick_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_uc-rx_serial_uc_arch " "Found design unit 1: rx_serial_uc-rx_serial_uc_arch" {  } { { "rx_serial_tick_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_tick_uc.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690542 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_uc " "Found entity 1: rx_serial_uc" {  } { { "rx_serial_tick_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_tick_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-registrador_n " "Found design unit 1: registrador_n-registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/registrador_n.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690545 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/registrador_n.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1_n-arch_mux_4x1_n " "Found design unit 1: mux_4x1_n-arch_mux_4x1_n" {  } { { "mux_4x1_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/mux_4x1_n.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690547 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_n " "Found entity 1: mux_4x1_n" {  } { { "mux_4x1_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/mux_4x1_n.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-comportamental " "Found design unit 1: hex7seg-comportamental" {  } { { "hex7seg.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/hex7seg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690548 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/hex7seg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_pulso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_pulso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_pulso-fsm_arch " "Found design unit 1: gerador_pulso-fsm_arch" {  } { { "gerador_pulso.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/gerador_pulso.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690551 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_pulso " "Found entity 1: gerador_pulso" {  } { { "gerador_pulso.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/gerador_pulso.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector_descida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector_descida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector_descida-Behavioral " "Found design unit 1: edge_detector_descida-Behavioral" {  } { { "edge_detector_descida.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/edge_detector_descida.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690553 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector_descida " "Found entity 1: edge_detector_descida" {  } { { "edge_detector_descida.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/edge_detector_descida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-Behavioral " "Found design unit 1: edge_detector-Behavioral" {  } { { "edge_detector.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/edge_detector.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690555 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/edge_detector.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador_n-deslocador_n_arch " "Found design unit 1: deslocador_n-deslocador_n_arch" {  } { { "deslocador_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/deslocador_n.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690558 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "deslocador_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/deslocador_n.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_servo_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_servo_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_servo_3-controle_servo_3_arch " "Found design unit 1: controle_servo_3-controle_servo_3_arch" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690560 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_servo_3 " "Found entity 1: controle_servo_3" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorg_updown_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorg_updown_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorg_updown_m-comportamental " "Found design unit 1: contadorg_updown_m-comportamental" {  } { { "contadorg_updown_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/contadorg_updown_m.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690562 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorg_updown_m " "Found entity 1: contadorg_updown_m" {  } { { "contadorg_updown_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/contadorg_updown_m.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-contador_m_arch " "Found design unit 1: contador_m-contador_m_arch" {  } { { "contador_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/contador_m.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690564 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/contador_m.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sagarana_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sagarana_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sagarana_uc-sagarana_uc_arch " "Found design unit 1: sagarana_uc-sagarana_uc_arch" {  } { { "sagarana_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_uc.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690567 ""} { "Info" "ISGN_ENTITY_NAME" "1 sagarana_uc " "Found entity 1: sagarana_uc" {  } { { "sagarana_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sagarana_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sagarana_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sagarana_fd-sagarana_fd_arch " "Found design unit 1: sagarana_fd-sagarana_fd_arch" {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690569 ""} { "Info" "ISGN_ENTITY_NAME" "1 sagarana_fd " "Found entity 1: sagarana_fd" {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_esp32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_esp32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_esp32-interface_esp32_arch " "Found design unit 1: interface_esp32-interface_esp32_arch" {  } { { "interface_esp32.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690572 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_esp32 " "Found entity 1: interface_esp32" {  } { { "interface_esp32.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_esp32_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_esp32_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_esp32_fd-arch_interface_esp32_fd " "Found design unit 1: interface_esp32_fd-arch_interface_esp32_fd" {  } { { "interface_esp32_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32_fd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690574 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_esp32_fd " "Found entity 1: interface_esp32_fd" {  } { { "interface_esp32_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32_fd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_esp32_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_esp32_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_esp32_uc-fsm_arch " "Found design unit 1: interface_esp32_uc-fsm_arch" {  } { { "interface_esp32_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32_uc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690576 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_esp32_uc " "Found entity 1: interface_esp32_uc" {  } { { "interface_esp32_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sagarana.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sagarana.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_sagarana-sagarana_arch " "Found design unit 1: projeto_sagarana-sagarana_arch" {  } { { "sagarana.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690578 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_sagarana " "Found entity 1: projeto_sagarana" {  } { { "sagarana.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659690578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_sagarana " "Elaborating entity \"projeto_sagarana\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669659690623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sagarana_fd sagarana_fd:FD " "Elaborating entity \"sagarana_fd\" for hierarchy \"sagarana_fd:FD\"" {  } { { "sagarana.vhd" "FD" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690623 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "db_modo sagarana_fd.vhd(41) " "VHDL Signal Declaration warning at sagarana_fd.vhd(41): used implicit default value for signal \"db_modo\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669659690623 "|projeto_sagarana|sagarana_fd:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_db_posicao sagarana_fd.vhd(51) " "Verilog HDL or VHDL warning at sagarana_fd.vhd(51): object \"s_db_posicao\" assigned a value but never read" {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669659690623 "|projeto_sagarana|sagarana_fd:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estado_transmissor sagarana_fd.vhd(52) " "Verilog HDL or VHDL warning at sagarana_fd.vhd(52): object \"estado_transmissor\" assigned a value but never read" {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669659690623 "|projeto_sagarana|sagarana_fd:FD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_iniciar sagarana_fd.vhd(468) " "Inferred latch for \"s_iniciar\" at sagarana_fd.vhd(468)" {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 468 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659690623 "|projeto_sagarana|sagarana_fd:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n sagarana_fd:FD\|registrador_n:REGISTRADOR " "Elaborating entity \"registrador_n\" for hierarchy \"sagarana_fd:FD\|registrador_n:REGISTRADOR\"" {  } { { "sagarana_fd.vhd" "REGISTRADOR" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|contador_m:CONTPAUSA " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|contador_m:CONTPAUSA\"" {  } { { "sagarana_fd.vhd" "CONTPAUSA" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|contador_m:CONTPULA " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|contador_m:CONTPULA\"" {  } { { "sagarana_fd.vhd" "CONTPULA" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_servo_3 sagarana_fd:FD\|controle_servo_3:SM " "Elaborating entity \"controle_servo_3\" for hierarchy \"sagarana_fd:FD\|controle_servo_3:SM\"" {  } { { "sagarana_fd.vhd" "SM" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690633 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pwm controle_servo_3.vhd(50) " "VHDL Process Statement warning at controle_servo_3.vhd(50): signal \"s_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669659690633 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pwm controle_servo_3.vhd(51) " "VHDL Process Statement warning at controle_servo_3.vhd(51): signal \"s_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669659690633 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorg_updown_m sagarana_fd:FD\|contadorg_updown_m:CONTPOS " "Elaborating entity \"contadorg_updown_m\" for hierarchy \"sagarana_fd:FD\|contadorg_updown_m:CONTPOS\"" {  } { { "sagarana_fd.vhd" "CONTPOS" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_angulos_128x24 sagarana_fd:FD\|rom_angulos_128x24:ROM " "Elaborating entity \"rom_angulos_128x24\" for hierarchy \"sagarana_fd:FD\|rom_angulos_128x24:ROM\"" {  } { { "sagarana_fd.vhd" "ROM" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1_n sagarana_fd:FD\|mux_4x1_n:MUXPOS " "Elaborating entity \"mux_4x1_n\" for hierarchy \"sagarana_fd:FD\|mux_4x1_n:MUXPOS\"" {  } { { "sagarana_fd.vhd" "MUXPOS" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_8N2 sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR " "Elaborating entity \"tx_serial_8N2\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\"" {  } { { "sagarana_fd.vhd" "TRANSMISSOR" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_uc sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_uc:U1_UC " "Elaborating entity \"tx_serial_uc\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_uc:U1_UC\"" {  } { { "tx_serial_8N2.vhd" "U1_UC" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_8N2_fd sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD " "Elaborating entity \"tx_serial_8N2_fd\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\"" {  } { { "tx_serial_8N2.vhd" "U2_FD" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\|deslocador_n:U1\"" {  } { { "tx_serial_8N2_fd.vhd" "U1" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2_fd.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\|contador_m:U2 " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\|contador_m:U2\"" {  } { { "tx_serial_8N2_fd.vhd" "U2" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2_fd.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|contador_m:U3_TICK " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|contador_m:U3_TICK\"" {  } { { "tx_serial_8N2.vhd" "U3_TICK" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|edge_detector:U4_ED " "Elaborating entity \"edge_detector\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|edge_detector:U4_ED\"" {  } { { "tx_serial_8N2.vhd" "U4_ED" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_esp32 sagarana_fd:FD\|interface_esp32:interface " "Elaborating entity \"interface_esp32\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\"" {  } { { "sagarana_fd.vhd" "interface" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_esp32_fd sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD " "Elaborating entity \"interface_esp32_fd\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\"" {  } { { "interface_esp32.vhd" "FD" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_8N2 sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR " "Elaborating entity \"rx_serial_8N2\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\"" {  } { { "interface_esp32_fd.vhd" "RECEPTOR" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32_fd.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_uc sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_uc:U1_UC " "Elaborating entity \"rx_serial_uc\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_uc:U1_UC\"" {  } { { "rx_serial_8N2.vhd" "U1_UC" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_8N2_fd sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD " "Elaborating entity \"rx_serial_8N2_fd\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\"" {  } { { "rx_serial_8N2.vhd" "U2_FD" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|deslocador_n:U1\"" {  } { { "rx_serial_8N2_fd.vhd" "U1" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2_fd.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|contador_m:U2 " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|contador_m:U2\"" {  } { { "rx_serial_8N2_fd.vhd" "U2" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2_fd.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|registrador_n:U3 " "Elaborating entity \"registrador_n\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|registrador_n:U3\"" {  } { { "rx_serial_8N2_fd.vhd" "U3" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2_fd.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|contador_m:U3_TICK " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|contador_m:U3_TICK\"" {  } { { "rx_serial_8N2.vhd" "U3_TICK" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|registrador_n:REG_U " "Elaborating entity \"registrador_n\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|registrador_n:REG_U\"" {  } { { "interface_esp32_fd.vhd" "REG_U" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32_fd.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_esp32_uc sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_uc:UC " "Elaborating entity \"interface_esp32_uc\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_uc:UC\"" {  } { { "interface_esp32.vhd" "UC" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_ff sagarana_fd:FD\|sr_ff:flipflop_rs " "Elaborating entity \"sr_ff\" for hierarchy \"sagarana_fd:FD\|sr_ff:flipflop_rs\"" {  } { { "sagarana_fd.vhd" "flipflop_rs" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1_n sagarana_fd:FD\|mux_4x1_n:MUXHEX0 " "Elaborating entity \"mux_4x1_n\" for hierarchy \"sagarana_fd:FD\|mux_4x1_n:MUXHEX0\"" {  } { { "sagarana_fd.vhd" "MUXHEX0" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg sagarana_fd:FD\|hex7seg:hexa0 " "Elaborating entity \"hex7seg\" for hierarchy \"sagarana_fd:FD\|hex7seg:hexa0\"" {  } { { "sagarana_fd.vhd" "hexa0" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sagarana_uc sagarana_uc:UC " "Elaborating entity \"sagarana_uc\" for hierarchy \"sagarana_uc:UC\"" {  } { { "sagarana.vhd" "UC" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659690678 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iniciar sagarana_uc.vhd(43) " "VHDL Process Statement warning at sagarana_uc.vhd(43): signal \"iniciar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sagarana_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_uc.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669659690678 "|projeto_sagarana|sagarana_uc:UC"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sagarana_fd:FD\|controle_servo_3:SM\|Ram0 " "RAM logic \"sagarana_fd:FD\|controle_servo_3:SM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "controle_servo_3.vhd" "Ram0" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 57 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1669659691032 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1669659691032 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sagarana_fd:FD\|sr_ff:flipflop_rs\|q " "Converted tri-state buffer \"sagarana_fd:FD\|sr_ff:flipflop_rs\|q\" feeding internal logic into a wire" {  } { { "sr_ff.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sr_ff.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669659691036 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1669659691036 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669659691413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sagarana_fd:FD\|s_iniciar " "Latch sagarana_fd:FD\|s_iniciar has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sagarana_fd:FD\|rx_serial_8N2:receptor\|rx_serial_8N2_fd:U2_FD\|registrador_n:U3\|IQ\[5\] " "Ports D and ENA on the latch are fed by the same signal sagarana_fd:FD\|rx_serial_8N2:receptor\|rx_serial_8N2_fd:U2_FD\|registrador_n:U3\|IQ\[5\]" {  } { { "registrador_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/registrador_n.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669659691470 ""}  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 468 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669659691470 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\]~1 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\]~1\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669659691473 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\]~5 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\]~5\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669659691473 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\]~9 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\]~9\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669659691473 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\]~13 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\]~13\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669659691473 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\]~17 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\]~17\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669659691473 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\]~21 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\]~21\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669659691473 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\]~25 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\]~25\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669659691473 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\]~29 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\]~29\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669659691473 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\]~33 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\]~33\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669659691473 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\]~37 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\]~37\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669659691473 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\]~41 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\]~41\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669659691473 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\]~45 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\]~45\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669659691473 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\]~49 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\]~49\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669659691473 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\]~53 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\]~53\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669659691473 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[2\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[2\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[2\]~57 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[2\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[2\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[2\]~57\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669659691473 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[1\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[1\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[1\]~61 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[1\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[1\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[1\]~61\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669659691473 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\]~65 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\]~65\"" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669659691473 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1669659691473 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "db_modo GND " "Pin \"db_modo\" is stuck at GND" {  } { { "sagarana.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669659691767 "|projeto_sagarana|db_modo"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669659691767 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669659691845 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669659692176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669659692369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669659692369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "587 " "Implemented 587 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669659692472 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669659692472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "529 " "Implemented 529 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669659692472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669659692472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669659692500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 15:21:32 2022 " "Processing ended: Mon Nov 28 15:21:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669659692500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669659692500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669659692500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659692500 ""}
