                                                                                                    DS1886
                                                      SFP and PON ONU Controller
                                                             with Digital LDD Interface
                          General Description                                                          Features
The DS1886 controls and monitors all functions for SFF,       S Meets All SFF-8472 Control and Monitoring
SFP, and SFP+ modules including all SFF-8472 func-              Requirements
tionality for GPON/EPON and 10G PON ONU applica-              S Companion Controller for the MAX3710 Laser
tions. The combination of the DS1886 with the MAX3710           Driver/Limiting Amplifier and MAX3945 Limiting
supports all transmitter and receiver functionality. The        Amplifier
DS1886 includes modulation current control and APC set-
point control with tracking error adjustment. It continually  S MAX3710/DS1886 Combination Supports
monitors RSSI for LOS generation. A 13-bit analog-to-           Broad Spectrum of Continuous Mode and PON
digital converter (ADC) monitors VCC, temperature, laser        Applications Up to 2.5GHz
bias, laser modulation, and receive power to meet all         S Temperature Lookup Table (LUT) to Compensate
monitoring requirements. Receive power measurement              for APC Tracking Error and Dual Closed-Loop
is differential with support for common mode to VCC. A          Variables
9-bit digital-to-analog converter (DAC) is included with      S Three Laser Control Modes
temperature compensation for APD bias control.                   Dual Closed Loop: Laser Bias and Laser
                                                                   Modulation Are Automatically Controlled with
                                       Applications                Multiple LUTs to Compensate Dual Closed-Loop
                                                                   Calibration Points
        SFF, SFP, and PON ONU Modules
                                                                 APC Loop: Laser Bias Automatically Controlled,
                                                                   Laser Modulation Controlled by Temperature LUT
Ordering Information appears at end of data sheet.               Open Loop: Laser Bias and Laser Modulation
                                                                   Are Controlled by Temperature LUTs
                                                              S 13-Bit ADC
                                                                 Laser Bias, Laser Power, and Receive Power
                                                                   Support Internal and External Calibration
                                                                 Differential Receive Power Input
                                                                 Scalable Dynamic Range
                                                                 Internal Direct-to-Digital Temperature Sensor
                                                                 Alarm and Warning Flags for All Monitored
                                                                   Channels
                                                              S 10-Bit DAC with Temperature Compensation for
                                                                APD Bias
                                                              S Digital I/O Pins: Transmit Disable Input/Output,
                                                                Rate Select Input, LOS Input/Output, Transmit
                                                                Fault Input/Output, and IN1 Status Monitor and
                                                                Fault input
                                                              S Comprehensive Fault Measurement System with
                                                                Maskable Alarm/Warnings
                                                              S Flexible Password Scheme Provides Three Levels
                                                                of Security
                                                              S 256-Byte A0h and 128-Byte Upper A2h EEPROM
                                                              S I2C-Compatible Interface
                                                              S 3-Wire Master to Communicate with the MAX3710/
                                                                MAX3711 Laser Driver/Limiting Amplifier and
                                                                MAX3945 Limiting Amplifier
For pricing, delivery, and ordering information, please contact Maxim Direct at
1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.                       19-6259; Rev 1; 8/12


                                                                                                                                                            DS1886
                                                                            SFP and PON ONU Controller
                                                                                       with Digital LDD Interface
                                                              TABLE OF CONTENTS
General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Features  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Recommended Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
DAC Electrical Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Analog Voltage Monitoring Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Digital Thermometer Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Startup Timing Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
3-Wire Digital Interface Specification  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
I2C AC Electrical Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Nonvolatile Memory Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Pin Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Typical Operating Circuit—GPON ONU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Typical Operating Circuit—10G PON ONU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Detailed Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
   Monitors and Fault Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  19
       Monitors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  19
       ADC Monitors and Alarms  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  20
       Alarms and Warnings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  20
       ADC Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  20
       Right-Shifting ADC Result . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  21
       Differential RSSI Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  21
       Laser Bias and Laser Power Through TXMON . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  22
       Enhanced RSSI Monitoring (Dual Range Functionality) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  22
        APD Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  22
        PIN Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  23
   Low-Voltage Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  23
   Power-On Analog (POA)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  24
   Delta-Sigma Output and Reference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25
   Digital I/O Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
Maxim Integrated                                                                                                                                                                     2


                                                                                                                                                         DS1886
                                                                         SFP and PON ONU Controller
                                                                                    with Digital LDD Interface
                                            TABLE OF CONTENTS (continued)
      LOS, LOSOUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      RSEL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      TXD, TXDOUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      IN1, TXF, Transmit Fault (TXFOUT) Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
   Die Identification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27
DS1886 Master Communication Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
   3-Wire Master Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
      Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
      3-Wire Slave Register Map and DS1886 Corresponding Location  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
      3-Wire Master Flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
   3-Wire Power-On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   DS1886 with MAX3710 Operating Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
      Open Loop Mode, DPC_EN = 0, APC_EN = 0  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
      APC Loop Mode, DPC_EN = 0, APC_EN = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
      Dual Closed-Loop Mode, DPC_EN = 1, APC_EN = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
   BIAS, MODULATION, SET_2XAPC, TXCTRL5 LUTs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
      MODULATION Value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
      BIAS Value  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  34
   Power Leveling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35
   Manual MAX3710 Operations  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35
I2C Communication . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
   I2C Definition  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35
   I2C Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
Memory Organization  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Register Descriptions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
   A2h Lower Memory Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
   A2h Table 01h Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
   A2h Table 02h Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41
   A2h Table 04h Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
   A2h Table 05h Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
   A2h Table 06h Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
   A2h Table 08h Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
   A2h Table 09h Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
   Auxiliary A0h Memory Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
   A2h Lower Memory Register Descriptions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
       A2h Lower Memory, Register 00h–01h: TEMP ALARM HI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
Maxim Integrated                                                                                                                                                                  3


                                                                                                                                        DS1886
                                               SFP and PON ONU Controller
                                                           with Digital LDD Interface
                             TABLE OF CONTENTS (continued)
       A2h Lower Memory, Register 04h–05h: TEMP WARN HI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
       A2h Lower Memory, Register 02h–03h: TEMP ALARM LO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
       A2h Lower Memory, Register 06h–07h: TEMP WARN LO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
       A2h Lower Memory, Register 08h–09h: VCC ALARM HI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
       A2h Lower Memory, Register 0Ch–0Dh: VCC WARN HI  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
       A2h Lower Memory, Register 10h–11h: TXB ALARM HI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
       A2h Lower Memory, Register 14h–15h: TXB WARN HI  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
       A2h Lower Memory, Register 18h–19h: TXP ALARM HI  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
       A2h Lower Memory, Register 1Ch–1Dh: TXP WARN HI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
       A2h Lower Memory, Register 20h–21h: RSSI ALARM HI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
       A2h Lower Memory, Register 24h–25h: RSSI WARN HI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
       A2h Lower Memory, Register 0Ah–0Bh: VCC ALARM LO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46
       A2h Lower Memory, Register 0Eh–0Fh: VCC WARN LO  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46
       A2h Lower Memory, Register 12h–13h: TXB ALARM LO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46
       A2h Lower Memory, Register 16h–17h: TXB WARN LO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46
       A2h Lower Memory, Register 1Ah–1Bh: TXP ALARM LO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46
       A2h Lower Memory, Register 1Eh–1Fh: TXP WARN LO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46
       A2h Lower Memory, Register 22h–23h: RSSI ALARM LO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46
       A2h Lower Memory, Register 26h–27h: RSSI WARN LO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46
       A2h Lower Memory, Register 28h–37h: EMPTY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
       A2h Lower Memory, Register 38h–5Fh: EE  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
       A2h Lower Memory, Register 60h–61h: TEMP VALUE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
       A2h Lower Memory, Register 62h–63h: VCC VALUE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48
       A2h Lower Memory, Register 64h–65h: TXB VALUE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48
       A2h Lower Memory, Register 66h–67h: TXP VALUE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48
       A2h Lower Memory, Register 68h–69h: RSSI VALUE  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48
       A2h Lower Memory, Register 6Ah–6Dh: RESERVED . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48
       A2h Lower Memory, Register 6Eh: STATUS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  49
       A2h Lower Memory, Register 6Fh: UPDATE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50
       A2h Lower Memory, Register 70h: ALARM3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
       A2h Lower Memory, Register 71h: ALARM2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52
       A2h Lower Memory, Register 72h–73h: RESERVED . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52
       A2h Lower Memory, Register 74h: WARN3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  53
       A2h Lower Memory, Register 75h: WARN2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  54
       A2h Lower Memory, Register 76h–7Ah: RESERVED  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  54
Maxim Integrated                                                                                                                                                    4


                                                                                                                                         DS1886
                                                       SFP and PON ONU Controller
                                                                   with Digital LDD Interface
                                TABLE OF CONTENTS (continued)
       A2h Lower Memory, Register 7Bh–7Eh: PASSWORD ENTRY (PWE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  55
       A2h Lower Memory, Register 7Fh: TBL SEL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  55
  A2h Table 01h Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
       A2h Table 01h, Register 80h–BFh: EEPROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
       A2h Table 01h, Register C0h–F7h: EEPROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
       A2h Table 01h, Register F8h: ALARM EN3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
       A2h Table 01h, Register F9h: ALARM EN2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
       A2h Table 01h, Register FAh–FBh: RESERVED . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
       A2h Table 01h, Register FCh: WARN EN3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59
       A2h Table 01h, Register FDh: WARN EN2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
       A2h Table 01h, Register FEh–FFh: RESERVED OR EE  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
  A2h Table 02h Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
       A2h Table 02h, Register 80h: MODE  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
       A2h Table 02h, Register 81h: Temperature Index (TINDEX) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
       A2h Table 02h, Register 82h–83h: MODULATION VALUE  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
       A2h Table 02h, Register 84h: RESERVED  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
       A2h Table 02h, Register 85h: APC VALUE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
       A2h Table 02h, Register 86h–87h: SET_IBIAS VALUE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
       A2h Table 02h, Register 88h: DACFS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
       A2h Table 02h, Register 89h: CNFGA  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  64
       A2h Table 02h, Register 8Ah: CNFGB  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
       A2h Table 02h, Register 8Bh: CNFGC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  66
       A2h Table 02h, Register 8Ch: RESERVED . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  66
       A2h Table 02h, Register 8Dh: CNFGD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  67
       A2h Table 02h, Register 8Eh: RIGHT-SHIFT1 (RSHIFT1)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  67
       A2h Table 02h, Register 8Fh: RIGHT-SHIFT0 (RSHIFT0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  68
       A2h Table 02h, Register 90h–91h: XOVER COARSE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  68
       A2h Table 02h, Register 92h–93h: VCC SCALE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
       A2h Table 02h, Register 94h–95h: TXB SCALE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
       A2h Table 02h, Register 96h–97h: TXP SCALE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
       A2h Table 02h, Register 98h–99h: RSSI FINE SCALE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
       A2h Table 02h, Register 9Ah–9Bh: RESERVED . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
       A2h Table 02h, Register 9Ch–9Dh: RSSI COARSE SCALE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
       A2h Table 02h, Register 9Eh–9Fh: RESERVED . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
       A2h Table 02h, Register A0h–A1h: XOVER FINE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
       A2h Table 02h, Register A2h–A3h: VCC OFFSET  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
Maxim Integrated                                                                                                                                                      5


                                                                                                                                  DS1886
                                                  SFP and PON ONU Controller
                                                             with Digital LDD Interface
                                TABLE OF CONTENTS (continued)
       A2h Table 02h, Register A4h–A5h: TXB OFFSET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
       A2h Table 02h, Register A6h–A7h: TXP OFFSET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
       A2h Table 02h, Register A8h–A9h: RSSI FINE OFFSET  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
       A2h Table 02h, Register AAh–ABh: RESERVED  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
       A2h Table 02h, Register ACh–ADh: RSSI COARSE OFFSET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
       A2h Table 02h, Register AEh–AFh: INTERNAL TEMP OFFSET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  71
       A2h Table 02h, Register B0h–B3h: PW1  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  71
       A2h Table 02h, Register B4h–B7h: PW2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  72
       A2h Table 02h, Register B8h–BFh: EMPTY  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  72
       A2h Table 02h, Register C0h: PW_ENA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  73
       A2h Table 02h, Register C1h: PW_ENB  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  74
       A2h Table 02h, Register C2h–C6h: RESERVED . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  75
       A2h Table 02h, Register C7h: TBLSELPON . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  75
       A2h Table 02h, Register C8h–C9h: DAC VALUE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  75
       A2h Table 02h, Register CAh: INCBYTE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  76
       A2h Table 02h, Register CBh: TXCTRL5 DPC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  76
       A2h Table 02h, Register CCh: IMODMAX  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  76
       A2h Table 02h, Register CDh: IBIASMAX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  77
       A2h Table 02h, Register CEh: DEVICE ID  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  77
       A2h Table 02h, Register CFh: DEVICE VER . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  77
       A2h Table 02h, Register D0h–DFh: EMPTY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  78
       A2h Table 02h, Register E0h: RXCTRL1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  78
       A2h Table 02h, Register E1h: RXCTRL2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  78
       A2h Table 02h, Register E2h: SETCML  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  79
       A2h Table 02h, Register E3h: SETLOSH  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  79
       A2h Table 02h, Register E4h: TXCTRL1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  79
       A2h Table 02h, Register E5h: TXCTRL2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  80
       A2h Table 02h, Register E6h: TXCTRL3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  80
       A2h Table 02h, Register E7h: TXCTRL4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  80
       A2h Table 02h, Register E8h: TXCTRL5 APC OL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  81
       A2h Table 02h, Register E9h: TXCTRL6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  81
       A2h Table 02h, Register EAh: TXCTRL7 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  81
       A2h Table 02h, Register EBh: RESERVED . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  82
       A2h Table 02h, Register ECh: SETLOSH_3945 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  82
       A2h Table 02h, Register EDh: SETLOSL_3945  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  82
       A2h Table 02h, Register EEh: SETLOSTIMER_3945  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  83
Maxim Integrated                                                                                                                                           6


                                                                                                                                                         DS1886
                                                                        SFP and PON ONU Controller
                                                                                    with Digital LDD Interface
                                           TABLE OF CONTENTS (continued)
       A2h Table 02h, Register EFh: 3WSET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  83
       A2h Table 02h, Register F0h: 3WCTRL  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  84
       A2h Table 02h, Register F1h: ADDRESS  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  84
       A2h Table 02h, Register F2h: WRITE  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  85
       A2h Table 02h, Register F3h: READ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  85
       A2h Table 02h, Register F4h: TXSTAT2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
       A2h Table 02h, Register F5h: TXSTAT1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
       A2h Table 02h, Register F6h: DPCSTAT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  86
       A2h Table 02h, Register F7h: RXSTAT  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  86
       A2h Table 02h, Register F8h–FFh: RESERVED  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  86
   A2h Table 04h Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  87
       A2h Table 04h, Register 80h–A7h: MODULATION or TXCTRL5 LUT  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  87
       A2h Table 04h, Register A8h–EFh: EMPTY  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  87
       A2h Table 04h, Register F0h–F7h: MOD MAX LUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  87
       A2h Table 04h, Register F8h–FFh: MOD OFFSET or SET_IMOD LUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  88
   A2h Table 06h Register Descriptions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  88
       A2h Table 06h, Register 80h–A7h: BIAS or SET_IBIAS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  88
       A2h Table 06h, Register A8h–EFh: EMPTY  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  89
       A2h Table 06h, Register F0h–F7h: BIAS MAX LUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  89
       A2h Table 06h, Register F8h–FFh: BIAS OFFSET or APC LUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  89
   A2h Table 08h Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
       A2h Table 08h, Register 80h–F7h: EMPTY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  90
       A2h Table 08h, Register F8h–FFh: INCBYTE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  90
   A2h Table 09h Register Descriptions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  90
       A2h Table 09h, Register 80h–F7h: EMPTY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
       A2h Table 09h, Register F8h–FFh: DAC OFFSET LUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  90
   Auxiliary Memory A0h Register Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  91
       Auxiliary Memory A0h, Register 00h–FFh: EEPROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  91
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
   Power-Supply Decoupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  91
   Layout Considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  91
   SDA and SCL Pullup Resistors  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  91
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
Maxim Integrated                                                                                                                                                                 7


                                                                                                                                                     DS1886
                                                                     SFP and PON ONU Controller
                                                                                with Digital LDD Interface
                                                            LIST OF FIGURES
Figure 1a. ADC Channel Only for TXP when BURST_MODE = 1 in Table 02h, Register 89h . . . . . . . . . . . . . . . . . . . 19
Figure 1b. ADC Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 2. ADC Round-Robin Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 3. RSSI Differential Input for High-Side RSSI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 4. Laser Bias (TXB) and Laser Power (TXP) Monitoring Through TXMON . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 5. RSSI in APD Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 6. RSSI in PIN Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 7. Low-Voltage Hysteresis Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 9. Delta-Sigma Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 8. Recommended Shunt Reference and RC Filter for DAC Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 10. TXFOUT and TXDOUT Logic Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 11. RSEL Logic Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 12a. TXFOUT Nonlatched Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 12b. TXFOUT Latched . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 12c. TXFOUT During Power-On . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 13. 3-Wire Interface Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 14. 3-Wire Flowchart  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 15. MAX3710 Brownout Detection Flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 16. Offset LUT  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 17. MODULATION LUT (Open Loop and APC Mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 18. BIAS LUT (Open Loop)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 19. I2C Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Figure 20. Example I2C Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Figure 21. Memory Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Maxim Integrated                                                                                                                                                             8


                                                                                                                                                      DS1886
                                                                     SFP and PON ONU Controller
                                                                                 with Digital LDD Interface
                                                              LIST OF TABLES
Table 1. Acronyms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Table 2. ADC Default Monitor Full-Scale Ranges . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Table 3. RSSI Hysteresis Threshold Values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Table 4. RSSI Configuration Registers  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Table 5. 3-Wire Transaction Detail . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Table 6. 3-Wire Register Map and DS1886 Corresponding Location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Table 7. DS1886 LUT Functions in Open Loop, APC Loop, and Dual Closed-Loop Modes . . . . . . . . . . . . . . . . . . . . 32
Table 8. DS1886 LUT Memory Map for 5-Row Table (Temperature Values Indicated in °C) . . . . . . . . . . . . . . . . . . . . . . . 33
Table 9. DS1886 LUT Memory Map for 5-Row Table (TINDEX Values Indicated in Hex)  . . . . . . . . . . . . . . . . . . . . . . 33
Table 10. Temperature Resolution for Offsets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Table 11a. Power Leveling Details (when DS1863_MODE = 0, default) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Table 11b. Power Leveling Details (when DS1863_MODE = 1)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Maxim Integrated                                                                                                                                                              9


                                                                                                                                          DS1886
                                                                             SFP and PON ONU Controller
                                                                                   with Digital LDD Interface
ABSOLUTE MAXIMUM RATINGS
(All voltages relative to ground.)                                                    Continuous Power Dissipation (TA = +70NC)
Voltage Range on IN1, DAC, LOS, RSSIP, RSSIN,                                           TQFN (derate 28.6mW/NC above +70NC)................2285.7mW
    REFIN, RSEL, TXF, TXMON, TXD.......... -0.5V to (VCC + 0.5V)                      Operating Temperature Range........................... -40NC to +95NC
                                         (subject to not exceeding +6V)               Programming Temperature Range........................ 0NC to +95NC
Voltage Range on VCC, SDA, SCL, TXFOUT                                                Storage Temperature Range............................. -55NC to +125NC
    and LOSOUT........................................................-0.5V to +6V    Lead Temperature (soldering, 10s).................................+300NC
                                                                                      Soldering Temperature (reflow).......................................+260NC
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional opera-
tion of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
RECOMMENDED OPERATING CONDITIONS
(TA = -40NC to +95NC, unless otherwise noted.) (Note 1)
              PARAMETER                          SYMBOL                            CONDITIONS                         MIN        TYP         MAX          UNITS
  Main Supply Voltage                                VCC             (Note 2)                                         2.97                   3.63            V
  High-Level Input Voltage                                                                                           0.7 x                  VCC +
                                                     VIH:1                                                                                                   V
  (SDA, SCL, SDAOUT)                                                                                                  VCC                     0.3
  Low-Level Input Voltage                                                                                                                   +0.3 x
                                                     VIL:1                                                            -0.3                                   V
  (SDA, SCL, SDAOUT)                                                                                                                         VCC
  High-Level Input Voltage                                                                                                                  VCC +
                                                     VIH:2                                                             2.0                                   V
  (IN1, LOS, RSEL, TXD, TXF)                                                                                                                  0.3
  Low-Level Input Voltage
                                                     VIL:2                                                            -0.3                   +0.8            V
  (IN1, LOS, RSEL, TXD, TXF)
DC ELECTRICAL CHARACTERISTICS
(VCC = +2.97V to +3.63V, TA = -40NC to +95NC, unless otherwise noted.) (Note 1)
              PARAMETER                          SYMBOL                            CONDITIONS                         MIN        TYP         MAX          UNITS
  Supply Current                                      ICC            (Notes 2, 3)                                                 0.7          2            mA
  Output Leakage
  (LOSOUT, SDA, SDAOUT,                               ILO                                                                                      1            FA
  TXFOUT)
  Low-Level Output Voltage                                           IOL = 4mA                                                                0.4
  (CSEL1OUT, CSEL2OUT,
                                                     VOL                                                                                                     V
  LOSOUT, SDA, SDAOUT,
  SCLOUT, TXDOUT, TXFOUT)                                            IOL = 6mA                                                                0.6
  High-Level Output Voltage
                                                                                                                     VCC -
  (CSEL1OUT, CSEL2OUT,                               VOH             IOH = 4mA                                                                               V
                                                                                                                       0.4
  SCLOUT, SDAOUT, TXDOUT)
  Input Leakage Current
                                                       ILI                                                                                     1            FA
  (IN1, LOS, RSEL, SCL, TXD, TXF)
  Digital Power-On Reset                             POD                                                              1.6                     2.6            V
  Analog Power-On Reset                              POA             POA > POD by design                              2.2                     2.8            V
Maxim Integrated                                                                                                                                                10


                                                                                                       DS1886
                                                      SFP and PON ONU Controller
                                                              with Digital LDD Interface
DAC ELECTRICAL CHARACTERISTICS
(VCC = +2.97V to +3.63V, TA = -40NC to +95NC, unless otherwise noted.) (Note 1)
          PARAMETER                SYMBOL                     CONDITIONS               MIN       TYP      MAX   UNITS
 Delta-Sigma Input Clock
                                       fDS                                                       2.1             MHz
 Frequency
 Reference Voltage Input (REFIN)     VREFIN   Minimum 0.1µF to GND                      2                 VCC      V
 Output Range                                                                            0               VREFIN    V
                                              See the Delta-Sigma Output and Reference
 Output Resolution                                                                                         10    Bits
                                              section for details (DAC FS[9:2] = FFh)
 Output Impedance                      RDS    VREFIN = 2.5V                                       45      100     I
                                                                                       See the Startup Timing
 Recovery After Power-Up           tINIT_DAC  From VCC > VCC LO alarm or warning                                 ms
                                                                                        Characteristics table
ANALOG VOLTAGE MONITORING CHARACTERISTICS
(VCC = +2.97V to +3.63V, TA = -40NC to +95NC, unless otherwise noted.) (Note 1)
          PARAMETER                SYMBOL                     CONDITIONS               MIN       TYP      MAX   UNITS
 ADC Resolution                               (Note 4)                                            13             Bits
 INL                                          TA = +25NC                                -3                 +3    LSB
 DNL                                                                                    -1                 +1    LSB
 Update Rate for Temperature,
                                              RSSIP-RSSIN requires only a coarse
 TXMON (TXB/TXP),                      tRR                                                        30             ms
                                              conversion (Note 5)
 RSSIP-RSSIN, VCC
 Update Rate for RSSIP-RSSIN          tR/R2   RSSIP-RSSIN requires a fine conversion              36             ms
 Input/Supply Offset (TXMON,
                                       VOS    (Notes 5, 6)                              -1         0       +1    LSB
 RSSIP, RSSIN, VCC)
                                              TXMON and RSSIP-RSSIN coarse
                                                                                                 2.5
                                              (Notes 6, 7)                                                         V
 Factory Setting Full Scale
                                              VCC (Note 7)                                     6.5536
                                              RSSIP-RSSIN fine (Note 7)                         312.5             µV
 Temperature LSB Weighting                                                                      1/256             NC
DIGITAL THERMOMETER CHARACTERISTICS
(VCC = +2.97V to +3.63V, TA = -40NC to +95NC, unless otherwise noted.) (Note 1)
          PARAMETER                SYMBOL                     CONDITIONS               MIN       TYP      MAX   UNITS
 Thermometer Error                    TERR    -40NC to +95NC, guaranteed by design      -3                 +3     NC
Maxim Integrated                                                                                                      11


                                                                                                          DS1886
                                                       SFP and PON ONU Controller
                                                               with Digital LDD Interface
AC ELECTRICAL CHARACTERISTICS
(VCC = +2.97V to +3.63V, TA = -40NC to +95NC, unless otherwise noted.) (Note 1)
           PARAMETER               SYMBOL                      CONDITIONS                  MIN      TYP     MAX       UNITS
 TXD Rising Edge to Fault Clear        tOFF     From h TXD (Notes 8, 9)                                        5        Fs
 TXD Falling Edge to TXDOUT
                                        tON     From i TXD (Note 10)                                           5        Fs
 Falling
 Recovery After Power-Up:
                                   tINIT_3710   From h VCC > POA (Note 11)                           1                  ms
 MAX3710
 Recovery After Power-Up:                       From h VCC > VCC LO alarm or warning
                                   tINIT_3945                                                         1                 ms
 MAX3710 and MAX3945                            (Note 12)
 Fault Assert Time
                                     tINITR1    From i TXD                                           30                 ms
 (to TXFOUT = 1)
 Fault Reset Time at Power-On
                                     tINITR2    From h VCC > POA, Figure 12c (Note 13)              12.5                ms
 (to TXFOUT = 0)
STARTUP TIMING CHARACTERISTICS
(VCC= +2.97V to +3.63V, TA = -40NC to +95NC, unless otherwise noted.) (Note 1)
           PARAMETER               SYMBOL                      CONDITIONS                  MIN      TYP     MAX       UNITS
 Output Enable Time Following
                                       tINIT    (Notes 13, 14)                                       13                 ms
 POA
3-WIRE DIGITAL INTERFACE SPECIFICATION
(VCC = +2.97V to +3.63V, TA = -40NC to +95NC, unless otherwise noted. Timing is referenced to VIL(MAX) and VIH(MIN).) (Note 1)
(See Figure 13.)
             PARAMETER                   SYMBOL                 CONDITIONS                 MIN      TYP     MAX       UNITS
 SCLOUT Clock Frequency                  fSCLOUT                                                    1.05               MHz
 SCLOUT Duty Cycle                        t3WDC                                                      50                 %
 SDAOUT Setup Time                          tDS                                                     500                 ns
 SDAOUT Hold Time                           tDH                                            100                          ns
 CSEL1OUT, CSEL2OUT Pulse-Width
                                           tCSW                                              1                          Fs
 Low
 CSEL1OUT, CSEL2OUT Leading
                                             tL                                                       1                 Fs
 Time Before the First SCLOUT Edge
 CSEL1OUT, CSEL2OUT Trailing
                                             tT                                                       1                 Fs
 Time After the Last SCLOUT Edge
 SDAOUT, SCLOUT Load                       CB3W    Total bus capacitance on one line                          10        pF
Maxim Integrated                                                                                                           12


                                                                                                                   DS1886
                                                          SFP and PON ONU Controller
                                                                  with Digital LDD Interface
I2C AC ELECTRICAL CHARACTERISTICS
(VCC = +2.97V to +3.63V, TA = -40NC to +95NC, unless otherwise noted. Timing is referenced to VIL(MAX) and VIH(MIN).) (Note 1) (See
Figure 19.)
             PARAMETER                    SYMBOL                   CONDITIONS                     MIN        TYP      MAX     UNITS
 SCL Clock Frequency                          fSCL    (Note 15)                                     0                  400     kHz
 Clock Pulse-Width Low                       tLOW                                                  1.3                          Fs
 Clock Pulse-Width High                     tHIGH                                                  0.6                          Fs
 Bus Free Time Between STOP and
                                             tBUF                                                  1.3                          Fs
 START Condition
 START Hold Time                           tHD:STA                                                 0.6                          Fs
 START Setup Time                          tSU:STA                                                 0.6                          Fs
 Data in Hold Time                         tHD:DAT                                                  0                  0.9      Fs
 Data in Setup Time                        tSU:DAT                                                100                           ns
 Rise Time of Both SDA and SCL                                                                    20 +
                                               tR     (Note 16)                                                        300      ns
 Signals                                                                                         0.1CB
 Fall Time of Both SDA and SCL                                                                    20 +
                                                tF    (Note 16)                                                        300      ns
 Signals                                                                                         0.1CB
 STOP Setup Time                           tSU:STO                                                 0.6                          Fs
 Capacitive Load for Each Bus Line             CB                                                                      400      pF
 EEPROM Write Time                             tW     (Note 17)                                                         20     ms
NONVOLATILE MEMORY CHARACTERISTICS
(VCC = +2.97V to +3.63V, unless otherwise noted.) (Note 1)
             PARAMETER                    SYMBOL                  CONDITIONS                      MIN        TYP      MAX     UNITS
                                                      At TA = +25NC                             50,000
 EEPROM Write Cycles                                                                                                            —
                                                      At TA = +85NC                             10,000
Note 1: Limits are production tested at TA = +25°C. Limits over the operating temperature range and relevant supply voltage
          range are guaranteed by design and characterization. Typical values are not guaranteed.
Note 2: All voltages are referenced to ground. Current entering the IC is considered positive, and current exiting the IC is consid-
          ered negative.
Note 3: Inputs are at supply rail. Outputs are not loaded. Does not include REFIN current. Measured using the Typical Operating
          Circuit—GPON ONU.
Note 4: The ADC output is available internally as a 16-bit value. The 16 bits are derived by left-shifting the 13-bit ADC output by 3.
Note 5: Guaranteed by design.
Note 6: TXB (transmit bias) and TXP (transmit power) are separate ADC conversions that are performed on the same input pin, TXMON.
Note 7: Full scale is user-programmable.
Note 8: Time until faults are cleared (falling edge of TXFOUT).
Note 9: Time until rising edge of TXDOUT.
Note 10: Time until falling edge of TXDOUT.
Note 11: Time until completion of initial MAX3710 control registers configuration.
Note 12: Time until completion of initial MAX3945 and MAX3710 control registers configuration.
Note 13: VCC LO alarm or warning is enabled, a VCC conversion is completed, and VCC is above VCC LO alarm or warning. See
          Figure 12c.
Note 14: DAC output valid, 3-wire writes from LUTs complete, and digital outputs valid.
Note 15: I2C interface timing shown is for fast-mode (400kHz) operation. This device is also backward compatible with I2C stan-
          dard mode.
Note 16: CB = Total capacitance of one bus line in pF.
Note 17: EEPROM write begins after a STOP condition occurs.
Maxim Integrated                                                                                                                   13


                                                                                                                                                                                                                DS1886
                                                                                                                         SFP and PON ONU Controller
                                                                                                                           with Digital LDD Interface
                                                                                                                              Typical Operating Characteristics
(TA = +25°C, unless otherwise noted.)
                                              SUPPLY CURRENT vs. SUPPLY VOLTAGE                                                                                        SUPPLY CURRENT vs. TEMPERATURE
                                      0.80                                                                                                                  1.0
                                                                                                          DS1886 toc01                                                                                                DS1886 toc02
                                      0.75            +95°C                                                                                                 0.9
                                      0.70                                                                                                                  0.8                        VCC = 3.9V
           SUPPLY CURRENT (mA)                                                                                                   SUPPLY CURRENT (mA)
                                      0.65                                                                                                                  0.7
                                      0.60                                                                                                                  0.6
                                      0.55                         +25°C
                                                                                                                                                            0.5
                                                                                                                                                                                                VCC = 2.85V
                                      0.50                                                                                                                  0.4          VCC = 3.3V
                                      0.45                       -40°C                                                                                      0.3
                                      0.40                                                                                                                  0.2
                                      0.35                                                                                                                  0.1
                                                                                  SDA = SCL = VCC                                                                                                   SDA = SCL = VCC
                                      0.30                                                                                                                    0
                                             2.85        3.10            3.35         3.60         3.85                                                            -40                10                 60
                                                                     VCC (V)                                                                                                        TEMPERATURE (°C)
                                                          TXMON AND RSSI INL                                                                                                   TXMON AND RSSI DNL
                                        3                                                                                                                   1.0
                                                                                                          DS1886 toc03                                                                                                DS1886 toc04
                                                  VCC = 3.3V                                                                                                           VCC = 3.3V
                                                                                                                                                            0.8
                                        2
                                                                                                                                                            0.6
           TXMON AND RSSI INL (LSB)                                                                                              TXMON AND RSSI DNL (LSB)
                                                                                                                                                            0.4
                                        1
                                                                                                                                                            0.2
                                        0                                                                                                                     0
                                                                                                                                                            -0.2
                                       -1
                                                                                                                                                            -0.4
                                                                                                                                                            -0.6
                                       -2
                                                                USING FACTORY-PROGRAMMED                                                                    -0.8                    USING-FACTORY PROGRAMMED
                                                                FULL-SCALE VALUE OF 2.5V                                                                                            FULL-SCALE VALUE OF 2.5V
                                       -3                                                                                                                   -1.0
                                              0         0.5        1.0          1.5          2.0     2.5                                                           0         0.5       1.0      1.5           2.0    2.5
                                                     TXMON AND RSSI INPUT VOLTAGE (V)                                                                                     TXMON AND RSSI INPUT VOLTAGE (V)
                                                                    DAC INL                                                                                                             DAC DNL
                                       2.0                                                                                                                  1.0
                                                                                                          DS1886 toc05                                                                                                DS1886 toc06
                                       1.5                                                                                                                  0.8
                                                                                                                                                            0.6
                                       1.0
                                                                                                                                                            0.4
           DAC INL (LSB)                                                                                                         DAC DNL (LSB)
                                       0.5                                                                                                                  0.2
                                        0                                                                                                                     0
                                      -0.5                                                                                                                  -0.2
                                                                                                                                                            -0.4
                                      -1.0
                                                                                                                                                            -0.6
                                      -1.5                                                                                                                  -0.8
                                      -2.0                                                                                                                  -1.0
                                              0        100        200           300      400        500                                                            0        100       200      300        400       500
                                                                DAC POSITION (DEC)                                                                                                  DAC POSITION (DEC)
Maxim Integrated                                                                                                                                                                                                                       14


                                                                                                                           DS1886
                                                                                SFP and PON ONU Controller
                                                                                  with Digital LDD Interface
                                        Pin Configuration                                                          Pin Description
                                                                                       PIN      NAME                  FUNCTION
                                                         CSEL1OUT
    TOP VIEW                                                                                              Chip-Select Output. Part of the
                             LOSOUT    SDAOUT   SCLOUT
                                                                                        1      CSEL2OUT
                       TXF                                                                                3-wire interface to the MAX3945.
                                                                                        2        SCL      I2C Serial-Clock Input
                       24    23         22      21        20
                                                                                                          Open-Drain I2C Serial-Data Input/
                                                                                        3        SDA
                   +                                                                                      Output
  CSEL2OUT   1                                                           19   REFIN     4       TXFOUT    Open-Drain Transmit Fault Output
      SCL    2                                                           18   DAC
                                                                                        5        LOS      Loss-of-Signal Input
                                                                                        6        IN1      Digital Maskable Fault Input
      SDA    3                        DS1886                             17   GND
                                                                                        7        TXD      Transmit Disable Input
    TXFOUT   4                                                           16   VCC     8, 15,
                                                                                                 GND      Ground
                                                                                        17
      LOS    5                                                           15   GND       9        RSEL     Rate Select Input
       IN1   6                                                           14   VCC      10      TXDOUT     Transmit Disable Output
                                                                                                RSSIP,
      TXD    7                                                           13   TXMON   11, 12              Differential External Monitor Input
                                                                                                RSSIN
                                                                    EP
                                                                                                          External Monitor Input for Both
                        8     9         10      11        12
                                                                                       13       TXMON     Transmit Power (TXP) and Transmit
                                                                                                          Bias (TXB)
                       GND   RSEL
                                       TXDOUT
                                                RSSIP    RSSIN                        14, 16     VCC      Power-Supply Input
                                                                                       18        DAC      DAC Output
                               TQFN
                       (4mm × 5mm × 0.75mm)                                            19       REFIN     Reference Input for DAC Full Scale
                                                                                                          Chip-Select Output. Part of the
                                                                                       20      CSEL1OUT
                                                                                                          3-wire interface to the MAX3710.
                                                                                                          Serial-Clock Output. Part of the
                                                                                       21      SCLOUT
                                                                                                          3-wire interface to the MAX3710.
                                                                                                          Serial-Data Input/Output. Part
                                                                                       22      SDAOUT     of the 3-wire interface to the
                                                                                                          MAX3710.
                                                                                                          Open-Drain Receive Loss-of-
                                                                                       23      LOSOUT
                                                                                                          Signal Output
                                                                                       24        TXF      Transmit Fault Input
                                                                                       —          EP      Exposed Pad. Connect to ground.
Maxim Integrated                                                                                                                             15


                                                                                                                             DS1886
                                                                          SFP and PON ONU Controller
                                                                            with Digital LDD Interface
                                                                                                                          Block Diagram
                                                                                                                             REFIN
                                                                                     A2h MEMORY
                                                                                    EEPROM/SRAM                10-BIT
                                                                                                                             DAC
             SDA                       I2C                                                                  DELTA-SIGMA
             SCL                   INTERFACE                              ADC CONFIGURATION/RESULTS,
                                                                          SYSTEM STATUS/CONTROL BITS,
                                                                               ALARMS/WARNINGS,
                                                       EEPROM                   LOOKUP TABLES,
                                                      256 BYTES                  USER MEMORY
                                                        AT A0h
                                         VCC
                                                                                                                             SDAOUT
              VCC
                                                                                                                 3-WIRE      SCLOUT
                         MON_SEL   TXB
                                                                                                                 MASTER      CSEL1OUT
                                                                                                                             CSEL2OUT
                                         CALCULATED
           TXMON                             TXP
                                   TXP
                                                             ANALOG MUX
                                                                            13-BIT
            RSSIP                                                            ADC
                                                                                                        DS1886
                                                                          POA AND
            RSSIN                                                           POD
                                                                           RESET
                                                                                                                             TXFOUT
                                     TEMPERATURE
                                       SENSOR
             TXD
                                                                                                                  VCC
                                                                                    CONFIGURABLE
              TXF                                                                      LOGIC
                                                                                                                             TXDOUT
              IN1
             RSEL                                                                                                            LOSOUT
                                                            CONFIGURABLE
                                                               LOGIC
             LOS
                                                                                                                             GND
    *See Figure 1a, 1b
Maxim Integrated                                                                                                                          16


                                                                                             DS1886
                                                SFP and PON ONU Controller
                                                         with Digital LDD Interface
                                                       Typical Operating Circuit—GPON ONU
                               DS3920
                                          DC-DC OUTPUT
                          CURRENT MONITOR
                          APD-TIA                    MAX3710
                                              LA
                                                                    LOS
                                                         LOS
                                                         DAC
                                           3W
                                                         MOD      FAULT
                                                         DAC
                                                                DISABLE
                                                         BIAS       LPD  LASER SIGNAL DETECT
                       MD AND DFB                        DAC
                                                LDD
                                          MDIN                   BENP/N
                                          BMON
                                                                     IN1
                                           3W          DS1886       TXF
                                                                TXFOUT   TX_FAULT
                         2.5V REF         REFIN         EEPROM  TXDOUT
                                                                    TXD  TX_DISABLE
                 DC-DC CONTROL               DAC
                                                                    SDA  MODE_DEF2 (SDA)
                                                               I2C
                                                                    SCL  MODE_DEF1 (SCL)
                                          TXMON
                                                          ADC
                                          RSSIP                    RSEL  RATE SELECT
                                                                    LOS
                                                                LOSOUT   LOS
                                          RSSIN
Maxim Integrated                                                                                    17


                                                                                                        DS1886
                                                        SFP and PON ONU Controller
                                                                 with Digital LDD Interface
                                                         Typical Operating Circuit—10G PON ONU
                                             DS3920
                                                        DC-DC OUTPUT
                                        CURRENT MONITOR
                                          10G
                                        APD-TIA                    MAX3945
                                                          10G LA
                                                                                  LOS
                                                         3W
                                                                   MAX3710
                                                         3W
                                                                       MOD      FAULT
                                                                       DAC
                                                                              DISABLE
                                                                       BIAS       LPD  LASER SIGNAL DETECT
                                     MD AND DFB                        DAC
                 1.25G TO 2.5G
                                                              LDD
                         TOSA
                                                        MDIN                   BENP/N
                                                        BMON
                                                                                   IN1
                                                         3W
                                                                     DS1886
                                                                                  TXF
                                                                              TXFOUT   TX_FAULT
                                       2.5V REF         REFIN         EEPROM  TXDOUT
                                                                                  TXD  TX_DISABLE
                               DC-DC CONTROL               DAC
                                                                                  SDA  MODE_DEF2 (SDA)
                                                                             I2C
                                                                                  SCL  MODE_DEF1 (SCL)
                                                        TXMON
                                                                        ADC
                                                        RSSIP                    RSEL  RATE SELECT
                                                                                  LOS
                                                                              LOSOUT   LOS
                                                        RSSIN
Maxim Integrated                                                                                               18


                                                                                                                                                  DS1886
                                                                            SFP and PON ONU Controller
                                                                                       with Digital LDD Interface
                                  Detailed Description                                                                   Monitors and Fault Detection
                                                                                                                                                           Monitors
The DS1886 integrates the control and monitoring func-                                       The DS1886 monitors five ADC channels. This monitoring
tionality required to implement an SFP or PON ONU                                            combined with the alarm enables (A2h Table 01h/05h)
system using the Maxim MAX3710 or other compatible                                           determines when/if the DS1886 turns off the MAX3710
laser driver and limiting amplifier. Key components of the                                   DACs and triggers the TXFOUT and TXDOUT outputs.
DS1886 are shown in the Block Diagram and described                                          All the monitoring levels and interrupt masks are user-
in subsequent sections.                                                                      programmable. See Figure 1a.
Table 1. Acronyms
   ACRONYM                                 DESCRIPTION                                           ACRONYM                              DESCRIPTION
     ADC             Analog-to-Digital Converter                                                      SFF           Small Form Factor
      APC            Automatic Power Control                                                                        Document Defining Register Map of SFPs
                                                                                                  SFF-8472
      APD            Avalanche Photodiode                                                                           and SFFs
     DAC             Digital-to-Analog Converter                                                      SFP           Small Form-Factor Pluggable
      LOS            Loss of Signal                                                                  SFP+           Enhanced SFP
      LUT            LUT                                                                                            Tracking Error. Deviation from linear of the
                                                                                                       TE           relationship between transmitted power and
       NV            Nonvolatile
                                                                                                                    monitor diode current.
       QT            Quick Trip
                                                                                                      TIA           Transimpedance Amplifier
     ROSA            Receiver Optical Subassembly
                                                                                                    TOSA            Transmit Optical Subassembly
      SEE            Shadowed EEPROM
                                                                                                      TXP           Transmit Power
          (A)                                                       RIGHT-SHIFT1     RIGHT-SHIFT2
                                                        OFFSET
                                                                     DETERMINED      DETERMINED
                                                      REGISTERS
                                                                       BY KIMD         BY KRMD           16           RESULTS
                                                                                                                     REGISTERS
                (MD0REGH[7:0] + 8      65,536    16             16                                       16
          TXP =                    x                                    SHIFT            SHIFT
                 x MD1REGH[7:0])     TXP SCALE                                                                                     ALARM/
                                                                                                                COMPARE          WARNING              TXFINT
                                                                                                                                    FLAGS
                                                       COUPLED*
                                                                                                                                             ALARM/
          *USER HAS TO CALIBRATE THE GAIN USING THE SCALE REGISTERS                              ALARM AND WARNING                         WARNING
          IN CASE RIGHT-SHIFTING IS DESIRED IN ORDER TO MAINTAIN CORRECT BIT WEIGHTING.             THRESHOLDS                              ENABLES
Figure 1a. ADC Channel Only for TXP when BURST_MODE = 1 in Table 02h, Register 89h
           (B)                     SCALE                            OFFSET         RIGHT-SHIFT
                                 REGISTERS                         REGISTERS        SETTINGS          13            RESULTS
                                                                                                                   REGISTERS
                                                             13              13                13
            ANALOG INPUT                             ADC                              SHIFT
                                                                                                                                 ALARM/
                                                                                                              COMPARE           WARNING              TXFINT
                                                                                                                                  FLAGS
                                                    COUPLED*
           *USER HAS TO CALIBRATE THE GAIN USING THE SCALE REGISTERS                                                                       ALARM/
           IN CASE RIGHT-SHIFTING IS DESIRED IN ORDER TO MAINTAIN CORRECT BIT WEIGHTING.      ALARM AND WARNING                           WARNING
                                                                                                  THRESHOLDS                              ENABLES
Figure 1b. ADC Channel
Maxim Integrated                                                                                                                                                 19


                                                                                                      DS1886
                                                     SFP and PON ONU Controller
                                                            with Digital LDD Interface
                              ADC Monitors and Alarms                                                       ADC Timing
The ADC monitors temperature (internal temp sen-              Five analog channels are digitized in a round-robin
sor), VCC, laser bias (TXB), laser power (TXP), and           fashion in the order as shown in Figure 2. RSSI is
receive power (RSSIC for coarse, RSSIF for fine)              measured twice to obtain coarse and fine measure-
using an analog multiplexer to measure them using             ments (RSSIC and RSSIF, respectively). The total time
a round-robin scheme with a single ADC (see the               required to convert all channels is tRR (see the Analog
ADC Timing section). The voltage channels have a              Voltage Monitoring Characteristics table for details). After
customer-programmable full-scale range and all chan-          each TXMON conversion, a 3-wire communication is
nels have a customer-programmable offset value that           initiated to toggle the MON_SEL bit (bit 6 in the
is factory programmed to a default value (Table 2).           MAX3710’s TXCTRL2 register, programmed through A2h
Additionally, TXB, TXP, RSSIC, and RSSIF can right-shift      Table 02h, Register E5h, bit 6). This causes the laser
results as described in the Right-Shifting ADC Result         driver to alternate sending laser bias (TXB) and laser
section. This allows customers with specified ADC             power (TXP) signals to the DS1886’s TXMON input.
ranges to calibrate the ADC input gain by a factor of         The DS1886 has a burst mode option to allow internal
2n to measure small signals (thereby reducing the full        calculation of TXP using the MD0 and MD1 register
scale by a factor of 2n). The DS1886 can then right-shift     values read from the MAX3710 over the 3-wire inter-
the results by n bits (effectively multiplying by a factor    face. In this option, the sampled TXP value is ignored.
of 1/2n) to maintain the bit weight of their specification.
See the Right-Shifting ADC Result and Enhanced RSSI           The TXP value in this burst mode is calculated as
Monitoring (Dual Range Functionality) sections for more       follows:
information.                                                                 (MD0 REGH [7:0] + 8 x
                                   Alarms and Warnings                          MD1 REGH [7:0])       x 65536
                                                                       TXP =
The ADC results (after right-shifting, if used) are                                                  TXP Scale
compared to the alarm and warning thresholds after
each conversion, and the corresponding alarms and/            TXP is then right-shifted (Figure 1a).
or warnings are set, which can be programmed to                   RIGHT-SHIFT1 is determined           by    KIMD[1:0],
create the internal signal TXFINT. The status of TXFINT           TXCTRL3[4:3] as follows:
can be read in A2h Lower Memory, Register 71h. TXFINT
is one of the signals used to trigger TXFOUT. TXFOUT                     KIMD[1:0]
                                                                                               NO. OF RIGHT-SHIFTS
can be programmed to cause TXDOUT outputs. These                       TXCTRL3[4:3]
ADC thresholds are user-programmable, as are the                            00                           2
masking registers that can be used to prevent the alarms                    01                           1
from triggering the TXFOUT and TXDOUT outputs.                              10                           0
                                                                            11                           0
Table 2. ADC Default Monitor Full-Scale Ranges
         SIGNAL (UNITS)                +FS SIGNAL            +FS HEX               -FS SIGNAL            -FS HEX
 Temperature (°C)                         127.996              7FFFh                   -128                8000h
 VCC (V)                                  6.5528               FFF8h                     0                 0000h
 TXB, TXP, RSSIC, RSSIF (V)               2.4997               FFF8h                     0                 0000h
Maxim Integrated                                                                                                       20


                                                                                                                                       DS1886
                                                                      SFP and PON ONU Controller
                                                                               with Digital LDD Interface
    RIGHT-SHIFT2 is determined                       by      KRMD[1:0],            must calibrate the corresponding monitors to achieve the
    TXCTRL3[2:1] as follows:                                                       correct LSB weighting. Up to seven right-shift operations
                                                                                   are allowed and are executed as a part of every conver-
           KRMD[1:0]                                                               sion before the results are compared to the high and low
                                           NO. OF RIGHT-SHIFTS                     alarm levels, or loaded into their corresponding measure-
         TXCTRL3[4:3]
                 00                                      2
                                                                                   ment registers (Lower Memory, Registers 64h–69h). This
                                                                                   is true during the setup of internal calibration as well as
                 01                                      1
                                                                                   during subsequent data conversions.
                 10                                      0
                                                                                   In burst mode, right-shifting for TXP is determined by
                 11                                      0
                                                                                   KIMD and KRMD.
                                      Right-Shifting ADC Result                                                                 Differential RSSI Input
The right-shift operation on the ADC result is carried out                         The DS1886 offers a fully differential input for RSSI
based on the contents of right-shift control registers (A2h                        that enables high-side monitoring of RSSI, as shown in
Table 02h, Register 8Eh and A2h Table 02h, Register                                Figure 3. This reduces board complexity by eliminating
8Fh) in EEPROM. TXB, TXP, RSSIC, and RSSIF have 3                                  the need for a high-side differential amplifier or a cur-
bits allocated to set the number of right-shifts. The user                         rent mirror.
                                                                         tRR
                                             TEMP        VCC        TXB      RSSIC      RSSIF       TXP       TEMP
                                                        TOGGLE MON_SEL       TOGGLE MON_SEL
         NOTE: IF VCC LO ALARM OR WARNING IS ENABLED AT POWER-UP, THE ADC ROUND-ROBIN TIMING CYCLES BETWEEN TEMPERATURE AND VCC ONLY UNTIL VCC IS ABOVE
         THE VCC LO ALARM THRESHOLD.
Figure 2. ADC Round-Robin Timing
                                                                                    DS1886
                                                           VCC
                                                                      RSSIP
                                                      680Ω                                       ADC
                                                                      RSSIN
                                                  ROSA
Figure 3. RSSI Differential Input for High-Side RSSI
Maxim Integrated                                                                                                                                          21


                                                                                                                                              DS1886
                                                                       SFP and PON ONU Controller
                                                                         with Digital LDD Interface
         Laser Bias and Laser Power Through TXMON                                    APD Mode
The DS1886 measures both laser bias (TXB) and laser                                  For systems with a nonlinear relationship between the ADC
power (TXP) through the same input pin, TXMON. The                                   input and desired ADC result, the mode should be set to
DS1886 commands the MAX3710 laser driver to output                                   APD mode (Figure 5). The RSSI measurement of an APD
the correct monitor signal before each ADC conversions                               receiver is one such application. Using the APD mode
takes place. Figure 4 shows the two conversion paths.                                allows a piece-wise linear approximation of the nonlinear
Each path has independent gain and offset calibration                                response of the APD’s gain factor. The crossover point is
registers.                                                                           the point between fine and coarse points. The ADC result
                                                                                     transitions between the fine and coarse ranges with no
                            Enhanced RSSI Monitoring
                            (Dual Range Functionality)                               hysteresis. Right-shifting, slope adjustment, and offset
The DS1886 offers a feature to improve the accuracy                                  are configurable for both the fine and coarse ranges. Two
and range of RSSI, which is most commonly used for                                   registers, XOVER FINE and XOVER COARSE, determine
monitoring RSSI. To achieve the SFF-8472 requirement of                              the crossover point. The XOVER FINE register (A2h Table
0.1µW/LSB over -40 to 8.2dBm, the DS1886 makes two                                   02h, Register A0h–A1h) determines the maximum results
measurements to effectively achieve a 16-bit conversion                              returned by fine ADC conversions, before right-shifting.
with a 13-bit physical ADC. This “dual range” calibration                            The XOVER COARSE register (A2h Table 02h, Register
can operate in two modes: APD mode and PIN mode.                                     90h–91h) determines the minimum results returned by
                                                                                     coarse ADC conversions, before right-shifting.
                                  BMON                                                          BMON
                                                         MAX3710                                                       MAX3710
                                  MON_SEL = 1                                                   MON_SEL = 0
                                                DS1886                                                         DS1886
                                                                                                                 TXB
                                                   TXB                                                                           ADC
                                                                   ADC
                                  TXMON                                                         TXMON
                                                                                                                 TXP
                                                   TXP                                                                           ADC
                                                                   ADC
Figure 4. Laser Bias (TXB) and Laser Power (TXP) Monitoring Through TXMON
                    RSSI RESULT
                                                                                                            SE
                                                                                                          ON
                                                                                                          SP
                                                                                                       RE
                                                                                                     LE
                                                                                                     CA
                                                                                                 -S
                                                                         CROSSOVER POINT        LL
                                                                                                FU
                                                                                            SE
                                                                                           AR
                                                                                           CO
                                                             ONSE
                                                 CALE RESP
                                     FINE FULL-S                   IDEAL RESPONSE
                                                                                                                                 RSSI INPUT
                                                                         APD MODE
Figure 5. RSSI in APD Mode
Maxim Integrated                                                                                                                                    22


                                                                                                                                                DS1886
                                                                                  SFP and PON ONU Controller
                                                                                    with Digital LDD Interface
PIN Mode                                                                                             gives the best resolution for the measurement. Table 3
The PIN mode is intended for systems with a linear rela-                                             shows the threshold values for each possible number of
tionship between the RSSI input and desired ADC result.                                              right-shifts.
The ADC result transitions between the fine and coarse
ranges with hysteresis, as shown in Figure 6.
                                                                                                                                 Low-Voltage Operation
                                                                                                     The DS1886 contains two power-on reset (POR) levels.
In PIN mode, the thresholds between coarse and fine                                                  The lower level is a digital POR (POD) and the higher
mode are a function of the number of right-shifts being                                              level is an analog POR (POA). At startup, before the
used. With the use of right-shifting, the fine mode full scale                                       supply voltage rises above POA, the outputs are dis-
is programmed to (1/2nth) of the coarse mode full scale.                                             abled, all SRAM locations are set to their defaults,
The DS1886 now auto ranges to choose the range that                                                  shadowed EEPROM locations are zero, and all analog
                      RSSI RESULT
                                           SE
                                          PON                                                      SE
                                                                                                ON
                                      RES
                                                                                            RESP
                                    ALE                                              C  ALE
                                                                                  L-S
                                   L-SC                                         UL
                                                                            SEF
                                                                         AR
                              FUL                                      CO
                             FINE
                                                     =3
                                                FT
                                         T-SHI
                                     IGH
                                ER                        HYSTERESIS
                             FIN
                                                                                                                                   RSSI INPUT
                                      FINE                                      COARSE
                                                                                     PIN MODE
Figure 6. RSSI in PIN Mode
Table 3. RSSI Hysteresis Threshold Values                                                            Table 4. RSSI Configuration Registers
  # OF RIGHT-         FINE MODE                           COARSE MODE                                        REGISTER           FINE MODE       COARSE MODE
    SHIFTS            MAX (HEX)                             MIN* (HEX)                                  Gain Register
                                                                                                                                98h–99h, A2h    9Ch–9Dh, A2h
        0                FFF8h                                  F000h                                   (RSSI FINE/COARSE
                                                                                                                                  Table 02h       Table 02h
        1                7FFCh                                  7800h                                   SCALE)
        2                3FFEh                                  3C00h                                   Offset Register
                                                                                                                                A8h–A9h, A2h    ACh–ADh, A2h
        3                1FFFh                                  1E00h                                   (RSSI FINE/COARSE
                                                                                                                                  Table 02h       Table 02h
        4                0FFFh                                  0F00h                                   OFFEST)
        5                07FFh                                  0780h                                                            8Eh, A2h
                                                                                                        RIGHT-SHIFT1 Register                        N/A
        6                03FFh                                  03C0h                                                            Table 02h
        7                01FFh                                  01E0h                                   RSSIC and RSSIF Bits
                                                                                                                                      8Fh, A2h Table 02h
*This is the minimum reported coarse mode conversion.                                                   (RIGHT-SHIFT0)
                                                                                                        RSSIR Bit (UPDATE)         6Fh, A2h Lower Memory
                                                                                                        RSSI Measurement
                                                                                                                                 68h–69h, A2h Lower Memory
                                                                                                        (RSSI VALUE)
Maxim Integrated                                                                                                                                             23


                                                                                                           DS1886
                                                        SFP and PON ONU Controller
                                                                  with Digital LDD Interface
circuitry is disabled. When VCC reaches POA, the SEE is            RDYB is timed (within 500Fs) to go to 0, at which point
recalled, and the analog circuitry is enabled. While VCC           the part is fully functional.
remains above POA, the device is in its normal operating           For all device addresses sourced from EEPROM (A2h
state, and it responds based on its nonvolatile configura-         Table 02h, Register 8Ch), the default DEVICE ADDRESS
tion. If during operation VCC falls below POA, but is still        is A2h until VCC exceeds POA, allowing the device
above POD, the SRAM retains the SEE settings from the              address to be recalled from the EEPROM.
first SEE recall, but the device analog is shut down and
the outputs are disabled. If the supply voltage recovers                                           Power-On Analog (POA)
back above POA, the device immediately resumes nor-                POA holds the DS1886 in reset until VCC is at a suitable
mal operation. If the supply voltage falls below POD, the          level (VCC > POA) for the device to accurately measure
device SRAM is placed in its default state and another             with its ADC and compare analog signals with its quick-
SEE recall is required to reload the nonvolatile settings.         trip monitors. Because VCC cannot be measured by the
The EEPROM recall occurs the next time VCC next                    ADC when VCC is less than POA, POA also asserts the
exceeds POA. Figure 7 shows the sequence of events                 VCC LO alarm, which is cleared by a VCC ADC conver-
as the voltage varies.                                             sion greater than the customer-programmable VCC low
                                                                   ADC limit. This allows a programmable limit to ensure
Any time VCC is above POD, the I2C interface can be
                                                                   that the head room requirements of the transceiver are
used to determine if VCC is below the POA level. This is
                                                                   satisfied during a slow power-up. The TXFOUT output
accomplished by checking the RDYB bit in the STATUS
                                                                   does not latch until there is a conversion above the VCC
byte (A2h Lower Memory, Register 6Eh). RDYB is set
                                                                   low limit. The POA alarm is nonmaskable. See the Low-
when VCC is below POA; when VCC rises above POA,
                                                                   Voltage Operation section for more information.
                                                       SEE RECALL
               SEE RECALL
        VPOA
     VCC
       VPOD
     SEE   PRECHARGED     RECALLED VALUE       PRECHARGED TO 0                      RECALLED VALUE              PRECHARGED
               TO 0                                                                                                 TO 0
Figure 7. Low-Voltage Hysteresis Example
Maxim Integrated                                                                                                            24


                                                                                                              DS1886
                                                    SFP and PON ONU Controller
                                                          with Digital LDD Interface
              Delta-Sigma Output and Reference             digital PWM output given the same clock rate and filter
One delta-sigma output (DAC) is provided. This provides    components. An RC filter is required on the DAC output
a 10-bit resolution output. The maximum voltage output is  as suggested in Figure 8. The external RC filter compo-
set by the input REFIN. An inexpensive shunt reference is  nents are chosen based on ripple requirements, output
recommended to generate the voltage applied to REFIN,      load, delta sigma frequency, and desired response time.
as shown in Figure 8. The output includes the ability to   Before tINIT, the DAC output is high impedance.
compensate the APD bias for temperature as given by        The reference input, REFIN, is the supply voltage for the
the following formula:                                     DAC’s output buffer. The voltage source connected to
         DAC_INT = TINDEX[6:0] + DAC OFFSET                REFIN must be able to support the edge rate require-
                                                           ments of the delta sigma outputs. In a typical application,
If INV_DAC = 0, then DAC[9:0] = DAC_INT/DACFS x
                                                           a 0.1uF capacitor should be connected between REFIN
VREFIN.
                                                           and ground.
If INV_DAC = 1, then DAC[9:0] = [3FF - (DAC_INT/           The DS1886’s delta-sigma output is 10 bits. For illustra-
DACFS)] x VREFIN.                                          tive purposes, a 3-bit example is provided in Figure 9.
where:
1) INV_DAC is at A2h Table 02h, Register 8Dh, bit 7.                                                    VCC
2) TINDEX is at A2h Table 02h, Register 81h.                                                                1kΩ
                                                                                                            0201
3) DAC OFFSET is an 8-bit value, representing the 8                                      2.5V
    MSBs of a 10-bit value. The two LSBs are 0.                           REFIN
                                                                                    0.1µF                   ZTL431A
4) DACFS (A2h Table 02h, Register 88h) is an 8-bit                  DS1886
                                                                                    0201
                                                                                                 39.2kΩ
                                                                                                            SOT23
    value, representing the 8 MSBs of a 10-bit value. The                                        0201
                                                                                68.1kΩ
    two LSBs are 0.                                                              0201                               CONNECT TO
                                                                        DAC                                         CONTROL INPUT
5) DAC is a 10-bit value.                                                                     1µF                   ON DC-DC
                                                                                              0402          20kΩ
6) The DAC[9:0] is clamped at DACFS.                                                                        0201
7) DAC_INT is an internal signal.
The delta-sigma output uses pulse-density modulation.
                                                           Figure 8. Recommended Shunt Reference and RC Filter for
It provides much lower output ripple than a standard
                                                           DAC Output
               O
               1
               2
               3
               4
               5
               6
               7
Figure 9. Delta-Sigma Output
Maxim Integrated                                                                                                                  25


                                                                                                                    DS1886
                                                                SFP and PON ONU Controller
                                                                     with Digital LDD Interface
           VCC
                     TXDS
       RPU
    TXD                                                                                         TXD
                                                      C   R
   TXDC                                                                                       TXDIO
                                                            Q
                                                      C
                                                            Q                                                           TXDOUT
                                                      D
                                                                                             TXDFLT
                                                                                                                              TXFOUTS
                                                                                                                              TXFOUT
                                                                                      TXFINT
                                                                                 INVTXF
                                                                                    TXF
                                   FAULT RESET TIMER                                              TXFS
                                         (130ms)
                       tINITR1                                                    IN1EN
                                   OUT             IN               POWER-ON
                                     IN                               RESET          IN1
                                   OUT                                                            IN1S
           PINS
Figure 10. TXFOUT and TXDOUT Logic Diagram.
                                                                                                                                 RSEL
                               RSELS                                      The level of RSEL can be read by reading the STATUS
                                                                          register (A2h Lower Memory, Register 6Eh). The status
                                               3-WIRE
                RSEL
                                               SET_LOS_3945               of RSEL determines whether SETLOSL or SETLOSH is
                                                                          written to the MAX3945 register SET_LOS.
                                        = PINS
                                                                                                                      TXD, TXDOUT
Figure 11. RSEL Logic Diagram                                             TXDOUT is generated from a combination of TXFOUT
                                                                          and TXD (see the CNFGC register A2h Table 02h,
                                                                          Register 8Bh for enabling these options). A software
                                                   Digital I/O Pins       control identical to TXD is available (TXDC, A2h Lower
Five digital inputs and three digital output pins are pro-                Memory, Register 6Eh). A TXD pulse is internally extend-
vided for monitoring and control.                                         ed (tINITR1) to inhibit the latching of low alarms and
                                                                          warnings. The intended use is a direct connection to the
                                                        LOS, LOSOUT
                                                                          MAX3710’s DISABLE input if this is desired. When VCC <
By default, the LOS pin is used to convert a standard
                                                                          POA, TXDOUT is high impedance.
comparator output for loss of signal (LOS) to an open-
collector output (LOSOUT). The status of LOS can be read                                  IN1, TXF, Transmit Fault (TXFOUT) Output
in the STATUS byte (A2h Lower Memory, Register 6Eh) as                    TXFOUT can be triggered by all alarms and warnings and
the RXL bit. The RXL signal can be inverted (INV LOS = 1)                 also the pins TXF and IN1 (Figure 10). The ADC alarms and
before driving the open drain output transistor.                          warnings require enabling (A2h Table 01h/05h, Registers
Maxim Integrated                                                                                                                     26


                                                                                                                                      DS1886
                                                                   SFP and PON ONU Controller
                                                                             with Digital LDD Interface
F8h and FDh). See Figure 12a and Figure 12b for non-                              set. A mask bit, BIASMODOVFL_FLT in A2h Table 02h,
latched and latched operation. Figure 12c describes                               Register 8Bh, must be set to enable this functionality.
this TXFOUT behavior during power-on. Latching of the
                                                                                                                                Die Identification
alarms is controlled by CNFGB and CNFGC Registers
                                                                                  The DS1886 has an ID hardcoded in its die. Two
(A2h Table 02h, Register 8Ah and A2h Table 02h,
                                                                                  registers (DEVICE ID A2h Table 02h, Register CEh and
Register 8Bh).
                                                                                  DEVICE VER A2h Table 02h, Register CFh) are assigned
The DS1886 monitors the IMODOVFL and IBIASOVFL                                    for this feature. Register CEh reads 84h to identify with
bits in the MAX3710 DPCSTAT register. If any of these                             the device as the DS186, and Register CFh reads the
bits is set, the user can optionally cause TXFOUT to be                           present device version.
                        DETECTION OF
                        TXFOUT FAULT
                              TXFOUT
Figure 12a. TXFOUT Nonlatched Operation
                        DETECTION OF
                        TXFOUT FAULT
                               TXD OR
                            TXF RESET
                              TXFOUT
Figure 12b. TXFOUT Latched
                                            VPOA
                              VCC
                                                           tINITR2
                         TXFOUT1
                         TXFOUT2
                CONDITION 1: VCC LO ALARM OR WARNING FLAG ENABLED TO CREATE TXF. VCC IS ABOVE CORRESPONDING VCC LO ALARM/WARNING THRESHOLD.
                CONDITION 2: VCC LO ALARM AND WARNING FLAGS ARE NOT ENABLED.
Figure 12c. TXFOUT During Power-On
Maxim Integrated                                                                                                                                 27


                                                                                                                                             DS1886
                                                                        SFP and PON ONU Controller
                                                                                  with Digital LDD Interface
        DS1886 Master Communication                                                    device(s). It is a 3-pin interface consisting of SDAOUT,
                                                                                       a bidirectional data line; clock signal SCLOUT; and
                                                           Interface                   CSEL1OUT chip-select output (active high). A second,
The DS1886 controls the MAX3710 using a proprietary                                    independent chip select (CSEL2OUT) is provided for use
3-wire interface. The DS1886 configures the MAX3710 on                                 with the MAX3945.
startup and then continuously updates the MAX3710 with                                                                                                Protocol
new LUT values. The DS1886 operates in one of three                                    The DS1886 initiates a data transfer by asserting the
modes: open loop, APC loop, and dual closed loop. The                                  CSEL1OUT or CSEL2OUT pin. It then starts to generate
DS1886 can also configure the MAX3945 on startup. The                                  a clock signal after CSEL1OUT or CSEL2OUT has been
communication between the DS1886 and the MAX3710                                       set to 1. Each operation consists of 16 bit transfers (15-bit
and MAX3945 is transparent to the end user. In addition,                               address/data, 1-bit RWN). All data transfers are MSB first.
commands can be issued to the MAX3710 and MAX3945                                      Write Mode (RWN = 0): The master generates 16 clock
using the DS1886’s manual mode.                                                        cycles at SCLOUT in total. It outputs 16 bits (MSB first)
                                      3-Wire Master Interface                          to the SDAOUT line at the falling edge of the clock. The
The DS1886 acts as the master, initiating communica-                                   master closes the transmission by setting CSEL1OUT
tion with and generating the clock for the Maxim slave                                 and CSEL2OUT to 0.
                                                                                       Read Mode (RWN = 1): The master generates 16 clock
Table 5. 3-Wire Transaction Detail                                                     cycles at SCLOUT in total. It outputs 8 bits (MSB first)
                                                                                       to the SDAOUT line at the falling edge of the clock. The
     BIT             NAME                        DESCRIPTION                           SDAOUT line is released after the RWN bit has been
     15:9          Address           7-bit internal register address                   transmitted. The slave outputs 8 bits of data (MSB first) at
       8              RWN            0: write, 1: read                                 rising edge of the clock. The master samples SDAOUT at
      7:0             Data           8-bit read or write data                          the falling edge of SCLOUT. The master closes the trans-
                                                                                       mission by setting the CSEL1OUT and CSEL2OUT to 0.
              WRITE MODE
   CSEL_OUT             tL                                                                                                                         tT
                                tCH tCL
     SCLOUT                       0      1       2     3      4      5       6      7       8     9       10     11     12     13     14     15
                                             tDS
     SDAOUT                A6           A5     A4    A3      A2     A1      A0   RWN      D7     D6      D5     D4     D3     D2     D1     D0
                                                      tDH
              READ MODE
   CSEL_OUT             tL                                                                                                                         tT
                                tCH tCL
     SCLOUT                       0      1       2     3      4      5       6      7       8     9       10     11     12     13     14     15
                                             tDS                                                        tRS
     SDAOUT                A6           A5     A4    A3      A2     A1      A0   RWN          D7    D6       D5     D4     D3     D2     D1     D0
                                                      tDH
   NOTE: SEE THE 3-WIRE DIGITAL INTERFACE SPECIFICATION TABLE FOR DETAILS. CSEL_OUT IMPLIES CSEL1OUT OR CSEL2OUT.
Figure 13. 3-Wire Interface Timing Diagram
Maxim Integrated                                                                                                                                            28


                                                                                                            DS1886
                                                  SFP and PON ONU Controller
                                                          with Digital LDD Interface
                 3-Wire Slave Register Map and DS1886                                              3-Wire Master Flowchart
                                 Corresponding Location         Figure 14 explains the working of the 3-wire master in
When the MAX3945 registers are written, the MAX3710             the DS1886 in all three opreating modes. These modes
are also written simultaneously (Table 6).                      are described in the DS1886 with MAX3710 Operating
                                                                Modes section.
Table 6. 3-Wire Register Map and DS1886 Corresponding Location
DS1886 REGISTER               DS1886          MAX3710               MAX3710             MAX3945                MAX3945
 (A2h TABLE 02h)        REGISTER NAME        ADDRESS         REGISTER NAME              ADDRESS           REGISTER NAME
      82h–83h         MODULATION VALUE          0Eh               SET_IMOD                  N/A                   N/A
        85h                APC VALUE            11h               SET_2XAPC                 N/A                   N/A
      86h–87h           SET_BIAS VALUE          0Dh                SET_IBIAS                N/A                   N/A
        CAh               INCBYTE[7:4]          0Fh                 BIASINC                 N/A                   N/A
        CAh               INCBYTE[3:0]          10h                 MODINC                  N/A                   N/A
        CBh              TXCTRL5 DPC            0Ah                 TXCTRL5                 N/A                   N/A
        CCh                 IMODMAX             0Ch                IMODMAX                  N/A                   N/A
        CDh                 IBIASMAX            0Bh                IBIASMAX                 N/A                   N/A
        E0h                  RXCTRL1            01h                 RXCTRL1                 00h                RXCTRL1
        E1h                  RXCTRL2            02h                 RXCTRL2                 01h                RXCTRL2
        E2h                  SETCML             03h                 SET_CML                 03h                SET_CML
        E3h                 SETLOSH             04h                 SET_LOS                 N/A                   N/A
        E4h                  TXCTRL1            06h                 TXCTRL1                 N/A                   N/A
        E5h                  TXCTRL2            07h                 TXCTRL2                 N/A                   N/A
        E6h                  TXCTRL3            08h                 TXCTRL3                 N/A                   N/A
        E7h                  TXCTRL4            09h                 TXCTRL4                 N/A                   N/A
        E8h             TXCTRL5 APC OL          0Ah                 TXCTRL5                 N/A                   N/A
        E9h                  TXCTRL6            13h                 TXCTRL6                 N/A                   N/A
        EAh                  TXCTRL7            05h                  TXCFG                  N/A                   N/A
        ECh              SETLOSH_3945           N/A                    N/A                  04h                SET_LOS
        EDh              SETLOSL_3945           N/A                    N/A                  04h                SET_LOS
        EEh            SETLOSTIMER_3945         N/A                    N/A                  12h            SET_LOSTIMER
        F0h                  3WCTRL
        F1h                 ADDRESS          Manual control of read/write from/to 3-wire slave devices; useful for determining
        F2h                   WRITE                  correct settings for the slave devices and also for debugging.
        F3h                    READ
        F4h                  TXSTAT2            1Fh                 TXSTAT2                 N/A                   N/A
        F5h                  TXSTAT1            1Eh                  TXSTA1                 N/A                   N/A
        F6h                  DPCSTAT            1Dh                 DPCSTAT                 N/A                   N/A
        F7h                   RXSTAT            1Ch                  RXSTAT                 N/A                   N/A
Maxim Integrated                                                                                                              29


                                                                                                                                                                DS1886
                                                                                         SFP and PON ONU Controller
                                                                                                      with Digital LDD Interface
                                                                                                                                                    READ REGISTERS
                                                                                                                                                   BIAS REG, MOD REG,
                                                                                                                                                    RXSTAT, DPCSTAT,
                                                                                                                                                    TXSTAT1, TXSTAT2,
                                                                                                                                                        MD0REGH,
                                                                                                                                                        MD1REGH,
                                                                                                                                                       SET_2XAPC
                                                                                                                                        Y            BURST_MODE = 1
                                                                                                                                                           AND
                                                                                                                                                      MD1REGH <17?
                                                                                                               TXD_STANDBY
                                                                                                               TOGGLE MONSEL
                                                                                                                                     A                        N
                                                                                                                                                  WRITE ALL CONTROL
                                                                                                                                                 REGISTERS IF ENABLED
                   TXD = 1                                                                                     TEMP_CONV = 1       Y                 WRITE REGISTERS
                     OR                                                                                         AND DIS3W = 0                           IBIASMAX
                  POR = 1                                                                                                                               IMODMAX
                                                                                                                                                         TXCTRL5
                       Y                                                                                                N
                    RESET
      (SET TXD_FLAG IF TXD = 1 AND                                                                       N
                                                                                                                MANMODE = 1?                                          N
         SET POR_FLAG IF POR = 1)                                                                                                                      APC_EN = 1?
                                                                 IDLE
                                                        WAIT FOR TEMP_CONV
                                                                                                      N              Y                                        Y
                                                                                        TXD = 0?
                                  N
                EN_3945 = 1?                                                                                      MANMODE
                                                                                                                                                                      N
                                                     N                                       Y               ALLOWS THE USER TO                        DPC_EN = 1?
                                                           TEMP_CONV = 1?
                                                                                                             COMMUNICATE WITH
                       Y
                                                                                                           MAX3710 USING THE I2C
                                                                                Y                           INTERFACE ON DS1886                               Y
                                                                 Y                   POR_FLAG = 1?
       N
               VCC > VCC LO?
                                                       WRITE_LUT REGISTERS                   N                                             WRITE
                                                                                                                                                                      WRITE
                                                               TXCTRL5                                                               MODINC, SET_IMOD
                       Y                                                                                                                                         MODINC, SET_IMOD
                                                              IMODMAX                                           TXD_FLAG = 1?        BIASINC, SET_IBIAS
                                                              IBIASMAX
                WRITE CNTRL                                   SET_IMOD
                                                                                     RSTRT_3710 = 1
                  MAX3945                                     SET_IBIAS
                                                                                   OR TXF_LATCHED = 1
                                                               BIASINC
                                                               MODINC
                                                             SET_2XAPC                                     STEADY STATE (FIG 15)                         INC APC
                    READ                                                                                     TOGGLE MONSEL BIT
                  TXSTAT1                                                                                        (TXCTRL2[6])
                                                                                                                PERIODICALLY;
                                                                                                                 RESET FLAGS                   Y
                                                            WRITE TXCTRL6                                                                             TXD_FLAG = 1?
       Y
              TXSTAT1 = FFh?                                                                                                                                  N
                                                                                                                                 Y
                                                                                                                MANMODE = 1?
                       N                                                    RSTRT_3710
                                                                                                                                                                      N
                                                                            TXINLOS                                                                    DPC_EN = 1?
                                  N                                       A
              POR_FLAG* = 1?                                                                                                                                  Y
                       Y                                                                                       TEMP_CONV = 1?
                                                                                                                                               Y
                                                                                                                AND DIS3W = 0                          APC_EN = 1?
            WRITE CONTROL
            RXCTRL1, RXCTRL2,
                                                                                                                                                              N
           SET_CML, SET_LOS,
            TXCTRL1, TXCTRL2,
            TXCTRL3, TXCTRL4                                                                                                                            INC MOD          INC BIAS, MOD
     *POR_FLAG IS SET BY A POR. THIS FLAG IS RESET IN THE STEADY STATE.
Figure 14. 3-Wire Flowchart
Maxim Integrated                                                                                                                                                                        30


                                                                                                             DS1886
                                                            SFP and PON ONU Controller
                                                                     with Digital LDD Interface
                                           STEADY
                                            STATE
                               NO
                                          TXF = 1?
                                               YES
                                       READ TXSTAT1
                               YES
                                       TXSTAT1 = FFh?
                                               NO
                                     WRITE_CONTROL
                                     RXCTRL1, RXCTRL2,
                                    SET_CML, SET_LOS,
                                     TXCTRL1, TXCTRL2,
                                     TXCTRL3, TXCTRL4
                                                                         WRITE_LUT REGISTERS
                                                                                 TXCTRL5,
                                                         NO                IMODMAX, IBIASMAX,
                                          TXF = 1?
                                                                           SET_IMOD, SET_IBIAS,
                                                                             MODINC, BIASINC,
                                               YES                              SET_2XAPC
                                        FAULT WAIT
                                          STATE1, 2                           WRITE TXCTRL6
                                                                         WRITE_LUT REGISTERS
                                            TEMP                                 TXCTRL5,
                                        CONVERSION       YES               IMODMAX, IBIASMAX,
                                        COMPLETE?                          SET_IMOD, SET_IBIAS,
                                                                             MODINC, BIASINC,
                                                                                SET_2XAPC
                                               NO
                               YES                       NO
                                          TXF = 1?                            WRITE TXCTRL6
                              NOTE 1: FAULT WAIT STATE HAS ACCESS TO MAX3710 IN MANUAL MODE.
                              NOTE 2: MON_SEL BIT IS TOGGLED AS NEEDED TO KEEP THE TXP/TXB MONITORS CORRECT.
Figure 15. MAX3710 Brownout Detection Flowchart
                           3-Wire Power-On Reset
The DS1886 detects whether a power-on reset has
occured on the slave 3-wire device. This is done using
the flowchart shown in Figure 15.
Maxim Integrated                                                                                                    31


                                                                                                          DS1886
                                                       SFP and PON ONU Controller
                                                          with Digital LDD Interface
      DS1886 with MAX3710 Operating Modes                                   APC Loop Mode, DPC_EN = 0, APC_EN = 1
The user has the option of selecting among open loop,          In APC loop or single closed-loop mode, the laser bias
APC loop, and dual closed-loop operation modes. These          is controlled by an APC loop, while the modulation is
can be programmed using the DPC_EN and APC_EN                  controlled using a temperature-indexed LUT. The APC
bits in the MAX3710 TXCTRL3 register (Address H0x08),          setpoint is controlled using an LUT having up to 16NC
programmed through A2h Table 02h, Register E6h.                resolution. The APC loop initial value (SET_IBIAS) is set
Table 7 indicates what the values in each LUT cor-             using an LUT having up to 2NC resolution. The modula-
responds to in each of the modes. LUT values are not           tion LUT consists of an 8-bit LUT with up to 2NC tempera-
automatically updated when changing between operat-            ture resolution and an 8-bit offset LUT. This allows the
ing modes.                                                     DS1886 to fully support the 10-bit bias DAC and 9-bit
                                                               modulation DAC inside the MAX3710.
            Open Loop Mode, DPC_EN = 0, APC_EN = 0
In open loop mode, the laser bias and modulation are               Dual Closed-Loop Mode, DPC_EN = 1, APC_EN = 1
both controlled using LUTs. Each LUT consists of an            In dual closed-loop mode, the laser bias is controlled
8-bit LUT with up to 2NC temperature resolution and an         by an APC loop, while the modulation is controlled with
8-bit offset LUT. This allows the DS1886 to fully support      an extinction ratio loop. The APC setpoint and extinction
the 10-bit bias DAC and 9-bit modulation DAC inside the        ratio setpoints are controlled using 8-bit LUTs with up to
MAX3710.                                                       2NC temperature resolution and 8-bit offset LUTs. Each
                                                               loop is initialized using 8-byte LUTs.
Table 7. DS1886 LUT Functions in Open Loop, APC Loop, and Dual Closed-Loop Modes
   TABLE       REGISTER              OPEN LOOP                       APC LOOP                   DUAL CLOSED LOOP
                80h–A7h     8-Bit Modulation Value [7:0]  8-Bit Modulation Value [7:0]      8-Bit TXCTRL5[7:0]
                F0h–F7h     IMODMAX[8:1]                  IMODMAX[8:1]                      IMODMAX[8:1]
      04h
                                                                                            SET_IMOD[8:1]
                F8h–FFh     Modulation Offset [9:2]       Modulation Offset [9:2]
                                                                                            (MOD Initial Value)
                80h–A7h     8-Bit BIAS Value [7:0]        8-Bit SET_IBIAS [9:2]             8-Bit SET_IBIAS [9:2]
      06h       F0h–F7h     IBIASMAX[9:2]                 IBIASMAX[9:2]                     IBIASMAX[9:2]
                F8h–FFh     BIAS Offset [9:2]             8-Bit APC Value [7:0]             8-Bit APC Value [7:0]
                                                          INCBYTE                           INCBYTE
      08h       F8h–FFh     INCBYTE (set to all zeros)    7:4 = BIASINC                     7:4 = BIASINC
                                                          3:0 = MODINC (set to all zeros)   3:0 = MODINC
Maxim Integrated                                                                                                       32


                                                                                                        DS1886
                                               SFP and PON ONU Controller
                                                     with Digital LDD Interface
                                BIAS, MODULATION,        The LUTs have nonlinear temperature indexing. After
                       SET_2XAPC, TXCTRL5 LUTs           every temperature conversion, based on the internal tem-
LUTs allow temperature indexing the BIAS and             perature read, a TINDEX value is calculated, which then
MODULATION values and their respective offsets.          indexes the LUT. The LUTs can index with a resolution
Depending on the operation mode (see the DS1886 with     as low as 2NC.
MAX3710 Operating Modes section), the LUTs function      This is illustrated in Table 8 and Table 9. BIAS, MODULATION
differently, as indicated in Table 7.                    and TXCTRL5 are 5-row LUTs. Further details can be
                                                         found in the LUT descriptions.
Table 8. DS1886 LUT Memory Map for 5-Row Table (Temperature Values Indicated in °C)
     ROW          BYTE 0       BYTE 1   BYTE 2     BYTE 3           BYTE 4         BYTE 5         BYTE 6      BYTE 7
      80h           -40          -32     -24         -16               -8              0             +8        +16
      88h           +24          +28     +32         +36              +40            +44            +48        +52
      90h           +56          +58     +60         +62              +64            +66            +68        +70
      98h           +72          +74     +76         +78              +80            +82            +84        +86
      A0h           +88          +90     +92         +94              +96            +98           +100        +102
Table 9. DS1886 LUT Memory Map for 5-Row Table (TINDEX Values Indicated in Hex)
     ROW          BYTE 0       BYTE 1   BYTE 2     BYTE 3           BYTE 4         BYTE 5         BYTE 6      BYTE 7
      80h            80           84      88         8C                90             94             98         9C
      88h            A0           A2      A4         A6               A8              AA             AC         AE
      90h            B0           B1      B2         B3               B4              B5             B6         B7
      98h            B8           B9      BA         BB               BC              BD             BE         BF
      A0h            C0           C1      C2         C3               C4              C5             C6         C7
Maxim Integrated                                                                                                      33


                                                                                                                                                                                                                                                                                 DS1886
                                                                                                                                                 SFP and PON ONU Controller
                                                                                                                                                   with Digital LDD Interface
                                                                 EACH OFFSET REGISTER CAN BE INDEPENDENTLY                                      FFh                                                                        EACH OFFSET REGISTER CAN BE INDEPENDENTLY SET BETWEEN
                                                 1023            SET BETWEEN 0 AND 1020. 1020 = 4 x FFh. THIS                                                                                                 1023         0 AND 1020. 1020 = 4 x FFh. THIS EXAMPLE ILLUSTRATES POSITIVE
   VALUE DETERMINED BY LUTs WITH CORRESPONDING                                                                                                                  VALUE DETERMINED BY LUTs WITH CORRESPONDING
                                                                 EXAMPLE ILLUSTRATES POSITIVE TEMPCO.                                           LUT                                                                        AND NEGATVE TEMPCO.
                                                                                                                                        FEh
                                                                                                                                                BITS
                                                                                                                                        LUT      7:0
                                                                                                                               FDh                                                                                                                                            FDh
                                                 767                                                                                    BITS                                                                   767                                                     FCh           FEh
                                                                                                                                         7:0                                                                                                                 FBh                             FFh
                                                                                                                      FCh      LUT                                                                                                                                            LUT
                                                                                                                               BITS                                                                                                                                    LUT    BITS   LUT
                                                                                                                                                                                                                                                     FAh                                     LUT
                                                                                                                                                                                                                                                            LUT        BITS          BITS
                                                                                                         FBh          LUT       7:0                                                                                                                                            7:0           BITS
                                                                                                                                                                                                                                         F9h         LUT    BITS        7:0           7:0
                                                                                                                      BITS
                   OFFSET LUTs                                                                                                                                                  OFFSET LUTs
                                                 511                                         FAh                                                                                                               511                                           7:0                              7:0
                                                                                                         LUT           7:0                                                                                                                           BITS
                                                                                 F9h                                                                                                                                                  LUT
                                                                    F8h                                  BITS                                                                                                               F8h                       7:0
                                                                                             LUT                                                                                                                                      BITS
                                                                               LUT           BITS         7:0
                                                                 LUT                                                                                                                                                       LUT         7:0
                                                                               BITS           7:0
                                                 255             BITS                                                                                                                                         255          BITS
                                                                                7:0
                                                                  7:0                                                                                                                                                       7:0
                                                       0                                                                                                                                                          0
                                                           -40°C          -8°C         +8°C     +24°C +40°C +56°C +72°C +88°C +104°C                                                                                  -40°C       -8°C         +8°C     +24°C +40°C +56°C +72°C +88°C +104°C
                                                                                             OFFSET LUTs [8 REGISTERS]                                                                                                                               OFFSET LUTs [8 REGISTERS]
Figure 16. Offset LUT
 MOD OFFSET[9:2]                                                                                                                 DS1886
                                                                                                                             MODULATION VALUE
  9                             8                  7        6        5     4      3      2
                                                                                                                                                                                                   THE BIAS VALUE THAT IS RECALLED FROM THE LUT AND SENT TO THE MAX3710
                                                                                                                                                                                                   IS CALCULATED AS FOLLOWS:
                                                                                                                                           MAX3710
                                                                                                                                           SET_IMOD[8:0]                                           BIAS OFFSET[9:2]
                                                 MOD[7:0]
                                                                                                                                                                                                              9       8    7      6       5      4      3   2
                                                  7         6        5     4      3      2     1     0
                                                                                                                                                                                                                                                                                       MAX3710
  POW_LEV POWER KRMD[2:1]                                                                                                                                                                                                                                                              SET_IBIAS[9:0]
                               TXCTRL3 GAIN
    [1:0] LEVEL (dB) (MAX3710)                                                                                                                                                                                            BIAS[7:0]
                        00                                      0                 1X                1X          1*                                                                                                         7      6       5      4      3   2      1    0
                        01                                      -3                01                01          0.5
                        1X                                      -6                00                00          0.25
Figure 17. MODULATION LUT (Open Loop and APC Mode)                                                                                                              Figure 18. BIAS LUT (Open Loop)
Table 10. Temperature Resolution for Offsets
                     ROW                                                  BYTE 0                         BYTE 1                       BYTE 2               BYTE 3                                                     BYTE 4                     BYTE 5                  BYTE 6             BYTE 7
                             F8h                                            -40NC                          -8NC                        +8NC                +24NC                                                      +40NC                       +56NC                     +72NC           +88NC
The offsets are also temperature indexed. Figure 16 illus-                                                                                                                                          MODULATION Value
trates how the offsets would affect the final output as the                                                                                                     Figure 17 shows how to calculate the MODULATION value
temperature varies.                                                                                                                                             that is recalled from the LUT and sent to the MAX3710.
Table 10 shows the temperature resolution for the offsets.                                                                                                                                                 BIAS Value
                                                                                                                                                                Figure 18 shows how to calculate the BIAS value that is
                                                                                                                                                                recalled from the LUT and sent to the MAX3710.
Maxim Integrated                                                                                                                                                                                                                                                                                      34


                                                                                                                DS1886
                                                    SFP and PON ONU Controller
                                                             with Digital LDD Interface
Table 11a. Power Leveling Details (when DS1863_MODE = 0, default)
   POWER LEVEL             POW_LEV[1:0]                                                        KRMD[2:1]             TXCTRL3
                                                      MODULATION CHANGE
         (dB)            (REGISTER 6Fh)                                                        (MAX3710)          POW_LEV_INIT
           0                    00              None                                               1X                   1X
          -3                    01              Right-shift SET_IMOD once                          01                   01
          -6                    1X              Right-shift SET_IMOD twice                         00                   00
Table 11b. Power Leveling Details (when DS1863_MODE = 1)
     POWER LEVEL            POW_LEV_DS1863[2:0]                                                                    KRMD[2:1]
                                                                    MODULATION CHANGE
           (dB)                (REGISTER 8Ch)                                                                      (MAX3710)
             0                     000–010               None                                                         1X
             -3                    011–110               Right-shift SET_IMOD once                                    01
             -6                      111                 Right-shift SET_IMOD twice                                   00
                                      Power Leveling                Bus Idle or Not Busy: Time between STOP and
The DS1886 supports power leveling as described in                  START conditions when both SDA and SCL are inac-
G.984.2. The POW_LEV[1:0] bits in UPDATE A2h Lower                  tive and in their logic-high states.
Memory, Register 6Fh allow for three power level set-               START Condition: A START condition is generated by
tings: 0dB, -3dB, and -6dB. Depending on the operation              the master to initiate a new data transfer with a slave.
mode, a combination of SET_IMOD and the KRMD bits                   Transitioning SDA from high to low while SCL remains
(MAX3710 TXCTRL3 register) are adjusted to meet these               high generates a START condition. See Figure 19 for
power-level settings. The KRMD bits adjust the gain of              applicable timing.
the APC loop and extinction ratio loop. See Table 11a               STOP Condition: A STOP condition is generated
and Table 11b.                                                      by the master to end a data transfer with a slave.
                     Manual MAX3710 Operations                      Transitioning SDA from low to high while SCL remains
The master interface is controllable using four registers           high generates a STOP condition. See Figure 19 for
in the DS1886: 3WCTRL, ADDRESS, WRITE, READ.                        applicable timing.
Commands can be manually issued while the DS1886 is                 Repeated START Condition: The master can use a
in normal operation mode. It is also possible to suspend            repeated START condition at the end of one data transfer
normal 3-wire commands so that only manual operation                to indicate that it will immediately initiate a new data trans-
commands are sent (3WCTRL, A2h Table 04h, Register                  fer following the current one. Repeated STARTs are com-
F8h–FFh).                                                           monly used during read operations to identify a specific
                                                                    memory address to begin a data transfer. A repeated
                          I2C Communication                         START condition is issued identically to a normal START
                                                                    condition. See Figure 19 for applicable timing.
                                        I2C Definition              Bit Write: Transitions of SDA must occur during the
The following terminology is commonly used to describe              low state of SCL. The data on SDA must remain valid
I2C data transfers.                                                 and unchanged during the entire high pulse of SCL
   Master Device: The master device controls the slave              plus the setup and hold time requirements (Figure 19).
   devices on the bus. The master device generates SCL              Data is shifted into the device during the rising edge
   clock pulses and START and STOP conditions.                      of the SCL.
   Slave Devices: Slave devices send and receive data               Bit Read: At the end a write operation, the master
   at the master’s request.                                         must release the SDA bus line for the proper amount
                                                                    of setup time before the next rising edge of SCL during
Maxim Integrated                                                                                                                 35


                                                                                                                                 DS1886
                                                                            SFP and PON ONU Controller
                                                                                     with Digital LDD Interface
   a bit read (Figure 19). The device shifts out each bit of                            slave to the master are read by the master using the bit
   data on SDA at the falling edge of the previous SCL                                  read definition, and the master transmits an ACK using
   pulse and the data bit is valid at the rising edge of the                            the bit write definition to receive additional data bytes.
   current SCL pulse. Remember that the master gener-                                   The master must NACK the last byte read to terminate
   ates all SCL clock pulses, including when it is reading                              communication so the slave returns control of SDA to
   bits from the slave.                                                                 the master.
   Acknowledgement (ACK and NACK): An acknowl-                                          Slave Address Byte: Each slave on the I2C bus
   edgement (ACK) or not-acknowledge (NACK) is                                          responds to a slave address byte sent immediately
   always the 9th bit transmitted during a byte trans-                                  following a START condition. The slave address byte
   fer. The device receiving data (the master during a                                  contains the slave address in the most significant 7 bits
   read or the slave during a write operation) performs                                 and the R/W bit in the least significant bit.
   an ACK by transmitting a zero during the 9th bit.
                                                                                        The DS1886 responds to two slave addresses. The
   A device performs a NACK by transmitting a one
                                                                                        auxiliary memory always responds to a fixed I2C
   during the 9th bit. Timing for the ACK and NACK is
                                                                                        slave address, A0h. The Lower Memory and Tables
   identical to all other bit writes (Figure 19). An ACK
                                                                                        00h–08h respond to I2C slave addresses that can be
   is the acknowledgment that the device is properly
                                                                                        configured to any value between 00h–FEh using the
   receiving data. A NACK is used to terminate a read
                                                                                        DEVICE ADDRESS byte (A2h Table 02h, Register 8Ch).
   sequence or as an indication that the device is not
                                                                                        The user also must set the ASEL bit (A2h Table 02h,
   receiving data.
                                                                                        Register 89h) for this address to be active. By writing
   Byte Write: A byte write consists of 8 bits of informa-                              the correct slave address with R/W = 0, the master indi-
   tion transferred from the master to the slave (most                                  cates that it would write data to the slave. If R/W = 1, the
   significant bit first) plus a 1-bit acknowledgement from                             master reads data from the slave. If an incorrect slave
   the slave to the master. The 8 bits transmitted by the                               address is written, the device assumes the master is
   master are done according to the bit write definition                                communicating with another I2C device and ignores
   and the acknowledgement is read using the bit read                                   the communications until the next START condition is
   definition.                                                                          sent. If the main device’s slave address is programmed
   Byte Read: A byte read is an 8-bit information transfer                              to be A0h, access to the auxiliary memory is disabled.
   from the slave to the master plus a 1-bit ACK or NACK                                Memory Address: During an I2C write operation to the
   from the master to the slave. The 8 bits of information                              device, the master must transmit a memory address to
   that are transferred (most significant bit first) from the                           identify the memory location where the slave is to store
      SDA
                  tBUF
                                                                         tF                                             tSP
                                     tLOW                                                            tHD:STA
      SCL
                                                                   tHIGH
                             tHD:STA            tR                                             tSU:STA                            tSU:STO
                                                           tHD:DAT           tSU:DAT
            STOP       START                                                           REPEATED
                                                                                         START
      NOTE: TIMING IS REFERENCED TO VIL(MAX) AND VIH(MIN).
Figure 19. I2C Timing Diagram
Maxim Integrated                                                                                                                                 36


                                                                                                                                                                 DS1886
                                                                                      SFP and PON ONU Controller
                                                                                                 with Digital LDD Interface
    the data. The memory address is always the second                                                     transmitting a memory address before each data byte
    byte transmitted during a write operation following the                                               is sent. The address counter limits the write to one
    slave address byte.                                                                                   8-byte page (one row of the memory map). Attempts to
                                                                                                          write to additional pages of memory without sending a
                                                                   I2C Protocol
                                                        2
                                                                                                          STOP condition between pages results in the address
See Figure 20 for an example of I C timing.
                                                                                                          counter wrapping around to the beginning of the pres-
    Writing a Single Byte to a Slave: The master must                                                     ent row.
    generate a START condition, write the slave address
                                                                                                          For example: A 3-byte write starts at address 06h and
    byte (R/W = 0), write the memory address, write
                                                                                                          writes three data bytes (11h, 22h, and 33h) to three
    the byte of data, and generate a STOP condition.
                                                                                                          “consecutive” addresses. The result is that addresses
    Remember that the master must read the slave’s
                                                                                                          06h and 07h would contain 11h and 22h, respec-
    acknowledgement during all byte write operations.
                                                                                                          tively, and the third data byte, 33h, would be written to
    Writing Multiple Bytes to a Slave: To write multiple                                                  address 00h.
    bytes to a slave, the master generates a START condi-
                                                                                                          To prevent address wrapping from occurring, the mas-
    tion, writes the slave address byte (R/W = 0), writes the
                                                                                                          ter must send a STOP condition at the end of the page,
    memory address, writes up to 8 data bytes, and gener-
                                                                                                          then wait for the bus free time or EEPROM write time
    ates a STOP condition. The device writes 1 to 8 bytes
                                                                                                          to elapse. Then the master can generate a new START
    (one page or row) with a single write transaction. This is
                                                                                                          condition and write the slave address byte (R/W = 0)
    internally controlled by an address counter that allows
                                                                                                          and the first memory address of the next memory row
    data to be written to consecutive addresses without
                                                                                                          before continuing to write data.
  TYPICAL I2C WRITE TRANSACTION
             MSB                                      LSB           MSB                                       LSB             MSB                                LSB
    START      1     0     1     0    0    0     1    R/W   SLAVE    b7     b6     b5    b4   b3    b2   b1    b0    SLAVE     b7 b6   b5    b4    b3   b2  b1    b0   SLAVE   STOP
                                                             ACK                                                      ACK                                               ACK
                               SLAVE                 READ/                          REGISTER ADDRESS                                           DATA
                             ADDRESS*                WRITE
  *IF ASEL IS 0, THE SLAVE ADDRESS IS A0h FOR THE AUXILIARY MEMORY AND A2h FOR THE MAIN MEMORY.
  IF ASEL = 1, THE SLAVE ADDRESS IS DETERMINED BY TABLE 02h, REGISTER 89h FOR THE MAIN MEMORY. THE AUXILIARY MEMORY CONTINUES TO BE ADDRESSED AT A0h, EXCEPT WHEN THE PROGRAMMED
  ADDRESS FOR THE MAIN MEMORY IS A0h.
  EXAMPLE I2C TRANSACTIONS WITH A2h AS THE MAIN MEMORY DEVICE ADDRESS
                                                   A2h                    BAh                       00h
 A) SINGLE-BYTE WRITE
                                     START 1 0 1 0 0 0 1 0 SLAVE
                                                              ACK   1 0 1 1  1 0 1 0   SLAVE 0 0 0 0 0 0 0 0 SLAVE
                                                                                        ACK                     ACK     STOP
      -WRITE 00h TO REGISTER BAh
                                                   A2h                    BAh                                     A3h                 DATA
 B) SINGLE-BYTE READ
                                     START 1 0 1 0 0 0 1 0 SLAVE
                                                              ACK   1 0 1 1 1 0 1 0 SLAVE
                                                                                        ACK
                                                                                                REPEATED
                                                                                                  START     1 0 1 0 0 0 1 1 SLAVE
                                                                                                                              ACK  DATA IN BAh    MASTER
                                                                                                                                                   NACK    STOP
      -READ REGISTER BAh
                                                   A2h                    C8h                       01h                     75h
 C) TWO-BYTE WRITE
      -WRITE 01h AND 75h             START 1 0 1 0 0 0 1 0 SLAVE
                                                              ACK   1 1 0 0  1 0 0 0   SLAVE 0 0 0 0 0 0 0 1 SLAVE 0 1 1 1 0 1 0 1 SLAVE
                                                                                        ACK                     ACK                  ACK     STOP
      TO C8h AND C9h
                                                   A2h                    C8h                                     A3h                 DATA                     DATA
 D) TWO-BYTE READ
                                     START 1 0 1 0 0 0 1 0 SLAVE
                                                              ACK   1 1 0 0 1 0 0 0 SLAVE
                                                                                        ACK
                                                                                                REPEATED
                                                                                                  START     1 0 1 0 0 0 1 1 SLAVE
                                                                                                                              ACK  DATA IN C8h    MASTER
                                                                                                                                                    ACK    DATA IN C9h   MASTER
                                                                                                                                                                          NACK    STOP
      -READ C8h AND C9h
Figure 20. Example I2C Timing
Maxim Integrated                                                                                                                                                                      37


                                                                                                           DS1886
                                                     SFP and PON ONU Controller
                                                            with Digital LDD Interface
 Acknowledge Polling: Any time a EEPROM page is                desires to read, generates a repeated START condi-
 written, the device requires the EEPROM write time            tion, writes the slave address byte (R/W = 1), reads
 (tW) after the STOP condition to write the contents of        data with ACK or NACK as applicable, and generates
 the page to EEPROM. During the EEPROM write time,             a STOP condition.
 the device does not acknowledge its slave address
 because it is busy. It is possible to take advantage                                 Memory Organization
 of that phenomenon by repeatedly addressing the
 device, which allows the next page to be written as         The following sections provide the device’s register
 soon as the device is ready to receive the data. The        definitions (see Figure 21 for the memory map). Each
 alternative to acknowledge polling is to wait for maxi-     register or row of registers has an access descriptor that
 mum period of tW to elapse before attempting to write       determines the password level required to read or write
 again to the device.                                        the memory. Level 2 password is intended for the mod-
                                                             ule manufacture access only; level 1 password allows
 EEPROM Write Cycles: When EEPROM writes occur,              another level of protection for items the end consumer
 the device writes the whole EEPROM memory page,             may wish to protect. Many registers are always readable,
 even if only a single byte on the page was modified.        but require password access to write. There are a few
 Writes that do not modify all 8 bytes on the page are       registers that cannot be read without password access.
 allowed and do not corrupt the remaining bytes of           The below access codes describe each mode used by
 memory on the same page. Because the whole page             the DS1886 with factory setting for the PW_ENA (A2h
 is written, bytes on the page that were not modified        Table 02h, Register C0h ) and PW_ENB (A2h Table 02h,
 during the transaction are still subject to a write cycle.  Register C1h) values set to factory settings.
 This can result in a whole page being worn out over
 time by writing a single byte repeatedly. Writing a page
 1 byte at a time wears the EEPROM out 8x faster than           ACCESS
                                                                               READ ACCESS               WRITE ACCESS
 writing the entire page at once. The device’s EEPROM            CODE
 write cycles are specified in the Nonvolatile Memory                        At least 1 byte/bit in the row/byte is different
 Characteristics table. The specification shown is at the         <0>        than the rest of the row/byte, so look at each
 worst-case temperature. It can handle approximately                              byte/bit separately for permissions.
 10x that many writes at room temperature. Writing to             <1>              Read all                  Write PW2
 SRAM-shadowed EEPROM memory with SEEB = 1
                                                                  <2>              Read all             Write not applicable
 does not count as a EEPROM write cycle when evaluat-
 ing the EEPROM’s estimated lifetime.                                                                     Write all, but the
                                                                                                          device hardware
 Reading a Single Byte from a Slave: Unlike the write             <3>              Read all
                                                                                                        also writes to these
 operation that uses the memory address byte to define
                                                                                                             bytes/bits
 where the data is to be written, the read operation
 occurs at the present value of the memory address                                                          Write PW2 +
                                                                  <4>             Read PW2
 counter. To read a single byte from the slave, the                                                          mode_bit
 master generates a START condition, writes the slave             <5>              Read all                   Write all
 address byte with R/W = 1, reads the data byte with a            <6>        Read not applicable              Write all
 NACK to indicate the end of the transfer, and gener-             <7>             Read PW1                   Write PW1
 ates a STOP condition.
                                                                  <8>             Read PW2                   Write PW2
 Manipulating the Address Counter for Reads: A                    <9>        Read not applicable             Write PW2
 dummy write cycle can be used to force the address
                                                                  <10>            Read PW2              Write not applicable
 pointer to a particular value. To do this, the master
                                                                  <11>             Read all                  Write PW1
 generates a START condition, writes the slave address
 byte (R/W = 0), writes the memory address where it
Maxim Integrated                                                                                                             38


                                                                                                                                                                                           DS1886
                                                                                                             SFP and PON ONU Controller
                                                                                                               with Digital LDD Interface
  I2C ADDRESS A0h                                     I2C ADDRESS A2h
  00h                                                00h
                                                             LOWER
                                                            MEMORY
                                                                                NOTE: ALARM ENABLE ROW CAN BE CONFIGURED TO EXIST AT TABLE 01h OR TABLE 05h USING MASK BIT
                                                                                      IN REGISTERS 89h, TABLE 02h.
                                                     PASSWORD ENTRY
                                                      (PWE) (4 BYTES)
                                                       TABLE SELECT
                    AUXILIARY DEVICE
                                                           BYTE 7Fh
                                       MAIN DEVICE
      EEPROM
    (256 BYTES)
                                                     80h                       80h                     80h                                        80h                  80h                     80h
                                                                                  TABLE 02h               TABLE 04h
                                                                                 NONLOOKUP                                                            TABLE 06h
                                                           TABLE 01h                                     MODULATION/
                                                                                TABLE CONTROL                                                     BIAS/SET_IBIAS LUT
                                                             EEPROM                                      TXCTRL5 LUT                                                         TABLE 08h               TABLE 09h
                                                                                     AND                                                               EEPROM
                                                           (120 BYTES)                                     EEPROM
                                                                                CONFIGURATION
                                                                                  REGISTERS                         A7h                                          A7h
                                                                         F7h                     E7h
                                                     F8h                       E0h                     F0h                F8h                     F0h                  F8h                     F8h
                                                             ALARM-                                       MOD MAX LUT                                BIAS MAX LUT
                                                                                                                                                                             BIASINC LUT
                                                           ENABLE ROW                3W CONFIG            MOD OFFSET/           TABLE 05h            BIAS OFFSET/                               DAC OFFSET LUT
                                                                                                                                                                             MODINC LUT
                                                            (8 BYTES)                                    SET_IMOD LUT                                   APC LUT
              FFh                                                     FFh                        FFh                FFh                     FFh                  FFh                     FFh                     FFh
Figure 21. Memory Organization
Maxim Integrated                                                                                                                                                                                                   39


                                                                                                                                      DS1886
                                                                   SFP and PON ONU Controller
                                                                              with Digital LDD Interface
                                                                                                                 Register Descriptions
The register maps show each byte/word (2 bytes) in terms of its row in the memory. The first byte in the row is located in
memory at the row address (hexadecimal) in the leftmost column. Each subsequent byte on the row is one/two memory
locations beyond the previous byte/word’s address. A total of 8 bytes are present on each row. For more information
about each of these bytes, see the corresponding register description.
                                                                                                      A2h Lower Memory Register Map
                                                                      LOWER MEMORY
  ROW                                    WORD 0                           WORD 1                            WORD 2                         WORD 3
              ROW NAME
 (HEX)                         BYTE 0/8          BYTE 1/9       BYTE 2/A         BYTE 3/B          BYTE 4/C         BYTE 5/D      BYTE 6/E        BYTE 7/F
   00      <1>THRESHOLD              TEMP ALARM HI                   TEMP ALARM LO                       TEMP WARN HI                  TEMP WARN LO
                          0
   08      <1>THRESHOLD               VCC ALARM HI                    VCC ALARM LO                        VCC WARN HI                   VCC WARN LO
                          1
   10      <1>THRESHOLD               TXB ALARM HI                    TXB ALARM LO                        TXB WARN HI                   TXB WARN LO
                          2
   18      <1>THRESHOLD               TXP ALARM HI                    TXP ALARM LO                        TXP WARN HI                   TXP WARN LO
                          3
   20      <1>THRESHOLD               RSSI ALARM HI                   RSSI ALARM LO                      RSSI WARN HI                  RSSI WARN LO
                          4
 28–37           EMPTY          EMPTY             EMPTY          EMPTY             EMPTY            EMPTY            EMPTY         EMPTY           EMPTY
 38–5F        <1>EEPROM            EE               EE             EE                EE               EE               EE            EE             EE
   60      <2>ADC  VALUES0             TEMP VALUE                        VCC VALUE                         TXB VALUE                     TXP VALUE
   68      <0>ADC  VALUES1            <2>RSSI VALUE                    <2>RESERVED                       <2>RESERVED             <0>STATUS      <3>UPDATE
   70      <5>ALARM/WARN        ALARM3            ALARM2        RESERVED         RESERVED           WARN3            WARN2       RESERVED        RESERVED
   78     <0> TABLE SELECT   <5>RESERVED       <5>RESERVED    <5>RESERVED      <6>PWE   MSW      <6>PWE MSW       <6>PWE  LSW   <6>PWE  LSW     <5>TBL SEL
                                                                                                               A2h Table 01h Register Map
                                                                        A2h TABLE 01h
  ROW                                    WORD 0                           WORD 1                           WORD 2                         WORD 3
              ROW NAME
 (HEX)                         BYTE 0/8          BYTE 1/9       BYTE 2/A         BYTE 3/B         BYTE 4/C         BYTE 5/D      BYTE 6/E        BYTE 7/F
 80–BF        <7>EEPROM            EE               EE             EE                EE              EE               EE            EE              EE
 C0–F7        <8>EEPROM            EE               EE             EE                EE              EE               EE            EE              EE
   F8    <8>ALARM     ENABLE  ALARM EN3         ALARM EN2       RESERVED        RESERVED          WARN EN3        WARN EN2      RESERVED        RESERVED
Note: The ALARM ENABLE bytes (Registers F8h–FFh) can be configured to exist in A2h Table 05h instead of here at A2h Table
01h with the MASK bit (A2h Table 02h, Register 89h). If the row is configured to exist in A2h Table 05, then these locations are EE
in A2h Table 01h.
The access codes represent the factory default values of PW_ENA (A2h Table 02h, Register C0h) and PW_ENB (A2h Table 02h,
Register C1h).
 ACCESS
                    <0>       <1>          <2>         <3>         <4>          <5>         <6>         <7>         <8>       <9>        <10>       <11>
   CODE
    Read
                               All          All          All       PW2           All        N/A        PW1          PW2       N/A         PW2         All
   Access       See each
                  bit/byte                            All and     PW2 +
    Write
                separately   PW2           N/A        device      mode           All         All       PW1          PW2       PW2         N/A        PW1
   Access
                                                    hardware        bit
Maxim Integrated                                                                                                                                          40


                                                                                                                                     DS1886
                                                                  SFP and PON ONU Controller
                                                                            with Digital LDD Interface
                                                                                                             A2h Table 02h Register Map
                                                                   A2h TABLE 02h (PW2)
 ROW                                   WORD 0                           WORD 1                            WORD 2                         WORD 3
             ROW NAME
 (HEX)                        BYTE 0/8          BYTE 1/9      BYTE 2/A         BYTE 3/B         BYTE 4/C         BYTE 5/D      BYTE 6/E           BYTE 7/F
   80       <0>CONFIG         <8>MODE          <4>TINDEX        <4>MODULATION    VALUE         RESERVED       <4>APC  VALUE        <4>SET_IBIAS  VALUE
                        0
   88       <8>CONFIG           DACFS            CNFGA          CNFGB            CNFGC         RESERVED           CNFGD         RSHIFT1           RSHIFT0
                        1
   90        <8>SCALE              XOVER COARSE                        VCC SCALE                        TXB SCALE                      TXP SCALE
                       0
   98        <8>SCALE              RSSI FINE SCALE                     RESERVED                    RSSI COARSE SCALE                    RESERVED
                       1
   A0        <8>OFFSET               XOVER FINE                       VCC OFFSET                       TXB OFFSET                      TXP OFFSET
                        0
   A8        <8>OFFSET            RSSI FINE OFFSET                     RESERVED                   RSSI COARSE OFFSET             INTERNAL TEMP OFFSET*
                        1
   B0      <9>PWD   VALUE             PW1 MSW                           PW1 LSW                          PW2 MSW                         PW2 LSW
   B8           EMPTY           EMPTY            EMPTY          EMPTY            EMPTY           EMPTY            EMPTY          EMPTY             EMPTY
   C0     <8>PWD   ENABLE      PW_ENA           PW_ENB        RESERVED         RESERVED        RESERVED         RESERVED       RESERVED         TBLSELPON
   C8       <0>MAXROW      <4>DAC  VALUE    <4>DAC   VALUE   <4>INCBYTE     <4>TXCTRL5 DPC    <4>IMODMAX       <4>IBIASMAX   <10>DEVICE   ID <10>DEVICE   VER
 D0–DF          EMPTY           EMPTY            EMPTY          EMPTY            EMPTY           EMPTY            EMPTY          EMPTY             EMPTY
   E0     <8>3W   CONFIG0     RXCTRL1           RXCTRL2        SETCML           SETLOSH         TXCTRL1          TXCTRL2        TXCTRL3           TXCTRL4
                                                                                                                                SET_LOS
   E8     <8>3W   CONFIG1 TXCTRL5 APC OL        TXCTRL6        TXCTRL7         RESERVED     SETLOSH_3945      SETLOSL_3945                         3WSET
                                                                                                                              TIMER_3945
   F0     <0>3W   CONFIG2    <8>3WCTRL        <8>ADDRESS      <8>WRITE         <10>READ       <10>TXSTAT2      <10>TXSTAT1   <10>DPCSTAT        <10>RXSTAT
   F8           EMPTY           EMPTY            EMPTY          EMPTY            EMPTY           EMPTY            EMPTY          EMPTY             EMPTY
*The final result must be XORed with BB40h before writing to this register.
**Do not write to this register.
The access codes represent the factory default values of PW_ENA (A2h Table 02h, Register C0h) and PW_ENB (A2h Table 02h,
Register C1h).
 ACCESS
                   <0>      <1>          <2>          <3>         <4>         <5>        <6>         <7>          <8>       <9>         <10>         <11>
   CODE
    Read
                              All         All           All      PW2           All       N/A         PW1          PW2       N/A         PW2           All
  Access       See each
                 bit/byte                            All and    PW2 +
    Write
               separately   PW2          N/A         device      mode          All        All        PW1          PW2       PW2          N/A         PW1
  Access
                                                   hardware        bit
Maxim Integrated                                                                                                                                          41


                                                                                                                                DS1886
                                                                 SFP and PON ONU Controller
                                                                          with Digital LDD Interface
                                                                                                         A2h Table 04h Register Map
                                                      A2h TABLE 04h (MODULATION OR TXCTRL5 LUT)
 ROW                                    WORD 0                         WORD 1                          WORD 2                       WORD 3
             ROW NAME
 (HEX)                         BYTE 0/8        BYTE 1/9       BYTE 2/A        BYTE 3/B        BYTE 4/C        BYTE 5/D     BYTE 6/E        BYTE 7/F
          <8>MODULATION/
 80–A7                                                                         SEE TABLE DESCRIPTION
              TXCTRL5
 A8–EF         EMPTY            EMPTY           EMPTY          EMPTY           EMPTY           EMPTY           EMPTY        EMPTY           EMPTY
   F0       <8>IMODMAX       MOD MAX LUT     MOD MAX LUT    MOD MAX LUT     MOD MAX LUT     MOD MAX LUT    MOD MAX LUT   MOD MAX LUT    MOD MAX LUT
          <8>MOD   OFFSET/
   F8                                                                          SEE TABLE DESCRIPTION
           SET_IMOD LUT
                                                                                                         A2h Table 05h Register Map
                                                                     A2h TABLE 05h
 ROW                                    WORD 0                         WORD 1                          WORD 2                       WORD 3
             ROW NAME
 (HEX)                         BYTE 0/8        BYTE 1/9       BYTE 2/A        BYTE 3/B        BYTE 4/C        BYTE 5/D     BYTE 6/E        BYTE 7/F
 80–F7         EMPTY            EMPTY           EMPTY          EMPTY           EMPTY           EMPTY           EMPTY        EMPTY           EMPTY
   F8    <8>ALARM   ENABLE    ALARM EN3       ALARM EN2       RESERVED        RESERVED        WARN EN3       WARN EN2      RESERVED       RESERVED
Note: A2h Table 05h is empty by default. It can be configured to contain the alarm and warning enable bytes from A2h Table 01h,
Registers F8h-FFh with the MASK bit enabled (A2h Table 02h, Register 89h). In this case A2h Table 01h will be empty.
                                                                                                         A2h Table 06h Register Map
                                                            A2h TABLE 06h (BIAS OR APC LUT)
 ROW                                    WORD 0                         WORD 1                          WORD 2                       WORD 3
             ROW NAME
 (HEX)                         BYTE 0/8        BYTE 1/9       BYTE 2/A        BYTE 3/B        BYTE 4/C        BYTE 5/D     BYTE 6/E        BYTE 7/F
 80–A7    <8>BIAS/APC LUT                                                      SEE TABLE DESCRIPTION
 A8–EF         EMPTY            EMPTY           EMPTY          EMPTY           EMPTY           EMPTY           EMPTY        EMPTY           EMPTY
   F0       <8>IBIASMAX      BIAS MAX LUT    BIAS MAX LUT   BIAS MAX LUT    BIAS MAX LUT    BIAS MAX LUT   BIAS MAX LUT  BIAS MAX LUT   BIAS MAX LUT
   F8  <8>BIAS/SET_IBIAS OFF                                                   SEE TABLE DESCRIPTION
The access codes represent the factory default values of PW_ENA (A2h Table 02h, Register C0h) and PW_ENB (A2h Table 02h,
Register C1h).
 ACCESS
                   <0>        <1>        <2>         <3>         <4>         <5>        <6>        <7>         <8>      <9>        <10>       <11>
   CODE
    Read
                               All        All          All       PW2          All       N/A        PW1         PW2      N/A        PW2         All
  Access       See each
                bit/byte                            All and     PW2 +
    Write
              separately     PW2         N/A        device      mode          All        All       PW1         PW2      PW2         N/A       PW1
  Access
                                                   hardware       bit
Maxim Integrated                                                                                                                                   42


                                                                                                                        DS1886
                                                            SFP and PON ONU Controller
                                                                    with Digital LDD Interface
                                                                                                   A2h Table 08h Register Map
                                                           A2h TABLE 08h (INC LUT)
 ROW                              WORD 0                         WORD 1                          WORD 2                     WORD 3
           ROW NAME
 (HEX)                   BYTE 0/8        BYTE 1/9       BYTE 2/A        BYTE 3/B        BYTE 4/C        BYTE 5/D   BYTE 6/E        BYTE 7/F
 80–F7        EMPTY       EMPTY           EMPTY           EMPTY           EMPTY           EMPTY          EMPTY       EMPTY          EMPTY
 F8–FF     <8>INCROW     INCBYTE         INCBYTE        INCBYTE         INCBYTE         INCBYTE         INCBYTE     INCBYTE        INCBYTE
                                                                                                   A2h Table 09h Register Map
                                                      A2h TABLE 09h (DAC OFFSET LUT)
 ROW                              WORD 0                         WORD 1                          WORD 2                     WORD 3
           ROW NAME
 (HEX)                   BYTE 0/8        BYTE 1/9       BYTE 2/A        BYTE 3/B        BYTE 4/C        BYTE 5/D   BYTE 6/E        BYTE 7/F
 80–F7        EMPTY       EMPTY           EMPTY           EMPTY           EMPTY           EMPTY          EMPTY       EMPTY          EMPTY
 F8–FF   <8>DAC  OFFSET  DACOFF          DACOFF          DACOFF          DACOFF          DACOFF         DACOFF      DACOFF         DACOFF
                                                                                        Auxiliary A0h Memory Register Map
                                                          AUXILIARY MEMORY (A0h)
  ROW                            WORD 0                          WORD 1                         WORD 2                      WORD 3
           ROW NAME
 (HEX)                   BYTE 0/8        BYTE 1/9       BYTE 2/A        BYTE 3/B        BYTE 4/C       BYTE 5/D    BYTE 6/E        BYTE 7/F
 00–7F     <5>AUX  EE        EE             EE             EE               EE             EE             EE          EE              EE
 80–FF     <5>AUX  EE        EE             EE             EE               EE             EE             EE          EE              EE
The access codes represent the factory default values of PW_ENA (A2h Table 02h, Register C0h) and PW_ENB (A2h Table 02h,
Register C1h).
 ACCESS
                 <0>    <1>        <2>         <3>          <4>       <5>          <6>        <7>        <8>     <9>       <10>       <11>
   CODE
   Read
                         All        All          All       PW2          All        N/A        PW1        PW2     N/A        PW2         All
  Access     See each
               bit/byte                       All and     PW2 +
   Write
             separately PW2        N/A        device       mode         All         All       PW1        PW2     PW2        N/A        PW1
  Access
                                            hardware         bit
Maxim Integrated                                                                                                                           43


                                                                                                              DS1886
                                                      SFP and PON ONU Controller
                                                            with Digital LDD Interface
                                                                    A2h Lower Memory Register Descriptions
A2h Lower Memory, Register 00h–01h: TEMP ALARM HI
A2h Lower Memory, Register 04h–05h: TEMP WARN HI
               FACTORY DEFAULT            7FFFh
               READ ACCESS                All
               WRITE ACCESS               PW2
               MEMORY TYPE                Nonvolatile (SEE)
   00h, 04h         S            26            25           24             23             22              21            20
   01h, 05h        2-1           2-2          2-3           2-4           2-5            2-6              2-7           2-8
                 BIT 7                                                                                                 BIT 0
               Temperature measurement updates above this two’s complement threshold set its corresponding alarm or
               warning bit. Temperature measurement updates equal to or below this threshold clear its alarm or warning bit.
A2h Lower Memory, Register 02h–03h: TEMP ALARM LO
A2h Lower Memory, Register 06h–07h: TEMP WARN LO
               FACTORY DEFAULT            8000h
               READ ACCESS                All
               WRITE ACCESS               PW2
               MEMORY TYPE                Nonvolatile (SEE)
   02h, 06h         S            26            25           24             23             22              21            20
   03h, 07h        2-1           2-2          2-3           2-4           2-5            2-6              2-7           2-8
                 BIT 7                                                                                                 BIT 0
               Temperature measurement updates below this two’s complement threshold set its corresponding alarm or
               warning bit. Temperature measurement updates equal to or above this threshold clear its alarm or warning bit.
Maxim Integrated                                                                                                               44


                                                                                                           DS1886
                                                      SFP and PON ONU Controller
                                                              with Digital LDD Interface
A2h Lower Memory, Register 08h–09h: VCC ALARM HI
A2h Lower Memory, Register 0Ch–0Dh: VCC WARN HI
A2h Lower Memory, Register 10h–11h: TXB ALARM HI
A2h Lower Memory, Register 14h–15h: TXB WARN HI
A2h Lower Memory, Register 18h–19h: TXP ALARM HI
A2h Lower Memory, Register 1Ch–1Dh: TXP WARN HI
A2h Lower Memory, Register 20h–21h: RSSI ALARM HI
A2h Lower Memory, Register 24h–25h: RSSI WARN HI
                 FACTORY DEFAULT          FFFFh
                 READ ACCESS              All
                 WRITE ACCESS             PW2
                 MEMORY TYPE              Nonvolatile (SEE)
    08h, 0Ch,
      10h,14h,
                     215         214           213             212            211           210         29             28
    18h, 1Ch,
      20h, 24h
    09h, 0Dh,
     11h, 15h,
                      27         26             25             24              23            22         21             20
    19h, 1Dh,
      21h, 25h
                    BIT 7                                                                                            BIT 0
                 Voltage measurement updates above this unsigned threshold set its corresponding alarm or warning bit.
                 Voltage measurements equal to or below this threshold clear its alarm or warning bit.
Maxim Integrated                                                                                                            45


                                                                                                           DS1886
                                                      SFP and PON ONU Controller
                                                              with Digital LDD Interface
A2h Lower Memory, Register 0Ah–0Bh: VCC ALARM LO
A2h Lower Memory, Register 0Eh–0Fh: VCC WARN LO
A2h Lower Memory, Register 12h–13h: TXB ALARM LO
A2h Lower Memory, Register 16h–17h: TXB WARN LO
A2h Lower Memory, Register 1Ah–1Bh: TXP ALARM LO
A2h Lower Memory, Register 1Eh–1Fh: TXP WARN LO
A2h Lower Memory, Register 22h–23h: RSSI ALARM LO
A2h Lower Memory, Register 26h–27h: RSSI WARN LO
                FACTORY DEFAULT            0000h
                READ ACCESS                All
                WRITE ACCESS               PW2
                MEMORY TYPE                Nonvolatile (SEE)
    0Ah, 0Eh,
    12h, 16h,
                    215         214            213            212             211             210       29             28
    1Ah, 1Eh,
     22h, 26h
    0Bh, 0Fh,
    13h, 17h,
                     27         26             25              24             23              22        21             20
    1Bh, 1Fh,
     23h, 27h
                   BIT 7                                                                                              BIT 0
                Voltage measurement updates below this unsigned threshold set its corresponding alarm or warning bit. Voltage
                measurements equal to or above this threshold clear its alarm or warning bit.
Maxim Integrated                                                                                                             46


                                                                                     DS1886
                                                        SFP and PON ONU Controller
                                                              with Digital LDD Interface
A2h Lower Memory, Register 28h–37h: EMPTY
                FACTORY DEFAULT
                READ ACCESS                  N/A
                WRITE ACCESS                 N/A
                MEMORY TYPE
                These registers are empty.
A2h Lower Memory, Register 38h–5Fh: EE
              FACTORY DEFAULT              00h
              READ ACCESS                  All
              WRITE ACCESS                 PW2
              MEMORY TYPE                  Nonvolatile (EE)
  38h–5Fh         EE             EE             EE          EE           EE  EE  EE      EE
                 BIT 7                                                                  BIT 0
              PW2 level access-controlled EEPROM.
A2h Lower Memory, Register 60h–61h: TEMP VALUE
              FACTORY DEFAULT              0000h
              READ ACCESS                  All
              WRITE ACCESS                 N/A
              MEMORY TYPE                  Volatile
       60h         S             26             25           24          23  22  21      20
       61h        2-1            2-2           2-3          2-4          2-5 2-6 2-7     2-8
                 BIT 7                                                                  BIT 0
              Signed two’s complement direct-to-temperature measurement.
Maxim Integrated                                                                                47


                                                                                DS1886
                                                       SFP and PON ONU Controller
                                                            with Digital LDD Interface
A2h Lower Memory, Register 62h–63h: VCC VALUE
A2h Lower Memory, Register 64h–65h: TXB VALUE
A2h Lower Memory, Register 66h–67h: TXP VALUE
A2h Lower Memory, Register 68h–69h: RSSI VALUE
              POWER-ON VALUE                 0000h
              READ ACCESS                    All
              WRITE ACCESS                   N/A
              MEMORY TYPE                    Volatile
  62h, 64h,
                   215             214           213       212   211   210   29     28
   66h, 68h
  63h, 65h,
                    27             26             25       24    23     22   21     20
   67h, 69h
                 BIT 7                                                             BIT 0
              Left-justified unsigned voltage measurement.
A2h Lower Memory, Register 6Ah–6Dh: RESERVED
              POWER-ON VALUE                 00h
              READ ACCESS                    N/A
              WRITE ACCESS                   N/A
              MEMORY TYPE
              These registers are reserved.
Maxim Integrated                                                                           48


                                                                                                               DS1886
                                                      SFP and PON ONU Controller
                                                              with Digital LDD Interface
A2h Lower Memory, Register 6Eh: STATUS
                POWER-ON VALUE            X0XX 0XXXb
                READ ACCESS               All
                WRITE ACCESS              See below description
                MEMORY TYPE               Volatile
 Write Access      N/A         All            N/A            All           All              N/A            N/A            N/A
          6Eh     TXDS        TXDC           TXFIS         RSELS       RESERVED          TXFOUTS           RXL           RDYB
                  BIT 7                                                                                                  BIT 0
                           TXDS: TXD status bit. Reflects the logic state of the TXD pin (read-only).
                  BIT 7    0 = TXD pin is logic-low.
                           1 = TXD pin is logic-high.
                           TXDC: TXD software control bit. This bit allows for software control that is identical to the TXD pin.
                           See the section on TXD for further information. Its value is wired-ORed with the logic value of the
                  BIT 6    TXD pin (writable by all users).
                           0 = (Default)
                           1 = Forces the device into a TXD state regardless of the value of the TXD pin.
                           TXFIS: Reflects the status of the TXF pin. The status will also include any inversion caused by the
                           INVTXFI bit (read-only).
                  BIT 5
                           0 = TXF pin is low (after any inversion caused by the INVTXFI bit).
                           1 = TXF pin is high (after any inversion caused by the INVTXFI bit).
                           RSELS: RSEL status bit. Reflects the logic state of the RSEL pin (read-only).
                  BIT 4    0 = RSEL pin is logic-low.
                           1 = RSEL pin is logic-high.
                  BIT 3    RESERVED
                           TXFOUTS: TXFOUT status. Indicates the state the open drain output is attempting to achieve.
                  BIT 2    0 = TXFOUT is pulling low.
                           1 = TXFOUT is high impedance.
                           RXL: Reflects the driven state of the LOS pin (read-only).
                  BIT 1    0 = LOS pin is driven low.
                           1 = LOS pin is pulled high.
                           RDYB: Ready bar.
                  BIT 0    0 = VCC is above POA.
                           1 = VCC is below POA and/or too low to communicate over the I2C bus.
Maxim Integrated                                                                                                                49


                                                                                                             DS1886
                                                      SFP and PON ONU Controller
                                                             with Digital LDD Interface
A2h Lower Memory, Register 6Fh: UPDATE
              POWER-ON VALUE           00h
              READ ACCESS              All
              WRITE ACCESS             All and DS1886 Hardware
              MEMORY TYPE              Volatile
       6Fh    TEMP RDY    VCC RDY       TXB RDY        TXP RDY      RSSI RDY        RSSIR        POW_LEV1           POW_LEV0
                 BIT 7                                                                                                BIT 0
                         Update of completed conversions. At power-on, these bits are cleared and are set as each conversion is
               BITS 7:3
                         completed. These bits can be cleared so that a completion of a new conversion is verified.
                         RSSIR: RSSI range. Reports the range used for conversion update of RSSI.
                 BIT 2   0 = Fine range is the reported value.
                         1 = Coarse range is the reported value.
                         POW_LEV[1:0]: Power level. These bits are active only when the DS1863_MODE bit in A2h Table 02h,
               BITS 1:0  Register 8Dh (CNFGD) is 0. These bits change the MAX3710 bits KRMD[2:1] to adjust the MD input
                         impedance. See the Power Leveling section for more details.
Maxim Integrated                                                                                                              50


                                                                                                         DS1886
                                                        SFP and PON ONU Controller
                                                               with Digital LDD Interface
A2h Lower Memory, Register 70h: ALARM3
         POWER-ON VALUE               10h
         READ ACCESS                  All
         WRITE ACCESS                 N/A
         MEMORY TYPE                  Volatile
  70h      TEMP HI      TEMP LO          VCC HI          VCC LO       TXB HI        TXB LO        TXP HI        TXP LO
             BIT 7                                                                                               BIT 0
                     TEMP HI: High alarm status for temperature measurement.
             BIT 7   0 = (Default) Last measurement was equal to or below threshold setting.
                     1 = Last measurement was above threshold setting.
                     TEMP LO: Low Alarm status for temperature measurement.
             BIT 6   0 = (Default) Last measurement was equal to or above threshold setting.
                     1 = Last measurement was below threshold setting.
                     VCC HI: High alarm status for VCC measurement.
             BIT 5   0 = (Default) Last measurement was equal to or below threshold setting
                     1 = Last measurement was above threshold setting.
                     VCC LO: Low alarm status for VCC measurement. This bit is set when the VCC supply is below the POA
                     trip point value. It clears itself when a VCC measurement is completed and the value is above the low
             BIT 4   threshold.
                     0 = Last measurement was equal to or above threshold setting.
                     1 = (Default) Last measurement was below threshold setting.
                     TXB HI: High alarm status for TXB measurement.
             BIT 3   0 = (Default) Last measurement was equal to or below threshold setting.
                     1 = Last measurement was above threshold setting.
                     TXB LO: Low alarm status for TXB measurement.
             BIT 2   0 = (Default) Last measurement was equal to or above threshold setting.
                     1 = Last measurement was below threshold setting.
                     TXP HI: High alarm status for TXP measurement.
             BIT 1   0 = (Default) Last measurement was equal to or below threshold setting.
                     1 = Last measurement was above threshold setting.
                     TXP LO: Low alarm status for TXP measurement.
             BIT 0   0 = (Default) Last measurement was equal to or above threshold setting.
                     1 = Last measurement was below threshold setting.
Maxim Integrated                                                                                                         51


                                                                                                              DS1886
                                                          SFP and PON ONU Controller
                                                                  with Digital LDD Interface
A2h Lower Memory, Register 71h: ALARM2
         POWER-ON VALUE              00h
         READ ACCESS                 All
         WRITE ACCESS                N/A
         MEMORY TYPE                 Volatile
  71h      RSSI HI       RSSI LO         RESERVED       RESERVED          RESERVED          IN1S     RESERVED         TXFINT
            BIT 7                                                                                                      BIT 0
                       RSSI HI: High alarm status for RSSI measurement. A TXD event does not clear this alarm.
            BIT 7      0 = (Default) Last measurement was equal to or below threshold setting.
                       1 = Last measurement was above threshold setting.
                       RSSI LO: Low alarm status for RSSI measurement. A TXD event does not clear this alarm.
            BIT 6      0 = (Default) Last measurement was equal to or above threshold setting.
                       1 = Last measurement was below threshold setting.
          BITS 5:3     RESERVED
                       IN1S: IN1 status bit. Reflects the logic state of the IN1 pin (read-only).
            BIT 2      0 = IN1 pin is logic-low.
                       1 = IN1 pin is logic-high.
            BIT 1      RESERVED
                       TXFINT: TXFOUT interrupt. This bit is the wired-ORed logic of all alarms and warnings wired-ANDed with
            BIT 0
                       their corresponding enable bits. The enable bits are found in A2h Table 01h/05h, Registers F8–FFh.
A2h Lower Memory, Register 72h–73h: RESERVED
         POWER-ON VALUE              00h
         READ ACCESS                 All
         WRITE ACCESS                N/A
         MEMORY TYPE
         These registers are reserved.
Maxim Integrated                                                                                                               52


                                                                                                         DS1886
                                                        SFP and PON ONU Controller
                                                               with Digital LDD Interface
A2h Lower Memory, Register 74h: WARN3
         POWER-ON VALUE               10h
         READ ACCESS                  All
         WRITE ACCESS                 N/A
         MEMORY TYPE                  Volatile
  74h      TEMP HI      TEMP LO          VCC HI          VCC LO       TXB HI        TXB LO        TXP HI        TXP LO
             BIT 7                                                                                               BIT 0
                     TEMP HI: High warning status for temperature measurement.
             BIT 7   0 = (Default) Last measurement was equal to or below threshold setting.
                     1 = Last measurement was above threshold setting.
                     TEMP LO: Low warning status for temperature measurement.
             BIT 6   0 = (Default) Last measurement was equal to or above threshold setting.
                     1 = Last measurement was below threshold setting.
                     VCC HI: High warning status for VCC measurement.
             BIT 5   0 = (Default) Last measurement was equal to or below threshold setting.
                     1 = Last measurement was above threshold setting.
                     VCC LO: Low warning status for VCC measurement. This bit is set when the VCC supply is below the POA
                     trip point value. It clears itself when a VCC measurement is completed and the value is above the low
             BIT 4   threshold.
                     0 = Last measurement was equal to or above threshold setting.
                     1 = (Default) Last measurement was below threshold setting.
                     TXB HI: High warning status for TXB measurement.
             BIT 3   0 = (Default) Last measurement was equal to or below threshold setting.
                     1 = Last measurement was above threshold setting.
                     TXB LO: Low warning status for TXB measurement.
             BIT 2   0 = (Default) Last measurement was equal to or above threshold setting.
                     1 = Last measurement was below threshold setting.
                     TXP HI: High warning status for TXP measurement.
             BIT 1   0 = (Default) Last measurement was equal to or below threshold setting.
                     1 = Last measurement was above threshold setting.
                     TXP LO: Low warning status for TXP measurement.
             BIT 0   0 = (Default) Last measurement was equal to or above threshold setting.
                     1 = Last measurement was below threshold setting.
Maxim Integrated                                                                                                         53


                                                                                                      DS1886
                                                        SFP and PON ONU Controller
                                                              with Digital LDD Interface
A2h Lower Memory, Register 75h: WARN2
         POWER-ON VALUE               00h
         READ ACCESS                  All
         WRITE ACCESS                 N/A
         MEMORY TYPE                  Volatile
  75h      RSSI HI       RSSI LO         RESERVED     RESERVED       RESERVED       RESERVED   RESERVED RESERVED
            BIT 7                                                                                         BIT 0
                       RSSI HI: High warning status for RSSI measurement.
            BIT 7      0 = (Default) Last measurement was equal to or below threshold setting.
                       1 = Last measurement was above threshold setting.
                       RSSI LO: Low warning status for RSSI measurement.
            BIT 6      0 = (Default) Last measurement was equal to or above threshold setting.
                       1 = Last measurement was below threshold setting.
          BITS 5:0     RESERVED
A2h Lower Memory, Register 76h–7Ah: RESERVED
         POWER-ON VALUE                00h
         READ ACCESS                   N/A
         WRITE ACCESS                  N/A
         MEMORY TYPE
         These registers are reserved.
Maxim Integrated                                                                                                  54


                                                                                                               DS1886
                                                           SFP and PON ONU Controller
                                                                    with Digital LDD Interface
A2h Lower Memory, Register 7Bh–7Eh: PASSWORD ENTRY (PWE)
         POWER-ON VALUE                    FFFF FFFFh
         READ ACCESS                       N/A
         WRITE ACCESS                      ALL
         MEMORY TYPE                       Volatile
  7Bh         231              230              229             228            227         226             225           224
  7Ch         223              222              221             220            219         218             217           216
  7Dh         215              214              213             212            211         210             29             28
  7Eh          27               26               25             24              23          22             21             20
             BIT 7                                                                                                      BIT 0
         There are two passwords for the DS1886. Each password is 4 bytes long. The lower level password (PW1) will have all the
         access of a normal user plus those made available with PW1. The higher level password (PW2) will have all of the access
         of PW1 plus those made available with PW2. The values of the passwords reside in EEPROM inside of PW2 memory. At
         power up, all PWE bits are set to 1. All reads at this location are 0.
A2h Lower Memory, Register 7Fh: TBL SEL
         POWER-ON VALUE                    TBLSELPON (A2h Table 02h, Register C7h).
         READ ACCESS                       All
         WRITE ACCESS                      All
         MEMORY TYPE                       Volatile
  7Fh         27                26               25              24             23          22              21            20
             BIT 7                                                                                                      BIT 0
         The upper memory tables of the DS1886 are accessible by writing the desired table value in this register. The power-on
         value of this register is defined by the value written to TBLSELPON (A2h Table 02, Register C7h).
Maxim Integrated                                                                                                                55


                                                                                                 DS1886
                                                    SFP and PON ONU Controller
                                                          with Digital LDD Interface
                                                                      A2h Table 01h Register Descriptions
A2h Table 05h can be configured to contain the alarm and warning enable bytes from A2h Table 01h, Registers F8h–
FFh with the MASK bit enabled (A2h Table 02h, Register 89h). In this case the corresponding bytes in A2h Table 01h
are empty.
A2h Table 01h, Register 80h–BFh: EEPROM
                POWER-ON VALUE           00h
                READ ACCESS              PW2 or (PW1 and RWTBL1A) or (PW1 and RTBL1A)
                WRITE ACCESS             PW2 or (PW1 and RWTBL1A)
                MEMORY TYPE              Nonvolatile (EE)
     80h–BFh        EE          EE            EE          EE          EE           EE         EE           EE
                   BIT 7                                                                                  BIT 0
                 EEPROM for PW1 and/or PW2 level access.
A2h Table 01h, Register C0h–F7h: EEPROM
                POWER-ON VALUE           00h
                READ ACCESS              PW2 or (PW1 and RWTBL1B) or (PW1 and RTBL1B)
                WRITE ACCESS             PW2 or (PW1 and RWTBL1B)
                MEMORY TYPE              Nonvolatile (EE)
     C0h–F7h        EE          EE            EE          EE          EE           EE         EE           EE
                   BIT 7                                                                                  BIT 0
                 EEPROM for PW1 and/or PW2 level access.
Maxim Integrated                                                                                                 56


                                                                                                          DS1886
                                                         SFP and PON ONU Controller
                                                                with Digital LDD Interface
A2h Table 01h, Register F8h: ALARM EN3
               POWER-ON VALUE                 00h
               READ ACCESS                    PW2 or (PW1 and RWTBL1C) or (PW1 and RTBL1C)
               WRITE ACCESS                   PW2 or (PW1 and RWTBL1C)
               MEMORY TYPE                    Nonvolatile (SEE)
         F8h     TEMP HI        TEMP LO         VCC HI        VCC LO       TXB HI       TXB LO       TXP HI       TXP LO
                  BIT 7                                                                                            BIT 0
               Layout is identical to ALARM3 in Lower Memory, Register 70h. Enables alarms to create TXFINT (Lower Memory,
               Register 71h) logic. The MASK bit (A2h Table 02h, Register 89h) determines whether this memory exists in A2h
               Table 01h or 05h. When in A2h Table 05h, this location at A2h Table 01h becomes EE.
                               TEMP HI:
                  BIT 7        0 = Disables interrupt from TEMP HI alarm.
                               1 = Enables interrupt from TEMP HI alarm.
                               TEMP LO:
                  BIT 6        0 = Disables interrupt from TEMP LO alarm.
                               1 = Enables interrupt from TEMP LO alarm.
                               VCC HI:
                  BIT 5        0 = Disables interrupt from VCC HI alarm.
                               1 = Enables interrupt from VCC HI alarm.
                               VCC LO:
                  BIT 4        0 = Disables interrupt from VCC LO alarm.
                               1 = Enables interrupt from VCC LO alarm.
                               TXB HI:
                  BIT 3        0 = Disables interrupt from TXB HI alarm.
                               1 = Enables interrupt from TXB HI alarm.
                               TXB LO:
                  BIT 2        0 = Disables interrupt from TXB LO alarm.
                               1 = Enables interrupt from TXB LO alarm.
                               TXP HI:
                  BIT 1        0 = Disables interrupt from TXP HI alarm.
                               1 = Enables interrupt from TXP HI alarm.
                               TXP LO:
                  BIT 0        0 = Disables interrupt from TXP LO alarm.
                               1 = Enables interrupt from TXP LO alarm.
Maxim Integrated                                                                                                           57


                                                                                                           DS1886
                                                         SFP and PON ONU Controller
                                                                with Digital LDD Interface
A2h Table 01h, Register F9h: ALARM EN2
           POWER-ON VALUE         00h
           READ ACCESS            PW2 or (PW1 and RWTBL1C) or (PW1 and RTBL1C)
           WRITE ACCESS           PW2 or (PW1 and RWTBL1C)
           MEMORY TYPE            Nonvolatile (SEE)
    F9h      RSSI HI        RSSI LO       RESERVED       RESERVED       RESERVED         IN1EN      RESERVED      RESERVED
               BIT 7                                                                                                 BIT 0
           Layout is identical to ALARM2 in Lower Memory, Register 71h. Enables alarms to create TXFINT (Lower Memory,
           Register 71h) logic. The MASK bit (A2h Table 02h, Register 89h) determines whether this memory exists in A2h Table
           01h or 05h. When in A2h Table 05h, this location at A2h Table 01h becomes EE.
                          RSSI HI:
               BIT 7      0 = Disables interrupt from RSSI HI alarm.
                          1 = Enables interrupt from RSSI HI alarm.
                          RSSI LO:
               BIT 6      0 = Disables interrupt from RSSI LO alarm.
                          1 = Enables interrupt from RSSI LO alarm.
             BITS 5:3     RESERVED
                          IN1EN
               BIT 2      0 = Disable interrupt due to IN1 input pin.
                          1 = Enable interrupt due to IN1 input pin.
               BIT 0      RESERVED
A2h Table 01h, Register FAh–FBh: RESERVED
           POWER-ON VALUE         00h
           READ ACCESS            N/A
           WRITE ACCESS           N/A
           MEMORY TYPE            Nonvolatile (SEE)
           These registers are reserved. When in A2h Table 05h, this location at A2h Table 01h becomes EE.
Maxim Integrated                                                                                                             58


                                                                                                           DS1886
                                                         SFP and PON ONU Controller
                                                                with Digital LDD Interface
A2h Table 01h, Register FCh: WARN EN3
               POWER-ON VALUE                 00h
               READ ACCESS                    PW2 or (PW1 and RWTBL1C) or (PW1 and RTBL1C)
               WRITE ACCESS                   PW2 or (PW1 and RWTBL1C)
               MEMORY TYPE                    Nonvolatile (SEE)
         FCh     TEMP HI        TEMP LO         VCC HI        VCC LO        TXB HI      TXB LO        TXP HI       TXP LO
                  BIT 7                                                                                             BIT 0
               Layout is identical to WARN3 in Lower Memory, Register 74h. Enables warnings to create TXFINT (Lower Memory,
               Register 71h) logic. The MASK bit (A2h Table 02h, Register 89h) determines whether this memory exists in A2h
               Table 01h or 05h. When in A2h Table 05h, this location at A2h Table 01h becomes EE.
                               TEMP HI:
                  BIT 7        0 = Disables interrupt from TEMP HI warning.
                               1 = Enables interrupt from TEMP HI warning.
                               TEMP LO:
                  BIT 6        0 = Disables interrupt from TEMP LO warning.
                               1 = Enables interrupt from TEMP LO warning.
                               VCC HI:
                  BIT 5        0 = Disables interrupt from VCC HI warning.
                               1 = Enables interrupt from VCC HI warning.
                               VCC LO:
                  BIT 4        0 = Disables interrupt from VCC LO warning.
                               1 = Enables interrupt from VCC LO warning.
                               TXB HI:
                  BIT 3        0 = Disables interrupt from TXB HI warning.
                               1 = Enables interrupt from TXB HI warning.
                               TXB LO:
                  BIT 2        0 = Disables interrupt from TXB LO warning.
                               1 = Enables interrupt from TXB LO warning.
                               TXP HI:
                  BIT 1        0 = Disables interrupt from TXP HI warning.
                               1 = Enables interrupt from TXP HI warning.
                               TXP LO:
                  BIT 0        0 = Disables interrupt from TXP LO warning.
                               1 = Enables interrupt from TXP LO warning.
Maxim Integrated                                                                                                            59


                                                                                                           DS1886
                                                        SFP and PON ONU Controller
                                                                with Digital LDD Interface
A2h Table 01h, Register FDh: WARN EN2
           POWER-ON VALUE         00h
           READ ACCESS            PW2 or (PW1 and RWTBL1C) or (PW1 and RTBL1C)
           WRITE ACCESS           PW2 or (PW1 and RWTBL1C)
           MEMORY TYPE            Nonvolatile (SEE)
    FDh      RSSI HI        RSSI LO       RESERVED       RESERVED      RESERVED     RESERVED       RESERVED       RESERVED
               BIT 7                                                                                                 BIT 0
           Layout is identical to WARN2 in Lower Memory, Register 75h. Enables warnings to create TXFINT (Lower Memory,
           Register 71h) logic. The MASK bit (A2h Table 02h, Register 89h) determines whether this memory exists in A2h Table
           01h or 05h. When in A2h Table 05h, this location at A2h Table 01h becomes EE.
                          RSSI HI:
               BIT 7      0 = Disables interrupt from RSSI HI warning.
                          1 = Enables interrupt from RSSI HI warning.
                          RSSI LO:
               BIT 6      0 = Disables interrupt from RSSI LO warning.
                          1 = Enables interrupt from RSSI LO warning.
             BITS 5:0     RESERVED
A2h Table 01h, Register FEh–FFh: RESERVED OR EE
           POWER-ON VALUE         00h
           READ ACCESS            N/A
           WRITE ACCESS           N/A
           MEMORY TYPE            Nonvolatile (SEE)
           These registers are reserved.
Maxim Integrated                                                                                                             60


                                                                                                                    DS1886
                                                           SFP and PON ONU Controller
                                                                    with Digital LDD Interface
                                                                                   A2h Table 02h Register Descriptions
A2h Table 02h, Register 80h: MODE
       POWER-ON VALUE            7Fh
       READ ACCESS               PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
       WRITE ACCESS              PW2 or (PW1 and RWTBL246)
       MEMORY TYPE               Volatile
                         INCROW         TXCTRL5 LUT         BIAS LUT                         MOD LUT         APC LUT        DAC LUT
 80h       SEEB                                                                AEN
                          LUT EN             EN                 EN                               EN             EN             EN
           BIT 7                                                                                                              BIT 0
                 SEEB:
                 0 = (Default) Enables EEPROM writes to SEE bytes.
        BIT 7    1 = Disables EEPROM writes to SEE bytes during configuration, so that the configuration of the part is not delayed
                 by the EE cycle time. Once the values are known, write this bit to a 0 and write the SEE locations again for data
                 to be written to the EEPROM.
                 INCROW LUT EN:
                 0 = INCROW register is controlled by the user. The INCROW register value is written with the use of the 3-wire
        BIT 6    interface. This allows users to interactively test their modules by writing the INCROW register value. In APC loop
                 mode, only BIASINC[3:0] is updated. In DPC loop mode, both BIASINC[3:0] and MODINC[3:0] are updated.
                 1 = (Default) Enables auto control for the INCROW register.
                 TXCTRL5 LUT EN:
        BIT 5    0 = TXCTRL5 DPC register is writable by the user and the LUT recalls are disabled.
                 1 = (Default) Enables auto control of the LUT for TXCTRL5.
                 BIAS LUT EN:
                 0 = SET_IBIAS and IBIASMAX registers are controlled by the user. The SET_IBIAS and IBIASMAX value is
        BIT 4    written with the use of the 3-wire interface. This allows the user to interactively test their modules by directly
                 controlling the SET_IBIAS and IBIASMAX.
                 1 = (Default) Enables LUT control of the SET_IBIAS and IBIASMAX.
                 AEN:
                 0 = The temperature-calculated index value TINDEX is writable by the user and the updates of calculated
                 indexes are disabled. This allows users to interactively test their modules by controlling the indexing for the
        BIT 3
                 look up tables. The recalled values from the LUTs appear in the DAC registers after the next completion of a
                 temperature conversion.
                 1 = (Default) The internal temperature sensor determines the value of TINDEX
                 MOD LUT EN:
                 0 = MODULATION VALUE and IMODMAX registers are controlled by the user. The MODULATION VALUE and
        BIT 2    IMODMAX values are written with the use of the 3-wire interface. This allows users to interactively test their
                 modules by directly controlling the MODULATION VALUE and IMODMAX.
                 1 = (Default) Enables LUT control of MODULATION VALUE and IMODMAX.
                 APC LUT EN:
                 0 = APC VALUE register is controlled by the user. The APC VALUE value is written with the use of the 3-wire
        BIT 1
                 interface. This allows users to interactively test their modules by directly controlling the APC VALUE register.
                 1 = (Default) Enables LUT control of APC VALUE.
                 DAC LUT EN: See the Delta-Sigma Output and Reference section for details.
                 0 = DAC VALUE is writable by the user and the DAC formula calculation disabled. This allows users to
        BIT 0    interactively test their modules by writing the values for DAC. The output is updated with the new value at the
                 end of the write cycle. The I2C STOP condition is the end of the write cycle.
                 1 = (Default) Enables auto control of the LUT for DAC VALUE.
Maxim Integrated                                                                                                                      61


                                                                                                              DS1886
                                                         SFP and PON ONU Controller
                                                                 with Digital LDD Interface
A2h Table 02h, Register 81h: Temperature Index (TINDEX)
           FACTORY DEFAULT                    00h
           READ ACCESS                        PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
           WRITE ACCESS                       (PW2 and AEN = 0) or (PW1 and RWTBL246 and AEN = 0)
           MEMORY TYPE                        Volatile
     81h        27                26               25           24            23           22             21           20
              BIT 7                                                                                                   BIT 0
           Holds the calculated index based on the temperature measurement. This index is used for the address during lookup
           of Tables 04h, 06h, and 08h. Temperature measurements below -40NC or above +102NC are clamped to 80h and
           C7h, respectively. The calculation of TINDEX is as follows:
                                                                Temp_Value + 40°C
                                          =           TINDEX                      + 80h
                                                                       2°C
           For the temperature-indexed LUTs, the index used during the lookup function for each table is as follows:
           A2h Table 04h
                                  1     TINDEX6       TINDEX5      TINDEX4     TINDEX3     TINDEX2       TINDEX1     TINDEX0
           (MOD)
           A2h Table 06h
                                  1         0         TINDEX6      TINDEX5     TINDEX4     TINDEX3       TINDEX2     TINDEX1
           (APC)
A2h Table 02h, Register 82h–83h: MODULATION VALUE
           FACTORY DEFAULT                    0000h
           READ ACCESS                        PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
           WRITE ACCESS                       (PW2 and MOD LUT EN = 0) or (PW1 and RWTBL246 and MOD LUT EN = 0)
           MEMORY TYPE                        Volatile
     82h         0                 0               0             0            0            0               0           28
     83h        27                26               25           24            23           22             21           20
              BIT 7                                                                                                   BIT 0
           The digital value used for MOD and recalled from A2h Table 04h at the adjusted memory address found in TINDEX.
           This register is updated at the end of the temperature conversion.
A2h Table 02h, Register 84h: RESERVED
           FACTORY DEFAULT                    00h
           READ ACCESS                        N/A
           WRITE ACCESS                       N/A
           MEMORY TYPE                        Nonvolatile (SEE)
           This register is reserved.
Maxim Integrated                                                                                                              62


                                                                                                                  DS1886
                                                          SFP and PON ONU Controller
                                                                    with Digital LDD Interface
A2h Table 02h, Register 85h: APC VALUE
                 FACTORY DEFAULT               0000h
                 READ ACCESS                   PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                  (PW2 and APC LUT EN = 0) or (PW1 and RWTBL246 and APC LUT EN = 0)
                 MEMORY TYPE                   Volatile
          85h          27            26             25              24           23            22              21              20
                     BIT 7                                                                                                    BIT 0
                 The digital value used for APC and recalled from A2h Table 06h in the APC and dual-closed-loop mode at the
                 adjusted memory address found in TINDEX. This register is updated at the end of the temperature conversion.
A2h Table 02h, Register 86h–87h: SET_IBIAS VALUE
                 FACTORY DEFAULT               0000h
                 READ ACCESS                   PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                  (PW2 and APC LUT EN = 0) or (PW1 and RWTBL246 and APC LUT EN = 0)
                 MEMORY TYPE                   Volatile
          86h          0             0              0                0            0             0              29              28
          87h          27            26             25              24           23            22              21              20
                     BIT 7                                                                                                    BIT 0
                 The digital value used for BIAS and recalled from A2h Table 06h in the open-loop mode at the adjusted memory
                 address found in TINDEX. This register is updated at the end of the temperature conversion.
A2h Table 02h, Register 88h: DACFS
                 FACTORY DEFAULT               FFh
                 READ ACCESS                   PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                  PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                   Nonvolatile (SEE)
          88h          29            28             27              26           25            24              23              22
                     BIT 7                                                                                                    BIT 0
                 DACFS sets the slope of the DAC’s temperature compensation. In conjunction with DAC OFFSET and TINDEX,
                 this allows the DAC to create an output that is linearly dependent on temperature. For further details see the Delta-
                 Sigma Output and Reference section.
Maxim Integrated                                                                                                                     63


                                                                                                        DS1886
                                                      SFP and PON ONU Controller
                                                              with Digital LDD Interface
A2h Table 02h, Register 89h: CNFGA
               FACTORY DEFAULT            82h
               READ ACCESS                PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
               WRITE ACCESS               PW2 or (PW1 and RWTBL246)
               MEMORY TYPE                Nonvolatile (SEE)
        89h      LOSC      RESERVED        INV LOS      RESERVED        MASK       RESERVED   BURST_MODE         INVTXFI
                  BIT 7                                                                                            BIT 0
                          LOSC: Enables LOSOUT due to input pin LOS.
                  BIT 7   0 = LOSOUT is affected by the LOS input.
                          1 = LOSOUT is not affected by changed in the LOS input.
                  BIT 6   RESERVED
                          INV LOS: Inverts the buffered input pin LOS to output pin LOSOUT.
                  BIT 5   0 = Noninverted LOS to LOSOUT pin.
                          1 = Inverted LOS to LOSOUT pin.
                  BIT 4   RESERVED
                          MASK:
                          0 = Alarm enable row exists at A2h Table 01h, Registers F8h–FFh. A2h Table 05h, Registers F8h–
                  BIT 3   FFh are empty.
                          1 = Alarm enable row exists at A2h Table 05h, Registers F8h–FFh. A2h Table 01h, Registers F8h–
                          FFh are empty.
                  BIT 2   RESERVED
                          BURST_MODE:
                          0 = TXP is derived from the TXMON input.
                  BIT 1
                          1 = TXP is calculated from MD0 and MD1, which are read from the MAX3710 through the 3-wire
                          interface.
                          INVTXFI: Allow for inversion of signal driven by TXF input pin.
                  BIT 0   0 = (Default) TXF signal is not inverted.
                          1 = TXF signal is inverted.
Maxim Integrated                                                                                                          64


                                                                                                    DS1886
                                                      SFP and PON ONU Controller
                                                               with Digital LDD Interface
A2h Table 02h, Register 8Ah: CNFGB
             FACTORY DEFAULT                    40h
             READ ACCESS                        PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
             WRITE ACCESS                       PW2 or (PW1 and RWTBL246)
             MEMORY TYPE                        Nonvolatile (SEE)
      8Ah     RESERVED  BIASMOD_RSTEN           RESERVED       RESERVED     RESERVED     ALATCH RESERVED    WLATCH
                 BIT 7                                                                                        BIT 0
                 BIT 7  RESERVED
                        BIASMOD_RSTEN:
                        0 = BIASREG and MODREG when set to 0 do not cause a restart.
                 BIT 6
                        1 = (Default) When BIASREG = 0 or MODREG = 0 in the MAX3710, the TXCTRL6 restart and soft_
                        restart bits are set to 1.
               BITS 5:3 RESERVED
                        ALATCH: ADC alarm’s comparison LATCH. A2h Table 01h, Registers 70h–71h.
                 BIT 2  0 = ADC alarm and flags reflect the status of the last comparison.
                        1 = ADC alarm flags remain set.
                 BIT 1  RESERVED
                        WLATCH: ADC warning’s comparison LATCH. A2h Table 01h, Registers 74h–75h.
                 BIT 0  0 = ADC warning flags reflect the status of the last comparison.
                        1 = ADC warning flags remain set.
Maxim Integrated                                                                                                     65


                                                                                                                 DS1886
                                                           SFP and PON ONU Controller
                                                                   with Digital LDD Interface
A2h Table 02h, Register 8Bh: CNFGC
              FACTORY DEFAULT                10h
              READ ACCESS                    PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
              WRITE ACCESS                   PW2 or (PW1 and RWTBL246)
              MEMORY TYPE                    Nonvolatile (SEE)
       8Bh     XOVEREN        RESERVED        TXDM3        BIASMODOVFL_FLT          TXDFLT       TXDIO      RSSI_FC      RSSI_FF
                 BIT 7                                                                                                    BIT 0
                              XOVEREN: Enables RSSI conversion to use the XOVER (A2h Table 02h, Register 90h–91h) value
                              during RSSI conversions.
                 BIT 7
                              0 = Uses hysteresis for linear RSSI measurements.
                              1 = XOVER value is enabled for nonlinear RSSI measurements.
                 BIT 6        RESERVED
                              TXDM3: Enables TXD to reset alarms and warnings associated to RSSI during a TXD event.
                 BIT 5        0 = TXD event has no affect on the RSSI alarms and warnings.
                              1 = RSSI alarms and warnings are reset during a TXD event.
                              BIASMODOVFL_FLT:
                              0 = IBIASOVFL and IMODOVFL bits in the DPCSTAT register in the MAX3710 have no affect on
                 BIT 4        TXFOUT.
                              1 = IBIASOVFL or IMODOVFL bits when set to 1 in the DPCSTAT register in the MAX3710 cause the
                              TXFOUT pin to be set to 1.
                              TXDFLT: See Figure 10.
                 BIT 3        0 = TXF pin has no affect on TXDOUT.
                              1 = TXF pin is enabled and ORed with other possible signals to create TXDOUT.
                              TXDIO: See Figure 10.
                 BIT 2        0 = (Default) TXD input signal is enabled and ORed with other possible signals to create TXDOUT.
                              1 = TXD input signal has no affect on TXDOUT.
                              RSSI_FC and RSSI_FF: RSSI force coarse and RSSI force fine. Control bits for RSSI mode of
                              operation on the RSSI conversion.
                              00b = (Default) Normal RSSI mode of operation.
                BITS 1:0
                              01b = The fine settings of scale and offset are used for RSSI conversions.
                              10b = The coarse settings of scale and offset are used for RSSI conversions.
                              11b = Normal RSSI mode of operation.
A2h Table 02h, Register 8Ch: RESERVED
              POWER-ON VALUE                  00h
              READ ACCESS                     N/A
              WRITE ACCESS                    N/A
              MEMORY TYPE
              This register is reserved.
Maxim Integrated                                                                                                                 66


                                                                                                                   DS1886
                                                            SFP and PON ONU Controller
                                                                  with Digital LDD Interface
A2h Table 02h, Register 8Dh: CNFGD
             FACTORY DEFAULT               00h
             READ ACCESS                   PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
             WRITE ACCESS                  PW2 or (PW1 and RWTBL246)
             MEMORY TYPE                   Nonvolatile (SEE)
      8Dh    INV_DAC       RESERVED         RESERVED        RESERVED    DS1863_MODE                    POW_LEV_DS1863
               BIT 7                                                                                                         BIT 0
                           INV_DAC:
               BIT 7       0 = DAC output is inverted.
                           1 = DAC output is not inverted.
              BITS 6:4     RESERVED
                           DS1863_MODE:
                           0 = Normal operation. Power leveling defined in A2h Lower Memory, Register 6Fh.
               BIT 3
                           1 = DS1863 mode. This mode is usually used for systems upgrading from the DS1863. In this mode,
                           KRMD[2:0] in the MAX3710 is directly written to by the POW_LEV_DS1863 bits.
                                           POW_LEV_DS1863[2:0]                                    POWER LEVEL (dB)
                                                      000                                                    0
                                                      001                                                    0
                                                      010                                                    0
              BITS 2:0                                011                                                    -3
                                                      100                                                    -3
                                                      101                                                    -3
                                                      110                                                    -6
                                                      111                                                    -6
A2h Table 02h, Register 8Eh: RIGHT-SHIFT1 (RSHIFT1)
             FACTORY DEFAULT                  00h
             READ ACCESS                      PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
             WRITE ACCESS                     PW2 or (PW1 and RWTBL246)
             MEMORY TYPE                      Nonvolatile (SEE)
      8Eh    RESERVED           TXB2              TXB1          TXB0       RESERVED          TXP2             TXP1          TXP0
                 BIT 7                                                                                                      BIT 0
             Allows for right-shifting the final answer of TXB and TXP voltage measurements. This allows for scaling the
             measurements to the smallest full-scale voltage and then right-shifting the final result so the reading is weighted to
             the correct LSB.
Maxim Integrated                                                                                                                    67


                                                                                                                   DS1886
                                                            SFP and PON ONU Controller
                                                                    with Digital LDD Interface
A2h Table 02h, Register 8Fh: RIGHT-SHIFT0 (RSHIFT0)
              FACTORY DEFAULT                   30h
              READ ACCESS                       PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
              WRITE ACCESS                      PW2 or (PW1 and RWTBL246)
              MEMORY TYPE                       Nonvolatile (SEE)
       8Fh     RESERVED           RSSIF2           RSSIF1       RSSIF0       RESERVED         RSSIC2          RSSIC1        RSSIC0
                  BIT 7                                                                                                      BIT 0
              Allows for right-shifting the final answer of RSSI fine and coarse voltage measurements. This allows for scaling the
              measurements to the smallest full-scale voltage and then right-shifting the final result so the reading is weighted to
              the correct LSB.
A2h Table 02h, Register 90h–91h: XOVER COARSE
              FACTORY DEFAULT                   0000h
              READ ACCESS                       PW2 or (PW1 and RWTBL2) or (PW1 and RTBL2)
              WRITE ACCESS                      PW2 or (PW1 and RWTBL2)
              MEMORY TYPE                       Nonvolatile (SEE)
       90h         215               214            213            212           211             210            29            28
       91h         27                 26             25             24            23             22             21             0
                  BIT 7                                                                                                      BIT 0
              Defines the crossover value for RSSI measurements of nonlinear inputs when XOVEREN is set to a 1 (A2h Table
              02h, Register 8Bh). RSSI coarse conversion results (before right-shifting) less than this register are clamped to the
              value of this register.
Maxim Integrated                                                                                                                    68


                                                                                                                 DS1886
                                                            SFP and PON ONU Controller
                                                                    with Digital LDD Interface
A2h Table 02h, Register 92h–93h: VCC SCALE
A2h Table 02h, Register 94h–95h: TXB SCALE
A2h Table 02h, Register 96h–97h: TXP SCALE
A2h Table 02h, Register 98h–99h: RSSI FINE SCALE
A2h Table 02h, Register 9Ah–9Bh: RESERVED
A2h Table 02h, Register 9Ch–9Dh: RSSI COARSE SCALE
                FACTORY CALIBRATED
                READ ACCESS                     PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                WRITE ACCESS                    PW2 or (PW1 and RWTBL246)
                MEMORY TYPE                     Nonvolatile (SEE)
    92h, 94h,
    96h, 98h,        215             214            213              212        211            210            29           28
         9Ch
    93h, 95h,
    97h, 99h,         27             26              25              24          23             22            21           20
         9Dh
                    BIT 7                                                                                                 BIT 0
                 Controls the scaling or gain of the full-scale voltage measurements. The factory-calibrated value produces a full-
                 scale voltage of 6.5536V for VCC; 2.5V for TXB, TXP, and MON4; and 0.3125V for RSSI fine.
A2h Table 02h, Register 9Eh–9Fh: RESERVED
                FACTORY DEFAULT                00h
                READ ACCESS                    N/A
                WRITE ACCESS                   N/A
                MEMORY TYPE                    Nonvolatile (SEE)
                These registers are reserved.
Maxim Integrated                                                                                                                  69


                                                                                                                     DS1886
                                                            SFP and PON ONU Controller
                                                                   with Digital LDD Interface
A2h Table 02h, Register A0h–A1h: XOVER FINE
                FACTORY DEFAULT                  FFFFh
                READ ACCESS                      PW2 or (PW1 and RWTBL2) or (PW1 and RTBL2)
                WRITE ACCESS                     PW2 or (PW1 and RWTBL2)
                MEMORY TYPE                      Nonvolatile (SEE)
         A0h          215            214             213           212           211             210              29            28
         A1h          27              26              25            24            23              22              21             0
                     BIT 7                                                                                                     BIT 0
                 Defines the crossover value for RSSI measurements of nonlinear inputs when XOVEREN is set to 1 (A2h Table
                 02h, Register 8Bh). RSSI fine conversion results (before right-shifting) greater than this register require a RSSI
                 coarse conversion.
A2h Table 02h, Register A2h–A3h: VCC OFFSET
A2h Table 02h, Register A4h–A5h: TXB OFFSET
A2h Table 02h, Register A6h–A7h: TXP OFFSET
A2h Table 02h, Register A8h–A9h: RSSI FINE OFFSET
A2h Table 02h, Register AAh–ABh: RESERVED
A2h Table 02h, Register ACh–ADh: RSSI COARSE OFFSET
                 FACTORY DEFAULT                 00h
                 READ ACCESS                     PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                    PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                     Nonvolatile (SEE)
   A2h, A4h,
   A6h, A8h,           S             215             214           213           212             211             210            29
         ACh
   A3h, A5h,
   A7h, A9h,          28             27              26            25            24               23             22             21
         ADh
                     BIT 7                                                                                                     BIT 0
                 Allows for offset control of these voltage measurements if desired. This number is two’s complement.
Maxim Integrated                                                                                                                      70


                                                                                                                    DS1886
                                                            SFP and PON ONU Controller
                                                                    with Digital LDD Interface
A2h Table 02h, Register AEh–AFh: INTERNAL TEMP OFFSET
                FACTORY CALIBRATED
                READ ACCESS                       PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                WRITE ACCESS                      PW2 or (PW1 and RWTBL246)
                MEMORY TYPE                       Nonvolatile (SEE)
         AEh           S               28              27             26             25            24            23         22
          AFh          21              20             2-1            2-2            2-3            2-4          2-5        2-6
                     BIT 7                                                                                                BIT 0
                 Allows for offset control of temp measurement if desired. The final result must be XORed with BB40h before writing
                 to this register. Factory calibration contains the desired value for a reading in degrees Celsius.
A2h Table 02h, Register B0h–B3h: PW1
                FACTORY DEFAULT                  FFFF FFFFh
                READ ACCESS                      N/A
                WRITE ACCESS                     PW2 or (PW1 and WPW1)
                MEMORY TYPE                      Nonvolatile (SEE)
          B0h         231             230            229            228            227            226           225        224
          B1h         223             222            221            220            219            218           217        216
          B2h         215             214            213            212            211            210           29         28
          B3h         27              26              25             24             23             22           21         20
                     BIT 7                                                                                                BIT 0
                 The PWE value is compared against the value written to this location to enable PW1 access. At power-on, the
                 PWE value is set to all ones. Thus, writing these bytes to all ones grants PW1 access on power-on without writing
                 the password entry. All reads of this register are 00h.
Maxim Integrated                                                                                                                  71


                                                                                                                DS1886
                                                           SFP and PON ONU Controller
                                                                   with Digital LDD Interface
A2h Table 02h, Register B4h–B7h: PW2
                FACTORY DEFAULT                FFFF FFFFh
                READ ACCESS                    N/A
                WRITE ACCESS                   PW2
                MEMORY TYPE                    Nonvolatile (SEE)
          B4h        231              230           229            228            227          226          225           224
          B5h        223              222           221            220            219          218          217           216
          B6h        215              214           213            212            211          210          29             28
          B7h        27               26             25            24              23          22           21             20
                    BIT 7                                                                                                BIT 0
                 The PWE value is compared against the value written to this location to enable PW2 access. At power-on, the PWE
                 value is set to all ones. Thus, writing these bytes to all ones grants PW2 access on power-on without writing the
                 password entry. All reads of this register are 00h.
A2h Table 02h, Register B8h–BFh: EMPTY
                FACTORY DEFAULT
                READ ACCESS                    N/A
                WRITE ACCESS                   N/A
                MEMORY TYPE
                These registers are empty.
Maxim Integrated                                                                                                                 72


                                                                                                        DS1886
                                                     SFP and PON ONU Controller
                                                           with Digital LDD Interface
A2h Table 02h, Register C0h: PW_ENA
              FACTORY DEFAULT            10h
              READ ACCESS                PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
              WRITE ACCESS               PW2 or (PW1 and RWTBL246)
              MEMORY TYPE                Nonvolatile (SEE)
                                                                                     WA2
       C0h     RWTBL89     RWTBL1C        RWTBL2        RWTBL1A        RWTBL1B                    WAUXA          WAUXB
                                                                                    LOWER
                 BIT 7                                                                                            BIT 0
                         RWTBL89: Tables 08h–09h.
                 BIT 7   0 = (Default) read and write access for PW2 only.
                         1 = Read and write access for both PW1 and PW2.
                         RWTBL1C: A2h Table 01h or 05h bytes F8–FFh. Table address is dependent on MASK bit (A2h
                         Table 02h, Register 89h).
                 BIT 6
                         0 = (Default) read and write access for PW2 only.
                         1 = Read and write access for both PW1 and PW2.
                         RWTBL2: Table 02h except for PW1 value locations (A2h Table 02h, Registers B0h–B3h).
                 BIT 5   0 = (Default) read and write access for PW2 only.
                         1 = Read and write access for both PW1 and PW2.
                         RWTBL1A: Read and write A2h Table 01h, Registers 80h–BFh.
                 BIT 4   0 = Read and write access for PW2 only.
                         1 = (Default) read and write access for both PW1 and PW2.
                         RWTBL1B: Read and write A2h Table 01h, Registers C0h–F7h.
                 BIT 3   0 = (Default) read and write access for PW2 only.
                         1 = Read and write access for both PW1 and PW2.
                         WA2 LOWER: Write lower memory bytes 00h–5Fh in main memory. All users can read this area.
                 BIT 2   0 = (Default) Write access for PW2 only.
                         1 = Write access for both PW1 and PW2.
                         WAUXA: Write auxiliary memory, Registers 00h–7Fh. All users can read this area (see also A2h
                         Table 02h, Register C1h, PW_ENB).
                 BIT 1
                         0 = (Default) Write access for PW2 only.
                         1 = Write access for both PW1 and PW2.
                         WAUXB: Write auxiliary memory, Registers 80h–FFh. All users can read this area (see also A2h
                         Table 02h, Register C1h, PW_ENB).
                 BIT 0
                         0 = (Default) Write access for PW2 only.
                         1 = Write access for both PW1 and PW2.
Maxim Integrated                                                                                                         73


                                                                                                         DS1886
                                                       SFP and PON ONU Controller
                                                             with Digital LDD Interface
A2h Table 02h, Register C1h: PW_ENB
               FACTORY DEFAULT             03h
               READ ACCESS                 PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
               WRITE ACCESS                PW2 or (PW1 and RWTBL246)
               MEMORY TYPE                 Nonvolatile (SEE)
        C1h     RWTBL46      RTBL1C          RTBL2        RTBL1A        RTBL1B      WPW1        WAUXAU          WAUXBU
                  BIT 7                                                                                            BIT 0
                           RWTBL46: Read and write Tables 04h and 06h.
                  BIT 7    0 = (Default) Read and write access for PW2 only.
                           1 = Read and write access for both PW1 and PW2.
                           RTBL1C: Read A2h Table 01h or A2h Table 05h, Registers F8h–FFh. Table address is dependent
                           on the MASK bit (A2h Table 02h, Register 89h).
                  BIT 6
                           0 = (Default) Read access for PW2 only.
                           1 = Read access for both PW1 and PW2.
                           RTBL2: Read A2h Table 02h except for PW1 value locations (A2h Table 02h, Registers B0h–B3h).
                  BIT 5    0 = (Default) Read access for PW2 only.
                           1 = Read access for both PW1 and PW2.
                           RTBL1A: Read A2h Table 01h, Registers 80h–BFh.
                  BIT 4    0 = (Default) read access for PW2 only.
                           1 = Read access for both PW1 and PW2.
                           RTBL1B: Read A2h Table 01h, Registers C0h-F7h.
                  BIT 3    0 = (Default) read access for PW2 only.
                           1 = Read access for both PW1 and PW2.
                           WPW1: Write register PW1 (A2h Table 02h, Registers B0h–B3h). For security purposes these
                           registers are not readable.
                  BIT 2
                           0 = (Default) Write access for PW2 only.
                           1 = Write access for both PW1 and PW2.
                           WAUXAU: Write auxiliary memory, Registers 00h–7Fh. All users can read this area (see also A2h
                           Table 02h, Register C0h, PW_ENA).
                  BIT 1
                           0 = Write access for PW2 only.
                           1 = (Default) Write access for user, PW1, and PW2.
                           WAUXBU: Write auxiliary memory, Registers 80h–FFh. All users can read this area (see also A2h
                           Table 02h, Register C0h, PW_ENA)
                  BIT 0
                           0 = Write access for PW2 only.
                           1 = (Default) Write access for user, PW1, and PW2.
Maxim Integrated                                                                                                           74


                                                                                                             DS1886
                                                           SFP and PON ONU Controller
                                                                  with Digital LDD Interface
A2h Table 02h, Register C2h–C6h: RESERVED
                FACTORY DEFAULT                 00h
                READ ACCESS                     N/A
                WRITE ACCESS                    N/A
                MEMORY TYPE                     Nonvolatile (SEE)
                These registers are reserved.
A2h Table 02h, Register C7h: TBLSELPON
                 FACTORY DEFAULT                00h
                 READ ACCESS                    PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                   PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                    Nonvolatile (SEE)
          C7h        27              26              25           24            23           22           21         20
                    BIT 7                                                                                          BIT 0
                 Chooses the initial value for the TBL SEL byte (Lower Memory, Register 7Fh) at power-on.
A2h Table 02h, Register C8h–C9h: DAC VALUE
                 FACTORY DEFAULT                 0000h
                 READ ACCESS                     PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                    (PW2 and BIAS LUT EN = 0) or (PW1 and RWTBL246 and BIAS LUT EN = 0)
                 MEMORY TYPE                     Volatile
          C8h         0               0               0            0            0             0           29         28
          C9h        27               26              25          24            23           22           21         20
                    BIT 7                                                                                          BIT 0
                 Value written to DAC when DAC_EN = 0, or calculated using the formula stated in the Delta-Sigma Output and
                 Reference section.
Maxim Integrated                                                                                                           75


                                                                                                             DS1886
                                                       SFP and PON ONU Controller
                                                               with Digital LDD Interface
A2h Table 02h, Register CAh: INCBYTE
                 FACTORY DEFAULT              00h
                 READ ACCESS                  PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                 (PW2 and BIAS LUT EN = 0) or (PW1 and RWTBL246 and BIAS LUT EN = 0)
                 MEMORY TYPE                  Volatile
         CAh          23              22           21           20           23              22           21         20
                    BIT 7                                                                                          BIT 0
                 7:4: Value written to MAX3710 BIASINC[3:0] from LUT. This must be set to 0 in open-loop mode.
                 3:0: Value written to MAX3710 MODINC[3:0] from LUT. This must be set to 0 in open-loop mode and APC mode.
A2h Table 02h, Register CBh: TXCTRL5 DPC
                 FACTORY DEFAULT              00h
                 READ ACCESS                  PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                 (PW2 and APC LUT EN = 0) or (PW1 and RWTBL246 and APC LUT EN = 0)
                 MEMORY TYPE                  Volatile
         CBh          27              26           25           24           23              22           21         20
                    BIT 7                                                                                          BIT 0
                 Value written to MAX3710 TXCTRL5 from the TXCTRL5 LUT. The TXCTRL5 LUT is only active during the dual
                 closed loop mode. For open loop and APC loop mode, see Register E8h.
A2h Table 02h, Register CCh: IMODMAX
                 FACTORY DEFAULT             00h
                 READ ACCESS                 PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                 Volatile
         CCh          28              27          26            25           24              23           22         21
                    BIT 7                                                                                          BIT 0
                 Value written to MAX3710 IMODMAX from the MOD MAX LUT.
Maxim Integrated                                                                                                          76


                                                                                              DS1886
                                                      SFP and PON ONU Controller
                                                              with Digital LDD Interface
A2h Table 02h, Register CDh: IBIASMAX
                 FACTORY DEFAULT             00h
                 READ ACCESS                 PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                 Volatile
         CDh         29             28            27           26         25          24   23     22
                    BIT 7                                                                        BIT 0
                 Value written to MAX3710 IBIASMAX from the BIAS MAX LUT.
A2h Table 02h, Register CEh: DEVICE ID
                 FACTORY DEFAULT             86h
                 READ ACCESS                 PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                N/A
                 MEMORY TYPE                 ROM
          CEh         1              0             0            0          0          1    0       0
                    BIT 7                                                                        BIT 0
                 Hardwired connections to show the device ID.
A2h Table 02h, Register CFh: DEVICE VER
                 FACTORY DEFAULT             DEVICE VERSION
                 READ ACCESS                 PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                N/A
                 MEMORY TYPE                 ROM
          CFh                                                 DEVICE VERSION
                    BIT 7                                                                        BIT 0
                 Hardwired connections to show the device version.
Maxim Integrated                                                                                        77


                                                                                                                    DS1886
                                                           SFP and PON ONU Controller
                                                                  with Digital LDD Interface
A2h Table 02h, Register D0h–DFh: EMPTY
                FACTORY DEFAULT                 00h
                READ ACCESS                     N/A
                WRITE ACCESS                    N/A
                MEMORY TYPE                     None
                 These registers do not exist.
A2h Table 02h, Register E0h: RXCTRL1
                 FACTORY DEFAULT                00h
                 READ ACCESS                    PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                   PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                    Nonvolatile (SEE)
          E0h         27              26             25             24            23             22              21           20
                     BIT 7                                                                                                   BIT 0
                 A 3-wire slave register. After either VCC exceeds POA (after a POR event), a Maxim laser driver TX_POR bit is
                 set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver
                 through the 3-wire interface.
A2h Table 02h, Register E1h: RXCTRL2
                 FACTORY DEFAULT                00h
                 READ ACCESS                    PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                   PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                    Nonvolatile (SEE)
          E1h         27              26             25             24            23             22              21           20
                     BIT 7                                                                                                   BIT 0
                 A 3-wire slave register. After either VCC exceeds POA (after a POR event), a Maxim laser driver TX_POR bit is
                 set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver
                 through the 3-wire interface.
Maxim Integrated                                                                                                                     78


                                                                                                                      DS1886
                                                             SFP and PON ONU Controller
                                                                     with Digital LDD Interface
A2h Table 02h, Register E2h: SETCML
                 FACTORY DEFAULT                00h
                 READ ACCESS                    PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                   PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                    Nonvolatile (SEE)
          E2h         27              26              25              24            23              22             21           20
                     BIT 7                                                                                                    BIT 0
                 A 3-wire slave register. After either VCC exceeds POA (after a POR event), a Maxim laser driver TX_POR bit is
                 set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver
                 through the 3-wire interface.
A2h Table 02h, Register E3h: SETLOSH
                 FACTORY DEFAULT                00h
                 READ ACCESS                    PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                   PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                    Nonvolatile (SEE)
          E3h         27              26              25              24            23              22             21           20
                     BIT 7                                                                                                    BIT 0
                 A 3-wire slave register. Only written if SETLOSCTL is 1. If SETLOSCTL is 0, then SETLOSL register is used. After either
                 VCC exceeds POA (after a POR event), a Maxim laser driver TX_POR bit is set high (visible in 3-wire TXSTAT1 bit 7),
                 or on a rising edge of TXD, this value is written to a Maxim laser driver through the 3-wire interface.
A2h Table 02h, Register E4h: TXCTRL1
                 FACTORY DEFAULT                00h
                 READ ACCESS                    PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                   PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                    Nonvolatile (SEE)
          E4h         27              26              25              24            23              22             21           20
                     BIT 7                                                                                                    BIT 0
                 A 3-wire slave register. After either VCC exceeds POA (after a POR event), a Maxim laser driver TX_POR bit is
                 set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver
                 through the 3-wire interface.
Maxim Integrated                                                                                                                       79


                                                                                                                    DS1886
                                                           SFP and PON ONU Controller
                                                                   with Digital LDD Interface
A2h Table 02h, Register E5h: TXCTRL2
                 FACTORY DEFAULT                00h
                 READ ACCESS                    PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                   PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                    Nonvolatile (SEE)
          E5h         27              26             25             24            23             22              21           20
                     BIT 7                                                                                                   BIT 0
                 A 3-wire slave register. After either VCC exceeds POA (after a POR event), a Maxim laser driver TX_POR bit is
                 set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver
                 through the 3-wire interface.
A2h Table 02h, Register E6h: TXCTRL3
               FACTORY DEFAULT                00h
               READ ACCESS                    PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
               WRITE ACCESS                   PW2 or (PW1 and RWTBL246)
               MEMORY TYPE                    Nonvolatile (SEE)
         E6h         27              26           25             24           23                POW_LEV_INIT                   20
                   BIT 7                                                                                                     BIT 0
               A 3-wire slave register. After either VCC exceeds POA (after a POR event), a Maxim laser driver TX_POR bit is
               set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver
               through the 3-wire interface. For bits 2:1, see the POW_LEV[1:0] bits in A2h Lower Memory, Register 6Fh and
               Table 11a and Table 11b.
A2h Table 02h, Register E7h: TXCTRL4
                 FACTORY DEFAULT                00h
                 READ ACCESS                    PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                   PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                    Nonvolatile (SEE)
          E7h         27              26             25             24            23             22              21           20
                     BIT 7                                                                                                   BIT 0
                 A 3-wire slave register. After either VCC exceeds POA (after a POR event), a Maxim laser driver TX_POR bit is
                 set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver
                 through the 3-wire interface.
Maxim Integrated                                                                                                                     80


                                                                                                                    DS1886
                                                           SFP and PON ONU Controller
                                                                   with Digital LDD Interface
A2h Table 02h, Register E8h: TXCTRL5 APC OL
                 FACTORY DEFAULT                00h
                 READ ACCESS                    PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                   PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                    Nonvolatile (SEE)
          E8h         27              26             25              24             23           22              21           20
                     BIT 7                                                                                                   BIT 0
                 A 3-wire slave register. After either VCC exceeds POA (after a POR event), a Maxim laser driver TX_POR bit is
                 set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver
                 through the 3-wire interface. This register is active only during the open loop and APC loop modes. See Register
                 CBh for TXCTRL5 access during the dual closed-loop mode.
A2h Table 02h, Register E9h: TXCTRL6
                 FACTORY DEFAULT                00h
                 READ ACCESS                    PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                   PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                    Nonvolatile (SEE)
          E9h         27              26             25              24             23           22              21           20
                     BIT 7                                                                                                   BIT 0
                 A 3-wire slave register. After either VCC exceeds POA (after a POR event), a Maxim laser driver TX_POR bit is
                 set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver
                 through the 3-wire interface.
A2h Table 02h, Register EAh: TXCTRL7
                 FACTORY DEFAULT                00h
                 READ ACCESS                    PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                   PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                    Nonvolatile (SEE)
         EAh          27              26             25              24             23           22              21           20
                     BIT 7                                                                                                   BIT 0
                 A 3-wire slave register. After either VCC exceeds POA (after a POR event), a Maxim laser driver TX_POR bit is
                 set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver
                 through the 3-wire interface.
Maxim Integrated                                                                                                                     81


                                                                                                                        DS1886
                                                            SFP and PON ONU Controller
                                                                     with Digital LDD Interface
A2h Table 02h, Register EBh: RESERVED
                FACTORY DEFAULT                  00h
                READ ACCESS                      N/A
                WRITE ACCESS                     N/A
                MEMORY TYPE                      Nonvolatile (SEE)
                This register is reserved.
A2h Table 02h, Register ECh: SETLOSH_3945
                 FACTORY DEFAULT                 00h
                 READ ACCESS                     PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                    PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                     Nonvolatile (SEE)
         ECh           27               26            25               24            23               22            21            20
                     BIT 7                                                                                                       BIT 0
A2h Table 02h, Register EDh: SETLOSL_3945
                 FACTORY DEFAULT                 00h
                 READ ACCESS                     PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                    PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                     Nonvolatile (SEE)
         EDh           27               26            25               24            23               22            21            20
                     BIT 7                                                                                                       BIT 0
                 A 3-wire slave register. Only written if SETLOSCTL is 0. If SETLOSCTL is 1, then the SETLOSH register is used. After
                 either VCC exceeds POA (after a POR event), a Maxim laser driver TX_POR bit is set high (visible in 3-wire TXSTAT1
                 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver through the 3-wire interface.
Maxim Integrated                                                                                                                        82


                                                                                                                     DS1886
                                                             SFP and PON ONU Controller
                                                                     with Digital LDD Interface
A2h Table 02h, Register EEh: SETLOSTIMER_3945
              FACTORY DEFAULT                00h
              READ ACCESS                    PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
              WRITE ACCESS                   PW2 or (PW1 and RWTBL246)
              MEMORY TYPE                    Nonvolatile (SEE)
       EEh         27              26              25              24            23             22              21               20
                  BIT 7                                                                                                       BIT 0
              A 3-wire slave register. After either VCC exceeds POA (after a POR event), a Maxim laser driver TX_POR bit is set
              high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver through
              the 3-wire interface.
A2h Table 02h, Register EFh: 3WSET
             FACTORY DEFAULT                60h
             READ ACCESS                    PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
             WRITE ACCESS                   PW2 or (PW1 and RWTBL246)
             MEMORY TYPE                    Nonvolatile (SEE)
       EFh    TEMP_UPD         EN_3945       RSTRT_3710         RESERVED     RESERVED       RESERVED         RESERVED      RESERVED
                 BIT 7                                                                                                         BIT 0
                               TEMP_UPD:
                               0 = Default 3-wire operation.
                 BIT 7
                               1 = All the control registers (from Register 0Eh–E8h and Register EAh) are written every temperature
                               conversion.
                               EN_3945:
                               0 = Bytes associated with the MAX3945 are not sent on the 3-wire bus.
                 BIT 6
                               1 = Bytes associated with the MAX3945 are transmitted on the 3-wire bus on power-up (after VCC
                               crosses the VCC LO alarm).
                               RSTRT_3710:
                               0 = TXINLOS (TXSTAT1 register) does not affect system restart.
                 BIT 5
                               1 = When TXINLOS (TXSTAT1 register) is set, Register E9h (TXCTRL6) is written to MAX3710
                               periodically every tRR.
                BITS 4:0       RESERVED
Maxim Integrated                                                                                                                       83


                                                                                                                     DS1886
                                                           SFP and PON ONU Controller
                                                                   with Digital LDD Interface
A2h Table 02h, Register F0h: 3WCTRL
         FACTORY DEFAULT                    00h
         READ ACCESS                        PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
         WRITE ACCESS                       PW2 or (PW1 and RWTBL246)
         MEMORY TYPE                        Volatile
  F0h     RESERVED          RESERVED         RESERVED         RESERVED          RESERVED         3WMAN_3945         3WRW   3WDIS
             BIT 7                                                                                                          BIT 0
           BITS 7:3       RESERVED
             BIT 2        3WMAN_3945: When this bit is set when 3WRW is set, only the MAX3945 is written using CSELOUT2.
                          3WRW: Initiates a 3-wire read or write operation. The write command uses the memory address found
                          in the 3-wire ADDRESS register (A2h Table 02h, Register F1h) and the data from the 3-wire WRITE
                          register (A2h Table 02h, Register F2h). The read command uses the memory address found in the
             BIT 1        3-wire ADDRESS register (A2h Table 02h, Register F1h). The address determines whether a read or
                          write operation is to be performed. This bit clears itself at the completion of the operation.
                          0 = (Default) Reads back as 0 when the read or write operation is completed.
                          1 = Initiates a 3-wire read or write operation.
                          3WDIS: Disables all automatic communication across the 3-wire interface. This includes all updates
                          from the LUTs, the APC loop, and status registers updates. The only 3-wire communication is with the
             BIT 0        manual mode of operation.
                          0 = (Default) Automatic communication is enabled.
                          1 = Disables automatic communication.
A2h Table 02h, Register F1h: ADDRESS
         FACTORY DEFAULT                    00h
         READ ACCESS                        PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
         WRITE ACCESS                       PW2 or (PW1 and RWTBL246)
         MEMORY TYPE                        Nonvolatile (SEE)
  F1h         27               26              25               24             23              22               21         20
             BIT 7                                                                                                        BIT 0
         This byte is used during manual 3-wire communication. When a manual read or write is initiated, this register contains the
         address for the operation.
Maxim Integrated                                                                                                                  84


                                                                                                                 DS1886
                                                          SFP and PON ONU Controller
                                                                 with Digital LDD Interface
A2h Table 02h, Register F2h: WRITE
                 FACTORY DEFAULT               00h
                 READ ACCESS                   PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                  PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                   Nonvolatile (SEE)
          F2h          27           26              25            24            23             22             21             20
                     BIT 7                                                                                                 BIT 0
                 This byte is used during manual 3-wire communication. When a manual write is initiated, this register contains the
                 address for the operation.
A2h Table 02h, Register F3h: READ
                 FACTORY DEFAULT               00h
                 READ ACCESS                   PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                  N/A
                 MEMORY TYPE                   Volatile
          F3h          27            26             25            24            23             22             21             20
                     BIT 7                                                                                                 BIT 0
                 This byte is used during maunual 3-wire communication. When a manual read is initiated, the return data is stored
                 in this register.
A2h Table 02h, Register F4h: TXSTAT2
                 FACTORY DEFAULT               00h
                 READ ACCESS                   PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                  N/A
                 MEMORY TYPE                   Nonvolatile (SEE)
          F4h          27           26              25            24            23             22             21             20
                     BIT 7                                                                                                 BIT 0
                 A 3-wire slave register. This value is read from a Maxim laser driver with the 3-wire interface every tRR (see the
                 Analog Voltage Monitoring Characteristics table).
Maxim Integrated                                                                                                                  85


                                                                                                                 DS1886
                                                          SFP and PON ONU Controller
                                                                 with Digital LDD Interface
A2h Table 02h, Register F5h: TXSTAT1
                 FACTORY DEFAULT               00h
                 READ ACCESS                   PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                  N/A
                 MEMORY TYPE                   Nonvolatile (SEE)
          F5h        27             26              25            24            23             22             21             20
                    BIT 7                                                                                                  BIT 0
                 A 3-wire slave register. This value is read from a Maxim laser driver with the 3-wire interface every tRR (see the
                 Analog Voltage Monitoring Characteristics table).
A2h Table 02h, Register F6h: DPCSTAT
                 FACTORY DEFAULT               00h
                 READ ACCESS                   PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                  N/A
                 MEMORY TYPE                   Nonvolatile (SEE)
          F6h        27             26              25            24            23             22             21             20
                    BIT 7                                                                                                  BIT 0
                 A 3-wire slave register. This value is read from a Maxim laser driver with the 3-wire interface every tRR (see the
                 Analog Voltage Monitoring Characteristics table).
A2h Table 02h, Register F7h: RXSTAT
                 FACTORY DEFAULT               00h
                 READ ACCESS                   PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                  N/A
                 MEMORY TYPE                   Nonvolatile (SEE)
          F7h        27             26              25            24            23             22             21             20
                    BIT 7                                                                                                  BIT 0
                 A 3-wire slave register. This value is read from a Maxim laser driver with the 3-wire interface every tRR (see the
                 Analog Voltage Monitoring Characteristics table).
A2h Table 02h, Register F8h–FFh: RESERVED
                FACTORY DEFAULT                00h
                READ ACCESS                    N/A
                WRITE ACCESS                   N/A
                MEMORY TYPE                    Nonvolatile (SEE)
                These registers are reserved.
Maxim Integrated                                                                                                                  86


                                                                                                                    DS1886
                                                             SFP and PON ONU Controller
                                                                    with Digital LDD Interface
                                                                                 A2h Table 04h Register Descriptions
A2h Table 04h, Register 80h–A7h: MODULATION or TXCTRL5 LUT
                 FACTORY DEFAULT                 00h
                 READ ACCESS                     PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                    PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                     Nonvolatile (EE)
                 Open Loop and APC Loop (Modulation), Dual Closed Loop (TXCTRL5)
     80h–A7h          27              26               25            24           23              22             21            20
                 The digital value for the modulation DAC output or TXCTRL5 register in MAX3710. The MODULATION LUT is a set
                 of registers assigned to hold the temperature profile for the MODULATION register. The temperature measurement
                 is used to index the LUT (TINDEX, A2h Table 02h, Register 81h) in 2NC increments from -40NC to +102NC, starting
                 at 80h. Values recalled from this EEPROM memory table are written into the MODULATION VALUE register (A2h
                 Table 02h, Register 82h–83h) location, which holds the value until the next temperature conversion. The part can
                 be placed into a manual mode (MOD LUT EN bit, A2h Table 02h, Register 80h), where MODULATION register is
                 directly controlled for calibration. If the temperature compensation functionality is not required, then program the
                 entire table to the desired modulation setting. See the BIAS, MODULATION, SET_2XAPC, TXCTRL5 LUTs section for
                 more details. The MODULATION VALUE written to the register is determined as follows:
                                          MODULATION VALUE = MODULATION LUT + 4 x MOD OFFSET LUT
A2h Table 04h, Register A8h–EFh: EMPTY
                FACTORY DEFAULT
                READ ACCESS                      N/A
                WRITE ACCESS                     N/A
                MEMORY TYPE
                These registers are empty.
A2h Table 04h, Register F0h–F7h: MOD MAX LUT
                 FACTORY DEFAULT                 00h
                 READ ACCESS                     PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                    PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                     Nonvolatile (EE)
     F0h–F7h          28              27               26            25           24              23             22            21
                     BIT 7                                                                                                    BIT 0
Maxim Integrated                                                                                                                     87


                                                                                                               DS1886
                                                          SFP and PON ONU Controller
                                                                 with Digital LDD Interface
A2h Table 04h, Register F8h–FFh: MOD OFFSET or SET_IMOD LUT
                 FACTORY DEFAULT               00h
                 READ ACCESS                   PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                  PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                   Nonvolatile (EE)
                 Open Loop, APC Loop, and Dual Closed Loop (SET_IMOD)
     F8h–FFh          29               28           27             26             25           24           23            22
                    BIT 7                                                                                                BIT 0
                                                                                 A2h Table 06h Register Descriptions
A2h Table 06h, Register 80h–A7h: BIAS or SET_IBIAS
                 FACTORY DEFAULT               00h
                 READ ACCESS                   PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS                  PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE                   Nonvolatile (EE)
                 Open Loop
     80h–A7h          27               26           25             24             23           22           21            20
                 APC Loop and Dual Closed Loop
     80h–A7h          29               28           27             26             25           24           23            22
                    BIT 7                                                                                                BIT 0
                 The BIAS LUT is a set of registers assigned to hold the temperature profile for the BIAS reference DAC. The
                 temperature measurement is used to index the LUT (TINDEX, A2h Table 02h, Register 81h) in 2NC increments.
                 Values recalled from this EEPROM memory table are written into the BIAS or SET_IBIAS location, which holds the
                 value until the next temperature conversion. The part can be placed into a manual mode, where BIAS or SET_IBIAS
                 can be directly controlled for calibration. If TE temperature compensation is not required by the application,
                 program the entire LUT to the desired BIAS value.
Maxim Integrated                                                                                                                88


                                                                                            DS1886
                                                      SFP and PON ONU Controller
                                                            with Digital LDD Interface
A2h Table 06h, Register A8h–EFh: EMPTY
                FACTORY DEFAULT
                READ ACCESS                N/A
                WRITE ACCESS               N/A
                MEMORY TYPE
                These registers are empty.
A2h Table 06h, Register F0h–F7h: BIAS MAX LUT
                 FACTORY DEFAULT           00h
                 READ ACCESS               PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS              PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE               Nonvolatile (EE)
     F0h–F7h         29             28         27           26           25         24   23     22
                   BIT 7                                                                       BIT 0
A2h Table 06h, Register F8h–FFh: BIAS OFFSET or APC LUT
                 FACTORY DEFAULT           00h
                 READ ACCESS               PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
                 WRITE ACCESS              PW2 or (PW1 and RWTBL246)
                 MEMORY TYPE               Nonvolatile (EE)
                 Open Loop
     F8h–FFh         29             28         27           26           25         24   23     22
                 APC Loop and Dual Closed Loop (APC)
     F8h–FFh         27             26         25           24           23         22   21     20
                   BIT 7                                                                       BIT 0
Maxim Integrated                                                                                      89


                                                                                                                DS1886
                                                          SFP and PON ONU Controller
                                                               with Digital LDD Interface
                                                                              A2h Table 08h Register Descriptions
A2h Table 08h, Register 80h–F7h: EMPTY
                FACTORY DEFAULT
                READ ACCESS                   N/A
                WRITE ACCESS                  N/A
                MEMORY TYPE
                These registers are empty.
A2h Table 08h, Register F8h–FFh: INCBYTE
                 FACTORY DEFAULT              00h
                 READ ACCESS                  PW2 or (PW1 and RWTBL78) or (PW1 and RTBL78)
                 WRITE ACCESS                 PW2 or (PW1 and RWTBL78)
                 MEMORY TYPE                  Nonvolatile (EE)
     F8h–FFh          27             26            25           24              23            22             21            20
                     BIT 7                                                                                                BIT 0
                 Bits 7:4 update the upper nibble of the INCBYTE register (Table 02h, Register CAh). Bits 3:0 update the lower
                 nibble of the INCBYTE register. See the INCBYTE register descriptions for more details.
                                                                              A2h Table 09h Register Descriptions
A2h Table 09h, Register 80h–F7h: EMPTY
                FACTORY DEFAULT
                READ ACCESS                   N/A
                WRITE ACCESS                  N/A
                MEMORY TYPE
                These registers are empty.
A2h Table 09h, Register F8h–FFh: DAC OFFSET LUT
                 FACTORY DEFAULT              00h
                 READ ACCESS                  PW2 or (PW1 and RWTBL78) or (PW1 and RTBL78)
                 WRITE ACCESS                 PW2 or (PW1 and RWTBL78)
                 MEMORY TYPE                  Nonvolatile (EE)
     F8h–FFh          29             28            27           26              25            24             23            22
                     BIT 7                                                                                                BIT 0
Maxim Integrated                                                                                                                 90


                                                                                                                DS1886
                                                         SFP and PON ONU Controller
                                                               with Digital LDD Interface
                                                                    Auxiliary Memory A0h Register Description
Auxiliary Memory A0h, Register 00h–FFh: EEPROM
                 FACTORY DEFAULT              00h
                 READ ACCESS                  PW2 or (PW1 and RWAUXA) or (PW1 and RWAUXAU)
                 WRITE ACCESS                 PW2 or (PW1 and RWAUXA)
                 MEMORY TYPE                  Nonvolatile (EE)
      00h–FFh        27             26            25           24               23              22           21            20
                   BIT 7                                                                                                  BIT 0
                 Accessible with the slave address A0h.
                  Applications Information                                                     Ordering Information
                          Power-Supply Decoupling                      PART             TEMP RANGE        PIN-PACKAGE
To achieve best results, it is recommended that the power          DS1886T+             -40NC to +95NC    24 TQFN-EP*
supply is decoupled with a 0.01µF or a 0.1µF capacitor.
                                                                   DS1886T+T            -40NC to +95NC    24 TQFN-EP*
Use high-quality, ceramic, surface-mount capacitors,
and mount the capacitors as close as possible to the VCC          +Denotes a lead(Pb)-free/RoHS-compliant package.
and GND pins to minimize lead inductance.                         T = Tape and reel.
                                                                  *EP = Exposed pad.
                               Layout Considerations
Connect all GND pins to a common ground plane.                                                 Package Information
Connect all VCC pins together.
                                                                  For the latest package outline information and land patterns (foot-
                   SDA and SCL Pullup Resistors                   prints), go to www.maximintegrated.com/packages. Note that a
SDA is an open-collector output on the device that                “+”, “#”, or “-” in the package code indicates RoHS status only.
requires a pullup resistor to realize high-logic levels. A        Package drawings may show a different suffix character, but the
master using either an open-collector output with a pul-          drawing pertains to the package regardless of RoHS status.
lup resistor or a push-pull output driver can be used for            PACKAGE           PACKAGE       OUTLINE           LAND
SCL. Pullup resistor values should be chosen to ensure                  TYPE              CODE          NO.        PATTERN NO.
that the rise and fall times listed in the I2C AC Electrical        24 TQFN-EP           T2445+1      21-0201         90-0083
Characteristics are within specification.
Maxim Integrated                                                                                                                  91


                                                                                                                                         DS1886
                                                                      SFP and PON ONU Controller
                                                                                with Digital LDD Interface
                                                                                                                              Revision History
   REVISION        REVISION                                                                                                                       PAGES
                                                                               DESCRIPTION
   NUMBER             DATE                                                                                                                       CHANGED
        0              3/12         Initial release                                                                                                  —
                                                                                                                                               30, 32, 33, 39,
        1              8/12         Made numerous LUT addressing changes for TXINLOS
                                                                                                                                               83, 87, 88, 89
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent
licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and
max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000                                                                                      92
© 2012 Maxim Integrated Products, Inc.                    Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 DS1886T+ DS1886T+T
