Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Tue Feb 11 14:25:20 2020
| Host         : Win7VM running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file Z:/cordic-vectoring/vivado/timing_report_synth.txt
| Design       : cordic
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

rst
x_in[0]
x_in[10]
x_in[11]
x_in[12]
x_in[13]
x_in[14]
x_in[15]
x_in[1]
x_in[2]
x_in[3]
x_in[4]
x_in[5]
x_in[6]
x_in[7]
x_in[8]
x_in[9]
y_in[0]
y_in[10]
y_in[11]
y_in[12]
y_in[13]
y_in[14]
y_in[15]
y_in[1]
y_in[2]
y_in[3]
y_in[4]
y_in[5]
y_in[6]
y_in[7]
y_in[8]
y_in[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

phase[0]
phase[10]
phase[11]
phase[12]
phase[13]
phase[14]
phase[15]
phase[16]
phase[17]
phase[18]
phase[19]
phase[1]
phase[2]
phase[3]
phase[4]
phase[5]
phase[6]
phase[7]
phase[8]
phase[9]
radius[0]
radius[10]
radius[11]
radius[12]
radius[13]
radius[14]
radius[15]
radius[16]
radius[17]
radius[18]
radius[19]
radius[1]
radius[2]
radius[3]
radius[4]
radius[5]
radius[6]
radius[7]
radius[8]
radius[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.387        0.000                      0                  771        0.139        0.000                      0                  771        3.500        0.000                       0                   805  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CORDIC_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CORDIC_clk          4.387        0.000                      0                  771        0.139        0.000                      0                  771        3.500        0.000                       0                   805  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CORDIC_clk                  
(none)                      CORDIC_clk    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CORDIC_clk
  To Clock:  CORDIC_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 PRE_ROT/x_signed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PRE_ROT/x_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 2.189ns (63.229%)  route 1.273ns (36.771%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 10.138 - 8.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/x_signed_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 f  PRE_ROT/x_signed_reg[0]/Q
                         net (fo=2, unplaced)         0.322     3.245    PRE_ROT/x_signed[0]
                                                                      f  PRE_ROT/x_out[4]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     3.540 r  PRE_ROT/x_out[4]_i_3/O
                         net (fo=1, unplaced)         0.333     3.873    PRE_ROT/x_out[4]_i_3_n_0
                                                                      r  PRE_ROT/x_out_reg[4]_i_2/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.453 r  PRE_ROT/x_out_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.453    PRE_ROT/x_out_reg[4]_i_2_n_0
                                                                      r  PRE_ROT/x_out_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.567 r  PRE_ROT/x_out_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.567    PRE_ROT/x_out_reg[8]_i_2_n_0
                                                                      r  PRE_ROT/x_out_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.681 r  PRE_ROT/x_out_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.681    PRE_ROT/x_out_reg[12]_i_2_n_0
                                                                      r  PRE_ROT/x_out_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.010 r  PRE_ROT/x_out_reg[16]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.628    PRE_ROT/x_out0[16]
                                                                      r  PRE_ROT/x_out[16]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301     5.929 r  PRE_ROT/x_out[16]_i_1/O
                         net (fo=1, unplaced)         0.000     5.929    PRE_ROT/x_out[16]_i_1_n_0
                         FDRE                                         r  PRE_ROT/x_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     8.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439    10.138    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/x_out_reg[16]/C
                         clock pessimism              0.184    10.322    
                         clock uncertainty           -0.035    10.287    
                         FDRE (Setup_fdre_C_D)        0.029    10.316    PRE_ROT/x_out_reg[16]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 PRE_ROT/x_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STAGE_0/y_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 2.323ns (67.470%)  route 1.120ns (32.530%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 10.138 - 8.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/x_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 r  PRE_ROT/x_out_reg[1]/Q
                         net (fo=5, unplaced)         0.498     3.421    PRE_ROT/x_out_reg[18]_0[1]
                                                                      r  PRE_ROT/x_out0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.716 r  PRE_ROT/x_out0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     3.716    STAGE_0/S[1]
                                                                      r  STAGE_0/x_out0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.266 r  STAGE_0/x_out0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.266    STAGE_0/x_out0_carry_n_0
                                                                      r  STAGE_0/x_out0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.380 r  STAGE_0/x_out0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.380    STAGE_0/x_out0_carry__0_n_0
                                                                      r  STAGE_0/x_out0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.494 r  STAGE_0/x_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.494    STAGE_0/x_out0_carry__1_n_0
                                                                      r  STAGE_0/x_out0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.608 r  STAGE_0/x_out0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.608    STAGE_0/x_out0_carry__2_n_0
                                                                      r  STAGE_0/x_out0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.956 r  STAGE_0/x_out0_carry__3/O[1]
                         net (fo=2, unplaced)         0.622     5.578    STAGE_0/y_out00_in[17]
                                                                      r  STAGE_0/y_out[17]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     5.910 r  STAGE_0/y_out[17]_i_1/O
                         net (fo=1, unplaced)         0.000     5.910    STAGE_0/y_out[17]_i_1_n_0
                         FDRE                                         r  STAGE_0/y_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     8.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439    10.138    STAGE_0/CLK
                         FDRE                                         r  STAGE_0/y_out_reg[17]/C
                         clock pessimism              0.184    10.322    
                         clock uncertainty           -0.035    10.287    
                         FDRE (Setup_fdre_C_D)        0.029    10.316    STAGE_0/y_out_reg[17]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 PRE_ROT/x_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STAGE_0/x_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 2.297ns (67.440%)  route 1.109ns (32.560%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 10.138 - 8.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/x_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 r  PRE_ROT/x_out_reg[1]/Q
                         net (fo=5, unplaced)         0.498     3.421    PRE_ROT/x_out_reg[18]_0[1]
                                                                      r  PRE_ROT/i__carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.716 r  PRE_ROT/i__carry_i_3/O
                         net (fo=1, unplaced)         0.000     3.716    STAGE_0/x_out_reg[3]_0[1]
                                                                      r  STAGE_0/x_out0_inferred__0/i__carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.266 r  STAGE_0/x_out0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.266    STAGE_0/x_out0_inferred__0/i__carry_n_0
                                                                      r  STAGE_0/x_out0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.380 r  STAGE_0/x_out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.380    STAGE_0/x_out0_inferred__0/i__carry__0_n_0
                                                                      r  STAGE_0/x_out0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.494 r  STAGE_0/x_out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.494    STAGE_0/x_out0_inferred__0/i__carry__1_n_0
                                                                      r  STAGE_0/x_out0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.608 r  STAGE_0/x_out0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.608    STAGE_0/x_out0_inferred__0/i__carry__2_n_0
                                                                      r  STAGE_0/x_out0_inferred__0/i__carry__3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.956 r  STAGE_0/x_out0_inferred__0/i__carry__3/O[1]
                         net (fo=1, unplaced)         0.611     5.567    STAGE_0/x_out0_inferred__0/i__carry__3_n_6
                                                                      r  STAGE_0/x_out[17]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.306     5.873 r  STAGE_0/x_out[17]_i_1/O
                         net (fo=1, unplaced)         0.000     5.873    STAGE_0/x_out[17]_i_1_n_0
                         FDRE                                         r  STAGE_0/x_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     8.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439    10.138    STAGE_0/CLK
                         FDRE                                         r  STAGE_0/x_out_reg[17]/C
                         clock pessimism              0.184    10.322    
                         clock uncertainty           -0.035    10.287    
                         FDRE (Setup_fdre_C_D)        0.029    10.316    STAGE_0/x_out_reg[17]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 PRE_ROT/x_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STAGE_0/x_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 2.279ns (66.911%)  route 1.127ns (33.089%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 10.138 - 8.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/x_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 r  PRE_ROT/x_out_reg[1]/Q
                         net (fo=5, unplaced)         0.498     3.421    PRE_ROT/x_out_reg[18]_0[1]
                                                                      r  PRE_ROT/x_out0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.716 r  PRE_ROT/x_out0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     3.716    STAGE_0/S[1]
                                                                      r  STAGE_0/x_out0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.266 r  STAGE_0/x_out0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.266    STAGE_0/x_out0_carry_n_0
                                                                      r  STAGE_0/x_out0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.380 r  STAGE_0/x_out0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.380    STAGE_0/x_out0_carry__0_n_0
                                                                      r  STAGE_0/x_out0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.494 r  STAGE_0/x_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.494    STAGE_0/x_out0_carry__1_n_0
                                                                      r  STAGE_0/x_out0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.608 r  STAGE_0/x_out0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.608    STAGE_0/x_out0_carry__2_n_0
                                                                      r  STAGE_0/x_out0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.937 r  STAGE_0/x_out0_carry__3/O[3]
                         net (fo=2, unplaced)         0.629     5.566    STAGE_0/y_out00_in[19]
                                                                      r  STAGE_0/x_out[19]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.307     5.873 r  STAGE_0/x_out[19]_i_1/O
                         net (fo=1, unplaced)         0.000     5.873    STAGE_0/x_out[19]_i_1_n_0
                         FDRE                                         r  STAGE_0/x_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     8.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439    10.138    STAGE_0/CLK
                         FDRE                                         r  STAGE_0/x_out_reg[19]/C
                         clock pessimism              0.184    10.322    
                         clock uncertainty           -0.035    10.287    
                         FDRE (Setup_fdre_C_D)        0.029    10.316    STAGE_0/x_out_reg[19]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 PRE_ROT/y_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STAGE_0/y_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 2.273ns (67.149%)  route 1.112ns (32.851%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 10.138 - 8.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/y_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 r  PRE_ROT/y_out_reg[1]/Q
                         net (fo=4, unplaced)         0.494     3.417    PRE_ROT/Q[1]
                                                                      r  PRE_ROT/y_out0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.712 r  PRE_ROT/y_out0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     3.712    STAGE_0/y_out_reg[3]_0[1]
                                                                      r  STAGE_0/y_out0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.262 r  STAGE_0/y_out0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.262    STAGE_0/y_out0_carry_n_0
                                                                      r  STAGE_0/y_out0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.376 r  STAGE_0/y_out0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.376    STAGE_0/y_out0_carry__0_n_0
                                                                      r  STAGE_0/y_out0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.490 r  STAGE_0/y_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.490    STAGE_0/y_out0_carry__1_n_0
                                                                      r  STAGE_0/y_out0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.604 r  STAGE_0/y_out0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.604    STAGE_0/y_out0_carry__2_n_0
                                                                      r  STAGE_0/y_out0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.933 r  STAGE_0/y_out0_carry__3/O[3]
                         net (fo=1, unplaced)         0.618     5.551    STAGE_0/y_out0[19]
                                                                      r  STAGE_0/y_out[19]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.301     5.852 r  STAGE_0/y_out[19]_i_1/O
                         net (fo=1, unplaced)         0.000     5.852    STAGE_0/y_out[19]_i_1_n_0
                         FDRE                                         r  STAGE_0/y_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     8.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439    10.138    STAGE_0/CLK
                         FDRE                                         r  STAGE_0/y_out_reg[19]/C
                         clock pessimism              0.184    10.322    
                         clock uncertainty           -0.035    10.287    
                         FDRE (Setup_fdre_C_D)        0.029    10.316    STAGE_0/y_out_reg[19]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 PRE_ROT/x_signed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PRE_ROT/x_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 2.075ns (61.977%)  route 1.273ns (38.023%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 10.138 - 8.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/x_signed_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 f  PRE_ROT/x_signed_reg[0]/Q
                         net (fo=2, unplaced)         0.322     3.245    PRE_ROT/x_signed[0]
                                                                      f  PRE_ROT/x_out[4]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     3.540 r  PRE_ROT/x_out[4]_i_3/O
                         net (fo=1, unplaced)         0.333     3.873    PRE_ROT/x_out[4]_i_3_n_0
                                                                      r  PRE_ROT/x_out_reg[4]_i_2/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.453 r  PRE_ROT/x_out_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.453    PRE_ROT/x_out_reg[4]_i_2_n_0
                                                                      r  PRE_ROT/x_out_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.567 r  PRE_ROT/x_out_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.567    PRE_ROT/x_out_reg[8]_i_2_n_0
                                                                      r  PRE_ROT/x_out_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.896 r  PRE_ROT/x_out_reg[12]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     5.514    PRE_ROT/x_out0[12]
                                                                      r  PRE_ROT/x_out[12]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.301     5.815 r  PRE_ROT/x_out[12]_i_1/O
                         net (fo=1, unplaced)         0.000     5.815    PRE_ROT/x_out[12]_i_1_n_0
                         FDRE                                         r  PRE_ROT/x_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     8.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439    10.138    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/x_out_reg[12]/C
                         clock pessimism              0.184    10.322    
                         clock uncertainty           -0.035    10.287    
                         FDRE (Setup_fdre_C_D)        0.029    10.316    PRE_ROT/x_out_reg[12]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.815    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 PRE_ROT/x_signed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PRE_ROT/x_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 2.224ns (66.767%)  route 1.107ns (33.233%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 10.138 - 8.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/x_signed_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 f  PRE_ROT/x_signed_reg[0]/Q
                         net (fo=2, unplaced)         0.322     3.245    PRE_ROT/x_signed[0]
                                                                      f  PRE_ROT/x_out[4]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     3.540 r  PRE_ROT/x_out[4]_i_3/O
                         net (fo=1, unplaced)         0.333     3.873    PRE_ROT/x_out[4]_i_3_n_0
                                                                      r  PRE_ROT/x_out_reg[4]_i_2/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.453 r  PRE_ROT/x_out_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.453    PRE_ROT/x_out_reg[4]_i_2_n_0
                                                                      r  PRE_ROT/x_out_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.567 r  PRE_ROT/x_out_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.567    PRE_ROT/x_out_reg[8]_i_2_n_0
                                                                      r  PRE_ROT/x_out_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.681 r  PRE_ROT/x_out_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.681    PRE_ROT/x_out_reg[12]_i_2_n_0
                                                                      r  PRE_ROT/x_out_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.795 r  PRE_ROT/x_out_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.795    PRE_ROT/x_out_reg[16]_i_2_n_0
                                                                      r  PRE_ROT/x_out_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.051 r  PRE_ROT/x_out_reg[19]_i_2/O[2]
                         net (fo=1, unplaced)         0.452     5.503    PRE_ROT/x_out0[19]
                                                                      r  PRE_ROT/x_out[19]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     5.798 r  PRE_ROT/x_out[19]_i_1/O
                         net (fo=1, unplaced)         0.000     5.798    PRE_ROT/x_out[19]_i_1_n_0
                         FDRE                                         r  PRE_ROT/x_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     8.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439    10.138    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/x_out_reg[19]/C
                         clock pessimism              0.184    10.322    
                         clock uncertainty           -0.035    10.287    
                         FDRE (Setup_fdre_C_D)        0.029    10.316    PRE_ROT/x_out_reg[19]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 PRE_ROT/x_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STAGE_0/y_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 2.209ns (66.356%)  route 1.120ns (33.644%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 10.138 - 8.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/x_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 r  PRE_ROT/x_out_reg[1]/Q
                         net (fo=5, unplaced)         0.498     3.421    PRE_ROT/x_out_reg[18]_0[1]
                                                                      r  PRE_ROT/x_out0_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.716 r  PRE_ROT/x_out0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     3.716    STAGE_0/S[1]
                                                                      r  STAGE_0/x_out0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.266 r  STAGE_0/x_out0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.266    STAGE_0/x_out0_carry_n_0
                                                                      r  STAGE_0/x_out0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.380 r  STAGE_0/x_out0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.380    STAGE_0/x_out0_carry__0_n_0
                                                                      r  STAGE_0/x_out0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.494 r  STAGE_0/x_out0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.494    STAGE_0/x_out0_carry__1_n_0
                                                                      r  STAGE_0/x_out0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.842 r  STAGE_0/x_out0_carry__2/O[1]
                         net (fo=2, unplaced)         0.622     5.464    STAGE_0/y_out00_in[13]
                                                                      r  STAGE_0/y_out[13]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.332     5.796 r  STAGE_0/y_out[13]_i_1/O
                         net (fo=1, unplaced)         0.000     5.796    STAGE_0/y_out[13]_i_1_n_0
                         FDRE                                         r  STAGE_0/y_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     8.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439    10.138    STAGE_0/CLK
                         FDRE                                         r  STAGE_0/y_out_reg[13]/C
                         clock pessimism              0.184    10.322    
                         clock uncertainty           -0.035    10.287    
                         FDRE (Setup_fdre_C_D)        0.029    10.316    STAGE_0/y_out_reg[13]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 PRE_ROT/x_signed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PRE_ROT/x_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 2.327ns (70.644%)  route 0.967ns (29.356%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 10.138 - 8.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/x_signed_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 f  PRE_ROT/x_signed_reg[0]/Q
                         net (fo=2, unplaced)         0.322     3.245    PRE_ROT/x_signed[0]
                                                                      f  PRE_ROT/x_out[4]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     3.540 r  PRE_ROT/x_out[4]_i_3/O
                         net (fo=1, unplaced)         0.333     3.873    PRE_ROT/x_out[4]_i_3_n_0
                                                                      r  PRE_ROT/x_out_reg[4]_i_2/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.453 r  PRE_ROT/x_out_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.453    PRE_ROT/x_out_reg[4]_i_2_n_0
                                                                      r  PRE_ROT/x_out_reg[8]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.567 r  PRE_ROT/x_out_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.567    PRE_ROT/x_out_reg[8]_i_2_n_0
                                                                      r  PRE_ROT/x_out_reg[12]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.681 r  PRE_ROT/x_out_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.681    PRE_ROT/x_out_reg[12]_i_2_n_0
                                                                      r  PRE_ROT/x_out_reg[16]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.795 r  PRE_ROT/x_out_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.795    PRE_ROT/x_out_reg[16]_i_2_n_0
                                                                      r  PRE_ROT/x_out_reg[19]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.143 r  PRE_ROT/x_out_reg[19]_i_2/O[1]
                         net (fo=1, unplaced)         0.312     5.455    PRE_ROT/x_out0[18]
                                                                      r  PRE_ROT/x_out[18]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306     5.761 r  PRE_ROT/x_out[18]_i_1/O
                         net (fo=1, unplaced)         0.000     5.761    PRE_ROT/x_out[18]_i_1_n_0
                         FDRE                                         r  PRE_ROT/x_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     8.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439    10.138    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/x_out_reg[18]/C
                         clock pessimism              0.184    10.322    
                         clock uncertainty           -0.035    10.287    
                         FDRE (Setup_fdre_C_D)        0.029    10.316    PRE_ROT/x_out_reg[18]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 PRE_ROT/x_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            STAGE_0/x_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 2.183ns (66.312%)  route 1.109ns (33.688%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 10.138 - 8.000 ) 
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/x_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 r  PRE_ROT/x_out_reg[1]/Q
                         net (fo=5, unplaced)         0.498     3.421    PRE_ROT/x_out_reg[18]_0[1]
                                                                      r  PRE_ROT/i__carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.716 r  PRE_ROT/i__carry_i_3/O
                         net (fo=1, unplaced)         0.000     3.716    STAGE_0/x_out_reg[3]_0[1]
                                                                      r  STAGE_0/x_out0_inferred__0/i__carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.266 r  STAGE_0/x_out0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.266    STAGE_0/x_out0_inferred__0/i__carry_n_0
                                                                      r  STAGE_0/x_out0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.380 r  STAGE_0/x_out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.380    STAGE_0/x_out0_inferred__0/i__carry__0_n_0
                                                                      r  STAGE_0/x_out0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.494 r  STAGE_0/x_out0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.494    STAGE_0/x_out0_inferred__0/i__carry__1_n_0
                                                                      r  STAGE_0/x_out0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.842 r  STAGE_0/x_out0_inferred__0/i__carry__2/O[1]
                         net (fo=1, unplaced)         0.611     5.453    STAGE_0/x_out0_inferred__0/i__carry__2_n_6
                                                                      r  STAGE_0/x_out[13]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.306     5.759 r  STAGE_0/x_out[13]_i_1/O
                         net (fo=1, unplaced)         0.000     5.759    STAGE_0/x_out[13]_i_1_n_0
                         FDRE                                         r  STAGE_0/x_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     8.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439    10.138    STAGE_0/CLK
                         FDRE                                         r  STAGE_0/x_out_reg[13]/C
                         clock pessimism              0.184    10.322    
                         clock uncertainty           -0.035    10.287    
                         FDRE (Setup_fdre_C_D)        0.029    10.316    STAGE_0/x_out_reg[13]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                          -5.759    
  -------------------------------------------------------------------
                         slack                                  4.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 GEN[9].STAGE/phase_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[10].STAGE/phase_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[9].STAGE/CLK
                         FDRE                                         r  GEN[9].STAGE/phase_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 f  GEN[9].STAGE/phase_out_reg[0]/Q
                         net (fo=2, unplaced)         0.136     0.965    GEN[9].STAGE/phase_out_reg_n_0_[0]
                                                                      f  GEN[9].STAGE/phase_out[0]_i_1__1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.063 r  GEN[9].STAGE/phase_out[0]_i_1__1/O
                         net (fo=1, unplaced)         0.000     1.063    GEN[10].STAGE/phase_out_reg[19]_0[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[0]/C
                         clock pessimism             -0.210     0.833    
                         FDRE (Hold_fdre_C_D)         0.091     0.924    GEN[10].STAGE/phase_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 GEN[11].STAGE/phase_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[12].STAGE/phase_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[11].STAGE/CLK
                         FDRE                                         r  GEN[11].STAGE/phase_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 f  GEN[11].STAGE/phase_out_reg[0]/Q
                         net (fo=2, unplaced)         0.136     0.965    GEN[11].STAGE/phase_out_reg_n_0_[0]
                                                                      f  GEN[11].STAGE/phase_out[0]_i_1__2/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.063 r  GEN[11].STAGE/phase_out[0]_i_1__2/O
                         net (fo=1, unplaced)         0.000     1.063    GEN[12].STAGE/phase_out_reg[19]_1[0]
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[0]/C
                         clock pessimism             -0.210     0.833    
                         FDRE (Hold_fdre_C_D)         0.091     0.924    GEN[12].STAGE/phase_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 GEN[3].STAGE/phase_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[4].STAGE/phase_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[3].STAGE/CLK
                         FDRE                                         r  GEN[3].STAGE/phase_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 f  GEN[3].STAGE/phase_out_reg[0]/Q
                         net (fo=2, unplaced)         0.136     0.965    GEN[3].STAGE/phase_out_reg_n_0_[0]
                                                                      f  GEN[3].STAGE/phase_out[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.063 r  GEN[3].STAGE/phase_out[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.063    GEN[4].STAGE/phase_out_reg[19]_0[0]
                         FDRE                                         r  GEN[4].STAGE/phase_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[4].STAGE/CLK
                         FDRE                                         r  GEN[4].STAGE/phase_out_reg[0]/C
                         clock pessimism             -0.210     0.833    
                         FDRE (Hold_fdre_C_D)         0.091     0.924    GEN[4].STAGE/phase_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 GEN[5].STAGE/phase_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[6].STAGE/phase_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[5].STAGE/CLK
                         FDRE                                         r  GEN[5].STAGE/phase_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 f  GEN[5].STAGE/phase_out_reg[0]/Q
                         net (fo=2, unplaced)         0.136     0.965    GEN[5].STAGE/phase_out_reg_n_0_[0]
                                                                      f  GEN[5].STAGE/phase_out[0]_i_1__0/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.063 r  GEN[5].STAGE/phase_out[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.063    GEN[6].STAGE/phase_out_reg[19]_0[0]
                         FDRE                                         r  GEN[6].STAGE/phase_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[6].STAGE/CLK
                         FDRE                                         r  GEN[6].STAGE/phase_out_reg[0]/C
                         clock pessimism             -0.210     0.833    
                         FDRE (Hold_fdre_C_D)         0.091     0.924    GEN[6].STAGE/phase_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 GEN[2].STAGE/phase_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[3].STAGE/phase_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[2].STAGE/CLK
                         FDRE                                         r  GEN[2].STAGE/phase_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  GEN[2].STAGE/phase_out_reg[1]/Q
                         net (fo=1, unplaced)         0.141     0.970    GEN[3].STAGE/phase_out_reg[19]_0[1]
                         FDRE                                         r  GEN[3].STAGE/phase_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[3].STAGE/CLK
                         FDRE                                         r  GEN[3].STAGE/phase_out_reg[1]/C
                         clock pessimism             -0.210     0.833    
                         FDRE (Hold_fdre_C_D)        -0.017     0.816    GEN[3].STAGE/phase_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 GEN[6].STAGE/phase_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[7].STAGE/phase_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[6].STAGE/CLK
                         FDRE                                         r  GEN[6].STAGE/phase_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  GEN[6].STAGE/phase_out_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.970    GEN[7].STAGE/phase_out_reg[19]_0[0]
                         FDRE                                         r  GEN[7].STAGE/phase_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[7].STAGE/CLK
                         FDRE                                         r  GEN[7].STAGE/phase_out_reg[0]/C
                         clock pessimism             -0.210     0.833    
                         FDRE (Hold_fdre_C_D)        -0.017     0.816    GEN[7].STAGE/phase_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 GEN[6].STAGE/phase_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[7].STAGE/phase_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[6].STAGE/CLK
                         FDRE                                         r  GEN[6].STAGE/phase_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  GEN[6].STAGE/phase_out_reg[1]/Q
                         net (fo=1, unplaced)         0.141     0.970    GEN[7].STAGE/phase_out_reg[19]_0[1]
                         FDRE                                         r  GEN[7].STAGE/phase_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[7].STAGE/CLK
                         FDRE                                         r  GEN[7].STAGE/phase_out_reg[1]/C
                         clock pessimism             -0.210     0.833    
                         FDRE (Hold_fdre_C_D)        -0.017     0.816    GEN[7].STAGE/phase_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 GEN[7].STAGE/phase_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[8].STAGE/phase_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[7].STAGE/CLK
                         FDRE                                         r  GEN[7].STAGE/phase_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  GEN[7].STAGE/phase_out_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.970    GEN[8].STAGE/phase_out_reg[19]_0[0]
                         FDRE                                         r  GEN[8].STAGE/phase_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[8].STAGE/CLK
                         FDRE                                         r  GEN[8].STAGE/phase_out_reg[0]/C
                         clock pessimism             -0.210     0.833    
                         FDRE (Hold_fdre_C_D)        -0.017     0.816    GEN[8].STAGE/phase_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PRE_ROT/x_signed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PRE_ROT/x_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.228%)  route 0.145ns (50.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/x_signed_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  PRE_ROT/x_signed_reg[0]/Q
                         net (fo=2, unplaced)         0.145     0.975    PRE_ROT/x_signed[0]
                         FDRE                                         r  PRE_ROT/x_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/x_out_reg[0]/C
                         clock pessimism             -0.210     0.833    
                         FDRE (Hold_fdre_C_D)        -0.017     0.816    PRE_ROT/x_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 PRE_ROT/x_signed_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PRE_ROT/phase_offset_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.239ns (59.186%)  route 0.165ns (40.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/x_signed_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  PRE_ROT/x_signed_reg[19]/Q
                         net (fo=46, unplaced)        0.165     0.994    PRE_ROT/x_signed[19]
                                                                      r  PRE_ROT/phase_offset[19]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.092 r  PRE_ROT/phase_offset[19]_i_1/O
                         net (fo=1, unplaced)         0.000     1.092    PRE_ROT/phase_offset[19]_i_1_n_0
                         FDRE                                         r  PRE_ROT/phase_offset_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    PRE_ROT/CLK
                         FDRE                                         r  PRE_ROT/phase_offset_reg[19]/C
                         clock pessimism             -0.210     0.833    
                         FDRE (Hold_fdre_C_D)         0.091     0.924    PRE_ROT/phase_offset_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CORDIC_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000                GEN[10].STAGE/phase_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000                GEN[10].STAGE/phase_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000                GEN[10].STAGE/phase_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000                GEN[10].STAGE/phase_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000                GEN[10].STAGE/phase_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000                GEN[10].STAGE/y_out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000                GEN[10].STAGE/y_out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000                GEN[10].STAGE/y_out_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000                GEN[10].STAGE/y_out_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/phase_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/phase_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/phase_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/phase_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/phase_out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/y_out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/y_out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/y_out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/y_out_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/y_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/phase_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/phase_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/phase_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/phase_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/phase_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/phase_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/phase_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/phase_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/phase_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500                GEN[10].STAGE/phase_out_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CORDIC_clk
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.076ns  (logic 3.276ns (80.380%)  route 0.800ns (19.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 r  GEN[12].STAGE/phase_out_reg[0]/Q
                         net (fo=1, unplaced)         0.800     3.723    phase_OBUF[0]
                                                                      r  phase_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.820     6.543 r  phase_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.543    phase[0]
                                                                      r  phase[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.076ns  (logic 3.276ns (80.380%)  route 0.800ns (19.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 r  GEN[12].STAGE/phase_out_reg[10]/Q
                         net (fo=1, unplaced)         0.800     3.723    phase_OBUF[10]
                                                                      r  phase_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.820     6.543 r  phase_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.543    phase[10]
                                                                      r  phase[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.076ns  (logic 3.276ns (80.380%)  route 0.800ns (19.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 r  GEN[12].STAGE/phase_out_reg[11]/Q
                         net (fo=1, unplaced)         0.800     3.723    phase_OBUF[11]
                                                                      r  phase_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.820     6.543 r  phase_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.543    phase[11]
                                                                      r  phase[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.076ns  (logic 3.276ns (80.380%)  route 0.800ns (19.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 r  GEN[12].STAGE/phase_out_reg[12]/Q
                         net (fo=1, unplaced)         0.800     3.723    phase_OBUF[12]
                                                                      r  phase_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.820     6.543 r  phase_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.543    phase[12]
                                                                      r  phase[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.076ns  (logic 3.276ns (80.380%)  route 0.800ns (19.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 r  GEN[12].STAGE/phase_out_reg[13]/Q
                         net (fo=1, unplaced)         0.800     3.723    phase_OBUF[13]
                                                                      r  phase_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.820     6.543 r  phase_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.543    phase[13]
                                                                      r  phase[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.076ns  (logic 3.276ns (80.380%)  route 0.800ns (19.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 r  GEN[12].STAGE/phase_out_reg[14]/Q
                         net (fo=1, unplaced)         0.800     3.723    phase_OBUF[14]
                                                                      r  phase_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.820     6.543 r  phase_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.543    phase[14]
                                                                      r  phase[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.076ns  (logic 3.276ns (80.380%)  route 0.800ns (19.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 r  GEN[12].STAGE/phase_out_reg[15]/Q
                         net (fo=1, unplaced)         0.800     3.723    phase_OBUF[15]
                                                                      r  phase_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.820     6.543 r  phase_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.543    phase[15]
                                                                      r  phase[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.076ns  (logic 3.276ns (80.380%)  route 0.800ns (19.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 r  GEN[12].STAGE/phase_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.723    phase_OBUF[16]
                                                                      r  phase_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.820     6.543 r  phase_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.543    phase[16]
                                                                      r  phase[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.076ns  (logic 3.276ns (80.380%)  route 0.800ns (19.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 r  GEN[12].STAGE/phase_out_reg[17]/Q
                         net (fo=1, unplaced)         0.800     3.723    phase_OBUF[17]
                                                                      r  phase_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.820     6.543 r  phase_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.543    phase[17]
                                                                      r  phase[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.076ns  (logic 3.276ns (80.380%)  route 0.800ns (19.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.782    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.584     2.467    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.923 r  GEN[12].STAGE/phase_out_reg[18]/Q
                         net (fo=1, unplaced)         0.800     3.723    phase_OBUF[18]
                                                                      r  phase_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.820     6.543 r  phase_OBUF[18]_inst/O
                         net (fo=0)                   0.000     6.543    phase[18]
                                                                      r  phase[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.357ns (80.100%)  route 0.337ns (19.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  GEN[12].STAGE/phase_out_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.166    phase_OBUF[0]
                                                                      r  phase_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.382 r  phase_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.382    phase[0]
                                                                      r  phase[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.357ns (80.100%)  route 0.337ns (19.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  GEN[12].STAGE/phase_out_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.166    phase_OBUF[10]
                                                                      r  phase_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.382 r  phase_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.382    phase[10]
                                                                      r  phase[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.357ns (80.100%)  route 0.337ns (19.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  GEN[12].STAGE/phase_out_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.166    phase_OBUF[11]
                                                                      r  phase_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.382 r  phase_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.382    phase[11]
                                                                      r  phase[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.357ns (80.100%)  route 0.337ns (19.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  GEN[12].STAGE/phase_out_reg[12]/Q
                         net (fo=1, unplaced)         0.337     1.166    phase_OBUF[12]
                                                                      r  phase_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.382 r  phase_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.382    phase[12]
                                                                      r  phase[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.357ns (80.100%)  route 0.337ns (19.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  GEN[12].STAGE/phase_out_reg[13]/Q
                         net (fo=1, unplaced)         0.337     1.166    phase_OBUF[13]
                                                                      r  phase_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.382 r  phase_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.382    phase[13]
                                                                      r  phase[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.357ns (80.100%)  route 0.337ns (19.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  GEN[12].STAGE/phase_out_reg[14]/Q
                         net (fo=1, unplaced)         0.337     1.166    phase_OBUF[14]
                                                                      r  phase_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.382 r  phase_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.382    phase[14]
                                                                      r  phase[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.357ns (80.100%)  route 0.337ns (19.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  GEN[12].STAGE/phase_out_reg[15]/Q
                         net (fo=1, unplaced)         0.337     1.166    phase_OBUF[15]
                                                                      r  phase_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.382 r  phase_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.382    phase[15]
                                                                      r  phase[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.357ns (80.100%)  route 0.337ns (19.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  GEN[12].STAGE/phase_out_reg[16]/Q
                         net (fo=1, unplaced)         0.337     1.166    phase_OBUF[16]
                                                                      r  phase_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.382 r  phase_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.382    phase[16]
                                                                      r  phase[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.357ns (80.100%)  route 0.337ns (19.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  GEN[12].STAGE/phase_out_reg[17]/Q
                         net (fo=1, unplaced)         0.337     1.166    phase_OBUF[17]
                                                                      r  phase_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.382 r  phase_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.382    phase[17]
                                                                      r  phase[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GEN[12].STAGE/phase_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phase[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.357ns (80.100%)  route 0.337ns (19.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.548    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.574 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.114     0.688    GEN[12].STAGE/CLK
                         FDRE                                         r  GEN[12].STAGE/phase_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.829 r  GEN[12].STAGE/phase_out_reg[18]/Q
                         net (fo=1, unplaced)         0.337     1.166    phase_OBUF[18]
                                                                      r  phase_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.382 r  phase_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.382    phase[18]
                                                                      r  phase[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CORDIC_clk

Max Delay           836 Endpoints
Min Delay           836 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.782ns  (logic 0.982ns (55.126%)  route 0.800ns (44.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.800     1.782    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     0.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439     2.138    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.782ns  (logic 0.982ns (55.126%)  route 0.800ns (44.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.800     1.782    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     0.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439     2.138    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.782ns  (logic 0.982ns (55.126%)  route 0.800ns (44.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.800     1.782    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     0.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439     2.138    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.782ns  (logic 0.982ns (55.126%)  route 0.800ns (44.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.800     1.782    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     0.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439     2.138    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.782ns  (logic 0.982ns (55.126%)  route 0.800ns (44.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.800     1.782    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     0.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439     2.138    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.782ns  (logic 0.982ns (55.126%)  route 0.800ns (44.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.800     1.782    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     0.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439     2.138    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.782ns  (logic 0.982ns (55.126%)  route 0.800ns (44.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.800     1.782    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     0.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439     2.138    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.782ns  (logic 0.982ns (55.126%)  route 0.800ns (44.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.800     1.782    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     0.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439     2.138    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.782ns  (logic 0.982ns (55.126%)  route 0.800ns (44.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.800     1.782    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     0.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439     2.138    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.782ns  (logic 0.982ns (55.126%)  route 0.800ns (44.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.982     0.982 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.800     1.782    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.849     0.849 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.608    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.699 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.439     2.138    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.337     0.548    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.337     0.548    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.337     0.548    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.337     0.548    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.337     0.548    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.337     0.548    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.337     0.548    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.337     0.548    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.337     0.548    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            GEN[10].STAGE/phase_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.211ns (38.506%)  route 0.337ns (61.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      r  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.211     0.211 r  rst_IBUF_inst/O
                         net (fo=804, unplaced)       0.337     0.548    GEN[10].STAGE/SR[0]
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.755    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=804, unplaced)       0.259     1.043    GEN[10].STAGE/CLK
                         FDRE                                         r  GEN[10].STAGE/phase_out_reg[18]/C





