// Seed: 1629289821
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  module_2();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  case (id_3)
    1: id_5(.id_0("" == id_3), .id_1(id_4));
    default:
    wire id_6;
  endcase
  module_0(
      id_3, id_6
  );
endmodule
module module_2 ();
endmodule
module module_0 (
    id_1,
    id_2,
    module_3,
    id_3
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  module_2();
endmodule
