/*
 * include/asm-arm/arch-pxa/entry-macro.S
 *
 * Low-level IRQ helper macros for PXA-based platforms
 *
 * This file is licensed under  the terms of the GNU General Public
 * License version 2. This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */


		.macro	disable_fiq
		.endm

		.macro	get_irqnr_and_base, irqnr, irqstat, base, tmp
	/* GIVEN:
	 *   IRQ Entry Table Base Address 
	 * RETURN:
	 *   irqnr:  Interrupt number.  Zero corresponds
	 *     to bit 0 of the status register
	 *   irqstat, base, and tmp may be considered
	 *     as scratch registers
	 *   Z conditions means no outstanding interrupt
	 */
		ldr \base, =IO_ADDRESS(DAVINCI_ARM_INTC_BASE)
		ldr \tmp, [\base, #0x14]
		ldr  \irqstat, =DAVINCI_IRAM_VIRT
		add  \tmp, \irqstat, \tmp
		ldr  \irqnr, [\tmp]
		ldr  \irqstat, =0xFFFFFFFF
		cmp  \irqnr, \irqstat 
		.endm

		.macro	irq_prio_table
		.endm

