<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='186' type='331'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='185'>/// Direct move from a VSX register to a GPR</doc>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1343' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='7270' u='r' c='_ZNK4llvm17PPCTargetLowering24LowerFP_TO_INTDirectMoveENS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='7278' u='r' c='_ZNK4llvm17PPCTargetLowering24LowerFP_TO_INTDirectMoveENS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='12366' u='r' c='_ZNK4llvm17PPCTargetLowering42combineElementTruncationToVectorTruncationEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='12384' u='r' c='_ZNK4llvm17PPCTargetLowering42combineElementTruncationToVectorTruncationEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='12676' u='r' c='_ZNK4llvm17PPCTargetLowering21DAGCombineBuildVectorEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
