
IO_Tile_1_17

 (3 1)  (45 273)  (45 273)  IO control bit: IOUP_REN_1

 (2 6)  (44 279)  (44 279)  IO control bit: IOUP_REN_0

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0

 (4 9)  (34 281)  (34 281)  routing T_1_17.span12_vert_16 <X> T_1_17.lc_trk_g1_0
 (6 9)  (36 281)  (36 281)  routing T_1_17.span12_vert_16 <X> T_1_17.lc_trk_g1_0
 (7 9)  (37 281)  (37 281)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0
 (12 10)  (52 283)  (52 283)  routing T_1_17.lc_trk_g1_0 <X> T_1_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (22 283)  (22 283)  IOB_1 IO Functioning bit
 (13 11)  (53 282)  (53 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (23 285)  (23 285)  IOB_1 IO Functioning bit
 (16 14)  (22 287)  (22 287)  IOB_1 IO Functioning bit


IO_Tile_2_17

 (3 1)  (99 273)  (99 273)  IO control bit: IOUP_REN_1

 (2 6)  (98 279)  (98 279)  IO control bit: IOUP_REN_0

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (4 8)  (88 280)  (88 280)  routing T_2_17.span4_vert_0 <X> T_2_17.lc_trk_g1_0
 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0

 (6 9)  (90 281)  (90 281)  routing T_2_17.span4_vert_0 <X> T_2_17.lc_trk_g1_0
 (7 9)  (91 281)  (91 281)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_0 lc_trk_g1_0
 (12 10)  (106 283)  (106 283)  routing T_2_17.lc_trk_g1_0 <X> T_2_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (76 283)  (76 283)  IOB_1 IO Functioning bit
 (13 11)  (107 282)  (107 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (77 285)  (77 285)  IOB_1 IO Functioning bit
 (16 14)  (76 287)  (76 287)  IOB_1 IO Functioning bit


IO_Tile_3_17

 (3 1)  (153 273)  (153 273)  IO control bit: IOUP_REN_1

 (2 6)  (152 279)  (152 279)  IO control bit: IOUP_REN_0

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (4 8)  (142 280)  (142 280)  routing T_3_17.span4_vert_0 <X> T_3_17.lc_trk_g1_0
 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0

 (6 9)  (144 281)  (144 281)  routing T_3_17.span4_vert_0 <X> T_3_17.lc_trk_g1_0
 (7 9)  (145 281)  (145 281)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_0 lc_trk_g1_0
 (12 10)  (160 283)  (160 283)  routing T_3_17.lc_trk_g1_0 <X> T_3_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 283)  (130 283)  IOB_1 IO Functioning bit
 (13 11)  (161 282)  (161 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 285)  (131 285)  IOB_1 IO Functioning bit
 (16 14)  (130 287)  (130 287)  IOB_1 IO Functioning bit


IO_Tile_4_17

 (16 0)  (172 272)  (172 272)  IOB_0 IO Functioning bit
 (3 1)  (195 273)  (195 273)  IO control bit: IOUP_REN_1

 (6 1)  (186 273)  (186 273)  routing T_4_17.span12_vert_8 <X> T_4_17.lc_trk_g0_0
 (7 1)  (187 273)  (187 273)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_8 lc_trk_g0_0
 (17 3)  (173 274)  (173 274)  IOB_0 IO Functioning bit
 (16 4)  (172 276)  (172 276)  IOB_0 IO Functioning bit
 (13 5)  (203 277)  (203 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (194 279)  (194 279)  IO control bit: IOUP_REN_0

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0

 (12 10)  (202 283)  (202 283)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (203 283)  (203 283)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (172 283)  (172 283)  IOB_1 IO Functioning bit
 (12 11)  (202 282)  (202 282)  routing T_4_17.lc_trk_g1_6 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (203 282)  (203 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (173 285)  (173 285)  IOB_1 IO Functioning bit
 (4 14)  (184 287)  (184 287)  routing T_4_17.span12_vert_6 <X> T_4_17.lc_trk_g1_6
 (16 14)  (172 287)  (172 287)  IOB_1 IO Functioning bit
 (4 15)  (184 286)  (184 286)  routing T_4_17.span12_vert_6 <X> T_4_17.lc_trk_g1_6
 (5 15)  (185 286)  (185 286)  routing T_4_17.span12_vert_6 <X> T_4_17.lc_trk_g1_6
 (7 15)  (187 286)  (187 286)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_6 lc_trk_g1_6


IO_Tile_5_17

 (16 0)  (226 272)  (226 272)  IOB_0 IO Functioning bit
 (3 1)  (249 273)  (249 273)  IO control bit: IOUP_REN_1

 (17 3)  (227 274)  (227 274)  IOB_0 IO Functioning bit
 (12 4)  (256 276)  (256 276)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (257 276)  (257 276)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (226 276)  (226 276)  IOB_0 IO Functioning bit
 (13 5)  (257 277)  (257 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (248 279)  (248 279)  IO control bit: IOUP_REN_0

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0

 (12 10)  (256 283)  (256 283)  routing T_5_17.lc_trk_g1_4 <X> T_5_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (257 283)  (257 283)  routing T_5_17.lc_trk_g1_4 <X> T_5_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (226 283)  (226 283)  IOB_1 IO Functioning bit
 (13 11)  (257 282)  (257 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (239 284)  (239 284)  routing T_5_17.span4_horz_r_5 <X> T_5_17.lc_trk_g1_5
 (7 12)  (241 284)  (241 284)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (4 13)  (238 285)  (238 285)  routing T_5_17.span4_vert_28 <X> T_5_17.lc_trk_g1_4
 (5 13)  (239 285)  (239 285)  routing T_5_17.span4_vert_28 <X> T_5_17.lc_trk_g1_4
 (6 13)  (240 285)  (240 285)  routing T_5_17.span4_vert_28 <X> T_5_17.lc_trk_g1_4
 (7 13)  (241 285)  (241 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4
 (8 13)  (242 285)  (242 285)  routing T_5_17.span4_horz_r_5 <X> T_5_17.lc_trk_g1_5
 (17 13)  (227 285)  (227 285)  IOB_1 IO Functioning bit
 (16 14)  (226 287)  (226 287)  IOB_1 IO Functioning bit


IO_Tile_6_17

 (6 0)  (294 272)  (294 272)  routing T_6_17.span4_vert_1 <X> T_6_17.lc_trk_g0_1
 (7 0)  (295 272)  (295 272)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (296 272)  (296 272)  routing T_6_17.span4_vert_1 <X> T_6_17.lc_trk_g0_1
 (16 0)  (280 272)  (280 272)  IOB_0 IO Functioning bit
 (3 1)  (303 273)  (303 273)  IO control bit: GIOUP1_REN_1

 (17 3)  (281 274)  (281 274)  IOB_0 IO Functioning bit
 (12 4)  (310 276)  (310 276)  routing T_6_17.lc_trk_g1_1 <X> T_6_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (280 276)  (280 276)  IOB_0 IO Functioning bit
 (13 5)  (311 277)  (311 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (302 279)  (302 279)  IO control bit: GIOUP1_REN_0

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (5 8)  (293 280)  (293 280)  routing T_6_17.span4_vert_41 <X> T_6_17.lc_trk_g1_1
 (6 8)  (294 280)  (294 280)  routing T_6_17.span4_vert_41 <X> T_6_17.lc_trk_g1_1
 (7 8)  (295 280)  (295 280)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_41 lc_trk_g1_1
 (8 8)  (296 280)  (296 280)  routing T_6_17.span4_vert_41 <X> T_6_17.lc_trk_g1_1
 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0

 (8 9)  (296 281)  (296 281)  routing T_6_17.span4_vert_41 <X> T_6_17.lc_trk_g1_1
 (16 10)  (280 283)  (280 283)  IOB_1 IO Functioning bit
 (13 11)  (311 282)  (311 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (281 285)  (281 285)  IOB_1 IO Functioning bit
 (16 14)  (280 287)  (280 287)  IOB_1 IO Functioning bit


IO_Tile_7_17

 (16 0)  (338 272)  (338 272)  IOB_0 IO Functioning bit
 (3 1)  (361 273)  (361 273)  IO control bit: GIOUP0_REN_1

 (17 3)  (339 274)  (339 274)  IOB_0 IO Functioning bit
 (4 4)  (350 276)  (350 276)  routing T_7_17.span4_vert_12 <X> T_7_17.lc_trk_g0_4
 (13 4)  (369 276)  (369 276)  routing T_7_17.lc_trk_g0_4 <X> T_7_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (338 276)  (338 276)  IOB_0 IO Functioning bit
 (4 5)  (350 277)  (350 277)  routing T_7_17.span4_vert_12 <X> T_7_17.lc_trk_g0_4
 (6 5)  (352 277)  (352 277)  routing T_7_17.span4_vert_12 <X> T_7_17.lc_trk_g0_4
 (7 5)  (353 277)  (353 277)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_12 lc_trk_g0_4
 (13 5)  (369 277)  (369 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (360 279)  (360 279)  IO control bit: GIOUP0_REN_0

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (16 0)  (392 272)  (392 272)  IOB_0 IO Functioning bit
 (3 1)  (415 273)  (415 273)  IO control bit: BIOUP_REN_1

 (4 2)  (404 275)  (404 275)  routing T_8_17.logic_op_bot_2 <X> T_8_17.lc_trk_g0_2
 (11 2)  (421 275)  (421 275)  routing T_8_17.span4_vert_7 <X> T_8_17.span4_horz_l_13
 (12 2)  (422 275)  (422 275)  routing T_8_17.span4_vert_7 <X> T_8_17.span4_horz_l_13
 (4 3)  (404 274)  (404 274)  routing T_8_17.logic_op_bot_2 <X> T_8_17.lc_trk_g0_2
 (7 3)  (407 274)  (407 274)  Enable bit of Mux _local_links/g0_mux_2 => logic_op_bot_2 lc_trk_g0_2
 (17 3)  (393 274)  (393 274)  IOB_0 IO Functioning bit
 (7 4)  (407 276)  (407 276)  Enable bit of Mux _local_links/g0_mux_5 => logic_op_bot_5 lc_trk_g0_5
 (8 4)  (408 276)  (408 276)  routing T_8_17.logic_op_bot_5 <X> T_8_17.lc_trk_g0_5
 (16 4)  (392 276)  (392 276)  IOB_0 IO Functioning bit
 (8 5)  (408 277)  (408 277)  routing T_8_17.logic_op_bot_5 <X> T_8_17.lc_trk_g0_5
 (12 5)  (422 277)  (422 277)  routing T_8_17.lc_trk_g0_2 <X> T_8_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (423 277)  (423 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (414 279)  (414 279)  IO control bit: BIOUP_REN_0

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0

 (13 10)  (423 283)  (423 283)  routing T_8_17.lc_trk_g0_5 <X> T_8_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (392 283)  (392 283)  IOB_1 IO Functioning bit
 (13 11)  (423 282)  (423 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (393 285)  (393 285)  IOB_1 IO Functioning bit
 (16 14)  (392 287)  (392 287)  IOB_1 IO Functioning bit


IO_Tile_9_17

 (16 0)  (446 272)  (446 272)  IOB_0 IO Functioning bit
 (3 1)  (469 273)  (469 273)  IO control bit: IOUP_REN_1

 (17 3)  (447 274)  (447 274)  IOB_0 IO Functioning bit
 (4 4)  (458 276)  (458 276)  routing T_9_17.logic_op_bot_4 <X> T_9_17.lc_trk_g0_4
 (13 4)  (477 276)  (477 276)  routing T_9_17.lc_trk_g0_4 <X> T_9_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (446 276)  (446 276)  IOB_0 IO Functioning bit
 (4 5)  (458 277)  (458 277)  routing T_9_17.logic_op_bot_4 <X> T_9_17.lc_trk_g0_4
 (7 5)  (461 277)  (461 277)  Enable bit of Mux _local_links/g0_mux_4 => logic_op_bot_4 lc_trk_g0_4
 (13 5)  (477 277)  (477 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (468 279)  (468 279)  IO control bit: IOUP_REN_0

 (12 10)  (476 283)  (476 283)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (477 283)  (477 283)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (446 283)  (446 283)  IOB_1 IO Functioning bit
 (12 11)  (476 282)  (476 282)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (477 282)  (477 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (447 285)  (447 285)  IOB_1 IO Functioning bit
 (4 14)  (458 287)  (458 287)  routing T_9_17.logic_op_bot_6 <X> T_9_17.lc_trk_g1_6
 (16 14)  (446 287)  (446 287)  IOB_1 IO Functioning bit
 (4 15)  (458 286)  (458 286)  routing T_9_17.logic_op_bot_6 <X> T_9_17.lc_trk_g1_6
 (7 15)  (461 286)  (461 286)  Enable bit of Mux _local_links/g1_mux_6 => logic_op_bot_6 lc_trk_g1_6


IO_Tile_10_17

 (3 1)  (523 273)  (523 273)  IO control bit: IOUP_REN_1

 (0 3)  (519 274)  (519 274)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (501 274)  (501 274)  IOB_0 IO Functioning bit
 (2 6)  (522 279)  (522 279)  IO control bit: IOUP_REN_0

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0

 (17 13)  (501 285)  (501 285)  IOB_1 IO Functioning bit


IO_Tile_11_17

 (3 1)  (565 273)  (565 273)  IO control bit: IOUP_REN_1

 (2 6)  (564 279)  (564 279)  IO control bit: IOUP_REN_0

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0

 (0 10)  (561 283)  (561 283)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (543 285)  (543 285)  IOB_1 IO Functioning bit


IO_Tile_12_17

 (3 1)  (619 273)  (619 273)  IO control bit: IOUP_REN_1

 (0 3)  (615 274)  (615 274)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (597 274)  (597 274)  IOB_0 IO Functioning bit
 (2 6)  (618 279)  (618 279)  IO control bit: IOUP_REN_0

 (0 11)  (615 282)  (615 282)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (597 285)  (597 285)  IOB_1 IO Functioning bit


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



LogicTile_6_16

 (9 7)  (285 263)  (285 263)  routing T_6_16.sp4_v_b_8 <X> T_6_16.sp4_v_t_41
 (10 7)  (286 263)  (286 263)  routing T_6_16.sp4_v_b_8 <X> T_6_16.sp4_v_t_41


LogicTile_8_16

 (0 0)  (388 256)  (388 256)  Negative Clock bit

 (15 0)  (403 256)  (403 256)  routing T_8_16.sp4_h_r_9 <X> T_8_16.lc_trk_g0_1
 (16 0)  (404 256)  (404 256)  routing T_8_16.sp4_h_r_9 <X> T_8_16.lc_trk_g0_1
 (17 0)  (405 256)  (405 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (406 256)  (406 256)  routing T_8_16.sp4_h_r_9 <X> T_8_16.lc_trk_g0_1
 (22 1)  (410 257)  (410 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (388 258)  (388 258)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_logic_cluster/lc_7/clk
 (2 2)  (390 258)  (390 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (388 259)  (388 259)  routing T_8_16.glb_netwk_3 <X> T_8_16.wire_logic_cluster/lc_7/clk
 (1 4)  (389 260)  (389 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (26 4)  (414 260)  (414 260)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (415 260)  (415 260)  routing T_8_16.lc_trk_g3_0 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (416 260)  (416 260)  routing T_8_16.lc_trk_g3_0 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 260)  (417 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (419 260)  (419 260)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (420 260)  (420 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (421 260)  (421 260)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (422 260)  (422 260)  routing T_8_16.lc_trk_g3_4 <X> T_8_16.wire_logic_cluster/lc_2/in_3
 (45 4)  (433 260)  (433 260)  LC_2 Logic Functioning bit
 (1 5)  (389 261)  (389 261)  routing T_8_16.lc_trk_g0_2 <X> T_8_16.wire_logic_cluster/lc_7/cen
 (26 5)  (414 261)  (414 261)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (415 261)  (415 261)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (416 261)  (416 261)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 261)  (417 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (420 261)  (420 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (421 261)  (421 261)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.input_2_2
 (34 5)  (422 261)  (422 261)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.input_2_2
 (35 5)  (423 261)  (423 261)  routing T_8_16.lc_trk_g3_3 <X> T_8_16.input_2_2
 (36 5)  (424 261)  (424 261)  LC_2 Logic Functioning bit
 (41 5)  (429 261)  (429 261)  LC_2 Logic Functioning bit
 (43 5)  (431 261)  (431 261)  LC_2 Logic Functioning bit
 (14 10)  (402 266)  (402 266)  routing T_8_16.sp4_v_t_17 <X> T_8_16.lc_trk_g2_4
 (22 10)  (410 266)  (410 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (411 266)  (411 266)  routing T_8_16.sp12_v_t_12 <X> T_8_16.lc_trk_g2_7
 (27 10)  (415 266)  (415 266)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (416 266)  (416 266)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (417 266)  (417 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (418 266)  (418 266)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (419 266)  (419 266)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (420 266)  (420 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (421 266)  (421 266)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (423 266)  (423 266)  routing T_8_16.lc_trk_g2_7 <X> T_8_16.input_2_5
 (36 10)  (424 266)  (424 266)  LC_5 Logic Functioning bit
 (38 10)  (426 266)  (426 266)  LC_5 Logic Functioning bit
 (43 10)  (431 266)  (431 266)  LC_5 Logic Functioning bit
 (45 10)  (433 266)  (433 266)  LC_5 Logic Functioning bit
 (16 11)  (404 267)  (404 267)  routing T_8_16.sp4_v_t_17 <X> T_8_16.lc_trk_g2_4
 (17 11)  (405 267)  (405 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (29 11)  (417 267)  (417 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (418 267)  (418 267)  routing T_8_16.lc_trk_g3_7 <X> T_8_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (420 267)  (420 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (421 267)  (421 267)  routing T_8_16.lc_trk_g2_7 <X> T_8_16.input_2_5
 (35 11)  (423 267)  (423 267)  routing T_8_16.lc_trk_g2_7 <X> T_8_16.input_2_5
 (36 11)  (424 267)  (424 267)  LC_5 Logic Functioning bit
 (37 11)  (425 267)  (425 267)  LC_5 Logic Functioning bit
 (39 11)  (427 267)  (427 267)  LC_5 Logic Functioning bit
 (43 11)  (431 267)  (431 267)  LC_5 Logic Functioning bit
 (21 12)  (409 268)  (409 268)  routing T_8_16.sp4_h_r_35 <X> T_8_16.lc_trk_g3_3
 (22 12)  (410 268)  (410 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (411 268)  (411 268)  routing T_8_16.sp4_h_r_35 <X> T_8_16.lc_trk_g3_3
 (24 12)  (412 268)  (412 268)  routing T_8_16.sp4_h_r_35 <X> T_8_16.lc_trk_g3_3
 (14 13)  (402 269)  (402 269)  routing T_8_16.sp4_r_v_b_40 <X> T_8_16.lc_trk_g3_0
 (17 13)  (405 269)  (405 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (388 270)  (388 270)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 270)  (389 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (410 270)  (410 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (388 271)  (388 271)  routing T_8_16.glb_netwk_6 <X> T_8_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (402 271)  (402 271)  routing T_8_16.sp4_r_v_b_44 <X> T_8_16.lc_trk_g3_4
 (17 15)  (405 271)  (405 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (409 271)  (409 271)  routing T_8_16.sp4_r_v_b_47 <X> T_8_16.lc_trk_g3_7


LogicTile_9_16

 (0 0)  (442 256)  (442 256)  Negative Clock bit

 (14 0)  (456 256)  (456 256)  routing T_9_16.sp4_h_l_5 <X> T_9_16.lc_trk_g0_0
 (14 1)  (456 257)  (456 257)  routing T_9_16.sp4_h_l_5 <X> T_9_16.lc_trk_g0_0
 (15 1)  (457 257)  (457 257)  routing T_9_16.sp4_h_l_5 <X> T_9_16.lc_trk_g0_0
 (16 1)  (458 257)  (458 257)  routing T_9_16.sp4_h_l_5 <X> T_9_16.lc_trk_g0_0
 (17 1)  (459 257)  (459 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (0 2)  (442 258)  (442 258)  routing T_9_16.glb_netwk_3 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (444 258)  (444 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (457 258)  (457 258)  routing T_9_16.bot_op_5 <X> T_9_16.lc_trk_g0_5
 (17 2)  (459 258)  (459 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (0 3)  (442 259)  (442 259)  routing T_9_16.glb_netwk_3 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (0 4)  (442 260)  (442 260)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (1 4)  (443 260)  (443 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (443 261)  (443 261)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (14 8)  (456 264)  (456 264)  routing T_9_16.sp4_v_b_24 <X> T_9_16.lc_trk_g2_0
 (25 8)  (467 264)  (467 264)  routing T_9_16.sp4_v_b_26 <X> T_9_16.lc_trk_g2_2
 (29 8)  (471 264)  (471 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (472 264)  (472 264)  routing T_9_16.lc_trk_g0_5 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (473 264)  (473 264)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (474 264)  (474 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 264)  (475 264)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (476 264)  (476 264)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (478 264)  (478 264)  LC_4 Logic Functioning bit
 (37 8)  (479 264)  (479 264)  LC_4 Logic Functioning bit
 (38 8)  (480 264)  (480 264)  LC_4 Logic Functioning bit
 (39 8)  (481 264)  (481 264)  LC_4 Logic Functioning bit
 (40 8)  (482 264)  (482 264)  LC_4 Logic Functioning bit
 (42 8)  (484 264)  (484 264)  LC_4 Logic Functioning bit
 (45 8)  (487 264)  (487 264)  LC_4 Logic Functioning bit
 (16 9)  (458 265)  (458 265)  routing T_9_16.sp4_v_b_24 <X> T_9_16.lc_trk_g2_0
 (17 9)  (459 265)  (459 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (464 265)  (464 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (465 265)  (465 265)  routing T_9_16.sp4_v_b_26 <X> T_9_16.lc_trk_g2_2
 (29 9)  (471 265)  (471 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (473 265)  (473 265)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (479 265)  (479 265)  LC_4 Logic Functioning bit
 (39 9)  (481 265)  (481 265)  LC_4 Logic Functioning bit
 (40 9)  (482 265)  (482 265)  LC_4 Logic Functioning bit
 (42 9)  (484 265)  (484 265)  LC_4 Logic Functioning bit
 (22 10)  (464 266)  (464 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (465 266)  (465 266)  routing T_9_16.sp4_v_b_47 <X> T_9_16.lc_trk_g2_7
 (24 10)  (466 266)  (466 266)  routing T_9_16.sp4_v_b_47 <X> T_9_16.lc_trk_g2_7
 (22 11)  (464 267)  (464 267)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (466 267)  (466 267)  routing T_9_16.tnr_op_6 <X> T_9_16.lc_trk_g2_6
 (28 12)  (470 268)  (470 268)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (471 268)  (471 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (472 268)  (472 268)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (473 268)  (473 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (474 268)  (474 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (475 268)  (475 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (476 268)  (476 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (477 268)  (477 268)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (36 12)  (478 268)  (478 268)  LC_6 Logic Functioning bit
 (38 12)  (480 268)  (480 268)  LC_6 Logic Functioning bit
 (43 12)  (485 268)  (485 268)  LC_6 Logic Functioning bit
 (45 12)  (487 268)  (487 268)  LC_6 Logic Functioning bit
 (28 13)  (470 269)  (470 269)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (471 269)  (471 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (472 269)  (472 269)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (473 269)  (473 269)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (474 269)  (474 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (475 269)  (475 269)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (35 13)  (477 269)  (477 269)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.input_2_6
 (36 13)  (478 269)  (478 269)  LC_6 Logic Functioning bit
 (37 13)  (479 269)  (479 269)  LC_6 Logic Functioning bit
 (39 13)  (481 269)  (481 269)  LC_6 Logic Functioning bit
 (43 13)  (485 269)  (485 269)  LC_6 Logic Functioning bit
 (0 14)  (442 270)  (442 270)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 270)  (443 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (467 270)  (467 270)  routing T_9_16.sp4_v_b_30 <X> T_9_16.lc_trk_g3_6
 (0 15)  (442 271)  (442 271)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (464 271)  (464 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (465 271)  (465 271)  routing T_9_16.sp4_v_b_30 <X> T_9_16.lc_trk_g3_6


RAM_Tile_10_16

 (12 14)  (508 270)  (508 270)  routing T_10_16.sp4_v_t_40 <X> T_10_16.sp4_h_l_46
 (11 15)  (507 271)  (507 271)  routing T_10_16.sp4_v_t_40 <X> T_10_16.sp4_h_l_46
 (13 15)  (509 271)  (509 271)  routing T_10_16.sp4_v_t_40 <X> T_10_16.sp4_h_l_46


LogicTile_12_16

 (12 6)  (604 262)  (604 262)  routing T_12_16.sp4_v_t_40 <X> T_12_16.sp4_h_l_40
 (11 7)  (603 263)  (603 263)  routing T_12_16.sp4_v_t_40 <X> T_12_16.sp4_h_l_40
 (5 14)  (597 270)  (597 270)  routing T_12_16.sp4_v_t_44 <X> T_12_16.sp4_h_l_44
 (6 15)  (598 271)  (598 271)  routing T_12_16.sp4_v_t_44 <X> T_12_16.sp4_h_l_44


IO_Tile_13_16

 (3 1)  (649 257)  (649 257)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 262)  (648 262)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_15

 (3 12)  (171 252)  (171 252)  routing T_4_15.sp12_v_b_1 <X> T_4_15.sp12_h_r_1
 (3 13)  (171 253)  (171 253)  routing T_4_15.sp12_v_b_1 <X> T_4_15.sp12_h_r_1


LogicTile_5_15

 (5 0)  (227 240)  (227 240)  routing T_5_15.sp4_v_b_6 <X> T_5_15.sp4_h_r_0
 (4 1)  (226 241)  (226 241)  routing T_5_15.sp4_v_b_6 <X> T_5_15.sp4_h_r_0
 (6 1)  (228 241)  (228 241)  routing T_5_15.sp4_v_b_6 <X> T_5_15.sp4_h_r_0
 (8 7)  (230 247)  (230 247)  routing T_5_15.sp4_h_r_4 <X> T_5_15.sp4_v_t_41
 (9 7)  (231 247)  (231 247)  routing T_5_15.sp4_h_r_4 <X> T_5_15.sp4_v_t_41


LogicTile_6_15

 (5 8)  (281 248)  (281 248)  routing T_6_15.sp4_v_b_6 <X> T_6_15.sp4_h_r_6
 (6 9)  (282 249)  (282 249)  routing T_6_15.sp4_v_b_6 <X> T_6_15.sp4_h_r_6


LogicTile_7_15

 (0 0)  (334 240)  (334 240)  Negative Clock bit

 (21 0)  (355 240)  (355 240)  routing T_7_15.sp12_h_r_3 <X> T_7_15.lc_trk_g0_3
 (22 0)  (356 240)  (356 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (358 240)  (358 240)  routing T_7_15.sp12_h_r_3 <X> T_7_15.lc_trk_g0_3
 (21 1)  (355 241)  (355 241)  routing T_7_15.sp12_h_r_3 <X> T_7_15.lc_trk_g0_3
 (0 2)  (334 242)  (334 242)  routing T_7_15.glb_netwk_3 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 2)  (336 242)  (336 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (355 242)  (355 242)  routing T_7_15.sp12_h_l_4 <X> T_7_15.lc_trk_g0_7
 (22 2)  (356 242)  (356 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (358 242)  (358 242)  routing T_7_15.sp12_h_l_4 <X> T_7_15.lc_trk_g0_7
 (25 2)  (359 242)  (359 242)  routing T_7_15.sp12_h_l_5 <X> T_7_15.lc_trk_g0_6
 (0 3)  (334 243)  (334 243)  routing T_7_15.glb_netwk_3 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (21 3)  (355 243)  (355 243)  routing T_7_15.sp12_h_l_4 <X> T_7_15.lc_trk_g0_7
 (22 3)  (356 243)  (356 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (358 243)  (358 243)  routing T_7_15.sp12_h_l_5 <X> T_7_15.lc_trk_g0_6
 (25 3)  (359 243)  (359 243)  routing T_7_15.sp12_h_l_5 <X> T_7_15.lc_trk_g0_6
 (1 4)  (335 244)  (335 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (355 244)  (355 244)  routing T_7_15.sp4_h_r_19 <X> T_7_15.lc_trk_g1_3
 (22 4)  (356 244)  (356 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (357 244)  (357 244)  routing T_7_15.sp4_h_r_19 <X> T_7_15.lc_trk_g1_3
 (24 4)  (358 244)  (358 244)  routing T_7_15.sp4_h_r_19 <X> T_7_15.lc_trk_g1_3
 (26 4)  (360 244)  (360 244)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (361 244)  (361 244)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 244)  (363 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (364 244)  (364 244)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (366 244)  (366 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 244)  (367 244)  routing T_7_15.lc_trk_g2_1 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (369 244)  (369 244)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.input_2_2
 (45 4)  (379 244)  (379 244)  LC_2 Logic Functioning bit
 (0 5)  (334 245)  (334 245)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (1 5)  (335 245)  (335 245)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_7/cen
 (21 5)  (355 245)  (355 245)  routing T_7_15.sp4_h_r_19 <X> T_7_15.lc_trk_g1_3
 (26 5)  (360 245)  (360 245)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (361 245)  (361 245)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 245)  (362 245)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 245)  (363 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (364 245)  (364 245)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (366 245)  (366 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (367 245)  (367 245)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.input_2_2
 (35 5)  (369 245)  (369 245)  routing T_7_15.lc_trk_g2_6 <X> T_7_15.input_2_2
 (36 5)  (370 245)  (370 245)  LC_2 Logic Functioning bit
 (51 5)  (385 245)  (385 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 6)  (359 246)  (359 246)  routing T_7_15.sp12_h_l_5 <X> T_7_15.lc_trk_g1_6
 (22 7)  (356 247)  (356 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (358 247)  (358 247)  routing T_7_15.sp12_h_l_5 <X> T_7_15.lc_trk_g1_6
 (25 7)  (359 247)  (359 247)  routing T_7_15.sp12_h_l_5 <X> T_7_15.lc_trk_g1_6
 (15 8)  (349 248)  (349 248)  routing T_7_15.sp4_h_r_25 <X> T_7_15.lc_trk_g2_1
 (16 8)  (350 248)  (350 248)  routing T_7_15.sp4_h_r_25 <X> T_7_15.lc_trk_g2_1
 (17 8)  (351 248)  (351 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (352 249)  (352 249)  routing T_7_15.sp4_h_r_25 <X> T_7_15.lc_trk_g2_1
 (25 10)  (359 250)  (359 250)  routing T_7_15.sp4_v_b_38 <X> T_7_15.lc_trk_g2_6
 (22 11)  (356 251)  (356 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (357 251)  (357 251)  routing T_7_15.sp4_v_b_38 <X> T_7_15.lc_trk_g2_6
 (25 11)  (359 251)  (359 251)  routing T_7_15.sp4_v_b_38 <X> T_7_15.lc_trk_g2_6
 (17 12)  (351 252)  (351 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (360 252)  (360 252)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (362 252)  (362 252)  routing T_7_15.lc_trk_g2_1 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (363 252)  (363 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (366 252)  (366 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (369 252)  (369 252)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.input_2_6
 (45 12)  (379 252)  (379 252)  LC_6 Logic Functioning bit
 (46 12)  (380 252)  (380 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (18 13)  (352 253)  (352 253)  routing T_7_15.sp4_r_v_b_41 <X> T_7_15.lc_trk_g3_1
 (26 13)  (360 253)  (360 253)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (361 253)  (361 253)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (362 253)  (362 253)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 253)  (363 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (365 253)  (365 253)  routing T_7_15.lc_trk_g0_3 <X> T_7_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (366 253)  (366 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (369 253)  (369 253)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.input_2_6
 (36 13)  (370 253)  (370 253)  LC_6 Logic Functioning bit
 (0 14)  (334 254)  (334 254)  routing T_7_15.glb_netwk_6 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 254)  (335 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (348 254)  (348 254)  routing T_7_15.sp12_v_t_3 <X> T_7_15.lc_trk_g3_4
 (22 14)  (356 254)  (356 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (357 254)  (357 254)  routing T_7_15.sp4_h_r_31 <X> T_7_15.lc_trk_g3_7
 (24 14)  (358 254)  (358 254)  routing T_7_15.sp4_h_r_31 <X> T_7_15.lc_trk_g3_7
 (26 14)  (360 254)  (360 254)  routing T_7_15.lc_trk_g3_4 <X> T_7_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (361 254)  (361 254)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (362 254)  (362 254)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 254)  (363 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (364 254)  (364 254)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (366 254)  (366 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 254)  (367 254)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (368 254)  (368 254)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (369 254)  (369 254)  routing T_7_15.lc_trk_g0_7 <X> T_7_15.input_2_7
 (36 14)  (370 254)  (370 254)  LC_7 Logic Functioning bit
 (37 14)  (371 254)  (371 254)  LC_7 Logic Functioning bit
 (38 14)  (372 254)  (372 254)  LC_7 Logic Functioning bit
 (41 14)  (375 254)  (375 254)  LC_7 Logic Functioning bit
 (43 14)  (377 254)  (377 254)  LC_7 Logic Functioning bit
 (45 14)  (379 254)  (379 254)  LC_7 Logic Functioning bit
 (53 14)  (387 254)  (387 254)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (334 255)  (334 255)  routing T_7_15.glb_netwk_6 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (14 15)  (348 255)  (348 255)  routing T_7_15.sp12_v_t_3 <X> T_7_15.lc_trk_g3_4
 (15 15)  (349 255)  (349 255)  routing T_7_15.sp12_v_t_3 <X> T_7_15.lc_trk_g3_4
 (17 15)  (351 255)  (351 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (21 15)  (355 255)  (355 255)  routing T_7_15.sp4_h_r_31 <X> T_7_15.lc_trk_g3_7
 (27 15)  (361 255)  (361 255)  routing T_7_15.lc_trk_g3_4 <X> T_7_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (362 255)  (362 255)  routing T_7_15.lc_trk_g3_4 <X> T_7_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 255)  (363 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (364 255)  (364 255)  routing T_7_15.lc_trk_g3_7 <X> T_7_15.wire_logic_cluster/lc_7/in_1
 (32 15)  (366 255)  (366 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (369 255)  (369 255)  routing T_7_15.lc_trk_g0_7 <X> T_7_15.input_2_7
 (36 15)  (370 255)  (370 255)  LC_7 Logic Functioning bit
 (37 15)  (371 255)  (371 255)  LC_7 Logic Functioning bit


LogicTile_9_15

 (22 1)  (464 241)  (464 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (465 241)  (465 241)  routing T_9_15.sp12_h_r_10 <X> T_9_15.lc_trk_g0_2
 (9 2)  (451 242)  (451 242)  routing T_9_15.sp4_v_b_1 <X> T_9_15.sp4_h_l_36
 (21 2)  (463 242)  (463 242)  routing T_9_15.sp4_v_b_7 <X> T_9_15.lc_trk_g0_7
 (22 2)  (464 242)  (464 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (465 242)  (465 242)  routing T_9_15.sp4_v_b_7 <X> T_9_15.lc_trk_g0_7
 (16 4)  (458 244)  (458 244)  routing T_9_15.sp4_v_b_1 <X> T_9_15.lc_trk_g1_1
 (17 4)  (459 244)  (459 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (460 244)  (460 244)  routing T_9_15.sp4_v_b_1 <X> T_9_15.lc_trk_g1_1
 (14 5)  (456 245)  (456 245)  routing T_9_15.sp4_h_r_0 <X> T_9_15.lc_trk_g1_0
 (15 5)  (457 245)  (457 245)  routing T_9_15.sp4_h_r_0 <X> T_9_15.lc_trk_g1_0
 (16 5)  (458 245)  (458 245)  routing T_9_15.sp4_h_r_0 <X> T_9_15.lc_trk_g1_0
 (17 5)  (459 245)  (459 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (11 6)  (453 246)  (453 246)  routing T_9_15.sp4_h_l_37 <X> T_9_15.sp4_v_t_40
 (9 10)  (451 250)  (451 250)  routing T_9_15.sp4_v_b_7 <X> T_9_15.sp4_h_l_42
 (26 10)  (468 250)  (468 250)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (471 250)  (471 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (474 250)  (474 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (476 250)  (476 250)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (479 250)  (479 250)  LC_5 Logic Functioning bit
 (38 10)  (480 250)  (480 250)  LC_5 Logic Functioning bit
 (39 10)  (481 250)  (481 250)  LC_5 Logic Functioning bit
 (41 10)  (483 250)  (483 250)  LC_5 Logic Functioning bit
 (26 11)  (468 251)  (468 251)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 251)  (471 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (472 251)  (472 251)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (474 251)  (474 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (476 251)  (476 251)  routing T_9_15.lc_trk_g1_0 <X> T_9_15.input_2_5
 (36 11)  (478 251)  (478 251)  LC_5 Logic Functioning bit
 (38 11)  (480 251)  (480 251)  LC_5 Logic Functioning bit
 (39 11)  (481 251)  (481 251)  LC_5 Logic Functioning bit
 (40 11)  (482 251)  (482 251)  LC_5 Logic Functioning bit
 (41 11)  (483 251)  (483 251)  LC_5 Logic Functioning bit
 (43 11)  (485 251)  (485 251)  LC_5 Logic Functioning bit
 (4 14)  (446 254)  (446 254)  routing T_9_15.sp4_v_b_1 <X> T_9_15.sp4_v_t_44
 (6 14)  (448 254)  (448 254)  routing T_9_15.sp4_v_b_1 <X> T_9_15.sp4_v_t_44
 (8 15)  (450 255)  (450 255)  routing T_9_15.sp4_v_b_7 <X> T_9_15.sp4_v_t_47
 (10 15)  (452 255)  (452 255)  routing T_9_15.sp4_v_b_7 <X> T_9_15.sp4_v_t_47


RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 1)  (649 241)  (649 241)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 243)  (663 243)  IOB_0 IO Functioning bit
 (17 5)  (663 245)  (663 245)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (648 246)  (648 246)  IO control bit: IORIGHT_REN_0

 (11 7)  (657 247)  (657 247)  routing T_13_15.span4_vert_t_14 <X> T_13_15.span4_horz_37
 (17 9)  (663 249)  (663 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (663 253)  (663 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (5 6)  (12 230)  (12 230)  routing T_0_14.span4_horz_47 <X> T_0_14.lc_trk_g0_7
 (6 6)  (11 230)  (11 230)  routing T_0_14.span4_horz_47 <X> T_0_14.lc_trk_g0_7
 (7 6)  (10 230)  (10 230)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_47 lc_trk_g0_7
 (8 6)  (9 230)  (9 230)  routing T_0_14.span4_horz_47 <X> T_0_14.lc_trk_g0_7
 (8 7)  (9 231)  (9 231)  routing T_0_14.span4_horz_47 <X> T_0_14.lc_trk_g0_7
 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0

 (13 10)  (4 234)  (4 234)  routing T_0_14.lc_trk_g0_7 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 234)  (1 234)  IOB_1 IO Functioning bit
 (12 11)  (5 235)  (5 235)  routing T_0_14.lc_trk_g0_7 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 235)  (4 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 237)  (0 237)  IOB_1 IO Functioning bit
 (16 14)  (1 238)  (1 238)  IOB_1 IO Functioning bit


LogicTile_1_14

 (10 14)  (28 238)  (28 238)  routing T_1_14.sp4_v_b_5 <X> T_1_14.sp4_h_l_47


LogicTile_2_14

 (3 4)  (75 228)  (75 228)  routing T_2_14.sp12_v_b_0 <X> T_2_14.sp12_h_r_0
 (3 5)  (75 229)  (75 229)  routing T_2_14.sp12_v_b_0 <X> T_2_14.sp12_h_r_0


LogicTile_4_14

 (8 9)  (176 233)  (176 233)  routing T_4_14.sp4_h_r_7 <X> T_4_14.sp4_v_b_7
 (19 15)  (187 239)  (187 239)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_14

 (17 2)  (239 226)  (239 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (248 226)  (248 226)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (249 226)  (249 226)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 226)  (251 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 226)  (254 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 226)  (255 226)  routing T_5_14.lc_trk_g2_0 <X> T_5_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (257 226)  (257 226)  routing T_5_14.lc_trk_g0_5 <X> T_5_14.input_2_1
 (36 2)  (258 226)  (258 226)  LC_1 Logic Functioning bit
 (37 2)  (259 226)  (259 226)  LC_1 Logic Functioning bit
 (40 2)  (262 226)  (262 226)  LC_1 Logic Functioning bit
 (42 2)  (264 226)  (264 226)  LC_1 Logic Functioning bit
 (43 2)  (265 226)  (265 226)  LC_1 Logic Functioning bit
 (46 2)  (268 226)  (268 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (275 226)  (275 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (248 227)  (248 227)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (249 227)  (249 227)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 227)  (250 227)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 227)  (251 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 227)  (252 227)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (254 227)  (254 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (258 227)  (258 227)  LC_1 Logic Functioning bit
 (37 3)  (259 227)  (259 227)  LC_1 Logic Functioning bit
 (38 3)  (260 227)  (260 227)  LC_1 Logic Functioning bit
 (39 3)  (261 227)  (261 227)  LC_1 Logic Functioning bit
 (40 3)  (262 227)  (262 227)  LC_1 Logic Functioning bit
 (41 3)  (263 227)  (263 227)  LC_1 Logic Functioning bit
 (42 3)  (264 227)  (264 227)  LC_1 Logic Functioning bit
 (43 3)  (265 227)  (265 227)  LC_1 Logic Functioning bit
 (46 3)  (268 227)  (268 227)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (22 4)  (244 228)  (244 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (245 228)  (245 228)  routing T_5_14.sp4_v_b_19 <X> T_5_14.lc_trk_g1_3
 (24 4)  (246 228)  (246 228)  routing T_5_14.sp4_v_b_19 <X> T_5_14.lc_trk_g1_3
 (26 6)  (248 230)  (248 230)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (249 230)  (249 230)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 230)  (251 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 230)  (254 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 230)  (255 230)  routing T_5_14.lc_trk_g2_0 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (46 6)  (268 230)  (268 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (248 231)  (248 231)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (249 231)  (249 231)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 231)  (250 231)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 231)  (251 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 231)  (252 231)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (258 231)  (258 231)  LC_3 Logic Functioning bit
 (38 7)  (260 231)  (260 231)  LC_3 Logic Functioning bit
 (46 7)  (268 231)  (268 231)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (0 8)  (222 232)  (222 232)  routing T_5_14.glb_netwk_6 <X> T_5_14.glb2local_1
 (1 8)  (223 232)  (223 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (6 8)  (228 232)  (228 232)  routing T_5_14.sp4_h_r_1 <X> T_5_14.sp4_v_b_6
 (1 9)  (223 233)  (223 233)  routing T_5_14.glb_netwk_6 <X> T_5_14.glb2local_1
 (10 9)  (232 233)  (232 233)  routing T_5_14.sp4_h_r_2 <X> T_5_14.sp4_v_b_7
 (16 9)  (238 233)  (238 233)  routing T_5_14.sp12_v_b_8 <X> T_5_14.lc_trk_g2_0
 (17 9)  (239 233)  (239 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 15)  (244 239)  (244 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (245 239)  (245 239)  routing T_5_14.sp12_v_t_21 <X> T_5_14.lc_trk_g3_6
 (25 15)  (247 239)  (247 239)  routing T_5_14.sp12_v_t_21 <X> T_5_14.lc_trk_g3_6


LogicTile_6_14

 (5 1)  (281 225)  (281 225)  routing T_6_14.sp4_h_r_0 <X> T_6_14.sp4_v_b_0


LogicTile_7_14

 (5 7)  (339 231)  (339 231)  routing T_7_14.sp4_h_l_38 <X> T_7_14.sp4_v_t_38


LogicTile_8_14

 (10 7)  (398 231)  (398 231)  routing T_8_14.sp4_h_l_46 <X> T_8_14.sp4_v_t_41


LogicTile_9_14

 (4 2)  (446 226)  (446 226)  routing T_9_14.sp4_h_r_0 <X> T_9_14.sp4_v_t_37
 (8 2)  (450 226)  (450 226)  routing T_9_14.sp4_h_r_1 <X> T_9_14.sp4_h_l_36
 (5 3)  (447 227)  (447 227)  routing T_9_14.sp4_h_r_0 <X> T_9_14.sp4_v_t_37
 (12 3)  (454 227)  (454 227)  routing T_9_14.sp4_h_l_39 <X> T_9_14.sp4_v_t_39
 (5 11)  (447 235)  (447 235)  routing T_9_14.sp4_h_l_43 <X> T_9_14.sp4_v_t_43


RAM_Tile_10_14

 (6 3)  (502 227)  (502 227)  routing T_10_14.sp4_h_r_0 <X> T_10_14.sp4_h_l_37


IO_Tile_13_14

 (1 0)  (647 224)  (647 224)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (649 225)  (649 225)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 227)  (663 227)  IOB_0 IO Functioning bit
 (2 6)  (648 230)  (648 230)  IO control bit: IORIGHT_REN_0

 (12 7)  (658 231)  (658 231)  routing T_13_14.span4_vert_b_2 <X> T_13_14.span4_horz_37
 (2 9)  (648 233)  (648 233)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (17 13)  (663 237)  (663 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: BIOLEFT_REN_1

 (17 2)  (0 210)  (0 210)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 211)  (0 211)  IOB_0 IO Functioning bit
 (2 6)  (15 214)  (15 214)  IO control bit: BIOLEFT_REN_0

 (0 8)  (17 216)  (17 216)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_20
 (16 9)  (1 217)  (1 217)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 221)  (0 221)  IOB_1 IO Functioning bit


LogicTile_1_13

 (3 6)  (21 214)  (21 214)  routing T_1_13.sp12_h_r_0 <X> T_1_13.sp12_v_t_23
 (3 7)  (21 215)  (21 215)  routing T_1_13.sp12_h_r_0 <X> T_1_13.sp12_v_t_23


LogicTile_2_13

 (4 2)  (76 210)  (76 210)  routing T_2_13.sp4_h_r_0 <X> T_2_13.sp4_v_t_37
 (5 3)  (77 211)  (77 211)  routing T_2_13.sp4_h_r_0 <X> T_2_13.sp4_v_t_37


RAM_Tile_3_13

 (12 0)  (138 208)  (138 208)  routing T_3_13.sp4_v_b_2 <X> T_3_13.sp4_h_r_2
 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control

 (11 1)  (137 209)  (137 209)  routing T_3_13.sp4_v_b_2 <X> T_3_13.sp4_h_r_2
 (4 2)  (130 210)  (130 210)  routing T_3_13.sp4_h_r_6 <X> T_3_13.sp4_v_t_37
 (6 2)  (132 210)  (132 210)  routing T_3_13.sp4_h_r_6 <X> T_3_13.sp4_v_t_37
 (5 3)  (131 211)  (131 211)  routing T_3_13.sp4_h_r_6 <X> T_3_13.sp4_v_t_37
 (11 5)  (137 213)  (137 213)  routing T_3_13.sp4_h_l_44 <X> T_3_13.sp4_h_r_5
 (13 5)  (139 213)  (139 213)  routing T_3_13.sp4_h_l_44 <X> T_3_13.sp4_h_r_5


LogicTile_4_13

 (0 0)  (168 208)  (168 208)  Negative Clock bit

 (22 0)  (190 208)  (190 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (197 208)  (197 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 208)  (200 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 208)  (201 208)  routing T_4_13.lc_trk_g2_3 <X> T_4_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (203 208)  (203 208)  routing T_4_13.lc_trk_g1_5 <X> T_4_13.input_2_0
 (36 0)  (204 208)  (204 208)  LC_0 Logic Functioning bit
 (38 0)  (206 208)  (206 208)  LC_0 Logic Functioning bit
 (43 0)  (211 208)  (211 208)  LC_0 Logic Functioning bit
 (45 0)  (213 208)  (213 208)  LC_0 Logic Functioning bit
 (52 0)  (220 208)  (220 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (190 209)  (190 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (191 209)  (191 209)  routing T_4_13.sp4_v_b_18 <X> T_4_13.lc_trk_g0_2
 (24 1)  (192 209)  (192 209)  routing T_4_13.sp4_v_b_18 <X> T_4_13.lc_trk_g0_2
 (26 1)  (194 209)  (194 209)  routing T_4_13.lc_trk_g3_3 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 209)  (195 209)  routing T_4_13.lc_trk_g3_3 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 209)  (196 209)  routing T_4_13.lc_trk_g3_3 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 209)  (197 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (198 209)  (198 209)  routing T_4_13.lc_trk_g0_3 <X> T_4_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (199 209)  (199 209)  routing T_4_13.lc_trk_g2_3 <X> T_4_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 209)  (200 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (202 209)  (202 209)  routing T_4_13.lc_trk_g1_5 <X> T_4_13.input_2_0
 (36 1)  (204 209)  (204 209)  LC_0 Logic Functioning bit
 (37 1)  (205 209)  (205 209)  LC_0 Logic Functioning bit
 (39 1)  (207 209)  (207 209)  LC_0 Logic Functioning bit
 (43 1)  (211 209)  (211 209)  LC_0 Logic Functioning bit
 (0 2)  (168 210)  (168 210)  routing T_4_13.glb_netwk_3 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (2 2)  (170 210)  (170 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (182 210)  (182 210)  routing T_4_13.sp12_h_l_3 <X> T_4_13.lc_trk_g0_4
 (0 3)  (168 211)  (168 211)  routing T_4_13.glb_netwk_3 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (14 3)  (182 211)  (182 211)  routing T_4_13.sp12_h_l_3 <X> T_4_13.lc_trk_g0_4
 (15 3)  (183 211)  (183 211)  routing T_4_13.sp12_h_l_3 <X> T_4_13.lc_trk_g0_4
 (17 3)  (185 211)  (185 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (1 4)  (169 212)  (169 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (190 212)  (190 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (1 5)  (169 213)  (169 213)  routing T_4_13.lc_trk_g0_2 <X> T_4_13.wire_logic_cluster/lc_7/cen
 (21 5)  (189 213)  (189 213)  routing T_4_13.sp4_r_v_b_27 <X> T_4_13.lc_trk_g1_3
 (16 6)  (184 214)  (184 214)  routing T_4_13.sp4_v_b_13 <X> T_4_13.lc_trk_g1_5
 (17 6)  (185 214)  (185 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (186 214)  (186 214)  routing T_4_13.sp4_v_b_13 <X> T_4_13.lc_trk_g1_5
 (2 7)  (170 215)  (170 215)  Column buffer control bit: LH_colbuf_cntl_3

 (18 7)  (186 215)  (186 215)  routing T_4_13.sp4_v_b_13 <X> T_4_13.lc_trk_g1_5
 (22 8)  (190 216)  (190 216)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (192 216)  (192 216)  routing T_4_13.tnr_op_3 <X> T_4_13.lc_trk_g2_3
 (26 8)  (194 216)  (194 216)  routing T_4_13.lc_trk_g0_4 <X> T_4_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (197 216)  (197 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (200 216)  (200 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 216)  (201 216)  routing T_4_13.lc_trk_g2_3 <X> T_4_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (203 216)  (203 216)  routing T_4_13.lc_trk_g3_7 <X> T_4_13.input_2_4
 (36 8)  (204 216)  (204 216)  LC_4 Logic Functioning bit
 (38 8)  (206 216)  (206 216)  LC_4 Logic Functioning bit
 (43 8)  (211 216)  (211 216)  LC_4 Logic Functioning bit
 (45 8)  (213 216)  (213 216)  LC_4 Logic Functioning bit
 (46 8)  (214 216)  (214 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (197 217)  (197 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (198 217)  (198 217)  routing T_4_13.lc_trk_g0_3 <X> T_4_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (199 217)  (199 217)  routing T_4_13.lc_trk_g2_3 <X> T_4_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (200 217)  (200 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (201 217)  (201 217)  routing T_4_13.lc_trk_g3_7 <X> T_4_13.input_2_4
 (34 9)  (202 217)  (202 217)  routing T_4_13.lc_trk_g3_7 <X> T_4_13.input_2_4
 (35 9)  (203 217)  (203 217)  routing T_4_13.lc_trk_g3_7 <X> T_4_13.input_2_4
 (36 9)  (204 217)  (204 217)  LC_4 Logic Functioning bit
 (37 9)  (205 217)  (205 217)  LC_4 Logic Functioning bit
 (39 9)  (207 217)  (207 217)  LC_4 Logic Functioning bit
 (43 9)  (211 217)  (211 217)  LC_4 Logic Functioning bit
 (22 10)  (190 218)  (190 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (191 218)  (191 218)  routing T_4_13.sp12_v_b_23 <X> T_4_13.lc_trk_g2_7
 (25 10)  (193 218)  (193 218)  routing T_4_13.sp4_v_b_38 <X> T_4_13.lc_trk_g2_6
 (21 11)  (189 219)  (189 219)  routing T_4_13.sp12_v_b_23 <X> T_4_13.lc_trk_g2_7
 (22 11)  (190 219)  (190 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (191 219)  (191 219)  routing T_4_13.sp4_v_b_38 <X> T_4_13.lc_trk_g2_6
 (25 11)  (193 219)  (193 219)  routing T_4_13.sp4_v_b_38 <X> T_4_13.lc_trk_g2_6
 (22 12)  (190 220)  (190 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (2 13)  (170 221)  (170 221)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (168 222)  (168 222)  routing T_4_13.glb_netwk_6 <X> T_4_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 222)  (169 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (190 222)  (190 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (191 222)  (191 222)  routing T_4_13.sp12_v_t_12 <X> T_4_13.lc_trk_g3_7
 (28 14)  (196 222)  (196 222)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 222)  (197 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 222)  (198 222)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 222)  (200 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (202 222)  (202 222)  routing T_4_13.lc_trk_g1_3 <X> T_4_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (203 222)  (203 222)  routing T_4_13.lc_trk_g2_7 <X> T_4_13.input_2_7
 (36 14)  (204 222)  (204 222)  LC_7 Logic Functioning bit
 (38 14)  (206 222)  (206 222)  LC_7 Logic Functioning bit
 (43 14)  (211 222)  (211 222)  LC_7 Logic Functioning bit
 (45 14)  (213 222)  (213 222)  LC_7 Logic Functioning bit
 (52 14)  (220 222)  (220 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (168 223)  (168 223)  routing T_4_13.glb_netwk_6 <X> T_4_13.wire_logic_cluster/lc_7/s_r
 (26 15)  (194 223)  (194 223)  routing T_4_13.lc_trk_g2_3 <X> T_4_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 223)  (196 223)  routing T_4_13.lc_trk_g2_3 <X> T_4_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 223)  (197 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 223)  (198 223)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (199 223)  (199 223)  routing T_4_13.lc_trk_g1_3 <X> T_4_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (200 223)  (200 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (201 223)  (201 223)  routing T_4_13.lc_trk_g2_7 <X> T_4_13.input_2_7
 (35 15)  (203 223)  (203 223)  routing T_4_13.lc_trk_g2_7 <X> T_4_13.input_2_7
 (36 15)  (204 223)  (204 223)  LC_7 Logic Functioning bit
 (37 15)  (205 223)  (205 223)  LC_7 Logic Functioning bit
 (38 15)  (206 223)  (206 223)  LC_7 Logic Functioning bit
 (42 15)  (210 223)  (210 223)  LC_7 Logic Functioning bit


LogicTile_5_13

 (0 0)  (222 208)  (222 208)  Negative Clock bit

 (21 0)  (243 208)  (243 208)  routing T_5_13.sp12_h_r_3 <X> T_5_13.lc_trk_g0_3
 (22 0)  (244 208)  (244 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (246 208)  (246 208)  routing T_5_13.sp12_h_r_3 <X> T_5_13.lc_trk_g0_3
 (29 0)  (251 208)  (251 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (254 208)  (254 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 208)  (255 208)  routing T_5_13.lc_trk_g3_0 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (256 208)  (256 208)  routing T_5_13.lc_trk_g3_0 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (258 208)  (258 208)  LC_0 Logic Functioning bit
 (37 0)  (259 208)  (259 208)  LC_0 Logic Functioning bit
 (38 0)  (260 208)  (260 208)  LC_0 Logic Functioning bit
 (41 0)  (263 208)  (263 208)  LC_0 Logic Functioning bit
 (43 0)  (265 208)  (265 208)  LC_0 Logic Functioning bit
 (45 0)  (267 208)  (267 208)  LC_0 Logic Functioning bit
 (47 0)  (269 208)  (269 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (243 209)  (243 209)  routing T_5_13.sp12_h_r_3 <X> T_5_13.lc_trk_g0_3
 (22 1)  (244 209)  (244 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (245 209)  (245 209)  routing T_5_13.sp4_v_b_18 <X> T_5_13.lc_trk_g0_2
 (24 1)  (246 209)  (246 209)  routing T_5_13.sp4_v_b_18 <X> T_5_13.lc_trk_g0_2
 (26 1)  (248 209)  (248 209)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (249 209)  (249 209)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 209)  (251 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 209)  (252 209)  routing T_5_13.lc_trk_g0_3 <X> T_5_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (254 209)  (254 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (255 209)  (255 209)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.input_2_0
 (34 1)  (256 209)  (256 209)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.input_2_0
 (36 1)  (258 209)  (258 209)  LC_0 Logic Functioning bit
 (37 1)  (259 209)  (259 209)  LC_0 Logic Functioning bit
 (0 2)  (222 210)  (222 210)  routing T_5_13.glb_netwk_3 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (2 2)  (224 210)  (224 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (222 211)  (222 211)  routing T_5_13.glb_netwk_3 <X> T_5_13.wire_logic_cluster/lc_7/clk
 (1 4)  (223 212)  (223 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (244 212)  (244 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (246 212)  (246 212)  routing T_5_13.top_op_3 <X> T_5_13.lc_trk_g1_3
 (1 5)  (223 213)  (223 213)  routing T_5_13.lc_trk_g0_2 <X> T_5_13.wire_logic_cluster/lc_7/cen
 (21 5)  (243 213)  (243 213)  routing T_5_13.top_op_3 <X> T_5_13.lc_trk_g1_3
 (2 7)  (224 215)  (224 215)  Column buffer control bit: LH_colbuf_cntl_3

 (22 8)  (244 216)  (244 216)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (245 216)  (245 216)  routing T_5_13.sp12_v_b_11 <X> T_5_13.lc_trk_g2_3
 (22 9)  (244 217)  (244 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (245 217)  (245 217)  routing T_5_13.sp4_h_l_15 <X> T_5_13.lc_trk_g2_2
 (24 9)  (246 217)  (246 217)  routing T_5_13.sp4_h_l_15 <X> T_5_13.lc_trk_g2_2
 (25 9)  (247 217)  (247 217)  routing T_5_13.sp4_h_l_15 <X> T_5_13.lc_trk_g2_2
 (17 10)  (239 218)  (239 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (15 12)  (237 220)  (237 220)  routing T_5_13.sp12_v_b_1 <X> T_5_13.lc_trk_g3_1
 (17 12)  (239 220)  (239 220)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (240 220)  (240 220)  routing T_5_13.sp12_v_b_1 <X> T_5_13.lc_trk_g3_1
 (27 12)  (249 220)  (249 220)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (250 220)  (250 220)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 220)  (251 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 220)  (252 220)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (254 220)  (254 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 220)  (255 220)  routing T_5_13.lc_trk_g2_3 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (45 12)  (267 220)  (267 220)  LC_6 Logic Functioning bit
 (2 13)  (224 221)  (224 221)  Column buffer control bit: LH_colbuf_cntl_6

 (15 13)  (237 221)  (237 221)  routing T_5_13.sp4_v_t_29 <X> T_5_13.lc_trk_g3_0
 (16 13)  (238 221)  (238 221)  routing T_5_13.sp4_v_t_29 <X> T_5_13.lc_trk_g3_0
 (17 13)  (239 221)  (239 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (240 221)  (240 221)  routing T_5_13.sp12_v_b_1 <X> T_5_13.lc_trk_g3_1
 (27 13)  (249 221)  (249 221)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (250 221)  (250 221)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 221)  (251 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (252 221)  (252 221)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (253 221)  (253 221)  routing T_5_13.lc_trk_g2_3 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (254 221)  (254 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (255 221)  (255 221)  routing T_5_13.lc_trk_g2_2 <X> T_5_13.input_2_6
 (35 13)  (257 221)  (257 221)  routing T_5_13.lc_trk_g2_2 <X> T_5_13.input_2_6
 (36 13)  (258 221)  (258 221)  LC_6 Logic Functioning bit
 (53 13)  (275 221)  (275 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (222 222)  (222 222)  routing T_5_13.glb_netwk_6 <X> T_5_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 222)  (223 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (225 222)  (225 222)  routing T_5_13.sp12_v_b_1 <X> T_5_13.sp12_v_t_22
 (16 14)  (238 222)  (238 222)  routing T_5_13.sp12_v_t_10 <X> T_5_13.lc_trk_g3_5
 (17 14)  (239 222)  (239 222)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (247 222)  (247 222)  routing T_5_13.sp4_v_b_30 <X> T_5_13.lc_trk_g3_6
 (26 14)  (248 222)  (248 222)  routing T_5_13.lc_trk_g2_5 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (249 222)  (249 222)  routing T_5_13.lc_trk_g3_5 <X> T_5_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 222)  (250 222)  routing T_5_13.lc_trk_g3_5 <X> T_5_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 222)  (251 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 222)  (252 222)  routing T_5_13.lc_trk_g3_5 <X> T_5_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (254 222)  (254 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (256 222)  (256 222)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 222)  (258 222)  LC_7 Logic Functioning bit
 (37 14)  (259 222)  (259 222)  LC_7 Logic Functioning bit
 (38 14)  (260 222)  (260 222)  LC_7 Logic Functioning bit
 (39 14)  (261 222)  (261 222)  LC_7 Logic Functioning bit
 (40 14)  (262 222)  (262 222)  LC_7 Logic Functioning bit
 (42 14)  (264 222)  (264 222)  LC_7 Logic Functioning bit
 (45 14)  (267 222)  (267 222)  LC_7 Logic Functioning bit
 (46 14)  (268 222)  (268 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (222 223)  (222 223)  routing T_5_13.glb_netwk_6 <X> T_5_13.wire_logic_cluster/lc_7/s_r
 (22 15)  (244 223)  (244 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (245 223)  (245 223)  routing T_5_13.sp4_v_b_30 <X> T_5_13.lc_trk_g3_6
 (28 15)  (250 223)  (250 223)  routing T_5_13.lc_trk_g2_5 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 223)  (251 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (253 223)  (253 223)  routing T_5_13.lc_trk_g1_3 <X> T_5_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (259 223)  (259 223)  LC_7 Logic Functioning bit
 (39 15)  (261 223)  (261 223)  LC_7 Logic Functioning bit
 (40 15)  (262 223)  (262 223)  LC_7 Logic Functioning bit
 (42 15)  (264 223)  (264 223)  LC_7 Logic Functioning bit


LogicTile_6_13

 (9 3)  (285 211)  (285 211)  routing T_6_13.sp4_v_b_5 <X> T_6_13.sp4_v_t_36
 (10 3)  (286 211)  (286 211)  routing T_6_13.sp4_v_b_5 <X> T_6_13.sp4_v_t_36
 (2 12)  (278 220)  (278 220)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_7_13

 (2 7)  (336 215)  (336 215)  Column buffer control bit: LH_colbuf_cntl_3

 (11 12)  (345 220)  (345 220)  routing T_7_13.sp4_h_l_40 <X> T_7_13.sp4_v_b_11
 (13 12)  (347 220)  (347 220)  routing T_7_13.sp4_h_l_40 <X> T_7_13.sp4_v_b_11
 (2 13)  (336 221)  (336 221)  Column buffer control bit: LH_colbuf_cntl_6

 (12 13)  (346 221)  (346 221)  routing T_7_13.sp4_h_l_40 <X> T_7_13.sp4_v_b_11


LogicTile_8_13

 (3 1)  (391 209)  (391 209)  routing T_8_13.sp12_h_l_23 <X> T_8_13.sp12_v_b_0
 (2 7)  (390 215)  (390 215)  Column buffer control bit: LH_colbuf_cntl_3

 (2 13)  (390 221)  (390 221)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_9_13

 (11 4)  (453 212)  (453 212)  routing T_9_13.sp4_h_l_46 <X> T_9_13.sp4_v_b_5
 (13 4)  (455 212)  (455 212)  routing T_9_13.sp4_h_l_46 <X> T_9_13.sp4_v_b_5
 (12 5)  (454 213)  (454 213)  routing T_9_13.sp4_h_l_46 <X> T_9_13.sp4_v_b_5
 (2 7)  (444 215)  (444 215)  Column buffer control bit: LH_colbuf_cntl_3

 (2 13)  (444 221)  (444 221)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_10_13

 (3 1)  (499 209)  (499 209)  routing T_10_13.sp12_h_l_23 <X> T_10_13.sp12_v_b_0
 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 1)  (649 209)  (649 209)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 211)  (663 211)  IOB_0 IO Functioning bit
 (17 5)  (663 213)  (663 213)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (648 214)  (648 214)  IO control bit: IORIGHT_REN_0

 (16 8)  (662 216)  (662 216)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (663 221)  (663 221)  IOB_1 IO Functioning bit


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (5 4)  (12 196)  (12 196)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g0_5
 (7 4)  (10 196)  (10 196)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_6 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (8 5)  (9 197)  (9 197)  routing T_0_12.span4_vert_b_5 <X> T_0_12.lc_trk_g0_5
 (12 5)  (5 197)  (5 197)  routing T_0_12.lc_trk_g0_6 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (4 7)  (13 199)  (13 199)  routing T_0_12.span4_vert_b_6 <X> T_0_12.lc_trk_g0_6
 (5 7)  (12 199)  (12 199)  routing T_0_12.span4_vert_b_6 <X> T_0_12.lc_trk_g0_6
 (7 7)  (10 199)  (10 199)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0

 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g0_5 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (16 14)  (1 206)  (1 206)  IOB_1 IO Functioning bit


LogicTile_1_12



LogicTile_2_12

 (2 7)  (74 199)  (74 199)  Column buffer control bit: LH_colbuf_cntl_3

 (2 13)  (74 205)  (74 205)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_3_12

 (19 2)  (145 194)  (145 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2


LogicTile_4_12

 (3 6)  (171 198)  (171 198)  routing T_4_12.sp12_h_r_0 <X> T_4_12.sp12_v_t_23
 (4 6)  (172 198)  (172 198)  routing T_4_12.sp4_v_b_7 <X> T_4_12.sp4_v_t_38
 (6 6)  (174 198)  (174 198)  routing T_4_12.sp4_v_b_7 <X> T_4_12.sp4_v_t_38
 (3 7)  (171 199)  (171 199)  routing T_4_12.sp12_h_r_0 <X> T_4_12.sp12_v_t_23


LogicTile_5_12

 (11 6)  (233 198)  (233 198)  routing T_5_12.sp4_v_b_9 <X> T_5_12.sp4_v_t_40
 (13 6)  (235 198)  (235 198)  routing T_5_12.sp4_v_b_9 <X> T_5_12.sp4_v_t_40


LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12

 (17 3)  (663 195)  (663 195)  IOB_0 IO Functioning bit
 (17 5)  (663 197)  (663 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 182)  (15 182)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



LogicTile_5_11

 (8 0)  (230 176)  (230 176)  routing T_5_11.sp4_v_b_1 <X> T_5_11.sp4_h_r_1
 (9 0)  (231 176)  (231 176)  routing T_5_11.sp4_v_b_1 <X> T_5_11.sp4_h_r_1
 (4 6)  (226 182)  (226 182)  routing T_5_11.sp4_v_b_7 <X> T_5_11.sp4_v_t_38
 (6 6)  (228 182)  (228 182)  routing T_5_11.sp4_v_b_7 <X> T_5_11.sp4_v_t_38
 (8 8)  (230 184)  (230 184)  routing T_5_11.sp4_v_b_7 <X> T_5_11.sp4_h_r_7
 (9 8)  (231 184)  (231 184)  routing T_5_11.sp4_v_b_7 <X> T_5_11.sp4_h_r_7
 (4 10)  (226 186)  (226 186)  routing T_5_11.sp4_v_b_10 <X> T_5_11.sp4_v_t_43
 (6 10)  (228 186)  (228 186)  routing T_5_11.sp4_v_b_10 <X> T_5_11.sp4_v_t_43


LogicTile_8_11

 (3 6)  (391 182)  (391 182)  routing T_8_11.sp12_h_r_0 <X> T_8_11.sp12_v_t_23
 (3 7)  (391 183)  (391 183)  routing T_8_11.sp12_h_r_0 <X> T_8_11.sp12_v_t_23


LogicTile_9_11

 (8 3)  (450 179)  (450 179)  routing T_9_11.sp4_h_l_36 <X> T_9_11.sp4_v_t_36
 (8 11)  (450 187)  (450 187)  routing T_9_11.sp4_h_l_42 <X> T_9_11.sp4_v_t_42


RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (3 1)  (649 177)  (649 177)  IO control bit: IORIGHT_REN_1

 (17 2)  (663 178)  (663 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (663 179)  (663 179)  IOB_0 IO Functioning bit
 (2 6)  (648 182)  (648 182)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (2 11)  (648 187)  (648 187)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_14
 (17 13)  (663 189)  (663 189)  IOB_1 IO Functioning bit


IO_Tile_0_10

 (16 0)  (1 160)  (1 160)  IOB_0 IO Functioning bit
 (3 1)  (14 161)  (14 161)  IO control bit: BIOLEFT_REN_1

 (4 2)  (13 162)  (13 162)  routing T_0_10.span4_horz_10 <X> T_0_10.lc_trk_g0_2
 (4 3)  (13 163)  (13 163)  routing T_0_10.span4_horz_10 <X> T_0_10.lc_trk_g0_2
 (6 3)  (11 163)  (11 163)  routing T_0_10.span4_horz_10 <X> T_0_10.lc_trk_g0_2
 (7 3)  (10 163)  (10 163)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_10 lc_trk_g0_2
 (17 3)  (0 163)  (0 163)  IOB_0 IO Functioning bit
 (16 4)  (1 164)  (1 164)  IOB_0 IO Functioning bit
 (12 5)  (5 165)  (5 165)  routing T_0_10.lc_trk_g0_2 <X> T_0_10.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 165)  (4 165)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 166)  (15 166)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0

 (4 10)  (13 170)  (13 170)  routing T_0_10.span4_horz_2 <X> T_0_10.lc_trk_g1_2
 (12 10)  (5 170)  (5 170)  routing T_0_10.lc_trk_g1_2 <X> T_0_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 170)  (1 170)  IOB_1 IO Functioning bit
 (6 11)  (11 171)  (11 171)  routing T_0_10.span4_horz_2 <X> T_0_10.lc_trk_g1_2
 (7 11)  (10 171)  (10 171)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_2 lc_trk_g1_2
 (12 11)  (5 171)  (5 171)  routing T_0_10.lc_trk_g1_2 <X> T_0_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 171)  (4 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 173)  (0 173)  IOB_1 IO Functioning bit
 (16 14)  (1 174)  (1 174)  IOB_1 IO Functioning bit


LogicTile_1_10

 (11 6)  (29 166)  (29 166)  routing T_1_10.sp4_v_b_9 <X> T_1_10.sp4_v_t_40
 (13 6)  (31 166)  (31 166)  routing T_1_10.sp4_v_b_9 <X> T_1_10.sp4_v_t_40


LogicTile_2_10

 (0 0)  (72 160)  (72 160)  Negative Clock bit

 (22 0)  (94 160)  (94 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (93 161)  (93 161)  routing T_2_10.sp4_r_v_b_32 <X> T_2_10.lc_trk_g0_3
 (0 2)  (72 162)  (72 162)  routing T_2_10.glb_netwk_3 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (2 2)  (74 162)  (74 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (36 2)  (108 162)  (108 162)  LC_1 Logic Functioning bit
 (38 2)  (110 162)  (110 162)  LC_1 Logic Functioning bit
 (41 2)  (113 162)  (113 162)  LC_1 Logic Functioning bit
 (43 2)  (115 162)  (115 162)  LC_1 Logic Functioning bit
 (45 2)  (117 162)  (117 162)  LC_1 Logic Functioning bit
 (0 3)  (72 163)  (72 163)  routing T_2_10.glb_netwk_3 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (26 3)  (98 163)  (98 163)  routing T_2_10.lc_trk_g0_3 <X> T_2_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 163)  (101 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (109 163)  (109 163)  LC_1 Logic Functioning bit
 (39 3)  (111 163)  (111 163)  LC_1 Logic Functioning bit
 (40 3)  (112 163)  (112 163)  LC_1 Logic Functioning bit
 (42 3)  (114 163)  (114 163)  LC_1 Logic Functioning bit
 (44 3)  (116 163)  (116 163)  LC_1 Logic Functioning bit
 (47 3)  (119 163)  (119 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (16 8)  (88 168)  (88 168)  routing T_2_10.sp12_v_t_6 <X> T_2_10.lc_trk_g2_1
 (17 8)  (89 168)  (89 168)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (27 10)  (99 170)  (99 170)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 170)  (100 170)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 170)  (101 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 170)  (103 170)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 170)  (104 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 170)  (105 170)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 170)  (106 170)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 170)  (108 170)  LC_5 Logic Functioning bit
 (38 10)  (110 170)  (110 170)  LC_5 Logic Functioning bit
 (39 10)  (111 170)  (111 170)  LC_5 Logic Functioning bit
 (40 10)  (112 170)  (112 170)  LC_5 Logic Functioning bit
 (41 10)  (113 170)  (113 170)  LC_5 Logic Functioning bit
 (45 10)  (117 170)  (117 170)  LC_5 Logic Functioning bit
 (46 10)  (118 170)  (118 170)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (98 171)  (98 171)  routing T_2_10.lc_trk_g0_3 <X> T_2_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 171)  (101 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 171)  (102 171)  routing T_2_10.lc_trk_g3_3 <X> T_2_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 171)  (103 171)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 171)  (104 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (105 171)  (105 171)  routing T_2_10.lc_trk_g2_1 <X> T_2_10.input_2_5
 (38 11)  (110 171)  (110 171)  LC_5 Logic Functioning bit
 (39 11)  (111 171)  (111 171)  LC_5 Logic Functioning bit
 (40 11)  (112 171)  (112 171)  LC_5 Logic Functioning bit
 (41 11)  (113 171)  (113 171)  LC_5 Logic Functioning bit
 (44 11)  (116 171)  (116 171)  LC_5 Logic Functioning bit
 (21 12)  (93 172)  (93 172)  routing T_2_10.sp4_h_r_35 <X> T_2_10.lc_trk_g3_3
 (22 12)  (94 172)  (94 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (95 172)  (95 172)  routing T_2_10.sp4_h_r_35 <X> T_2_10.lc_trk_g3_3
 (24 12)  (96 172)  (96 172)  routing T_2_10.sp4_h_r_35 <X> T_2_10.lc_trk_g3_3
 (0 14)  (72 174)  (72 174)  routing T_2_10.glb_netwk_6 <X> T_2_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 174)  (73 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (93 174)  (93 174)  routing T_2_10.sp4_v_t_18 <X> T_2_10.lc_trk_g3_7
 (22 14)  (94 174)  (94 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (95 174)  (95 174)  routing T_2_10.sp4_v_t_18 <X> T_2_10.lc_trk_g3_7
 (0 15)  (72 175)  (72 175)  routing T_2_10.glb_netwk_6 <X> T_2_10.wire_logic_cluster/lc_7/s_r


LogicTile_4_10

 (6 2)  (174 162)  (174 162)  routing T_4_10.sp4_v_b_9 <X> T_4_10.sp4_v_t_37
 (5 3)  (173 163)  (173 163)  routing T_4_10.sp4_v_b_9 <X> T_4_10.sp4_v_t_37
 (13 15)  (181 175)  (181 175)  routing T_4_10.sp4_v_b_6 <X> T_4_10.sp4_h_l_46


RAM_Tile_10_10

 (19 2)  (515 162)  (515 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2


IO_Tile_13_10

 (3 1)  (649 161)  (649 161)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 166)  (648 166)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_9

 (16 0)  (1 144)  (1 144)  IOB_0 IO Functioning bit
 (3 1)  (14 145)  (14 145)  IO control bit: GIOLEFT0_REN_1

 (11 2)  (6 146)  (6 146)  routing T_0_9.span4_vert_b_1 <X> T_0_9.span4_vert_t_13
 (17 3)  (0 147)  (0 147)  IOB_0 IO Functioning bit
 (13 4)  (4 148)  (4 148)  routing T_0_9.lc_trk_g0_6 <X> T_0_9.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (3 148)  (3 148)  routing T_0_9.lc_trk_g0_7 <X> T_0_9.wire_gbuf/in
 (15 4)  (2 148)  (2 148)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (16 4)  (1 148)  (1 148)  IOB_0 IO Functioning bit
 (12 5)  (5 149)  (5 149)  routing T_0_9.lc_trk_g0_6 <X> T_0_9.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 149)  (4 149)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (15 5)  (2 149)  (2 149)  routing T_0_9.lc_trk_g0_7 <X> T_0_9.wire_gbuf/in
 (2 6)  (15 150)  (15 150)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (5 6)  (12 150)  (12 150)  routing T_0_9.span4_vert_b_15 <X> T_0_9.lc_trk_g0_7
 (7 6)  (10 150)  (10 150)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 150)  (9 150)  routing T_0_9.span4_vert_b_15 <X> T_0_9.lc_trk_g0_7
 (12 6)  (5 150)  (5 150)  routing T_0_9.span4_horz_37 <X> T_0_9.span4_vert_t_14
 (6 7)  (11 151)  (11 151)  routing T_0_9.span12_horz_14 <X> T_0_9.lc_trk_g0_6
 (7 7)  (10 151)  (10 151)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_14 lc_trk_g0_6
 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0

 (5 9)  (12 153)  (12 153)  routing T_0_9.span4_horz_16 <X> T_0_9.lc_trk_g1_0
 (6 9)  (11 153)  (11 153)  routing T_0_9.span4_horz_16 <X> T_0_9.lc_trk_g1_0
 (7 9)  (10 153)  (10 153)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_16 lc_trk_g1_0
 (12 10)  (5 154)  (5 154)  routing T_0_9.lc_trk_g1_0 <X> T_0_9.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 154)  (1 154)  IOB_1 IO Functioning bit
 (13 11)  (4 155)  (4 155)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 157)  (0 157)  IOB_1 IO Functioning bit
 (16 14)  (1 158)  (1 158)  IOB_1 IO Functioning bit


LogicTile_1_9

 (5 2)  (23 146)  (23 146)  routing T_1_9.sp4_v_b_0 <X> T_1_9.sp4_h_l_37


LogicTile_2_9

 (0 0)  (72 144)  (72 144)  Negative Clock bit

 (26 0)  (98 144)  (98 144)  routing T_2_9.lc_trk_g3_5 <X> T_2_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 144)  (99 144)  routing T_2_9.lc_trk_g3_0 <X> T_2_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 144)  (100 144)  routing T_2_9.lc_trk_g3_0 <X> T_2_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 144)  (101 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 144)  (104 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 144)  (105 144)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 144)  (106 144)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 144)  (107 144)  routing T_2_9.lc_trk_g3_7 <X> T_2_9.input_2_0
 (36 0)  (108 144)  (108 144)  LC_0 Logic Functioning bit
 (38 0)  (110 144)  (110 144)  LC_0 Logic Functioning bit
 (39 0)  (111 144)  (111 144)  LC_0 Logic Functioning bit
 (40 0)  (112 144)  (112 144)  LC_0 Logic Functioning bit
 (41 0)  (113 144)  (113 144)  LC_0 Logic Functioning bit
 (45 0)  (117 144)  (117 144)  LC_0 Logic Functioning bit
 (27 1)  (99 145)  (99 145)  routing T_2_9.lc_trk_g3_5 <X> T_2_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 145)  (100 145)  routing T_2_9.lc_trk_g3_5 <X> T_2_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 145)  (101 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 145)  (103 145)  routing T_2_9.lc_trk_g3_2 <X> T_2_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 145)  (104 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (105 145)  (105 145)  routing T_2_9.lc_trk_g3_7 <X> T_2_9.input_2_0
 (34 1)  (106 145)  (106 145)  routing T_2_9.lc_trk_g3_7 <X> T_2_9.input_2_0
 (35 1)  (107 145)  (107 145)  routing T_2_9.lc_trk_g3_7 <X> T_2_9.input_2_0
 (38 1)  (110 145)  (110 145)  LC_0 Logic Functioning bit
 (39 1)  (111 145)  (111 145)  LC_0 Logic Functioning bit
 (40 1)  (112 145)  (112 145)  LC_0 Logic Functioning bit
 (41 1)  (113 145)  (113 145)  LC_0 Logic Functioning bit
 (44 1)  (116 145)  (116 145)  LC_0 Logic Functioning bit
 (46 1)  (118 145)  (118 145)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (72 146)  (72 146)  routing T_2_9.glb_netwk_3 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (2 2)  (74 146)  (74 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 146)  (86 146)  routing T_2_9.sp4_h_l_9 <X> T_2_9.lc_trk_g0_4
 (0 3)  (72 147)  (72 147)  routing T_2_9.glb_netwk_3 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (14 3)  (86 147)  (86 147)  routing T_2_9.sp4_h_l_9 <X> T_2_9.lc_trk_g0_4
 (15 3)  (87 147)  (87 147)  routing T_2_9.sp4_h_l_9 <X> T_2_9.lc_trk_g0_4
 (16 3)  (88 147)  (88 147)  routing T_2_9.sp4_h_l_9 <X> T_2_9.lc_trk_g0_4
 (17 3)  (89 147)  (89 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (32 8)  (104 152)  (104 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 152)  (105 152)  routing T_2_9.lc_trk_g3_0 <X> T_2_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 152)  (106 152)  routing T_2_9.lc_trk_g3_0 <X> T_2_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 152)  (108 152)  LC_4 Logic Functioning bit
 (37 8)  (109 152)  (109 152)  LC_4 Logic Functioning bit
 (38 8)  (110 152)  (110 152)  LC_4 Logic Functioning bit
 (39 8)  (111 152)  (111 152)  LC_4 Logic Functioning bit
 (45 8)  (117 152)  (117 152)  LC_4 Logic Functioning bit
 (36 9)  (108 153)  (108 153)  LC_4 Logic Functioning bit
 (37 9)  (109 153)  (109 153)  LC_4 Logic Functioning bit
 (38 9)  (110 153)  (110 153)  LC_4 Logic Functioning bit
 (39 9)  (111 153)  (111 153)  LC_4 Logic Functioning bit
 (44 9)  (116 153)  (116 153)  LC_4 Logic Functioning bit
 (47 9)  (119 153)  (119 153)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (31 10)  (103 154)  (103 154)  routing T_2_9.lc_trk_g0_4 <X> T_2_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 154)  (104 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 154)  (108 154)  LC_5 Logic Functioning bit
 (37 10)  (109 154)  (109 154)  LC_5 Logic Functioning bit
 (38 10)  (110 154)  (110 154)  LC_5 Logic Functioning bit
 (39 10)  (111 154)  (111 154)  LC_5 Logic Functioning bit
 (45 10)  (117 154)  (117 154)  LC_5 Logic Functioning bit
 (48 10)  (120 154)  (120 154)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (36 11)  (108 155)  (108 155)  LC_5 Logic Functioning bit
 (37 11)  (109 155)  (109 155)  LC_5 Logic Functioning bit
 (38 11)  (110 155)  (110 155)  LC_5 Logic Functioning bit
 (39 11)  (111 155)  (111 155)  LC_5 Logic Functioning bit
 (44 11)  (116 155)  (116 155)  LC_5 Logic Functioning bit
 (14 12)  (86 156)  (86 156)  routing T_2_9.sp4_h_l_21 <X> T_2_9.lc_trk_g3_0
 (15 13)  (87 157)  (87 157)  routing T_2_9.sp4_h_l_21 <X> T_2_9.lc_trk_g3_0
 (16 13)  (88 157)  (88 157)  routing T_2_9.sp4_h_l_21 <X> T_2_9.lc_trk_g3_0
 (17 13)  (89 157)  (89 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (94 157)  (94 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (95 157)  (95 157)  routing T_2_9.sp4_v_b_42 <X> T_2_9.lc_trk_g3_2
 (24 13)  (96 157)  (96 157)  routing T_2_9.sp4_v_b_42 <X> T_2_9.lc_trk_g3_2
 (0 14)  (72 158)  (72 158)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 158)  (73 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (89 158)  (89 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (94 158)  (94 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (72 159)  (72 159)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r
 (18 15)  (90 159)  (90 159)  routing T_2_9.sp4_r_v_b_45 <X> T_2_9.lc_trk_g3_5


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_9

 (3 0)  (171 144)  (171 144)  routing T_4_9.sp12_h_r_0 <X> T_4_9.sp12_v_b_0
 (3 1)  (171 145)  (171 145)  routing T_4_9.sp12_h_r_0 <X> T_4_9.sp12_v_b_0
 (13 11)  (181 155)  (181 155)  routing T_4_9.sp4_v_b_3 <X> T_4_9.sp4_h_l_45


LogicTile_5_9

 (5 5)  (227 149)  (227 149)  routing T_5_9.sp4_h_r_3 <X> T_5_9.sp4_v_b_3
 (5 14)  (227 158)  (227 158)  routing T_5_9.sp4_v_b_9 <X> T_5_9.sp4_h_l_44


LogicTile_6_9

 (11 4)  (287 148)  (287 148)  routing T_6_9.sp4_h_r_0 <X> T_6_9.sp4_v_b_5
 (11 6)  (287 150)  (287 150)  routing T_6_9.sp4_h_l_37 <X> T_6_9.sp4_v_t_40
 (19 15)  (295 159)  (295 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_9

 (11 0)  (345 144)  (345 144)  routing T_7_9.sp4_v_t_46 <X> T_7_9.sp4_v_b_2
 (12 1)  (346 145)  (346 145)  routing T_7_9.sp4_v_t_46 <X> T_7_9.sp4_v_b_2


LogicTile_8_9

 (3 0)  (391 144)  (391 144)  routing T_8_9.sp12_h_r_0 <X> T_8_9.sp12_v_b_0
 (3 1)  (391 145)  (391 145)  routing T_8_9.sp12_h_r_0 <X> T_8_9.sp12_v_b_0


LogicTile_9_9

 (11 8)  (453 152)  (453 152)  routing T_9_9.sp4_v_t_40 <X> T_9_9.sp4_v_b_8
 (12 9)  (454 153)  (454 153)  routing T_9_9.sp4_v_t_40 <X> T_9_9.sp4_v_b_8


RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control

 (6 3)  (502 147)  (502 147)  routing T_10_9.sp4_h_r_0 <X> T_10_9.sp4_h_l_37


IO_Tile_13_9

 (1 0)  (647 144)  (647 144)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (649 145)  (649 145)  IO control bit: GIORIGHT0_REN_1

 (17 2)  (663 146)  (663 146)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (663 147)  (663 147)  IOB_0 IO Functioning bit
 (17 5)  (663 149)  (663 149)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (648 150)  (648 150)  IO control bit: GIORIGHT0_REN_0

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: GIOLEFT1_REN_1

 (7 2)  (10 130)  (10 130)  Enable bit of Mux _local_links/g0_mux_3 => logic_op_rgt_3 lc_trk_g0_3
 (8 2)  (9 130)  (9 130)  routing T_0_8.logic_op_rgt_3 <X> T_0_8.lc_trk_g0_3
 (8 3)  (9 131)  (9 131)  routing T_0_8.logic_op_rgt_3 <X> T_0_8.lc_trk_g0_3
 (17 3)  (0 131)  (0 131)  IOB_0 IO Functioning bit
 (14 4)  (3 132)  (3 132)  routing T_0_8.lc_trk_g0_3 <X> T_0_8.wire_gbuf/in
 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (17 5)  (0 133)  (0 133)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (17 9)  (0 137)  (0 137)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 12)  (6 140)  (6 140)  routing T_0_8.span4_vert_b_3 <X> T_0_8.span4_vert_t_15
 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


LogicTile_1_8

 (26 6)  (44 134)  (44 134)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.wire_logic_cluster/lc_3/in_0
 (37 6)  (55 134)  (55 134)  LC_3 Logic Functioning bit
 (39 6)  (57 134)  (57 134)  LC_3 Logic Functioning bit
 (40 6)  (58 134)  (58 134)  LC_3 Logic Functioning bit
 (42 6)  (60 134)  (60 134)  LC_3 Logic Functioning bit
 (26 7)  (44 135)  (44 135)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 135)  (45 135)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 135)  (46 135)  routing T_1_8.lc_trk_g3_6 <X> T_1_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 135)  (47 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (54 135)  (54 135)  LC_3 Logic Functioning bit
 (38 7)  (56 135)  (56 135)  LC_3 Logic Functioning bit
 (41 7)  (59 135)  (59 135)  LC_3 Logic Functioning bit
 (43 7)  (61 135)  (61 135)  LC_3 Logic Functioning bit
 (22 15)  (40 143)  (40 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_2_8

 (2 8)  (74 136)  (74 136)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 11)  (80 139)  (80 139)  routing T_2_8.sp4_h_r_1 <X> T_2_8.sp4_v_t_42
 (9 11)  (81 139)  (81 139)  routing T_2_8.sp4_h_r_1 <X> T_2_8.sp4_v_t_42
 (10 11)  (82 139)  (82 139)  routing T_2_8.sp4_h_r_1 <X> T_2_8.sp4_v_t_42


RAM_Tile_3_8

 (11 10)  (137 138)  (137 138)  routing T_3_8.sp4_h_r_2 <X> T_3_8.sp4_v_t_45
 (13 10)  (139 138)  (139 138)  routing T_3_8.sp4_h_r_2 <X> T_3_8.sp4_v_t_45
 (12 11)  (138 139)  (138 139)  routing T_3_8.sp4_h_r_2 <X> T_3_8.sp4_v_t_45


LogicTile_4_8

 (0 0)  (168 128)  (168 128)  Negative Clock bit

 (8 0)  (176 128)  (176 128)  routing T_4_8.sp4_v_b_7 <X> T_4_8.sp4_h_r_1
 (9 0)  (177 128)  (177 128)  routing T_4_8.sp4_v_b_7 <X> T_4_8.sp4_h_r_1
 (10 0)  (178 128)  (178 128)  routing T_4_8.sp4_v_b_7 <X> T_4_8.sp4_h_r_1
 (14 0)  (182 128)  (182 128)  routing T_4_8.sp4_v_b_8 <X> T_4_8.lc_trk_g0_0
 (14 1)  (182 129)  (182 129)  routing T_4_8.sp4_v_b_8 <X> T_4_8.lc_trk_g0_0
 (16 1)  (184 129)  (184 129)  routing T_4_8.sp4_v_b_8 <X> T_4_8.lc_trk_g0_0
 (17 1)  (185 129)  (185 129)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (0 2)  (168 130)  (168 130)  routing T_4_8.glb_netwk_3 <X> T_4_8.wire_logic_cluster/lc_7/clk
 (2 2)  (170 130)  (170 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (168 131)  (168 131)  routing T_4_8.glb_netwk_3 <X> T_4_8.wire_logic_cluster/lc_7/clk
 (15 3)  (183 131)  (183 131)  routing T_4_8.sp4_v_t_9 <X> T_4_8.lc_trk_g0_4
 (16 3)  (184 131)  (184 131)  routing T_4_8.sp4_v_t_9 <X> T_4_8.lc_trk_g0_4
 (17 3)  (185 131)  (185 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (190 131)  (190 131)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (192 131)  (192 131)  routing T_4_8.bot_op_6 <X> T_4_8.lc_trk_g0_6
 (26 4)  (194 132)  (194 132)  routing T_4_8.lc_trk_g1_5 <X> T_4_8.wire_logic_cluster/lc_2/in_0
 (27 4)  (195 132)  (195 132)  routing T_4_8.lc_trk_g3_0 <X> T_4_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (196 132)  (196 132)  routing T_4_8.lc_trk_g3_0 <X> T_4_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 132)  (197 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (199 132)  (199 132)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 132)  (200 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 132)  (201 132)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (202 132)  (202 132)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_2/in_3
 (41 4)  (209 132)  (209 132)  LC_2 Logic Functioning bit
 (43 4)  (211 132)  (211 132)  LC_2 Logic Functioning bit
 (27 5)  (195 133)  (195 133)  routing T_4_8.lc_trk_g1_5 <X> T_4_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 133)  (197 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (199 133)  (199 133)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_2/in_3
 (37 5)  (205 133)  (205 133)  LC_2 Logic Functioning bit
 (39 5)  (207 133)  (207 133)  LC_2 Logic Functioning bit
 (17 6)  (185 134)  (185 134)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (186 134)  (186 134)  routing T_4_8.bnr_op_5 <X> T_4_8.lc_trk_g1_5
 (22 6)  (190 134)  (190 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (3 7)  (171 135)  (171 135)  routing T_4_8.sp12_h_l_23 <X> T_4_8.sp12_v_t_23
 (15 7)  (183 135)  (183 135)  routing T_4_8.bot_op_4 <X> T_4_8.lc_trk_g1_4
 (17 7)  (185 135)  (185 135)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (186 135)  (186 135)  routing T_4_8.bnr_op_5 <X> T_4_8.lc_trk_g1_5
 (21 8)  (189 136)  (189 136)  routing T_4_8.sp12_v_t_0 <X> T_4_8.lc_trk_g2_3
 (22 8)  (190 136)  (190 136)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (192 136)  (192 136)  routing T_4_8.sp12_v_t_0 <X> T_4_8.lc_trk_g2_3
 (21 9)  (189 137)  (189 137)  routing T_4_8.sp12_v_t_0 <X> T_4_8.lc_trk_g2_3
 (26 10)  (194 138)  (194 138)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_5/in_0
 (29 10)  (197 138)  (197 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (199 138)  (199 138)  routing T_4_8.lc_trk_g0_4 <X> T_4_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 138)  (200 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (8 11)  (176 139)  (176 139)  routing T_4_8.sp4_v_b_4 <X> T_4_8.sp4_v_t_42
 (10 11)  (178 139)  (178 139)  routing T_4_8.sp4_v_b_4 <X> T_4_8.sp4_v_t_42
 (26 11)  (194 139)  (194 139)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_5/in_0
 (27 11)  (195 139)  (195 139)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 139)  (196 139)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 139)  (197 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (200 139)  (200 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (201 139)  (201 139)  routing T_4_8.lc_trk_g2_3 <X> T_4_8.input_2_5
 (35 11)  (203 139)  (203 139)  routing T_4_8.lc_trk_g2_3 <X> T_4_8.input_2_5
 (43 11)  (211 139)  (211 139)  LC_5 Logic Functioning bit
 (25 12)  (193 140)  (193 140)  routing T_4_8.wire_logic_cluster/lc_2/out <X> T_4_8.lc_trk_g3_2
 (26 12)  (194 140)  (194 140)  routing T_4_8.lc_trk_g1_7 <X> T_4_8.wire_logic_cluster/lc_6/in_0
 (28 12)  (196 140)  (196 140)  routing T_4_8.lc_trk_g2_3 <X> T_4_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 140)  (197 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (200 140)  (200 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 140)  (201 140)  routing T_4_8.lc_trk_g3_2 <X> T_4_8.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 140)  (202 140)  routing T_4_8.lc_trk_g3_2 <X> T_4_8.wire_logic_cluster/lc_6/in_3
 (36 12)  (204 140)  (204 140)  LC_6 Logic Functioning bit
 (37 12)  (205 140)  (205 140)  LC_6 Logic Functioning bit
 (42 12)  (210 140)  (210 140)  LC_6 Logic Functioning bit
 (43 12)  (211 140)  (211 140)  LC_6 Logic Functioning bit
 (50 12)  (218 140)  (218 140)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (182 141)  (182 141)  routing T_4_8.sp4_h_r_24 <X> T_4_8.lc_trk_g3_0
 (15 13)  (183 141)  (183 141)  routing T_4_8.sp4_h_r_24 <X> T_4_8.lc_trk_g3_0
 (16 13)  (184 141)  (184 141)  routing T_4_8.sp4_h_r_24 <X> T_4_8.lc_trk_g3_0
 (17 13)  (185 141)  (185 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (190 141)  (190 141)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (194 141)  (194 141)  routing T_4_8.lc_trk_g1_7 <X> T_4_8.wire_logic_cluster/lc_6/in_0
 (27 13)  (195 141)  (195 141)  routing T_4_8.lc_trk_g1_7 <X> T_4_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 141)  (197 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 141)  (198 141)  routing T_4_8.lc_trk_g2_3 <X> T_4_8.wire_logic_cluster/lc_6/in_1
 (31 13)  (199 141)  (199 141)  routing T_4_8.lc_trk_g3_2 <X> T_4_8.wire_logic_cluster/lc_6/in_3
 (36 13)  (204 141)  (204 141)  LC_6 Logic Functioning bit
 (37 13)  (205 141)  (205 141)  LC_6 Logic Functioning bit
 (38 13)  (206 141)  (206 141)  LC_6 Logic Functioning bit
 (42 13)  (210 141)  (210 141)  LC_6 Logic Functioning bit
 (43 13)  (211 141)  (211 141)  LC_6 Logic Functioning bit
 (21 14)  (189 142)  (189 142)  routing T_4_8.wire_logic_cluster/lc_7/out <X> T_4_8.lc_trk_g3_7
 (22 14)  (190 142)  (190 142)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (193 142)  (193 142)  routing T_4_8.sp12_v_b_6 <X> T_4_8.lc_trk_g3_6
 (26 14)  (194 142)  (194 142)  routing T_4_8.lc_trk_g1_4 <X> T_4_8.wire_logic_cluster/lc_7/in_0
 (27 14)  (195 142)  (195 142)  routing T_4_8.lc_trk_g3_7 <X> T_4_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (196 142)  (196 142)  routing T_4_8.lc_trk_g3_7 <X> T_4_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 142)  (197 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 142)  (198 142)  routing T_4_8.lc_trk_g3_7 <X> T_4_8.wire_logic_cluster/lc_7/in_1
 (31 14)  (199 142)  (199 142)  routing T_4_8.lc_trk_g0_6 <X> T_4_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 142)  (200 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (39 14)  (207 142)  (207 142)  LC_7 Logic Functioning bit
 (41 14)  (209 142)  (209 142)  LC_7 Logic Functioning bit
 (43 14)  (211 142)  (211 142)  LC_7 Logic Functioning bit
 (45 14)  (213 142)  (213 142)  LC_7 Logic Functioning bit
 (50 14)  (218 142)  (218 142)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (220 142)  (220 142)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (190 143)  (190 143)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (192 143)  (192 143)  routing T_4_8.sp12_v_b_6 <X> T_4_8.lc_trk_g3_6
 (25 15)  (193 143)  (193 143)  routing T_4_8.sp12_v_b_6 <X> T_4_8.lc_trk_g3_6
 (27 15)  (195 143)  (195 143)  routing T_4_8.lc_trk_g1_4 <X> T_4_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 143)  (197 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 143)  (198 143)  routing T_4_8.lc_trk_g3_7 <X> T_4_8.wire_logic_cluster/lc_7/in_1
 (31 15)  (199 143)  (199 143)  routing T_4_8.lc_trk_g0_6 <X> T_4_8.wire_logic_cluster/lc_7/in_3
 (38 15)  (206 143)  (206 143)  LC_7 Logic Functioning bit
 (41 15)  (209 143)  (209 143)  LC_7 Logic Functioning bit
 (43 15)  (211 143)  (211 143)  LC_7 Logic Functioning bit
 (48 15)  (216 143)  (216 143)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (219 143)  (219 143)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (221 143)  (221 143)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_5_8

 (0 0)  (222 128)  (222 128)  Negative Clock bit

 (17 0)  (239 128)  (239 128)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (243 128)  (243 128)  routing T_5_8.bnr_op_3 <X> T_5_8.lc_trk_g0_3
 (22 0)  (244 128)  (244 128)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (243 129)  (243 129)  routing T_5_8.bnr_op_3 <X> T_5_8.lc_trk_g0_3
 (0 2)  (222 130)  (222 130)  routing T_5_8.glb_netwk_3 <X> T_5_8.wire_logic_cluster/lc_7/clk
 (2 2)  (224 130)  (224 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (236 130)  (236 130)  routing T_5_8.sp4_v_t_1 <X> T_5_8.lc_trk_g0_4
 (15 2)  (237 130)  (237 130)  routing T_5_8.sp4_v_b_21 <X> T_5_8.lc_trk_g0_5
 (16 2)  (238 130)  (238 130)  routing T_5_8.sp4_v_b_21 <X> T_5_8.lc_trk_g0_5
 (17 2)  (239 130)  (239 130)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (244 130)  (244 130)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (246 130)  (246 130)  routing T_5_8.bot_op_7 <X> T_5_8.lc_trk_g0_7
 (25 2)  (247 130)  (247 130)  routing T_5_8.sp4_v_b_6 <X> T_5_8.lc_trk_g0_6
 (26 2)  (248 130)  (248 130)  routing T_5_8.lc_trk_g3_4 <X> T_5_8.wire_logic_cluster/lc_1/in_0
 (31 2)  (253 130)  (253 130)  routing T_5_8.lc_trk_g1_7 <X> T_5_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 130)  (254 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (256 130)  (256 130)  routing T_5_8.lc_trk_g1_7 <X> T_5_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (258 130)  (258 130)  LC_1 Logic Functioning bit
 (37 2)  (259 130)  (259 130)  LC_1 Logic Functioning bit
 (38 2)  (260 130)  (260 130)  LC_1 Logic Functioning bit
 (39 2)  (261 130)  (261 130)  LC_1 Logic Functioning bit
 (40 2)  (262 130)  (262 130)  LC_1 Logic Functioning bit
 (41 2)  (263 130)  (263 130)  LC_1 Logic Functioning bit
 (43 2)  (265 130)  (265 130)  LC_1 Logic Functioning bit
 (0 3)  (222 131)  (222 131)  routing T_5_8.glb_netwk_3 <X> T_5_8.wire_logic_cluster/lc_7/clk
 (14 3)  (236 131)  (236 131)  routing T_5_8.sp4_v_t_1 <X> T_5_8.lc_trk_g0_4
 (16 3)  (238 131)  (238 131)  routing T_5_8.sp4_v_t_1 <X> T_5_8.lc_trk_g0_4
 (17 3)  (239 131)  (239 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (244 131)  (244 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (245 131)  (245 131)  routing T_5_8.sp4_v_b_6 <X> T_5_8.lc_trk_g0_6
 (27 3)  (249 131)  (249 131)  routing T_5_8.lc_trk_g3_4 <X> T_5_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 131)  (250 131)  routing T_5_8.lc_trk_g3_4 <X> T_5_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 131)  (251 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (253 131)  (253 131)  routing T_5_8.lc_trk_g1_7 <X> T_5_8.wire_logic_cluster/lc_1/in_3
 (32 3)  (254 131)  (254 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (255 131)  (255 131)  routing T_5_8.lc_trk_g3_0 <X> T_5_8.input_2_1
 (34 3)  (256 131)  (256 131)  routing T_5_8.lc_trk_g3_0 <X> T_5_8.input_2_1
 (36 3)  (258 131)  (258 131)  LC_1 Logic Functioning bit
 (37 3)  (259 131)  (259 131)  LC_1 Logic Functioning bit
 (38 3)  (260 131)  (260 131)  LC_1 Logic Functioning bit
 (39 3)  (261 131)  (261 131)  LC_1 Logic Functioning bit
 (40 3)  (262 131)  (262 131)  LC_1 Logic Functioning bit
 (41 3)  (263 131)  (263 131)  LC_1 Logic Functioning bit
 (42 3)  (264 131)  (264 131)  LC_1 Logic Functioning bit
 (26 4)  (248 132)  (248 132)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.wire_logic_cluster/lc_2/in_0
 (27 4)  (249 132)  (249 132)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (250 132)  (250 132)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 132)  (251 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 132)  (254 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (258 132)  (258 132)  LC_2 Logic Functioning bit
 (38 4)  (260 132)  (260 132)  LC_2 Logic Functioning bit
 (43 4)  (265 132)  (265 132)  LC_2 Logic Functioning bit
 (45 4)  (267 132)  (267 132)  LC_2 Logic Functioning bit
 (50 4)  (272 132)  (272 132)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (274 132)  (274 132)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (248 133)  (248 133)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 133)  (250 133)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 133)  (251 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 133)  (252 133)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_2/in_1
 (31 5)  (253 133)  (253 133)  routing T_5_8.lc_trk_g0_3 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (36 5)  (258 133)  (258 133)  LC_2 Logic Functioning bit
 (37 5)  (259 133)  (259 133)  LC_2 Logic Functioning bit
 (38 5)  (260 133)  (260 133)  LC_2 Logic Functioning bit
 (39 5)  (261 133)  (261 133)  LC_2 Logic Functioning bit
 (41 5)  (263 133)  (263 133)  LC_2 Logic Functioning bit
 (42 5)  (264 133)  (264 133)  LC_2 Logic Functioning bit
 (43 5)  (265 133)  (265 133)  LC_2 Logic Functioning bit
 (47 5)  (269 133)  (269 133)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (270 133)  (270 133)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (273 133)  (273 133)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (236 134)  (236 134)  routing T_5_8.sp4_v_t_1 <X> T_5_8.lc_trk_g1_4
 (21 6)  (243 134)  (243 134)  routing T_5_8.sp4_v_b_7 <X> T_5_8.lc_trk_g1_7
 (22 6)  (244 134)  (244 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (245 134)  (245 134)  routing T_5_8.sp4_v_b_7 <X> T_5_8.lc_trk_g1_7
 (26 6)  (248 134)  (248 134)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_3/in_0
 (27 6)  (249 134)  (249 134)  routing T_5_8.lc_trk_g3_5 <X> T_5_8.wire_logic_cluster/lc_3/in_1
 (28 6)  (250 134)  (250 134)  routing T_5_8.lc_trk_g3_5 <X> T_5_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 134)  (251 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 134)  (252 134)  routing T_5_8.lc_trk_g3_5 <X> T_5_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (254 134)  (254 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 134)  (255 134)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (37 6)  (259 134)  (259 134)  LC_3 Logic Functioning bit
 (38 6)  (260 134)  (260 134)  LC_3 Logic Functioning bit
 (39 6)  (261 134)  (261 134)  LC_3 Logic Functioning bit
 (41 6)  (263 134)  (263 134)  LC_3 Logic Functioning bit
 (52 6)  (274 134)  (274 134)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (236 135)  (236 135)  routing T_5_8.sp4_v_t_1 <X> T_5_8.lc_trk_g1_4
 (16 7)  (238 135)  (238 135)  routing T_5_8.sp4_v_t_1 <X> T_5_8.lc_trk_g1_4
 (17 7)  (239 135)  (239 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (248 135)  (248 135)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 135)  (250 135)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 135)  (251 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 135)  (253 135)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (32 7)  (254 135)  (254 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (259 135)  (259 135)  LC_3 Logic Functioning bit
 (38 7)  (260 135)  (260 135)  LC_3 Logic Functioning bit
 (39 7)  (261 135)  (261 135)  LC_3 Logic Functioning bit
 (40 7)  (262 135)  (262 135)  LC_3 Logic Functioning bit
 (41 7)  (263 135)  (263 135)  LC_3 Logic Functioning bit
 (42 7)  (264 135)  (264 135)  LC_3 Logic Functioning bit
 (25 8)  (247 136)  (247 136)  routing T_5_8.wire_logic_cluster/lc_2/out <X> T_5_8.lc_trk_g2_2
 (26 8)  (248 136)  (248 136)  routing T_5_8.lc_trk_g2_4 <X> T_5_8.wire_logic_cluster/lc_4/in_0
 (29 8)  (251 136)  (251 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 136)  (252 136)  routing T_5_8.lc_trk_g0_5 <X> T_5_8.wire_logic_cluster/lc_4/in_1
 (31 8)  (253 136)  (253 136)  routing T_5_8.lc_trk_g0_7 <X> T_5_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 136)  (254 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (257 136)  (257 136)  routing T_5_8.lc_trk_g0_4 <X> T_5_8.input_2_4
 (36 8)  (258 136)  (258 136)  LC_4 Logic Functioning bit
 (37 8)  (259 136)  (259 136)  LC_4 Logic Functioning bit
 (38 8)  (260 136)  (260 136)  LC_4 Logic Functioning bit
 (39 8)  (261 136)  (261 136)  LC_4 Logic Functioning bit
 (42 8)  (264 136)  (264 136)  LC_4 Logic Functioning bit
 (43 8)  (265 136)  (265 136)  LC_4 Logic Functioning bit
 (22 9)  (244 137)  (244 137)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (250 137)  (250 137)  routing T_5_8.lc_trk_g2_4 <X> T_5_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 137)  (251 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (253 137)  (253 137)  routing T_5_8.lc_trk_g0_7 <X> T_5_8.wire_logic_cluster/lc_4/in_3
 (32 9)  (254 137)  (254 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (258 137)  (258 137)  LC_4 Logic Functioning bit
 (37 9)  (259 137)  (259 137)  LC_4 Logic Functioning bit
 (38 9)  (260 137)  (260 137)  LC_4 Logic Functioning bit
 (39 9)  (261 137)  (261 137)  LC_4 Logic Functioning bit
 (43 9)  (265 137)  (265 137)  LC_4 Logic Functioning bit
 (17 10)  (239 138)  (239 138)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (240 138)  (240 138)  routing T_5_8.wire_logic_cluster/lc_5/out <X> T_5_8.lc_trk_g2_5
 (22 10)  (244 138)  (244 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (245 138)  (245 138)  routing T_5_8.sp4_v_b_47 <X> T_5_8.lc_trk_g2_7
 (24 10)  (246 138)  (246 138)  routing T_5_8.sp4_v_b_47 <X> T_5_8.lc_trk_g2_7
 (25 10)  (247 138)  (247 138)  routing T_5_8.bnl_op_6 <X> T_5_8.lc_trk_g2_6
 (26 10)  (248 138)  (248 138)  routing T_5_8.lc_trk_g2_5 <X> T_5_8.wire_logic_cluster/lc_5/in_0
 (27 10)  (249 138)  (249 138)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_5/in_1
 (28 10)  (250 138)  (250 138)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 138)  (251 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 138)  (252 138)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_5/in_1
 (31 10)  (253 138)  (253 138)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 138)  (254 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 138)  (255 138)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (258 138)  (258 138)  LC_5 Logic Functioning bit
 (37 10)  (259 138)  (259 138)  LC_5 Logic Functioning bit
 (38 10)  (260 138)  (260 138)  LC_5 Logic Functioning bit
 (41 10)  (263 138)  (263 138)  LC_5 Logic Functioning bit
 (43 10)  (265 138)  (265 138)  LC_5 Logic Functioning bit
 (45 10)  (267 138)  (267 138)  LC_5 Logic Functioning bit
 (46 10)  (268 138)  (268 138)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (272 138)  (272 138)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (273 138)  (273 138)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (274 138)  (274 138)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (239 139)  (239 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (244 139)  (244 139)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (247 139)  (247 139)  routing T_5_8.bnl_op_6 <X> T_5_8.lc_trk_g2_6
 (28 11)  (250 139)  (250 139)  routing T_5_8.lc_trk_g2_5 <X> T_5_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 139)  (251 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (252 139)  (252 139)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (253 139)  (253 139)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.wire_logic_cluster/lc_5/in_3
 (36 11)  (258 139)  (258 139)  LC_5 Logic Functioning bit
 (37 11)  (259 139)  (259 139)  LC_5 Logic Functioning bit
 (38 11)  (260 139)  (260 139)  LC_5 Logic Functioning bit
 (40 11)  (262 139)  (262 139)  LC_5 Logic Functioning bit
 (42 11)  (264 139)  (264 139)  LC_5 Logic Functioning bit
 (25 12)  (247 140)  (247 140)  routing T_5_8.wire_logic_cluster/lc_2/out <X> T_5_8.lc_trk_g3_2
 (26 12)  (248 140)  (248 140)  routing T_5_8.lc_trk_g2_4 <X> T_5_8.wire_logic_cluster/lc_6/in_0
 (31 12)  (253 140)  (253 140)  routing T_5_8.lc_trk_g1_4 <X> T_5_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 140)  (254 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (256 140)  (256 140)  routing T_5_8.lc_trk_g1_4 <X> T_5_8.wire_logic_cluster/lc_6/in_3
 (41 12)  (263 140)  (263 140)  LC_6 Logic Functioning bit
 (43 12)  (265 140)  (265 140)  LC_6 Logic Functioning bit
 (17 13)  (239 141)  (239 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (244 141)  (244 141)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (250 141)  (250 141)  routing T_5_8.lc_trk_g2_4 <X> T_5_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 141)  (251 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (40 13)  (262 141)  (262 141)  LC_6 Logic Functioning bit
 (42 13)  (264 141)  (264 141)  LC_6 Logic Functioning bit
 (14 14)  (236 142)  (236 142)  routing T_5_8.rgt_op_4 <X> T_5_8.lc_trk_g3_4
 (17 14)  (239 142)  (239 142)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (240 142)  (240 142)  routing T_5_8.wire_logic_cluster/lc_5/out <X> T_5_8.lc_trk_g3_5
 (21 14)  (243 142)  (243 142)  routing T_5_8.wire_logic_cluster/lc_7/out <X> T_5_8.lc_trk_g3_7
 (22 14)  (244 142)  (244 142)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (29 14)  (251 142)  (251 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 142)  (252 142)  routing T_5_8.lc_trk_g0_6 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (31 14)  (253 142)  (253 142)  routing T_5_8.lc_trk_g1_7 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 142)  (254 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (256 142)  (256 142)  routing T_5_8.lc_trk_g1_7 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (37 14)  (259 142)  (259 142)  LC_7 Logic Functioning bit
 (39 14)  (261 142)  (261 142)  LC_7 Logic Functioning bit
 (40 14)  (262 142)  (262 142)  LC_7 Logic Functioning bit
 (42 14)  (264 142)  (264 142)  LC_7 Logic Functioning bit
 (50 14)  (272 142)  (272 142)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (227 143)  (227 143)  routing T_5_8.sp4_h_l_44 <X> T_5_8.sp4_v_t_44
 (15 15)  (237 143)  (237 143)  routing T_5_8.rgt_op_4 <X> T_5_8.lc_trk_g3_4
 (17 15)  (239 143)  (239 143)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (249 143)  (249 143)  routing T_5_8.lc_trk_g3_0 <X> T_5_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 143)  (250 143)  routing T_5_8.lc_trk_g3_0 <X> T_5_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 143)  (251 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (252 143)  (252 143)  routing T_5_8.lc_trk_g0_6 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (31 15)  (253 143)  (253 143)  routing T_5_8.lc_trk_g1_7 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (36 15)  (258 143)  (258 143)  LC_7 Logic Functioning bit
 (37 15)  (259 143)  (259 143)  LC_7 Logic Functioning bit
 (38 15)  (260 143)  (260 143)  LC_7 Logic Functioning bit
 (39 15)  (261 143)  (261 143)  LC_7 Logic Functioning bit
 (41 15)  (263 143)  (263 143)  LC_7 Logic Functioning bit
 (42 15)  (264 143)  (264 143)  LC_7 Logic Functioning bit
 (43 15)  (265 143)  (265 143)  LC_7 Logic Functioning bit


LogicTile_6_8

 (21 0)  (297 128)  (297 128)  routing T_6_8.sp4_v_b_11 <X> T_6_8.lc_trk_g0_3
 (22 0)  (298 128)  (298 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (299 128)  (299 128)  routing T_6_8.sp4_v_b_11 <X> T_6_8.lc_trk_g0_3
 (21 1)  (297 129)  (297 129)  routing T_6_8.sp4_v_b_11 <X> T_6_8.lc_trk_g0_3
 (14 2)  (290 130)  (290 130)  routing T_6_8.sp4_v_t_1 <X> T_6_8.lc_trk_g0_4
 (4 3)  (280 131)  (280 131)  routing T_6_8.sp4_v_b_7 <X> T_6_8.sp4_h_l_37
 (14 3)  (290 131)  (290 131)  routing T_6_8.sp4_v_t_1 <X> T_6_8.lc_trk_g0_4
 (16 3)  (292 131)  (292 131)  routing T_6_8.sp4_v_t_1 <X> T_6_8.lc_trk_g0_4
 (17 3)  (293 131)  (293 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 4)  (297 132)  (297 132)  routing T_6_8.sp4_v_b_11 <X> T_6_8.lc_trk_g1_3
 (22 4)  (298 132)  (298 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (299 132)  (299 132)  routing T_6_8.sp4_v_b_11 <X> T_6_8.lc_trk_g1_3
 (21 5)  (297 133)  (297 133)  routing T_6_8.sp4_v_b_11 <X> T_6_8.lc_trk_g1_3
 (22 6)  (298 134)  (298 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (299 134)  (299 134)  routing T_6_8.sp4_v_b_23 <X> T_6_8.lc_trk_g1_7
 (24 6)  (300 134)  (300 134)  routing T_6_8.sp4_v_b_23 <X> T_6_8.lc_trk_g1_7
 (28 6)  (304 134)  (304 134)  routing T_6_8.lc_trk_g2_0 <X> T_6_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 134)  (305 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (308 134)  (308 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (310 134)  (310 134)  routing T_6_8.lc_trk_g1_3 <X> T_6_8.wire_logic_cluster/lc_3/in_3
 (17 7)  (293 135)  (293 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (28 7)  (304 135)  (304 135)  routing T_6_8.lc_trk_g2_1 <X> T_6_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 135)  (305 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (307 135)  (307 135)  routing T_6_8.lc_trk_g1_3 <X> T_6_8.wire_logic_cluster/lc_3/in_3
 (40 7)  (316 135)  (316 135)  LC_3 Logic Functioning bit
 (42 7)  (318 135)  (318 135)  LC_3 Logic Functioning bit
 (14 8)  (290 136)  (290 136)  routing T_6_8.bnl_op_0 <X> T_6_8.lc_trk_g2_0
 (15 8)  (291 136)  (291 136)  routing T_6_8.sp4_h_r_25 <X> T_6_8.lc_trk_g2_1
 (16 8)  (292 136)  (292 136)  routing T_6_8.sp4_h_r_25 <X> T_6_8.lc_trk_g2_1
 (17 8)  (293 136)  (293 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (302 136)  (302 136)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_4/in_0
 (27 8)  (303 136)  (303 136)  routing T_6_8.lc_trk_g3_6 <X> T_6_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (304 136)  (304 136)  routing T_6_8.lc_trk_g3_6 <X> T_6_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 136)  (305 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 136)  (306 136)  routing T_6_8.lc_trk_g3_6 <X> T_6_8.wire_logic_cluster/lc_4/in_1
 (31 8)  (307 136)  (307 136)  routing T_6_8.lc_trk_g1_4 <X> T_6_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 136)  (308 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (310 136)  (310 136)  routing T_6_8.lc_trk_g1_4 <X> T_6_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (312 136)  (312 136)  LC_4 Logic Functioning bit
 (37 8)  (313 136)  (313 136)  LC_4 Logic Functioning bit
 (38 8)  (314 136)  (314 136)  LC_4 Logic Functioning bit
 (41 8)  (317 136)  (317 136)  LC_4 Logic Functioning bit
 (42 8)  (318 136)  (318 136)  LC_4 Logic Functioning bit
 (43 8)  (319 136)  (319 136)  LC_4 Logic Functioning bit
 (50 8)  (326 136)  (326 136)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (290 137)  (290 137)  routing T_6_8.bnl_op_0 <X> T_6_8.lc_trk_g2_0
 (17 9)  (293 137)  (293 137)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (294 137)  (294 137)  routing T_6_8.sp4_h_r_25 <X> T_6_8.lc_trk_g2_1
 (26 9)  (302 137)  (302 137)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_4/in_0
 (27 9)  (303 137)  (303 137)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 137)  (305 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 137)  (306 137)  routing T_6_8.lc_trk_g3_6 <X> T_6_8.wire_logic_cluster/lc_4/in_1
 (36 9)  (312 137)  (312 137)  LC_4 Logic Functioning bit
 (37 9)  (313 137)  (313 137)  LC_4 Logic Functioning bit
 (38 9)  (314 137)  (314 137)  LC_4 Logic Functioning bit
 (40 9)  (316 137)  (316 137)  LC_4 Logic Functioning bit
 (41 9)  (317 137)  (317 137)  LC_4 Logic Functioning bit
 (42 9)  (318 137)  (318 137)  LC_4 Logic Functioning bit
 (43 9)  (319 137)  (319 137)  LC_4 Logic Functioning bit
 (26 12)  (302 140)  (302 140)  routing T_6_8.lc_trk_g0_4 <X> T_6_8.wire_logic_cluster/lc_6/in_0
 (29 12)  (305 140)  (305 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (308 140)  (308 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 140)  (309 140)  routing T_6_8.lc_trk_g2_1 <X> T_6_8.wire_logic_cluster/lc_6/in_3
 (35 12)  (311 140)  (311 140)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.input_2_6
 (41 12)  (317 140)  (317 140)  LC_6 Logic Functioning bit
 (42 12)  (318 140)  (318 140)  LC_6 Logic Functioning bit
 (43 12)  (319 140)  (319 140)  LC_6 Logic Functioning bit
 (29 13)  (305 141)  (305 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (306 141)  (306 141)  routing T_6_8.lc_trk_g0_3 <X> T_6_8.wire_logic_cluster/lc_6/in_1
 (32 13)  (308 141)  (308 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (310 141)  (310 141)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.input_2_6
 (35 13)  (311 141)  (311 141)  routing T_6_8.lc_trk_g1_7 <X> T_6_8.input_2_6
 (40 13)  (316 141)  (316 141)  LC_6 Logic Functioning bit
 (43 13)  (319 141)  (319 141)  LC_6 Logic Functioning bit
 (25 14)  (301 142)  (301 142)  routing T_6_8.wire_logic_cluster/lc_6/out <X> T_6_8.lc_trk_g3_6
 (22 15)  (298 143)  (298 143)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_8_8

 (8 1)  (396 129)  (396 129)  routing T_8_8.sp4_h_r_1 <X> T_8_8.sp4_v_b_1
 (19 4)  (407 132)  (407 132)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_9_8

 (15 2)  (457 130)  (457 130)  routing T_9_8.sp4_h_r_5 <X> T_9_8.lc_trk_g0_5
 (16 2)  (458 130)  (458 130)  routing T_9_8.sp4_h_r_5 <X> T_9_8.lc_trk_g0_5
 (17 2)  (459 130)  (459 130)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (18 3)  (460 131)  (460 131)  routing T_9_8.sp4_h_r_5 <X> T_9_8.lc_trk_g0_5
 (15 6)  (457 134)  (457 134)  routing T_9_8.sp4_v_b_21 <X> T_9_8.lc_trk_g1_5
 (16 6)  (458 134)  (458 134)  routing T_9_8.sp4_v_b_21 <X> T_9_8.lc_trk_g1_5
 (17 6)  (459 134)  (459 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 10)  (464 138)  (464 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (463 139)  (463 139)  routing T_9_8.sp4_r_v_b_39 <X> T_9_8.lc_trk_g2_7
 (22 11)  (464 139)  (464 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (467 139)  (467 139)  routing T_9_8.sp4_r_v_b_38 <X> T_9_8.lc_trk_g2_6
 (26 12)  (468 140)  (468 140)  routing T_9_8.lc_trk_g3_7 <X> T_9_8.wire_logic_cluster/lc_6/in_0
 (31 12)  (473 140)  (473 140)  routing T_9_8.lc_trk_g0_5 <X> T_9_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (474 140)  (474 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (479 140)  (479 140)  LC_6 Logic Functioning bit
 (39 12)  (481 140)  (481 140)  LC_6 Logic Functioning bit
 (41 12)  (483 140)  (483 140)  LC_6 Logic Functioning bit
 (43 12)  (485 140)  (485 140)  LC_6 Logic Functioning bit
 (10 13)  (452 141)  (452 141)  routing T_9_8.sp4_h_r_5 <X> T_9_8.sp4_v_b_10
 (26 13)  (468 141)  (468 141)  routing T_9_8.lc_trk_g3_7 <X> T_9_8.wire_logic_cluster/lc_6/in_0
 (27 13)  (469 141)  (469 141)  routing T_9_8.lc_trk_g3_7 <X> T_9_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (470 141)  (470 141)  routing T_9_8.lc_trk_g3_7 <X> T_9_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (471 141)  (471 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (478 141)  (478 141)  LC_6 Logic Functioning bit
 (38 13)  (480 141)  (480 141)  LC_6 Logic Functioning bit
 (40 13)  (482 141)  (482 141)  LC_6 Logic Functioning bit
 (42 13)  (484 141)  (484 141)  LC_6 Logic Functioning bit
 (46 13)  (488 141)  (488 141)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (22 14)  (464 142)  (464 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (468 142)  (468 142)  routing T_9_8.lc_trk_g2_7 <X> T_9_8.wire_logic_cluster/lc_7/in_0
 (28 14)  (470 142)  (470 142)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (471 142)  (471 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (472 142)  (472 142)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.wire_logic_cluster/lc_7/in_1
 (31 14)  (473 142)  (473 142)  routing T_9_8.lc_trk_g1_5 <X> T_9_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (474 142)  (474 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (476 142)  (476 142)  routing T_9_8.lc_trk_g1_5 <X> T_9_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (478 142)  (478 142)  LC_7 Logic Functioning bit
 (38 14)  (480 142)  (480 142)  LC_7 Logic Functioning bit
 (41 14)  (483 142)  (483 142)  LC_7 Logic Functioning bit
 (42 14)  (484 142)  (484 142)  LC_7 Logic Functioning bit
 (43 14)  (485 142)  (485 142)  LC_7 Logic Functioning bit
 (48 14)  (490 142)  (490 142)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (492 142)  (492 142)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (463 143)  (463 143)  routing T_9_8.sp4_r_v_b_47 <X> T_9_8.lc_trk_g3_7
 (26 15)  (468 143)  (468 143)  routing T_9_8.lc_trk_g2_7 <X> T_9_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (470 143)  (470 143)  routing T_9_8.lc_trk_g2_7 <X> T_9_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (471 143)  (471 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (472 143)  (472 143)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.wire_logic_cluster/lc_7/in_1
 (36 15)  (478 143)  (478 143)  LC_7 Logic Functioning bit
 (37 15)  (479 143)  (479 143)  LC_7 Logic Functioning bit
 (38 15)  (480 143)  (480 143)  LC_7 Logic Functioning bit
 (41 15)  (483 143)  (483 143)  LC_7 Logic Functioning bit
 (42 15)  (484 143)  (484 143)  LC_7 Logic Functioning bit
 (43 15)  (485 143)  (485 143)  LC_7 Logic Functioning bit


RAM_Tile_10_8

 (3 9)  (499 137)  (499 137)  routing T_10_8.sp12_h_l_22 <X> T_10_8.sp12_v_b_1


IO_Tile_13_8

 (3 1)  (649 129)  (649 129)  IO control bit: GIORIGHT1_REN_1

 (0 3)  (646 131)  (646 131)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (663 131)  (663 131)  IOB_0 IO Functioning bit
 (2 6)  (648 134)  (648 134)  IO control bit: GIORIGHT1_REN_0

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



LogicTile_1_7

 (0 0)  (18 112)  (18 112)  Negative Clock bit

 (17 0)  (35 112)  (35 112)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (36 112)  (36 112)  routing T_1_7.bnr_op_1 <X> T_1_7.lc_trk_g0_1
 (22 0)  (40 112)  (40 112)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (42 112)  (42 112)  routing T_1_7.bot_op_3 <X> T_1_7.lc_trk_g0_3
 (25 0)  (43 112)  (43 112)  routing T_1_7.wire_logic_cluster/lc_2/out <X> T_1_7.lc_trk_g0_2
 (18 1)  (36 113)  (36 113)  routing T_1_7.bnr_op_1 <X> T_1_7.lc_trk_g0_1
 (22 1)  (40 113)  (40 113)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (18 114)  (18 114)  routing T_1_7.glb_netwk_3 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (2 2)  (20 114)  (20 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 115)  (18 115)  routing T_1_7.glb_netwk_3 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (26 4)  (44 116)  (44 116)  routing T_1_7.lc_trk_g1_5 <X> T_1_7.wire_logic_cluster/lc_2/in_0
 (29 4)  (47 116)  (47 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 116)  (50 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (54 116)  (54 116)  LC_2 Logic Functioning bit
 (37 4)  (55 116)  (55 116)  LC_2 Logic Functioning bit
 (38 4)  (56 116)  (56 116)  LC_2 Logic Functioning bit
 (42 4)  (60 116)  (60 116)  LC_2 Logic Functioning bit
 (45 4)  (63 116)  (63 116)  LC_2 Logic Functioning bit
 (27 5)  (45 117)  (45 117)  routing T_1_7.lc_trk_g1_5 <X> T_1_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 117)  (47 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 117)  (49 117)  routing T_1_7.lc_trk_g0_3 <X> T_1_7.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 117)  (50 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (53 117)  (53 117)  routing T_1_7.lc_trk_g0_2 <X> T_1_7.input_2_2
 (36 5)  (54 117)  (54 117)  LC_2 Logic Functioning bit
 (37 5)  (55 117)  (55 117)  LC_2 Logic Functioning bit
 (38 5)  (56 117)  (56 117)  LC_2 Logic Functioning bit
 (39 5)  (57 117)  (57 117)  LC_2 Logic Functioning bit
 (16 6)  (34 118)  (34 118)  routing T_1_7.sp12_h_r_13 <X> T_1_7.lc_trk_g1_5
 (17 6)  (35 118)  (35 118)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (0 14)  (18 126)  (18 126)  routing T_1_7.glb_netwk_6 <X> T_1_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 126)  (19 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (18 127)  (18 127)  routing T_1_7.glb_netwk_6 <X> T_1_7.wire_logic_cluster/lc_7/s_r


LogicTile_2_7

 (14 0)  (86 112)  (86 112)  routing T_2_7.sp4_v_b_0 <X> T_2_7.lc_trk_g0_0
 (16 1)  (88 113)  (88 113)  routing T_2_7.sp4_v_b_0 <X> T_2_7.lc_trk_g0_0
 (17 1)  (89 113)  (89 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (0 2)  (72 114)  (72 114)  routing T_2_7.glb_netwk_3 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (2 2)  (74 114)  (74 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 115)  (72 115)  routing T_2_7.glb_netwk_3 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (25 4)  (97 116)  (97 116)  routing T_2_7.lft_op_2 <X> T_2_7.lc_trk_g1_2
 (22 5)  (94 117)  (94 117)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (96 117)  (96 117)  routing T_2_7.lft_op_2 <X> T_2_7.lc_trk_g1_2
 (14 6)  (86 118)  (86 118)  routing T_2_7.sp4_h_l_1 <X> T_2_7.lc_trk_g1_4
 (15 7)  (87 119)  (87 119)  routing T_2_7.sp4_h_l_1 <X> T_2_7.lc_trk_g1_4
 (16 7)  (88 119)  (88 119)  routing T_2_7.sp4_h_l_1 <X> T_2_7.lc_trk_g1_4
 (17 7)  (89 119)  (89 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 12)  (99 124)  (99 124)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 124)  (101 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 124)  (103 124)  routing T_2_7.lc_trk_g1_4 <X> T_2_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 124)  (104 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 124)  (106 124)  routing T_2_7.lc_trk_g1_4 <X> T_2_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 124)  (108 124)  LC_6 Logic Functioning bit
 (37 12)  (109 124)  (109 124)  LC_6 Logic Functioning bit
 (38 12)  (110 124)  (110 124)  LC_6 Logic Functioning bit
 (39 12)  (111 124)  (111 124)  LC_6 Logic Functioning bit
 (41 12)  (113 124)  (113 124)  LC_6 Logic Functioning bit
 (43 12)  (115 124)  (115 124)  LC_6 Logic Functioning bit
 (45 12)  (117 124)  (117 124)  LC_6 Logic Functioning bit
 (29 13)  (101 125)  (101 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 125)  (102 125)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_6/in_1
 (37 13)  (109 125)  (109 125)  LC_6 Logic Functioning bit
 (39 13)  (111 125)  (111 125)  LC_6 Logic Functioning bit
 (40 13)  (112 125)  (112 125)  LC_6 Logic Functioning bit
 (42 13)  (114 125)  (114 125)  LC_6 Logic Functioning bit
 (46 13)  (118 125)  (118 125)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (72 126)  (72 126)  routing T_2_7.glb_netwk_6 <X> T_2_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 126)  (73 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 127)  (72 127)  routing T_2_7.glb_netwk_6 <X> T_2_7.wire_logic_cluster/lc_7/s_r


RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_7

 (3 0)  (171 112)  (171 112)  routing T_4_7.sp12_h_r_0 <X> T_4_7.sp12_v_b_0
 (25 0)  (193 112)  (193 112)  routing T_4_7.bnr_op_2 <X> T_4_7.lc_trk_g0_2
 (3 1)  (171 113)  (171 113)  routing T_4_7.sp12_h_r_0 <X> T_4_7.sp12_v_b_0
 (22 1)  (190 113)  (190 113)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (193 113)  (193 113)  routing T_4_7.bnr_op_2 <X> T_4_7.lc_trk_g0_2
 (14 2)  (182 114)  (182 114)  routing T_4_7.sp12_h_l_3 <X> T_4_7.lc_trk_g0_4
 (27 2)  (195 114)  (195 114)  routing T_4_7.lc_trk_g1_7 <X> T_4_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 114)  (197 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 114)  (198 114)  routing T_4_7.lc_trk_g1_7 <X> T_4_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (200 114)  (200 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 114)  (201 114)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 114)  (204 114)  LC_1 Logic Functioning bit
 (37 2)  (205 114)  (205 114)  LC_1 Logic Functioning bit
 (38 2)  (206 114)  (206 114)  LC_1 Logic Functioning bit
 (39 2)  (207 114)  (207 114)  LC_1 Logic Functioning bit
 (40 2)  (208 114)  (208 114)  LC_1 Logic Functioning bit
 (42 2)  (210 114)  (210 114)  LC_1 Logic Functioning bit
 (14 3)  (182 115)  (182 115)  routing T_4_7.sp12_h_l_3 <X> T_4_7.lc_trk_g0_4
 (15 3)  (183 115)  (183 115)  routing T_4_7.sp12_h_l_3 <X> T_4_7.lc_trk_g0_4
 (17 3)  (185 115)  (185 115)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (30 3)  (198 115)  (198 115)  routing T_4_7.lc_trk_g1_7 <X> T_4_7.wire_logic_cluster/lc_1/in_1
 (31 3)  (199 115)  (199 115)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_1/in_3
 (36 3)  (204 115)  (204 115)  LC_1 Logic Functioning bit
 (37 3)  (205 115)  (205 115)  LC_1 Logic Functioning bit
 (38 3)  (206 115)  (206 115)  LC_1 Logic Functioning bit
 (39 3)  (207 115)  (207 115)  LC_1 Logic Functioning bit
 (40 3)  (208 115)  (208 115)  LC_1 Logic Functioning bit
 (42 3)  (210 115)  (210 115)  LC_1 Logic Functioning bit
 (22 4)  (190 116)  (190 116)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (189 117)  (189 117)  routing T_4_7.sp4_r_v_b_27 <X> T_4_7.lc_trk_g1_3
 (22 5)  (190 117)  (190 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (191 117)  (191 117)  routing T_4_7.sp4_v_b_18 <X> T_4_7.lc_trk_g1_2
 (24 5)  (192 117)  (192 117)  routing T_4_7.sp4_v_b_18 <X> T_4_7.lc_trk_g1_2
 (21 6)  (189 118)  (189 118)  routing T_4_7.bnr_op_7 <X> T_4_7.lc_trk_g1_7
 (22 6)  (190 118)  (190 118)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (194 118)  (194 118)  routing T_4_7.lc_trk_g1_4 <X> T_4_7.wire_logic_cluster/lc_3/in_0
 (28 6)  (196 118)  (196 118)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 118)  (197 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 118)  (200 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (204 118)  (204 118)  LC_3 Logic Functioning bit
 (38 6)  (206 118)  (206 118)  LC_3 Logic Functioning bit
 (41 6)  (209 118)  (209 118)  LC_3 Logic Functioning bit
 (43 6)  (211 118)  (211 118)  LC_3 Logic Functioning bit
 (14 7)  (182 119)  (182 119)  routing T_4_7.sp4_r_v_b_28 <X> T_4_7.lc_trk_g1_4
 (17 7)  (185 119)  (185 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (189 119)  (189 119)  routing T_4_7.bnr_op_7 <X> T_4_7.lc_trk_g1_7
 (27 7)  (195 119)  (195 119)  routing T_4_7.lc_trk_g1_4 <X> T_4_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 119)  (197 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 119)  (198 119)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_3/in_1
 (31 7)  (199 119)  (199 119)  routing T_4_7.lc_trk_g0_2 <X> T_4_7.wire_logic_cluster/lc_3/in_3
 (36 7)  (204 119)  (204 119)  LC_3 Logic Functioning bit
 (38 7)  (206 119)  (206 119)  LC_3 Logic Functioning bit
 (40 7)  (208 119)  (208 119)  LC_3 Logic Functioning bit
 (41 7)  (209 119)  (209 119)  LC_3 Logic Functioning bit
 (42 7)  (210 119)  (210 119)  LC_3 Logic Functioning bit
 (43 7)  (211 119)  (211 119)  LC_3 Logic Functioning bit
 (15 8)  (183 120)  (183 120)  routing T_4_7.sp4_h_r_33 <X> T_4_7.lc_trk_g2_1
 (16 8)  (184 120)  (184 120)  routing T_4_7.sp4_h_r_33 <X> T_4_7.lc_trk_g2_1
 (17 8)  (185 120)  (185 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (186 120)  (186 120)  routing T_4_7.sp4_h_r_33 <X> T_4_7.lc_trk_g2_1
 (21 8)  (189 120)  (189 120)  routing T_4_7.rgt_op_3 <X> T_4_7.lc_trk_g2_3
 (22 8)  (190 120)  (190 120)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (192 120)  (192 120)  routing T_4_7.rgt_op_3 <X> T_4_7.lc_trk_g2_3
 (28 8)  (196 120)  (196 120)  routing T_4_7.lc_trk_g2_1 <X> T_4_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 120)  (197 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (200 120)  (200 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (202 120)  (202 120)  routing T_4_7.lc_trk_g1_2 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (50 8)  (218 120)  (218 120)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (190 121)  (190 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (194 121)  (194 121)  routing T_4_7.lc_trk_g1_3 <X> T_4_7.wire_logic_cluster/lc_4/in_0
 (27 9)  (195 121)  (195 121)  routing T_4_7.lc_trk_g1_3 <X> T_4_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 121)  (197 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (199 121)  (199 121)  routing T_4_7.lc_trk_g1_2 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (37 9)  (205 121)  (205 121)  LC_4 Logic Functioning bit
 (14 10)  (182 122)  (182 122)  routing T_4_7.sp4_h_r_36 <X> T_4_7.lc_trk_g2_4
 (26 10)  (194 122)  (194 122)  routing T_4_7.lc_trk_g1_4 <X> T_4_7.wire_logic_cluster/lc_5/in_0
 (29 10)  (197 122)  (197 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (199 122)  (199 122)  routing T_4_7.lc_trk_g2_4 <X> T_4_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 122)  (200 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 122)  (201 122)  routing T_4_7.lc_trk_g2_4 <X> T_4_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 122)  (204 122)  LC_5 Logic Functioning bit
 (37 10)  (205 122)  (205 122)  LC_5 Logic Functioning bit
 (38 10)  (206 122)  (206 122)  LC_5 Logic Functioning bit
 (39 10)  (207 122)  (207 122)  LC_5 Logic Functioning bit
 (41 10)  (209 122)  (209 122)  LC_5 Logic Functioning bit
 (42 10)  (210 122)  (210 122)  LC_5 Logic Functioning bit
 (43 10)  (211 122)  (211 122)  LC_5 Logic Functioning bit
 (15 11)  (183 123)  (183 123)  routing T_4_7.sp4_h_r_36 <X> T_4_7.lc_trk_g2_4
 (16 11)  (184 123)  (184 123)  routing T_4_7.sp4_h_r_36 <X> T_4_7.lc_trk_g2_4
 (17 11)  (185 123)  (185 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 11)  (195 123)  (195 123)  routing T_4_7.lc_trk_g1_4 <X> T_4_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 123)  (197 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 123)  (198 123)  routing T_4_7.lc_trk_g0_2 <X> T_4_7.wire_logic_cluster/lc_5/in_1
 (32 11)  (200 123)  (200 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (201 123)  (201 123)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.input_2_5
 (34 11)  (202 123)  (202 123)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.input_2_5
 (36 11)  (204 123)  (204 123)  LC_5 Logic Functioning bit
 (37 11)  (205 123)  (205 123)  LC_5 Logic Functioning bit
 (38 11)  (206 123)  (206 123)  LC_5 Logic Functioning bit
 (39 11)  (207 123)  (207 123)  LC_5 Logic Functioning bit
 (40 11)  (208 123)  (208 123)  LC_5 Logic Functioning bit
 (41 11)  (209 123)  (209 123)  LC_5 Logic Functioning bit
 (42 11)  (210 123)  (210 123)  LC_5 Logic Functioning bit
 (43 11)  (211 123)  (211 123)  LC_5 Logic Functioning bit
 (14 12)  (182 124)  (182 124)  routing T_4_7.rgt_op_0 <X> T_4_7.lc_trk_g3_0
 (28 12)  (196 124)  (196 124)  routing T_4_7.lc_trk_g2_3 <X> T_4_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 124)  (197 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (200 124)  (200 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 124)  (201 124)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 124)  (202 124)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (204 124)  (204 124)  LC_6 Logic Functioning bit
 (38 12)  (206 124)  (206 124)  LC_6 Logic Functioning bit
 (41 12)  (209 124)  (209 124)  LC_6 Logic Functioning bit
 (42 12)  (210 124)  (210 124)  LC_6 Logic Functioning bit
 (43 12)  (211 124)  (211 124)  LC_6 Logic Functioning bit
 (50 12)  (218 124)  (218 124)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (183 125)  (183 125)  routing T_4_7.rgt_op_0 <X> T_4_7.lc_trk_g3_0
 (17 13)  (185 125)  (185 125)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (190 125)  (190 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (194 125)  (194 125)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 125)  (196 125)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 125)  (197 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 125)  (198 125)  routing T_4_7.lc_trk_g2_3 <X> T_4_7.wire_logic_cluster/lc_6/in_1
 (31 13)  (199 125)  (199 125)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_6/in_3
 (36 13)  (204 125)  (204 125)  LC_6 Logic Functioning bit
 (38 13)  (206 125)  (206 125)  LC_6 Logic Functioning bit
 (41 13)  (209 125)  (209 125)  LC_6 Logic Functioning bit
 (43 13)  (211 125)  (211 125)  LC_6 Logic Functioning bit
 (26 14)  (194 126)  (194 126)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_7/in_0
 (29 14)  (197 126)  (197 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 126)  (198 126)  routing T_4_7.lc_trk_g0_4 <X> T_4_7.wire_logic_cluster/lc_7/in_1
 (31 14)  (199 126)  (199 126)  routing T_4_7.lc_trk_g2_4 <X> T_4_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 126)  (200 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 126)  (201 126)  routing T_4_7.lc_trk_g2_4 <X> T_4_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (204 126)  (204 126)  LC_7 Logic Functioning bit
 (38 14)  (206 126)  (206 126)  LC_7 Logic Functioning bit
 (22 15)  (190 127)  (190 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (194 127)  (194 127)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_7/in_0
 (27 15)  (195 127)  (195 127)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 127)  (196 127)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 127)  (197 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0


LogicTile_5_7

 (14 0)  (236 112)  (236 112)  routing T_5_7.bnr_op_0 <X> T_5_7.lc_trk_g0_0
 (22 0)  (244 112)  (244 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (245 112)  (245 112)  routing T_5_7.sp4_v_b_19 <X> T_5_7.lc_trk_g0_3
 (24 0)  (246 112)  (246 112)  routing T_5_7.sp4_v_b_19 <X> T_5_7.lc_trk_g0_3
 (29 0)  (251 112)  (251 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 112)  (252 112)  routing T_5_7.lc_trk_g0_7 <X> T_5_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (254 112)  (254 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 112)  (255 112)  routing T_5_7.lc_trk_g2_1 <X> T_5_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (258 112)  (258 112)  LC_0 Logic Functioning bit
 (37 0)  (259 112)  (259 112)  LC_0 Logic Functioning bit
 (38 0)  (260 112)  (260 112)  LC_0 Logic Functioning bit
 (39 0)  (261 112)  (261 112)  LC_0 Logic Functioning bit
 (41 0)  (263 112)  (263 112)  LC_0 Logic Functioning bit
 (43 0)  (265 112)  (265 112)  LC_0 Logic Functioning bit
 (53 0)  (275 112)  (275 112)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (5 1)  (227 113)  (227 113)  routing T_5_7.sp4_h_r_0 <X> T_5_7.sp4_v_b_0
 (8 1)  (230 113)  (230 113)  routing T_5_7.sp4_h_l_36 <X> T_5_7.sp4_v_b_1
 (9 1)  (231 113)  (231 113)  routing T_5_7.sp4_h_l_36 <X> T_5_7.sp4_v_b_1
 (14 1)  (236 113)  (236 113)  routing T_5_7.bnr_op_0 <X> T_5_7.lc_trk_g0_0
 (17 1)  (239 113)  (239 113)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (244 113)  (244 113)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (246 113)  (246 113)  routing T_5_7.bot_op_2 <X> T_5_7.lc_trk_g0_2
 (30 1)  (252 113)  (252 113)  routing T_5_7.lc_trk_g0_7 <X> T_5_7.wire_logic_cluster/lc_0/in_1
 (36 1)  (258 113)  (258 113)  LC_0 Logic Functioning bit
 (37 1)  (259 113)  (259 113)  LC_0 Logic Functioning bit
 (38 1)  (260 113)  (260 113)  LC_0 Logic Functioning bit
 (39 1)  (261 113)  (261 113)  LC_0 Logic Functioning bit
 (41 1)  (263 113)  (263 113)  LC_0 Logic Functioning bit
 (43 1)  (265 113)  (265 113)  LC_0 Logic Functioning bit
 (14 2)  (236 114)  (236 114)  routing T_5_7.sp4_v_t_1 <X> T_5_7.lc_trk_g0_4
 (17 2)  (239 114)  (239 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (244 114)  (244 114)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (246 114)  (246 114)  routing T_5_7.bot_op_7 <X> T_5_7.lc_trk_g0_7
 (32 2)  (254 114)  (254 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (260 114)  (260 114)  LC_1 Logic Functioning bit
 (50 2)  (272 114)  (272 114)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (236 115)  (236 115)  routing T_5_7.sp4_v_t_1 <X> T_5_7.lc_trk_g0_4
 (16 3)  (238 115)  (238 115)  routing T_5_7.sp4_v_t_1 <X> T_5_7.lc_trk_g0_4
 (17 3)  (239 115)  (239 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (240 115)  (240 115)  routing T_5_7.sp4_r_v_b_29 <X> T_5_7.lc_trk_g0_5
 (26 3)  (248 115)  (248 115)  routing T_5_7.lc_trk_g1_2 <X> T_5_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (249 115)  (249 115)  routing T_5_7.lc_trk_g1_2 <X> T_5_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 115)  (251 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (253 115)  (253 115)  routing T_5_7.lc_trk_g0_2 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (39 3)  (261 115)  (261 115)  LC_1 Logic Functioning bit
 (15 4)  (237 116)  (237 116)  routing T_5_7.lft_op_1 <X> T_5_7.lc_trk_g1_1
 (17 4)  (239 116)  (239 116)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (240 116)  (240 116)  routing T_5_7.lft_op_1 <X> T_5_7.lc_trk_g1_1
 (21 4)  (243 116)  (243 116)  routing T_5_7.sp4_v_b_11 <X> T_5_7.lc_trk_g1_3
 (22 4)  (244 116)  (244 116)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (245 116)  (245 116)  routing T_5_7.sp4_v_b_11 <X> T_5_7.lc_trk_g1_3
 (25 4)  (247 116)  (247 116)  routing T_5_7.sp4_v_b_10 <X> T_5_7.lc_trk_g1_2
 (29 4)  (251 116)  (251 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 116)  (252 116)  routing T_5_7.lc_trk_g0_5 <X> T_5_7.wire_logic_cluster/lc_2/in_1
 (31 4)  (253 116)  (253 116)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 116)  (254 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 116)  (255 116)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 116)  (256 116)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (37 4)  (259 116)  (259 116)  LC_2 Logic Functioning bit
 (39 4)  (261 116)  (261 116)  LC_2 Logic Functioning bit
 (40 4)  (262 116)  (262 116)  LC_2 Logic Functioning bit
 (41 4)  (263 116)  (263 116)  LC_2 Logic Functioning bit
 (42 4)  (264 116)  (264 116)  LC_2 Logic Functioning bit
 (43 4)  (265 116)  (265 116)  LC_2 Logic Functioning bit
 (50 4)  (272 116)  (272 116)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (243 117)  (243 117)  routing T_5_7.sp4_v_b_11 <X> T_5_7.lc_trk_g1_3
 (22 5)  (244 117)  (244 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (245 117)  (245 117)  routing T_5_7.sp4_v_b_10 <X> T_5_7.lc_trk_g1_2
 (25 5)  (247 117)  (247 117)  routing T_5_7.sp4_v_b_10 <X> T_5_7.lc_trk_g1_2
 (26 5)  (248 117)  (248 117)  routing T_5_7.lc_trk_g3_3 <X> T_5_7.wire_logic_cluster/lc_2/in_0
 (27 5)  (249 117)  (249 117)  routing T_5_7.lc_trk_g3_3 <X> T_5_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 117)  (250 117)  routing T_5_7.lc_trk_g3_3 <X> T_5_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 117)  (251 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (253 117)  (253 117)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (36 5)  (258 117)  (258 117)  LC_2 Logic Functioning bit
 (37 5)  (259 117)  (259 117)  LC_2 Logic Functioning bit
 (39 5)  (261 117)  (261 117)  LC_2 Logic Functioning bit
 (40 5)  (262 117)  (262 117)  LC_2 Logic Functioning bit
 (41 5)  (263 117)  (263 117)  LC_2 Logic Functioning bit
 (42 5)  (264 117)  (264 117)  LC_2 Logic Functioning bit
 (43 5)  (265 117)  (265 117)  LC_2 Logic Functioning bit
 (29 6)  (251 118)  (251 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (253 118)  (253 118)  routing T_5_7.lc_trk_g2_4 <X> T_5_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 118)  (254 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 118)  (255 118)  routing T_5_7.lc_trk_g2_4 <X> T_5_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 118)  (258 118)  LC_3 Logic Functioning bit
 (37 6)  (259 118)  (259 118)  LC_3 Logic Functioning bit
 (38 6)  (260 118)  (260 118)  LC_3 Logic Functioning bit
 (39 6)  (261 118)  (261 118)  LC_3 Logic Functioning bit
 (42 6)  (264 118)  (264 118)  LC_3 Logic Functioning bit
 (43 6)  (265 118)  (265 118)  LC_3 Logic Functioning bit
 (50 6)  (272 118)  (272 118)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (248 119)  (248 119)  routing T_5_7.lc_trk_g0_3 <X> T_5_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 119)  (251 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (258 119)  (258 119)  LC_3 Logic Functioning bit
 (37 7)  (259 119)  (259 119)  LC_3 Logic Functioning bit
 (38 7)  (260 119)  (260 119)  LC_3 Logic Functioning bit
 (39 7)  (261 119)  (261 119)  LC_3 Logic Functioning bit
 (41 7)  (263 119)  (263 119)  LC_3 Logic Functioning bit
 (42 7)  (264 119)  (264 119)  LC_3 Logic Functioning bit
 (43 7)  (265 119)  (265 119)  LC_3 Logic Functioning bit
 (12 8)  (234 120)  (234 120)  routing T_5_7.sp4_v_b_8 <X> T_5_7.sp4_h_r_8
 (14 8)  (236 120)  (236 120)  routing T_5_7.wire_logic_cluster/lc_0/out <X> T_5_7.lc_trk_g2_0
 (17 8)  (239 120)  (239 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (11 9)  (233 121)  (233 121)  routing T_5_7.sp4_v_b_8 <X> T_5_7.sp4_h_r_8
 (17 9)  (239 121)  (239 121)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (14 10)  (236 122)  (236 122)  routing T_5_7.rgt_op_4 <X> T_5_7.lc_trk_g2_4
 (32 10)  (254 122)  (254 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (262 122)  (262 122)  LC_5 Logic Functioning bit
 (42 10)  (264 122)  (264 122)  LC_5 Logic Functioning bit
 (15 11)  (237 123)  (237 123)  routing T_5_7.rgt_op_4 <X> T_5_7.lc_trk_g2_4
 (17 11)  (239 123)  (239 123)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (28 11)  (250 123)  (250 123)  routing T_5_7.lc_trk_g2_1 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 123)  (251 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (253 123)  (253 123)  routing T_5_7.lc_trk_g0_2 <X> T_5_7.wire_logic_cluster/lc_5/in_3
 (41 11)  (263 123)  (263 123)  LC_5 Logic Functioning bit
 (43 11)  (265 123)  (265 123)  LC_5 Logic Functioning bit
 (22 12)  (244 124)  (244 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (250 124)  (250 124)  routing T_5_7.lc_trk_g2_1 <X> T_5_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 124)  (251 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (254 124)  (254 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (39 12)  (261 124)  (261 124)  LC_6 Logic Functioning bit
 (26 13)  (248 125)  (248 125)  routing T_5_7.lc_trk_g1_3 <X> T_5_7.wire_logic_cluster/lc_6/in_0
 (27 13)  (249 125)  (249 125)  routing T_5_7.lc_trk_g1_3 <X> T_5_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 125)  (251 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (253 125)  (253 125)  routing T_5_7.lc_trk_g0_3 <X> T_5_7.wire_logic_cluster/lc_6/in_3
 (32 13)  (254 125)  (254 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (256 125)  (256 125)  routing T_5_7.lc_trk_g1_1 <X> T_5_7.input_2_6
 (38 13)  (260 125)  (260 125)  LC_6 Logic Functioning bit
 (39 13)  (261 125)  (261 125)  LC_6 Logic Functioning bit
 (25 14)  (247 126)  (247 126)  routing T_5_7.bnl_op_6 <X> T_5_7.lc_trk_g3_6
 (28 14)  (250 126)  (250 126)  routing T_5_7.lc_trk_g2_0 <X> T_5_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 126)  (251 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (253 126)  (253 126)  routing T_5_7.lc_trk_g0_4 <X> T_5_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 126)  (254 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (258 126)  (258 126)  LC_7 Logic Functioning bit
 (37 14)  (259 126)  (259 126)  LC_7 Logic Functioning bit
 (41 14)  (263 126)  (263 126)  LC_7 Logic Functioning bit
 (42 14)  (264 126)  (264 126)  LC_7 Logic Functioning bit
 (43 14)  (265 126)  (265 126)  LC_7 Logic Functioning bit
 (50 14)  (272 126)  (272 126)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (244 127)  (244 127)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (247 127)  (247 127)  routing T_5_7.bnl_op_6 <X> T_5_7.lc_trk_g3_6
 (36 15)  (258 127)  (258 127)  LC_7 Logic Functioning bit
 (37 15)  (259 127)  (259 127)  LC_7 Logic Functioning bit
 (41 15)  (263 127)  (263 127)  LC_7 Logic Functioning bit
 (42 15)  (264 127)  (264 127)  LC_7 Logic Functioning bit
 (43 15)  (265 127)  (265 127)  LC_7 Logic Functioning bit


LogicTile_6_7

 (22 0)  (298 112)  (298 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (299 112)  (299 112)  routing T_6_7.sp4_v_b_19 <X> T_6_7.lc_trk_g0_3
 (24 0)  (300 112)  (300 112)  routing T_6_7.sp4_v_b_19 <X> T_6_7.lc_trk_g0_3
 (25 0)  (301 112)  (301 112)  routing T_6_7.sp4_v_b_10 <X> T_6_7.lc_trk_g0_2
 (27 0)  (303 112)  (303 112)  routing T_6_7.lc_trk_g1_2 <X> T_6_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 112)  (305 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (308 112)  (308 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (311 112)  (311 112)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.input_2_0
 (22 1)  (298 113)  (298 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (299 113)  (299 113)  routing T_6_7.sp4_v_b_10 <X> T_6_7.lc_trk_g0_2
 (25 1)  (301 113)  (301 113)  routing T_6_7.sp4_v_b_10 <X> T_6_7.lc_trk_g0_2
 (26 1)  (302 113)  (302 113)  routing T_6_7.lc_trk_g0_2 <X> T_6_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 113)  (305 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 113)  (306 113)  routing T_6_7.lc_trk_g1_2 <X> T_6_7.wire_logic_cluster/lc_0/in_1
 (31 1)  (307 113)  (307 113)  routing T_6_7.lc_trk_g0_3 <X> T_6_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (308 113)  (308 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (309 113)  (309 113)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.input_2_0
 (35 1)  (311 113)  (311 113)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.input_2_0
 (42 1)  (318 113)  (318 113)  LC_0 Logic Functioning bit
 (15 2)  (291 114)  (291 114)  routing T_6_7.lft_op_5 <X> T_6_7.lc_trk_g0_5
 (17 2)  (293 114)  (293 114)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (294 114)  (294 114)  routing T_6_7.lft_op_5 <X> T_6_7.lc_trk_g0_5
 (26 2)  (302 114)  (302 114)  routing T_6_7.lc_trk_g0_5 <X> T_6_7.wire_logic_cluster/lc_1/in_0
 (29 2)  (305 114)  (305 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (307 114)  (307 114)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 114)  (308 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (312 114)  (312 114)  LC_1 Logic Functioning bit
 (37 2)  (313 114)  (313 114)  LC_1 Logic Functioning bit
 (42 2)  (318 114)  (318 114)  LC_1 Logic Functioning bit
 (43 2)  (319 114)  (319 114)  LC_1 Logic Functioning bit
 (50 2)  (326 114)  (326 114)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (329 114)  (329 114)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (22 3)  (298 115)  (298 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (299 115)  (299 115)  routing T_6_7.sp4_v_b_22 <X> T_6_7.lc_trk_g0_6
 (24 3)  (300 115)  (300 115)  routing T_6_7.sp4_v_b_22 <X> T_6_7.lc_trk_g0_6
 (29 3)  (305 115)  (305 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 115)  (306 115)  routing T_6_7.lc_trk_g0_2 <X> T_6_7.wire_logic_cluster/lc_1/in_1
 (31 3)  (307 115)  (307 115)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (36 3)  (312 115)  (312 115)  LC_1 Logic Functioning bit
 (37 3)  (313 115)  (313 115)  LC_1 Logic Functioning bit
 (39 3)  (315 115)  (315 115)  LC_1 Logic Functioning bit
 (42 3)  (318 115)  (318 115)  LC_1 Logic Functioning bit
 (43 3)  (319 115)  (319 115)  LC_1 Logic Functioning bit
 (22 5)  (298 117)  (298 117)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (300 117)  (300 117)  routing T_6_7.bot_op_2 <X> T_6_7.lc_trk_g1_2
 (15 6)  (291 118)  (291 118)  routing T_6_7.sp4_h_r_21 <X> T_6_7.lc_trk_g1_5
 (16 6)  (292 118)  (292 118)  routing T_6_7.sp4_h_r_21 <X> T_6_7.lc_trk_g1_5
 (17 6)  (293 118)  (293 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (294 118)  (294 118)  routing T_6_7.sp4_h_r_21 <X> T_6_7.lc_trk_g1_5
 (26 6)  (302 118)  (302 118)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_3/in_0
 (29 6)  (305 118)  (305 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 118)  (306 118)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 118)  (308 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 118)  (309 118)  routing T_6_7.lc_trk_g2_2 <X> T_6_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 118)  (312 118)  LC_3 Logic Functioning bit
 (37 6)  (313 118)  (313 118)  LC_3 Logic Functioning bit
 (38 6)  (314 118)  (314 118)  LC_3 Logic Functioning bit
 (39 6)  (315 118)  (315 118)  LC_3 Logic Functioning bit
 (18 7)  (294 119)  (294 119)  routing T_6_7.sp4_h_r_21 <X> T_6_7.lc_trk_g1_5
 (26 7)  (302 119)  (302 119)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_3/in_0
 (27 7)  (303 119)  (303 119)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (304 119)  (304 119)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 119)  (305 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (306 119)  (306 119)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_3/in_1
 (31 7)  (307 119)  (307 119)  routing T_6_7.lc_trk_g2_2 <X> T_6_7.wire_logic_cluster/lc_3/in_3
 (37 7)  (313 119)  (313 119)  LC_3 Logic Functioning bit
 (39 7)  (315 119)  (315 119)  LC_3 Logic Functioning bit
 (25 8)  (301 120)  (301 120)  routing T_6_7.bnl_op_2 <X> T_6_7.lc_trk_g2_2
 (26 8)  (302 120)  (302 120)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (27 8)  (303 120)  (303 120)  routing T_6_7.lc_trk_g1_2 <X> T_6_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 120)  (305 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (308 120)  (308 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (41 8)  (317 120)  (317 120)  LC_4 Logic Functioning bit
 (43 8)  (319 120)  (319 120)  LC_4 Logic Functioning bit
 (22 9)  (298 121)  (298 121)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (301 121)  (301 121)  routing T_6_7.bnl_op_2 <X> T_6_7.lc_trk_g2_2
 (26 9)  (302 121)  (302 121)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (27 9)  (303 121)  (303 121)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 121)  (304 121)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 121)  (305 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 121)  (306 121)  routing T_6_7.lc_trk_g1_2 <X> T_6_7.wire_logic_cluster/lc_4/in_1
 (31 9)  (307 121)  (307 121)  routing T_6_7.lc_trk_g0_3 <X> T_6_7.wire_logic_cluster/lc_4/in_3
 (21 10)  (297 122)  (297 122)  routing T_6_7.sp4_v_t_18 <X> T_6_7.lc_trk_g2_7
 (22 10)  (298 122)  (298 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (299 122)  (299 122)  routing T_6_7.sp4_v_t_18 <X> T_6_7.lc_trk_g2_7
 (22 11)  (298 123)  (298 123)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (299 123)  (299 123)  routing T_6_7.sp12_v_b_14 <X> T_6_7.lc_trk_g2_6
 (27 12)  (303 124)  (303 124)  routing T_6_7.lc_trk_g1_2 <X> T_6_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 124)  (305 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (307 124)  (307 124)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 124)  (308 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 124)  (309 124)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (312 124)  (312 124)  LC_6 Logic Functioning bit
 (37 12)  (313 124)  (313 124)  LC_6 Logic Functioning bit
 (38 12)  (314 124)  (314 124)  LC_6 Logic Functioning bit
 (39 12)  (315 124)  (315 124)  LC_6 Logic Functioning bit
 (40 12)  (316 124)  (316 124)  LC_6 Logic Functioning bit
 (41 12)  (317 124)  (317 124)  LC_6 Logic Functioning bit
 (42 12)  (318 124)  (318 124)  LC_6 Logic Functioning bit
 (43 12)  (319 124)  (319 124)  LC_6 Logic Functioning bit
 (26 13)  (302 125)  (302 125)  routing T_6_7.lc_trk_g0_2 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 125)  (305 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (306 125)  (306 125)  routing T_6_7.lc_trk_g1_2 <X> T_6_7.wire_logic_cluster/lc_6/in_1
 (31 13)  (307 125)  (307 125)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (36 13)  (312 125)  (312 125)  LC_6 Logic Functioning bit
 (38 13)  (314 125)  (314 125)  LC_6 Logic Functioning bit
 (40 13)  (316 125)  (316 125)  LC_6 Logic Functioning bit
 (41 13)  (317 125)  (317 125)  LC_6 Logic Functioning bit
 (42 13)  (318 125)  (318 125)  LC_6 Logic Functioning bit
 (43 13)  (319 125)  (319 125)  LC_6 Logic Functioning bit
 (5 14)  (281 126)  (281 126)  routing T_6_7.sp4_v_b_9 <X> T_6_7.sp4_h_l_44
 (21 14)  (297 126)  (297 126)  routing T_6_7.bnl_op_7 <X> T_6_7.lc_trk_g3_7
 (22 14)  (298 126)  (298 126)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (301 126)  (301 126)  routing T_6_7.wire_logic_cluster/lc_6/out <X> T_6_7.lc_trk_g3_6
 (28 14)  (304 126)  (304 126)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 126)  (305 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 126)  (306 126)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.wire_logic_cluster/lc_7/in_1
 (31 14)  (307 126)  (307 126)  routing T_6_7.lc_trk_g1_5 <X> T_6_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 126)  (308 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (310 126)  (310 126)  routing T_6_7.lc_trk_g1_5 <X> T_6_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (312 126)  (312 126)  LC_7 Logic Functioning bit
 (37 14)  (313 126)  (313 126)  LC_7 Logic Functioning bit
 (38 14)  (314 126)  (314 126)  LC_7 Logic Functioning bit
 (39 14)  (315 126)  (315 126)  LC_7 Logic Functioning bit
 (48 14)  (324 126)  (324 126)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (326 126)  (326 126)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (297 127)  (297 127)  routing T_6_7.bnl_op_7 <X> T_6_7.lc_trk_g3_7
 (22 15)  (298 127)  (298 127)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (302 127)  (302 127)  routing T_6_7.lc_trk_g0_3 <X> T_6_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 127)  (305 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 127)  (306 127)  routing T_6_7.lc_trk_g2_6 <X> T_6_7.wire_logic_cluster/lc_7/in_1
 (36 15)  (312 127)  (312 127)  LC_7 Logic Functioning bit
 (37 15)  (313 127)  (313 127)  LC_7 Logic Functioning bit
 (38 15)  (314 127)  (314 127)  LC_7 Logic Functioning bit
 (39 15)  (315 127)  (315 127)  LC_7 Logic Functioning bit
 (41 15)  (317 127)  (317 127)  LC_7 Logic Functioning bit


LogicTile_7_7

 (25 0)  (359 112)  (359 112)  routing T_7_7.sp4_h_l_7 <X> T_7_7.lc_trk_g0_2
 (22 1)  (356 113)  (356 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (357 113)  (357 113)  routing T_7_7.sp4_h_l_7 <X> T_7_7.lc_trk_g0_2
 (24 1)  (358 113)  (358 113)  routing T_7_7.sp4_h_l_7 <X> T_7_7.lc_trk_g0_2
 (25 1)  (359 113)  (359 113)  routing T_7_7.sp4_h_l_7 <X> T_7_7.lc_trk_g0_2
 (16 2)  (350 114)  (350 114)  routing T_7_7.sp4_v_b_5 <X> T_7_7.lc_trk_g0_5
 (17 2)  (351 114)  (351 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (352 114)  (352 114)  routing T_7_7.sp4_v_b_5 <X> T_7_7.lc_trk_g0_5
 (21 2)  (355 114)  (355 114)  routing T_7_7.bnr_op_7 <X> T_7_7.lc_trk_g0_7
 (22 2)  (356 114)  (356 114)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (21 3)  (355 115)  (355 115)  routing T_7_7.bnr_op_7 <X> T_7_7.lc_trk_g0_7
 (27 4)  (361 116)  (361 116)  routing T_7_7.lc_trk_g1_4 <X> T_7_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 116)  (363 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (364 116)  (364 116)  routing T_7_7.lc_trk_g1_4 <X> T_7_7.wire_logic_cluster/lc_2/in_1
 (32 4)  (366 116)  (366 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 116)  (367 116)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 116)  (368 116)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (35 4)  (369 116)  (369 116)  routing T_7_7.lc_trk_g2_4 <X> T_7_7.input_2_2
 (36 4)  (370 116)  (370 116)  LC_2 Logic Functioning bit
 (37 4)  (371 116)  (371 116)  LC_2 Logic Functioning bit
 (38 4)  (372 116)  (372 116)  LC_2 Logic Functioning bit
 (41 4)  (375 116)  (375 116)  LC_2 Logic Functioning bit
 (43 4)  (377 116)  (377 116)  LC_2 Logic Functioning bit
 (51 4)  (385 116)  (385 116)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (360 117)  (360 117)  routing T_7_7.lc_trk_g0_2 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 117)  (363 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (365 117)  (365 117)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (32 5)  (366 117)  (366 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (367 117)  (367 117)  routing T_7_7.lc_trk_g2_4 <X> T_7_7.input_2_2
 (36 5)  (370 117)  (370 117)  LC_2 Logic Functioning bit
 (37 5)  (371 117)  (371 117)  LC_2 Logic Functioning bit
 (39 5)  (373 117)  (373 117)  LC_2 Logic Functioning bit
 (40 5)  (374 117)  (374 117)  LC_2 Logic Functioning bit
 (42 5)  (376 117)  (376 117)  LC_2 Logic Functioning bit
 (43 5)  (377 117)  (377 117)  LC_2 Logic Functioning bit
 (14 7)  (348 119)  (348 119)  routing T_7_7.sp4_r_v_b_28 <X> T_7_7.lc_trk_g1_4
 (17 7)  (351 119)  (351 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (17 9)  (351 121)  (351 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (17 11)  (351 123)  (351 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (25 12)  (359 124)  (359 124)  routing T_7_7.sp4_v_b_26 <X> T_7_7.lc_trk_g3_2
 (29 12)  (363 124)  (363 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (364 124)  (364 124)  routing T_7_7.lc_trk_g0_5 <X> T_7_7.wire_logic_cluster/lc_6/in_1
 (31 12)  (365 124)  (365 124)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (366 124)  (366 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (371 124)  (371 124)  LC_6 Logic Functioning bit
 (39 12)  (373 124)  (373 124)  LC_6 Logic Functioning bit
 (40 12)  (374 124)  (374 124)  LC_6 Logic Functioning bit
 (42 12)  (376 124)  (376 124)  LC_6 Logic Functioning bit
 (22 13)  (356 125)  (356 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (357 125)  (357 125)  routing T_7_7.sp4_v_b_26 <X> T_7_7.lc_trk_g3_2
 (28 13)  (362 125)  (362 125)  routing T_7_7.lc_trk_g2_0 <X> T_7_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 125)  (363 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (365 125)  (365 125)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_6/in_3
 (36 13)  (370 125)  (370 125)  LC_6 Logic Functioning bit
 (38 13)  (372 125)  (372 125)  LC_6 Logic Functioning bit


LogicTile_9_7

 (11 0)  (453 112)  (453 112)  routing T_9_7.sp4_h_r_9 <X> T_9_7.sp4_v_b_2
 (5 2)  (447 114)  (447 114)  routing T_9_7.sp4_h_r_9 <X> T_9_7.sp4_h_l_37
 (4 3)  (446 115)  (446 115)  routing T_9_7.sp4_h_r_9 <X> T_9_7.sp4_h_l_37


RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control

 (4 6)  (500 118)  (500 118)  routing T_10_7.sp4_v_b_7 <X> T_10_7.sp4_v_t_38
 (6 6)  (502 118)  (502 118)  routing T_10_7.sp4_v_b_7 <X> T_10_7.sp4_v_t_38
 (9 10)  (505 122)  (505 122)  routing T_10_7.sp4_v_b_7 <X> T_10_7.sp4_h_l_42
 (9 13)  (505 125)  (505 125)  routing T_10_7.sp4_v_t_39 <X> T_10_7.sp4_v_b_10
 (10 13)  (506 125)  (506 125)  routing T_10_7.sp4_v_t_39 <X> T_10_7.sp4_v_b_10
 (8 15)  (504 127)  (504 127)  routing T_10_7.sp4_h_r_4 <X> T_10_7.sp4_v_t_47
 (9 15)  (505 127)  (505 127)  routing T_10_7.sp4_h_r_4 <X> T_10_7.sp4_v_t_47
 (10 15)  (506 127)  (506 127)  routing T_10_7.sp4_h_r_4 <X> T_10_7.sp4_v_t_47


IO_Tile_13_7

 (3 1)  (649 113)  (649 113)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 115)  (663 115)  IOB_0 IO Functioning bit
 (17 5)  (663 117)  (663 117)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (648 118)  (648 118)  IO control bit: IORIGHT_REN_0

 (1 8)  (647 120)  (647 120)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (16 8)  (662 120)  (662 120)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (0 11)  (646 123)  (646 123)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (663 125)  (663 125)  IOB_1 IO Functioning bit


IO_Tile_0_6

 (1 0)  (16 96)  (16 96)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (14 97)  (14 97)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: BIOLEFT_REN_0

 (0 9)  (17 105)  (17 105)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_1_6

 (0 0)  (18 96)  (18 96)  Negative Clock bit

 (0 2)  (18 98)  (18 98)  routing T_1_6.glb_netwk_3 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (2 2)  (20 98)  (20 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (32 98)  (32 98)  routing T_1_6.bnr_op_4 <X> T_1_6.lc_trk_g0_4
 (26 2)  (44 98)  (44 98)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_1/in_0
 (29 2)  (47 98)  (47 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 98)  (48 98)  routing T_1_6.lc_trk_g0_4 <X> T_1_6.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 98)  (50 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 98)  (51 98)  routing T_1_6.lc_trk_g2_0 <X> T_1_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 98)  (54 98)  LC_1 Logic Functioning bit
 (37 2)  (55 98)  (55 98)  LC_1 Logic Functioning bit
 (38 2)  (56 98)  (56 98)  LC_1 Logic Functioning bit
 (39 2)  (57 98)  (57 98)  LC_1 Logic Functioning bit
 (41 2)  (59 98)  (59 98)  LC_1 Logic Functioning bit
 (43 2)  (61 98)  (61 98)  LC_1 Logic Functioning bit
 (45 2)  (63 98)  (63 98)  LC_1 Logic Functioning bit
 (0 3)  (18 99)  (18 99)  routing T_1_6.glb_netwk_3 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (14 3)  (32 99)  (32 99)  routing T_1_6.bnr_op_4 <X> T_1_6.lc_trk_g0_4
 (17 3)  (35 99)  (35 99)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (26 3)  (44 99)  (44 99)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 99)  (45 99)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 99)  (46 99)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 99)  (47 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (54 99)  (54 99)  LC_1 Logic Functioning bit
 (37 3)  (55 99)  (55 99)  LC_1 Logic Functioning bit
 (38 3)  (56 99)  (56 99)  LC_1 Logic Functioning bit
 (39 3)  (57 99)  (57 99)  LC_1 Logic Functioning bit
 (46 3)  (64 99)  (64 99)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (65 99)  (65 99)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (39 100)  (39 100)  routing T_1_6.bnr_op_3 <X> T_1_6.lc_trk_g1_3
 (22 4)  (40 100)  (40 100)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (21 5)  (39 101)  (39 101)  routing T_1_6.bnr_op_3 <X> T_1_6.lc_trk_g1_3
 (15 6)  (33 102)  (33 102)  routing T_1_6.sp12_h_r_5 <X> T_1_6.lc_trk_g1_5
 (17 6)  (35 102)  (35 102)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (36 102)  (36 102)  routing T_1_6.sp12_h_r_5 <X> T_1_6.lc_trk_g1_5
 (26 6)  (44 102)  (44 102)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 102)  (45 102)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 102)  (47 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 102)  (49 102)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 102)  (50 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 102)  (51 102)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (35 6)  (53 102)  (53 102)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.input_2_3
 (18 7)  (36 103)  (36 103)  routing T_1_6.sp12_h_r_5 <X> T_1_6.lc_trk_g1_5
 (26 7)  (44 103)  (44 103)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 103)  (46 103)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 103)  (47 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 103)  (48 103)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 103)  (49 103)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 103)  (50 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (51 103)  (51 103)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.input_2_3
 (34 7)  (52 103)  (52 103)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.input_2_3
 (35 7)  (53 103)  (53 103)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.input_2_3
 (37 7)  (55 103)  (55 103)  LC_3 Logic Functioning bit
 (14 8)  (32 104)  (32 104)  routing T_1_6.rgt_op_0 <X> T_1_6.lc_trk_g2_0
 (15 9)  (33 105)  (33 105)  routing T_1_6.rgt_op_0 <X> T_1_6.lc_trk_g2_0
 (17 9)  (35 105)  (35 105)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 10)  (40 106)  (40 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (39 107)  (39 107)  routing T_1_6.sp4_r_v_b_39 <X> T_1_6.lc_trk_g2_7
 (22 11)  (40 107)  (40 107)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (42 107)  (42 107)  routing T_1_6.tnr_op_6 <X> T_1_6.lc_trk_g2_6
 (15 12)  (33 108)  (33 108)  routing T_1_6.rgt_op_1 <X> T_1_6.lc_trk_g3_1
 (17 12)  (35 108)  (35 108)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 108)  (36 108)  routing T_1_6.rgt_op_1 <X> T_1_6.lc_trk_g3_1
 (0 14)  (18 110)  (18 110)  routing T_1_6.glb_netwk_6 <X> T_1_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 110)  (19 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (22 110)  (22 110)  routing T_1_6.sp4_v_b_1 <X> T_1_6.sp4_v_t_44
 (6 14)  (24 110)  (24 110)  routing T_1_6.sp4_v_b_1 <X> T_1_6.sp4_v_t_44
 (25 14)  (43 110)  (43 110)  routing T_1_6.rgt_op_6 <X> T_1_6.lc_trk_g3_6
 (27 14)  (45 110)  (45 110)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 110)  (47 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 110)  (48 110)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 110)  (50 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 110)  (51 110)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 110)  (52 110)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 110)  (54 110)  LC_7 Logic Functioning bit
 (37 14)  (55 110)  (55 110)  LC_7 Logic Functioning bit
 (38 14)  (56 110)  (56 110)  LC_7 Logic Functioning bit
 (39 14)  (57 110)  (57 110)  LC_7 Logic Functioning bit
 (41 14)  (59 110)  (59 110)  LC_7 Logic Functioning bit
 (43 14)  (61 110)  (61 110)  LC_7 Logic Functioning bit
 (0 15)  (18 111)  (18 111)  routing T_1_6.glb_netwk_6 <X> T_1_6.wire_logic_cluster/lc_7/s_r
 (22 15)  (40 111)  (40 111)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (42 111)  (42 111)  routing T_1_6.rgt_op_6 <X> T_1_6.lc_trk_g3_6
 (36 15)  (54 111)  (54 111)  LC_7 Logic Functioning bit
 (37 15)  (55 111)  (55 111)  LC_7 Logic Functioning bit
 (38 15)  (56 111)  (56 111)  LC_7 Logic Functioning bit
 (39 15)  (57 111)  (57 111)  LC_7 Logic Functioning bit
 (41 15)  (59 111)  (59 111)  LC_7 Logic Functioning bit
 (43 15)  (61 111)  (61 111)  LC_7 Logic Functioning bit


LogicTile_2_6

 (22 0)  (94 96)  (94 96)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (96 96)  (96 96)  routing T_2_6.bot_op_3 <X> T_2_6.lc_trk_g0_3
 (25 0)  (97 96)  (97 96)  routing T_2_6.sp4_h_r_10 <X> T_2_6.lc_trk_g0_2
 (26 0)  (98 96)  (98 96)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 96)  (99 96)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 96)  (101 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 96)  (102 96)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 96)  (103 96)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 96)  (104 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 96)  (106 96)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_0/in_3
 (39 0)  (111 96)  (111 96)  LC_0 Logic Functioning bit
 (41 0)  (113 96)  (113 96)  LC_0 Logic Functioning bit
 (43 0)  (115 96)  (115 96)  LC_0 Logic Functioning bit
 (22 1)  (94 97)  (94 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (95 97)  (95 97)  routing T_2_6.sp4_h_r_10 <X> T_2_6.lc_trk_g0_2
 (24 1)  (96 97)  (96 97)  routing T_2_6.sp4_h_r_10 <X> T_2_6.lc_trk_g0_2
 (26 1)  (98 97)  (98 97)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 97)  (99 97)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 97)  (101 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 97)  (102 97)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 97)  (104 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (107 97)  (107 97)  routing T_2_6.lc_trk_g0_2 <X> T_2_6.input_2_0
 (39 1)  (111 97)  (111 97)  LC_0 Logic Functioning bit
 (40 1)  (112 97)  (112 97)  LC_0 Logic Functioning bit
 (42 1)  (114 97)  (114 97)  LC_0 Logic Functioning bit
 (14 2)  (86 98)  (86 98)  routing T_2_6.sp4_h_l_1 <X> T_2_6.lc_trk_g0_4
 (15 2)  (87 98)  (87 98)  routing T_2_6.bot_op_5 <X> T_2_6.lc_trk_g0_5
 (17 2)  (89 98)  (89 98)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (98 98)  (98 98)  routing T_2_6.lc_trk_g2_7 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 98)  (99 98)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 98)  (101 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 98)  (102 98)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 98)  (103 98)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 98)  (104 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (38 2)  (110 98)  (110 98)  LC_1 Logic Functioning bit
 (47 2)  (119 98)  (119 98)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (15 3)  (87 99)  (87 99)  routing T_2_6.sp4_h_l_1 <X> T_2_6.lc_trk_g0_4
 (16 3)  (88 99)  (88 99)  routing T_2_6.sp4_h_l_1 <X> T_2_6.lc_trk_g0_4
 (17 3)  (89 99)  (89 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (94 99)  (94 99)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (96 99)  (96 99)  routing T_2_6.top_op_6 <X> T_2_6.lc_trk_g0_6
 (25 3)  (97 99)  (97 99)  routing T_2_6.top_op_6 <X> T_2_6.lc_trk_g0_6
 (26 3)  (98 99)  (98 99)  routing T_2_6.lc_trk_g2_7 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 99)  (100 99)  routing T_2_6.lc_trk_g2_7 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 99)  (101 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 99)  (103 99)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 99)  (104 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (107 99)  (107 99)  routing T_2_6.lc_trk_g0_3 <X> T_2_6.input_2_1
 (51 3)  (123 99)  (123 99)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (87 100)  (87 100)  routing T_2_6.bot_op_1 <X> T_2_6.lc_trk_g1_1
 (17 4)  (89 100)  (89 100)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (98 100)  (98 100)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 100)  (99 100)  routing T_2_6.lc_trk_g3_2 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 100)  (100 100)  routing T_2_6.lc_trk_g3_2 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 100)  (101 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 100)  (103 100)  routing T_2_6.lc_trk_g2_5 <X> T_2_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 100)  (104 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 100)  (105 100)  routing T_2_6.lc_trk_g2_5 <X> T_2_6.wire_logic_cluster/lc_2/in_3
 (41 4)  (113 100)  (113 100)  LC_2 Logic Functioning bit
 (43 4)  (115 100)  (115 100)  LC_2 Logic Functioning bit
 (14 5)  (86 101)  (86 101)  routing T_2_6.sp4_h_r_0 <X> T_2_6.lc_trk_g1_0
 (15 5)  (87 101)  (87 101)  routing T_2_6.sp4_h_r_0 <X> T_2_6.lc_trk_g1_0
 (16 5)  (88 101)  (88 101)  routing T_2_6.sp4_h_r_0 <X> T_2_6.lc_trk_g1_0
 (17 5)  (89 101)  (89 101)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (98 101)  (98 101)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 101)  (101 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 101)  (102 101)  routing T_2_6.lc_trk_g3_2 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (46 5)  (118 101)  (118 101)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (86 102)  (86 102)  routing T_2_6.wire_logic_cluster/lc_4/out <X> T_2_6.lc_trk_g1_4
 (15 6)  (87 102)  (87 102)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g1_5
 (16 6)  (88 102)  (88 102)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g1_5
 (17 6)  (89 102)  (89 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (90 102)  (90 102)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g1_5
 (21 6)  (93 102)  (93 102)  routing T_2_6.sp4_h_l_2 <X> T_2_6.lc_trk_g1_7
 (22 6)  (94 102)  (94 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (95 102)  (95 102)  routing T_2_6.sp4_h_l_2 <X> T_2_6.lc_trk_g1_7
 (24 6)  (96 102)  (96 102)  routing T_2_6.sp4_h_l_2 <X> T_2_6.lc_trk_g1_7
 (28 6)  (100 102)  (100 102)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 102)  (101 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 102)  (102 102)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 102)  (103 102)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 102)  (104 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 102)  (108 102)  LC_3 Logic Functioning bit
 (37 6)  (109 102)  (109 102)  LC_3 Logic Functioning bit
 (38 6)  (110 102)  (110 102)  LC_3 Logic Functioning bit
 (39 6)  (111 102)  (111 102)  LC_3 Logic Functioning bit
 (41 6)  (113 102)  (113 102)  LC_3 Logic Functioning bit
 (43 6)  (115 102)  (115 102)  LC_3 Logic Functioning bit
 (17 7)  (89 103)  (89 103)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (90 103)  (90 103)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g1_5
 (22 7)  (94 103)  (94 103)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (95 103)  (95 103)  routing T_2_6.sp4_h_r_6 <X> T_2_6.lc_trk_g1_6
 (24 7)  (96 103)  (96 103)  routing T_2_6.sp4_h_r_6 <X> T_2_6.lc_trk_g1_6
 (25 7)  (97 103)  (97 103)  routing T_2_6.sp4_h_r_6 <X> T_2_6.lc_trk_g1_6
 (26 7)  (98 103)  (98 103)  routing T_2_6.lc_trk_g0_3 <X> T_2_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 103)  (101 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 103)  (102 103)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 103)  (103 103)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 103)  (108 103)  LC_3 Logic Functioning bit
 (37 7)  (109 103)  (109 103)  LC_3 Logic Functioning bit
 (38 7)  (110 103)  (110 103)  LC_3 Logic Functioning bit
 (39 7)  (111 103)  (111 103)  LC_3 Logic Functioning bit
 (40 7)  (112 103)  (112 103)  LC_3 Logic Functioning bit
 (41 7)  (113 103)  (113 103)  LC_3 Logic Functioning bit
 (42 7)  (114 103)  (114 103)  LC_3 Logic Functioning bit
 (43 7)  (115 103)  (115 103)  LC_3 Logic Functioning bit
 (26 8)  (98 104)  (98 104)  routing T_2_6.lc_trk_g0_4 <X> T_2_6.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 104)  (99 104)  routing T_2_6.lc_trk_g1_0 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 104)  (101 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 104)  (103 104)  routing T_2_6.lc_trk_g2_7 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 104)  (104 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 104)  (105 104)  routing T_2_6.lc_trk_g2_7 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 104)  (108 104)  LC_4 Logic Functioning bit
 (38 8)  (110 104)  (110 104)  LC_4 Logic Functioning bit
 (41 8)  (113 104)  (113 104)  LC_4 Logic Functioning bit
 (43 8)  (115 104)  (115 104)  LC_4 Logic Functioning bit
 (50 8)  (122 104)  (122 104)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (83 105)  (83 105)  routing T_2_6.sp4_h_l_37 <X> T_2_6.sp4_h_r_8
 (13 9)  (85 105)  (85 105)  routing T_2_6.sp4_h_l_37 <X> T_2_6.sp4_h_r_8
 (29 9)  (101 105)  (101 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 105)  (103 105)  routing T_2_6.lc_trk_g2_7 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 105)  (108 105)  LC_4 Logic Functioning bit
 (37 9)  (109 105)  (109 105)  LC_4 Logic Functioning bit
 (39 9)  (111 105)  (111 105)  LC_4 Logic Functioning bit
 (40 9)  (112 105)  (112 105)  LC_4 Logic Functioning bit
 (42 9)  (114 105)  (114 105)  LC_4 Logic Functioning bit
 (12 10)  (84 106)  (84 106)  routing T_2_6.sp4_v_b_8 <X> T_2_6.sp4_h_l_45
 (16 10)  (88 106)  (88 106)  routing T_2_6.sp4_v_t_16 <X> T_2_6.lc_trk_g2_5
 (17 10)  (89 106)  (89 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (90 106)  (90 106)  routing T_2_6.sp4_v_t_16 <X> T_2_6.lc_trk_g2_5
 (21 10)  (93 106)  (93 106)  routing T_2_6.sp4_v_t_26 <X> T_2_6.lc_trk_g2_7
 (22 10)  (94 106)  (94 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (95 106)  (95 106)  routing T_2_6.sp4_v_t_26 <X> T_2_6.lc_trk_g2_7
 (26 10)  (98 106)  (98 106)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 106)  (101 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 106)  (104 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 106)  (106 106)  routing T_2_6.lc_trk_g1_1 <X> T_2_6.wire_logic_cluster/lc_5/in_3
 (38 10)  (110 106)  (110 106)  LC_5 Logic Functioning bit
 (39 10)  (111 106)  (111 106)  LC_5 Logic Functioning bit
 (50 10)  (122 106)  (122 106)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (93 107)  (93 107)  routing T_2_6.sp4_v_t_26 <X> T_2_6.lc_trk_g2_7
 (22 11)  (94 107)  (94 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (95 107)  (95 107)  routing T_2_6.sp4_h_r_30 <X> T_2_6.lc_trk_g2_6
 (24 11)  (96 107)  (96 107)  routing T_2_6.sp4_h_r_30 <X> T_2_6.lc_trk_g2_6
 (25 11)  (97 107)  (97 107)  routing T_2_6.sp4_h_r_30 <X> T_2_6.lc_trk_g2_6
 (26 11)  (98 107)  (98 107)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 107)  (99 107)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 107)  (101 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 107)  (102 107)  routing T_2_6.lc_trk_g0_2 <X> T_2_6.wire_logic_cluster/lc_5/in_1
 (36 11)  (108 107)  (108 107)  LC_5 Logic Functioning bit
 (38 11)  (110 107)  (110 107)  LC_5 Logic Functioning bit
 (39 11)  (111 107)  (111 107)  LC_5 Logic Functioning bit
 (43 11)  (115 107)  (115 107)  LC_5 Logic Functioning bit
 (12 12)  (84 108)  (84 108)  routing T_2_6.sp4_h_l_45 <X> T_2_6.sp4_h_r_11
 (25 12)  (97 108)  (97 108)  routing T_2_6.sp4_h_r_42 <X> T_2_6.lc_trk_g3_2
 (26 12)  (98 108)  (98 108)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 108)  (99 108)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 108)  (100 108)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 108)  (101 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 108)  (102 108)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 108)  (104 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 108)  (106 108)  routing T_2_6.lc_trk_g1_0 <X> T_2_6.wire_logic_cluster/lc_6/in_3
 (13 13)  (85 109)  (85 109)  routing T_2_6.sp4_h_l_45 <X> T_2_6.sp4_h_r_11
 (22 13)  (94 109)  (94 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (95 109)  (95 109)  routing T_2_6.sp4_h_r_42 <X> T_2_6.lc_trk_g3_2
 (24 13)  (96 109)  (96 109)  routing T_2_6.sp4_h_r_42 <X> T_2_6.lc_trk_g3_2
 (25 13)  (97 109)  (97 109)  routing T_2_6.sp4_h_r_42 <X> T_2_6.lc_trk_g3_2
 (26 13)  (98 109)  (98 109)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 109)  (100 109)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 109)  (101 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 109)  (102 109)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (36 13)  (108 109)  (108 109)  LC_6 Logic Functioning bit
 (38 13)  (110 109)  (110 109)  LC_6 Logic Functioning bit
 (26 14)  (98 110)  (98 110)  routing T_2_6.lc_trk_g0_5 <X> T_2_6.wire_logic_cluster/lc_7/in_0
 (31 14)  (103 110)  (103 110)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 110)  (104 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (108 110)  (108 110)  LC_7 Logic Functioning bit
 (37 14)  (109 110)  (109 110)  LC_7 Logic Functioning bit
 (38 14)  (110 110)  (110 110)  LC_7 Logic Functioning bit
 (39 14)  (111 110)  (111 110)  LC_7 Logic Functioning bit
 (40 14)  (112 110)  (112 110)  LC_7 Logic Functioning bit
 (42 14)  (114 110)  (114 110)  LC_7 Logic Functioning bit
 (22 15)  (94 111)  (94 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (95 111)  (95 111)  routing T_2_6.sp4_v_b_46 <X> T_2_6.lc_trk_g3_6
 (24 15)  (96 111)  (96 111)  routing T_2_6.sp4_v_b_46 <X> T_2_6.lc_trk_g3_6
 (29 15)  (101 111)  (101 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 111)  (103 111)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 111)  (108 111)  LC_7 Logic Functioning bit
 (37 15)  (109 111)  (109 111)  LC_7 Logic Functioning bit
 (38 15)  (110 111)  (110 111)  LC_7 Logic Functioning bit
 (39 15)  (111 111)  (111 111)  LC_7 Logic Functioning bit
 (41 15)  (113 111)  (113 111)  LC_7 Logic Functioning bit
 (43 15)  (115 111)  (115 111)  LC_7 Logic Functioning bit
 (46 15)  (118 111)  (118 111)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_3_6

 (8 10)  (134 106)  (134 106)  routing T_3_6.sp4_h_r_11 <X> T_3_6.sp4_h_l_42
 (10 10)  (136 106)  (136 106)  routing T_3_6.sp4_h_r_11 <X> T_3_6.sp4_h_l_42
 (8 15)  (134 111)  (134 111)  routing T_3_6.sp4_h_l_47 <X> T_3_6.sp4_v_t_47


LogicTile_4_6

 (14 0)  (182 96)  (182 96)  routing T_4_6.wire_logic_cluster/lc_0/out <X> T_4_6.lc_trk_g0_0
 (26 0)  (194 96)  (194 96)  routing T_4_6.lc_trk_g0_4 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (27 0)  (195 96)  (195 96)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (196 96)  (196 96)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 96)  (197 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (199 96)  (199 96)  routing T_4_6.lc_trk_g0_5 <X> T_4_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 96)  (200 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (41 0)  (209 96)  (209 96)  LC_0 Logic Functioning bit
 (43 0)  (211 96)  (211 96)  LC_0 Logic Functioning bit
 (17 1)  (185 97)  (185 97)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (197 97)  (197 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (198 97)  (198 97)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_0/in_1
 (51 1)  (219 97)  (219 97)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 2)  (182 98)  (182 98)  routing T_4_6.sp4_h_l_1 <X> T_4_6.lc_trk_g0_4
 (17 2)  (185 98)  (185 98)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (186 98)  (186 98)  routing T_4_6.bnr_op_5 <X> T_4_6.lc_trk_g0_5
 (21 2)  (189 98)  (189 98)  routing T_4_6.bnr_op_7 <X> T_4_6.lc_trk_g0_7
 (22 2)  (190 98)  (190 98)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (193 98)  (193 98)  routing T_4_6.bnr_op_6 <X> T_4_6.lc_trk_g0_6
 (26 2)  (194 98)  (194 98)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_1/in_0
 (27 2)  (195 98)  (195 98)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 98)  (196 98)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 98)  (197 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 98)  (198 98)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (31 2)  (199 98)  (199 98)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 98)  (200 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 98)  (202 98)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 98)  (204 98)  LC_1 Logic Functioning bit
 (47 2)  (215 98)  (215 98)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (218 98)  (218 98)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (183 99)  (183 99)  routing T_4_6.sp4_h_l_1 <X> T_4_6.lc_trk_g0_4
 (16 3)  (184 99)  (184 99)  routing T_4_6.sp4_h_l_1 <X> T_4_6.lc_trk_g0_4
 (17 3)  (185 99)  (185 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (186 99)  (186 99)  routing T_4_6.bnr_op_5 <X> T_4_6.lc_trk_g0_5
 (21 3)  (189 99)  (189 99)  routing T_4_6.bnr_op_7 <X> T_4_6.lc_trk_g0_7
 (22 3)  (190 99)  (190 99)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (193 99)  (193 99)  routing T_4_6.bnr_op_6 <X> T_4_6.lc_trk_g0_6
 (26 3)  (194 99)  (194 99)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_1/in_0
 (27 3)  (195 99)  (195 99)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (196 99)  (196 99)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 99)  (197 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (198 99)  (198 99)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (36 3)  (204 99)  (204 99)  LC_1 Logic Functioning bit
 (37 3)  (205 99)  (205 99)  LC_1 Logic Functioning bit
 (26 4)  (194 100)  (194 100)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (29 4)  (197 100)  (197 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (198 100)  (198 100)  routing T_4_6.lc_trk_g0_7 <X> T_4_6.wire_logic_cluster/lc_2/in_1
 (31 4)  (199 100)  (199 100)  routing T_4_6.lc_trk_g3_4 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 100)  (200 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 100)  (201 100)  routing T_4_6.lc_trk_g3_4 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (202 100)  (202 100)  routing T_4_6.lc_trk_g3_4 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (204 100)  (204 100)  LC_2 Logic Functioning bit
 (37 4)  (205 100)  (205 100)  LC_2 Logic Functioning bit
 (38 4)  (206 100)  (206 100)  LC_2 Logic Functioning bit
 (39 4)  (207 100)  (207 100)  LC_2 Logic Functioning bit
 (42 4)  (210 100)  (210 100)  LC_2 Logic Functioning bit
 (43 4)  (211 100)  (211 100)  LC_2 Logic Functioning bit
 (50 4)  (218 100)  (218 100)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (195 101)  (195 101)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 101)  (197 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 101)  (198 101)  routing T_4_6.lc_trk_g0_7 <X> T_4_6.wire_logic_cluster/lc_2/in_1
 (36 5)  (204 101)  (204 101)  LC_2 Logic Functioning bit
 (37 5)  (205 101)  (205 101)  LC_2 Logic Functioning bit
 (38 5)  (206 101)  (206 101)  LC_2 Logic Functioning bit
 (39 5)  (207 101)  (207 101)  LC_2 Logic Functioning bit
 (41 5)  (209 101)  (209 101)  LC_2 Logic Functioning bit
 (42 5)  (210 101)  (210 101)  LC_2 Logic Functioning bit
 (43 5)  (211 101)  (211 101)  LC_2 Logic Functioning bit
 (47 5)  (215 101)  (215 101)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (183 102)  (183 102)  routing T_4_6.bot_op_5 <X> T_4_6.lc_trk_g1_5
 (17 6)  (185 102)  (185 102)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (194 102)  (194 102)  routing T_4_6.lc_trk_g2_5 <X> T_4_6.wire_logic_cluster/lc_3/in_0
 (29 6)  (197 102)  (197 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 102)  (198 102)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.wire_logic_cluster/lc_3/in_1
 (31 6)  (199 102)  (199 102)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 102)  (200 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 102)  (201 102)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_3/in_3
 (34 6)  (202 102)  (202 102)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_3/in_3
 (43 6)  (211 102)  (211 102)  LC_3 Logic Functioning bit
 (46 6)  (214 102)  (214 102)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (28 7)  (196 103)  (196 103)  routing T_4_6.lc_trk_g2_5 <X> T_4_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 103)  (197 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 103)  (198 103)  routing T_4_6.lc_trk_g0_6 <X> T_4_6.wire_logic_cluster/lc_3/in_1
 (31 7)  (199 103)  (199 103)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 103)  (200 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (201 103)  (201 103)  routing T_4_6.lc_trk_g2_3 <X> T_4_6.input_2_3
 (35 7)  (203 103)  (203 103)  routing T_4_6.lc_trk_g2_3 <X> T_4_6.input_2_3
 (22 8)  (190 104)  (190 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (189 105)  (189 105)  routing T_4_6.sp4_r_v_b_35 <X> T_4_6.lc_trk_g2_3
 (5 10)  (173 106)  (173 106)  routing T_4_6.sp4_v_b_6 <X> T_4_6.sp4_h_l_43
 (17 10)  (185 106)  (185 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (189 106)  (189 106)  routing T_4_6.rgt_op_7 <X> T_4_6.lc_trk_g2_7
 (22 10)  (190 106)  (190 106)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (192 106)  (192 106)  routing T_4_6.rgt_op_7 <X> T_4_6.lc_trk_g2_7
 (25 12)  (193 108)  (193 108)  routing T_4_6.rgt_op_2 <X> T_4_6.lc_trk_g3_2
 (26 12)  (194 108)  (194 108)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (31 12)  (199 108)  (199 108)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 108)  (200 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 108)  (201 108)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (204 108)  (204 108)  LC_6 Logic Functioning bit
 (37 12)  (205 108)  (205 108)  LC_6 Logic Functioning bit
 (38 12)  (206 108)  (206 108)  LC_6 Logic Functioning bit
 (39 12)  (207 108)  (207 108)  LC_6 Logic Functioning bit
 (41 12)  (209 108)  (209 108)  LC_6 Logic Functioning bit
 (43 12)  (211 108)  (211 108)  LC_6 Logic Functioning bit
 (51 12)  (219 108)  (219 108)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (190 109)  (190 109)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (192 109)  (192 109)  routing T_4_6.rgt_op_2 <X> T_4_6.lc_trk_g3_2
 (27 13)  (195 109)  (195 109)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 109)  (197 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (199 109)  (199 109)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (36 13)  (204 109)  (204 109)  LC_6 Logic Functioning bit
 (37 13)  (205 109)  (205 109)  LC_6 Logic Functioning bit
 (38 13)  (206 109)  (206 109)  LC_6 Logic Functioning bit
 (39 13)  (207 109)  (207 109)  LC_6 Logic Functioning bit
 (40 13)  (208 109)  (208 109)  LC_6 Logic Functioning bit
 (42 13)  (210 109)  (210 109)  LC_6 Logic Functioning bit
 (53 13)  (221 109)  (221 109)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (6 14)  (174 110)  (174 110)  routing T_4_6.sp4_h_l_41 <X> T_4_6.sp4_v_t_44
 (14 14)  (182 110)  (182 110)  routing T_4_6.rgt_op_4 <X> T_4_6.lc_trk_g3_4
 (22 14)  (190 110)  (190 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (29 14)  (197 110)  (197 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (199 110)  (199 110)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 110)  (200 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 110)  (201 110)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_7/in_3
 (34 14)  (202 110)  (202 110)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (204 110)  (204 110)  LC_7 Logic Functioning bit
 (37 14)  (205 110)  (205 110)  LC_7 Logic Functioning bit
 (38 14)  (206 110)  (206 110)  LC_7 Logic Functioning bit
 (39 14)  (207 110)  (207 110)  LC_7 Logic Functioning bit
 (41 14)  (209 110)  (209 110)  LC_7 Logic Functioning bit
 (43 14)  (211 110)  (211 110)  LC_7 Logic Functioning bit
 (46 14)  (214 110)  (214 110)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (15 15)  (183 111)  (183 111)  routing T_4_6.rgt_op_4 <X> T_4_6.lc_trk_g3_4
 (17 15)  (185 111)  (185 111)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (190 111)  (190 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (31 15)  (199 111)  (199 111)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_7/in_3
 (36 15)  (204 111)  (204 111)  LC_7 Logic Functioning bit
 (37 15)  (205 111)  (205 111)  LC_7 Logic Functioning bit
 (38 15)  (206 111)  (206 111)  LC_7 Logic Functioning bit
 (39 15)  (207 111)  (207 111)  LC_7 Logic Functioning bit
 (41 15)  (209 111)  (209 111)  LC_7 Logic Functioning bit
 (43 15)  (211 111)  (211 111)  LC_7 Logic Functioning bit


LogicTile_5_6

 (0 0)  (222 96)  (222 96)  Negative Clock bit

 (17 1)  (239 97)  (239 97)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (0 2)  (222 98)  (222 98)  routing T_5_6.glb_netwk_3 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (2 2)  (224 98)  (224 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (243 98)  (243 98)  routing T_5_6.lft_op_7 <X> T_5_6.lc_trk_g0_7
 (22 2)  (244 98)  (244 98)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (246 98)  (246 98)  routing T_5_6.lft_op_7 <X> T_5_6.lc_trk_g0_7
 (25 2)  (247 98)  (247 98)  routing T_5_6.bnr_op_6 <X> T_5_6.lc_trk_g0_6
 (26 2)  (248 98)  (248 98)  routing T_5_6.lc_trk_g0_7 <X> T_5_6.wire_logic_cluster/lc_1/in_0
 (29 2)  (251 98)  (251 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 98)  (252 98)  routing T_5_6.lc_trk_g0_6 <X> T_5_6.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 98)  (253 98)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 98)  (254 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 98)  (255 98)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (34 2)  (256 98)  (256 98)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (35 2)  (257 98)  (257 98)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.input_2_1
 (36 2)  (258 98)  (258 98)  LC_1 Logic Functioning bit
 (38 2)  (260 98)  (260 98)  LC_1 Logic Functioning bit
 (39 2)  (261 98)  (261 98)  LC_1 Logic Functioning bit
 (40 2)  (262 98)  (262 98)  LC_1 Logic Functioning bit
 (41 2)  (263 98)  (263 98)  LC_1 Logic Functioning bit
 (43 2)  (265 98)  (265 98)  LC_1 Logic Functioning bit
 (0 3)  (222 99)  (222 99)  routing T_5_6.glb_netwk_3 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (22 3)  (244 99)  (244 99)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (247 99)  (247 99)  routing T_5_6.bnr_op_6 <X> T_5_6.lc_trk_g0_6
 (26 3)  (248 99)  (248 99)  routing T_5_6.lc_trk_g0_7 <X> T_5_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 99)  (251 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 99)  (252 99)  routing T_5_6.lc_trk_g0_6 <X> T_5_6.wire_logic_cluster/lc_1/in_1
 (32 3)  (254 99)  (254 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (255 99)  (255 99)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.input_2_1
 (34 3)  (256 99)  (256 99)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.input_2_1
 (35 3)  (257 99)  (257 99)  routing T_5_6.lc_trk_g3_6 <X> T_5_6.input_2_1
 (36 3)  (258 99)  (258 99)  LC_1 Logic Functioning bit
 (37 3)  (259 99)  (259 99)  LC_1 Logic Functioning bit
 (38 3)  (260 99)  (260 99)  LC_1 Logic Functioning bit
 (39 3)  (261 99)  (261 99)  LC_1 Logic Functioning bit
 (40 3)  (262 99)  (262 99)  LC_1 Logic Functioning bit
 (41 3)  (263 99)  (263 99)  LC_1 Logic Functioning bit
 (43 3)  (265 99)  (265 99)  LC_1 Logic Functioning bit
 (1 4)  (223 100)  (223 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (243 100)  (243 100)  routing T_5_6.sp4_h_r_11 <X> T_5_6.lc_trk_g1_3
 (22 4)  (244 100)  (244 100)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (245 100)  (245 100)  routing T_5_6.sp4_h_r_11 <X> T_5_6.lc_trk_g1_3
 (24 4)  (246 100)  (246 100)  routing T_5_6.sp4_h_r_11 <X> T_5_6.lc_trk_g1_3
 (26 4)  (248 100)  (248 100)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_2/in_0
 (28 4)  (250 100)  (250 100)  routing T_5_6.lc_trk_g2_1 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 100)  (251 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (253 100)  (253 100)  routing T_5_6.lc_trk_g1_4 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 100)  (254 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (256 100)  (256 100)  routing T_5_6.lc_trk_g1_4 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (39 4)  (261 100)  (261 100)  LC_2 Logic Functioning bit
 (41 4)  (263 100)  (263 100)  LC_2 Logic Functioning bit
 (43 4)  (265 100)  (265 100)  LC_2 Logic Functioning bit
 (45 4)  (267 100)  (267 100)  LC_2 Logic Functioning bit
 (50 4)  (272 100)  (272 100)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (222 101)  (222 101)  routing T_5_6.lc_trk_g1_3 <X> T_5_6.wire_logic_cluster/lc_7/cen
 (1 5)  (223 101)  (223 101)  routing T_5_6.lc_trk_g1_3 <X> T_5_6.wire_logic_cluster/lc_7/cen
 (22 5)  (244 101)  (244 101)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (246 101)  (246 101)  routing T_5_6.bot_op_2 <X> T_5_6.lc_trk_g1_2
 (26 5)  (248 101)  (248 101)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 101)  (250 101)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 101)  (251 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (39 5)  (261 101)  (261 101)  LC_2 Logic Functioning bit
 (40 5)  (262 101)  (262 101)  LC_2 Logic Functioning bit
 (42 5)  (264 101)  (264 101)  LC_2 Logic Functioning bit
 (51 5)  (273 101)  (273 101)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (243 102)  (243 102)  routing T_5_6.wire_logic_cluster/lc_7/out <X> T_5_6.lc_trk_g1_7
 (22 6)  (244 102)  (244 102)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (15 7)  (237 103)  (237 103)  routing T_5_6.bot_op_4 <X> T_5_6.lc_trk_g1_4
 (17 7)  (239 103)  (239 103)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (5 8)  (227 104)  (227 104)  routing T_5_6.sp4_h_l_38 <X> T_5_6.sp4_h_r_6
 (15 8)  (237 104)  (237 104)  routing T_5_6.sp4_h_r_41 <X> T_5_6.lc_trk_g2_1
 (16 8)  (238 104)  (238 104)  routing T_5_6.sp4_h_r_41 <X> T_5_6.lc_trk_g2_1
 (17 8)  (239 104)  (239 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (240 104)  (240 104)  routing T_5_6.sp4_h_r_41 <X> T_5_6.lc_trk_g2_1
 (21 8)  (243 104)  (243 104)  routing T_5_6.rgt_op_3 <X> T_5_6.lc_trk_g2_3
 (22 8)  (244 104)  (244 104)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (246 104)  (246 104)  routing T_5_6.rgt_op_3 <X> T_5_6.lc_trk_g2_3
 (25 8)  (247 104)  (247 104)  routing T_5_6.rgt_op_2 <X> T_5_6.lc_trk_g2_2
 (27 8)  (249 104)  (249 104)  routing T_5_6.lc_trk_g1_2 <X> T_5_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 104)  (251 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (254 104)  (254 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 104)  (255 104)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.wire_logic_cluster/lc_4/in_3
 (34 8)  (256 104)  (256 104)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.wire_logic_cluster/lc_4/in_3
 (35 8)  (257 104)  (257 104)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.input_2_4
 (42 8)  (264 104)  (264 104)  LC_4 Logic Functioning bit
 (4 9)  (226 105)  (226 105)  routing T_5_6.sp4_h_l_38 <X> T_5_6.sp4_h_r_6
 (18 9)  (240 105)  (240 105)  routing T_5_6.sp4_h_r_41 <X> T_5_6.lc_trk_g2_1
 (22 9)  (244 105)  (244 105)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (246 105)  (246 105)  routing T_5_6.rgt_op_2 <X> T_5_6.lc_trk_g2_2
 (26 9)  (248 105)  (248 105)  routing T_5_6.lc_trk_g2_2 <X> T_5_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (250 105)  (250 105)  routing T_5_6.lc_trk_g2_2 <X> T_5_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 105)  (251 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 105)  (252 105)  routing T_5_6.lc_trk_g1_2 <X> T_5_6.wire_logic_cluster/lc_4/in_1
 (32 9)  (254 105)  (254 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (256 105)  (256 105)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.input_2_4
 (35 9)  (257 105)  (257 105)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.input_2_4
 (25 10)  (247 106)  (247 106)  routing T_5_6.sp4_h_r_46 <X> T_5_6.lc_trk_g2_6
 (13 11)  (235 107)  (235 107)  routing T_5_6.sp4_v_b_3 <X> T_5_6.sp4_h_l_45
 (22 11)  (244 107)  (244 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (245 107)  (245 107)  routing T_5_6.sp4_h_r_46 <X> T_5_6.lc_trk_g2_6
 (24 11)  (246 107)  (246 107)  routing T_5_6.sp4_h_r_46 <X> T_5_6.lc_trk_g2_6
 (25 11)  (247 107)  (247 107)  routing T_5_6.sp4_h_r_46 <X> T_5_6.lc_trk_g2_6
 (4 12)  (226 108)  (226 108)  routing T_5_6.sp4_h_l_38 <X> T_5_6.sp4_v_b_9
 (6 12)  (228 108)  (228 108)  routing T_5_6.sp4_h_l_38 <X> T_5_6.sp4_v_b_9
 (14 12)  (236 108)  (236 108)  routing T_5_6.rgt_op_0 <X> T_5_6.lc_trk_g3_0
 (5 13)  (227 109)  (227 109)  routing T_5_6.sp4_h_l_38 <X> T_5_6.sp4_v_b_9
 (11 13)  (233 109)  (233 109)  routing T_5_6.sp4_h_l_38 <X> T_5_6.sp4_h_r_11
 (13 13)  (235 109)  (235 109)  routing T_5_6.sp4_h_l_38 <X> T_5_6.sp4_h_r_11
 (15 13)  (237 109)  (237 109)  routing T_5_6.rgt_op_0 <X> T_5_6.lc_trk_g3_0
 (17 13)  (239 109)  (239 109)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (17 14)  (239 110)  (239 110)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (240 110)  (240 110)  routing T_5_6.bnl_op_5 <X> T_5_6.lc_trk_g3_5
 (22 14)  (244 110)  (244 110)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (246 110)  (246 110)  routing T_5_6.tnl_op_7 <X> T_5_6.lc_trk_g3_7
 (25 14)  (247 110)  (247 110)  routing T_5_6.sp4_v_b_38 <X> T_5_6.lc_trk_g3_6
 (26 14)  (248 110)  (248 110)  routing T_5_6.lc_trk_g1_4 <X> T_5_6.wire_logic_cluster/lc_7/in_0
 (29 14)  (251 110)  (251 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (253 110)  (253 110)  routing T_5_6.lc_trk_g3_7 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 110)  (254 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 110)  (255 110)  routing T_5_6.lc_trk_g3_7 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (34 14)  (256 110)  (256 110)  routing T_5_6.lc_trk_g3_7 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 110)  (258 110)  LC_7 Logic Functioning bit
 (37 14)  (259 110)  (259 110)  LC_7 Logic Functioning bit
 (38 14)  (260 110)  (260 110)  LC_7 Logic Functioning bit
 (42 14)  (264 110)  (264 110)  LC_7 Logic Functioning bit
 (45 14)  (267 110)  (267 110)  LC_7 Logic Functioning bit
 (53 14)  (275 110)  (275 110)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (18 15)  (240 111)  (240 111)  routing T_5_6.bnl_op_5 <X> T_5_6.lc_trk_g3_5
 (21 15)  (243 111)  (243 111)  routing T_5_6.tnl_op_7 <X> T_5_6.lc_trk_g3_7
 (22 15)  (244 111)  (244 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (245 111)  (245 111)  routing T_5_6.sp4_v_b_38 <X> T_5_6.lc_trk_g3_6
 (25 15)  (247 111)  (247 111)  routing T_5_6.sp4_v_b_38 <X> T_5_6.lc_trk_g3_6
 (27 15)  (249 111)  (249 111)  routing T_5_6.lc_trk_g1_4 <X> T_5_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 111)  (251 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (253 111)  (253 111)  routing T_5_6.lc_trk_g3_7 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (32 15)  (254 111)  (254 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (255 111)  (255 111)  routing T_5_6.lc_trk_g2_3 <X> T_5_6.input_2_7
 (35 15)  (257 111)  (257 111)  routing T_5_6.lc_trk_g2_3 <X> T_5_6.input_2_7
 (36 15)  (258 111)  (258 111)  LC_7 Logic Functioning bit
 (43 15)  (265 111)  (265 111)  LC_7 Logic Functioning bit
 (53 15)  (275 111)  (275 111)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_6_6

 (0 0)  (276 96)  (276 96)  Negative Clock bit

 (27 0)  (303 96)  (303 96)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 96)  (305 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (307 96)  (307 96)  routing T_6_6.lc_trk_g2_5 <X> T_6_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 96)  (308 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 96)  (309 96)  routing T_6_6.lc_trk_g2_5 <X> T_6_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (312 96)  (312 96)  LC_0 Logic Functioning bit
 (37 0)  (313 96)  (313 96)  LC_0 Logic Functioning bit
 (38 0)  (314 96)  (314 96)  LC_0 Logic Functioning bit
 (39 0)  (315 96)  (315 96)  LC_0 Logic Functioning bit
 (40 0)  (316 96)  (316 96)  LC_0 Logic Functioning bit
 (42 0)  (318 96)  (318 96)  LC_0 Logic Functioning bit
 (44 0)  (320 96)  (320 96)  LC_0 Logic Functioning bit
 (30 1)  (306 97)  (306 97)  routing T_6_6.lc_trk_g1_2 <X> T_6_6.wire_logic_cluster/lc_0/in_1
 (36 1)  (312 97)  (312 97)  LC_0 Logic Functioning bit
 (37 1)  (313 97)  (313 97)  LC_0 Logic Functioning bit
 (38 1)  (314 97)  (314 97)  LC_0 Logic Functioning bit
 (39 1)  (315 97)  (315 97)  LC_0 Logic Functioning bit
 (40 1)  (316 97)  (316 97)  LC_0 Logic Functioning bit
 (42 1)  (318 97)  (318 97)  LC_0 Logic Functioning bit
 (50 1)  (326 97)  (326 97)  Carry_In_Mux bit 

 (0 2)  (276 98)  (276 98)  routing T_6_6.glb_netwk_3 <X> T_6_6.wire_logic_cluster/lc_7/clk
 (2 2)  (278 98)  (278 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (281 98)  (281 98)  routing T_6_6.sp4_v_b_0 <X> T_6_6.sp4_h_l_37
 (27 2)  (303 98)  (303 98)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (304 98)  (304 98)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 98)  (305 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (308 98)  (308 98)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (312 98)  (312 98)  LC_1 Logic Functioning bit
 (37 2)  (313 98)  (313 98)  LC_1 Logic Functioning bit
 (38 2)  (314 98)  (314 98)  LC_1 Logic Functioning bit
 (39 2)  (315 98)  (315 98)  LC_1 Logic Functioning bit
 (44 2)  (320 98)  (320 98)  LC_1 Logic Functioning bit
 (0 3)  (276 99)  (276 99)  routing T_6_6.glb_netwk_3 <X> T_6_6.wire_logic_cluster/lc_7/clk
 (10 3)  (286 99)  (286 99)  routing T_6_6.sp4_h_l_45 <X> T_6_6.sp4_v_t_36
 (30 3)  (306 99)  (306 99)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_1/in_1
 (40 3)  (316 99)  (316 99)  LC_1 Logic Functioning bit
 (41 3)  (317 99)  (317 99)  LC_1 Logic Functioning bit
 (42 3)  (318 99)  (318 99)  LC_1 Logic Functioning bit
 (43 3)  (319 99)  (319 99)  LC_1 Logic Functioning bit
 (51 3)  (327 99)  (327 99)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (277 100)  (277 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (297 100)  (297 100)  routing T_6_6.sp4_h_r_19 <X> T_6_6.lc_trk_g1_3
 (22 4)  (298 100)  (298 100)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (299 100)  (299 100)  routing T_6_6.sp4_h_r_19 <X> T_6_6.lc_trk_g1_3
 (24 4)  (300 100)  (300 100)  routing T_6_6.sp4_h_r_19 <X> T_6_6.lc_trk_g1_3
 (25 4)  (301 100)  (301 100)  routing T_6_6.lft_op_2 <X> T_6_6.lc_trk_g1_2
 (26 4)  (302 100)  (302 100)  routing T_6_6.lc_trk_g2_4 <X> T_6_6.wire_logic_cluster/lc_2/in_0
 (27 4)  (303 100)  (303 100)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_2/in_1
 (28 4)  (304 100)  (304 100)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 100)  (305 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (308 100)  (308 100)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (313 100)  (313 100)  LC_2 Logic Functioning bit
 (39 4)  (315 100)  (315 100)  LC_2 Logic Functioning bit
 (44 4)  (320 100)  (320 100)  LC_2 Logic Functioning bit
 (45 4)  (321 100)  (321 100)  LC_2 Logic Functioning bit
 (0 5)  (276 101)  (276 101)  routing T_6_6.lc_trk_g1_3 <X> T_6_6.wire_logic_cluster/lc_7/cen
 (1 5)  (277 101)  (277 101)  routing T_6_6.lc_trk_g1_3 <X> T_6_6.wire_logic_cluster/lc_7/cen
 (21 5)  (297 101)  (297 101)  routing T_6_6.sp4_h_r_19 <X> T_6_6.lc_trk_g1_3
 (22 5)  (298 101)  (298 101)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (300 101)  (300 101)  routing T_6_6.lft_op_2 <X> T_6_6.lc_trk_g1_2
 (28 5)  (304 101)  (304 101)  routing T_6_6.lc_trk_g2_4 <X> T_6_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 101)  (305 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 101)  (306 101)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_2/in_1
 (41 5)  (317 101)  (317 101)  LC_2 Logic Functioning bit
 (43 5)  (319 101)  (319 101)  LC_2 Logic Functioning bit
 (47 5)  (323 101)  (323 101)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (324 101)  (324 101)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (327 101)  (327 101)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (290 102)  (290 102)  routing T_6_6.sp4_v_t_1 <X> T_6_6.lc_trk_g1_4
 (17 6)  (293 102)  (293 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (294 102)  (294 102)  routing T_6_6.wire_logic_cluster/lc_5/out <X> T_6_6.lc_trk_g1_5
 (25 6)  (301 102)  (301 102)  routing T_6_6.wire_logic_cluster/lc_6/out <X> T_6_6.lc_trk_g1_6
 (27 6)  (303 102)  (303 102)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (28 6)  (304 102)  (304 102)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 102)  (305 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 102)  (306 102)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 102)  (308 102)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (312 102)  (312 102)  LC_3 Logic Functioning bit
 (37 6)  (313 102)  (313 102)  LC_3 Logic Functioning bit
 (38 6)  (314 102)  (314 102)  LC_3 Logic Functioning bit
 (39 6)  (315 102)  (315 102)  LC_3 Logic Functioning bit
 (44 6)  (320 102)  (320 102)  LC_3 Logic Functioning bit
 (14 7)  (290 103)  (290 103)  routing T_6_6.sp4_v_t_1 <X> T_6_6.lc_trk_g1_4
 (16 7)  (292 103)  (292 103)  routing T_6_6.sp4_v_t_1 <X> T_6_6.lc_trk_g1_4
 (17 7)  (293 103)  (293 103)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (298 103)  (298 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (306 103)  (306 103)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (40 7)  (316 103)  (316 103)  LC_3 Logic Functioning bit
 (41 7)  (317 103)  (317 103)  LC_3 Logic Functioning bit
 (42 7)  (318 103)  (318 103)  LC_3 Logic Functioning bit
 (43 7)  (319 103)  (319 103)  LC_3 Logic Functioning bit
 (26 8)  (302 104)  (302 104)  routing T_6_6.lc_trk_g2_4 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (27 8)  (303 104)  (303 104)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (304 104)  (304 104)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 104)  (305 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 104)  (306 104)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (308 104)  (308 104)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (313 104)  (313 104)  LC_4 Logic Functioning bit
 (39 8)  (315 104)  (315 104)  LC_4 Logic Functioning bit
 (44 8)  (320 104)  (320 104)  LC_4 Logic Functioning bit
 (45 8)  (321 104)  (321 104)  LC_4 Logic Functioning bit
 (28 9)  (304 105)  (304 105)  routing T_6_6.lc_trk_g2_4 <X> T_6_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 105)  (305 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (317 105)  (317 105)  LC_4 Logic Functioning bit
 (43 9)  (319 105)  (319 105)  LC_4 Logic Functioning bit
 (14 10)  (290 106)  (290 106)  routing T_6_6.bnl_op_4 <X> T_6_6.lc_trk_g2_4
 (17 10)  (293 106)  (293 106)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (294 106)  (294 106)  routing T_6_6.bnl_op_5 <X> T_6_6.lc_trk_g2_5
 (21 10)  (297 106)  (297 106)  routing T_6_6.wire_logic_cluster/lc_7/out <X> T_6_6.lc_trk_g2_7
 (22 10)  (298 106)  (298 106)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (302 106)  (302 106)  routing T_6_6.lc_trk_g1_4 <X> T_6_6.wire_logic_cluster/lc_5/in_0
 (27 10)  (303 106)  (303 106)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 106)  (305 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (306 106)  (306 106)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (308 106)  (308 106)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (313 106)  (313 106)  LC_5 Logic Functioning bit
 (39 10)  (315 106)  (315 106)  LC_5 Logic Functioning bit
 (44 10)  (320 106)  (320 106)  LC_5 Logic Functioning bit
 (45 10)  (321 106)  (321 106)  LC_5 Logic Functioning bit
 (14 11)  (290 107)  (290 107)  routing T_6_6.bnl_op_4 <X> T_6_6.lc_trk_g2_4
 (17 11)  (293 107)  (293 107)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (294 107)  (294 107)  routing T_6_6.bnl_op_5 <X> T_6_6.lc_trk_g2_5
 (27 11)  (303 107)  (303 107)  routing T_6_6.lc_trk_g1_4 <X> T_6_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 107)  (305 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (41 11)  (317 107)  (317 107)  LC_5 Logic Functioning bit
 (43 11)  (319 107)  (319 107)  LC_5 Logic Functioning bit
 (21 12)  (297 108)  (297 108)  routing T_6_6.sp4_v_t_22 <X> T_6_6.lc_trk_g3_3
 (22 12)  (298 108)  (298 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (299 108)  (299 108)  routing T_6_6.sp4_v_t_22 <X> T_6_6.lc_trk_g3_3
 (25 12)  (301 108)  (301 108)  routing T_6_6.wire_logic_cluster/lc_2/out <X> T_6_6.lc_trk_g3_2
 (26 12)  (302 108)  (302 108)  routing T_6_6.lc_trk_g2_4 <X> T_6_6.wire_logic_cluster/lc_6/in_0
 (27 12)  (303 108)  (303 108)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 108)  (305 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (306 108)  (306 108)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (308 108)  (308 108)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (313 108)  (313 108)  LC_6 Logic Functioning bit
 (39 12)  (315 108)  (315 108)  LC_6 Logic Functioning bit
 (44 12)  (320 108)  (320 108)  LC_6 Logic Functioning bit
 (45 12)  (321 108)  (321 108)  LC_6 Logic Functioning bit
 (21 13)  (297 109)  (297 109)  routing T_6_6.sp4_v_t_22 <X> T_6_6.lc_trk_g3_3
 (22 13)  (298 109)  (298 109)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (304 109)  (304 109)  routing T_6_6.lc_trk_g2_4 <X> T_6_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 109)  (305 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (306 109)  (306 109)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (41 13)  (317 109)  (317 109)  LC_6 Logic Functioning bit
 (43 13)  (319 109)  (319 109)  LC_6 Logic Functioning bit
 (10 14)  (286 110)  (286 110)  routing T_6_6.sp4_v_b_5 <X> T_6_6.sp4_h_l_47
 (14 14)  (290 110)  (290 110)  routing T_6_6.wire_logic_cluster/lc_4/out <X> T_6_6.lc_trk_g3_4
 (22 14)  (298 110)  (298 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (299 110)  (299 110)  routing T_6_6.sp4_v_b_47 <X> T_6_6.lc_trk_g3_7
 (24 14)  (300 110)  (300 110)  routing T_6_6.sp4_v_b_47 <X> T_6_6.lc_trk_g3_7
 (26 14)  (302 110)  (302 110)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_7/in_0
 (28 14)  (304 110)  (304 110)  routing T_6_6.lc_trk_g2_4 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 110)  (305 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 110)  (306 110)  routing T_6_6.lc_trk_g2_4 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (308 110)  (308 110)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (313 110)  (313 110)  LC_7 Logic Functioning bit
 (39 14)  (315 110)  (315 110)  LC_7 Logic Functioning bit
 (45 14)  (321 110)  (321 110)  LC_7 Logic Functioning bit
 (17 15)  (293 111)  (293 111)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (302 111)  (302 111)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_7/in_0
 (28 15)  (304 111)  (304 111)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 111)  (305 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (316 111)  (316 111)  LC_7 Logic Functioning bit
 (42 15)  (318 111)  (318 111)  LC_7 Logic Functioning bit


LogicTile_7_6

 (0 2)  (334 98)  (334 98)  routing T_7_6.glb_netwk_3 <X> T_7_6.wire_logic_cluster/lc_7/clk
 (2 2)  (336 98)  (336 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (334 99)  (334 99)  routing T_7_6.glb_netwk_3 <X> T_7_6.wire_logic_cluster/lc_7/clk
 (22 3)  (356 99)  (356 99)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (358 99)  (358 99)  routing T_7_6.top_op_6 <X> T_7_6.lc_trk_g0_6
 (25 3)  (359 99)  (359 99)  routing T_7_6.top_op_6 <X> T_7_6.lc_trk_g0_6
 (22 5)  (356 101)  (356 101)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (358 101)  (358 101)  routing T_7_6.bot_op_2 <X> T_7_6.lc_trk_g1_2
 (21 10)  (355 106)  (355 106)  routing T_7_6.wire_logic_cluster/lc_7/out <X> T_7_6.lc_trk_g2_7
 (22 10)  (356 106)  (356 106)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (21 12)  (355 108)  (355 108)  routing T_7_6.bnl_op_3 <X> T_7_6.lc_trk_g3_3
 (22 12)  (356 108)  (356 108)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (355 109)  (355 109)  routing T_7_6.bnl_op_3 <X> T_7_6.lc_trk_g3_3
 (0 14)  (334 110)  (334 110)  routing T_7_6.glb_netwk_6 <X> T_7_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 110)  (335 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (363 110)  (363 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (364 110)  (364 110)  routing T_7_6.lc_trk_g0_6 <X> T_7_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (366 110)  (366 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 110)  (367 110)  routing T_7_6.lc_trk_g3_3 <X> T_7_6.wire_logic_cluster/lc_7/in_3
 (34 14)  (368 110)  (368 110)  routing T_7_6.lc_trk_g3_3 <X> T_7_6.wire_logic_cluster/lc_7/in_3
 (35 14)  (369 110)  (369 110)  routing T_7_6.lc_trk_g2_7 <X> T_7_6.input_2_7
 (37 14)  (371 110)  (371 110)  LC_7 Logic Functioning bit
 (39 14)  (373 110)  (373 110)  LC_7 Logic Functioning bit
 (40 14)  (374 110)  (374 110)  LC_7 Logic Functioning bit
 (42 14)  (376 110)  (376 110)  LC_7 Logic Functioning bit
 (43 14)  (377 110)  (377 110)  LC_7 Logic Functioning bit
 (45 14)  (379 110)  (379 110)  LC_7 Logic Functioning bit
 (47 14)  (381 110)  (381 110)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (334 111)  (334 111)  routing T_7_6.glb_netwk_6 <X> T_7_6.wire_logic_cluster/lc_7/s_r
 (26 15)  (360 111)  (360 111)  routing T_7_6.lc_trk_g1_2 <X> T_7_6.wire_logic_cluster/lc_7/in_0
 (27 15)  (361 111)  (361 111)  routing T_7_6.lc_trk_g1_2 <X> T_7_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 111)  (363 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (364 111)  (364 111)  routing T_7_6.lc_trk_g0_6 <X> T_7_6.wire_logic_cluster/lc_7/in_1
 (31 15)  (365 111)  (365 111)  routing T_7_6.lc_trk_g3_3 <X> T_7_6.wire_logic_cluster/lc_7/in_3
 (32 15)  (366 111)  (366 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (367 111)  (367 111)  routing T_7_6.lc_trk_g2_7 <X> T_7_6.input_2_7
 (35 15)  (369 111)  (369 111)  routing T_7_6.lc_trk_g2_7 <X> T_7_6.input_2_7
 (37 15)  (371 111)  (371 111)  LC_7 Logic Functioning bit
 (39 15)  (373 111)  (373 111)  LC_7 Logic Functioning bit
 (42 15)  (376 111)  (376 111)  LC_7 Logic Functioning bit
 (44 15)  (378 111)  (378 111)  LC_7 Logic Functioning bit


LogicTile_8_6

 (0 0)  (388 96)  (388 96)  Negative Clock bit

 (17 0)  (405 96)  (405 96)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (406 97)  (406 97)  routing T_8_6.sp4_r_v_b_34 <X> T_8_6.lc_trk_g0_1
 (0 2)  (388 98)  (388 98)  routing T_8_6.glb_netwk_3 <X> T_8_6.wire_logic_cluster/lc_7/clk
 (2 2)  (390 98)  (390 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (388 99)  (388 99)  routing T_8_6.glb_netwk_3 <X> T_8_6.wire_logic_cluster/lc_7/clk
 (22 3)  (410 99)  (410 99)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (411 99)  (411 99)  routing T_8_6.sp12_h_l_21 <X> T_8_6.lc_trk_g0_6
 (25 3)  (413 99)  (413 99)  routing T_8_6.sp12_h_l_21 <X> T_8_6.lc_trk_g0_6
 (21 6)  (409 102)  (409 102)  routing T_8_6.wire_logic_cluster/lc_7/out <X> T_8_6.lc_trk_g1_7
 (22 6)  (410 102)  (410 102)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (22 10)  (410 106)  (410 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (0 14)  (388 110)  (388 110)  routing T_8_6.glb_netwk_6 <X> T_8_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 110)  (389 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (414 110)  (414 110)  routing T_8_6.lc_trk_g2_7 <X> T_8_6.wire_logic_cluster/lc_7/in_0
 (27 14)  (415 110)  (415 110)  routing T_8_6.lc_trk_g1_7 <X> T_8_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (417 110)  (417 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (418 110)  (418 110)  routing T_8_6.lc_trk_g1_7 <X> T_8_6.wire_logic_cluster/lc_7/in_1
 (31 14)  (419 110)  (419 110)  routing T_8_6.lc_trk_g0_6 <X> T_8_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (420 110)  (420 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (424 110)  (424 110)  LC_7 Logic Functioning bit
 (41 14)  (429 110)  (429 110)  LC_7 Logic Functioning bit
 (43 14)  (431 110)  (431 110)  LC_7 Logic Functioning bit
 (45 14)  (433 110)  (433 110)  LC_7 Logic Functioning bit
 (0 15)  (388 111)  (388 111)  routing T_8_6.glb_netwk_6 <X> T_8_6.wire_logic_cluster/lc_7/s_r
 (26 15)  (414 111)  (414 111)  routing T_8_6.lc_trk_g2_7 <X> T_8_6.wire_logic_cluster/lc_7/in_0
 (28 15)  (416 111)  (416 111)  routing T_8_6.lc_trk_g2_7 <X> T_8_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (417 111)  (417 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (418 111)  (418 111)  routing T_8_6.lc_trk_g1_7 <X> T_8_6.wire_logic_cluster/lc_7/in_1
 (31 15)  (419 111)  (419 111)  routing T_8_6.lc_trk_g0_6 <X> T_8_6.wire_logic_cluster/lc_7/in_3
 (32 15)  (420 111)  (420 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (425 111)  (425 111)  LC_7 Logic Functioning bit
 (41 15)  (429 111)  (429 111)  LC_7 Logic Functioning bit
 (43 15)  (431 111)  (431 111)  LC_7 Logic Functioning bit


IO_Tile_13_6

 (6 0)  (652 96)  (652 96)  routing T_13_6.span12_horz_17 <X> T_13_6.lc_trk_g0_1
 (7 0)  (653 96)  (653 96)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_17 lc_trk_g0_1
 (16 0)  (662 96)  (662 96)  IOB_0 IO Functioning bit
 (8 1)  (654 97)  (654 97)  routing T_13_6.span12_horz_17 <X> T_13_6.lc_trk_g0_1
 (17 3)  (663 99)  (663 99)  IOB_0 IO Functioning bit
 (12 4)  (658 100)  (658 100)  routing T_13_6.lc_trk_g1_5 <X> T_13_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (659 100)  (659 100)  routing T_13_6.lc_trk_g1_5 <X> T_13_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (662 100)  (662 100)  IOB_0 IO Functioning bit
 (13 5)  (659 101)  (659 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (648 102)  (648 102)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0

 (5 10)  (651 106)  (651 106)  routing T_13_6.span4_vert_b_11 <X> T_13_6.lc_trk_g1_3
 (7 10)  (653 106)  (653 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (654 106)  (654 106)  routing T_13_6.span4_vert_b_11 <X> T_13_6.lc_trk_g1_3
 (11 10)  (657 106)  (657 106)  routing T_13_6.lc_trk_g1_3 <X> T_13_6.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (662 106)  (662 106)  IOB_1 IO Functioning bit
 (10 11)  (656 107)  (656 107)  routing T_13_6.lc_trk_g1_3 <X> T_13_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (657 107)  (657 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (659 107)  (659 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (651 108)  (651 108)  routing T_13_6.span4_vert_b_5 <X> T_13_6.lc_trk_g1_5
 (7 12)  (653 108)  (653 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (654 109)  (654 109)  routing T_13_6.span4_vert_b_5 <X> T_13_6.lc_trk_g1_5
 (17 13)  (663 109)  (663 109)  IOB_1 IO Functioning bit
 (17 14)  (663 110)  (663 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: BIOLEFT_REN_1

 (12 2)  (5 82)  (5 82)  routing T_0_5.span4_horz_31 <X> T_0_5.span4_vert_t_13
 (2 6)  (15 86)  (15 86)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5

 (0 0)  (18 80)  (18 80)  Negative Clock bit

 (14 0)  (32 80)  (32 80)  routing T_1_5.wire_logic_cluster/lc_0/out <X> T_1_5.lc_trk_g0_0
 (15 0)  (33 80)  (33 80)  routing T_1_5.sp4_h_r_1 <X> T_1_5.lc_trk_g0_1
 (16 0)  (34 80)  (34 80)  routing T_1_5.sp4_h_r_1 <X> T_1_5.lc_trk_g0_1
 (17 0)  (35 80)  (35 80)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (40 80)  (40 80)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (41 80)  (41 80)  routing T_1_5.sp4_h_r_3 <X> T_1_5.lc_trk_g0_3
 (24 0)  (42 80)  (42 80)  routing T_1_5.sp4_h_r_3 <X> T_1_5.lc_trk_g0_3
 (29 0)  (47 80)  (47 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 80)  (49 80)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 80)  (50 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (53 80)  (53 80)  routing T_1_5.lc_trk_g2_4 <X> T_1_5.input_2_0
 (37 0)  (55 80)  (55 80)  LC_0 Logic Functioning bit
 (41 0)  (59 80)  (59 80)  LC_0 Logic Functioning bit
 (43 0)  (61 80)  (61 80)  LC_0 Logic Functioning bit
 (45 0)  (63 80)  (63 80)  LC_0 Logic Functioning bit
 (17 1)  (35 81)  (35 81)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (36 81)  (36 81)  routing T_1_5.sp4_h_r_1 <X> T_1_5.lc_trk_g0_1
 (21 1)  (39 81)  (39 81)  routing T_1_5.sp4_h_r_3 <X> T_1_5.lc_trk_g0_3
 (29 1)  (47 81)  (47 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 81)  (49 81)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 81)  (50 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (51 81)  (51 81)  routing T_1_5.lc_trk_g2_4 <X> T_1_5.input_2_0
 (37 1)  (55 81)  (55 81)  LC_0 Logic Functioning bit
 (40 1)  (58 81)  (58 81)  LC_0 Logic Functioning bit
 (42 1)  (60 81)  (60 81)  LC_0 Logic Functioning bit
 (46 1)  (64 81)  (64 81)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (18 82)  (18 82)  routing T_1_5.glb_netwk_3 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (2 2)  (20 82)  (20 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (22 82)  (22 82)  routing T_1_5.sp4_h_r_0 <X> T_1_5.sp4_v_t_37
 (14 2)  (32 82)  (32 82)  routing T_1_5.sp4_v_t_1 <X> T_1_5.lc_trk_g0_4
 (22 2)  (40 82)  (40 82)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (42 82)  (42 82)  routing T_1_5.top_op_7 <X> T_1_5.lc_trk_g0_7
 (25 2)  (43 82)  (43 82)  routing T_1_5.sp12_h_l_5 <X> T_1_5.lc_trk_g0_6
 (0 3)  (18 83)  (18 83)  routing T_1_5.glb_netwk_3 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (5 3)  (23 83)  (23 83)  routing T_1_5.sp4_h_r_0 <X> T_1_5.sp4_v_t_37
 (14 3)  (32 83)  (32 83)  routing T_1_5.sp4_v_t_1 <X> T_1_5.lc_trk_g0_4
 (16 3)  (34 83)  (34 83)  routing T_1_5.sp4_v_t_1 <X> T_1_5.lc_trk_g0_4
 (17 3)  (35 83)  (35 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (39 83)  (39 83)  routing T_1_5.top_op_7 <X> T_1_5.lc_trk_g0_7
 (22 3)  (40 83)  (40 83)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (42 83)  (42 83)  routing T_1_5.sp12_h_l_5 <X> T_1_5.lc_trk_g0_6
 (25 3)  (43 83)  (43 83)  routing T_1_5.sp12_h_l_5 <X> T_1_5.lc_trk_g0_6
 (15 4)  (33 84)  (33 84)  routing T_1_5.sp4_h_r_1 <X> T_1_5.lc_trk_g1_1
 (16 4)  (34 84)  (34 84)  routing T_1_5.sp4_h_r_1 <X> T_1_5.lc_trk_g1_1
 (17 4)  (35 84)  (35 84)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (44 84)  (44 84)  routing T_1_5.lc_trk_g0_4 <X> T_1_5.wire_logic_cluster/lc_2/in_0
 (29 4)  (47 84)  (47 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (54 84)  (54 84)  LC_2 Logic Functioning bit
 (37 4)  (55 84)  (55 84)  LC_2 Logic Functioning bit
 (42 4)  (60 84)  (60 84)  LC_2 Logic Functioning bit
 (43 4)  (61 84)  (61 84)  LC_2 Logic Functioning bit
 (53 4)  (71 84)  (71 84)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (36 85)  (36 85)  routing T_1_5.sp4_h_r_1 <X> T_1_5.lc_trk_g1_1
 (29 5)  (47 85)  (47 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (38 5)  (56 85)  (56 85)  LC_2 Logic Functioning bit
 (39 5)  (57 85)  (57 85)  LC_2 Logic Functioning bit
 (40 5)  (58 85)  (58 85)  LC_2 Logic Functioning bit
 (41 5)  (59 85)  (59 85)  LC_2 Logic Functioning bit
 (2 7)  (20 87)  (20 87)  Column buffer control bit: LH_colbuf_cntl_3

 (14 7)  (32 87)  (32 87)  routing T_1_5.sp12_h_r_20 <X> T_1_5.lc_trk_g1_4
 (16 7)  (34 87)  (34 87)  routing T_1_5.sp12_h_r_20 <X> T_1_5.lc_trk_g1_4
 (17 7)  (35 87)  (35 87)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (14 10)  (32 90)  (32 90)  routing T_1_5.bnl_op_4 <X> T_1_5.lc_trk_g2_4
 (26 10)  (44 90)  (44 90)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 90)  (45 90)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 90)  (46 90)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 90)  (47 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 90)  (48 90)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 90)  (50 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 90)  (52 90)  routing T_1_5.lc_trk_g1_1 <X> T_1_5.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 90)  (53 90)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.input_2_5
 (43 10)  (61 90)  (61 90)  LC_5 Logic Functioning bit
 (45 10)  (63 90)  (63 90)  LC_5 Logic Functioning bit
 (14 11)  (32 91)  (32 91)  routing T_1_5.bnl_op_4 <X> T_1_5.lc_trk_g2_4
 (17 11)  (35 91)  (35 91)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (26 11)  (44 91)  (44 91)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 91)  (47 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 91)  (50 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (52 91)  (52 91)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.input_2_5
 (36 11)  (54 91)  (54 91)  LC_5 Logic Functioning bit
 (38 11)  (56 91)  (56 91)  LC_5 Logic Functioning bit
 (41 11)  (59 91)  (59 91)  LC_5 Logic Functioning bit
 (42 11)  (60 91)  (60 91)  LC_5 Logic Functioning bit
 (43 11)  (61 91)  (61 91)  LC_5 Logic Functioning bit
 (47 11)  (65 91)  (65 91)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (22 12)  (40 92)  (40 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (2 13)  (20 93)  (20 93)  Column buffer control bit: LH_colbuf_cntl_6

 (21 13)  (39 93)  (39 93)  routing T_1_5.sp4_r_v_b_43 <X> T_1_5.lc_trk_g3_3
 (0 14)  (18 94)  (18 94)  routing T_1_5.glb_netwk_6 <X> T_1_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 94)  (19 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (35 94)  (35 94)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (36 94)  (36 94)  routing T_1_5.wire_logic_cluster/lc_5/out <X> T_1_5.lc_trk_g3_5
 (29 14)  (47 94)  (47 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 94)  (48 94)  routing T_1_5.lc_trk_g0_6 <X> T_1_5.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 94)  (50 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 94)  (51 94)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 94)  (52 94)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 94)  (54 94)  LC_7 Logic Functioning bit
 (37 14)  (55 94)  (55 94)  LC_7 Logic Functioning bit
 (38 14)  (56 94)  (56 94)  LC_7 Logic Functioning bit
 (39 14)  (57 94)  (57 94)  LC_7 Logic Functioning bit
 (40 14)  (58 94)  (58 94)  LC_7 Logic Functioning bit
 (42 14)  (60 94)  (60 94)  LC_7 Logic Functioning bit
 (51 14)  (69 94)  (69 94)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (18 95)  (18 95)  routing T_1_5.glb_netwk_6 <X> T_1_5.wire_logic_cluster/lc_7/s_r
 (26 15)  (44 95)  (44 95)  routing T_1_5.lc_trk_g0_3 <X> T_1_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 95)  (47 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 95)  (48 95)  routing T_1_5.lc_trk_g0_6 <X> T_1_5.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 95)  (49 95)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (36 15)  (54 95)  (54 95)  LC_7 Logic Functioning bit
 (38 15)  (56 95)  (56 95)  LC_7 Logic Functioning bit
 (41 15)  (59 95)  (59 95)  LC_7 Logic Functioning bit
 (43 15)  (61 95)  (61 95)  LC_7 Logic Functioning bit


LogicTile_2_5

 (0 0)  (72 80)  (72 80)  Negative Clock bit

 (15 0)  (87 80)  (87 80)  routing T_2_5.sp4_h_r_1 <X> T_2_5.lc_trk_g0_1
 (16 0)  (88 80)  (88 80)  routing T_2_5.sp4_h_r_1 <X> T_2_5.lc_trk_g0_1
 (17 0)  (89 80)  (89 80)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (94 80)  (94 80)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (96 80)  (96 80)  routing T_2_5.bot_op_3 <X> T_2_5.lc_trk_g0_3
 (18 1)  (90 81)  (90 81)  routing T_2_5.sp4_h_r_1 <X> T_2_5.lc_trk_g0_1
 (22 1)  (94 81)  (94 81)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (96 81)  (96 81)  routing T_2_5.bot_op_2 <X> T_2_5.lc_trk_g0_2
 (0 2)  (72 82)  (72 82)  routing T_2_5.glb_netwk_3 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (2 2)  (74 82)  (74 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (85 82)  (85 82)  routing T_2_5.sp4_h_r_2 <X> T_2_5.sp4_v_t_39
 (14 2)  (86 82)  (86 82)  routing T_2_5.wire_logic_cluster/lc_4/out <X> T_2_5.lc_trk_g0_4
 (15 2)  (87 82)  (87 82)  routing T_2_5.bot_op_5 <X> T_2_5.lc_trk_g0_5
 (17 2)  (89 82)  (89 82)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (98 82)  (98 82)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_1/in_0
 (29 2)  (101 82)  (101 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 82)  (102 82)  routing T_2_5.lc_trk_g0_4 <X> T_2_5.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 82)  (103 82)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 82)  (104 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 82)  (106 82)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 82)  (108 82)  LC_1 Logic Functioning bit
 (37 2)  (109 82)  (109 82)  LC_1 Logic Functioning bit
 (38 2)  (110 82)  (110 82)  LC_1 Logic Functioning bit
 (39 2)  (111 82)  (111 82)  LC_1 Logic Functioning bit
 (41 2)  (113 82)  (113 82)  LC_1 Logic Functioning bit
 (43 2)  (115 82)  (115 82)  LC_1 Logic Functioning bit
 (45 2)  (117 82)  (117 82)  LC_1 Logic Functioning bit
 (52 2)  (124 82)  (124 82)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (72 83)  (72 83)  routing T_2_5.glb_netwk_3 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (12 3)  (84 83)  (84 83)  routing T_2_5.sp4_h_r_2 <X> T_2_5.sp4_v_t_39
 (17 3)  (89 83)  (89 83)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (94 83)  (94 83)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 83)  (96 83)  routing T_2_5.bot_op_6 <X> T_2_5.lc_trk_g0_6
 (26 3)  (98 83)  (98 83)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 83)  (99 83)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 83)  (101 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (108 83)  (108 83)  LC_1 Logic Functioning bit
 (37 3)  (109 83)  (109 83)  LC_1 Logic Functioning bit
 (38 3)  (110 83)  (110 83)  LC_1 Logic Functioning bit
 (39 3)  (111 83)  (111 83)  LC_1 Logic Functioning bit
 (15 4)  (87 84)  (87 84)  routing T_2_5.sp4_h_r_9 <X> T_2_5.lc_trk_g1_1
 (16 4)  (88 84)  (88 84)  routing T_2_5.sp4_h_r_9 <X> T_2_5.lc_trk_g1_1
 (17 4)  (89 84)  (89 84)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (90 84)  (90 84)  routing T_2_5.sp4_h_r_9 <X> T_2_5.lc_trk_g1_1
 (27 4)  (99 84)  (99 84)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 84)  (101 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 84)  (102 84)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 84)  (104 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 84)  (108 84)  LC_2 Logic Functioning bit
 (38 4)  (110 84)  (110 84)  LC_2 Logic Functioning bit
 (41 4)  (113 84)  (113 84)  LC_2 Logic Functioning bit
 (43 4)  (115 84)  (115 84)  LC_2 Logic Functioning bit
 (22 5)  (94 85)  (94 85)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (95 85)  (95 85)  routing T_2_5.sp4_h_r_2 <X> T_2_5.lc_trk_g1_2
 (24 5)  (96 85)  (96 85)  routing T_2_5.sp4_h_r_2 <X> T_2_5.lc_trk_g1_2
 (25 5)  (97 85)  (97 85)  routing T_2_5.sp4_h_r_2 <X> T_2_5.lc_trk_g1_2
 (26 5)  (98 85)  (98 85)  routing T_2_5.lc_trk_g0_2 <X> T_2_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 85)  (101 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 85)  (103 85)  routing T_2_5.lc_trk_g0_3 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 85)  (108 85)  LC_2 Logic Functioning bit
 (38 5)  (110 85)  (110 85)  LC_2 Logic Functioning bit
 (15 6)  (87 86)  (87 86)  routing T_2_5.top_op_5 <X> T_2_5.lc_trk_g1_5
 (17 6)  (89 86)  (89 86)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (94 86)  (94 86)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (96 86)  (96 86)  routing T_2_5.bot_op_7 <X> T_2_5.lc_trk_g1_7
 (26 6)  (98 86)  (98 86)  routing T_2_5.lc_trk_g0_5 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 86)  (99 86)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 86)  (101 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 86)  (102 86)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 86)  (103 86)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 86)  (104 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 86)  (108 86)  LC_3 Logic Functioning bit
 (38 6)  (110 86)  (110 86)  LC_3 Logic Functioning bit
 (41 6)  (113 86)  (113 86)  LC_3 Logic Functioning bit
 (43 6)  (115 86)  (115 86)  LC_3 Logic Functioning bit
 (46 6)  (118 86)  (118 86)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (122 86)  (122 86)  Cascade bit: LH_LC03_inmux02_5

 (2 7)  (74 87)  (74 87)  Column buffer control bit: LH_colbuf_cntl_3

 (15 7)  (87 87)  (87 87)  routing T_2_5.bot_op_4 <X> T_2_5.lc_trk_g1_4
 (17 7)  (89 87)  (89 87)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (90 87)  (90 87)  routing T_2_5.top_op_5 <X> T_2_5.lc_trk_g1_5
 (22 7)  (94 87)  (94 87)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (96 87)  (96 87)  routing T_2_5.top_op_6 <X> T_2_5.lc_trk_g1_6
 (25 7)  (97 87)  (97 87)  routing T_2_5.top_op_6 <X> T_2_5.lc_trk_g1_6
 (29 7)  (101 87)  (101 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 87)  (102 87)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 87)  (103 87)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 87)  (108 87)  LC_3 Logic Functioning bit
 (38 7)  (110 87)  (110 87)  LC_3 Logic Functioning bit
 (43 7)  (115 87)  (115 87)  LC_3 Logic Functioning bit
 (32 8)  (104 88)  (104 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 88)  (106 88)  routing T_2_5.lc_trk_g1_2 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 88)  (108 88)  LC_4 Logic Functioning bit
 (37 8)  (109 88)  (109 88)  LC_4 Logic Functioning bit
 (40 8)  (112 88)  (112 88)  LC_4 Logic Functioning bit
 (41 8)  (113 88)  (113 88)  LC_4 Logic Functioning bit
 (42 8)  (114 88)  (114 88)  LC_4 Logic Functioning bit
 (43 8)  (115 88)  (115 88)  LC_4 Logic Functioning bit
 (50 8)  (122 88)  (122 88)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (123 88)  (123 88)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (31 9)  (103 89)  (103 89)  routing T_2_5.lc_trk_g1_2 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 89)  (108 89)  LC_4 Logic Functioning bit
 (37 9)  (109 89)  (109 89)  LC_4 Logic Functioning bit
 (40 9)  (112 89)  (112 89)  LC_4 Logic Functioning bit
 (41 9)  (113 89)  (113 89)  LC_4 Logic Functioning bit
 (42 9)  (114 89)  (114 89)  LC_4 Logic Functioning bit
 (43 9)  (115 89)  (115 89)  LC_4 Logic Functioning bit
 (27 10)  (99 90)  (99 90)  routing T_2_5.lc_trk_g1_1 <X> T_2_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 90)  (101 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 90)  (104 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 90)  (105 90)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 90)  (106 90)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (41 10)  (113 90)  (113 90)  LC_5 Logic Functioning bit
 (50 10)  (122 90)  (122 90)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (123 90)  (123 90)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (29 11)  (101 91)  (101 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 91)  (103 91)  routing T_2_5.lc_trk_g3_3 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (22 12)  (94 92)  (94 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (95 92)  (95 92)  routing T_2_5.sp4_v_t_30 <X> T_2_5.lc_trk_g3_3
 (24 12)  (96 92)  (96 92)  routing T_2_5.sp4_v_t_30 <X> T_2_5.lc_trk_g3_3
 (2 13)  (74 93)  (74 93)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (72 94)  (72 94)  routing T_2_5.glb_netwk_6 <X> T_2_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 94)  (73 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (83 94)  (83 94)  routing T_2_5.sp4_h_r_5 <X> T_2_5.sp4_v_t_46
 (13 14)  (85 94)  (85 94)  routing T_2_5.sp4_h_r_5 <X> T_2_5.sp4_v_t_46
 (0 15)  (72 95)  (72 95)  routing T_2_5.glb_netwk_6 <X> T_2_5.wire_logic_cluster/lc_7/s_r
 (12 15)  (84 95)  (84 95)  routing T_2_5.sp4_h_r_5 <X> T_2_5.sp4_v_t_46


RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control

 (3 3)  (129 83)  (129 83)  routing T_3_5.sp12_v_b_0 <X> T_3_5.sp12_h_l_23


LogicTile_4_5

 (0 0)  (168 80)  (168 80)  Negative Clock bit

 (0 2)  (168 82)  (168 82)  routing T_4_5.glb_netwk_3 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (2 2)  (170 82)  (170 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (168 83)  (168 83)  routing T_4_5.glb_netwk_3 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (5 4)  (173 84)  (173 84)  routing T_4_5.sp4_v_b_3 <X> T_4_5.sp4_h_r_3
 (6 5)  (174 85)  (174 85)  routing T_4_5.sp4_v_b_3 <X> T_4_5.sp4_h_r_3
 (2 7)  (170 87)  (170 87)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (195 90)  (195 90)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (28 10)  (196 90)  (196 90)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 90)  (197 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 90)  (198 90)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (31 10)  (199 90)  (199 90)  routing T_4_5.lc_trk_g2_4 <X> T_4_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 90)  (200 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 90)  (201 90)  routing T_4_5.lc_trk_g2_4 <X> T_4_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 90)  (204 90)  LC_5 Logic Functioning bit
 (37 10)  (205 90)  (205 90)  LC_5 Logic Functioning bit
 (38 10)  (206 90)  (206 90)  LC_5 Logic Functioning bit
 (39 10)  (207 90)  (207 90)  LC_5 Logic Functioning bit
 (41 10)  (209 90)  (209 90)  LC_5 Logic Functioning bit
 (43 10)  (211 90)  (211 90)  LC_5 Logic Functioning bit
 (45 10)  (213 90)  (213 90)  LC_5 Logic Functioning bit
 (46 10)  (214 90)  (214 90)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (219 90)  (219 90)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (183 91)  (183 91)  routing T_4_5.tnr_op_4 <X> T_4_5.lc_trk_g2_4
 (17 11)  (185 91)  (185 91)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (36 11)  (204 91)  (204 91)  LC_5 Logic Functioning bit
 (37 11)  (205 91)  (205 91)  LC_5 Logic Functioning bit
 (38 11)  (206 91)  (206 91)  LC_5 Logic Functioning bit
 (39 11)  (207 91)  (207 91)  LC_5 Logic Functioning bit
 (41 11)  (209 91)  (209 91)  LC_5 Logic Functioning bit
 (43 11)  (211 91)  (211 91)  LC_5 Logic Functioning bit
 (46 11)  (214 91)  (214 91)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (221 91)  (221 91)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (2 13)  (170 93)  (170 93)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (168 94)  (168 94)  routing T_4_5.glb_netwk_6 <X> T_4_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 94)  (169 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (185 94)  (185 94)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (186 94)  (186 94)  routing T_4_5.wire_logic_cluster/lc_5/out <X> T_4_5.lc_trk_g3_5
 (0 15)  (168 95)  (168 95)  routing T_4_5.glb_netwk_6 <X> T_4_5.wire_logic_cluster/lc_7/s_r


LogicTile_5_5

 (26 0)  (248 80)  (248 80)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_0/in_0
 (27 0)  (249 80)  (249 80)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (250 80)  (250 80)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 80)  (251 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (253 80)  (253 80)  routing T_5_5.lc_trk_g0_5 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 80)  (254 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (257 80)  (257 80)  routing T_5_5.lc_trk_g0_6 <X> T_5_5.input_2_0
 (26 1)  (248 81)  (248 81)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (249 81)  (249 81)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 81)  (251 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (254 81)  (254 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (257 81)  (257 81)  routing T_5_5.lc_trk_g0_6 <X> T_5_5.input_2_0
 (38 1)  (260 81)  (260 81)  LC_0 Logic Functioning bit
 (51 1)  (273 81)  (273 81)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (8 2)  (230 82)  (230 82)  routing T_5_5.sp4_v_t_36 <X> T_5_5.sp4_h_l_36
 (9 2)  (231 82)  (231 82)  routing T_5_5.sp4_v_t_36 <X> T_5_5.sp4_h_l_36
 (15 2)  (237 82)  (237 82)  routing T_5_5.lft_op_5 <X> T_5_5.lc_trk_g0_5
 (17 2)  (239 82)  (239 82)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (240 82)  (240 82)  routing T_5_5.lft_op_5 <X> T_5_5.lc_trk_g0_5
 (29 2)  (251 82)  (251 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 82)  (252 82)  routing T_5_5.lc_trk_g0_6 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 82)  (253 82)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 82)  (254 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (256 82)  (256 82)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (22 3)  (244 83)  (244 83)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (246 83)  (246 83)  routing T_5_5.bot_op_6 <X> T_5_5.lc_trk_g0_6
 (27 3)  (249 83)  (249 83)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 83)  (250 83)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 83)  (251 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 83)  (252 83)  routing T_5_5.lc_trk_g0_6 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (31 3)  (253 83)  (253 83)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (40 3)  (262 83)  (262 83)  LC_1 Logic Functioning bit
 (42 3)  (264 83)  (264 83)  LC_1 Logic Functioning bit
 (26 4)  (248 84)  (248 84)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (31 4)  (253 84)  (253 84)  routing T_5_5.lc_trk_g0_5 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 84)  (254 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (258 84)  (258 84)  LC_2 Logic Functioning bit
 (37 4)  (259 84)  (259 84)  LC_2 Logic Functioning bit
 (38 4)  (260 84)  (260 84)  LC_2 Logic Functioning bit
 (39 4)  (261 84)  (261 84)  LC_2 Logic Functioning bit
 (40 4)  (262 84)  (262 84)  LC_2 Logic Functioning bit
 (42 4)  (264 84)  (264 84)  LC_2 Logic Functioning bit
 (22 5)  (244 85)  (244 85)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (246 85)  (246 85)  routing T_5_5.top_op_2 <X> T_5_5.lc_trk_g1_2
 (25 5)  (247 85)  (247 85)  routing T_5_5.top_op_2 <X> T_5_5.lc_trk_g1_2
 (26 5)  (248 85)  (248 85)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (249 85)  (249 85)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 85)  (250 85)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 85)  (251 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (258 85)  (258 85)  LC_2 Logic Functioning bit
 (37 5)  (259 85)  (259 85)  LC_2 Logic Functioning bit
 (38 5)  (260 85)  (260 85)  LC_2 Logic Functioning bit
 (39 5)  (261 85)  (261 85)  LC_2 Logic Functioning bit
 (41 5)  (263 85)  (263 85)  LC_2 Logic Functioning bit
 (43 5)  (265 85)  (265 85)  LC_2 Logic Functioning bit
 (51 5)  (273 85)  (273 85)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (227 86)  (227 86)  routing T_5_5.sp4_v_t_38 <X> T_5_5.sp4_h_l_38
 (22 6)  (244 86)  (244 86)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (246 86)  (246 86)  routing T_5_5.top_op_7 <X> T_5_5.lc_trk_g1_7
 (31 6)  (253 86)  (253 86)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 86)  (254 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 86)  (255 86)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 86)  (258 86)  LC_3 Logic Functioning bit
 (37 6)  (259 86)  (259 86)  LC_3 Logic Functioning bit
 (47 6)  (269 86)  (269 86)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (272 86)  (272 86)  Cascade bit: LH_LC03_inmux02_5

 (2 7)  (224 87)  (224 87)  Column buffer control bit: LH_colbuf_cntl_3

 (6 7)  (228 87)  (228 87)  routing T_5_5.sp4_v_t_38 <X> T_5_5.sp4_h_l_38
 (10 7)  (232 87)  (232 87)  routing T_5_5.sp4_h_l_46 <X> T_5_5.sp4_v_t_41
 (14 7)  (236 87)  (236 87)  routing T_5_5.top_op_4 <X> T_5_5.lc_trk_g1_4
 (15 7)  (237 87)  (237 87)  routing T_5_5.top_op_4 <X> T_5_5.lc_trk_g1_4
 (17 7)  (239 87)  (239 87)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (243 87)  (243 87)  routing T_5_5.top_op_7 <X> T_5_5.lc_trk_g1_7
 (31 7)  (253 87)  (253 87)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (36 7)  (258 87)  (258 87)  LC_3 Logic Functioning bit
 (37 7)  (259 87)  (259 87)  LC_3 Logic Functioning bit
 (6 8)  (228 88)  (228 88)  routing T_5_5.sp4_v_t_38 <X> T_5_5.sp4_v_b_6
 (14 8)  (236 88)  (236 88)  routing T_5_5.sp4_h_r_40 <X> T_5_5.lc_trk_g2_0
 (15 8)  (237 88)  (237 88)  routing T_5_5.tnl_op_1 <X> T_5_5.lc_trk_g2_1
 (17 8)  (239 88)  (239 88)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (28 8)  (250 88)  (250 88)  routing T_5_5.lc_trk_g2_1 <X> T_5_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 88)  (251 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (253 88)  (253 88)  routing T_5_5.lc_trk_g1_4 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 88)  (254 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (256 88)  (256 88)  routing T_5_5.lc_trk_g1_4 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (258 88)  (258 88)  LC_4 Logic Functioning bit
 (37 8)  (259 88)  (259 88)  LC_4 Logic Functioning bit
 (38 8)  (260 88)  (260 88)  LC_4 Logic Functioning bit
 (39 8)  (261 88)  (261 88)  LC_4 Logic Functioning bit
 (40 8)  (262 88)  (262 88)  LC_4 Logic Functioning bit
 (41 8)  (263 88)  (263 88)  LC_4 Logic Functioning bit
 (42 8)  (264 88)  (264 88)  LC_4 Logic Functioning bit
 (43 8)  (265 88)  (265 88)  LC_4 Logic Functioning bit
 (50 8)  (272 88)  (272 88)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (275 88)  (275 88)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (5 9)  (227 89)  (227 89)  routing T_5_5.sp4_v_t_38 <X> T_5_5.sp4_v_b_6
 (14 9)  (236 89)  (236 89)  routing T_5_5.sp4_h_r_40 <X> T_5_5.lc_trk_g2_0
 (15 9)  (237 89)  (237 89)  routing T_5_5.sp4_h_r_40 <X> T_5_5.lc_trk_g2_0
 (16 9)  (238 89)  (238 89)  routing T_5_5.sp4_h_r_40 <X> T_5_5.lc_trk_g2_0
 (17 9)  (239 89)  (239 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (240 89)  (240 89)  routing T_5_5.tnl_op_1 <X> T_5_5.lc_trk_g2_1
 (28 9)  (250 89)  (250 89)  routing T_5_5.lc_trk_g2_0 <X> T_5_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 89)  (251 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (258 89)  (258 89)  LC_4 Logic Functioning bit
 (37 9)  (259 89)  (259 89)  LC_4 Logic Functioning bit
 (38 9)  (260 89)  (260 89)  LC_4 Logic Functioning bit
 (39 9)  (261 89)  (261 89)  LC_4 Logic Functioning bit
 (41 9)  (263 89)  (263 89)  LC_4 Logic Functioning bit
 (42 9)  (264 89)  (264 89)  LC_4 Logic Functioning bit
 (43 9)  (265 89)  (265 89)  LC_4 Logic Functioning bit
 (22 10)  (244 90)  (244 90)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (246 90)  (246 90)  routing T_5_5.tnr_op_7 <X> T_5_5.lc_trk_g2_7
 (25 10)  (247 90)  (247 90)  routing T_5_5.wire_logic_cluster/lc_6/out <X> T_5_5.lc_trk_g2_6
 (26 10)  (248 90)  (248 90)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (27 10)  (249 90)  (249 90)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_5/in_1
 (28 10)  (250 90)  (250 90)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 90)  (251 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 90)  (252 90)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_5/in_1
 (31 10)  (253 90)  (253 90)  routing T_5_5.lc_trk_g2_4 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 90)  (254 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 90)  (255 90)  routing T_5_5.lc_trk_g2_4 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (35 10)  (257 90)  (257 90)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.input_2_5
 (36 10)  (258 90)  (258 90)  LC_5 Logic Functioning bit
 (37 10)  (259 90)  (259 90)  LC_5 Logic Functioning bit
 (38 10)  (260 90)  (260 90)  LC_5 Logic Functioning bit
 (39 10)  (261 90)  (261 90)  LC_5 Logic Functioning bit
 (41 10)  (263 90)  (263 90)  LC_5 Logic Functioning bit
 (42 10)  (264 90)  (264 90)  LC_5 Logic Functioning bit
 (43 10)  (265 90)  (265 90)  LC_5 Logic Functioning bit
 (51 10)  (273 90)  (273 90)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (237 91)  (237 91)  routing T_5_5.tnr_op_4 <X> T_5_5.lc_trk_g2_4
 (17 11)  (239 91)  (239 91)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (244 91)  (244 91)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (248 91)  (248 91)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (27 11)  (249 91)  (249 91)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (250 91)  (250 91)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 91)  (251 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (254 91)  (254 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (255 91)  (255 91)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.input_2_5
 (35 11)  (257 91)  (257 91)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.input_2_5
 (36 11)  (258 91)  (258 91)  LC_5 Logic Functioning bit
 (37 11)  (259 91)  (259 91)  LC_5 Logic Functioning bit
 (38 11)  (260 91)  (260 91)  LC_5 Logic Functioning bit
 (39 11)  (261 91)  (261 91)  LC_5 Logic Functioning bit
 (40 11)  (262 91)  (262 91)  LC_5 Logic Functioning bit
 (41 11)  (263 91)  (263 91)  LC_5 Logic Functioning bit
 (42 11)  (264 91)  (264 91)  LC_5 Logic Functioning bit
 (43 11)  (265 91)  (265 91)  LC_5 Logic Functioning bit
 (53 11)  (275 91)  (275 91)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (227 92)  (227 92)  routing T_5_5.sp4_v_b_3 <X> T_5_5.sp4_h_r_9
 (26 12)  (248 92)  (248 92)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (27 12)  (249 92)  (249 92)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_6/in_1
 (28 12)  (250 92)  (250 92)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 92)  (251 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (254 92)  (254 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (256 92)  (256 92)  routing T_5_5.lc_trk_g1_2 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (40 12)  (262 92)  (262 92)  LC_6 Logic Functioning bit
 (50 12)  (272 92)  (272 92)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (226 93)  (226 93)  routing T_5_5.sp4_v_b_3 <X> T_5_5.sp4_h_r_9
 (6 13)  (228 93)  (228 93)  routing T_5_5.sp4_v_b_3 <X> T_5_5.sp4_h_r_9
 (14 13)  (236 93)  (236 93)  routing T_5_5.tnl_op_0 <X> T_5_5.lc_trk_g3_0
 (15 13)  (237 93)  (237 93)  routing T_5_5.tnl_op_0 <X> T_5_5.lc_trk_g3_0
 (17 13)  (239 93)  (239 93)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (244 93)  (244 93)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (246 93)  (246 93)  routing T_5_5.tnr_op_2 <X> T_5_5.lc_trk_g3_2
 (26 13)  (248 93)  (248 93)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (27 13)  (249 93)  (249 93)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 93)  (251 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (252 93)  (252 93)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_6/in_1
 (31 13)  (253 93)  (253 93)  routing T_5_5.lc_trk_g1_2 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (47 13)  (269 93)  (269 93)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (52 13)  (274 93)  (274 93)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 14)  (237 94)  (237 94)  routing T_5_5.tnr_op_5 <X> T_5_5.lc_trk_g3_5
 (17 14)  (239 94)  (239 94)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (243 94)  (243 94)  routing T_5_5.bnl_op_7 <X> T_5_5.lc_trk_g3_7
 (22 14)  (244 94)  (244 94)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (31 14)  (253 94)  (253 94)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 94)  (254 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 94)  (255 94)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (34 14)  (256 94)  (256 94)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (42 14)  (264 94)  (264 94)  LC_7 Logic Functioning bit
 (43 14)  (265 94)  (265 94)  LC_7 Logic Functioning bit
 (50 14)  (272 94)  (272 94)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (243 95)  (243 95)  routing T_5_5.bnl_op_7 <X> T_5_5.lc_trk_g3_7
 (22 15)  (244 95)  (244 95)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (246 95)  (246 95)  routing T_5_5.tnr_op_6 <X> T_5_5.lc_trk_g3_6
 (31 15)  (253 95)  (253 95)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (42 15)  (264 95)  (264 95)  LC_7 Logic Functioning bit
 (43 15)  (265 95)  (265 95)  LC_7 Logic Functioning bit
 (48 15)  (270 95)  (270 95)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_5

 (14 0)  (290 80)  (290 80)  routing T_6_5.wire_logic_cluster/lc_0/out <X> T_6_5.lc_trk_g0_0
 (27 0)  (303 80)  (303 80)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 80)  (304 80)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 80)  (305 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (307 80)  (307 80)  routing T_6_5.lc_trk_g0_5 <X> T_6_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 80)  (308 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (311 80)  (311 80)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.input_2_0
 (36 0)  (312 80)  (312 80)  LC_0 Logic Functioning bit
 (37 0)  (313 80)  (313 80)  LC_0 Logic Functioning bit
 (38 0)  (314 80)  (314 80)  LC_0 Logic Functioning bit
 (39 0)  (315 80)  (315 80)  LC_0 Logic Functioning bit
 (40 0)  (316 80)  (316 80)  LC_0 Logic Functioning bit
 (42 0)  (318 80)  (318 80)  LC_0 Logic Functioning bit
 (43 0)  (319 80)  (319 80)  LC_0 Logic Functioning bit
 (17 1)  (293 81)  (293 81)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (298 81)  (298 81)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (300 81)  (300 81)  routing T_6_5.top_op_2 <X> T_6_5.lc_trk_g0_2
 (25 1)  (301 81)  (301 81)  routing T_6_5.top_op_2 <X> T_6_5.lc_trk_g0_2
 (26 1)  (302 81)  (302 81)  routing T_6_5.lc_trk_g0_2 <X> T_6_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 81)  (305 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 81)  (306 81)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (32 1)  (308 81)  (308 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (309 81)  (309 81)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.input_2_0
 (34 1)  (310 81)  (310 81)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.input_2_0
 (35 1)  (311 81)  (311 81)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.input_2_0
 (36 1)  (312 81)  (312 81)  LC_0 Logic Functioning bit
 (37 1)  (313 81)  (313 81)  LC_0 Logic Functioning bit
 (38 1)  (314 81)  (314 81)  LC_0 Logic Functioning bit
 (39 1)  (315 81)  (315 81)  LC_0 Logic Functioning bit
 (40 1)  (316 81)  (316 81)  LC_0 Logic Functioning bit
 (42 1)  (318 81)  (318 81)  LC_0 Logic Functioning bit
 (8 2)  (284 82)  (284 82)  routing T_6_5.sp4_h_r_5 <X> T_6_5.sp4_h_l_36
 (10 2)  (286 82)  (286 82)  routing T_6_5.sp4_h_r_5 <X> T_6_5.sp4_h_l_36
 (15 2)  (291 82)  (291 82)  routing T_6_5.lft_op_5 <X> T_6_5.lc_trk_g0_5
 (17 2)  (293 82)  (293 82)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (294 82)  (294 82)  routing T_6_5.lft_op_5 <X> T_6_5.lc_trk_g0_5
 (21 2)  (297 82)  (297 82)  routing T_6_5.wire_logic_cluster/lc_7/out <X> T_6_5.lc_trk_g0_7
 (22 2)  (298 82)  (298 82)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (302 82)  (302 82)  routing T_6_5.lc_trk_g2_7 <X> T_6_5.wire_logic_cluster/lc_1/in_0
 (27 2)  (303 82)  (303 82)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (304 82)  (304 82)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 82)  (305 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (308 82)  (308 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 82)  (309 82)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_1/in_3
 (52 2)  (328 82)  (328 82)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (290 83)  (290 83)  routing T_6_5.sp4_h_r_4 <X> T_6_5.lc_trk_g0_4
 (15 3)  (291 83)  (291 83)  routing T_6_5.sp4_h_r_4 <X> T_6_5.lc_trk_g0_4
 (16 3)  (292 83)  (292 83)  routing T_6_5.sp4_h_r_4 <X> T_6_5.lc_trk_g0_4
 (17 3)  (293 83)  (293 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (302 83)  (302 83)  routing T_6_5.lc_trk_g2_7 <X> T_6_5.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 83)  (304 83)  routing T_6_5.lc_trk_g2_7 <X> T_6_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 83)  (305 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 83)  (306 83)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_1/in_1
 (31 3)  (307 83)  (307 83)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_1/in_3
 (36 3)  (312 83)  (312 83)  LC_1 Logic Functioning bit
 (38 3)  (314 83)  (314 83)  LC_1 Logic Functioning bit
 (40 3)  (316 83)  (316 83)  LC_1 Logic Functioning bit
 (42 3)  (318 83)  (318 83)  LC_1 Logic Functioning bit
 (12 4)  (288 84)  (288 84)  routing T_6_5.sp4_v_t_40 <X> T_6_5.sp4_h_r_5
 (26 4)  (302 84)  (302 84)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (27 4)  (303 84)  (303 84)  routing T_6_5.lc_trk_g1_4 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 84)  (305 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 84)  (306 84)  routing T_6_5.lc_trk_g1_4 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (31 4)  (307 84)  (307 84)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 84)  (308 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (310 84)  (310 84)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (42 4)  (318 84)  (318 84)  LC_2 Logic Functioning bit
 (50 4)  (326 84)  (326 84)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (290 85)  (290 85)  routing T_6_5.top_op_0 <X> T_6_5.lc_trk_g1_0
 (15 5)  (291 85)  (291 85)  routing T_6_5.top_op_0 <X> T_6_5.lc_trk_g1_0
 (17 5)  (293 85)  (293 85)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (298 85)  (298 85)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (300 85)  (300 85)  routing T_6_5.top_op_2 <X> T_6_5.lc_trk_g1_2
 (25 5)  (301 85)  (301 85)  routing T_6_5.top_op_2 <X> T_6_5.lc_trk_g1_2
 (27 5)  (303 85)  (303 85)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 85)  (305 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 85)  (307 85)  routing T_6_5.lc_trk_g1_6 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (46 5)  (322 85)  (322 85)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (290 86)  (290 86)  routing T_6_5.sp4_h_l_9 <X> T_6_5.lc_trk_g1_4
 (15 6)  (291 86)  (291 86)  routing T_6_5.top_op_5 <X> T_6_5.lc_trk_g1_5
 (17 6)  (293 86)  (293 86)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (303 86)  (303 86)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.wire_logic_cluster/lc_3/in_1
 (28 6)  (304 86)  (304 86)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 86)  (305 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 86)  (306 86)  routing T_6_5.lc_trk_g3_5 <X> T_6_5.wire_logic_cluster/lc_3/in_1
 (31 6)  (307 86)  (307 86)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 86)  (308 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 86)  (309 86)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 86)  (312 86)  LC_3 Logic Functioning bit
 (38 6)  (314 86)  (314 86)  LC_3 Logic Functioning bit
 (2 7)  (278 87)  (278 87)  Column buffer control bit: LH_colbuf_cntl_3

 (11 7)  (287 87)  (287 87)  routing T_6_5.sp4_h_r_5 <X> T_6_5.sp4_h_l_40
 (14 7)  (290 87)  (290 87)  routing T_6_5.sp4_h_l_9 <X> T_6_5.lc_trk_g1_4
 (15 7)  (291 87)  (291 87)  routing T_6_5.sp4_h_l_9 <X> T_6_5.lc_trk_g1_4
 (16 7)  (292 87)  (292 87)  routing T_6_5.sp4_h_l_9 <X> T_6_5.lc_trk_g1_4
 (17 7)  (293 87)  (293 87)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (294 87)  (294 87)  routing T_6_5.top_op_5 <X> T_6_5.lc_trk_g1_5
 (22 7)  (298 87)  (298 87)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (300 87)  (300 87)  routing T_6_5.top_op_6 <X> T_6_5.lc_trk_g1_6
 (25 7)  (301 87)  (301 87)  routing T_6_5.top_op_6 <X> T_6_5.lc_trk_g1_6
 (36 7)  (312 87)  (312 87)  LC_3 Logic Functioning bit
 (38 7)  (314 87)  (314 87)  LC_3 Logic Functioning bit
 (27 8)  (303 88)  (303 88)  routing T_6_5.lc_trk_g1_2 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 88)  (305 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (307 88)  (307 88)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 88)  (308 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 88)  (309 88)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (34 8)  (310 88)  (310 88)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (37 8)  (313 88)  (313 88)  LC_4 Logic Functioning bit
 (42 8)  (318 88)  (318 88)  LC_4 Logic Functioning bit
 (43 8)  (319 88)  (319 88)  LC_4 Logic Functioning bit
 (22 9)  (298 89)  (298 89)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (300 89)  (300 89)  routing T_6_5.tnl_op_2 <X> T_6_5.lc_trk_g2_2
 (25 9)  (301 89)  (301 89)  routing T_6_5.tnl_op_2 <X> T_6_5.lc_trk_g2_2
 (26 9)  (302 89)  (302 89)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 89)  (304 89)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 89)  (305 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 89)  (306 89)  routing T_6_5.lc_trk_g1_2 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (31 9)  (307 89)  (307 89)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (32 9)  (308 89)  (308 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (309 89)  (309 89)  routing T_6_5.lc_trk_g3_1 <X> T_6_5.input_2_4
 (34 9)  (310 89)  (310 89)  routing T_6_5.lc_trk_g3_1 <X> T_6_5.input_2_4
 (36 9)  (312 89)  (312 89)  LC_4 Logic Functioning bit
 (37 9)  (313 89)  (313 89)  LC_4 Logic Functioning bit
 (39 9)  (315 89)  (315 89)  LC_4 Logic Functioning bit
 (42 9)  (318 89)  (318 89)  LC_4 Logic Functioning bit
 (43 9)  (319 89)  (319 89)  LC_4 Logic Functioning bit
 (14 10)  (290 90)  (290 90)  routing T_6_5.bnl_op_4 <X> T_6_5.lc_trk_g2_4
 (22 10)  (298 90)  (298 90)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (300 90)  (300 90)  routing T_6_5.tnl_op_7 <X> T_6_5.lc_trk_g2_7
 (26 10)  (302 90)  (302 90)  routing T_6_5.lc_trk_g0_7 <X> T_6_5.wire_logic_cluster/lc_5/in_0
 (29 10)  (305 90)  (305 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (307 90)  (307 90)  routing T_6_5.lc_trk_g0_4 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 90)  (308 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (312 90)  (312 90)  LC_5 Logic Functioning bit
 (37 10)  (313 90)  (313 90)  LC_5 Logic Functioning bit
 (38 10)  (314 90)  (314 90)  LC_5 Logic Functioning bit
 (39 10)  (315 90)  (315 90)  LC_5 Logic Functioning bit
 (40 10)  (316 90)  (316 90)  LC_5 Logic Functioning bit
 (41 10)  (317 90)  (317 90)  LC_5 Logic Functioning bit
 (43 10)  (319 90)  (319 90)  LC_5 Logic Functioning bit
 (50 10)  (326 90)  (326 90)  Cascade bit: LH_LC05_inmux02_5

 (10 11)  (286 91)  (286 91)  routing T_6_5.sp4_h_l_39 <X> T_6_5.sp4_v_t_42
 (14 11)  (290 91)  (290 91)  routing T_6_5.bnl_op_4 <X> T_6_5.lc_trk_g2_4
 (17 11)  (293 91)  (293 91)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (297 91)  (297 91)  routing T_6_5.tnl_op_7 <X> T_6_5.lc_trk_g2_7
 (26 11)  (302 91)  (302 91)  routing T_6_5.lc_trk_g0_7 <X> T_6_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 91)  (305 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (312 91)  (312 91)  LC_5 Logic Functioning bit
 (37 11)  (313 91)  (313 91)  LC_5 Logic Functioning bit
 (38 11)  (314 91)  (314 91)  LC_5 Logic Functioning bit
 (39 11)  (315 91)  (315 91)  LC_5 Logic Functioning bit
 (40 11)  (316 91)  (316 91)  LC_5 Logic Functioning bit
 (41 11)  (317 91)  (317 91)  LC_5 Logic Functioning bit
 (42 11)  (318 91)  (318 91)  LC_5 Logic Functioning bit
 (43 11)  (319 91)  (319 91)  LC_5 Logic Functioning bit
 (15 12)  (291 92)  (291 92)  routing T_6_5.sp4_v_t_28 <X> T_6_5.lc_trk_g3_1
 (16 12)  (292 92)  (292 92)  routing T_6_5.sp4_v_t_28 <X> T_6_5.lc_trk_g3_1
 (17 12)  (293 92)  (293 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (298 92)  (298 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (299 92)  (299 92)  routing T_6_5.sp4_h_r_27 <X> T_6_5.lc_trk_g3_3
 (24 12)  (300 92)  (300 92)  routing T_6_5.sp4_h_r_27 <X> T_6_5.lc_trk_g3_3
 (25 12)  (301 92)  (301 92)  routing T_6_5.sp4_h_r_34 <X> T_6_5.lc_trk_g3_2
 (27 12)  (303 92)  (303 92)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_6/in_1
 (28 12)  (304 92)  (304 92)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 92)  (305 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (306 92)  (306 92)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_6/in_1
 (32 12)  (308 92)  (308 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (310 92)  (310 92)  routing T_6_5.lc_trk_g1_0 <X> T_6_5.wire_logic_cluster/lc_6/in_3
 (35 12)  (311 92)  (311 92)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.input_2_6
 (21 13)  (297 93)  (297 93)  routing T_6_5.sp4_h_r_27 <X> T_6_5.lc_trk_g3_3
 (22 13)  (298 93)  (298 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (299 93)  (299 93)  routing T_6_5.sp4_h_r_34 <X> T_6_5.lc_trk_g3_2
 (24 13)  (300 93)  (300 93)  routing T_6_5.sp4_h_r_34 <X> T_6_5.lc_trk_g3_2
 (26 13)  (302 93)  (302 93)  routing T_6_5.lc_trk_g0_2 <X> T_6_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 93)  (305 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (306 93)  (306 93)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_6/in_1
 (32 13)  (308 93)  (308 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (309 93)  (309 93)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.input_2_6
 (34 13)  (310 93)  (310 93)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.input_2_6
 (35 13)  (311 93)  (311 93)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.input_2_6
 (43 13)  (319 93)  (319 93)  LC_6 Logic Functioning bit
 (17 14)  (293 94)  (293 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (298 94)  (298 94)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (300 94)  (300 94)  routing T_6_5.tnl_op_7 <X> T_6_5.lc_trk_g3_7
 (26 14)  (302 94)  (302 94)  routing T_6_5.lc_trk_g2_7 <X> T_6_5.wire_logic_cluster/lc_7/in_0
 (27 14)  (303 94)  (303 94)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 94)  (304 94)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 94)  (305 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (308 94)  (308 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 94)  (309 94)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_7/in_3
 (35 14)  (311 94)  (311 94)  routing T_6_5.lc_trk_g1_4 <X> T_6_5.input_2_7
 (37 14)  (313 94)  (313 94)  LC_7 Logic Functioning bit
 (21 15)  (297 95)  (297 95)  routing T_6_5.tnl_op_7 <X> T_6_5.lc_trk_g3_7
 (22 15)  (298 95)  (298 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (299 95)  (299 95)  routing T_6_5.sp4_v_b_46 <X> T_6_5.lc_trk_g3_6
 (24 15)  (300 95)  (300 95)  routing T_6_5.sp4_v_b_46 <X> T_6_5.lc_trk_g3_6
 (26 15)  (302 95)  (302 95)  routing T_6_5.lc_trk_g2_7 <X> T_6_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (304 95)  (304 95)  routing T_6_5.lc_trk_g2_7 <X> T_6_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 95)  (305 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 95)  (306 95)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_7/in_1
 (31 15)  (307 95)  (307 95)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_7/in_3
 (32 15)  (308 95)  (308 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (310 95)  (310 95)  routing T_6_5.lc_trk_g1_4 <X> T_6_5.input_2_7


LogicTile_7_5

 (14 0)  (348 80)  (348 80)  routing T_7_5.sp4_h_l_5 <X> T_7_5.lc_trk_g0_0
 (31 0)  (365 80)  (365 80)  routing T_7_5.lc_trk_g3_6 <X> T_7_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 80)  (366 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 80)  (367 80)  routing T_7_5.lc_trk_g3_6 <X> T_7_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (368 80)  (368 80)  routing T_7_5.lc_trk_g3_6 <X> T_7_5.wire_logic_cluster/lc_0/in_3
 (40 0)  (374 80)  (374 80)  LC_0 Logic Functioning bit
 (42 0)  (376 80)  (376 80)  LC_0 Logic Functioning bit
 (14 1)  (348 81)  (348 81)  routing T_7_5.sp4_h_l_5 <X> T_7_5.lc_trk_g0_0
 (15 1)  (349 81)  (349 81)  routing T_7_5.sp4_h_l_5 <X> T_7_5.lc_trk_g0_0
 (16 1)  (350 81)  (350 81)  routing T_7_5.sp4_h_l_5 <X> T_7_5.lc_trk_g0_0
 (17 1)  (351 81)  (351 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (360 81)  (360 81)  routing T_7_5.lc_trk_g1_3 <X> T_7_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (361 81)  (361 81)  routing T_7_5.lc_trk_g1_3 <X> T_7_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 81)  (363 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (365 81)  (365 81)  routing T_7_5.lc_trk_g3_6 <X> T_7_5.wire_logic_cluster/lc_0/in_3
 (41 1)  (375 81)  (375 81)  LC_0 Logic Functioning bit
 (43 1)  (377 81)  (377 81)  LC_0 Logic Functioning bit
 (22 4)  (356 84)  (356 84)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (358 84)  (358 84)  routing T_7_5.bot_op_3 <X> T_7_5.lc_trk_g1_3
 (31 4)  (365 84)  (365 84)  routing T_7_5.lc_trk_g1_4 <X> T_7_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 84)  (366 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (368 84)  (368 84)  routing T_7_5.lc_trk_g1_4 <X> T_7_5.wire_logic_cluster/lc_2/in_3
 (40 4)  (374 84)  (374 84)  LC_2 Logic Functioning bit
 (42 4)  (376 84)  (376 84)  LC_2 Logic Functioning bit
 (15 5)  (349 85)  (349 85)  routing T_7_5.bot_op_0 <X> T_7_5.lc_trk_g1_0
 (17 5)  (351 85)  (351 85)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (28 5)  (362 85)  (362 85)  routing T_7_5.lc_trk_g2_0 <X> T_7_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 85)  (363 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (41 5)  (375 85)  (375 85)  LC_2 Logic Functioning bit
 (43 5)  (377 85)  (377 85)  LC_2 Logic Functioning bit
 (3 6)  (337 86)  (337 86)  routing T_7_5.sp12_v_b_0 <X> T_7_5.sp12_v_t_23
 (27 6)  (361 86)  (361 86)  routing T_7_5.lc_trk_g1_3 <X> T_7_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 86)  (363 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (365 86)  (365 86)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 86)  (366 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 86)  (367 86)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_3/in_3
 (34 6)  (368 86)  (368 86)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_3/in_3
 (37 6)  (371 86)  (371 86)  LC_3 Logic Functioning bit
 (39 6)  (373 86)  (373 86)  LC_3 Logic Functioning bit
 (40 6)  (374 86)  (374 86)  LC_3 Logic Functioning bit
 (42 6)  (376 86)  (376 86)  LC_3 Logic Functioning bit
 (2 7)  (336 87)  (336 87)  Column buffer control bit: LH_colbuf_cntl_3

 (15 7)  (349 87)  (349 87)  routing T_7_5.bot_op_4 <X> T_7_5.lc_trk_g1_4
 (17 7)  (351 87)  (351 87)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (360 87)  (360 87)  routing T_7_5.lc_trk_g3_2 <X> T_7_5.wire_logic_cluster/lc_3/in_0
 (27 7)  (361 87)  (361 87)  routing T_7_5.lc_trk_g3_2 <X> T_7_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (362 87)  (362 87)  routing T_7_5.lc_trk_g3_2 <X> T_7_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 87)  (363 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (364 87)  (364 87)  routing T_7_5.lc_trk_g1_3 <X> T_7_5.wire_logic_cluster/lc_3/in_1
 (31 7)  (365 87)  (365 87)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_3/in_3
 (36 7)  (370 87)  (370 87)  LC_3 Logic Functioning bit
 (38 7)  (372 87)  (372 87)  LC_3 Logic Functioning bit
 (14 8)  (348 88)  (348 88)  routing T_7_5.rgt_op_0 <X> T_7_5.lc_trk_g2_0
 (27 8)  (361 88)  (361 88)  routing T_7_5.lc_trk_g1_0 <X> T_7_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 88)  (363 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (366 88)  (366 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 88)  (367 88)  routing T_7_5.lc_trk_g3_0 <X> T_7_5.wire_logic_cluster/lc_4/in_3
 (34 8)  (368 88)  (368 88)  routing T_7_5.lc_trk_g3_0 <X> T_7_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (370 88)  (370 88)  LC_4 Logic Functioning bit
 (38 8)  (372 88)  (372 88)  LC_4 Logic Functioning bit
 (39 8)  (373 88)  (373 88)  LC_4 Logic Functioning bit
 (40 8)  (374 88)  (374 88)  LC_4 Logic Functioning bit
 (41 8)  (375 88)  (375 88)  LC_4 Logic Functioning bit
 (50 8)  (384 88)  (384 88)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (349 89)  (349 89)  routing T_7_5.rgt_op_0 <X> T_7_5.lc_trk_g2_0
 (17 9)  (351 89)  (351 89)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (29 9)  (363 89)  (363 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (38 9)  (372 89)  (372 89)  LC_4 Logic Functioning bit
 (39 9)  (373 89)  (373 89)  LC_4 Logic Functioning bit
 (40 9)  (374 89)  (374 89)  LC_4 Logic Functioning bit
 (41 9)  (375 89)  (375 89)  LC_4 Logic Functioning bit
 (25 12)  (359 92)  (359 92)  routing T_7_5.rgt_op_2 <X> T_7_5.lc_trk_g3_2
 (2 13)  (336 93)  (336 93)  Column buffer control bit: LH_colbuf_cntl_6

 (15 13)  (349 93)  (349 93)  routing T_7_5.sp4_v_t_29 <X> T_7_5.lc_trk_g3_0
 (16 13)  (350 93)  (350 93)  routing T_7_5.sp4_v_t_29 <X> T_7_5.lc_trk_g3_0
 (17 13)  (351 93)  (351 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (356 93)  (356 93)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (358 93)  (358 93)  routing T_7_5.rgt_op_2 <X> T_7_5.lc_trk_g3_2
 (22 14)  (356 94)  (356 94)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (358 94)  (358 94)  routing T_7_5.tnr_op_7 <X> T_7_5.lc_trk_g3_7
 (25 14)  (359 94)  (359 94)  routing T_7_5.rgt_op_6 <X> T_7_5.lc_trk_g3_6
 (22 15)  (356 95)  (356 95)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (358 95)  (358 95)  routing T_7_5.rgt_op_6 <X> T_7_5.lc_trk_g3_6


LogicTile_8_5

 (31 0)  (419 80)  (419 80)  routing T_8_5.lc_trk_g3_6 <X> T_8_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (420 80)  (420 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 80)  (421 80)  routing T_8_5.lc_trk_g3_6 <X> T_8_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (422 80)  (422 80)  routing T_8_5.lc_trk_g3_6 <X> T_8_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (424 80)  (424 80)  LC_0 Logic Functioning bit
 (37 0)  (425 80)  (425 80)  LC_0 Logic Functioning bit
 (38 0)  (426 80)  (426 80)  LC_0 Logic Functioning bit
 (39 0)  (427 80)  (427 80)  LC_0 Logic Functioning bit
 (45 0)  (433 80)  (433 80)  LC_0 Logic Functioning bit
 (31 1)  (419 81)  (419 81)  routing T_8_5.lc_trk_g3_6 <X> T_8_5.wire_logic_cluster/lc_0/in_3
 (36 1)  (424 81)  (424 81)  LC_0 Logic Functioning bit
 (37 1)  (425 81)  (425 81)  LC_0 Logic Functioning bit
 (38 1)  (426 81)  (426 81)  LC_0 Logic Functioning bit
 (39 1)  (427 81)  (427 81)  LC_0 Logic Functioning bit
 (51 1)  (439 81)  (439 81)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (388 82)  (388 82)  routing T_8_5.glb_netwk_3 <X> T_8_5.wire_logic_cluster/lc_7/clk
 (2 2)  (390 82)  (390 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (410 82)  (410 82)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (412 82)  (412 82)  routing T_8_5.top_op_7 <X> T_8_5.lc_trk_g0_7
 (0 3)  (388 83)  (388 83)  routing T_8_5.glb_netwk_3 <X> T_8_5.wire_logic_cluster/lc_7/clk
 (21 3)  (409 83)  (409 83)  routing T_8_5.top_op_7 <X> T_8_5.lc_trk_g0_7
 (14 4)  (402 84)  (402 84)  routing T_8_5.wire_logic_cluster/lc_0/out <X> T_8_5.lc_trk_g1_0
 (32 4)  (420 84)  (420 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (422 84)  (422 84)  routing T_8_5.lc_trk_g1_0 <X> T_8_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (424 84)  (424 84)  LC_2 Logic Functioning bit
 (37 4)  (425 84)  (425 84)  LC_2 Logic Functioning bit
 (38 4)  (426 84)  (426 84)  LC_2 Logic Functioning bit
 (39 4)  (427 84)  (427 84)  LC_2 Logic Functioning bit
 (45 4)  (433 84)  (433 84)  LC_2 Logic Functioning bit
 (17 5)  (405 85)  (405 85)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (424 85)  (424 85)  LC_2 Logic Functioning bit
 (37 5)  (425 85)  (425 85)  LC_2 Logic Functioning bit
 (38 5)  (426 85)  (426 85)  LC_2 Logic Functioning bit
 (39 5)  (427 85)  (427 85)  LC_2 Logic Functioning bit
 (2 7)  (390 87)  (390 87)  Column buffer control bit: LH_colbuf_cntl_3

 (21 8)  (409 88)  (409 88)  routing T_8_5.bnl_op_3 <X> T_8_5.lc_trk_g2_3
 (22 8)  (410 88)  (410 88)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (21 9)  (409 89)  (409 89)  routing T_8_5.bnl_op_3 <X> T_8_5.lc_trk_g2_3
 (28 12)  (416 92)  (416 92)  routing T_8_5.lc_trk_g2_3 <X> T_8_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (417 92)  (417 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (419 92)  (419 92)  routing T_8_5.lc_trk_g0_7 <X> T_8_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (420 92)  (420 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (424 92)  (424 92)  LC_6 Logic Functioning bit
 (38 12)  (426 92)  (426 92)  LC_6 Logic Functioning bit
 (45 12)  (433 92)  (433 92)  LC_6 Logic Functioning bit
 (2 13)  (390 93)  (390 93)  Column buffer control bit: LH_colbuf_cntl_6

 (30 13)  (418 93)  (418 93)  routing T_8_5.lc_trk_g2_3 <X> T_8_5.wire_logic_cluster/lc_6/in_1
 (31 13)  (419 93)  (419 93)  routing T_8_5.lc_trk_g0_7 <X> T_8_5.wire_logic_cluster/lc_6/in_3
 (36 13)  (424 93)  (424 93)  LC_6 Logic Functioning bit
 (38 13)  (426 93)  (426 93)  LC_6 Logic Functioning bit
 (0 14)  (388 94)  (388 94)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 94)  (389 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (413 94)  (413 94)  routing T_8_5.wire_logic_cluster/lc_6/out <X> T_8_5.lc_trk_g3_6
 (0 15)  (388 95)  (388 95)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_logic_cluster/lc_7/s_r
 (22 15)  (410 95)  (410 95)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_9_5

 (9 5)  (451 85)  (451 85)  routing T_9_5.sp4_v_t_45 <X> T_9_5.sp4_v_b_4
 (10 5)  (452 85)  (452 85)  routing T_9_5.sp4_v_t_45 <X> T_9_5.sp4_v_b_4


RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 1)  (649 81)  (649 81)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 86)  (648 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: BIOLEFT_REN_0

 (0 9)  (17 73)  (17 73)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (11 12)  (6 76)  (6 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (12 12)  (5 76)  (5 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_1_4

 (0 0)  (18 64)  (18 64)  Negative Clock bit

 (8 0)  (26 64)  (26 64)  routing T_1_4.sp4_h_l_40 <X> T_1_4.sp4_h_r_1
 (10 0)  (28 64)  (28 64)  routing T_1_4.sp4_h_l_40 <X> T_1_4.sp4_h_r_1
 (32 0)  (50 64)  (50 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 64)  (52 64)  routing T_1_4.lc_trk_g1_0 <X> T_1_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 64)  (54 64)  LC_0 Logic Functioning bit
 (39 0)  (57 64)  (57 64)  LC_0 Logic Functioning bit
 (41 0)  (59 64)  (59 64)  LC_0 Logic Functioning bit
 (42 0)  (60 64)  (60 64)  LC_0 Logic Functioning bit
 (45 0)  (63 64)  (63 64)  LC_0 Logic Functioning bit
 (27 1)  (45 65)  (45 65)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 65)  (46 65)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 65)  (47 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (55 65)  (55 65)  LC_0 Logic Functioning bit
 (38 1)  (56 65)  (56 65)  LC_0 Logic Functioning bit
 (40 1)  (58 65)  (58 65)  LC_0 Logic Functioning bit
 (43 1)  (61 65)  (61 65)  LC_0 Logic Functioning bit
 (0 2)  (18 66)  (18 66)  routing T_1_4.glb_netwk_3 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (2 2)  (20 66)  (20 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (50 66)  (50 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 66)  (51 66)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 66)  (52 66)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.wire_logic_cluster/lc_1/in_3
 (40 2)  (58 66)  (58 66)  LC_1 Logic Functioning bit
 (41 2)  (59 66)  (59 66)  LC_1 Logic Functioning bit
 (42 2)  (60 66)  (60 66)  LC_1 Logic Functioning bit
 (43 2)  (61 66)  (61 66)  LC_1 Logic Functioning bit
 (45 2)  (63 66)  (63 66)  LC_1 Logic Functioning bit
 (0 3)  (18 67)  (18 67)  routing T_1_4.glb_netwk_3 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (14 3)  (32 67)  (32 67)  routing T_1_4.sp4_h_r_4 <X> T_1_4.lc_trk_g0_4
 (15 3)  (33 67)  (33 67)  routing T_1_4.sp4_h_r_4 <X> T_1_4.lc_trk_g0_4
 (16 3)  (34 67)  (34 67)  routing T_1_4.sp4_h_r_4 <X> T_1_4.lc_trk_g0_4
 (17 3)  (35 67)  (35 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (40 3)  (58 67)  (58 67)  LC_1 Logic Functioning bit
 (41 3)  (59 67)  (59 67)  LC_1 Logic Functioning bit
 (42 3)  (60 67)  (60 67)  LC_1 Logic Functioning bit
 (43 3)  (61 67)  (61 67)  LC_1 Logic Functioning bit
 (10 4)  (28 68)  (28 68)  routing T_1_4.sp4_v_t_46 <X> T_1_4.sp4_h_r_4
 (14 4)  (32 68)  (32 68)  routing T_1_4.wire_logic_cluster/lc_0/out <X> T_1_4.lc_trk_g1_0
 (17 5)  (35 69)  (35 69)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (12 6)  (30 70)  (30 70)  routing T_1_4.sp4_v_t_46 <X> T_1_4.sp4_h_l_40
 (2 7)  (20 71)  (20 71)  Column buffer control bit: LH_colbuf_cntl_3

 (11 7)  (29 71)  (29 71)  routing T_1_4.sp4_v_t_46 <X> T_1_4.sp4_h_l_40
 (13 7)  (31 71)  (31 71)  routing T_1_4.sp4_v_t_46 <X> T_1_4.sp4_h_l_40
 (17 12)  (35 76)  (35 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 76)  (36 76)  routing T_1_4.wire_logic_cluster/lc_1/out <X> T_1_4.lc_trk_g3_1
 (1 14)  (19 78)  (19 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (19 79)  (19 79)  routing T_1_4.lc_trk_g0_4 <X> T_1_4.wire_logic_cluster/lc_7/s_r


LogicTile_2_4

 (0 0)  (72 64)  (72 64)  Negative Clock bit

 (27 0)  (99 64)  (99 64)  routing T_2_4.lc_trk_g1_0 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 64)  (101 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (116 64)  (116 64)  LC_0 Logic Functioning bit
 (32 1)  (104 65)  (104 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (106 65)  (106 65)  routing T_2_4.lc_trk_g1_1 <X> T_2_4.input_2_0
 (0 2)  (72 66)  (72 66)  routing T_2_4.glb_netwk_3 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (2 2)  (74 66)  (74 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 66)  (86 66)  routing T_2_4.sp4_h_l_1 <X> T_2_4.lc_trk_g0_4
 (27 2)  (99 66)  (99 66)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 66)  (100 66)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 66)  (101 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 66)  (104 66)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 66)  (108 66)  LC_1 Logic Functioning bit
 (37 2)  (109 66)  (109 66)  LC_1 Logic Functioning bit
 (38 2)  (110 66)  (110 66)  LC_1 Logic Functioning bit
 (39 2)  (111 66)  (111 66)  LC_1 Logic Functioning bit
 (44 2)  (116 66)  (116 66)  LC_1 Logic Functioning bit
 (45 2)  (117 66)  (117 66)  LC_1 Logic Functioning bit
 (0 3)  (72 67)  (72 67)  routing T_2_4.glb_netwk_3 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (15 3)  (87 67)  (87 67)  routing T_2_4.sp4_h_l_1 <X> T_2_4.lc_trk_g0_4
 (16 3)  (88 67)  (88 67)  routing T_2_4.sp4_h_l_1 <X> T_2_4.lc_trk_g0_4
 (17 3)  (89 67)  (89 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (40 3)  (112 67)  (112 67)  LC_1 Logic Functioning bit
 (41 3)  (113 67)  (113 67)  LC_1 Logic Functioning bit
 (42 3)  (114 67)  (114 67)  LC_1 Logic Functioning bit
 (43 3)  (115 67)  (115 67)  LC_1 Logic Functioning bit
 (14 4)  (86 68)  (86 68)  routing T_2_4.lft_op_0 <X> T_2_4.lc_trk_g1_0
 (15 4)  (87 68)  (87 68)  routing T_2_4.lft_op_1 <X> T_2_4.lc_trk_g1_1
 (17 4)  (89 68)  (89 68)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (90 68)  (90 68)  routing T_2_4.lft_op_1 <X> T_2_4.lc_trk_g1_1
 (21 4)  (93 68)  (93 68)  routing T_2_4.wire_logic_cluster/lc_3/out <X> T_2_4.lc_trk_g1_3
 (22 4)  (94 68)  (94 68)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 68)  (97 68)  routing T_2_4.wire_logic_cluster/lc_2/out <X> T_2_4.lc_trk_g1_2
 (27 4)  (99 68)  (99 68)  routing T_2_4.lc_trk_g1_2 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 68)  (101 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 68)  (104 68)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 68)  (108 68)  LC_2 Logic Functioning bit
 (37 4)  (109 68)  (109 68)  LC_2 Logic Functioning bit
 (38 4)  (110 68)  (110 68)  LC_2 Logic Functioning bit
 (39 4)  (111 68)  (111 68)  LC_2 Logic Functioning bit
 (44 4)  (116 68)  (116 68)  LC_2 Logic Functioning bit
 (45 4)  (117 68)  (117 68)  LC_2 Logic Functioning bit
 (15 5)  (87 69)  (87 69)  routing T_2_4.lft_op_0 <X> T_2_4.lc_trk_g1_0
 (17 5)  (89 69)  (89 69)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (94 69)  (94 69)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 69)  (102 69)  routing T_2_4.lc_trk_g1_2 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (40 5)  (112 69)  (112 69)  LC_2 Logic Functioning bit
 (41 5)  (113 69)  (113 69)  LC_2 Logic Functioning bit
 (42 5)  (114 69)  (114 69)  LC_2 Logic Functioning bit
 (43 5)  (115 69)  (115 69)  LC_2 Logic Functioning bit
 (17 6)  (89 70)  (89 70)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 70)  (90 70)  routing T_2_4.wire_logic_cluster/lc_5/out <X> T_2_4.lc_trk_g1_5
 (21 6)  (93 70)  (93 70)  routing T_2_4.wire_logic_cluster/lc_7/out <X> T_2_4.lc_trk_g1_7
 (22 6)  (94 70)  (94 70)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (97 70)  (97 70)  routing T_2_4.wire_logic_cluster/lc_6/out <X> T_2_4.lc_trk_g1_6
 (27 6)  (99 70)  (99 70)  routing T_2_4.lc_trk_g1_3 <X> T_2_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 70)  (101 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 70)  (104 70)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 70)  (108 70)  LC_3 Logic Functioning bit
 (37 6)  (109 70)  (109 70)  LC_3 Logic Functioning bit
 (38 6)  (110 70)  (110 70)  LC_3 Logic Functioning bit
 (39 6)  (111 70)  (111 70)  LC_3 Logic Functioning bit
 (44 6)  (116 70)  (116 70)  LC_3 Logic Functioning bit
 (45 6)  (117 70)  (117 70)  LC_3 Logic Functioning bit
 (2 7)  (74 71)  (74 71)  Column buffer control bit: LH_colbuf_cntl_3

 (22 7)  (94 71)  (94 71)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (102 71)  (102 71)  routing T_2_4.lc_trk_g1_3 <X> T_2_4.wire_logic_cluster/lc_3/in_1
 (40 7)  (112 71)  (112 71)  LC_3 Logic Functioning bit
 (41 7)  (113 71)  (113 71)  LC_3 Logic Functioning bit
 (42 7)  (114 71)  (114 71)  LC_3 Logic Functioning bit
 (43 7)  (115 71)  (115 71)  LC_3 Logic Functioning bit
 (9 8)  (81 72)  (81 72)  routing T_2_4.sp4_v_t_42 <X> T_2_4.sp4_h_r_7
 (27 8)  (99 72)  (99 72)  routing T_2_4.lc_trk_g3_4 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 72)  (100 72)  routing T_2_4.lc_trk_g3_4 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 72)  (101 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 72)  (102 72)  routing T_2_4.lc_trk_g3_4 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 72)  (104 72)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 72)  (108 72)  LC_4 Logic Functioning bit
 (37 8)  (109 72)  (109 72)  LC_4 Logic Functioning bit
 (38 8)  (110 72)  (110 72)  LC_4 Logic Functioning bit
 (39 8)  (111 72)  (111 72)  LC_4 Logic Functioning bit
 (44 8)  (116 72)  (116 72)  LC_4 Logic Functioning bit
 (45 8)  (117 72)  (117 72)  LC_4 Logic Functioning bit
 (40 9)  (112 73)  (112 73)  LC_4 Logic Functioning bit
 (41 9)  (113 73)  (113 73)  LC_4 Logic Functioning bit
 (42 9)  (114 73)  (114 73)  LC_4 Logic Functioning bit
 (43 9)  (115 73)  (115 73)  LC_4 Logic Functioning bit
 (4 10)  (76 74)  (76 74)  routing T_2_4.sp4_h_r_6 <X> T_2_4.sp4_v_t_43
 (27 10)  (99 74)  (99 74)  routing T_2_4.lc_trk_g1_5 <X> T_2_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 74)  (101 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 74)  (102 74)  routing T_2_4.lc_trk_g1_5 <X> T_2_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 74)  (104 74)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 74)  (108 74)  LC_5 Logic Functioning bit
 (37 10)  (109 74)  (109 74)  LC_5 Logic Functioning bit
 (38 10)  (110 74)  (110 74)  LC_5 Logic Functioning bit
 (39 10)  (111 74)  (111 74)  LC_5 Logic Functioning bit
 (44 10)  (116 74)  (116 74)  LC_5 Logic Functioning bit
 (45 10)  (117 74)  (117 74)  LC_5 Logic Functioning bit
 (5 11)  (77 75)  (77 75)  routing T_2_4.sp4_h_r_6 <X> T_2_4.sp4_v_t_43
 (40 11)  (112 75)  (112 75)  LC_5 Logic Functioning bit
 (41 11)  (113 75)  (113 75)  LC_5 Logic Functioning bit
 (42 11)  (114 75)  (114 75)  LC_5 Logic Functioning bit
 (43 11)  (115 75)  (115 75)  LC_5 Logic Functioning bit
 (9 12)  (81 76)  (81 76)  routing T_2_4.sp4_v_t_47 <X> T_2_4.sp4_h_r_10
 (17 12)  (89 76)  (89 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 76)  (90 76)  routing T_2_4.wire_logic_cluster/lc_1/out <X> T_2_4.lc_trk_g3_1
 (27 12)  (99 76)  (99 76)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 76)  (101 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 76)  (102 76)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 76)  (104 76)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 76)  (108 76)  LC_6 Logic Functioning bit
 (37 12)  (109 76)  (109 76)  LC_6 Logic Functioning bit
 (38 12)  (110 76)  (110 76)  LC_6 Logic Functioning bit
 (39 12)  (111 76)  (111 76)  LC_6 Logic Functioning bit
 (44 12)  (116 76)  (116 76)  LC_6 Logic Functioning bit
 (45 12)  (117 76)  (117 76)  LC_6 Logic Functioning bit
 (30 13)  (102 77)  (102 77)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (40 13)  (112 77)  (112 77)  LC_6 Logic Functioning bit
 (41 13)  (113 77)  (113 77)  LC_6 Logic Functioning bit
 (42 13)  (114 77)  (114 77)  LC_6 Logic Functioning bit
 (43 13)  (115 77)  (115 77)  LC_6 Logic Functioning bit
 (1 14)  (73 78)  (73 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 78)  (86 78)  routing T_2_4.wire_logic_cluster/lc_4/out <X> T_2_4.lc_trk_g3_4
 (27 14)  (99 78)  (99 78)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 78)  (101 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 78)  (102 78)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 78)  (104 78)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (109 78)  (109 78)  LC_7 Logic Functioning bit
 (39 14)  (111 78)  (111 78)  LC_7 Logic Functioning bit
 (41 14)  (113 78)  (113 78)  LC_7 Logic Functioning bit
 (43 14)  (115 78)  (115 78)  LC_7 Logic Functioning bit
 (45 14)  (117 78)  (117 78)  LC_7 Logic Functioning bit
 (1 15)  (73 79)  (73 79)  routing T_2_4.lc_trk_g0_4 <X> T_2_4.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 79)  (89 79)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (102 79)  (102 79)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_7/in_1
 (37 15)  (109 79)  (109 79)  LC_7 Logic Functioning bit
 (39 15)  (111 79)  (111 79)  LC_7 Logic Functioning bit
 (41 15)  (113 79)  (113 79)  LC_7 Logic Functioning bit
 (43 15)  (115 79)  (115 79)  LC_7 Logic Functioning bit


RAM_Tile_3_4

 (5 10)  (131 74)  (131 74)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43
 (4 11)  (130 75)  (130 75)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43


LogicTile_4_4

 (0 0)  (168 64)  (168 64)  Negative Clock bit

 (17 0)  (185 64)  (185 64)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (186 64)  (186 64)  routing T_4_4.bnr_op_1 <X> T_4_4.lc_trk_g0_1
 (18 1)  (186 65)  (186 65)  routing T_4_4.bnr_op_1 <X> T_4_4.lc_trk_g0_1
 (22 1)  (190 65)  (190 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (193 65)  (193 65)  routing T_4_4.sp4_r_v_b_33 <X> T_4_4.lc_trk_g0_2
 (0 2)  (168 66)  (168 66)  routing T_4_4.glb_netwk_3 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (2 2)  (170 66)  (170 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (168 67)  (168 67)  routing T_4_4.glb_netwk_3 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (1 4)  (169 68)  (169 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (169 69)  (169 69)  routing T_4_4.lc_trk_g0_2 <X> T_4_4.wire_logic_cluster/lc_7/cen
 (2 7)  (170 71)  (170 71)  Column buffer control bit: LH_colbuf_cntl_3

 (8 7)  (176 71)  (176 71)  routing T_4_4.sp4_h_l_41 <X> T_4_4.sp4_v_t_41
 (15 11)  (183 75)  (183 75)  routing T_4_4.tnr_op_4 <X> T_4_4.lc_trk_g2_4
 (17 11)  (185 75)  (185 75)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 14)  (190 78)  (190 78)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (191 78)  (191 78)  routing T_4_4.sp4_h_r_31 <X> T_4_4.lc_trk_g3_7
 (24 14)  (192 78)  (192 78)  routing T_4_4.sp4_h_r_31 <X> T_4_4.lc_trk_g3_7
 (28 14)  (196 78)  (196 78)  routing T_4_4.lc_trk_g2_4 <X> T_4_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 78)  (197 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 78)  (198 78)  routing T_4_4.lc_trk_g2_4 <X> T_4_4.wire_logic_cluster/lc_7/in_1
 (31 14)  (199 78)  (199 78)  routing T_4_4.lc_trk_g3_7 <X> T_4_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 78)  (200 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 78)  (201 78)  routing T_4_4.lc_trk_g3_7 <X> T_4_4.wire_logic_cluster/lc_7/in_3
 (34 14)  (202 78)  (202 78)  routing T_4_4.lc_trk_g3_7 <X> T_4_4.wire_logic_cluster/lc_7/in_3
 (35 14)  (203 78)  (203 78)  routing T_4_4.lc_trk_g3_4 <X> T_4_4.input_2_7
 (36 14)  (204 78)  (204 78)  LC_7 Logic Functioning bit
 (37 14)  (205 78)  (205 78)  LC_7 Logic Functioning bit
 (38 14)  (206 78)  (206 78)  LC_7 Logic Functioning bit
 (42 14)  (210 78)  (210 78)  LC_7 Logic Functioning bit
 (45 14)  (213 78)  (213 78)  LC_7 Logic Functioning bit
 (46 14)  (214 78)  (214 78)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (220 78)  (220 78)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (182 79)  (182 79)  routing T_4_4.sp4_h_l_17 <X> T_4_4.lc_trk_g3_4
 (15 15)  (183 79)  (183 79)  routing T_4_4.sp4_h_l_17 <X> T_4_4.lc_trk_g3_4
 (16 15)  (184 79)  (184 79)  routing T_4_4.sp4_h_l_17 <X> T_4_4.lc_trk_g3_4
 (17 15)  (185 79)  (185 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (19 15)  (187 79)  (187 79)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (189 79)  (189 79)  routing T_4_4.sp4_h_r_31 <X> T_4_4.lc_trk_g3_7
 (29 15)  (197 79)  (197 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (199 79)  (199 79)  routing T_4_4.lc_trk_g3_7 <X> T_4_4.wire_logic_cluster/lc_7/in_3
 (32 15)  (200 79)  (200 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (201 79)  (201 79)  routing T_4_4.lc_trk_g3_4 <X> T_4_4.input_2_7
 (34 15)  (202 79)  (202 79)  routing T_4_4.lc_trk_g3_4 <X> T_4_4.input_2_7
 (37 15)  (205 79)  (205 79)  LC_7 Logic Functioning bit
 (42 15)  (210 79)  (210 79)  LC_7 Logic Functioning bit
 (48 15)  (216 79)  (216 79)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (219 79)  (219 79)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (221 79)  (221 79)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_5_4

 (0 0)  (222 64)  (222 64)  Negative Clock bit

 (0 2)  (222 66)  (222 66)  routing T_5_4.glb_netwk_3 <X> T_5_4.wire_logic_cluster/lc_7/clk
 (2 2)  (224 66)  (224 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (243 66)  (243 66)  routing T_5_4.lft_op_7 <X> T_5_4.lc_trk_g0_7
 (22 2)  (244 66)  (244 66)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (246 66)  (246 66)  routing T_5_4.lft_op_7 <X> T_5_4.lc_trk_g0_7
 (0 3)  (222 67)  (222 67)  routing T_5_4.glb_netwk_3 <X> T_5_4.wire_logic_cluster/lc_7/clk
 (15 4)  (237 68)  (237 68)  routing T_5_4.top_op_1 <X> T_5_4.lc_trk_g1_1
 (17 4)  (239 68)  (239 68)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (10 5)  (232 69)  (232 69)  routing T_5_4.sp4_h_r_11 <X> T_5_4.sp4_v_b_4
 (18 5)  (240 69)  (240 69)  routing T_5_4.top_op_1 <X> T_5_4.lc_trk_g1_1
 (14 6)  (236 70)  (236 70)  routing T_5_4.wire_logic_cluster/lc_4/out <X> T_5_4.lc_trk_g1_4
 (2 7)  (224 71)  (224 71)  Column buffer control bit: LH_colbuf_cntl_3

 (17 7)  (239 71)  (239 71)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (249 72)  (249 72)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 72)  (251 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 72)  (252 72)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (31 8)  (253 72)  (253 72)  routing T_5_4.lc_trk_g2_5 <X> T_5_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 72)  (254 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 72)  (255 72)  routing T_5_4.lc_trk_g2_5 <X> T_5_4.wire_logic_cluster/lc_4/in_3
 (35 8)  (257 72)  (257 72)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.input_2_4
 (36 8)  (258 72)  (258 72)  LC_4 Logic Functioning bit
 (38 8)  (260 72)  (260 72)  LC_4 Logic Functioning bit
 (41 8)  (263 72)  (263 72)  LC_4 Logic Functioning bit
 (42 8)  (264 72)  (264 72)  LC_4 Logic Functioning bit
 (43 8)  (265 72)  (265 72)  LC_4 Logic Functioning bit
 (45 8)  (267 72)  (267 72)  LC_4 Logic Functioning bit
 (46 8)  (268 72)  (268 72)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (249 73)  (249 73)  routing T_5_4.lc_trk_g1_1 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 73)  (251 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (254 73)  (254 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (255 73)  (255 73)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.input_2_4
 (35 9)  (257 73)  (257 73)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.input_2_4
 (36 9)  (258 73)  (258 73)  LC_4 Logic Functioning bit
 (38 9)  (260 73)  (260 73)  LC_4 Logic Functioning bit
 (40 9)  (262 73)  (262 73)  LC_4 Logic Functioning bit
 (42 9)  (264 73)  (264 73)  LC_4 Logic Functioning bit
 (43 9)  (265 73)  (265 73)  LC_4 Logic Functioning bit
 (46 9)  (268 73)  (268 73)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (237 74)  (237 74)  routing T_5_4.tnr_op_5 <X> T_5_4.lc_trk_g2_5
 (17 10)  (239 74)  (239 74)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (243 74)  (243 74)  routing T_5_4.wire_logic_cluster/lc_7/out <X> T_5_4.lc_trk_g2_7
 (22 10)  (244 74)  (244 74)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (22 11)  (244 75)  (244 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (245 75)  (245 75)  routing T_5_4.sp4_h_r_30 <X> T_5_4.lc_trk_g2_6
 (24 11)  (246 75)  (246 75)  routing T_5_4.sp4_h_r_30 <X> T_5_4.lc_trk_g2_6
 (25 11)  (247 75)  (247 75)  routing T_5_4.sp4_h_r_30 <X> T_5_4.lc_trk_g2_6
 (17 12)  (239 76)  (239 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (28 12)  (250 76)  (250 76)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 76)  (251 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 76)  (252 76)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_6/in_1
 (31 12)  (253 76)  (253 76)  routing T_5_4.lc_trk_g0_7 <X> T_5_4.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 76)  (254 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (258 76)  (258 76)  LC_6 Logic Functioning bit
 (37 12)  (259 76)  (259 76)  LC_6 Logic Functioning bit
 (38 12)  (260 76)  (260 76)  LC_6 Logic Functioning bit
 (39 12)  (261 76)  (261 76)  LC_6 Logic Functioning bit
 (41 12)  (263 76)  (263 76)  LC_6 Logic Functioning bit
 (43 12)  (265 76)  (265 76)  LC_6 Logic Functioning bit
 (46 12)  (268 76)  (268 76)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (2 13)  (224 77)  (224 77)  Column buffer control bit: LH_colbuf_cntl_6

 (18 13)  (240 77)  (240 77)  routing T_5_4.sp4_r_v_b_41 <X> T_5_4.lc_trk_g3_1
 (30 13)  (252 77)  (252 77)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_6/in_1
 (31 13)  (253 77)  (253 77)  routing T_5_4.lc_trk_g0_7 <X> T_5_4.wire_logic_cluster/lc_6/in_3
 (36 13)  (258 77)  (258 77)  LC_6 Logic Functioning bit
 (37 13)  (259 77)  (259 77)  LC_6 Logic Functioning bit
 (38 13)  (260 77)  (260 77)  LC_6 Logic Functioning bit
 (39 13)  (261 77)  (261 77)  LC_6 Logic Functioning bit
 (41 13)  (263 77)  (263 77)  LC_6 Logic Functioning bit
 (43 13)  (265 77)  (265 77)  LC_6 Logic Functioning bit
 (0 14)  (222 78)  (222 78)  routing T_5_4.glb_netwk_6 <X> T_5_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 78)  (223 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (13 14)  (235 78)  (235 78)  routing T_5_4.sp4_h_r_11 <X> T_5_4.sp4_v_t_46
 (21 14)  (243 78)  (243 78)  routing T_5_4.sp4_h_l_34 <X> T_5_4.lc_trk_g3_7
 (22 14)  (244 78)  (244 78)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (245 78)  (245 78)  routing T_5_4.sp4_h_l_34 <X> T_5_4.lc_trk_g3_7
 (24 14)  (246 78)  (246 78)  routing T_5_4.sp4_h_l_34 <X> T_5_4.lc_trk_g3_7
 (26 14)  (248 78)  (248 78)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (27 14)  (249 78)  (249 78)  routing T_5_4.lc_trk_g3_1 <X> T_5_4.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 78)  (250 78)  routing T_5_4.lc_trk_g3_1 <X> T_5_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 78)  (251 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (253 78)  (253 78)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 78)  (254 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 78)  (255 78)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (34 14)  (256 78)  (256 78)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (37 14)  (259 78)  (259 78)  LC_7 Logic Functioning bit
 (39 14)  (261 78)  (261 78)  LC_7 Logic Functioning bit
 (41 14)  (263 78)  (263 78)  LC_7 Logic Functioning bit
 (43 14)  (265 78)  (265 78)  LC_7 Logic Functioning bit
 (45 14)  (267 78)  (267 78)  LC_7 Logic Functioning bit
 (51 14)  (273 78)  (273 78)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (222 79)  (222 79)  routing T_5_4.glb_netwk_6 <X> T_5_4.wire_logic_cluster/lc_7/s_r
 (12 15)  (234 79)  (234 79)  routing T_5_4.sp4_h_r_11 <X> T_5_4.sp4_v_t_46
 (21 15)  (243 79)  (243 79)  routing T_5_4.sp4_h_l_34 <X> T_5_4.lc_trk_g3_7
 (26 15)  (248 79)  (248 79)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 79)  (250 79)  routing T_5_4.lc_trk_g2_7 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 79)  (251 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (253 79)  (253 79)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (37 15)  (259 79)  (259 79)  LC_7 Logic Functioning bit
 (39 15)  (261 79)  (261 79)  LC_7 Logic Functioning bit
 (40 15)  (262 79)  (262 79)  LC_7 Logic Functioning bit
 (42 15)  (264 79)  (264 79)  LC_7 Logic Functioning bit
 (48 15)  (270 79)  (270 79)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (275 79)  (275 79)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_6_4

 (6 2)  (282 66)  (282 66)  routing T_6_4.sp4_h_l_42 <X> T_6_4.sp4_v_t_37
 (8 6)  (284 70)  (284 70)  routing T_6_4.sp4_v_t_47 <X> T_6_4.sp4_h_l_41
 (9 6)  (285 70)  (285 70)  routing T_6_4.sp4_v_t_47 <X> T_6_4.sp4_h_l_41
 (10 6)  (286 70)  (286 70)  routing T_6_4.sp4_v_t_47 <X> T_6_4.sp4_h_l_41
 (11 14)  (287 78)  (287 78)  routing T_6_4.sp4_h_l_43 <X> T_6_4.sp4_v_t_46


LogicTile_7_4

 (22 0)  (356 64)  (356 64)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (358 64)  (358 64)  routing T_7_4.top_op_3 <X> T_7_4.lc_trk_g0_3
 (27 0)  (361 64)  (361 64)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_0/in_1
 (28 0)  (362 64)  (362 64)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 64)  (363 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (366 64)  (366 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (374 64)  (374 64)  LC_0 Logic Functioning bit
 (41 0)  (375 64)  (375 64)  LC_0 Logic Functioning bit
 (42 0)  (376 64)  (376 64)  LC_0 Logic Functioning bit
 (43 0)  (377 64)  (377 64)  LC_0 Logic Functioning bit
 (45 0)  (379 64)  (379 64)  LC_0 Logic Functioning bit
 (14 1)  (348 65)  (348 65)  routing T_7_4.top_op_0 <X> T_7_4.lc_trk_g0_0
 (15 1)  (349 65)  (349 65)  routing T_7_4.top_op_0 <X> T_7_4.lc_trk_g0_0
 (17 1)  (351 65)  (351 65)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (355 65)  (355 65)  routing T_7_4.top_op_3 <X> T_7_4.lc_trk_g0_3
 (22 1)  (356 65)  (356 65)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (358 65)  (358 65)  routing T_7_4.top_op_2 <X> T_7_4.lc_trk_g0_2
 (25 1)  (359 65)  (359 65)  routing T_7_4.top_op_2 <X> T_7_4.lc_trk_g0_2
 (29 1)  (363 65)  (363 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (365 65)  (365 65)  routing T_7_4.lc_trk_g0_3 <X> T_7_4.wire_logic_cluster/lc_0/in_3
 (32 1)  (366 65)  (366 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (369 65)  (369 65)  routing T_7_4.lc_trk_g0_2 <X> T_7_4.input_2_0
 (37 1)  (371 65)  (371 65)  LC_0 Logic Functioning bit
 (40 1)  (374 65)  (374 65)  LC_0 Logic Functioning bit
 (41 1)  (375 65)  (375 65)  LC_0 Logic Functioning bit
 (42 1)  (376 65)  (376 65)  LC_0 Logic Functioning bit
 (43 1)  (377 65)  (377 65)  LC_0 Logic Functioning bit
 (44 1)  (378 65)  (378 65)  LC_0 Logic Functioning bit
 (51 1)  (385 65)  (385 65)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (334 66)  (334 66)  routing T_7_4.glb_netwk_3 <X> T_7_4.wire_logic_cluster/lc_7/clk
 (2 2)  (336 66)  (336 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (348 66)  (348 66)  routing T_7_4.wire_logic_cluster/lc_4/out <X> T_7_4.lc_trk_g0_4
 (0 3)  (334 67)  (334 67)  routing T_7_4.glb_netwk_3 <X> T_7_4.wire_logic_cluster/lc_7/clk
 (17 3)  (351 67)  (351 67)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 4)  (348 68)  (348 68)  routing T_7_4.wire_logic_cluster/lc_0/out <X> T_7_4.lc_trk_g1_0
 (28 4)  (362 68)  (362 68)  routing T_7_4.lc_trk_g2_3 <X> T_7_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 68)  (363 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (365 68)  (365 68)  routing T_7_4.lc_trk_g1_4 <X> T_7_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 68)  (366 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (368 68)  (368 68)  routing T_7_4.lc_trk_g1_4 <X> T_7_4.wire_logic_cluster/lc_2/in_3
 (37 4)  (371 68)  (371 68)  LC_2 Logic Functioning bit
 (38 4)  (372 68)  (372 68)  LC_2 Logic Functioning bit
 (39 4)  (373 68)  (373 68)  LC_2 Logic Functioning bit
 (41 4)  (375 68)  (375 68)  LC_2 Logic Functioning bit
 (43 4)  (377 68)  (377 68)  LC_2 Logic Functioning bit
 (45 4)  (379 68)  (379 68)  LC_2 Logic Functioning bit
 (46 4)  (380 68)  (380 68)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (351 69)  (351 69)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (360 69)  (360 69)  routing T_7_4.lc_trk_g2_2 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 69)  (362 69)  routing T_7_4.lc_trk_g2_2 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 69)  (363 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (364 69)  (364 69)  routing T_7_4.lc_trk_g2_3 <X> T_7_4.wire_logic_cluster/lc_2/in_1
 (32 5)  (366 69)  (366 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (367 69)  (367 69)  routing T_7_4.lc_trk_g3_1 <X> T_7_4.input_2_2
 (34 5)  (368 69)  (368 69)  routing T_7_4.lc_trk_g3_1 <X> T_7_4.input_2_2
 (37 5)  (371 69)  (371 69)  LC_2 Logic Functioning bit
 (38 5)  (372 69)  (372 69)  LC_2 Logic Functioning bit
 (39 5)  (373 69)  (373 69)  LC_2 Logic Functioning bit
 (40 5)  (374 69)  (374 69)  LC_2 Logic Functioning bit
 (42 5)  (376 69)  (376 69)  LC_2 Logic Functioning bit
 (44 5)  (378 69)  (378 69)  LC_2 Logic Functioning bit
 (11 6)  (345 70)  (345 70)  routing T_7_4.sp4_h_l_37 <X> T_7_4.sp4_v_t_40
 (31 6)  (365 70)  (365 70)  routing T_7_4.lc_trk_g0_4 <X> T_7_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 70)  (366 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (370 70)  (370 70)  LC_3 Logic Functioning bit
 (37 6)  (371 70)  (371 70)  LC_3 Logic Functioning bit
 (38 6)  (372 70)  (372 70)  LC_3 Logic Functioning bit
 (39 6)  (373 70)  (373 70)  LC_3 Logic Functioning bit
 (45 6)  (379 70)  (379 70)  LC_3 Logic Functioning bit
 (2 7)  (336 71)  (336 71)  Column buffer control bit: LH_colbuf_cntl_3

 (8 7)  (342 71)  (342 71)  routing T_7_4.sp4_h_l_41 <X> T_7_4.sp4_v_t_41
 (14 7)  (348 71)  (348 71)  routing T_7_4.top_op_4 <X> T_7_4.lc_trk_g1_4
 (15 7)  (349 71)  (349 71)  routing T_7_4.top_op_4 <X> T_7_4.lc_trk_g1_4
 (17 7)  (351 71)  (351 71)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (36 7)  (370 71)  (370 71)  LC_3 Logic Functioning bit
 (37 7)  (371 71)  (371 71)  LC_3 Logic Functioning bit
 (38 7)  (372 71)  (372 71)  LC_3 Logic Functioning bit
 (39 7)  (373 71)  (373 71)  LC_3 Logic Functioning bit
 (22 8)  (356 72)  (356 72)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (358 72)  (358 72)  routing T_7_4.tnl_op_3 <X> T_7_4.lc_trk_g2_3
 (25 8)  (359 72)  (359 72)  routing T_7_4.wire_logic_cluster/lc_2/out <X> T_7_4.lc_trk_g2_2
 (27 8)  (361 72)  (361 72)  routing T_7_4.lc_trk_g1_0 <X> T_7_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 72)  (363 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (366 72)  (366 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 72)  (367 72)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_4/in_3
 (34 8)  (368 72)  (368 72)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_4/in_3
 (36 8)  (370 72)  (370 72)  LC_4 Logic Functioning bit
 (38 8)  (372 72)  (372 72)  LC_4 Logic Functioning bit
 (45 8)  (379 72)  (379 72)  LC_4 Logic Functioning bit
 (51 8)  (385 72)  (385 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (355 73)  (355 73)  routing T_7_4.tnl_op_3 <X> T_7_4.lc_trk_g2_3
 (22 9)  (356 73)  (356 73)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (36 9)  (370 73)  (370 73)  LC_4 Logic Functioning bit
 (38 9)  (372 73)  (372 73)  LC_4 Logic Functioning bit
 (5 10)  (339 74)  (339 74)  routing T_7_4.sp4_v_t_43 <X> T_7_4.sp4_h_l_43
 (6 11)  (340 75)  (340 75)  routing T_7_4.sp4_v_t_43 <X> T_7_4.sp4_h_l_43
 (14 12)  (348 76)  (348 76)  routing T_7_4.sp4_h_l_21 <X> T_7_4.lc_trk_g3_0
 (17 12)  (351 76)  (351 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (2 13)  (336 77)  (336 77)  Column buffer control bit: LH_colbuf_cntl_6

 (15 13)  (349 77)  (349 77)  routing T_7_4.sp4_h_l_21 <X> T_7_4.lc_trk_g3_0
 (16 13)  (350 77)  (350 77)  routing T_7_4.sp4_h_l_21 <X> T_7_4.lc_trk_g3_0
 (17 13)  (351 77)  (351 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (334 78)  (334 78)  routing T_7_4.glb_netwk_6 <X> T_7_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 78)  (335 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (334 79)  (334 79)  routing T_7_4.glb_netwk_6 <X> T_7_4.wire_logic_cluster/lc_7/s_r


LogicTile_8_4

 (19 4)  (407 68)  (407 68)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_9_4

 (22 4)  (464 68)  (464 68)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (465 68)  (465 68)  routing T_9_4.sp4_h_r_3 <X> T_9_4.lc_trk_g1_3
 (24 4)  (466 68)  (466 68)  routing T_9_4.sp4_h_r_3 <X> T_9_4.lc_trk_g1_3
 (4 5)  (446 69)  (446 69)  routing T_9_4.sp4_v_t_47 <X> T_9_4.sp4_h_r_3
 (21 5)  (463 69)  (463 69)  routing T_9_4.sp4_h_r_3 <X> T_9_4.lc_trk_g1_3
 (26 6)  (468 70)  (468 70)  routing T_9_4.lc_trk_g3_4 <X> T_9_4.wire_logic_cluster/lc_3/in_0
 (37 6)  (479 70)  (479 70)  LC_3 Logic Functioning bit
 (39 6)  (481 70)  (481 70)  LC_3 Logic Functioning bit
 (40 6)  (482 70)  (482 70)  LC_3 Logic Functioning bit
 (42 6)  (484 70)  (484 70)  LC_3 Logic Functioning bit
 (27 7)  (469 71)  (469 71)  routing T_9_4.lc_trk_g3_4 <X> T_9_4.wire_logic_cluster/lc_3/in_0
 (28 7)  (470 71)  (470 71)  routing T_9_4.lc_trk_g3_4 <X> T_9_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 71)  (471 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (478 71)  (478 71)  LC_3 Logic Functioning bit
 (38 7)  (480 71)  (480 71)  LC_3 Logic Functioning bit
 (41 7)  (483 71)  (483 71)  LC_3 Logic Functioning bit
 (43 7)  (485 71)  (485 71)  LC_3 Logic Functioning bit
 (46 7)  (488 71)  (488 71)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (11 8)  (453 72)  (453 72)  routing T_9_4.sp4_h_r_3 <X> T_9_4.sp4_v_b_8
 (21 10)  (463 74)  (463 74)  routing T_9_4.sp4_v_t_26 <X> T_9_4.lc_trk_g2_7
 (22 10)  (464 74)  (464 74)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (465 74)  (465 74)  routing T_9_4.sp4_v_t_26 <X> T_9_4.lc_trk_g2_7
 (26 10)  (468 74)  (468 74)  routing T_9_4.lc_trk_g2_7 <X> T_9_4.wire_logic_cluster/lc_5/in_0
 (27 10)  (469 74)  (469 74)  routing T_9_4.lc_trk_g1_3 <X> T_9_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (471 74)  (471 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (473 74)  (473 74)  routing T_9_4.lc_trk_g3_7 <X> T_9_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (474 74)  (474 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (475 74)  (475 74)  routing T_9_4.lc_trk_g3_7 <X> T_9_4.wire_logic_cluster/lc_5/in_3
 (34 10)  (476 74)  (476 74)  routing T_9_4.lc_trk_g3_7 <X> T_9_4.wire_logic_cluster/lc_5/in_3
 (36 10)  (478 74)  (478 74)  LC_5 Logic Functioning bit
 (37 10)  (479 74)  (479 74)  LC_5 Logic Functioning bit
 (42 10)  (484 74)  (484 74)  LC_5 Logic Functioning bit
 (43 10)  (485 74)  (485 74)  LC_5 Logic Functioning bit
 (21 11)  (463 75)  (463 75)  routing T_9_4.sp4_v_t_26 <X> T_9_4.lc_trk_g2_7
 (26 11)  (468 75)  (468 75)  routing T_9_4.lc_trk_g2_7 <X> T_9_4.wire_logic_cluster/lc_5/in_0
 (28 11)  (470 75)  (470 75)  routing T_9_4.lc_trk_g2_7 <X> T_9_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 75)  (471 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (472 75)  (472 75)  routing T_9_4.lc_trk_g1_3 <X> T_9_4.wire_logic_cluster/lc_5/in_1
 (31 11)  (473 75)  (473 75)  routing T_9_4.lc_trk_g3_7 <X> T_9_4.wire_logic_cluster/lc_5/in_3
 (32 11)  (474 75)  (474 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (475 75)  (475 75)  routing T_9_4.lc_trk_g3_2 <X> T_9_4.input_2_5
 (34 11)  (476 75)  (476 75)  routing T_9_4.lc_trk_g3_2 <X> T_9_4.input_2_5
 (35 11)  (477 75)  (477 75)  routing T_9_4.lc_trk_g3_2 <X> T_9_4.input_2_5
 (36 11)  (478 75)  (478 75)  LC_5 Logic Functioning bit
 (37 11)  (479 75)  (479 75)  LC_5 Logic Functioning bit
 (41 11)  (483 75)  (483 75)  LC_5 Logic Functioning bit
 (42 11)  (484 75)  (484 75)  LC_5 Logic Functioning bit
 (43 11)  (485 75)  (485 75)  LC_5 Logic Functioning bit
 (22 13)  (464 77)  (464 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (467 77)  (467 77)  routing T_9_4.sp4_r_v_b_42 <X> T_9_4.lc_trk_g3_2
 (14 14)  (456 78)  (456 78)  routing T_9_4.sp4_h_r_44 <X> T_9_4.lc_trk_g3_4
 (22 14)  (464 78)  (464 78)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (11 15)  (453 79)  (453 79)  routing T_9_4.sp4_h_r_3 <X> T_9_4.sp4_h_l_46
 (13 15)  (455 79)  (455 79)  routing T_9_4.sp4_h_r_3 <X> T_9_4.sp4_h_l_46
 (14 15)  (456 79)  (456 79)  routing T_9_4.sp4_h_r_44 <X> T_9_4.lc_trk_g3_4
 (15 15)  (457 79)  (457 79)  routing T_9_4.sp4_h_r_44 <X> T_9_4.lc_trk_g3_4
 (16 15)  (458 79)  (458 79)  routing T_9_4.sp4_h_r_44 <X> T_9_4.lc_trk_g3_4
 (17 15)  (459 79)  (459 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (463 79)  (463 79)  routing T_9_4.sp4_r_v_b_47 <X> T_9_4.lc_trk_g3_7


RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 1)  (649 65)  (649 65)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 70)  (648 70)  IO control bit: IORIGHT_REN_0

 (16 8)  (662 72)  (662 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0

 (12 12)  (658 76)  (658 76)  routing T_13_4.span4_horz_43 <X> T_13_4.span4_vert_t_15
 (17 13)  (663 77)  (663 77)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



LogicTile_1_3

 (36 4)  (54 52)  (54 52)  LC_2 Logic Functioning bit
 (37 4)  (55 52)  (55 52)  LC_2 Logic Functioning bit
 (38 4)  (56 52)  (56 52)  LC_2 Logic Functioning bit
 (39 4)  (57 52)  (57 52)  LC_2 Logic Functioning bit
 (40 4)  (58 52)  (58 52)  LC_2 Logic Functioning bit
 (41 4)  (59 52)  (59 52)  LC_2 Logic Functioning bit
 (42 4)  (60 52)  (60 52)  LC_2 Logic Functioning bit
 (43 4)  (61 52)  (61 52)  LC_2 Logic Functioning bit
 (36 5)  (54 53)  (54 53)  LC_2 Logic Functioning bit
 (37 5)  (55 53)  (55 53)  LC_2 Logic Functioning bit
 (38 5)  (56 53)  (56 53)  LC_2 Logic Functioning bit
 (39 5)  (57 53)  (57 53)  LC_2 Logic Functioning bit
 (40 5)  (58 53)  (58 53)  LC_2 Logic Functioning bit
 (41 5)  (59 53)  (59 53)  LC_2 Logic Functioning bit
 (42 5)  (60 53)  (60 53)  LC_2 Logic Functioning bit
 (43 5)  (61 53)  (61 53)  LC_2 Logic Functioning bit
 (51 5)  (69 53)  (69 53)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36


LogicTile_2_3

 (4 2)  (76 50)  (76 50)  routing T_2_3.sp4_h_r_0 <X> T_2_3.sp4_v_t_37
 (5 3)  (77 51)  (77 51)  routing T_2_3.sp4_h_r_0 <X> T_2_3.sp4_v_t_37


RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control

 (3 6)  (129 54)  (129 54)  routing T_3_3.sp12_v_b_0 <X> T_3_3.sp12_v_t_23


LogicTile_4_3

 (14 0)  (182 48)  (182 48)  routing T_4_3.sp4_v_b_8 <X> T_4_3.lc_trk_g0_0
 (14 1)  (182 49)  (182 49)  routing T_4_3.sp4_v_b_8 <X> T_4_3.lc_trk_g0_0
 (16 1)  (184 49)  (184 49)  routing T_4_3.sp4_v_b_8 <X> T_4_3.lc_trk_g0_0
 (17 1)  (185 49)  (185 49)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (14 2)  (182 50)  (182 50)  routing T_4_3.sp4_v_t_1 <X> T_4_3.lc_trk_g0_4
 (14 3)  (182 51)  (182 51)  routing T_4_3.sp4_v_t_1 <X> T_4_3.lc_trk_g0_4
 (16 3)  (184 51)  (184 51)  routing T_4_3.sp4_v_t_1 <X> T_4_3.lc_trk_g0_4
 (17 3)  (185 51)  (185 51)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (190 51)  (190 51)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (193 51)  (193 51)  routing T_4_3.sp4_r_v_b_30 <X> T_4_3.lc_trk_g0_6
 (14 4)  (182 52)  (182 52)  routing T_4_3.sp4_v_b_8 <X> T_4_3.lc_trk_g1_0
 (14 5)  (182 53)  (182 53)  routing T_4_3.sp4_v_b_8 <X> T_4_3.lc_trk_g1_0
 (16 5)  (184 53)  (184 53)  routing T_4_3.sp4_v_b_8 <X> T_4_3.lc_trk_g1_0
 (17 5)  (185 53)  (185 53)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (28 8)  (196 56)  (196 56)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 56)  (197 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 56)  (198 56)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 56)  (200 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 56)  (201 56)  routing T_4_3.lc_trk_g3_0 <X> T_4_3.wire_logic_cluster/lc_4/in_3
 (34 8)  (202 56)  (202 56)  routing T_4_3.lc_trk_g3_0 <X> T_4_3.wire_logic_cluster/lc_4/in_3
 (35 8)  (203 56)  (203 56)  routing T_4_3.lc_trk_g0_4 <X> T_4_3.input_2_4
 (46 8)  (214 56)  (214 56)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (197 57)  (197 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (198 57)  (198 57)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.wire_logic_cluster/lc_4/in_1
 (32 9)  (200 57)  (200 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (41 9)  (209 57)  (209 57)  LC_4 Logic Functioning bit
 (22 10)  (190 58)  (190 58)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (191 58)  (191 58)  routing T_4_3.sp12_v_b_23 <X> T_4_3.lc_trk_g2_7
 (21 11)  (189 59)  (189 59)  routing T_4_3.sp12_v_b_23 <X> T_4_3.lc_trk_g2_7
 (16 13)  (184 61)  (184 61)  routing T_4_3.sp12_v_b_8 <X> T_4_3.lc_trk_g3_0
 (17 13)  (185 61)  (185 61)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (29 14)  (197 62)  (197 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 62)  (198 62)  routing T_4_3.lc_trk_g0_6 <X> T_4_3.wire_logic_cluster/lc_7/in_1
 (31 14)  (199 62)  (199 62)  routing T_4_3.lc_trk_g0_4 <X> T_4_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 62)  (200 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (203 62)  (203 62)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.input_2_7
 (36 14)  (204 62)  (204 62)  LC_7 Logic Functioning bit
 (37 14)  (205 62)  (205 62)  LC_7 Logic Functioning bit
 (38 14)  (206 62)  (206 62)  LC_7 Logic Functioning bit
 (39 14)  (207 62)  (207 62)  LC_7 Logic Functioning bit
 (40 14)  (208 62)  (208 62)  LC_7 Logic Functioning bit
 (41 14)  (209 62)  (209 62)  LC_7 Logic Functioning bit
 (42 14)  (210 62)  (210 62)  LC_7 Logic Functioning bit
 (43 14)  (211 62)  (211 62)  LC_7 Logic Functioning bit
 (46 14)  (214 62)  (214 62)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (27 15)  (195 63)  (195 63)  routing T_4_3.lc_trk_g1_0 <X> T_4_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 63)  (197 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 63)  (198 63)  routing T_4_3.lc_trk_g0_6 <X> T_4_3.wire_logic_cluster/lc_7/in_1
 (32 15)  (200 63)  (200 63)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (201 63)  (201 63)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.input_2_7
 (35 15)  (203 63)  (203 63)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.input_2_7
 (36 15)  (204 63)  (204 63)  LC_7 Logic Functioning bit
 (37 15)  (205 63)  (205 63)  LC_7 Logic Functioning bit
 (38 15)  (206 63)  (206 63)  LC_7 Logic Functioning bit
 (39 15)  (207 63)  (207 63)  LC_7 Logic Functioning bit
 (40 15)  (208 63)  (208 63)  LC_7 Logic Functioning bit
 (41 15)  (209 63)  (209 63)  LC_7 Logic Functioning bit
 (42 15)  (210 63)  (210 63)  LC_7 Logic Functioning bit


LogicTile_5_3

 (15 0)  (237 48)  (237 48)  routing T_5_3.sp4_v_b_17 <X> T_5_3.lc_trk_g0_1
 (16 0)  (238 48)  (238 48)  routing T_5_3.sp4_v_b_17 <X> T_5_3.lc_trk_g0_1
 (17 0)  (239 48)  (239 48)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (14 2)  (236 50)  (236 50)  routing T_5_3.sp4_v_b_4 <X> T_5_3.lc_trk_g0_4
 (27 2)  (249 50)  (249 50)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 50)  (251 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 50)  (252 50)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 50)  (253 50)  routing T_5_3.lc_trk_g0_4 <X> T_5_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 50)  (254 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (259 50)  (259 50)  LC_1 Logic Functioning bit
 (39 2)  (261 50)  (261 50)  LC_1 Logic Functioning bit
 (16 3)  (238 51)  (238 51)  routing T_5_3.sp4_v_b_4 <X> T_5_3.lc_trk_g0_4
 (17 3)  (239 51)  (239 51)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (29 3)  (251 51)  (251 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (258 51)  (258 51)  LC_1 Logic Functioning bit
 (37 3)  (259 51)  (259 51)  LC_1 Logic Functioning bit
 (38 3)  (260 51)  (260 51)  LC_1 Logic Functioning bit
 (39 3)  (261 51)  (261 51)  LC_1 Logic Functioning bit
 (8 5)  (230 53)  (230 53)  routing T_5_3.sp4_v_t_36 <X> T_5_3.sp4_v_b_4
 (10 5)  (232 53)  (232 53)  routing T_5_3.sp4_v_t_36 <X> T_5_3.sp4_v_b_4
 (15 6)  (237 54)  (237 54)  routing T_5_3.sp4_h_r_5 <X> T_5_3.lc_trk_g1_5
 (16 6)  (238 54)  (238 54)  routing T_5_3.sp4_h_r_5 <X> T_5_3.lc_trk_g1_5
 (17 6)  (239 54)  (239 54)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (240 55)  (240 55)  routing T_5_3.sp4_h_r_5 <X> T_5_3.lc_trk_g1_5


LogicTile_6_3

 (11 1)  (287 49)  (287 49)  routing T_6_3.sp4_h_l_43 <X> T_6_3.sp4_h_r_2
 (13 1)  (289 49)  (289 49)  routing T_6_3.sp4_h_l_43 <X> T_6_3.sp4_h_r_2
 (8 7)  (284 55)  (284 55)  routing T_6_3.sp4_h_r_4 <X> T_6_3.sp4_v_t_41
 (9 7)  (285 55)  (285 55)  routing T_6_3.sp4_h_r_4 <X> T_6_3.sp4_v_t_41


LogicTile_9_3

 (12 0)  (454 48)  (454 48)  routing T_9_3.sp4_v_t_39 <X> T_9_3.sp4_h_r_2
 (22 1)  (464 49)  (464 49)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (465 49)  (465 49)  routing T_9_3.sp4_h_r_2 <X> T_9_3.lc_trk_g0_2
 (24 1)  (466 49)  (466 49)  routing T_9_3.sp4_h_r_2 <X> T_9_3.lc_trk_g0_2
 (25 1)  (467 49)  (467 49)  routing T_9_3.sp4_h_r_2 <X> T_9_3.lc_trk_g0_2
 (15 2)  (457 50)  (457 50)  routing T_9_3.sp4_v_b_21 <X> T_9_3.lc_trk_g0_5
 (16 2)  (458 50)  (458 50)  routing T_9_3.sp4_v_b_21 <X> T_9_3.lc_trk_g0_5
 (17 2)  (459 50)  (459 50)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (468 50)  (468 50)  routing T_9_3.lc_trk_g3_4 <X> T_9_3.wire_logic_cluster/lc_1/in_0
 (29 2)  (471 50)  (471 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (473 50)  (473 50)  routing T_9_3.lc_trk_g1_5 <X> T_9_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (474 50)  (474 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (476 50)  (476 50)  routing T_9_3.lc_trk_g1_5 <X> T_9_3.wire_logic_cluster/lc_1/in_3
 (35 2)  (477 50)  (477 50)  routing T_9_3.lc_trk_g0_5 <X> T_9_3.input_2_1
 (36 2)  (478 50)  (478 50)  LC_1 Logic Functioning bit
 (37 2)  (479 50)  (479 50)  LC_1 Logic Functioning bit
 (38 2)  (480 50)  (480 50)  LC_1 Logic Functioning bit
 (39 2)  (481 50)  (481 50)  LC_1 Logic Functioning bit
 (41 2)  (483 50)  (483 50)  LC_1 Logic Functioning bit
 (48 2)  (490 50)  (490 50)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (27 3)  (469 51)  (469 51)  routing T_9_3.lc_trk_g3_4 <X> T_9_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (470 51)  (470 51)  routing T_9_3.lc_trk_g3_4 <X> T_9_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 51)  (471 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (472 51)  (472 51)  routing T_9_3.lc_trk_g0_2 <X> T_9_3.wire_logic_cluster/lc_1/in_1
 (32 3)  (474 51)  (474 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (478 51)  (478 51)  LC_1 Logic Functioning bit
 (37 3)  (479 51)  (479 51)  LC_1 Logic Functioning bit
 (38 3)  (480 51)  (480 51)  LC_1 Logic Functioning bit
 (39 3)  (481 51)  (481 51)  LC_1 Logic Functioning bit
 (42 3)  (484 51)  (484 51)  LC_1 Logic Functioning bit
 (12 6)  (454 54)  (454 54)  routing T_9_3.sp4_h_r_2 <X> T_9_3.sp4_h_l_40
 (15 6)  (457 54)  (457 54)  routing T_9_3.top_op_5 <X> T_9_3.lc_trk_g1_5
 (17 6)  (459 54)  (459 54)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (468 54)  (468 54)  routing T_9_3.lc_trk_g3_4 <X> T_9_3.wire_logic_cluster/lc_3/in_0
 (29 6)  (471 54)  (471 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (473 54)  (473 54)  routing T_9_3.lc_trk_g1_5 <X> T_9_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (474 54)  (474 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (476 54)  (476 54)  routing T_9_3.lc_trk_g1_5 <X> T_9_3.wire_logic_cluster/lc_3/in_3
 (35 6)  (477 54)  (477 54)  routing T_9_3.lc_trk_g0_5 <X> T_9_3.input_2_3
 (36 6)  (478 54)  (478 54)  LC_3 Logic Functioning bit
 (37 6)  (479 54)  (479 54)  LC_3 Logic Functioning bit
 (38 6)  (480 54)  (480 54)  LC_3 Logic Functioning bit
 (39 6)  (481 54)  (481 54)  LC_3 Logic Functioning bit
 (42 6)  (484 54)  (484 54)  LC_3 Logic Functioning bit
 (53 6)  (495 54)  (495 54)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (13 7)  (455 55)  (455 55)  routing T_9_3.sp4_h_r_2 <X> T_9_3.sp4_h_l_40
 (18 7)  (460 55)  (460 55)  routing T_9_3.top_op_5 <X> T_9_3.lc_trk_g1_5
 (27 7)  (469 55)  (469 55)  routing T_9_3.lc_trk_g3_4 <X> T_9_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (470 55)  (470 55)  routing T_9_3.lc_trk_g3_4 <X> T_9_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 55)  (471 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (472 55)  (472 55)  routing T_9_3.lc_trk_g0_2 <X> T_9_3.wire_logic_cluster/lc_3/in_1
 (32 7)  (474 55)  (474 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (478 55)  (478 55)  LC_3 Logic Functioning bit
 (37 7)  (479 55)  (479 55)  LC_3 Logic Functioning bit
 (38 7)  (480 55)  (480 55)  LC_3 Logic Functioning bit
 (39 7)  (481 55)  (481 55)  LC_3 Logic Functioning bit
 (41 7)  (483 55)  (483 55)  LC_3 Logic Functioning bit
 (14 14)  (456 62)  (456 62)  routing T_9_3.sp4_v_t_17 <X> T_9_3.lc_trk_g3_4
 (16 15)  (458 63)  (458 63)  routing T_9_3.sp4_v_t_17 <X> T_9_3.lc_trk_g3_4
 (17 15)  (459 63)  (459 63)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control

 (8 6)  (504 54)  (504 54)  routing T_10_3.sp4_h_r_4 <X> T_10_3.sp4_h_l_41
 (9 8)  (505 56)  (505 56)  routing T_10_3.sp4_v_t_42 <X> T_10_3.sp4_h_r_7
 (10 11)  (506 59)  (506 59)  routing T_10_3.sp4_h_l_39 <X> T_10_3.sp4_v_t_42


IO_Tile_13_3

 (3 1)  (649 49)  (649 49)  IO control bit: IORIGHT_REN_1

 (12 2)  (658 50)  (658 50)  routing T_13_3.span4_horz_31 <X> T_13_3.span4_vert_t_13
 (2 6)  (648 54)  (648 54)  IO control bit: IORIGHT_REN_0

 (1 8)  (647 56)  (647 56)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0

 (17 13)  (663 61)  (663 61)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 35)  (0 35)  IOB_0 IO Functioning bit
 (17 5)  (0 37)  (0 37)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 38)  (15 38)  IO control bit: BIOLEFT_REN_0

 (16 8)  (1 40)  (1 40)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 45)  (0 45)  IOB_1 IO Functioning bit


LogicTile_2_2

 (3 7)  (75 39)  (75 39)  routing T_2_2.sp12_h_l_23 <X> T_2_2.sp12_v_t_23


LogicTile_4_2

 (3 7)  (171 39)  (171 39)  routing T_4_2.sp12_h_l_23 <X> T_4_2.sp12_v_t_23


LogicTile_6_2

 (13 6)  (289 38)  (289 38)  routing T_6_2.sp4_v_b_5 <X> T_6_2.sp4_v_t_40


IO_Tile_13_2

 (3 1)  (649 33)  (649 33)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 38)  (648 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



LogicTile_2_1

 (12 0)  (84 16)  (84 16)  routing T_2_1.sp4_v_b_8 <X> T_2_1.sp4_h_r_2
 (11 1)  (83 17)  (83 17)  routing T_2_1.sp4_v_b_8 <X> T_2_1.sp4_h_r_2
 (13 1)  (85 17)  (85 17)  routing T_2_1.sp4_v_b_8 <X> T_2_1.sp4_h_r_2
 (8 12)  (80 28)  (80 28)  routing T_2_1.sp4_v_b_4 <X> T_2_1.sp4_h_r_10
 (9 12)  (81 28)  (81 28)  routing T_2_1.sp4_v_b_4 <X> T_2_1.sp4_h_r_10
 (10 12)  (82 28)  (82 28)  routing T_2_1.sp4_v_b_4 <X> T_2_1.sp4_h_r_10


RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_1

 (27 0)  (195 16)  (195 16)  routing T_4_1.lc_trk_g3_2 <X> T_4_1.wire_logic_cluster/lc_0/in_1
 (28 0)  (196 16)  (196 16)  routing T_4_1.lc_trk_g3_2 <X> T_4_1.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 16)  (197 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (199 16)  (199 16)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 16)  (200 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 16)  (201 16)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 16)  (202 16)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_0/in_3
 (36 0)  (204 16)  (204 16)  LC_0 Logic Functioning bit
 (37 0)  (205 16)  (205 16)  LC_0 Logic Functioning bit
 (38 0)  (206 16)  (206 16)  LC_0 Logic Functioning bit
 (39 0)  (207 16)  (207 16)  LC_0 Logic Functioning bit
 (41 0)  (209 16)  (209 16)  LC_0 Logic Functioning bit
 (43 0)  (211 16)  (211 16)  LC_0 Logic Functioning bit
 (30 1)  (198 17)  (198 17)  routing T_4_1.lc_trk_g3_2 <X> T_4_1.wire_logic_cluster/lc_0/in_1
 (36 1)  (204 17)  (204 17)  LC_0 Logic Functioning bit
 (37 1)  (205 17)  (205 17)  LC_0 Logic Functioning bit
 (38 1)  (206 17)  (206 17)  LC_0 Logic Functioning bit
 (39 1)  (207 17)  (207 17)  LC_0 Logic Functioning bit
 (41 1)  (209 17)  (209 17)  LC_0 Logic Functioning bit
 (43 1)  (211 17)  (211 17)  LC_0 Logic Functioning bit
 (51 1)  (219 17)  (219 17)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (31 4)  (199 20)  (199 20)  routing T_4_1.lc_trk_g1_4 <X> T_4_1.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 20)  (200 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 20)  (202 20)  routing T_4_1.lc_trk_g1_4 <X> T_4_1.wire_logic_cluster/lc_2/in_3
 (36 4)  (204 20)  (204 20)  LC_2 Logic Functioning bit
 (37 4)  (205 20)  (205 20)  LC_2 Logic Functioning bit
 (38 4)  (206 20)  (206 20)  LC_2 Logic Functioning bit
 (39 4)  (207 20)  (207 20)  LC_2 Logic Functioning bit
 (41 4)  (209 20)  (209 20)  LC_2 Logic Functioning bit
 (43 4)  (211 20)  (211 20)  LC_2 Logic Functioning bit
 (26 5)  (194 21)  (194 21)  routing T_4_1.lc_trk_g2_2 <X> T_4_1.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 21)  (196 21)  routing T_4_1.lc_trk_g2_2 <X> T_4_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 21)  (197 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (204 21)  (204 21)  LC_2 Logic Functioning bit
 (37 5)  (205 21)  (205 21)  LC_2 Logic Functioning bit
 (38 5)  (206 21)  (206 21)  LC_2 Logic Functioning bit
 (39 5)  (207 21)  (207 21)  LC_2 Logic Functioning bit
 (40 5)  (208 21)  (208 21)  LC_2 Logic Functioning bit
 (42 5)  (210 21)  (210 21)  LC_2 Logic Functioning bit
 (51 5)  (219 21)  (219 21)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 7)  (183 23)  (183 23)  routing T_4_1.bot_op_4 <X> T_4_1.lc_trk_g1_4
 (17 7)  (185 23)  (185 23)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 9)  (190 25)  (190 25)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (191 25)  (191 25)  routing T_4_1.sp4_h_l_15 <X> T_4_1.lc_trk_g2_2
 (24 9)  (192 25)  (192 25)  routing T_4_1.sp4_h_l_15 <X> T_4_1.lc_trk_g2_2
 (25 9)  (193 25)  (193 25)  routing T_4_1.sp4_h_l_15 <X> T_4_1.lc_trk_g2_2
 (25 12)  (193 28)  (193 28)  routing T_4_1.sp4_h_r_34 <X> T_4_1.lc_trk_g3_2
 (22 13)  (190 29)  (190 29)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (191 29)  (191 29)  routing T_4_1.sp4_h_r_34 <X> T_4_1.lc_trk_g3_2
 (24 13)  (192 29)  (192 29)  routing T_4_1.sp4_h_r_34 <X> T_4_1.lc_trk_g3_2
 (14 15)  (182 31)  (182 31)  routing T_4_1.sp4_h_l_17 <X> T_4_1.lc_trk_g3_4
 (15 15)  (183 31)  (183 31)  routing T_4_1.sp4_h_l_17 <X> T_4_1.lc_trk_g3_4
 (16 15)  (184 31)  (184 31)  routing T_4_1.sp4_h_l_17 <X> T_4_1.lc_trk_g3_4
 (17 15)  (185 31)  (185 31)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_6_1

 (9 6)  (285 22)  (285 22)  routing T_6_1.sp4_v_b_4 <X> T_6_1.sp4_h_l_41


RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 1)  (649 17)  (649 17)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 22)  (648 22)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (1 1)  (97 14)  (97 14)  Enable bit of Mux _out_links/OutMux1_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_8
 (3 1)  (99 14)  (99 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (77 13)  (77 13)  IOB_0 IO Functioning bit
 (2 6)  (98 8)  (98 8)  IO control bit: BIODOWN_REN_0

 (0 9)  (95 6)  (95 6)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (17 13)  (77 2)  (77 2)  IOB_1 IO Functioning bit


IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: BIODOWN_REN_1

 (17 2)  (131 12)  (131 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (131 13)  (131 13)  IOB_0 IO Functioning bit
 (2 6)  (152 8)  (152 8)  IO control bit: BIODOWN_REN_0

 (16 9)  (130 6)  (130 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (131 2)  (131 2)  IOB_1 IO Functioning bit


IO_Tile_4_0

 (3 1)  (195 14)  (195 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (173 13)  (173 13)  IOB_0 IO Functioning bit
 (2 6)  (194 8)  (194 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1



IO_Tile_5_0

 (3 1)  (249 14)  (249 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (248 8)  (248 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (0 0)  (299 15)  (299 15)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (3 1)  (303 14)  (303 14)  IO control bit: GIODOWN1_REN_1

 (17 3)  (281 13)  (281 13)  IOB_0 IO Functioning bit
 (2 6)  (302 8)  (302 8)  IO control bit: GIODOWN1_REN_0

 (0 9)  (299 6)  (299 6)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (17 13)  (281 2)  (281 2)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (361 14)  (361 14)  IO control bit: GIODOWN0_REN_1

 (17 2)  (339 12)  (339 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (339 13)  (339 13)  IOB_0 IO Functioning bit
 (2 6)  (360 8)  (360 8)  IO control bit: GIODOWN0_REN_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (4 9)  (350 6)  (350 6)  routing T_7_0.span12_vert_16 <X> T_7_0.lc_trk_g1_0
 (6 9)  (352 6)  (352 6)  routing T_7_0.span12_vert_16 <X> T_7_0.lc_trk_g1_0
 (7 9)  (353 6)  (353 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0
 (12 10)  (368 4)  (368 4)  routing T_7_0.lc_trk_g1_0 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (338 4)  (338 4)  IOB_1 IO Functioning bit
 (13 11)  (369 5)  (369 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (339 2)  (339 2)  IOB_1 IO Functioning bit
 (16 14)  (338 0)  (338 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (3 1)  (415 14)  (415 14)  IO control bit: IODOWN_REN_1

 (2 6)  (414 8)  (414 8)  IO control bit: IODOWN_REN_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 1)  (469 14)  (469 14)  IO control bit: IODOWN_REN_1

 (2 6)  (468 8)  (468 8)  IO control bit: IODOWN_REN_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0

 (12 10)  (476 4)  (476 4)  routing T_9_0.lc_trk_g1_2 <X> T_9_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (446 4)  (446 4)  IOB_1 IO Functioning bit
 (4 11)  (458 5)  (458 5)  routing T_9_0.span4_vert_26 <X> T_9_0.lc_trk_g1_2
 (5 11)  (459 5)  (459 5)  routing T_9_0.span4_vert_26 <X> T_9_0.lc_trk_g1_2
 (6 11)  (460 5)  (460 5)  routing T_9_0.span4_vert_26 <X> T_9_0.lc_trk_g1_2
 (7 11)  (461 5)  (461 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_26 lc_trk_g1_2
 (12 11)  (476 5)  (476 5)  routing T_9_0.lc_trk_g1_2 <X> T_9_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (477 5)  (477 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (447 2)  (447 2)  IOB_1 IO Functioning bit
 (16 14)  (446 0)  (446 0)  IOB_1 IO Functioning bit


IO_Tile_10_0

 (16 0)  (500 15)  (500 15)  IOB_0 IO Functioning bit
 (3 1)  (523 14)  (523 14)  IO control bit: IODOWN_REN_1

 (17 3)  (501 13)  (501 13)  IOB_0 IO Functioning bit
 (13 4)  (531 11)  (531 11)  routing T_10_0.lc_trk_g0_6 <X> T_10_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (500 11)  (500 11)  IOB_0 IO Functioning bit
 (12 5)  (530 10)  (530 10)  routing T_10_0.lc_trk_g0_6 <X> T_10_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (531 10)  (531 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (522 8)  (522 8)  IO control bit: IODOWN_REN_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (5 6)  (513 8)  (513 8)  routing T_10_0.span4_vert_47 <X> T_10_0.lc_trk_g0_7
 (6 6)  (514 8)  (514 8)  routing T_10_0.span4_vert_47 <X> T_10_0.lc_trk_g0_7
 (7 6)  (515 8)  (515 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_47 lc_trk_g0_7
 (8 6)  (516 8)  (516 8)  routing T_10_0.span4_vert_47 <X> T_10_0.lc_trk_g0_7
 (6 7)  (514 9)  (514 9)  routing T_10_0.span12_vert_14 <X> T_10_0.lc_trk_g0_6
 (7 7)  (515 9)  (515 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_14 lc_trk_g0_6
 (8 7)  (516 9)  (516 9)  routing T_10_0.span4_vert_47 <X> T_10_0.lc_trk_g0_7
 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0

 (13 10)  (531 4)  (531 4)  routing T_10_0.lc_trk_g0_7 <X> T_10_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (500 4)  (500 4)  IOB_1 IO Functioning bit
 (12 11)  (530 5)  (530 5)  routing T_10_0.lc_trk_g0_7 <X> T_10_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (531 5)  (531 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (501 2)  (501 2)  IOB_1 IO Functioning bit
 (16 14)  (500 0)  (500 0)  IOB_1 IO Functioning bit


IO_Tile_11_0

 (3 1)  (565 14)  (565 14)  IO control bit: IODOWN_REN_1

 (2 6)  (564 8)  (564 8)  IO control bit: IODOWN_REN_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 1)  (619 14)  (619 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (618 8)  (618 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


