
*** Running vivado
    with args -log temac_gbe_v9_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source temac_gbe_v9_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source temac_gbe_v9_0.tcl -notrace
Command: synth_design -top temac_gbe_v9_0 -part xcku040-ffva1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2017.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 376.758 ; gain = 45.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'temac_gbe_v9_0' [c:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.vhd:129]
INFO: [Synth 8-3491] module 'temac_gbe_v9_0_block' declared at 'c:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_block.vhd:100' bound to instance 'U0' of component 'temac_gbe_v9_0_block' [c:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.vhd:206]
INFO: [Synth 8-638] synthesizing module 'temac_gbe_v9_0_block' [c:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_block.vhd:163]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_PHYSICAL_INTERFACE bound to: INTERNAL - type: string 
	Parameter C_INTERNAL_MODE_TYPE bound to: BASEX - type: string 
	Parameter C_HALF_DUPLEX bound to: 0 - type: integer 
	Parameter C_HAS_HOST bound to: 0 - type: integer 
	Parameter C_ADD_FILTER bound to: 0 - type: integer 
	Parameter C_AT_ENTRIES bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HAS_2G5 bound to: 0 - type: integer 
	Parameter C_MAC_SPEED bound to: SPEED_1000_MBPS - type: string 
	Parameter C_HAS_STATS bound to: 0 - type: integer 
	Parameter C_NUM_STATS bound to: 34 - type: integer 
	Parameter C_CNTR_RST bound to: 1 - type: integer 
	Parameter C_STATS_WIDTH bound to: 64 - type: integer 
	Parameter C_AVB bound to: 0 - type: integer 
	Parameter C_RX_VEC_WIDTH bound to: 79 - type: integer 
	Parameter C_TX_VEC_WIDTH bound to: 79 - type: integer 
	Parameter C_1588 bound to: 0 - type: integer 
	Parameter C_TX_INBAND_CF_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_INBAND_TS_ENABLE bound to: 0 - type: integer 
	Parameter C_PFC bound to: 0 - type: integer 
	Parameter C_HAS_MDIO bound to: 0 - type: integer 
	Parameter C_DEVICE_FAMILY_US bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v9_0_10' declared at 'c:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.srcs/sources_1/ip/temac_gbe_v9_0/hdl/tri_mode_ethernet_mac_v9_0_rfs.v:17945' bound to instance 'temac_gbe_v9_0_core' of component 'tri_mode_ethernet_mac_v9_0_10' [c:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_block.vhd:436]
INFO: [Synth 8-638] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4' (9#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized0' (9#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (9#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized2' (9#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized3' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized3' (9#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44541]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D' (25#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44541]
INFO: [Synth 8-638] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3' (26#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized0' (26#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized1' (26#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized2' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized2' (26#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (27#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'temac_gbe_v9_0_block' (31#1) [c:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_block.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'temac_gbe_v9_0' (32#1) [c:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.vhd:129]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port rx_filter_enable[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port rx_avb_enable[2]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port rx_avb_enable[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port rx_avb_enable[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[16]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[15]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[14]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[13]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[12]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[11]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[10]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[9]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[8]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[7]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[6]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_addr[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[31]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[30]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[29]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[28]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[27]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[26]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[25]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[24]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[23]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[22]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[21]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[20]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[19]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[18]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[17]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[16]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[15]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[14]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[13]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[12]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[11]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[10]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[9]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[8]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[7]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[6]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[5]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[4]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[3]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[2]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[1]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter has unconnected port bus2ip_data[0]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter_wrap has unconnected port bus2ip_addr[11]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter_wrap has unconnected port bus2ip_addr[10]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter_wrap has unconnected port bus2ip_addr[9]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_addr_filter_wrap has unconnected port bus2ip_addr[8]
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port ENABLE_HALF_DUPLEX
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port DEST_ADD_FIELD
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port SOURCE_ADD_FIELD
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port LENGTH_FIELD
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port IFG
WARNING: [Synth 8-3331] design PARAM_CHECK has unconnected port SPEED_IS_10_100
WARNING: [Synth 8-3331] design DECODE_FRAME has unconnected port FIELD_COUNTER[5]
WARNING: [Synth 8-3331] design DECODE_FRAME has unconnected port FIELD_COUNTER[4]
WARNING: [Synth 8-3331] design DECODE_FRAME has unconnected port FIELD_COUNTER[3]
WARNING: [Synth 8-3331] design DECODE_FRAME has unconnected port FIELD_COUNTER[2]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port RESET_GMII_MII
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port INBAND_TS_ENABLE
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port CORE_HAS_SGMII
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port RTC_CLK
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[47]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[46]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[45]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[44]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[43]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[42]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[41]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[40]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[39]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[38]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[37]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[36]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[35]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[34]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[33]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[32]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[31]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[30]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[29]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[28]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[27]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[26]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[25]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[24]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[23]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[22]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[21]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[20]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[19]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[18]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[17]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[16]
WARNING: [Synth 8-3331] design tri_mode_ethernet_mac_v9_0_10_rx has unconnected port SYSTEMTIMER_S_FIELD[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 469.816 ; gain = 138.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 469.816 ; gain = 138.336
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_board.xdc] for cell 'U0'
Parsing XDC File [c:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/temac_gbe_v9_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/temac_gbe_v9_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.runs/temac_gbe_v9_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.runs/temac_gbe_v9_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.srcs/sources_1/ip/temac_gbe_v9_0/synth/temac_gbe_v9_0_clocks.xdc] for cell 'U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1025.781 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 1025.781 ; gain = 694.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 1025.781 ; gain = 694.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.runs/temac_gbe_v9_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 1025.781 ; gain = 694.301
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ip2bus_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pause_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pause_opcode_early" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "check_opcode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pause_req_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bad_fc_opcode_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "data_avail_control" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'legacy_state_reg' in module 'tri_mode_ethernet_mac_v9_0_10_pfc_tx_cntl'
INFO: [Synth 8-5544] ROM "pause_req" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_legacy_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FRAME_START" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FRAME_COUNT" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_REG[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_REG[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STATUS_VECTOR" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "EQUAL" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MAX_LENGTH_ERR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SFD_FLAG_EARLY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "broadcast_byte_match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "broadcastaddressmatch_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ram_rd" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
                     REQ |                             0010 |                              001
                    WAIT |                             0100 |                              010
                   COUNT |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'legacy_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_v9_0_10_pfc_tx_cntl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1025.781 ; gain = 694.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rx/bad_fc_opcode_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx/pause_req_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_DECODER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FRAME_CHECKER/EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SFD_FLAG_EARLY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_filter_inst/broadcast_byte_match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\rxgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\addr_filter_top/address_filter_inst/sync_update/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/sync_tx_duplex/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/sync_tx_pfc_en/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/sync_rx_pfc_en/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/sync_rx_duplex/data_sync_reg0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/tx/pfc_quanta_pipe_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/INT_SPEED_IS_10_100_reg' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/INT_HALF_DUPLEX_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\txgen/INT_HALF_DUPLEX_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/temac_gbe_v9_0_core/\no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\flow/pfc_tx/priority_fsm[0].pfc_valid_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\rxgen/SPEED_IS_10_100_HELD_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\addr_filter_top/address_filter_inst/rx_ptp_match_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/temac_gbe_v9_0_core/\addr_filter_top/address_filter_inst/rx_filter_match_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[20]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[21]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[22]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[23]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[24]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[25]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[26]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[27]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[28]' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VECTOR_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\txgen/TX_SM1/STATUS_VECTOR_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_reg )
INFO: [Synth 8-3886] merging instance 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/REG_STATUS_VALID_reg' (FDRE) to 'U0/temac_gbe_v9_0_core/txgen/TX_SM1/STATUS_VALID_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\rxgen/ALIGNMENT_ERR_REG_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/temac_gbe_v9_0_core/\rxgen/STATISTICS_VECTOR_reg[24] )
WARNING: [Synth 8-3332] Sequential element (no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (no_avb_tx_axi_intf.tx_axi_shim/tx_continuation_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[7]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[6]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[5]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[4]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg1_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg2_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg2_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg2_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg2_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_dv_reg1_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_dv_reg2_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_er_reg1_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_er_reg2_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/sfd_enable_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/muxsel_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg3_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg3_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg3_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg3_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg4_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg4_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg4_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rxd_reg4_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/nibble_toggle_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_dv_reg3_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/sfd_comb_reg1_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/sfd_comb_reg2_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_er_reg3_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/rx_er_reg4_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/no_error_reg1_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/no_error_reg2_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/alignment_err_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (gmii_mii_rx_gen/int_sample_now_toggle_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_cs_int_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_cs_int_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_cs_int_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_cs_int_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_rdce_int_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_wrce_int_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[31]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[30]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[29]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[28]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[27]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[26]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[25]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[24]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[23]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[22]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[21]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[20]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[19]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[18]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[17]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[16]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[15]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[14]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[13]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[12]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[11]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[10]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[9]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[8]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[7]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[6]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[5]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[4]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[3]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/bus2ip_data_int_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_rdack_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_rdack_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_wrack_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_wrack_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_error_reg_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_error_reg) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[31]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[30]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[29]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[28]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[27]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[26]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[25]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[24]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[23]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[22]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[21]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[20]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[19]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[18]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[17]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[16]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[15]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
WARNING: [Synth 8-3332] Sequential element (ipic_mux_inst/ip2bus_data_reg[14]) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_10.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 1025.781 ; gain = 694.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:16 . Memory (MB): peak = 1264.156 ; gain = 932.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 1336.785 ; gain = 1005.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 1337.801 ; gain = 1006.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [2]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [1]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 6 on net \no_avb_tx_axi_intf.tx_axi_shim/two_byte_tx . Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [3]. Fanout reduced from 22 to 4 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [2]. Fanout reduced from 27 to 4 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [0]. Fanout reduced from 30 to 4 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [1]. Fanout reduced from 28 to 4 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int . Fanout reduced from 15 to 3 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 5 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/next_tx_state [1]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [0]. Fanout reduced from 6 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/next_tx_state [2]. Fanout reduced from 9 to 3 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep__1_n_0 . Fanout reduced from 6 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/next_tx_state [3]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep_n_0 . Fanout reduced from 8 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [1]. Fanout reduced from 8 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [2]. Fanout reduced from 8 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 5 by creating 0 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 5 by creating 0 replicas.
WARNING: [Synth 8-5374] Design tri_mode_ethernet_mac_v9_0_10 has 1 max_fanout requirements that cannot be met.
INFO: [Synth 8-4651] Net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready  with fanout 5 has max_fanout violation.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 1337.801 ; gain = 1006.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 1337.801 ; gain = 1006.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 1337.801 ; gain = 1006.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 1337.801 ; gain = 1006.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 1337.801 ; gain = 1006.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 1337.801 ; gain = 1006.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     2|
|2     |LUT1     |    23|
|3     |LUT2     |   134|
|4     |LUT3     |   127|
|5     |LUT4     |   105|
|6     |LUT5     |   108|
|7     |LUT6     |   263|
|8     |MUXCY    |    70|
|9     |MUXF7    |     9|
|10    |RAM64X1D |     8|
|11    |SRL16E   |    15|
|12    |XORCY    |    70|
|13    |FDCE     |   102|
|14    |FDPE     |    15|
|15    |FDRE     |   887|
|16    |FDSE     |    51|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 1337.801 ; gain = 1006.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1184 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 1337.801 ; gain = 450.355
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:25 . Memory (MB): peak = 1337.801 ; gain = 1006.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  (CARRY4) => CARRY8: 12 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
151 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:40 . Memory (MB): peak = 1343.422 ; gain = 1011.941
INFO: [Common 17-1381] The checkpoint 'C:/Users/lucas/Downloads/myarea/proj/kcu105_basex/top/top.runs/temac_gbe_v9_0_synth_1/temac_gbe_v9_0.dcp' has been generated.
