Starting process: 

Configuration data saved


SCUBA, Version Diamond (64-bit) 3.12.1.454
Wed Feb 23 21:57:53 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n fifodc_w64x256_r64_outreg -lang vhdl -synth synplify -bus_exp 7 -bb -arch sa5p00 -type ebfifo -depth 256 -width 64 -rwidth 64 -regout -no_enable -reset_rel SYNC -pe -1 -pf -1 -rfill -fill 
    Circuit name     : fifodc_w64x256_r64_outreg
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
	Inputs       : Data[63:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
	Outputs      : Q[63:0], WCNT[8:0], RCNT[8:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : fifodc_w64x256_r64_outreg.edn
    VHDL output      : fifodc_w64x256_r64_outreg.vhd
    VHDL template    : fifodc_w64x256_r64_outreg_tmpl.vhd
    VHDL testbench   : tb_fifodc_w64x256_r64_outreg_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : fifodc_w64x256_r64_outreg.srp
    Estimated Resource Usage:
            LUT : 123
            EBR : 2
            Reg : 110

END   SCUBA Module Synthesis

File: fifodc_w64x256_r64_outreg.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


