# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# Date created = 11:42:12  April 08, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY GuitarPedalTopLevel
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:42:12  APRIL 08, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name BOARD "DE1-SoC Board"
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top

# Link 50MHz clock
set_location_assignment PIN_AF14 -to clk_50

# Key 0
set_location_assignment PIN_AA14 -to reset

# Audio codec pins
set_location_assignment PIN_K8 -to AUD_ADCLRCK
set_location_assignment PIN_K7 -to AUD_ADCDAT
set_location_assignment PIN_H8 -to AUD_DACLRCK
set_location_assignment PIN_J7 -to AUD_DACDAT
set_location_assignment PIN_G7 -to AUD_XCK
set_location_assignment PIN_H7 -to AUD_BCLK
set_location_assignment PIN_J12 -to I2C_SCLK
set_location_assignment PIN_K12 -to I2C_SDAT

# Switches 
set_location_assignment PIN_AB12 -to distortionEnableSw
set_location_assignment PIN_AC12 -to delayEnableSw

# Leds
set_location_assignment PIN_V16 -to distortionEnableLED
set_location_assignment PIN_W16 -to delayEnableLED



set_global_assignment -name VHDL_FILE dff.vhd
set_global_assignment -name VHDL_FILE mux.vhd
set_global_assignment -name VHDL_FILE fifo.vhd
set_global_assignment -name VHDL_FILE delay.vhd
set_global_assignment -name VERILOG_FILE AudioDriver/xck_generator.v -library xck_generator
set_global_assignment -name QIP_FILE AudioDriver/xck_generator.qip
set_global_assignment -name SOURCE_FILE AudioDriver/xck_generator.cmp
set_global_assignment -name VERILOG_FILE AudioDriver/clock_generator.v
set_global_assignment -name SYSTEMVERILOG_FILE AudioDriver/audio_driver.sv
set_global_assignment -name VERILOG_FILE AudioDriver/audio_codec.v
set_global_assignment -name VERILOG_FILE AudioDriver/audio_and_video_config.v
set_global_assignment -name VERILOG_FILE AudioDriver/Altera_UP_SYNC_FIFO.v
set_global_assignment -name VERILOG_FILE AudioDriver/Altera_UP_Slow_Clock_Generator.v
set_global_assignment -name VERILOG_FILE AudioDriver/Altera_UP_I2C_LCM_Auto_Initialize.v
set_global_assignment -name VERILOG_FILE AudioDriver/Altera_UP_I2C_DC_Auto_Initialize.v
set_global_assignment -name VERILOG_FILE AudioDriver/Altera_UP_I2C_AV_Auto_Initialize.v
set_global_assignment -name VERILOG_FILE AudioDriver/Altera_UP_I2C.v
set_global_assignment -name VERILOG_FILE AudioDriver/Altera_UP_Clock_Edge.v
set_global_assignment -name VERILOG_FILE AudioDriver/Altera_UP_Audio_Out_Serializer.v
set_global_assignment -name VERILOG_FILE AudioDriver/Altera_UP_Audio_In_Deserializer.v
set_global_assignment -name VERILOG_FILE AudioDriver/Altera_UP_Audio_Bit_Counter.v
set_global_assignment -name VHDL_FILE GuitarPedalTopLevel.vhd
set_global_assignment -name VHDL_FILE distortion.vhd
set_global_assignment -name VHDL_FILE signOf.vhd
set_global_assignment -name QIP_FILE delayRam.qip
set_global_assignment -name QIP_FILE delayFifo.qip

set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top