//
// Generated by Bluespec Compiler, version 2025.07 (build 282e82e9)
//
// On Fri Nov 14 08:21:45 IST 2025
//
//
// Ports:
// Name                         I/O  size props
// RDY_put_data                   O     1 const
// getResult                      O    16 reg
// RDY_getResult                  O     1 reg
// hasResult                      O     1 reg
// RDY_hasResult                  O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// put_data_a                     I    16 reg
// put_data_b                     I    16 reg
// EN_put_data                    I     1
// EN_getResult                   I     1 unused
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkBF16Divider(CLK,
		     RST_N,

		     put_data_a,
		     put_data_b,
		     EN_put_data,
		     RDY_put_data,

		     EN_getResult,
		     getResult,
		     RDY_getResult,

		     hasResult,
		     RDY_hasResult);
  input  CLK;
  input  RST_N;

  // action method put_data
  input  [15 : 0] put_data_a;
  input  [15 : 0] put_data_b;
  input  EN_put_data;
  output RDY_put_data;

  // actionvalue method getResult
  input  EN_getResult;
  output [15 : 0] getResult;
  output RDY_getResult;

  // value method hasResult
  output hasResult;
  output RDY_hasResult;

  // signals for module outputs
  wire [15 : 0] getResult;
  wire RDY_getResult, RDY_hasResult, RDY_put_data, hasResult;

  // register result_data
  reg [15 : 0] result_data;
  wire [15 : 0] result_data$D_IN;
  wire result_data$EN;

  // register result_valid
  reg result_valid;
  wire result_valid$D_IN, result_valid$EN;

  // register s1_a_abs
  reg [15 : 0] s1_a_abs;
  wire [15 : 0] s1_a_abs$D_IN;
  wire s1_a_abs$EN;

  // register s1_b_abs
  reg [15 : 0] s1_b_abs;
  wire [15 : 0] s1_b_abs$D_IN;
  wire s1_b_abs$EN;

  // register s1_is_special
  reg s1_is_special;
  wire s1_is_special$D_IN, s1_is_special$EN;

  // register s1_r
  reg [15 : 0] s1_r;
  wire [15 : 0] s1_r$D_IN;
  wire s1_r$EN;

  // register s1_result_sign
  reg s1_result_sign;
  wire s1_result_sign$D_IN, s1_result_sign$EN;

  // register s1_special_result
  reg [15 : 0] s1_special_result;
  wire [15 : 0] s1_special_result$D_IN;
  wire s1_special_result$EN;

  // register s2_is_special
  reg s2_is_special;
  wire s2_is_special$D_IN, s2_is_special$EN;

  // register s2_result_sign
  reg s2_result_sign;
  wire s2_result_sign$D_IN, s2_result_sign$EN;

  // register s2_special_result
  reg [15 : 0] s2_special_result;
  wire [15 : 0] s2_special_result$D_IN;
  wire s2_special_result$EN;

  // register s2_x_new
  reg [15 : 0] s2_x_new;
  wire [15 : 0] s2_x_new$D_IN;
  wire s2_x_new$EN;

  // register s2_y_new
  reg [15 : 0] s2_y_new;
  wire [15 : 0] s2_y_new$D_IN;
  wire s2_y_new$EN;

  // register s3_is_special
  reg s3_is_special;
  wire s3_is_special$D_IN, s3_is_special$EN;

  // register s3_r_new
  reg [15 : 0] s3_r_new;
  wire [15 : 0] s3_r_new$D_IN;
  wire s3_r_new$EN;

  // register s3_result_sign
  reg s3_result_sign;
  wire s3_result_sign$D_IN, s3_result_sign$EN;

  // register s3_special_result
  reg [15 : 0] s3_special_result;
  wire [15 : 0] s3_special_result$D_IN;
  wire s3_special_result$EN;

  // register s3_x_new
  reg [15 : 0] s3_x_new;
  wire [15 : 0] s3_x_new$D_IN;
  wire s3_x_new$EN;

  // register stage1
  reg [32 : 0] stage1;
  wire [32 : 0] stage1$D_IN;
  wire stage1$EN;

  // register stage2
  reg [32 : 0] stage2;
  wire [32 : 0] stage2$D_IN;
  wire stage2$EN;

  // register stage3
  reg [32 : 0] stage3;
  wire [32 : 0] stage3$D_IN;
  wire stage3$EN;

  // register stage4
  reg [32 : 0] stage4;
  wire [32 : 0] stage4$D_IN;
  wire stage4$EN;

  // remaining internal signals
  reg [7 : 0] CASE_stage1_BITS_7_TO_1_0_127_1_126_2_126_3_12_ETC__q1;
  reg [6 : 0] val_mantissa__h1029;
  wire [31 : 0] _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65,
		_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275,
		_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625;
  wire [15 : 0] IF_NOT_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8__ETC__q2,
		IF_NOT_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_6_ETC__q3,
		IF_NOT_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_0_ETC__q5,
		_theResult___snd__h11754,
		_theResult___snd__h12637,
		_theResult___snd__h14720,
		final_result__h14391,
		r_new__h13436,
		result_raw__h13692,
		special_result___1__h814,
		special_result___1__h859,
		x_new__h11324,
		y_new__h11325;
  wire [14 : 0] IF_IF_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_E_ETC___d259,
		IF_IF_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_ETC___d467,
		IF_IF_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_ETC___d819,
		IF_IF_INV_s2_y_new_80_BIT_15_86_87_THEN_IF_IF__ETC___d593,
		IF_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9_AND_s1_a_a_ETC___d260,
		IF_s1_b_abs_63_BITS_14_TO_7_66_EQ_0_67_AND_s1__ETC___d468,
		IF_s3_x_new_06_BITS_14_TO_7_07_EQ_0_08_AND_s3__ETC___d820;
  wire [9 : 0] _theResult___fst__h11753,
	       _theResult___fst__h11791,
	       _theResult___fst__h11828,
	       _theResult___fst__h11865,
	       _theResult___fst__h11902,
	       _theResult___fst__h11939,
	       _theResult___fst__h11976,
	       _theResult___fst__h12013,
	       _theResult___fst__h12050,
	       _theResult___fst__h12087,
	       _theResult___fst__h12124,
	       _theResult___fst__h12161,
	       _theResult___fst__h12636,
	       _theResult___fst__h12673,
	       _theResult___fst__h12710,
	       _theResult___fst__h12747,
	       _theResult___fst__h12784,
	       _theResult___fst__h12821,
	       _theResult___fst__h12858,
	       _theResult___fst__h12895,
	       _theResult___fst__h12932,
	       _theResult___fst__h12969,
	       _theResult___fst__h13006,
	       _theResult___fst__h13043,
	       _theResult___fst__h14719,
	       _theResult___fst__h14756,
	       _theResult___fst__h14793,
	       _theResult___fst__h14830,
	       _theResult___fst__h14867,
	       _theResult___fst__h14904,
	       _theResult___fst__h14941,
	       _theResult___fst__h14978,
	       _theResult___fst__h15015,
	       _theResult___fst__h15052,
	       _theResult___fst__h15089,
	       _theResult___fst__h15126,
	       _theResult___snd__h11716,
	       _theResult___snd__h12599,
	       _theResult___snd__h14682,
	       exp_temp__h11601,
	       exp_temp__h12484,
	       exp_temp__h14567,
	       final_exp_10__h11607,
	       final_exp_10__h11680,
	       final_exp_10__h11719,
	       final_exp_10__h12490,
	       final_exp_10__h12563,
	       final_exp_10__h12602,
	       final_exp_10__h14573,
	       final_exp_10__h14646,
	       final_exp_10__h14685,
	       raw_exp_10__h11602,
	       raw_exp_10__h12485,
	       raw_exp_10__h14568,
	       shifted_exp___10__h11863,
	       shifted_exp___10__h12745,
	       shifted_exp___10__h14828,
	       shifted_exp___11__h11826,
	       shifted_exp___11__h12708,
	       shifted_exp___11__h14791,
	       shifted_exp___12__h11789,
	       shifted_exp___12__h12671,
	       shifted_exp___12__h14754,
	       shifted_exp___13__h11751,
	       shifted_exp___13__h12634,
	       shifted_exp___13__h14717,
	       shifted_exp___1__h12196,
	       shifted_exp___1__h13078,
	       shifted_exp___1__h15161,
	       shifted_exp___2__h12159,
	       shifted_exp___2__h13041,
	       shifted_exp___2__h15124,
	       shifted_exp___3__h12122,
	       shifted_exp___3__h13004,
	       shifted_exp___3__h15087,
	       shifted_exp___4__h12085,
	       shifted_exp___4__h12967,
	       shifted_exp___4__h15050,
	       shifted_exp___5__h12048,
	       shifted_exp___5__h12930,
	       shifted_exp___5__h15013,
	       shifted_exp___6__h12011,
	       shifted_exp___6__h12893,
	       shifted_exp___6__h14976,
	       shifted_exp___7__h11974,
	       shifted_exp___7__h12856,
	       shifted_exp___7__h14939,
	       shifted_exp___8__h11937,
	       shifted_exp___8__h12819,
	       shifted_exp___8__h14902,
	       shifted_exp___9__h11900,
	       shifted_exp___9__h12782,
	       shifted_exp___9__h14865;
  wire [8 : 0] IF_NOT_tmp3689_BIT_7_AND_NOT_tmp3689_EQ_0_THEN_ETC__q4,
	       _theResult_____1_fst__h13954,
	       _theResult_____2_snd__h13772,
	       a_exp_eff__h11598,
	       a_exp_eff__h12481,
	       a_exp_eff__h14564,
	       b_exp_eff__h12482,
	       b_exp_eff__h14565,
	       exp_sum__h11600,
	       exp_sum__h12483,
	       exp_sum__h14566,
	       man_result__h13741,
	       man_result__h13853,
	       man_result__h13855,
	       tmp__h13689,
	       x__h1032;
  wire [7 : 0] _theResult_____1_snd__h13950,
	       _theResult_____1_snd__h13955,
	       _theResult_____1_snd__h13992,
	       _theResult_____1_snd__h14029,
	       _theResult_____1_snd__h14066,
	       _theResult_____1_snd__h14103,
	       _theResult_____1_snd__h14140,
	       _theResult_____1_snd__h14177,
	       _theResult___fst_exp__h13766,
	       a_full_mant__h11595,
	       a_full_mant__h12478,
	       a_full_mant__h14561,
	       b_full_mant__h12479,
	       b_full_mant__h14562,
	       bigger_m__h13682,
	       bigger_m__h13762,
	       exp_diff__h13757,
	       exp_diff__h13761,
	       final_exp__h13914,
	       final_exp__h13919,
	       smaller_m__h13683,
	       smaller_m__h13759,
	       smaller_m__h13763;
  wire [6 : 0] _theResult_____1_snd__h12209,
	       _theResult_____1_snd__h13091,
	       _theResult_____1_snd__h15174,
	       _theResult___fst__h11715,
	       _theResult___fst__h12598,
	       _theResult___fst__h14681,
	       final_mant__h11606,
	       final_mant__h12489,
	       final_mant__h14572;
  wire IF_s2_y_new_80_BITS_14_TO_7_81_ULE_128_88_THEN_ETC___d496,
       _theResult_____2_fst__h13771,
       res_sign__h11457,
       res_sign__h12341,
       result_sign__h13693,
       result_sign__h13742,
       result_sign__h13856,
       result_sign__h667,
       s2_y_new_80_BITS_14_TO_7_81_ULE_128___d488;

  // action method put_data
  assign RDY_put_data = 1'd1 ;

  // actionvalue method getResult
  assign getResult = result_data ;
  assign RDY_getResult = result_valid ;

  // value method hasResult
  assign hasResult = result_valid ;
  assign RDY_hasResult = 1'd1 ;

  // register result_data
  assign result_data$D_IN =
	     s3_is_special ? s3_special_result : final_result__h14391 ;
  assign result_data$EN = stage4[0] ;

  // register result_valid
  assign result_valid$D_IN = stage4[0] ;
  assign result_valid$EN = stage4[0] || result_valid ;

  // register s1_a_abs
  assign s1_a_abs$D_IN = { 1'b0, stage1[31:17] } ;
  assign s1_a_abs$EN = stage1[0] ;

  // register s1_b_abs
  assign s1_b_abs$D_IN = { 1'b0, stage1[15:1] } ;
  assign s1_b_abs$EN = stage1[0] ;

  // register s1_is_special
  assign s1_is_special$D_IN = stage1[31:24] == 8'd0 || stage1[15:8] == 8'd0 ;
  assign s1_is_special$EN = stage1[0] ;

  // register s1_r
  assign s1_r$D_IN = { 1'b0, x__h1032[7:0], val_mantissa__h1029 } ;
  assign s1_r$EN = stage1[0] ;

  // register s1_result_sign
  assign s1_result_sign$D_IN = result_sign__h667 ;
  assign s1_result_sign$EN = stage1[0] ;

  // register s1_special_result
  assign s1_special_result$D_IN =
	     (stage1[15:8] == 8'd0) ?
	       special_result___1__h814 :
	       ((stage1[31:24] == 8'd0) ? special_result___1__h859 : 16'h0) ;
  assign s1_special_result$EN = stage1[0] ;

  // register s2_is_special
  assign s2_is_special$D_IN = s1_is_special ;
  assign s2_is_special$EN = stage2[0] ;

  // register s2_result_sign
  assign s2_result_sign$D_IN = s1_result_sign ;
  assign s2_result_sign$EN = stage2[0] ;

  // register s2_special_result
  assign s2_special_result$D_IN = s1_is_special ? s1_special_result : 16'h0 ;
  assign s2_special_result$EN = stage2[0] ;

  // register s2_x_new
  assign s2_x_new$D_IN = s1_is_special ? 16'h0 : x_new__h11324 ;
  assign s2_x_new$EN = stage2[0] ;

  // register s2_y_new
  assign s2_y_new$D_IN = s1_is_special ? 16'h0 : y_new__h11325 ;
  assign s2_y_new$EN = stage2[0] ;

  // register s3_is_special
  assign s3_is_special$D_IN = s2_is_special ;
  assign s3_is_special$EN = stage3[0] ;

  // register s3_r_new
  assign s3_r_new$D_IN = s2_is_special ? 16'h0 : r_new__h13436 ;
  assign s3_r_new$EN = stage3[0] ;

  // register s3_result_sign
  assign s3_result_sign$D_IN = s2_result_sign ;
  assign s3_result_sign$EN = stage3[0] ;

  // register s3_special_result
  assign s3_special_result$D_IN = s2_is_special ? s2_special_result : 16'h0 ;
  assign s3_special_result$EN = stage3[0] ;

  // register s3_x_new
  assign s3_x_new$D_IN = s2_is_special ? 16'h0 : s2_x_new ;
  assign s3_x_new$EN = stage3[0] ;

  // register stage1
  assign stage1$D_IN = { put_data_a, put_data_b, 1'd1 } ;
  assign stage1$EN = EN_put_data ;

  // register stage2
  assign stage2$D_IN = stage1[0] ? { stage1[32:1], 1'd1 } : 33'd0 ;
  assign stage2$EN = 1'd1 ;

  // register stage3
  assign stage3$D_IN = stage2[0] ? { stage2[32:1], 1'd1 } : 33'd0 ;
  assign stage3$EN = 1'd1 ;

  // register stage4
  assign stage4$D_IN = stage3[0] ? { stage3[32:1], 1'd1 } : 33'd0 ;
  assign stage4$EN = 1'd1 ;

  // remaining internal signals
  assign IF_IF_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_E_ETC___d259 =
	     (final_exp_10__h11607[9] || final_exp_10__h11607 == 10'd0) ?
	       { 8'b0, _theResult_____1_snd__h12209 } :
	       ((final_exp_10__h11607 < 10'd255) ?
		  { final_exp_10__h11607[7:0], final_mant__h11606 } :
		  15'd32640) ;
  assign IF_IF_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_ETC___d467 =
	     (final_exp_10__h12490[9] || final_exp_10__h12490 == 10'd0) ?
	       { 8'b0, _theResult_____1_snd__h13091 } :
	       ((final_exp_10__h12490 < 10'd255) ?
		  { final_exp_10__h12490[7:0], final_mant__h12489 } :
		  15'd32640) ;
  assign IF_IF_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_ETC___d819 =
	     (final_exp_10__h14573[9] || final_exp_10__h14573 == 10'd0) ?
	       { 8'b0, _theResult_____1_snd__h15174 } :
	       ((final_exp_10__h14573 < 10'd255) ?
		  { final_exp_10__h14573[7:0], final_mant__h14572 } :
		  15'd32640) ;
  assign IF_IF_INV_s2_y_new_80_BIT_15_86_87_THEN_IF_IF__ETC___d593 =
	     tmp__h13689[8] ?
	       { final_exp__h13914, tmp__h13689[7:1] } :
	       { final_exp__h13919,
		 IF_NOT_tmp3689_BIT_7_AND_NOT_tmp3689_EQ_0_THEN_ETC__q4[6:0] } ;
  assign IF_NOT_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8__ETC__q2 =
	     (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[13] &&
	      _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[15:0] !=
	      16'd0) ?
	       _theResult___snd__h11754 :
	       _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[15:0] ;
  assign IF_NOT_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_6_ETC__q3 =
	     (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[13] &&
	      _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[15:0] !=
	      16'd0) ?
	       _theResult___snd__h12637 :
	       _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[15:0] ;
  assign IF_NOT_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_0_ETC__q5 =
	     (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[13] &&
	      _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[15:0] !=
	      16'd0) ?
	       _theResult___snd__h14720 :
	       _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[15:0] ;
  assign IF_NOT_tmp3689_BIT_7_AND_NOT_tmp3689_EQ_0_THEN_ETC__q4 =
	     (!tmp__h13689[7] && tmp__h13689 != 9'd0) ?
	       _theResult_____1_fst__h13954 :
	       tmp__h13689 ;
  assign IF_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9_AND_s1_a_a_ETC___d260 =
	     (s1_a_abs[14:7] == 8'd0 && s1_a_abs[6:0] == 7'd0 ||
	      s1_r[14:7] == 8'd0 && s1_r[6:0] == 7'd0) ?
	       15'b0 :
	       IF_IF_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_E_ETC___d259 ;
  assign IF_s1_b_abs_63_BITS_14_TO_7_66_EQ_0_67_AND_s1__ETC___d468 =
	     (s1_b_abs[14:7] == 8'd0 && s1_b_abs[6:0] == 7'd0 ||
	      s1_r[14:7] == 8'd0 && s1_r[6:0] == 7'd0) ?
	       15'b0 :
	       IF_IF_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_ETC___d467 ;
  assign IF_s2_y_new_80_BITS_14_TO_7_81_ULE_128_88_THEN_ETC___d496 =
	     bigger_m__h13682 < smaller_m__h13683 ;
  assign IF_s3_x_new_06_BITS_14_TO_7_07_EQ_0_08_AND_s3__ETC___d820 =
	     (s3_x_new[14:7] == 8'd0 && s3_x_new[6:0] == 7'd0 ||
	      s3_r_new[14:7] == 8'd0 && s3_r_new[6:0] == 7'd0) ?
	       15'b0 :
	       IF_IF_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_ETC___d819 ;
  assign _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65 =
	     { 8'd0, a_full_mant__h11595 } * { 8'd0, b_full_mant__h12479 } ;
  assign _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275 =
	     { 8'd0, a_full_mant__h12478 } * { 8'd0, b_full_mant__h12479 } ;
  assign _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625 =
	     { 8'd0, a_full_mant__h14561 } * { 8'd0, b_full_mant__h14562 } ;
  assign _theResult_____1_fst__h13954 =
	     { (!tmp__h13689[6] && tmp__h13689[7:0] != 8'd0) ?
		 ((!tmp__h13689[5] && { tmp__h13689[6:0], 1'd0 } != 8'd0) ?
		    ((!tmp__h13689[4] && { tmp__h13689[5:0], 2'd0 } != 8'd0) ?
		       ((!tmp__h13689[3] &&
			 { tmp__h13689[4:0], 3'd0 } != 8'd0) ?
			  ((!tmp__h13689[2] &&
			    { tmp__h13689[3:0], 4'd0 } != 8'd0) ?
			     ((!tmp__h13689[1] &&
			       { tmp__h13689[2:0], 5'd0 } != 8'd0) ?
				((!tmp__h13689[0] &&
				  { tmp__h13689[1:0], 6'd0 } != 8'd0) ?
				   8'd0 :
				   { tmp__h13689[1:0], 6'd0 }) :
				{ tmp__h13689[2:0], 5'd0 }) :
			     { tmp__h13689[3:0], 4'd0 }) :
			  { tmp__h13689[4:0], 3'd0 }) :
		       { tmp__h13689[5:0], 2'd0 }) :
		    { tmp__h13689[6:0], 1'd0 }) :
		 tmp__h13689[7:0],
	       1'd0 } ;
  assign _theResult_____1_snd__h12209 =
	     (final_exp_10__h11607 == 10'd0) ? final_mant__h11606 : 7'b0 ;
  assign _theResult_____1_snd__h13091 =
	     (final_exp_10__h12490 == 10'd0) ? final_mant__h12489 : 7'b0 ;
  assign _theResult_____1_snd__h13950 =
	     (!tmp__h13689[7] && tmp__h13689 != 9'd0) ?
	       _theResult_____1_snd__h13955 :
	       8'd0 ;
  assign _theResult_____1_snd__h13955 =
	     (!tmp__h13689[6] && tmp__h13689[7:0] != 8'd0) ?
	       _theResult_____1_snd__h13992 :
	       8'd1 ;
  assign _theResult_____1_snd__h13992 =
	     (!tmp__h13689[5] && { tmp__h13689[6:0], 1'd0 } != 8'd0) ?
	       _theResult_____1_snd__h14029 :
	       8'd2 ;
  assign _theResult_____1_snd__h14029 =
	     (!tmp__h13689[4] && { tmp__h13689[5:0], 2'd0 } != 8'd0) ?
	       _theResult_____1_snd__h14066 :
	       8'd3 ;
  assign _theResult_____1_snd__h14066 =
	     (!tmp__h13689[3] && { tmp__h13689[4:0], 3'd0 } != 8'd0) ?
	       _theResult_____1_snd__h14103 :
	       8'd4 ;
  assign _theResult_____1_snd__h14103 =
	     (!tmp__h13689[2] && { tmp__h13689[3:0], 4'd0 } != 8'd0) ?
	       _theResult_____1_snd__h14140 :
	       8'd5 ;
  assign _theResult_____1_snd__h14140 =
	     (!tmp__h13689[1] && { tmp__h13689[2:0], 5'd0 } != 8'd0) ?
	       _theResult_____1_snd__h14177 :
	       8'd6 ;
  assign _theResult_____1_snd__h14177 =
	     (!tmp__h13689[0] && { tmp__h13689[1:0], 6'd0 } != 8'd0) ?
	       8'd8 :
	       8'd7 ;
  assign _theResult_____1_snd__h15174 =
	     (final_exp_10__h14573 == 10'd0) ? final_mant__h14572 : 7'b0 ;
  assign _theResult_____2_fst__h13771 =
	     IF_s2_y_new_80_BITS_14_TO_7_81_ULE_128_88_THEN_ETC___d496 ?
	       result_sign__h13856 :
	       result_sign__h13742 ;
  assign _theResult_____2_snd__h13772 =
	     IF_s2_y_new_80_BITS_14_TO_7_81_ULE_128_88_THEN_ETC___d496 ?
	       man_result__h13855 :
	       man_result__h13853 ;
  assign _theResult___fst__h11715 =
	     _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[14] ?
	       _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[13:7] :
	       IF_NOT_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8__ETC__q2[13:7] ;
  assign _theResult___fst__h11753 =
	     (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[12] &&
	      _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[14:0] !=
	      15'd0) ?
	       _theResult___fst__h11791 :
	       shifted_exp___13__h11751 ;
  assign _theResult___fst__h11791 =
	     (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[11] &&
	      { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[13:0],
		1'd0 } !=
	      15'd0) ?
	       _theResult___fst__h11828 :
	       shifted_exp___12__h11789 ;
  assign _theResult___fst__h11828 =
	     (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[10] &&
	      { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[12:0],
		2'd0 } !=
	      15'd0) ?
	       _theResult___fst__h11865 :
	       shifted_exp___11__h11826 ;
  assign _theResult___fst__h11865 =
	     (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[9] &&
	      { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[11:0],
		3'd0 } !=
	      15'd0) ?
	       _theResult___fst__h11902 :
	       shifted_exp___10__h11863 ;
  assign _theResult___fst__h11902 =
	     (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[8] &&
	      { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[10:0],
		4'd0 } !=
	      15'd0) ?
	       _theResult___fst__h11939 :
	       shifted_exp___9__h11900 ;
  assign _theResult___fst__h11939 =
	     (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[7] &&
	      { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[9:0],
		5'd0 } !=
	      15'd0) ?
	       _theResult___fst__h11976 :
	       shifted_exp___8__h11937 ;
  assign _theResult___fst__h11976 =
	     (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[6] &&
	      { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[8:0],
		6'd0 } !=
	      15'd0) ?
	       _theResult___fst__h12013 :
	       shifted_exp___7__h11974 ;
  assign _theResult___fst__h12013 =
	     (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[5] &&
	      { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[7:0],
		7'd0 } !=
	      15'd0) ?
	       _theResult___fst__h12050 :
	       shifted_exp___6__h12011 ;
  assign _theResult___fst__h12050 =
	     (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[4] &&
	      { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[6:0],
		8'd0 } !=
	      15'd0) ?
	       _theResult___fst__h12087 :
	       shifted_exp___5__h12048 ;
  assign _theResult___fst__h12087 =
	     (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[3] &&
	      { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[5:0],
		9'd0 } !=
	      15'd0) ?
	       _theResult___fst__h12124 :
	       shifted_exp___4__h12085 ;
  assign _theResult___fst__h12124 =
	     (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[2] &&
	      { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[4:0],
		10'd0 } !=
	      15'd0) ?
	       _theResult___fst__h12161 :
	       shifted_exp___3__h12122 ;
  assign _theResult___fst__h12161 =
	     (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[1] &&
	      { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[3:0],
		11'd0 } !=
	      15'd0) ?
	       shifted_exp___1__h12196 :
	       shifted_exp___2__h12159 ;
  assign _theResult___fst__h12598 =
	     _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[14] ?
	       _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[13:7] :
	       IF_NOT_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_6_ETC__q3[13:7] ;
  assign _theResult___fst__h12636 =
	     (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[12] &&
	      _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[14:0] !=
	      15'd0) ?
	       _theResult___fst__h12673 :
	       shifted_exp___13__h12634 ;
  assign _theResult___fst__h12673 =
	     (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[11] &&
	      { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[13:0],
		1'd0 } !=
	      15'd0) ?
	       _theResult___fst__h12710 :
	       shifted_exp___12__h12671 ;
  assign _theResult___fst__h12710 =
	     (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[10] &&
	      { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[12:0],
		2'd0 } !=
	      15'd0) ?
	       _theResult___fst__h12747 :
	       shifted_exp___11__h12708 ;
  assign _theResult___fst__h12747 =
	     (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[9] &&
	      { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[11:0],
		3'd0 } !=
	      15'd0) ?
	       _theResult___fst__h12784 :
	       shifted_exp___10__h12745 ;
  assign _theResult___fst__h12784 =
	     (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[8] &&
	      { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[10:0],
		4'd0 } !=
	      15'd0) ?
	       _theResult___fst__h12821 :
	       shifted_exp___9__h12782 ;
  assign _theResult___fst__h12821 =
	     (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[7] &&
	      { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[9:0],
		5'd0 } !=
	      15'd0) ?
	       _theResult___fst__h12858 :
	       shifted_exp___8__h12819 ;
  assign _theResult___fst__h12858 =
	     (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[6] &&
	      { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[8:0],
		6'd0 } !=
	      15'd0) ?
	       _theResult___fst__h12895 :
	       shifted_exp___7__h12856 ;
  assign _theResult___fst__h12895 =
	     (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[5] &&
	      { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[7:0],
		7'd0 } !=
	      15'd0) ?
	       _theResult___fst__h12932 :
	       shifted_exp___6__h12893 ;
  assign _theResult___fst__h12932 =
	     (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[4] &&
	      { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[6:0],
		8'd0 } !=
	      15'd0) ?
	       _theResult___fst__h12969 :
	       shifted_exp___5__h12930 ;
  assign _theResult___fst__h12969 =
	     (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[3] &&
	      { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[5:0],
		9'd0 } !=
	      15'd0) ?
	       _theResult___fst__h13006 :
	       shifted_exp___4__h12967 ;
  assign _theResult___fst__h13006 =
	     (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[2] &&
	      { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[4:0],
		10'd0 } !=
	      15'd0) ?
	       _theResult___fst__h13043 :
	       shifted_exp___3__h13004 ;
  assign _theResult___fst__h13043 =
	     (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[1] &&
	      { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[3:0],
		11'd0 } !=
	      15'd0) ?
	       shifted_exp___1__h13078 :
	       shifted_exp___2__h13041 ;
  assign _theResult___fst__h14681 =
	     _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[14] ?
	       _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[13:7] :
	       IF_NOT_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_0_ETC__q5[13:7] ;
  assign _theResult___fst__h14719 =
	     (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[12] &&
	      _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[14:0] !=
	      15'd0) ?
	       _theResult___fst__h14756 :
	       shifted_exp___13__h14717 ;
  assign _theResult___fst__h14756 =
	     (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[11] &&
	      { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[13:0],
		1'd0 } !=
	      15'd0) ?
	       _theResult___fst__h14793 :
	       shifted_exp___12__h14754 ;
  assign _theResult___fst__h14793 =
	     (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[10] &&
	      { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[12:0],
		2'd0 } !=
	      15'd0) ?
	       _theResult___fst__h14830 :
	       shifted_exp___11__h14791 ;
  assign _theResult___fst__h14830 =
	     (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[9] &&
	      { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[11:0],
		3'd0 } !=
	      15'd0) ?
	       _theResult___fst__h14867 :
	       shifted_exp___10__h14828 ;
  assign _theResult___fst__h14867 =
	     (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[8] &&
	      { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[10:0],
		4'd0 } !=
	      15'd0) ?
	       _theResult___fst__h14904 :
	       shifted_exp___9__h14865 ;
  assign _theResult___fst__h14904 =
	     (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[7] &&
	      { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[9:0],
		5'd0 } !=
	      15'd0) ?
	       _theResult___fst__h14941 :
	       shifted_exp___8__h14902 ;
  assign _theResult___fst__h14941 =
	     (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[6] &&
	      { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[8:0],
		6'd0 } !=
	      15'd0) ?
	       _theResult___fst__h14978 :
	       shifted_exp___7__h14939 ;
  assign _theResult___fst__h14978 =
	     (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[5] &&
	      { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[7:0],
		7'd0 } !=
	      15'd0) ?
	       _theResult___fst__h15015 :
	       shifted_exp___6__h14976 ;
  assign _theResult___fst__h15015 =
	     (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[4] &&
	      { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[6:0],
		8'd0 } !=
	      15'd0) ?
	       _theResult___fst__h15052 :
	       shifted_exp___5__h15013 ;
  assign _theResult___fst__h15052 =
	     (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[3] &&
	      { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[5:0],
		9'd0 } !=
	      15'd0) ?
	       _theResult___fst__h15089 :
	       shifted_exp___4__h15050 ;
  assign _theResult___fst__h15089 =
	     (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[2] &&
	      { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[4:0],
		10'd0 } !=
	      15'd0) ?
	       _theResult___fst__h15126 :
	       shifted_exp___3__h15087 ;
  assign _theResult___fst__h15126 =
	     (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[1] &&
	      { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[3:0],
		11'd0 } !=
	      15'd0) ?
	       shifted_exp___1__h15161 :
	       shifted_exp___2__h15124 ;
  assign _theResult___fst_exp__h13766 =
	     s2_y_new_80_BITS_14_TO_7_81_ULE_128___d488 ?
	       8'd128 :
	       s2_y_new[14:7] ;
  assign _theResult___snd__h11716 =
	     _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[14] ?
	       raw_exp_10__h11602 :
	       final_exp_10__h11719 ;
  assign _theResult___snd__h11754 =
	     { (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[12] &&
		_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[14:0] !=
		15'd0) ?
		 { (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[11] &&
		    { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[13:0],
		      1'd0 } !=
		    15'd0) ?
		     { (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[10] &&
			{ _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[12:0],
			  2'd0 } !=
			15'd0) ?
			 { (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[9] &&
			    { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[11:0],
			      3'd0 } !=
			    15'd0) ?
			     { (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[8] &&
				{ _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[10:0],
				  4'd0 } !=
				15'd0) ?
				 { (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[7] &&
				    { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[9:0],
				      5'd0 } !=
				    15'd0) ?
				     { (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[6] &&
					{ _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[8:0],
					  6'd0 } !=
					15'd0) ?
					 { (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[5] &&
					    { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[7:0],
					      7'd0 } !=
					    15'd0) ?
					     { (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[4] &&
						{ _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[6:0],
						  8'd0 } !=
						15'd0) ?
						 { (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[3] &&
						    { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[5:0],
						      9'd0 } !=
						    15'd0) ?
						     { (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[2] &&
							{ _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[4:0],
							  10'd0 } !=
							15'd0) ?
							 { (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[1] &&
							    { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[3:0],
							      11'd0 } !=
							    15'd0) ?
							     { _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[2:0],
							       1'd0 } :
							     _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[3:0],
							   1'd0 } :
							 _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[4:0],
						       1'd0 } :
						     _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[5:0],
						   1'd0 } :
						 _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[6:0],
					       1'd0 } :
					     _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[7:0],
					   1'd0 } :
					 _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[8:0],
				       1'd0 } :
				     _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[9:0],
				   1'd0 } :
				 _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[10:0],
			       1'd0 } :
			     _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[11:0],
			   1'd0 } :
			 _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[12:0],
		       1'd0 } :
		     _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[13:0],
		   1'd0 } :
		 _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[14:0],
	       1'd0 } ;
  assign _theResult___snd__h12599 =
	     _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[14] ?
	       raw_exp_10__h12485 :
	       final_exp_10__h12602 ;
  assign _theResult___snd__h12637 =
	     { (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[12] &&
		_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[14:0] !=
		15'd0) ?
		 { (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[11] &&
		    { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[13:0],
		      1'd0 } !=
		    15'd0) ?
		     { (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[10] &&
			{ _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[12:0],
			  2'd0 } !=
			15'd0) ?
			 { (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[9] &&
			    { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[11:0],
			      3'd0 } !=
			    15'd0) ?
			     { (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[8] &&
				{ _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[10:0],
				  4'd0 } !=
				15'd0) ?
				 { (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[7] &&
				    { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[9:0],
				      5'd0 } !=
				    15'd0) ?
				     { (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[6] &&
					{ _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[8:0],
					  6'd0 } !=
					15'd0) ?
					 { (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[5] &&
					    { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[7:0],
					      7'd0 } !=
					    15'd0) ?
					     { (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[4] &&
						{ _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[6:0],
						  8'd0 } !=
						15'd0) ?
						 { (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[3] &&
						    { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[5:0],
						      9'd0 } !=
						    15'd0) ?
						     { (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[2] &&
							{ _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[4:0],
							  10'd0 } !=
							15'd0) ?
							 { (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[1] &&
							    { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[3:0],
							      11'd0 } !=
							    15'd0) ?
							     { _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[2:0],
							       1'd0 } :
							     _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[3:0],
							   1'd0 } :
							 _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[4:0],
						       1'd0 } :
						     _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[5:0],
						   1'd0 } :
						 _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[6:0],
					       1'd0 } :
					     _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[7:0],
					   1'd0 } :
					 _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[8:0],
				       1'd0 } :
				     _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[9:0],
				   1'd0 } :
				 _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[10:0],
			       1'd0 } :
			     _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[11:0],
			   1'd0 } :
			 _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[12:0],
		       1'd0 } :
		     _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[13:0],
		   1'd0 } :
		 _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[14:0],
	       1'd0 } ;
  assign _theResult___snd__h14682 =
	     _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[14] ?
	       raw_exp_10__h14568 :
	       final_exp_10__h14685 ;
  assign _theResult___snd__h14720 =
	     { (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[12] &&
		_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[14:0] !=
		15'd0) ?
		 { (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[11] &&
		    { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[13:0],
		      1'd0 } !=
		    15'd0) ?
		     { (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[10] &&
			{ _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[12:0],
			  2'd0 } !=
			15'd0) ?
			 { (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[9] &&
			    { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[11:0],
			      3'd0 } !=
			    15'd0) ?
			     { (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[8] &&
				{ _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[10:0],
				  4'd0 } !=
				15'd0) ?
				 { (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[7] &&
				    { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[9:0],
				      5'd0 } !=
				    15'd0) ?
				     { (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[6] &&
					{ _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[8:0],
					  6'd0 } !=
					15'd0) ?
					 { (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[5] &&
					    { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[7:0],
					      7'd0 } !=
					    15'd0) ?
					     { (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[4] &&
						{ _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[6:0],
						  8'd0 } !=
						15'd0) ?
						 { (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[3] &&
						    { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[5:0],
						      9'd0 } !=
						    15'd0) ?
						     { (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[2] &&
							{ _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[4:0],
							  10'd0 } !=
							15'd0) ?
							 { (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[1] &&
							    { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[3:0],
							      11'd0 } !=
							    15'd0) ?
							     { _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[2:0],
							       1'd0 } :
							     _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[3:0],
							   1'd0 } :
							 _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[4:0],
						       1'd0 } :
						     _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[5:0],
						   1'd0 } :
						 _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[6:0],
					       1'd0 } :
					     _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[7:0],
					   1'd0 } :
					 _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[8:0],
				       1'd0 } :
				     _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[9:0],
				   1'd0 } :
				 _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[10:0],
			       1'd0 } :
			     _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[11:0],
			   1'd0 } :
			 _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[12:0],
		       1'd0 } :
		     _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[13:0],
		   1'd0 } :
		 _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[14:0],
	       1'd0 } ;
  assign a_exp_eff__h11598 =
	     (s1_a_abs[14:7] == 8'd0) ? 9'd1 : { 1'd0, s1_a_abs[14:7] } ;
  assign a_exp_eff__h12481 =
	     (s1_b_abs[14:7] == 8'd0) ? 9'd1 : { 1'd0, s1_b_abs[14:7] } ;
  assign a_exp_eff__h14564 =
	     (s3_x_new[14:7] == 8'd0) ? 9'd1 : { 1'd0, s3_x_new[14:7] } ;
  assign a_full_mant__h11595 = { s1_a_abs[14:7] != 8'd0, s1_a_abs[6:0] } ;
  assign a_full_mant__h12478 = { s1_b_abs[14:7] != 8'd0, s1_b_abs[6:0] } ;
  assign a_full_mant__h14561 = { s3_x_new[14:7] != 8'd0, s3_x_new[6:0] } ;
  assign b_exp_eff__h12482 =
	     (s1_r[14:7] == 8'd0) ? 9'd1 : { 1'd0, s1_r[14:7] } ;
  assign b_exp_eff__h14565 =
	     (s3_r_new[14:7] == 8'd0) ? 9'd1 : { 1'd0, s3_r_new[14:7] } ;
  assign b_full_mant__h12479 = { s1_r[14:7] != 8'd0, s1_r[6:0] } ;
  assign b_full_mant__h14562 = { s3_r_new[14:7] != 8'd0, s3_r_new[6:0] } ;
  assign bigger_m__h13682 =
	     s2_y_new_80_BITS_14_TO_7_81_ULE_128___d488 ?
	       8'd128 :
	       bigger_m__h13762 ;
  assign bigger_m__h13762 = { 1'b1, s2_y_new[6:0] } ;
  assign exp_diff__h13757 = 8'd128 - s2_y_new[14:7] ;
  assign exp_diff__h13761 = s2_y_new[14:7] - 8'd128 ;
  assign exp_sum__h11600 = a_exp_eff__h11598 + b_exp_eff__h12482 ;
  assign exp_sum__h12483 = a_exp_eff__h12481 + b_exp_eff__h12482 ;
  assign exp_sum__h14566 = a_exp_eff__h14564 + b_exp_eff__h14565 ;
  assign exp_temp__h11601 = { 1'd0, exp_sum__h11600 } ;
  assign exp_temp__h12484 = { 1'd0, exp_sum__h12483 } ;
  assign exp_temp__h14567 = { 1'd0, exp_sum__h14566 } ;
  assign final_exp_10__h11607 =
	     _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[15] ?
	       final_exp_10__h11680 :
	       _theResult___snd__h11716 ;
  assign final_exp_10__h11680 = raw_exp_10__h11602 + 10'd1 ;
  assign final_exp_10__h11719 =
	     (!_0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[13] &&
	      _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[15:0] !=
	      16'd0) ?
	       _theResult___fst__h11753 :
	       raw_exp_10__h11602 ;
  assign final_exp_10__h12490 =
	     _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[15] ?
	       final_exp_10__h12563 :
	       _theResult___snd__h12599 ;
  assign final_exp_10__h12563 = raw_exp_10__h12485 + 10'd1 ;
  assign final_exp_10__h12602 =
	     (!_0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[13] &&
	      _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[15:0] !=
	      16'd0) ?
	       _theResult___fst__h12636 :
	       raw_exp_10__h12485 ;
  assign final_exp_10__h14573 =
	     _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[15] ?
	       final_exp_10__h14646 :
	       _theResult___snd__h14682 ;
  assign final_exp_10__h14646 = raw_exp_10__h14568 + 10'd1 ;
  assign final_exp_10__h14685 =
	     (!_0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[13] &&
	      _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[15:0] !=
	      16'd0) ?
	       _theResult___fst__h14719 :
	       raw_exp_10__h14568 ;
  assign final_exp__h13914 = _theResult___fst_exp__h13766 + 8'd1 ;
  assign final_exp__h13919 =
	     _theResult___fst_exp__h13766 - _theResult_____1_snd__h13950 ;
  assign final_mant__h11606 =
	     _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[15] ?
	       _0_CONCAT_NOT_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9__ETC___d65[14:8] :
	       _theResult___fst__h11715 ;
  assign final_mant__h12489 =
	     _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[15] ?
	       _0_CONCAT_NOT_s1_b_abs_63_BITS_14_TO_7_66_EQ_0__ETC___d275[14:8] :
	       _theResult___fst__h12598 ;
  assign final_mant__h14572 =
	     _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[15] ?
	       _0_CONCAT_NOT_s3_x_new_06_BITS_14_TO_7_07_EQ_0__ETC___d625[14:8] :
	       _theResult___fst__h14681 ;
  assign final_result__h14391 =
	     { s3_result_sign,
	       IF_s3_x_new_06_BITS_14_TO_7_07_EQ_0_08_AND_s3__ETC___d820 } ;
  assign man_result__h13741 =
	     { 1'd0, bigger_m__h13682 } + { 1'd0, smaller_m__h13683 } ;
  assign man_result__h13853 =
	     { 1'd0, bigger_m__h13682 } - { 1'd0, smaller_m__h13683 } ;
  assign man_result__h13855 =
	     { 1'd0, smaller_m__h13683 } - { 1'd0, bigger_m__h13682 } ;
  assign r_new__h13436 =
	     (s2_y_new[14:7] == 8'd0 && s2_y_new[6:0] == 7'd0) ?
	       16'h4000 :
	       result_raw__h13692 ;
  assign raw_exp_10__h11602 = exp_temp__h11601 - 10'd127 ;
  assign raw_exp_10__h12485 = exp_temp__h12484 - 10'd127 ;
  assign raw_exp_10__h14568 = exp_temp__h14567 - 10'd127 ;
  assign res_sign__h11457 = s1_a_abs[15] ^ s1_r[15] ;
  assign res_sign__h12341 = s1_b_abs[15] ^ s1_r[15] ;
  assign result_raw__h13692 =
	     { result_sign__h13693,
	       IF_IF_INV_s2_y_new_80_BIT_15_86_87_THEN_IF_IF__ETC___d593 } ;
  assign result_sign__h13693 =
	     (~s2_y_new[15]) ?
	       _theResult_____2_fst__h13771 :
	       result_sign__h13742 ;
  assign result_sign__h13742 =
	     !s2_y_new_80_BITS_14_TO_7_81_ULE_128___d488 && ~s2_y_new[15] ;
  assign result_sign__h13856 =
	     s2_y_new_80_BITS_14_TO_7_81_ULE_128___d488 && ~s2_y_new[15] ;
  assign result_sign__h667 = stage1[32] ^ stage1[16] ;
  assign s2_y_new_80_BITS_14_TO_7_81_ULE_128___d488 =
	     s2_y_new[14:7] <= 8'd128 ;
  assign shifted_exp___10__h11863 = shifted_exp___11__h11826 - 10'd1 ;
  assign shifted_exp___10__h12745 = shifted_exp___11__h12708 - 10'd1 ;
  assign shifted_exp___10__h14828 = shifted_exp___11__h14791 - 10'd1 ;
  assign shifted_exp___11__h11826 = shifted_exp___12__h11789 - 10'd1 ;
  assign shifted_exp___11__h12708 = shifted_exp___12__h12671 - 10'd1 ;
  assign shifted_exp___11__h14791 = shifted_exp___12__h14754 - 10'd1 ;
  assign shifted_exp___12__h11789 = shifted_exp___13__h11751 - 10'd1 ;
  assign shifted_exp___12__h12671 = shifted_exp___13__h12634 - 10'd1 ;
  assign shifted_exp___12__h14754 = shifted_exp___13__h14717 - 10'd1 ;
  assign shifted_exp___13__h11751 = raw_exp_10__h11602 - 10'd1 ;
  assign shifted_exp___13__h12634 = raw_exp_10__h12485 - 10'd1 ;
  assign shifted_exp___13__h14717 = raw_exp_10__h14568 - 10'd1 ;
  assign shifted_exp___1__h12196 = shifted_exp___2__h12159 - 10'd1 ;
  assign shifted_exp___1__h13078 = shifted_exp___2__h13041 - 10'd1 ;
  assign shifted_exp___1__h15161 = shifted_exp___2__h15124 - 10'd1 ;
  assign shifted_exp___2__h12159 = shifted_exp___3__h12122 - 10'd1 ;
  assign shifted_exp___2__h13041 = shifted_exp___3__h13004 - 10'd1 ;
  assign shifted_exp___2__h15124 = shifted_exp___3__h15087 - 10'd1 ;
  assign shifted_exp___3__h12122 = shifted_exp___4__h12085 - 10'd1 ;
  assign shifted_exp___3__h13004 = shifted_exp___4__h12967 - 10'd1 ;
  assign shifted_exp___3__h15087 = shifted_exp___4__h15050 - 10'd1 ;
  assign shifted_exp___4__h12085 = shifted_exp___5__h12048 - 10'd1 ;
  assign shifted_exp___4__h12967 = shifted_exp___5__h12930 - 10'd1 ;
  assign shifted_exp___4__h15050 = shifted_exp___5__h15013 - 10'd1 ;
  assign shifted_exp___5__h12048 = shifted_exp___6__h12011 - 10'd1 ;
  assign shifted_exp___5__h12930 = shifted_exp___6__h12893 - 10'd1 ;
  assign shifted_exp___5__h15013 = shifted_exp___6__h14976 - 10'd1 ;
  assign shifted_exp___6__h12011 = shifted_exp___7__h11974 - 10'd1 ;
  assign shifted_exp___6__h12893 = shifted_exp___7__h12856 - 10'd1 ;
  assign shifted_exp___6__h14976 = shifted_exp___7__h14939 - 10'd1 ;
  assign shifted_exp___7__h11974 = shifted_exp___8__h11937 - 10'd1 ;
  assign shifted_exp___7__h12856 = shifted_exp___8__h12819 - 10'd1 ;
  assign shifted_exp___7__h14939 = shifted_exp___8__h14902 - 10'd1 ;
  assign shifted_exp___8__h11937 = shifted_exp___9__h11900 - 10'd1 ;
  assign shifted_exp___8__h12819 = shifted_exp___9__h12782 - 10'd1 ;
  assign shifted_exp___8__h14902 = shifted_exp___9__h14865 - 10'd1 ;
  assign shifted_exp___9__h11900 = shifted_exp___10__h11863 - 10'd1 ;
  assign shifted_exp___9__h12782 = shifted_exp___10__h12745 - 10'd1 ;
  assign shifted_exp___9__h14865 = shifted_exp___10__h14828 - 10'd1 ;
  assign smaller_m__h13683 =
	     s2_y_new_80_BITS_14_TO_7_81_ULE_128___d488 ?
	       smaller_m__h13759 :
	       smaller_m__h13763 ;
  assign smaller_m__h13759 = bigger_m__h13762 >> exp_diff__h13757 ;
  assign smaller_m__h13763 = 8'd128 >> exp_diff__h13761 ;
  assign special_result___1__h814 =
	     (stage1[31:24] == 8'd0) ?
	       16'd32641 :
	       { result_sign__h667, 15'd32640 } ;
  assign special_result___1__h859 = { result_sign__h667, 15'd0 } ;
  assign tmp__h13689 =
	     (~s2_y_new[15]) ?
	       _theResult_____2_snd__h13772 :
	       man_result__h13741 ;
  assign x__h1032 =
	     ({ 1'b0,
		CASE_stage1_BITS_7_TO_1_0_127_1_126_2_126_3_12_ETC__q1 } -
	      { 1'b0, stage1[15:8] }) +
	     9'd127 ;
  assign x_new__h11324 =
	     { res_sign__h11457,
	       IF_s1_a_abs_3_BITS_14_TO_7_8_EQ_0_9_AND_s1_a_a_ETC___d260 } ;
  assign y_new__h11325 =
	     { res_sign__h12341,
	       IF_s1_b_abs_63_BITS_14_TO_7_66_EQ_0_67_AND_s1__ETC___d468 } ;
  always@(stage1)
  begin
    case (stage1[7:1])
      7'd0, 7'd127: val_mantissa__h1029 = 7'd0;
      7'd1: val_mantissa__h1029 = 7'd126;
      7'd2: val_mantissa__h1029 = 7'd124;
      7'd3: val_mantissa__h1029 = 7'd122;
      7'd4: val_mantissa__h1029 = 7'd120;
      7'd5: val_mantissa__h1029 = 7'd118;
      7'd6: val_mantissa__h1029 = 7'd116;
      7'd7: val_mantissa__h1029 = 7'd114;
      7'd8: val_mantissa__h1029 = 7'd112;
      7'd9: val_mantissa__h1029 = 7'd111;
      7'd10: val_mantissa__h1029 = 7'd109;
      7'd11: val_mantissa__h1029 = 7'd107;
      7'd12: val_mantissa__h1029 = 7'd106;
      7'd13: val_mantissa__h1029 = 7'd104;
      7'd14: val_mantissa__h1029 = 7'd102;
      7'd15: val_mantissa__h1029 = 7'd101;
      7'd16: val_mantissa__h1029 = 7'd99;
      7'd17: val_mantissa__h1029 = 7'd98;
      7'd18: val_mantissa__h1029 = 7'd96;
      7'd19: val_mantissa__h1029 = 7'd94;
      7'd20: val_mantissa__h1029 = 7'd93;
      7'd21: val_mantissa__h1029 = 7'd91;
      7'd22: val_mantissa__h1029 = 7'd90;
      7'd23: val_mantissa__h1029 = 7'd89;
      7'd24: val_mantissa__h1029 = 7'd87;
      7'd25: val_mantissa__h1029 = 7'd86;
      7'd26: val_mantissa__h1029 = 7'd84;
      7'd27: val_mantissa__h1029 = 7'd83;
      7'd28: val_mantissa__h1029 = 7'd82;
      7'd29: val_mantissa__h1029 = 7'd80;
      7'd30: val_mantissa__h1029 = 7'd79;
      7'd31: val_mantissa__h1029 = 7'd78;
      7'd32: val_mantissa__h1029 = 7'd76;
      7'd33: val_mantissa__h1029 = 7'd75;
      7'd34: val_mantissa__h1029 = 7'd74;
      7'd35: val_mantissa__h1029 = 7'd73;
      7'd36: val_mantissa__h1029 = 7'd71;
      7'd37: val_mantissa__h1029 = 7'd70;
      7'd38: val_mantissa__h1029 = 7'd69;
      7'd39: val_mantissa__h1029 = 7'd68;
      7'd40: val_mantissa__h1029 = 7'd67;
      7'd41: val_mantissa__h1029 = 7'd65;
      7'd42: val_mantissa__h1029 = 7'd64;
      7'd43: val_mantissa__h1029 = 7'd63;
      7'd44: val_mantissa__h1029 = 7'd62;
      7'd45: val_mantissa__h1029 = 7'd61;
      7'd46: val_mantissa__h1029 = 7'd60;
      7'd47: val_mantissa__h1029 = 7'd59;
      7'd48: val_mantissa__h1029 = 7'd58;
      7'd49: val_mantissa__h1029 = 7'd57;
      7'd50: val_mantissa__h1029 = 7'd56;
      7'd51: val_mantissa__h1029 = 7'd55;
      7'd52: val_mantissa__h1029 = 7'd54;
      7'd53: val_mantissa__h1029 = 7'd53;
      7'd54: val_mantissa__h1029 = 7'd52;
      7'd55: val_mantissa__h1029 = 7'd51;
      7'd56: val_mantissa__h1029 = 7'd50;
      7'd57: val_mantissa__h1029 = 7'd49;
      7'd58: val_mantissa__h1029 = 7'd48;
      7'd59: val_mantissa__h1029 = 7'd47;
      7'd60: val_mantissa__h1029 = 7'd46;
      7'd61: val_mantissa__h1029 = 7'd45;
      7'd62: val_mantissa__h1029 = 7'd44;
      7'd63: val_mantissa__h1029 = 7'd43;
      7'd64: val_mantissa__h1029 = 7'd42;
      7'd65: val_mantissa__h1029 = 7'd41;
      7'd66, 7'd67: val_mantissa__h1029 = 7'd40;
      7'd68: val_mantissa__h1029 = 7'd39;
      7'd69: val_mantissa__h1029 = 7'd38;
      7'd70: val_mantissa__h1029 = 7'd37;
      7'd71: val_mantissa__h1029 = 7'd36;
      7'd72, 7'd73: val_mantissa__h1029 = 7'd35;
      7'd74: val_mantissa__h1029 = 7'd34;
      7'd75: val_mantissa__h1029 = 7'd33;
      7'd76: val_mantissa__h1029 = 7'd32;
      7'd77, 7'd78: val_mantissa__h1029 = 7'd31;
      7'd79: val_mantissa__h1029 = 7'd30;
      7'd80: val_mantissa__h1029 = 7'd29;
      7'd81, 7'd82: val_mantissa__h1029 = 7'd28;
      7'd83: val_mantissa__h1029 = 7'd27;
      7'd84: val_mantissa__h1029 = 7'd26;
      7'd85, 7'd86: val_mantissa__h1029 = 7'd25;
      7'd87: val_mantissa__h1029 = 7'd24;
      7'd88, 7'd89: val_mantissa__h1029 = 7'd23;
      7'd90: val_mantissa__h1029 = 7'd22;
      7'd91: val_mantissa__h1029 = 7'd21;
      7'd92, 7'd93: val_mantissa__h1029 = 7'd20;
      7'd94: val_mantissa__h1029 = 7'd19;
      7'd95, 7'd96: val_mantissa__h1029 = 7'd18;
      7'd97, 7'd98: val_mantissa__h1029 = 7'd17;
      7'd99: val_mantissa__h1029 = 7'd16;
      7'd100, 7'd101: val_mantissa__h1029 = 7'd15;
      7'd102: val_mantissa__h1029 = 7'd14;
      7'd103, 7'd104: val_mantissa__h1029 = 7'd13;
      7'd105, 7'd106: val_mantissa__h1029 = 7'd12;
      7'd107: val_mantissa__h1029 = 7'd11;
      7'd108, 7'd109: val_mantissa__h1029 = 7'd10;
      7'd110, 7'd111: val_mantissa__h1029 = 7'd9;
      7'd112: val_mantissa__h1029 = 7'd8;
      7'd113, 7'd114: val_mantissa__h1029 = 7'd7;
      7'd115, 7'd116: val_mantissa__h1029 = 7'd6;
      7'd117, 7'd118: val_mantissa__h1029 = 7'd5;
      7'd119, 7'd120: val_mantissa__h1029 = 7'd4;
      7'd121, 7'd122: val_mantissa__h1029 = 7'd3;
      7'd123, 7'd124: val_mantissa__h1029 = 7'd2;
      7'd125, 7'd126: val_mantissa__h1029 = 7'd1;
    endcase
  end
  always@(stage1)
  begin
    case (stage1[7:1])
      7'd0: CASE_stage1_BITS_7_TO_1_0_127_1_126_2_126_3_12_ETC__q1 = 8'd127;
      7'd1,
      7'd2,
      7'd3,
      7'd4,
      7'd5,
      7'd6,
      7'd7,
      7'd8,
      7'd9,
      7'd10,
      7'd11,
      7'd12,
      7'd13,
      7'd14,
      7'd15,
      7'd16,
      7'd17,
      7'd18,
      7'd19,
      7'd20,
      7'd21,
      7'd22,
      7'd23,
      7'd24,
      7'd25,
      7'd26,
      7'd27,
      7'd28,
      7'd29,
      7'd30,
      7'd31,
      7'd32,
      7'd33,
      7'd34,
      7'd35,
      7'd36,
      7'd37,
      7'd38,
      7'd39,
      7'd40,
      7'd41,
      7'd42,
      7'd43,
      7'd44,
      7'd45,
      7'd46,
      7'd47,
      7'd48,
      7'd49,
      7'd50,
      7'd51,
      7'd52,
      7'd53,
      7'd54,
      7'd55,
      7'd56,
      7'd57,
      7'd58,
      7'd59,
      7'd60,
      7'd61,
      7'd62,
      7'd63,
      7'd64,
      7'd65,
      7'd66,
      7'd67,
      7'd68,
      7'd69,
      7'd70,
      7'd71,
      7'd72,
      7'd73,
      7'd74,
      7'd75,
      7'd76,
      7'd77,
      7'd78,
      7'd79,
      7'd80,
      7'd81,
      7'd82,
      7'd83,
      7'd84,
      7'd85,
      7'd86,
      7'd87,
      7'd88,
      7'd89,
      7'd90,
      7'd91,
      7'd92,
      7'd93,
      7'd94,
      7'd95,
      7'd96,
      7'd97,
      7'd98,
      7'd99,
      7'd100,
      7'd101,
      7'd102,
      7'd103,
      7'd104,
      7'd105,
      7'd106,
      7'd107,
      7'd108,
      7'd109,
      7'd110,
      7'd111,
      7'd112,
      7'd113,
      7'd114,
      7'd115,
      7'd116,
      7'd117,
      7'd118,
      7'd119,
      7'd120,
      7'd121,
      7'd122,
      7'd123,
      7'd124,
      7'd125,
      7'd126,
      7'd127:
	  CASE_stage1_BITS_7_TO_1_0_127_1_126_2_126_3_12_ETC__q1 = 8'd126;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        result_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage1 <= `BSV_ASSIGNMENT_DELAY 33'd0;
	stage2 <= `BSV_ASSIGNMENT_DELAY 33'd0;
	stage3 <= `BSV_ASSIGNMENT_DELAY 33'd0;
	stage4 <= `BSV_ASSIGNMENT_DELAY 33'd0;
      end
    else
      begin
        if (result_valid$EN)
	  result_valid <= `BSV_ASSIGNMENT_DELAY result_valid$D_IN;
	if (stage1$EN) stage1 <= `BSV_ASSIGNMENT_DELAY stage1$D_IN;
	if (stage2$EN) stage2 <= `BSV_ASSIGNMENT_DELAY stage2$D_IN;
	if (stage3$EN) stage3 <= `BSV_ASSIGNMENT_DELAY stage3$D_IN;
	if (stage4$EN) stage4 <= `BSV_ASSIGNMENT_DELAY stage4$D_IN;
      end
    if (result_data$EN) result_data <= `BSV_ASSIGNMENT_DELAY result_data$D_IN;
    if (s1_a_abs$EN) s1_a_abs <= `BSV_ASSIGNMENT_DELAY s1_a_abs$D_IN;
    if (s1_b_abs$EN) s1_b_abs <= `BSV_ASSIGNMENT_DELAY s1_b_abs$D_IN;
    if (s1_is_special$EN)
      s1_is_special <= `BSV_ASSIGNMENT_DELAY s1_is_special$D_IN;
    if (s1_r$EN) s1_r <= `BSV_ASSIGNMENT_DELAY s1_r$D_IN;
    if (s1_result_sign$EN)
      s1_result_sign <= `BSV_ASSIGNMENT_DELAY s1_result_sign$D_IN;
    if (s1_special_result$EN)
      s1_special_result <= `BSV_ASSIGNMENT_DELAY s1_special_result$D_IN;
    if (s2_is_special$EN)
      s2_is_special <= `BSV_ASSIGNMENT_DELAY s2_is_special$D_IN;
    if (s2_result_sign$EN)
      s2_result_sign <= `BSV_ASSIGNMENT_DELAY s2_result_sign$D_IN;
    if (s2_special_result$EN)
      s2_special_result <= `BSV_ASSIGNMENT_DELAY s2_special_result$D_IN;
    if (s2_x_new$EN) s2_x_new <= `BSV_ASSIGNMENT_DELAY s2_x_new$D_IN;
    if (s2_y_new$EN) s2_y_new <= `BSV_ASSIGNMENT_DELAY s2_y_new$D_IN;
    if (s3_is_special$EN)
      s3_is_special <= `BSV_ASSIGNMENT_DELAY s3_is_special$D_IN;
    if (s3_r_new$EN) s3_r_new <= `BSV_ASSIGNMENT_DELAY s3_r_new$D_IN;
    if (s3_result_sign$EN)
      s3_result_sign <= `BSV_ASSIGNMENT_DELAY s3_result_sign$D_IN;
    if (s3_special_result$EN)
      s3_special_result <= `BSV_ASSIGNMENT_DELAY s3_special_result$D_IN;
    if (s3_x_new$EN) s3_x_new <= `BSV_ASSIGNMENT_DELAY s3_x_new$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    result_data = 16'hAAAA;
    result_valid = 1'h0;
    s1_a_abs = 16'hAAAA;
    s1_b_abs = 16'hAAAA;
    s1_is_special = 1'h0;
    s1_r = 16'hAAAA;
    s1_result_sign = 1'h0;
    s1_special_result = 16'hAAAA;
    s2_is_special = 1'h0;
    s2_result_sign = 1'h0;
    s2_special_result = 16'hAAAA;
    s2_x_new = 16'hAAAA;
    s2_y_new = 16'hAAAA;
    s3_is_special = 1'h0;
    s3_r_new = 16'hAAAA;
    s3_result_sign = 1'h0;
    s3_special_result = 16'hAAAA;
    s3_x_new = 16'hAAAA;
    stage1 = 33'h0AAAAAAAA;
    stage2 = 33'h0AAAAAAAA;
    stage3 = 33'h0AAAAAAAA;
    stage4 = 33'h0AAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkBF16Divider

