################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2025/10/21 16:39:15)
# requested at line 3 in /home/student/ksawosz/VDIC/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

# Available `ifdef / `ifndef controls:
# +define+DEBUG

lab01example/tb/tinyalu_tb.sv
lab02example/tb/tinyalu_tb.sv
common/simple_uart_switch.sv
common/tinyalu/three_cycle.sv
lab01/tb/simple_uart_switch_tb.sv
lab02/tb/simple_uart_switch_tb.sv
common/tinyalu/tinyalu_pkg.sv
common/tinyalu/tinyalu.sv
common/tinyalu/single_cycle.sv

################ No files found. ################
