 Begin reading netlist ( ../NangateOpenCellLibrary.v )...
 End parsing Verilog file ../NangateOpenCellLibrary.v with 0 errors.
 End reading netlist: #modules=163, top=XOR2_X2, #lines=5390, CPU_time=0.02 sec, Memory=0MB
 Begin reading netlist ( ./c17_syn.v )...
 End parsing Verilog file ./c17_syn.v with 0 errors.
 End reading netlist: #modules=1, top=c17, #lines=13, CPU_time=0.00 sec, Memory=0MB
 ------------------------------------------------------------------------------
 Begin build model for topcut = c17 ...
 ------------------------------------------------------------------------------
 There were 6 primitives and 0 faultable pins removed during model optimizations
 End build model: #primitives=14, CPU_time=0.00 sec, Memory=0MB
 ------------------------------------------------------------------------------
 Begin learning analyses...
 End learning analyses, total learning CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 ------------------------------------------------------------------------------
 Begin scan design rules checking...
 ------------------------------------------------------------------------------
 Begin simulating test protocol procedures...
 Test protocol simulation completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin scan chain operation checking...
 Scan chain operation checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin nonscan rules checking...
 Nonscan cell summary: #DFF=0  #DLAT=0  #RAM_outs=0  tla_usage_type=none
 Nonscan rules checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin DRC dependent learning...
 Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec
 DRC dependent learning completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 DRC Summary Report
 ------------------------------------------------------------------------------
 No violations occurred during DRC process.
 Design rules checking was successful, total CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 0 faults were removed from the fault list.
 3 faults were read in and 3 new faults were added to fault list.
 
 ATPG performed for stuck fault model using internal pattern source.
 ----------------------------------------------------------
 #patterns     #faults     #ATPG faults  test      process
 stored     detect/active  red/au/abort  coverage  CPU time
 ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=3, abort_limit=100...
 2               3      0         0/0/0   100.00%      0.00
 
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT          3
 Possibly detected                PT          0
 Undetectable                     UD          0
 ATPG untestable                  AU          0
 Not detected                     ND          0
 -----------------------------------------------
 total faults                                 3
 test coverage                           100.00%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           2
     #basic_scan patterns                     2
 -----------------------------------------------
            CPU Usage Summary Report
 -----------------------------------------------
 Total CPU time                            0.00
 -----------------------------------------------
 Patterns written reference 4 V statements, generating 4 test cycles
 End writing file 'c17_p2_pattern.pattern' with 2 patterns, File_size = 3592, CPU_time = 0.0 sec.
exit
