$date
	Wed Dec 10 23:36:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_CPU $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 # branch_target [31:0] $end
$var wire 1 $ Zero $end
$var wire 32 % WB_WriteData [31:0] $end
$var wire 5 & WB_WriteAddr_sig [4:0] $end
$var wire 5 ' WB_WriteAddr [4:0] $end
$var wire 1 ( WB_RegWrite_sig $end
$var wire 1 ) WB_RegWrite $end
$var wire 32 * WB_ReadData [31:0] $end
$var wire 1 + WB_MemtoReg $end
$var wire 32 , WB_ALU_result [31:0] $end
$var wire 1 - PC_Write $end
$var wire 32 . MEM_rt_data [31:0] $end
$var wire 5 / MEM_WriteAddr_pass [4:0] $end
$var wire 5 0 MEM_WriteAddr [4:0] $end
$var wire 1 1 MEM_RegWrite_pass $end
$var wire 1 2 MEM_RegWrite $end
$var wire 32 3 MEM_ReadData [31:0] $end
$var wire 1 4 MEM_MemtoReg_pass $end
$var wire 1 5 MEM_MemtoReg $end
$var wire 1 6 MEM_MemWrite $end
$var wire 1 7 MEM_MemRead $end
$var wire 32 8 MEM_ALU_result_pass [31:0] $end
$var wire 32 9 MEM_ALU_result [31:0] $end
$var wire 32 : IF_pc_plus4 [31:0] $end
$var wire 32 ; IF_instr [31:0] $end
$var wire 1 < IF_ID_Write $end
$var wire 32 = ID_rt_data [31:0] $end
$var wire 5 > ID_rt_addr [4:0] $end
$var wire 32 ? ID_rs_data [31:0] $end
$var wire 5 @ ID_rs_addr [4:0] $end
$var wire 5 A ID_rd_addr [4:0] $end
$var wire 32 B ID_pc_plus4 [31:0] $end
$var wire 32 C ID_instr [31:0] $end
$var wire 32 D ID_imm [31:0] $end
$var wire 6 E ID_funct [5:0] $end
$var wire 1 F ID_RegWrite $end
$var wire 1 G ID_MemtoReg $end
$var wire 1 H ID_MemWrite $end
$var wire 1 I ID_MemRead $end
$var wire 1 J ID_EX_Flush $end
$var wire 1 K ID_ALUSrc $end
$var wire 2 L ID_ALUOp [1:0] $end
$var wire 2 M ForwardB [1:0] $end
$var wire 2 N ForwardA [1:0] $end
$var wire 32 O EX_rt_forwarded [31:0] $end
$var wire 32 P EX_rt_data [31:0] $end
$var wire 5 Q EX_rt_addr_pass [4:0] $end
$var wire 5 R EX_rt_addr [4:0] $end
$var wire 32 S EX_rs_data [31:0] $end
$var wire 5 T EX_rs_addr_pass [4:0] $end
$var wire 5 U EX_rs_addr [4:0] $end
$var wire 5 V EX_rd_addr [4:0] $end
$var wire 32 W EX_imm [31:0] $end
$var wire 6 X EX_funct [5:0] $end
$var wire 5 Y EX_dest_reg [4:0] $end
$var wire 1 Z EX_RegWrite_pass $end
$var wire 1 [ EX_RegWrite $end
$var wire 1 \ EX_MemtoReg_pass $end
$var wire 1 ] EX_MemtoReg $end
$var wire 1 ^ EX_MemWrite_pass $end
$var wire 1 _ EX_MemWrite $end
$var wire 1 ` EX_MemRead_pass $end
$var wire 1 a EX_MemRead $end
$var wire 32 b EX_ALU_result [31:0] $end
$var wire 1 c EX_ALUSrc $end
$var wire 2 d EX_ALUOp [1:0] $end
$var wire 1 e Branch $end
$scope module EX_MEM_reg $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 f rt_i [31:0] $end
$var wire 5 g rd_i [4:0] $end
$var wire 1 Z RegWrite_i $end
$var wire 1 \ MemtoReg_i $end
$var wire 1 ^ MemWrite_i $end
$var wire 1 ` MemRead_i $end
$var wire 32 h ALU_i [31:0] $end
$var reg 32 i ALU_o [31:0] $end
$var reg 1 7 MemRead_o $end
$var reg 1 6 MemWrite_o $end
$var reg 1 5 MemtoReg_o $end
$var reg 1 2 RegWrite_o $end
$var reg 5 j rd_o [4:0] $end
$var reg 32 k rt_o [31:0] $end
$upscope $end
$scope module EX_stage $end
$var wire 32 l ALU_result_o [31:0] $end
$var wire 32 m EXMEM_ALU_i [31:0] $end
$var wire 1 ` MemRead_o $end
$var wire 1 ^ MemWrite_o $end
$var wire 1 \ MemtoReg_o $end
$var wire 1 Z RegWrite_o $end
$var wire 5 n dest_reg_o [4:0] $end
$var wire 5 o rs_addr_o [4:0] $end
$var wire 5 p rt_addr_o [4:0] $end
$var wire 32 q rt_data_o [31:0] $end
$var wire 32 r rt_data_i [31:0] $end
$var wire 5 s rt_addr_i [4:0] $end
$var wire 32 t rs_data_i [31:0] $end
$var wire 5 u rs_addr_i [4:0] $end
$var wire 5 v rd_addr_i [4:0] $end
$var wire 32 w imm_i [31:0] $end
$var wire 6 x funct_i [5:0] $end
$var wire 5 y dest_reg [4:0] $end
$var wire 1 [ RegWrite_i $end
$var wire 1 ] MemtoReg_i $end
$var wire 1 _ MemWrite_i $end
$var wire 1 a MemRead_i $end
$var wire 32 z MEMWB_WriteData_i [31:0] $end
$var wire 2 { ForwardB_i [1:0] $end
$var wire 2 | ForwardA_i [1:0] $end
$var wire 32 } ALU_src2 [31:0] $end
$var wire 32 ~ ALU_result [31:0] $end
$var wire 1 c ALUSrc_i $end
$var wire 2 !" ALUOp_i [1:0] $end
$var reg 4 "" ALU_control [3:0] $end
$var reg 32 #" ALU_src1 [31:0] $end
$var reg 32 $" rt_forwarded [31:0] $end
$scope module alu $end
$var wire 4 %" ALU_control [3:0] $end
$var wire 32 &" src1 [31:0] $end
$var wire 32 '" src2 [31:0] $end
$var reg 32 (" result [31:0] $end
$upscope $end
$upscope $end
$scope module ID_EX_reg $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 )" rt_i [31:0] $end
$var wire 5 *" rt_addr_i [4:0] $end
$var wire 32 +" rs_i [31:0] $end
$var wire 5 ," rs_addr_i [4:0] $end
$var wire 5 -" rd_addr_i [4:0] $end
$var wire 32 ." imm_i [31:0] $end
$var wire 6 /" funct_i [5:0] $end
$var wire 1 F RegWrite_i $end
$var wire 1 G MemtoReg_i $end
$var wire 1 H MemWrite_i $end
$var wire 1 I MemRead_i $end
$var wire 1 J ID_EX_Flush $end
$var wire 1 K ALUSrc_i $end
$var wire 2 0" ALUOp_i [1:0] $end
$var reg 2 1" ALUOp_o [1:0] $end
$var reg 1 c ALUSrc_o $end
$var reg 1 a MemRead_o $end
$var reg 1 _ MemWrite_o $end
$var reg 1 ] MemtoReg_o $end
$var reg 1 [ RegWrite_o $end
$var reg 6 2" funct_o [5:0] $end
$var reg 32 3" imm_o [31:0] $end
$var reg 5 4" rd_addr_o [4:0] $end
$var reg 5 5" rs_addr_o [4:0] $end
$var reg 32 6" rs_o [31:0] $end
$var reg 5 7" rt_addr_o [4:0] $end
$var reg 32 8" rt_o [31:0] $end
$upscope $end
$scope module ID_stage $end
$var wire 1 ! clk $end
$var wire 6 9" funct_o [5:0] $end
$var wire 5 :" rd_addr_o [4:0] $end
$var wire 5 ;" rs_addr_o [4:0] $end
$var wire 1 " rst $end
$var wire 5 <" rt_addr_o [4:0] $end
$var wire 32 =" rt_data_o [31:0] $end
$var wire 5 >" rt [4:0] $end
$var wire 32 ?" rs_data_o [31:0] $end
$var wire 5 @" rs [4:0] $end
$var wire 5 A" rd [4:0] $end
$var wire 32 B" pc_plus4_i [31:0] $end
$var wire 6 C" opcode [5:0] $end
$var wire 32 D" instr_i [31:0] $end
$var wire 32 E" imm_o [31:0] $end
$var wire 16 F" imm16 [15:0] $end
$var wire 6 G" funct [5:0] $end
$var wire 32 H" branch_target_o [31:0] $end
$var wire 1 $ Zero_o $end
$var wire 32 I" WB_WriteData_i [31:0] $end
$var wire 5 J" WB_WriteAddr_i [4:0] $end
$var wire 1 ) WB_RegWrite_i $end
$var wire 1 F RegWrite_o $end
$var wire 1 G MemtoReg_o $end
$var wire 1 H MemWrite_o $end
$var wire 1 I MemRead_o $end
$var wire 1 e Branch_o $end
$var wire 1 K ALUSrc_o $end
$var wire 2 K" ALUOp_o [1:0] $end
$scope module DEC $end
$var wire 6 L" instr_op_i [5:0] $end
$var reg 2 M" ALUOp_o [1:0] $end
$var reg 1 K ALUSrc_o $end
$var reg 1 e Branch_o $end
$var reg 1 I MemRead_o $end
$var reg 1 H MemWrite_o $end
$var reg 1 G MemtoReg_o $end
$var reg 1 F RegWrite_o $end
$upscope $end
$scope module RF $end
$var wire 5 N" RSaddr_i [4:0] $end
$var wire 5 O" RTaddr_i [4:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 ) RegWrite_i $end
$var wire 32 P" RTdata_o [31:0] $end
$var wire 32 Q" RSdata_o [31:0] $end
$var wire 32 R" RDdata_i [31:0] $end
$var wire 5 S" RDaddr_i [4:0] $end
$var integer 32 T" i [31:0] $end
$upscope $end
$scope module SE $end
$var wire 16 U" data_i [15:0] $end
$var wire 32 V" data_o [31:0] $end
$upscope $end
$upscope $end
$scope module IF_ID_reg $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 W" pc_i [31:0] $end
$var wire 32 X" instr_i [31:0] $end
$var wire 1 < IF_ID_Write $end
$var reg 32 Y" instr_o [31:0] $end
$var reg 32 Z" pc_o [31:0] $end
$upscope $end
$scope module IF_stage $end
$var wire 1 e Branch_i $end
$var wire 1 $ Zero_i $end
$var wire 1 [" branch_taken $end
$var wire 32 \" branch_target_i [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 ]" pc_plus4_o [31:0] $end
$var wire 32 ^" pc_next [31:0] $end
$var wire 32 _" instr_o [31:0] $end
$var wire 1 - PC_Write $end
$var reg 32 `" pc_reg [31:0] $end
$scope module IMEM $end
$var wire 32 a" addr_i [31:0] $end
$var wire 32 b" instr_o [31:0] $end
$upscope $end
$upscope $end
$scope module MEM_WB_reg $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 c" read_data_i [31:0] $end
$var wire 5 d" rd_i [4:0] $end
$var wire 1 1 RegWrite_i $end
$var wire 1 4 MemtoReg_i $end
$var wire 32 e" ALU_i [31:0] $end
$var reg 32 f" ALU_o [31:0] $end
$var reg 1 + MemtoReg_o $end
$var reg 1 ) RegWrite_o $end
$var reg 5 g" rd_o [4:0] $end
$var reg 32 h" read_data_o [31:0] $end
$upscope $end
$scope module MEM_stage $end
$var wire 32 i" ALU_result_i [31:0] $end
$var wire 32 j" ALU_result_o [31:0] $end
$var wire 1 7 MemRead_i $end
$var wire 1 6 MemWrite_i $end
$var wire 1 5 MemtoReg_i $end
$var wire 1 4 MemtoReg_o $end
$var wire 1 2 RegWrite_i $end
$var wire 1 1 RegWrite_o $end
$var wire 1 ! clk $end
$var wire 5 k" dest_reg_i [4:0] $end
$var wire 5 l" dest_reg_o [4:0] $end
$var wire 1 " rst $end
$var wire 32 m" rt_data_i [31:0] $end
$var wire 32 n" read_data_o [31:0] $end
$scope module DMEM $end
$var wire 1 7 MemRead_i $end
$var wire 1 6 MemWrite_i $end
$var wire 32 o" addr_i [31:0] $end
$var wire 1 ! clk $end
$var wire 32 p" write_data_i [31:0] $end
$var wire 32 q" read_data_o [31:0] $end
$upscope $end
$upscope $end
$scope module WB_stage $end
$var wire 32 r" ALU_result_i [31:0] $end
$var wire 1 + MemtoReg_i $end
$var wire 1 ) RegWrite_i $end
$var wire 1 ( WB_RegWrite_o $end
$var wire 5 s" WB_WriteAddr_o [4:0] $end
$var wire 5 t" dest_reg_i [4:0] $end
$var wire 32 u" read_data_i [31:0] $end
$var wire 32 v" WB_WriteData_o [31:0] $end
$upscope $end
$scope module forward $end
$var wire 1 2 EX_MEM_RegWrite $end
$var wire 5 w" EX_MEM_rd [4:0] $end
$var wire 5 x" ID_EX_rs [4:0] $end
$var wire 5 y" ID_EX_rt [4:0] $end
$var wire 1 ) MEM_WB_RegWrite $end
$var wire 5 z" MEM_WB_rd [4:0] $end
$var reg 2 {" ForwardA [1:0] $end
$var reg 2 |" ForwardB [1:0] $end
$upscope $end
$scope module hazard $end
$var wire 1 a ID_EX_MemRead $end
$var wire 5 }" ID_EX_rt [4:0] $end
$var wire 5 ~" IF_ID_rs [4:0] $end
$var wire 5 !# IF_ID_rt [4:0] $end
$var reg 1 J ID_EX_Flush $end
$var reg 1 < IF_ID_Write $end
$var reg 1 - PC_Write $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b100 ^"
b100 ]"
b0 \"
0["
b0 Z"
b0 Y"
b0 X"
b100 W"
b0 V"
b0 U"
b100000 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b10 M"
b0 L"
b10 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b10 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b10 %"
b0 $"
b0 #"
b10 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
0e
b0 d
0c
b0 b
0a
0`
0_
0^
0]
0\
0[
0Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b10 L
0K
0J
0I
0H
0G
1F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
1<
b0 ;
b100 :
b0 9
b0 8
07
06
05
04
b0 3
02
01
b0 0
b0 /
b0 .
1-
b0 ,
0+
b0 *
0)
0(
b0 '
b0 &
b0 %
1$
b0 #
1"
0!
$end
#5000
b100000 T"
1!
#10000
0!
#15000
b100000 T"
1!
#20000
0!
0"
#25000
b1000 ^"
b10 d
b10 !"
b10 1"
1Z
1[
b100 #
b100 H"
b100 \"
b100 B
b100 B"
b100 Z"
b1000 :
b1000 W"
b1000 ]"
b100 `"
b100 a"
1!
#30000
0!
#35000
b1100 ^"
b1100 :
b1100 W"
b1100 ]"
b1000 `"
b1000 a"
b1000 #
b1000 H"
b1000 \"
b1000 B
b1000 B"
b1000 Z"
11
12
1!
#40000
0!
#45000
b10000 ^"
1(
1)
b1100 #
b1100 H"
b1100 \"
b1100 B
b1100 B"
b1100 Z"
b10000 :
b10000 W"
b10000 ]"
b1100 `"
b1100 a"
1!
#50000
0!
#55000
b10100 ^"
b100000000000010000000000000101 ;
b100000000000010000000000000101 X"
b100000000000010000000000000101 _"
b100000000000010000000000000101 b"
b10100 :
b10100 W"
b10100 ]"
b10000 `"
b10000 a"
b10000 #
b10000 H"
b10000 \"
b10000 B
b10000 B"
b10000 Z"
1!
#60000
0!
#65000
1K
b0 L
b0 0"
b0 K"
b0 M"
1F
b101 D
b101 ."
b101 E"
b101 V"
b101 F"
b101 U"
b101 E
b101 /"
b101 9"
b101 G"
b1 >
b1 *"
b1 <"
b1 !#
b1 >"
b1 O"
b1000 C"
b1000 L"
b11000 ^"
b100000000000100000000000000111 ;
b100000000000100000000000000111 X"
b100000000000100000000000000111 _"
b100000000000100000000000000111 b"
b101000 #
b101000 H"
b101000 \"
b10100 B
b10100 B"
b10100 Z"
b100000000000010000000000000101 C
b100000000000010000000000000101 D"
b100000000000010000000000000101 Y"
b11000 :
b11000 W"
b11000 ]"
b10100 `"
b10100 a"
1!
#70000
0!
#75000
b101 b
b101 h
b101 l
b101 ~
b101 ("
b11100 ^"
b1000100001100000100000 ;
b1000100001100000100000 X"
b1000100001100000100000 _"
b1000100001100000100000 b"
b111 D
b111 ."
b111 E"
b111 V"
b111 F"
b111 U"
b111 E
b111 /"
b111 9"
b111 G"
b10 >
b10 *"
b10 <"
b10 !#
b10 >"
b10 O"
b101 }
b101 '"
b1 Y
b1 g
b1 n
b1 y
b11100 :
b11100 W"
b11100 ]"
b11000 `"
b11000 a"
b110100 #
b110100 H"
b110100 \"
b11000 B
b11000 B"
b11000 Z"
b100000000000100000000000000111 C
b100000000000100000000000000111 D"
b100000000000100000000000000111 Y"
b1 Q
b1 p
b1 R
b1 s
b1 7"
b1 y"
b1 }"
b101 W
b101 w
b101 3"
b101 X
b101 x
b101 2"
1c
b0 d
b0 !"
b0 1"
1!
#80000
0!
#85000
b111 b
b111 h
b111 l
b111 ~
b111 ("
b10 L
b10 0"
b10 K"
b10 M"
0K
1F
b10 Y
b10 g
b10 n
b10 y
b111 }
b111 '"
b1100000100000 D
b1100000100000 ."
b1100000100000 E"
b1100000100000 V"
b1100000100000 F"
b1100000100000 U"
b100000 E
b100000 /"
b100000 9"
b100000 G"
b11 A
b11 -"
b11 :"
b11 A"
b1 @
b1 ,"
b1 ;"
b1 ~"
b1 @"
b1 N"
b0 C"
b0 L"
b100000 ^"
b1000100001100000100010 ;
b1000100001100000100010 X"
b1000100001100000100010 _"
b1000100001100000100010 b"
b1 /
b1 d"
b1 l"
b1 0
b1 j
b1 k"
b1 w"
b101 8
b101 e"
b101 j"
b101 9
b101 i
b101 m
b101 i"
b101 o"
b10 Q
b10 p
b10 R
b10 s
b10 7"
b10 y"
b10 }"
b111 W
b111 w
b111 3"
b111 X
b111 x
b111 2"
b110000010011100 #
b110000010011100 H"
b110000010011100 \"
b11100 B
b11100 B"
b11100 Z"
b1000100001100000100000 C
b1000100001100000100000 D"
b1000100001100000100000 Y"
b100000 :
b100000 W"
b100000 ]"
b11100 `"
b11100 a"
1!
#90000
0!
#95000
b1100 b
b1100 h
b1100 l
b1100 ~
b1100 ("
0$
b101 ?
b101 +"
b101 ?"
b101 Q"
b100100 ^"
b1000100001100000100100 ;
b1000100001100000100100 X"
b1000100001100000100100 _"
b1000100001100000100100 b"
b1100000100010 D
b1100000100010 ."
b1100000100010 E"
b1100000100010 V"
b1100000100010 F"
b1100000100010 U"
b100010 E
b100010 /"
b100010 9"
b100010 G"
b11 Y
b11 g
b11 n
b11 y
b111 O
b111 f
b111 q
b111 $"
b101 #"
b101 &"
b10 M
b10 {
b10 |"
b1 N
b1 |
b1 {"
b101 %
b101 z
b101 I"
b101 R"
b101 v"
b100100 :
b100100 W"
b100100 ]"
b100000 `"
b100000 a"
b110000010101000 #
b110000010101000 H"
b110000010101000 \"
b100000 B
b100000 B"
b100000 Z"
b1000100001100000100010 C
b1000100001100000100010 D"
b1000100001100000100010 Y"
b11 V
b11 v
b11 4"
b1 T
b1 o
b1 U
b1 u
b1 5"
b1 x"
b1100000100000 W
b1100000100000 w
b1100000100000 3"
b100000 X
b100000 x
b100000 2"
0c
b10 d
b10 !"
b10 1"
b10 /
b10 d"
b10 l"
b10 0
b10 j
b10 k"
b10 w"
b111 8
b111 e"
b111 j"
b111 9
b111 i
b111 m
b111 i"
b111 o"
b1 &
b1 s"
b1 '
b1 J"
b1 S"
b1 g"
b1 t"
b1 z"
b101 ,
b101 f"
b101 r"
1!
#100000
0!
#105000
b111 =
b111 )"
b111 ="
b111 P"
b101 ?
b101 +"
b101 ?"
b101 Q"
b111 }
b111 '"
b11111111111111111111111111111110 b
b11111111111111111111111111111110 h
b11111111111111111111111111111110 l
b11111111111111111111111111111110 ~
b11111111111111111111111111111110 ("
b111 %
b111 z
b111 I"
b111 R"
b111 v"
b1 M
b1 {
b1 |"
b0 N
b0 |
b0 {"
b111 O
b111 f
b111 q
b111 $"
b110 ""
b110 %"
b1100000100100 D
b1100000100100 ."
b1100000100100 E"
b1100000100100 V"
b1100000100100 F"
b1100000100100 U"
b100100 E
b100100 /"
b100100 9"
b100100 G"
b101000 ^"
b1000100001100000100101 ;
b1000100001100000100101 X"
b1000100001100000100101 _"
b1000100001100000100101 b"
b10 &
b10 s"
b10 '
b10 J"
b10 S"
b10 g"
b10 t"
b10 z"
b111 ,
b111 f"
b111 r"
b11 /
b11 d"
b11 l"
b11 0
b11 j
b11 k"
b11 w"
b111 .
b111 k
b111 m"
b111 p"
b1100 8
b1100 e"
b1100 j"
b1100 9
b1100 i
b1100 m
b1100 i"
b1100 o"
b1100000100010 W
b1100000100010 w
b1100000100010 3"
b101 S
b101 t
b101 6"
b100010 X
b100010 x
b100010 2"
b110000010110100 #
b110000010110100 H"
b110000010110100 \"
b100100 B
b100100 B"
b100100 Z"
b1000100001100000100100 C
b1000100001100000100100 D"
b1000100001100000100100 Y"
b101000 :
b101000 W"
b101000 ]"
b100100 `"
b100100 a"
1!
#110000
0!
#115000
b101 b
b101 h
b101 l
b101 ~
b101 ("
b111 =
b111 )"
b111 ="
b111 P"
b101100 ^"
b1000100001100000101010 ;
b1000100001100000101010 X"
b1000100001100000101010 _"
b1000100001100000101010 b"
b1100000100101 D
b1100000100101 ."
b1100000100101 E"
b1100000100101 V"
b1100000100101 F"
b1100000100101 U"
b100101 E
b100101 /"
b100101 9"
b100101 G"
b0 ""
b0 %"
b0 M
b0 {
b0 |"
b1100 %
b1100 z
b1100 I"
b1100 R"
b1100 v"
b101100 :
b101100 W"
b101100 ]"
b101000 `"
b101000 a"
b110000010111100 #
b110000010111100 H"
b110000010111100 \"
b101000 B
b101000 B"
b101000 Z"
b1000100001100000100101 C
b1000100001100000100101 D"
b1000100001100000100101 Y"
b1100000100100 W
b1100000100100 w
b1100000100100 3"
b111 P
b111 r
b111 8"
b100100 X
b100100 x
b100100 2"
b11111111111111111111111111111110 8
b11111111111111111111111111111110 e"
b11111111111111111111111111111110 j"
b11111111111111111111111111111110 9
b11111111111111111111111111111110 i
b11111111111111111111111111111110 m
b11111111111111111111111111111110 i"
b11111111111111111111111111111110 o"
b11 &
b11 s"
b11 '
b11 J"
b11 S"
b11 g"
b11 t"
b11 z"
b1100 ,
b1100 f"
b1100 r"
1!
#120000
0!
#125000
b111 b
b111 h
b111 l
b111 ~
b111 ("
b11111111111111111111111111111110 %
b11111111111111111111111111111110 z
b11111111111111111111111111111110 I"
b11111111111111111111111111111110 R"
b11111111111111111111111111111110 v"
b1 ""
b1 %"
b1100000101010 D
b1100000101010 ."
b1100000101010 E"
b1100000101010 V"
b1100000101010 F"
b1100000101010 U"
b101010 E
b101010 /"
b101010 9"
b101010 G"
b110000 ^"
b100000001001000000000000000101 ;
b100000001001000000000000000101 X"
b100000001001000000000000000101 _"
b100000001001000000000000000101 b"
b11111111111111111111111111111110 ,
b11111111111111111111111111111110 f"
b11111111111111111111111111111110 r"
b101 8
b101 e"
b101 j"
b101 9
b101 i
b101 m
b101 i"
b101 o"
b1100000100101 W
b1100000100101 w
b1100000100101 3"
b100101 X
b100101 x
b100101 2"
b110000011010100 #
b110000011010100 H"
b110000011010100 \"
b101100 B
b101100 B"
b101100 Z"
b1000100001100000101010 C
b1000100001100000101010 D"
b1000100001100000101010 Y"
b110000 :
b110000 W"
b110000 ]"
b101100 `"
b101100 a"
1!
#130000
0!
#135000
b0 =
b0 )"
b0 ="
b0 P"
1K
b0 L
b0 0"
b0 K"
b0 M"
1F
b1 b
b1 h
b1 l
b1 ~
b1 ("
b110100 ^"
b110100001001010000000000001010 ;
b110100001001010000000000001010 X"
b110100001001010000000000001010 _"
b110100001001010000000000001010 b"
b101 D
b101 ."
b101 E"
b101 V"
b101 F"
b101 U"
b101 E
b101 /"
b101 9"
b101 G"
b0 A
b0 -"
b0 :"
b0 A"
b100 >
b100 *"
b100 <"
b100 !#
b100 >"
b100 O"
b1000 C"
b1000 L"
b111 ""
b111 %"
b101 %
b101 z
b101 I"
b101 R"
b101 v"
b110100 :
b110100 W"
b110100 ]"
b110000 `"
b110000 a"
b1000100 #
b1000100 H"
b1000100 \"
b110000 B
b110000 B"
b110000 Z"
b100000001001000000000000000101 C
b100000001001000000000000000101 D"
b100000001001000000000000000101 Y"
b1100000101010 W
b1100000101010 w
b1100000101010 3"
b101010 X
b101010 x
b101010 2"
b111 8
b111 e"
b111 j"
b111 9
b111 i
b111 m
b111 i"
b111 o"
b101 ,
b101 f"
b101 r"
1!
#140000
0!
#145000
b1010 b
b1010 h
b1010 l
b1010 ~
b1010 ("
0K
0F
b111 %
b111 z
b111 I"
b111 R"
b111 v"
b0 O
b0 f
b0 q
b0 $"
b101 }
b101 '"
b100 Y
b100 g
b100 n
b100 y
b10 ""
b10 %"
b1010 D
b1010 ."
b1010 E"
b1010 V"
b1010 F"
b1010 U"
b1010 E
b1010 /"
b1010 9"
b1010 G"
b101 >
b101 *"
b101 <"
b101 !#
b101 >"
b101 O"
b1101 C"
b1101 L"
b111000 ^"
b101000001001100000000000000101 ;
b101000001001100000000000000101 X"
b101000001001100000000000000101 _"
b101000001001100000000000000101 b"
b111 ,
b111 f"
b111 r"
b1 8
b1 e"
b1 j"
b1 9
b1 i
b1 m
b1 i"
b1 o"
b0 V
b0 v
b0 4"
b100 Q
b100 p
b100 R
b100 s
b100 7"
b100 y"
b100 }"
b101 W
b101 w
b101 3"
b0 P
b0 r
b0 8"
b101 X
b101 x
b101 2"
1c
b0 d
b0 !"
b0 1"
b1011100 #
b1011100 H"
b1011100 \"
b110100 B
b110100 B"
b110100 Z"
b110100001001010000000000001010 C
b110100001001010000000000001010 D"
b110100001001010000000000001010 Y"
b111000 :
b111000 W"
b111000 ]"
b110100 `"
b110100 a"
1!
#150000
0!
#155000
b101 b
b101 h
b101 l
b101 ~
b101 ("
b111100 ^"
b10000001000010000000000000010 ;
b10000001000010000000000000010 X"
b10000001000010000000000000010 _"
b10000001000010000000000000010 b"
b101 D
b101 ."
b101 E"
b101 V"
b101 F"
b101 U"
b101 E
b101 /"
b101 9"
b101 G"
b110 >
b110 *"
b110 <"
b110 !#
b110 >"
b110 O"
b1010 C"
b1010 L"
b101 Y
b101 g
b101 n
b101 y
b0 }
b0 '"
b1 %
b1 z
b1 I"
b1 R"
b1 v"
b111100 :
b111100 W"
b111100 ]"
b111000 `"
b111000 a"
b1001100 #
b1001100 H"
b1001100 \"
b111000 B
b111000 B"
b111000 Z"
b101000001001100000000000000101 C
b101000001001100000000000000101 D"
b101000001001100000000000000101 Y"
b101 Q
b101 p
b101 R
b101 s
b101 7"
b101 y"
b101 }"
b1010 W
b1010 w
b1010 3"
b1010 X
b1010 x
b1010 2"
0c
0Z
0[
b100 /
b100 d"
b100 l"
b100 0
b100 j
b100 k"
b100 w"
b0 .
b0 k
b0 m"
b0 p"
b1010 8
b1010 e"
b1010 j"
b1010 9
b1010 i
b1010 m
b1010 i"
b1010 o"
b1 ,
b1 f"
b1 r"
1!
#160000
0!
#165000
1["
1$
b101 =
b101 )"
b101 ="
b101 P"
1e
b1010 %
b1010 z
b1010 I"
b1010 R"
b1010 v"
b110 Y
b110 g
b110 n
b110 y
b10 D
b10 ."
b10 E"
b10 V"
b10 F"
b10 U"
b10 E
b10 /"
b10 9"
b10 G"
b1 >
b1 *"
b1 <"
b1 !#
b1 >"
b1 O"
b100 C"
b100 L"
b1000100 ^"
b11001000011100000100000 ;
b11001000011100000100000 X"
b11001000011100000100000 _"
b11001000011100000100000 b"
b100 &
b100 s"
b100 '
b100 J"
b100 S"
b100 g"
b100 t"
b100 z"
b1010 ,
b1010 f"
b1010 r"
b101 /
b101 d"
b101 l"
b101 0
b101 j
b101 k"
b101 w"
b101 8
b101 e"
b101 j"
b101 9
b101 i
b101 m
b101 i"
b101 o"
01
02
b110 Q
b110 p
b110 R
b110 s
b110 7"
b110 y"
b110 }"
b101 W
b101 w
b101 3"
b101 X
b101 x
b101 2"
b1000100 #
b1000100 H"
b1000100 \"
b111100 B
b111100 B"
b111100 Z"
b10000001000010000000000000010 C
b10000001000010000000000000010 D"
b10000001000010000000000000010 Y"
b1000000 :
b1000000 W"
b1000000 ]"
b111100 `"
b111100 a"
1!
#170000
0!
#175000
0["
b1010 b
b1010 h
b1010 l
b1010 ~
b1010 ("
b1010 =
b1010 )"
b1010 ="
b1010 P"
0$
b1 ?
b1 +"
b1 ?"
b1 Q"
b10 L
b10 0"
b10 K"
b10 M"
1F
0e
b101 }
b101 '"
b100001000010000000100000 ;
b100001000010000000100000 X"
b100001000010000000100000 _"
b100001000010000000100000 b"
b1001000 ^"
b11100000100000 D
b11100000100000 ."
b11100000100000 E"
b11100000100000 V"
b11100000100000 F"
b11100000100000 U"
b100000 E
b100000 /"
b100000 9"
b100000 G"
b111 A
b111 -"
b111 :"
b111 A"
b100 >
b100 *"
b100 <"
b100 !#
b100 >"
b100 O"
b11 @
b11 ,"
b11 ;"
b11 ~"
b11 @"
b11 N"
b0 C"
b0 L"
b1 Y
b1 g
b1 n
b1 y
b101 O
b101 f
b101 q
b101 $"
b101 %
b101 z
b101 I"
b101 R"
b101 v"
b1001000 :
b1001000 W"
b1001000 ]"
b1000100 `"
b1000100 a"
b1110000011000000 #
b1110000011000000 H"
b1110000011000000 \"
b1000000 B
b1000000 B"
b1000000 Z"
b11001000011100000100000 C
b11001000011100000100000 D"
b11001000011100000100000 Y"
b1 Q
b1 p
b1 R
b1 s
b1 7"
b1 y"
b1 }"
b10 W
b10 w
b10 3"
b101 P
b101 r
b101 8"
b10 X
b10 x
b10 2"
b110 /
b110 d"
b110 l"
b110 0
b110 j
b110 k"
b110 w"
b101 &
b101 s"
b101 '
b101 J"
b101 S"
b101 g"
b101 t"
b101 z"
b101 ,
b101 f"
b101 r"
0(
0)
1!
#180000
0!
#185000
b1010 }
b1010 '"
b1011 b
b1011 h
b1011 l
b1011 ~
b1011 ("
1$
b1010 ?
b1010 +"
b1010 ?"
b1010 Q"
b1010 O
b1010 f
b1010 q
b1010 $"
b1 #"
b1 &"
b111 Y
b111 g
b111 n
b111 y
b10000000100000 D
b10000000100000 ."
b10000000100000 E"
b10000000100000 V"
b10000000100000 F"
b10000000100000 U"
b100 A
b100 -"
b100 :"
b100 A"
b100 @
b100 ,"
b100 ;"
b100 ~"
b100 @"
b100 N"
b1001100 ^"
b10001100001010000000000000000000 ;
b10001100001010000000000000000000 X"
b10001100001010000000000000000000 _"
b10001100001010000000000000000000 b"
b110 &
b110 s"
b110 '
b110 J"
b110 S"
b110 g"
b110 t"
b110 z"
b1 /
b1 d"
b1 l"
b1 0
b1 j
b1 k"
b1 w"
b101 .
b101 k
b101 m"
b101 p"
b1010 8
b1010 e"
b1010 j"
b1010 9
b1010 i
b1010 m
b1010 i"
b1010 o"
b111 V
b111 v
b111 4"
b100 Q
b100 p
b100 R
b100 s
b100 7"
b100 y"
b100 }"
b11 T
b11 o
b11 U
b11 u
b11 5"
b11 x"
b11100000100000 W
b11100000100000 w
b11100000100000 3"
b1010 P
b1010 r
b1010 8"
b1 S
b1 t
b1 6"
b100000 X
b100000 x
b100000 2"
b10 d
b10 !"
b10 1"
1Z
1[
b1000000011001000 #
b1000000011001000 H"
b1000000011001000 \"
b1001000 B
b1001000 B"
b1001000 Z"
b100001000010000000100000 C
b100001000010000000100000 D"
b100001000010000000100000 Y"
b1001100 :
b1001100 W"
b1001100 ]"
b1001000 `"
b1001000 a"
1!
#190000
0!
#195000
b0 =
b0 )"
b0 ="
b0 P"
0$
b101 ?
b101 +"
b101 ?"
b101 Q"
1K
1I
1G
b0 L
b0 0"
b0 K"
b0 M"
1F
b10100 b
b10100 h
b10100 l
b10100 ~
b10100 ("
b1010000 ^"
b10101100001000010000000000000100 ;
b10101100001000010000000000000100 X"
b10101100001000010000000000000100 _"
b10101100001000010000000000000100 b"
b0 D
b0 ."
b0 E"
b0 V"
b0 F"
b0 U"
b0 E
b0 /"
b0 9"
b0 G"
b0 A
b0 -"
b0 :"
b0 A"
b1000 >
b1000 *"
b1000 <"
b1000 !#
b1000 >"
b1000 O"
b1 @
b1 ,"
b1 ;"
b1 ~"
b1 @"
b1 N"
b100011 C"
b100011 L"
b100 Y
b100 g
b100 n
b100 y
b1010 #"
b1010 &"
b1010 %
b1010 z
b1010 I"
b1010 R"
b1010 v"
b1010000 :
b1010000 W"
b1010000 ]"
b1001100 `"
b1001100 a"
b1001100 #
b1001100 H"
b1001100 \"
b1001100 B
b1001100 B"
b1001100 Z"
b10001100001010000000000000000000 C
b10001100001010000000000000000000 D"
b10001100001010000000000000000000 Y"
b100 V
b100 v
b100 4"
b100 T
b100 o
b100 U
b100 u
b100 5"
b100 x"
b10000000100000 W
b10000000100000 w
b10000000100000 3"
b1010 S
b1010 t
b1010 6"
b111 /
b111 d"
b111 l"
b111 0
b111 j
b111 k"
b111 w"
b1010 .
b1010 k
b1010 m"
b1010 p"
b1011 8
b1011 e"
b1011 j"
b1011 9
b1011 i
b1011 m
b1011 i"
b1011 o"
11
12
b1 &
b1 s"
b1 '
b1 J"
b1 S"
b1 g"
b1 t"
b1 z"
b1010 ,
b1010 f"
b1010 r"
1!
#200000
0!
#205000
b101 b
b101 h
b101 l
b101 ~
b101 ("
1$
b101 =
b101 )"
b101 ="
b101 P"
1H
1K
0I
0G
0F
b1011 %
b1011 z
b1011 I"
b1011 R"
b1011 v"
b0 O
b0 f
b0 q
b0 $"
b101 #"
b101 &"
b0 }
b0 '"
b1000 Y
b1000 g
b1000 n
b1000 y
b100 D
b100 ."
b100 E"
b100 V"
b100 F"
b100 U"
b100 E
b100 /"
b100 9"
b100 G"
b1 >
b1 *"
b1 <"
b1 !#
b1 >"
b1 O"
b101011 C"
b101011 L"
b1010100 ^"
b0 ;
b0 X"
b0 _"
b0 b"
b111 &
b111 s"
b111 '
b111 J"
b111 S"
b111 g"
b111 t"
b111 z"
b1011 ,
b1011 f"
b1011 r"
1(
1)
b100 /
b100 d"
b100 l"
b100 0
b100 j
b100 k"
b100 w"
b10100 8
b10100 e"
b10100 j"
b10100 9
b10100 i
b10100 m
b10100 i"
b10100 o"
b0 V
b0 v
b0 4"
b1000 Q
b1000 p
b1000 R
b1000 s
b1000 7"
b1000 y"
b1000 }"
b1 T
b1 o
b1 U
b1 u
b1 5"
b1 x"
b0 W
b0 w
b0 3"
b0 P
b0 r
b0 8"
b101 S
b101 t
b101 6"
b0 X
b0 x
b0 2"
1c
b0 d
b0 !"
b0 1"
1`
1a
1\
1]
b1100000 #
b1100000 H"
b1100000 \"
b1010000 B
b1010000 B"
b1010000 Z"
b10101100001000010000000000000100 C
b10101100001000010000000000000100 D"
b10101100001000010000000000000100 Y"
b1010100 :
b1010100 W"
b1010100 ]"
b1010000 `"
b1010000 a"
1!
#210000
0!
#215000
b0 =
b0 )"
b0 ="
b0 P"
1$
b0 ?
b0 +"
b0 ?"
b0 Q"
b10 L
b10 0"
b10 K"
b10 M"
1F
0K
0H
b1001 b
b1001 h
b1001 l
b1001 ~
b1001 ("
b1011000 ^"
b0 D
b0 ."
b0 E"
b0 V"
b0 F"
b0 U"
b0 E
b0 /"
b0 9"
b0 G"
b0 >
b0 *"
b0 <"
b0 !#
b0 >"
b0 O"
b0 @
b0 ,"
b0 ;"
b0 ~"
b0 @"
b0 N"
b0 C"
b0 L"
b1 Y
b1 g
b1 n
b1 y
b100 }
b100 '"
b101 O
b101 f
b101 q
b101 $"
bx 3
bx c"
bx n"
bx q"
b10100 %
b10100 z
b10100 I"
b10100 R"
b10100 v"
b1011000 :
b1011000 W"
b1011000 ]"
b1010100 `"
b1010100 a"
b1010100 #
b1010100 H"
b1010100 \"
b1010100 B
b1010100 B"
b1010100 Z"
b0 C
b0 D"
b0 Y"
b1 Q
b1 p
b1 R
b1 s
b1 7"
b1 y"
b1 }"
b100 W
b100 w
b100 3"
b101 P
b101 r
b101 8"
b100 X
b100 x
b100 2"
1^
1_
0`
0a
0\
0]
0Z
0[
b1000 /
b1000 d"
b1000 l"
b1000 0
b1000 j
b1000 k"
b1000 w"
b0 .
b0 k
b0 m"
b0 p"
b101 8
b101 e"
b101 j"
b101 9
b101 i
b101 m
b101 i"
b101 o"
17
14
15
b100 &
b100 s"
b100 '
b100 J"
b100 S"
b100 g"
b100 t"
b100 z"
b10100 ,
b10100 f"
b10100 r"
1!
#220000
0!
#225000
b0 b
b0 h
b0 l
b0 ~
b0 ("
bx %
bx z
bx I"
bx R"
bx v"
b0 3
b0 c"
b0 n"
b0 q"
b0 O
b0 f
b0 q
b0 $"
b0 #"
b0 &"
b0 }
b0 '"
b0 Y
b0 g
b0 n
b0 y
b1011100 ^"
b1000 &
b1000 s"
b1000 '
b1000 J"
b1000 S"
b1000 g"
b1000 t"
b1000 z"
b101 ,
b101 f"
b101 r"
bx *
bx h"
bx u"
1+
b1 /
b1 d"
b1 l"
b1 0
b1 j
b1 k"
b1 w"
b101 .
b101 k
b101 m"
b101 p"
b1001 8
b1001 e"
b1001 j"
b1001 9
b1001 i
b1001 m
b1001 i"
b1001 o"
16
07
04
05
01
02
b0 Q
b0 p
b0 R
b0 s
b0 7"
b0 y"
b0 }"
b0 T
b0 o
b0 U
b0 u
b0 5"
b0 x"
b0 W
b0 w
b0 3"
b0 P
b0 r
b0 8"
b0 S
b0 t
b0 6"
b0 X
b0 x
b0 2"
0c
b10 d
b10 !"
b10 1"
0^
0_
1Z
1[
b1011000 #
b1011000 H"
b1011000 \"
b1011000 B
b1011000 B"
b1011000 Z"
b1011100 :
b1011100 W"
b1011100 ]"
b1011000 `"
b1011000 a"
1!
#230000
0!
#235000
b1100000 ^"
b1001 %
b1001 z
b1001 I"
b1001 R"
b1001 v"
b1100000 :
b1100000 W"
b1100000 ]"
b1011100 `"
b1011100 a"
b1011100 #
b1011100 H"
b1011100 \"
b1011100 B
b1011100 B"
b1011100 Z"
b0 /
b0 d"
b0 l"
b0 0
b0 j
b0 k"
b0 w"
b0 .
b0 k
b0 m"
b0 p"
b0 8
b0 e"
b0 j"
b0 9
b0 i
b0 m
b0 i"
b0 o"
06
11
12
b1 &
b1 s"
b1 '
b1 J"
b1 S"
b1 g"
b1 t"
b1 z"
b1001 ,
b1001 f"
b1001 r"
b0 *
b0 h"
b0 u"
0+
0(
0)
1!
#240000
0!
#245000
b0 %
b0 z
b0 I"
b0 R"
b0 v"
b1100100 ^"
b100001000010100000000000000001 ;
b100001000010100000000000000001 X"
b100001000010100000000000000001 _"
b100001000010100000000000000001 b"
b0 &
b0 s"
b0 '
b0 J"
b0 S"
b0 g"
b0 t"
b0 z"
b0 ,
b0 f"
b0 r"
1(
1)
b1100000 #
b1100000 H"
b1100000 \"
b1100000 B
b1100000 B"
b1100000 Z"
b1100100 :
b1100100 W"
b1100100 ]"
b1100000 `"
b1100000 a"
1!
#250000
0!
#255000
x$
bx ?
bx +"
bx ?"
bx Q"
1K
b0 L
b0 0"
b0 K"
b0 M"
1F
b1101000 ^"
b10001100001010110000000000000100 ;
b10001100001010110000000000000100 X"
b10001100001010110000000000000100 _"
b10001100001010110000000000000100 b"
b1 D
b1 ."
b1 E"
b1 V"
b1 F"
b1 U"
b1 E
b1 /"
b1 9"
b1 G"
b1010 >
b1010 *"
b1010 <"
b1010 !#
b1010 >"
b1010 O"
b1000 @
b1000 ,"
b1000 ;"
b1000 ~"
b1000 @"
b1000 N"
b1000 C"
b1000 L"
b1101000 :
b1101000 W"
b1101000 ]"
b1100100 `"
b1100100 a"
b1101000 #
b1101000 H"
b1101000 \"
b1100100 B
b1100100 B"
b1100100 Z"
b100001000010100000000000000001 C
b100001000010100000000000000001 D"
b100001000010100000000000000001 Y"
1!
#260000
0!
#265000
bx b
bx h
bx l
bx ~
bx ("
0$
b101 ?
b101 +"
b101 ?"
b101 Q"
1I
1G
1K
1F
bx #"
bx &"
b1 }
b1 '"
b1010 Y
b1010 g
b1010 n
b1010 y
b100 D
b100 ."
b100 E"
b100 V"
b100 F"
b100 U"
b100 E
b100 /"
b100 9"
b100 G"
b1011 >
b1011 *"
b1011 <"
b1011 !#
b1011 >"
b1011 O"
b1 @
b1 ,"
b1 ;"
b1 ~"
b1 @"
b1 N"
b100011 C"
b100011 L"
b1101100 ^"
b0 ;
b0 X"
b0 _"
b0 b"
b1010 Q
b1010 p
b1010 R
b1010 s
b1010 7"
b1010 y"
b1010 }"
b1000 T
b1000 o
b1000 U
b1000 u
b1000 5"
b1000 x"
b1 W
b1 w
b1 3"
bx S
bx t
bx 6"
b1 X
b1 x
b1 2"
1c
b0 d
b0 !"
b0 1"
b1111000 #
b1111000 H"
b1111000 \"
b1101000 B
b1101000 B"
b1101000 Z"
b10001100001010110000000000000100 C
b10001100001010110000000000000100 D"
b10001100001010110000000000000100 Y"
b1101100 :
b1101100 W"
b1101100 ]"
b1101000 `"
b1101000 a"
1!
#270000
0!
#275000
1$
b0 ?
b0 +"
b0 ?"
b0 Q"
b10 L
b10 0"
b10 K"
b10 M"
0K
0I
0G
1F
b1001 b
b1001 h
b1001 l
b1001 ~
b1001 ("
b1110000 ^"
bx ;
bx X"
bx _"
bx b"
b0 D
b0 ."
b0 E"
b0 V"
b0 F"
b0 U"
b0 E
b0 /"
b0 9"
b0 G"
b0 >
b0 *"
b0 <"
b0 !#
b0 >"
b0 O"
b0 @
b0 ,"
b0 ;"
b0 ~"
b0 @"
b0 N"
b0 C"
b0 L"
b1011 Y
b1011 g
b1011 n
b1011 y
b100 }
b100 '"
0J
1<
1-
b101 #"
b101 &"
b1110000 :
b1110000 W"
b1110000 ]"
b1101100 `"
b1101100 a"
b1101100 #
b1101100 H"
b1101100 \"
b1101100 B
b1101100 B"
b1101100 Z"
b0 C
b0 D"
b0 Y"
b1011 Q
b1011 p
b1011 R
b1011 s
b1011 7"
b1011 y"
b1011 }"
b1 T
b1 o
b1 U
b1 u
b1 5"
b1 x"
b100 W
b100 w
b100 3"
b101 S
b101 t
b101 6"
b100 X
b100 x
b100 2"
1`
1a
1\
1]
b1010 /
b1010 d"
b1010 l"
b1010 0
b1010 j
b1010 k"
b1010 w"
bx 8
bx e"
bx j"
bx 9
bx i
bx m
bx i"
bx o"
1!
#280000
0!
#285000
b0 b
b0 h
b0 l
b0 ~
b0 ("
bx =
bx )"
bx ="
bx P"
x$
bx ?
bx +"
bx ?"
bx Q"
b0 L
b0 0"
b0 K"
b0 M"
0F
bx %
bx z
bx I"
bx R"
bx v"
b101 3
b101 c"
b101 n"
b101 q"
b0 #"
b0 &"
b0 }
b0 '"
b0 Y
b0 g
b0 n
b0 y
bx D
bx ."
bx E"
bx V"
bx F"
bx U"
bx E
bx /"
bx 9"
bx G"
bx A
bx -"
bx :"
bx A"
bx >
bx *"
bx <"
bx !#
bx >"
bx O"
bx @
bx ,"
bx ;"
bx ~"
bx @"
bx N"
bx C"
bx L"
b1110100 ^"
b1010 &
b1010 s"
b1010 '
b1010 J"
b1010 S"
b1010 g"
b1010 t"
b1010 z"
bx ,
bx f"
bx r"
b1011 /
b1011 d"
b1011 l"
b1011 0
b1011 j
b1011 k"
b1011 w"
b1001 8
b1001 e"
b1001 j"
b1001 9
b1001 i
b1001 m
b1001 i"
b1001 o"
17
14
15
b0 Q
b0 p
b0 R
b0 s
b0 7"
b0 y"
b0 }"
b0 T
b0 o
b0 U
b0 u
b0 5"
b0 x"
b0 W
b0 w
b0 3"
b0 S
b0 t
b0 6"
b0 X
b0 x
b0 2"
0c
b10 d
b10 !"
b10 1"
0`
0a
0\
0]
bx #
bx H"
bx \"
b1110000 B
b1110000 B"
b1110000 Z"
bx C
bx D"
bx Y"
b1110100 :
b1110100 W"
b1110100 ]"
b1110000 `"
b1110000 a"
1!
#290000
0!
#295000
bx }
bx '"
bx b
bx h
bx l
bx ~
bx ("
b1111000 ^"
bx Y
bx g
bx n
bx y
bx O
bx f
bx q
bx $"
bx #"
bx &"
b0 3
b0 c"
b0 n"
b0 q"
b101 %
b101 z
b101 I"
b101 R"
b101 v"
b1111000 :
b1111000 W"
b1111000 ]"
b1110100 `"
b1110100 a"
b1110100 B
b1110100 B"
b1110100 Z"
bx V
bx v
bx 4"
bx Q
bx p
bx R
bx s
bx 7"
bx y"
bx }"
bx T
bx o
bx U
bx u
bx 5"
bx x"
bx W
bx w
bx 3"
bx P
bx r
bx 8"
bx S
bx t
bx 6"
bx X
bx x
bx 2"
b0 d
b0 !"
b0 1"
0Z
0[
b0 /
b0 d"
b0 l"
b0 0
b0 j
b0 k"
b0 w"
b0 8
b0 e"
b0 j"
b0 9
b0 i
b0 m
b0 i"
b0 o"
07
04
05
b1011 &
b1011 s"
b1011 '
b1011 J"
b1011 S"
b1011 g"
b1011 t"
b1011 z"
b1001 ,
b1001 f"
b1001 r"
b101 *
b101 h"
b101 u"
1+
1!
#300000
0!
#305000
b0 %
b0 z
b0 I"
b0 R"
b0 v"
b1111100 ^"
b0 &
b0 s"
b0 '
b0 J"
b0 S"
b0 g"
b0 t"
b0 z"
b0 ,
b0 f"
b0 r"
b0 *
b0 h"
b0 u"
0+
bx /
bx d"
bx l"
bx 0
bx j
bx k"
bx w"
bx .
bx k
bx m"
bx p"
bx 8
bx e"
bx j"
bx 9
bx i
bx m
bx i"
bx o"
01
02
b1111000 B
b1111000 B"
b1111000 Z"
b1111100 :
b1111100 W"
b1111100 ]"
b1111000 `"
b1111000 a"
1!
#310000
0!
#315000
b10000000 ^"
bx %
bx z
bx I"
bx R"
bx v"
b10000000 :
b10000000 W"
b10000000 ]"
b1111100 `"
b1111100 a"
b1111100 B
b1111100 B"
b1111100 Z"
bx &
bx s"
bx '
bx J"
bx S"
bx g"
bx t"
bx z"
bx ,
bx f"
bx r"
0(
0)
1!
#320000
0!
#325000
b10000100 ^"
b10000000 B
b10000000 B"
b10000000 Z"
b10000100 :
b10000100 W"
b10000100 ]"
b10000000 `"
b10000000 a"
1!
#330000
0!
#335000
b10001000 ^"
b10001000 :
b10001000 W"
b10001000 ]"
b10000100 `"
b10000100 a"
b10000100 B
b10000100 B"
b10000100 Z"
1!
#340000
0!
#345000
b10001100 ^"
b10001000 B
b10001000 B"
b10001000 Z"
b10001100 :
b10001100 W"
b10001100 ]"
b10001000 `"
b10001000 a"
1!
#350000
0!
#355000
b10010000 ^"
b10010000 :
b10010000 W"
b10010000 ]"
b10001100 `"
b10001100 a"
b10001100 B
b10001100 B"
b10001100 Z"
1!
#360000
0!
#365000
b10010100 ^"
b10010000 B
b10010000 B"
b10010000 Z"
b10010100 :
b10010100 W"
b10010100 ]"
b10010000 `"
b10010000 a"
1!
#370000
0!
#375000
b10011000 ^"
b10011000 :
b10011000 W"
b10011000 ]"
b10010100 `"
b10010100 a"
b10010100 B
b10010100 B"
b10010100 Z"
1!
#380000
0!
#385000
b10011100 ^"
b10011000 B
b10011000 B"
b10011000 Z"
b10011100 :
b10011100 W"
b10011100 ]"
b10011000 `"
b10011000 a"
1!
#390000
0!
#395000
b10100000 ^"
b10100000 :
b10100000 W"
b10100000 ]"
b10011100 `"
b10011100 a"
b10011100 B
b10011100 B"
b10011100 Z"
1!
#400000
0!
#405000
b10100100 ^"
b10100000 B
b10100000 B"
b10100000 Z"
b10100100 :
b10100100 W"
b10100100 ]"
b10100000 `"
b10100000 a"
1!
#410000
0!
#415000
b10101000 ^"
b10101000 :
b10101000 W"
b10101000 ]"
b10100100 `"
b10100100 a"
b10100100 B
b10100100 B"
b10100100 Z"
1!
#420000
0!
#425000
b10101100 ^"
b10101000 B
b10101000 B"
b10101000 Z"
b10101100 :
b10101100 W"
b10101100 ]"
b10101000 `"
b10101000 a"
1!
#430000
0!
#435000
b10110000 ^"
b10110000 :
b10110000 W"
b10110000 ]"
b10101100 `"
b10101100 a"
b10101100 B
b10101100 B"
b10101100 Z"
1!
#440000
0!
#445000
b10110100 ^"
b10110000 B
b10110000 B"
b10110000 Z"
b10110100 :
b10110100 W"
b10110100 ]"
b10110000 `"
b10110000 a"
1!
#450000
0!
#455000
b10111000 ^"
b10111000 :
b10111000 W"
b10111000 ]"
b10110100 `"
b10110100 a"
b10110100 B
b10110100 B"
b10110100 Z"
1!
#460000
0!
#465000
b10111100 ^"
b10111000 B
b10111000 B"
b10111000 Z"
b10111100 :
b10111100 W"
b10111100 ]"
b10111000 `"
b10111000 a"
1!
#470000
0!
#475000
b11000000 ^"
b11000000 :
b11000000 W"
b11000000 ]"
b10111100 `"
b10111100 a"
b10111100 B
b10111100 B"
b10111100 Z"
1!
#480000
0!
#485000
b11000100 ^"
b11000000 B
b11000000 B"
b11000000 Z"
b11000100 :
b11000100 W"
b11000100 ]"
b11000000 `"
b11000000 a"
1!
#490000
0!
#495000
b11001000 ^"
b11001000 :
b11001000 W"
b11001000 ]"
b11000100 `"
b11000100 a"
b11000100 B
b11000100 B"
b11000100 Z"
1!
#500000
0!
