
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.235572                       # Number of seconds simulated
sim_ticks                                3235572441000                       # Number of ticks simulated
final_tick                               3235572441000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1498063                       # Simulator instruction rate (inst/s)
host_op_rate                                  1704694                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2576064483                       # Simulator tick rate (ticks/s)
host_mem_usage                                 879716                       # Number of bytes of host memory used
host_seconds                                  1256.01                       # Real time elapsed on the host
sim_insts                                  1881587990                       # Number of instructions simulated
sim_ops                                    2141119040                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu2.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu3.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu4.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu5.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu6.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu7.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           356                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu2.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu3.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu4.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu5.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu6.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu7.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          356                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst            5                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu2.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu3.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu4.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu5.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu6.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu7.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total             89                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu2.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu3.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu4.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu5.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu6.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu7.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total              110                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst            6                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu2.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu3.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu4.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu5.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu6.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu7.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total          110                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu2.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu3.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu4.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu5.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu6.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu7.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total             110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::realview.ide       314880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.dtb.walker        70464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker        65280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst        4468708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       38569328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker        55808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker        57408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1548320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       13779323                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker        61696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker        65088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst      162108148                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       66344855                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker        70016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker        75328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst      321559992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data      119437251                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker        55424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.itb.walker        57088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst      481983956                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data      172212983                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker        30528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker        18368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst      640589088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data      217529915                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker        35200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker        41664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst      801764032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data      275741787                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.dtb.walker        54080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker        55296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst      961450696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data      329655388                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4609927386                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      4468708                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1548320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst    162108148                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst    321559992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst    481983956                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst    640589088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst    801764032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst    961450696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    3375472940                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     87917504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide     11153920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu0.data        18064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu4.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu5.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu6.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu7.data           40                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        99089852                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::realview.ide         4920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker         1101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker         1020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst           78277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          603273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker          872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker          897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           24350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          215333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker          964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker         1017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst        40038727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data        13538546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker         1094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker         1177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst        80041923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data        26872035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker          866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.itb.walker          892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst       120049784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data        40197068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker          477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker          287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst       160032477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data        53406641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker          550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker          651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst       200056603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data        66818124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.dtb.walker          845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker          864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst       240057469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data        80162438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1122211562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1373711                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide       174280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data           4522                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu4.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu5.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu6.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu7.data             10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1552607                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::realview.ide          97318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.dtb.walker        21778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        20176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           1381118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          11920403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker        17248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        17743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            478530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           4258697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker        19068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker        20116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          50101845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          20504828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker        21639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker        23281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          99382721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          36913793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker        17130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.itb.walker        17644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst         148964044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          53224889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker         9435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker         5677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst         197983232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          67230736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker        10879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker        12877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst         247796656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          85221948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.dtb.walker        16714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker        17090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst         297150107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data         101884719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1424764078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1381118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       478530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     50101845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     99382721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst    148964044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst    197983232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst    247796656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst    297150107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1043238253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        27172164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide       3447279                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data             5583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu4.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu5.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu6.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu7.data               12                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             30625138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        27172164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide       3544597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        21778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        20176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1381118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         11925986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker        17248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        17743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           478530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          4258714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker        19068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker        20116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         50101845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         20504844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker        21639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker        23281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         99382721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         36913810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker        17130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.itb.walker        17644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst        148964044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         53224905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker         9435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker         5677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst        197983232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         67230752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker        10879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker        12877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst        247796656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         85221965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.dtb.walker        16714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker        17090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst        297150107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data        101884731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1455389216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   3127525921250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    108042740000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        211331599440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        211331599440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         69992995815                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         69992995815                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1879943823750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1879943823750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2161268419005                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2161268419005                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq         1140493072                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp        1140493090                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             51214                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            51214                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          4041805                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFReq               18                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFResp              18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          310163                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        220113                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         530276                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2303901                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2303901                       # Transaction distribution
system.tol2bus.trans_dist::LoadLockedReq           18                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondReq            18                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondResp           18                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      7303732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5195323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       150788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       398050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4157342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2744674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side       114624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       298552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     84000602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     29619953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       167298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       387452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side    162586544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     55547686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side       102832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       206918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side    242826136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side     82216423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side       104688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       241170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side    320912264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side    107467082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side        46002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       104384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side    402914258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side    135456015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side       174008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       362198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side    482679122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side    161995609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side       100748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       216362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            2290798839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    233178104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    189256255                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       301576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       796100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    133024144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     98303847                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side       229248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       597104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    287648164                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    161546325                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       334596                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       774904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    401645608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    186837081                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side       205664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       413836                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side    569233412                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side    239941846                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side       209376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       482340                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side    667702288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side    241787210                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        92004                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       208768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side    891396976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side    344585452                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side       348016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       724396                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side   1043503864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side    391538194                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side       201496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       432724                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6087480918                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          185496                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         27301576                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.006685                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081488                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              27119065     99.33%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::48                182511      0.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27301576                       # Request fanout histogram
system.membus.trans_dist::ReadReq          1121200372                       # Transaction distribution
system.membus.trans_dist::ReadResp         1121200390                       # Transaction distribution
system.membus.trans_dist::WriteReq              51214                       # Transaction distribution
system.membus.trans_dist::WriteResp             51214                       # Transaction distribution
system.membus.trans_dist::Writeback           1373711                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                18                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               18                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       174280                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       174280                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           316165                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         216784                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          143539                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1202636                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1070941                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            18                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             18                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            18                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       365022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       365022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       159188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.nvmem.port          178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        46818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   2246604410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total   2246810594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2247175616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11680704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11680704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       193668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.nvmem.port          356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        93636                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4697548438                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   4697836098                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4709516802                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           4233959                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4233959    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4233959                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      6                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                      370688                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                           318                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2493                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                   11153920                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         3255                       # Number of DMA write transactions.
system.l2.tags.replacements                   1992634                       # number of replacements
system.l2.tags.tagsinuse                 32131.683628                       # Cycle average of tags in use
system.l2.tags.total_refs                    13860884                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1992634                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.956061                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3163942500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    17169.527442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     3.339799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     0.592499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      4875.587421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      4310.703320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     0.360327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.462412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       531.231631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data      3442.392041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     1.384528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     0.740720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       149.033053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       157.094228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     0.236197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     0.365749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        42.058629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        56.911428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.dtb.walker     1.977052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.itb.walker     0.298629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        89.073640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        85.202729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.dtb.walker     2.806444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.itb.walker     0.230182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst       405.940235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data        82.750853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.dtb.walker     0.779951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.itb.walker     0.870949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst       443.009233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       140.673137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.dtb.walker     0.269499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.itb.walker     0.307355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        76.338226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data        59.134091                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.523972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.148791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.131552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.016212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.105053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.004548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.004794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.dtb.walker     0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.002718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.002600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.dtb.walker     0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.012388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.002525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.dtb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.itb.walker     0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.013520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.004293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.002330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.001805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980581                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31574                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1065                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7710                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16284                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6104                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.000732                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.963562                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 208917285                       # Number of tag accesses
system.l2.tags.data_accesses                208917285                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker        150404                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker         54272                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst             3573584                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              846824                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker        120461                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker         43423                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst             2054309                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              492013                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker        147278                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker         62992                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst             1961562                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              627990                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker         69934                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker         32780                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst             1251337                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              412395                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.dtb.walker         82830                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.itb.walker         33909                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst             1363272                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data              431760                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.dtb.walker         39380                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.itb.walker         16009                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst              423643                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data              137542                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.dtb.walker        149992                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.itb.walker         70454                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst             1400514                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data              428981                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.dtb.walker         76417                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.itb.walker         33622                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst             1282080                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data              392216                       # number of ReadReq hits
system.l2.ReadReq_hits::total                18264179                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          4041805                       # number of Writeback hits
system.l2.Writeback_hits::total               4041805                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data             3216                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data             2986                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data             2776                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data             3936                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data             2880                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data             1277                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data             3429                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data             2303                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                22803                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            889                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data            435                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data            480                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data            420                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data            368                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data            118                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data            265                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data            354                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               3329                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data            220782                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data            128310                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data            181416                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data            120987                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data            117266                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data             48000                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data            139095                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data            116604                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1072460                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker         150404                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker          54272                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst              3573584                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data              1067606                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker         120461                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker          43423                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst              2054309                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               620323                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker         147278                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker          62992                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst              1961562                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               809406                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker          69934                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker          32780                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst              1251337                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               533382                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.dtb.walker          82830                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.itb.walker          33909                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst              1363272                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data               549026                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.dtb.walker          39380                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.itb.walker          16009                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst               423643                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data               185542                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.dtb.walker         149992                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.itb.walker          70454                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst              1400514                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data               568076                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.dtb.walker          76417                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.itb.walker          33622                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst              1282080                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data               508820                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19336639                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker        150404                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker         54272                       # number of overall hits
system.l2.overall_hits::cpu0.inst             3573584                       # number of overall hits
system.l2.overall_hits::cpu0.data             1067606                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker        120461                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker         43423                       # number of overall hits
system.l2.overall_hits::cpu1.inst             2054309                       # number of overall hits
system.l2.overall_hits::cpu1.data              620323                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker        147278                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker         62992                       # number of overall hits
system.l2.overall_hits::cpu2.inst             1961562                       # number of overall hits
system.l2.overall_hits::cpu2.data              809406                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker         69934                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker         32780                       # number of overall hits
system.l2.overall_hits::cpu3.inst             1251337                       # number of overall hits
system.l2.overall_hits::cpu3.data              533382                       # number of overall hits
system.l2.overall_hits::cpu4.dtb.walker         82830                       # number of overall hits
system.l2.overall_hits::cpu4.itb.walker         33909                       # number of overall hits
system.l2.overall_hits::cpu4.inst             1363272                       # number of overall hits
system.l2.overall_hits::cpu4.data              549026                       # number of overall hits
system.l2.overall_hits::cpu5.dtb.walker         39380                       # number of overall hits
system.l2.overall_hits::cpu5.itb.walker         16009                       # number of overall hits
system.l2.overall_hits::cpu5.inst              423643                       # number of overall hits
system.l2.overall_hits::cpu5.data              185542                       # number of overall hits
system.l2.overall_hits::cpu6.dtb.walker        149992                       # number of overall hits
system.l2.overall_hits::cpu6.itb.walker         70454                       # number of overall hits
system.l2.overall_hits::cpu6.inst             1400514                       # number of overall hits
system.l2.overall_hits::cpu6.data              568076                       # number of overall hits
system.l2.overall_hits::cpu7.dtb.walker         76417                       # number of overall hits
system.l2.overall_hits::cpu7.itb.walker         33622                       # number of overall hits
system.l2.overall_hits::cpu7.inst             1282080                       # number of overall hits
system.l2.overall_hits::cpu7.data              508820                       # number of overall hits
system.l2.overall_hits::total                19336639                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker         1101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker         1020                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst             69260                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data            258584                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker          872                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker          897                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst             24182                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             74674                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker          964                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker         1017                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst             32554                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             81614                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker         1094                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker         1177                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst             23205                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             74495                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.dtb.walker          866                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.itb.walker          892                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst             29747                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             74983                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.dtb.walker          477                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.itb.walker          287                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst              7653                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data             17625                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.dtb.walker          550                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.itb.walker          651                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst             25627                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data             52657                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.dtb.walker          845                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.itb.walker          864                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst             20347                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data             61371                       # number of ReadReq misses
system.l2.ReadReq_misses::total                942152                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data          18473                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          12020                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          15060                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          11853                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          13066                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data           5134                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data          10886                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data          12147                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              98639                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data         3258                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         3234                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data         2225                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data         1848                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data         1837                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data          444                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data         1353                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data         1896                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            16095                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data          349163                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data          143296                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data          126431                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data          128417                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data          118954                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data           49264                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data           92466                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data           91755                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1099746                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker         1101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker         1020                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst              69260                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             607747                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker          872                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker          897                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst              24182                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data             217970                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker          964                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker         1017                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst              32554                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data             208045                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker         1094                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker         1177                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst              23205                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data             202912                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.dtb.walker          866                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.itb.walker          892                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst              29747                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data             193937                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.dtb.walker          477                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.itb.walker          287                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst               7653                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data              66889                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.dtb.walker          550                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.itb.walker          651                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst              25627                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data             145123                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.dtb.walker          845                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.itb.walker          864                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst              20347                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data             153126                       # number of demand (read+write) misses
system.l2.demand_misses::total                2041898                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker         1101                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker         1020                       # number of overall misses
system.l2.overall_misses::cpu0.inst             69260                       # number of overall misses
system.l2.overall_misses::cpu0.data            607747                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker          872                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker          897                       # number of overall misses
system.l2.overall_misses::cpu1.inst             24182                       # number of overall misses
system.l2.overall_misses::cpu1.data            217970                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker          964                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker         1017                       # number of overall misses
system.l2.overall_misses::cpu2.inst             32554                       # number of overall misses
system.l2.overall_misses::cpu2.data            208045                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker         1094                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker         1177                       # number of overall misses
system.l2.overall_misses::cpu3.inst             23205                       # number of overall misses
system.l2.overall_misses::cpu3.data            202912                       # number of overall misses
system.l2.overall_misses::cpu4.dtb.walker          866                       # number of overall misses
system.l2.overall_misses::cpu4.itb.walker          892                       # number of overall misses
system.l2.overall_misses::cpu4.inst             29747                       # number of overall misses
system.l2.overall_misses::cpu4.data            193937                       # number of overall misses
system.l2.overall_misses::cpu5.dtb.walker          477                       # number of overall misses
system.l2.overall_misses::cpu5.itb.walker          287                       # number of overall misses
system.l2.overall_misses::cpu5.inst              7653                       # number of overall misses
system.l2.overall_misses::cpu5.data             66889                       # number of overall misses
system.l2.overall_misses::cpu6.dtb.walker          550                       # number of overall misses
system.l2.overall_misses::cpu6.itb.walker          651                       # number of overall misses
system.l2.overall_misses::cpu6.inst             25627                       # number of overall misses
system.l2.overall_misses::cpu6.data            145123                       # number of overall misses
system.l2.overall_misses::cpu7.dtb.walker          845                       # number of overall misses
system.l2.overall_misses::cpu7.itb.walker          864                       # number of overall misses
system.l2.overall_misses::cpu7.inst             20347                       # number of overall misses
system.l2.overall_misses::cpu7.data            153126                       # number of overall misses
system.l2.overall_misses::total               2041898                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker       151505                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker        55292                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst         3642844                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data         1105408                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker       121333                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker        44320                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst         2078491                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          566687                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker       148242                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker        64009                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst         1994116                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          709604                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker        71028                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker        33957                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst         1274542                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          486890                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.dtb.walker        83696                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.itb.walker        34801                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst         1393019                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data          506743                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.dtb.walker        39857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.itb.walker        16296                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst          431296                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data          155167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.dtb.walker       150542                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.itb.walker        71105                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst         1426141                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data          481638                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.dtb.walker        77262                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.itb.walker        34486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst         1302427                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data          453587                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            19206331                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      4041805                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           4041805                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data        21689                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        15006                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        17836                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        15789                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        15946                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data         6411                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data        14315                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data        14450                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           121442                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data         4147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         3669                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         2705                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data         2268                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data         2205                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data          562                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data         1618                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data         2250                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          19424                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data        569945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data        271606                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data        307847                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data        249404                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data        236220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data         97264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data        231561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data        208359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2172206                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker       151505                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker        55292                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst          3642844                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data          1675353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker       121333                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker        44320                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst          2078491                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           838293                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker       148242                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker        64009                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst          1994116                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data          1017451                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker        71028                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker        33957                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst          1274542                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           736294                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.dtb.walker        83696                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.itb.walker        34801                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst          1393019                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data           742963                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.dtb.walker        39857                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.itb.walker        16296                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst           431296                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data           252431                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.dtb.walker       150542                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.itb.walker        71105                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst          1426141                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data           713199                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.dtb.walker        77262                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.itb.walker        34486                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst          1302427                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data           661946                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21378537                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker       151505                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker        55292                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst         3642844                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data         1675353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker       121333                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker        44320                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst         2078491                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          838293                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker       148242                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker        64009                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst         1994116                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data         1017451                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker        71028                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker        33957                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst         1274542                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          736294                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.dtb.walker        83696                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.itb.walker        34801                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst         1393019                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data          742963                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.dtb.walker        39857                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.itb.walker        16296                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst          431296                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data          252431                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.dtb.walker       150542                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.itb.walker        71105                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst         1426141                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data          713199                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.dtb.walker        77262                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.itb.walker        34486                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst         1302427                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data          661946                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21378537                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.007267                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.018448                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.019013                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.233926                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.007187                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.020239                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.011634                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.131773                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.006503                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.015888                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.016325                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.115013                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.015402                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.034661                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.018207                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.153002                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.dtb.walker     0.010347                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.itb.walker     0.025631                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.021354                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.147970                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.dtb.walker     0.011968                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.itb.walker     0.017612                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.017744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.113587                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.dtb.walker     0.003653                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.itb.walker     0.009155                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.017969                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.109329                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.dtb.walker     0.010937                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.itb.walker     0.025054                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.015622                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.135301                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.049054                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.851722                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.801013                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.844360                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.750713                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.819390                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.800811                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.760461                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.840623                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.812231                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.785628                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.881439                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.822551                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.814815                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.833107                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.790036                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.836218                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.842667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.828614                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.612626                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.527588                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.410694                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.514896                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.503573                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.506498                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.399316                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.440370                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506281                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.007267                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.018448                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.019013                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.362758                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.007187                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.020239                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.011634                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.260016                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.006503                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.015888                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.016325                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.204477                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.015402                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.034661                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.018207                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.275586                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.dtb.walker     0.010347                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.itb.walker     0.025631                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.021354                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.261032                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.dtb.walker     0.011968                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.itb.walker     0.017612                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.017744                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.264979                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.dtb.walker     0.003653                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.itb.walker     0.009155                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.017969                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.203482                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.dtb.walker     0.010937                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.itb.walker     0.025054                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.015622                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.231327                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095512                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.007267                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.018448                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.019013                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.362758                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.007187                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.020239                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.011634                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.260016                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.006503                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.015888                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.016325                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.204477                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.015402                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.034661                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.018207                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.275586                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.dtb.walker     0.010347                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.itb.walker     0.025631                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.021354                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.261032                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.dtb.walker     0.011968                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.itb.walker     0.017612                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.017744                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.264979                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.dtb.walker     0.003653                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.itb.walker     0.009155                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.017969                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.203482                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.dtb.walker     0.010937                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.itb.walker     0.025054                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.015622                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.231327                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095512                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1373711                       # number of writebacks
system.l2.writebacks::total                   1373711                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                52027                       # Transaction distribution
system.iobus.trans_dist::ReadResp               52027                       # Transaction distribution
system.iobus.trans_dist::WriteReq              210078                       # Transaction distribution
system.iobus.trans_dist::WriteResp              35798                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       174280                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        59214                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          134                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        55912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf          210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       159188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       365022                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       365022                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  524210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        74896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        32261                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf          265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          253                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       193668                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side     11544120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total     11544120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11737788                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    71285349                       # DTB read hits
system.cpu0.dtb.read_misses                    102815                       # DTB read misses
system.cpu0.dtb.write_hits                   51808311                       # DTB write hits
system.cpu0.dtb.write_misses                    12077                       # DTB write misses
system.cpu0.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                   24163                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                   51623                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                  6704                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                     1588                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                71388164                       # DTB read accesses
system.cpu0.dtb.write_accesses               51820388                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        123093660                       # DTB hits
system.cpu0.dtb.misses                         114892                       # DTB misses
system.cpu0.dtb.accesses                    123208552                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   328047951                       # ITB inst hits
system.cpu0.itb.inst_misses                     39897                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                   24163                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                   29519                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               328087848                       # ITB inst accesses
system.cpu0.itb.hits                        328047951                       # DTB hits
system.cpu0.itb.misses                          39897                       # DTB misses
system.cpu0.itb.accesses                    328087848                       # DTB accesses
system.cpu0.numCycles                      6471148985                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  313837747                       # Number of instructions committed
system.cpu0.committedOps                    382860963                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            336752235                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 43337                       # Number of float alu accesses
system.cpu0.num_func_calls                   30444503                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     42843627                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   336752235                       # number of integer instructions
system.cpu0.num_fp_insts                        43337                       # number of float instructions
system.cpu0.num_int_register_reads          607963673                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         234196831                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               35902                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               7964                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          1155108313                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          148099642                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    125959812                       # number of memory refs
system.cpu0.num_load_insts                   72068596                       # Number of load instructions
system.cpu0.num_store_insts                  53891216                       # Number of store instructions
system.cpu0.num_idle_cycles              6074029914.170740                       # Number of idle cycles
system.cpu0.num_busy_cycles              397119070.829260                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.061368                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.938632                       # Percentage of idle cycles
system.cpu0.Branches                         76055345                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 2776      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                261595494     67.37%     67.37% # Class of executed instruction
system.cpu0.op_class::IntMult                  706295      0.18%     67.56% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  9      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                 82      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                 24      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  4      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             14439      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 7      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::MemRead                72068596     18.56%     86.12% # Class of executed instruction
system.cpu0.op_class::MemWrite               53891216     13.88%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 388278942                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    4102                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements          3642323                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.717771                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          324394065                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3642323                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            89.062410                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      12135494000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.717771                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999449                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999449                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        659808508                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       659808508                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst    324439988                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      324439988                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    324439988                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       324439988                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    324439988                       # number of overall hits
system.cpu0.icache.overall_hits::total      324439988                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      3642844                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3642844                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      3642844                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3642844                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      3642844                       # number of overall misses
system.cpu0.icache.overall_misses::total      3642844                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst    328082832                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    328082832                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    328082832                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    328082832                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    328082832                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    328082832                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011103                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011103                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011103                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011103                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.011103                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011103                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          1698194                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          951.224481                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          121170478                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1698194                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            71.352553                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         40045500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   951.224481                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.928930                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.928930                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          460                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          476                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        248078550                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       248078550                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     68265611                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       68265611                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     50080763                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      50080763                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data       795731                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       795731                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1032884                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1032884                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       989864                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       989864                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data    118346374                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       118346374                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data    119142105                       # number of overall hits
system.cpu0.dcache.overall_hits::total      119142105                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       994560                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       994560                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       661497                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       661497                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data       233365                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       233365                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        15983                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        15983                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        49078                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        49078                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1656057                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1656057                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1889422                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1889422                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     69260171                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     69260171                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     50742260                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     50742260                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data      1029096                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1029096                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      1048867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1048867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      1038942                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1038942                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data    120002431                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    120002431                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data    121031527                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    121031527                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.014360                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014360                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.013036                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013036                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.226767                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.226767                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.015238                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.015238                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.047238                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047238                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.013800                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.013800                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.015611                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015611                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1113533                       # number of writebacks
system.cpu0.dcache.writebacks::total          1113533                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    27184149                       # DTB read hits
system.cpu1.dtb.read_misses                     74936                       # DTB read misses
system.cpu1.dtb.write_hits                   23326280                       # DTB write hits
system.cpu1.dtb.write_misses                    11072                       # DTB write misses
system.cpu1.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                   24163                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                   38348                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                  4303                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                     1421                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                27259085                       # DTB read accesses
system.cpu1.dtb.write_accesses               23337352                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         50510429                       # DTB hits
system.cpu1.dtb.misses                          86008                       # DTB misses
system.cpu1.dtb.accesses                     50596437                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   115876574                       # ITB inst hits
system.cpu1.itb.inst_misses                     30237                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                   24163                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                   22085                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               115906811                       # ITB inst accesses
system.cpu1.itb.hits                        115876574                       # DTB hits
system.cpu1.itb.misses                          30237                       # DTB misses
system.cpu1.itb.accesses                    115906811                       # DTB accesses
system.cpu1.numCycles                      6463934846                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  111014171                       # Number of instructions committed
system.cpu1.committedOps                    140276598                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            123562938                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 15051                       # Number of float alu accesses
system.cpu1.num_func_calls                    6530700                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     15899449                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   123562938                       # number of integer instructions
system.cpu1.num_fp_insts                        15051                       # number of float instructions
system.cpu1.num_int_register_reads          214589223                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          82884383                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               11350                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               3798                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           414617270                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           54739450                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     51897729                       # number of memory refs
system.cpu1.num_load_insts                   27654267                       # Number of load instructions
system.cpu1.num_store_insts                  24243462                       # Number of store instructions
system.cpu1.num_idle_cycles              6318928445.599287                       # Number of idle cycles
system.cpu1.num_busy_cycles              145006400.400713                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.022433                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.977567                       # Percentage of idle cycles
system.cpu1.Branches                         23932082                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                  393      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 88567207     63.00%     63.00% # Class of executed instruction
system.cpu1.op_class::IntMult                  106644      0.08%     63.08% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                 14      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                 28      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  3      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc              5711      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                11      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::MemRead                27654267     19.67%     82.75% # Class of executed instruction
system.cpu1.op_class::MemWrite               24243462     17.25%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 140577740                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4375                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements          2077978                       # number of replacements
system.cpu1.icache.tags.tagsinuse          498.098696                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          113776501                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2077978                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            54.753468                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     211020494500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   498.098696                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.972849                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972849                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        233885029                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       233885029                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst    113824778                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      113824778                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst    113824778                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       113824778                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst    113824778                       # number of overall hits
system.cpu1.icache.overall_hits::total      113824778                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst      2078491                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2078491                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst      2078491                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2078491                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst      2078491                       # number of overall misses
system.cpu1.icache.overall_misses::total      2078491                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst    115903269                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    115903269                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst    115903269                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    115903269                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst    115903269                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    115903269                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.017933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.017933                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.017933                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.017933                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.017933                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.017933                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           878881                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          912.678913                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49489190                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           878881                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            56.309318                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     232120360500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   912.678913                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.891288                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891288                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          766                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          766                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        102168780                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       102168780                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     25795831                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       25795831                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     22480269                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      22480269                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data       274417                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       274417                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       486346                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       486346                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       450293                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       450293                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     48276100                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        48276100                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     48550517                       # number of overall hits
system.cpu1.dcache.overall_hits::total       48550517                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       553602                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       553602                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       356826                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       356826                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data       130383                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       130383                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        12646                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        12646                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        44648                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44648                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       910428                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        910428                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1040811                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1040811                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data     26349433                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     26349433                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     22837095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     22837095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       404800                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       404800                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       498992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       498992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       494941                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       494941                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     49186528                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     49186528                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     49591328                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     49591328                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.021010                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021010                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.015625                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.015625                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.322092                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.322092                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.025343                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.025343                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.090209                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.090209                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.018510                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018510                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.020988                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020988                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       537434                       # number of writebacks
system.cpu1.dcache.writebacks::total           537434                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    30179751                       # DTB read hits
system.cpu2.dtb.read_misses                     97508                       # DTB read misses
system.cpu2.dtb.write_hits                   25814799                       # DTB write hits
system.cpu2.dtb.write_misses                    13147                       # DTB write misses
system.cpu2.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                   24163                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                   43011                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                  5090                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                     1897                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                30277259                       # DTB read accesses
system.cpu2.dtb.write_accesses               25827946                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         55994550                       # DTB hits
system.cpu2.dtb.misses                         110655                       # DTB misses
system.cpu2.dtb.accesses                     56105205                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   127844674                       # ITB inst hits
system.cpu2.itb.inst_misses                     43737                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                   24163                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                   27069                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               127888411                       # ITB inst accesses
system.cpu2.itb.hits                        127844674                       # DTB hits
system.cpu2.itb.misses                          43737                       # DTB misses
system.cpu2.itb.accesses                    127888411                       # DTB accesses
system.cpu2.numCycles                      6471146868                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  161276849                       # Number of instructions committed
system.cpu2.committedOps                    193056427                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            161672337                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                 26587                       # Number of float alu accesses
system.cpu2.num_func_calls                    7426546                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     30015452                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   161672337                       # number of integer instructions
system.cpu2.num_fp_insts                        26587                       # number of float instructions
system.cpu2.num_int_register_reads          287893694                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         104364803                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               21017                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               5568                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           572439570                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          100713815                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     70571961                       # number of memory refs
system.cpu2.num_load_insts                   43919285                       # Number of load instructions
system.cpu2.num_store_insts                  26652676                       # Number of store instructions
system.cpu2.num_idle_cycles              6271473306.324091                       # Number of idle cycles
system.cpu2.num_busy_cycles              199673561.675909                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.030856                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.969144                       # Percentage of idle cycles
system.cpu2.Branches                         39213725                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                  748      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                122772533     63.47%     63.47% # Class of executed instruction
system.cpu2.op_class::IntMult                   82624      0.04%     63.51% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc              4274      0.00%     63.52% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     63.52% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     63.52% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     63.52% # Class of executed instruction
system.cpu2.op_class::MemRead                43919285     22.71%     86.22% # Class of executed instruction
system.cpu2.op_class::MemWrite               26652676     13.78%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 193432140                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1985                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements          1993604                       # number of replacements
system.cpu2.icache.tags.tagsinuse          493.318131                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          125840359                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1993604                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            63.122044                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2925321261500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   493.318131                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.963512                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.963512                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        257759620                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       257759620                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst    125888636                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      125888636                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst    125888636                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       125888636                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst    125888636                       # number of overall hits
system.cpu2.icache.overall_hits::total      125888636                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst      1994116                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1994116                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst      1994116                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1994116                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst      1994116                       # number of overall misses
system.cpu2.icache.overall_misses::total      1994116                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst    127882752                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    127882752                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst    127882752                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    127882752                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst    127882752                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    127882752                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.015593                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.015593                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.015593                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.015593                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.015593                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.015593                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements          1043054                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          535.583771                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           54915815                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1043054                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            52.649062                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2964335380500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   535.583771                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.523031                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.523031                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          442                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          450                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        113300817                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       113300817                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data     28717468                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       28717468                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     24976006                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      24976006                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data       292277                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       292277                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       473610                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       473610                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       451096                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       451096                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     53693474                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        53693474                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     53985751                       # number of overall hits
system.cpu2.dcache.overall_hits::total       53985751                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       642926                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       642926                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       367400                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       367400                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data       135401                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       135401                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         9041                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         9041                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        28050                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        28050                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1010326                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1010326                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1145727                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1145727                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data     29360394                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29360394                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     25343406                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     25343406                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data       427678                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       427678                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       482651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       482651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       479146                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       479146                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     54703800                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     54703800                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     55131478                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     55131478                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.021898                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021898                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.014497                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.014497                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.316596                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.316596                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.018732                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.018732                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.058542                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.058542                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.018469                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018469                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.020782                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020782                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       576265                       # number of writebacks
system.cpu2.dcache.writebacks::total           576265                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    16567546                       # DTB read hits
system.cpu3.dtb.read_misses                     53079                       # DTB read misses
system.cpu3.dtb.write_hits                   14493323                       # DTB write hits
system.cpu3.dtb.write_misses                     8440                       # DTB write misses
system.cpu3.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                   24163                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                   36192                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  4162                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                     1700                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                16620625                       # DTB read accesses
system.cpu3.dtb.write_accesses               14501763                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         31060869                       # DTB hits
system.cpu3.dtb.misses                          61519                       # DTB misses
system.cpu3.dtb.accesses                     31122388                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    71601387                       # ITB inst hits
system.cpu3.itb.inst_misses                     27309                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                   24163                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                   20283                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                71628696                       # ITB inst accesses
system.cpu3.itb.hits                         71601387                       # DTB hits
system.cpu3.itb.misses                          27309                       # DTB misses
system.cpu3.itb.accesses                     71628696                       # DTB accesses
system.cpu3.numCycles                      6471146746                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  148869384                       # Number of instructions committed
system.cpu3.committedOps                    166308753                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            128851236                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 20026                       # Number of float alu accesses
system.cpu3.num_func_calls                    3592513                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     36275690                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   128851236                       # number of integer instructions
system.cpu3.num_fp_insts                        20026                       # number of float instructions
system.cpu3.num_int_register_reads          239657055                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          77651835                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads               15171                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               4842                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           496670545                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          113760117                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     58449624                       # number of memory refs
system.cpu3.num_load_insts                   43486399                       # Number of load instructions
system.cpu3.num_store_insts                  14963225                       # Number of store instructions
system.cpu3.num_idle_cycles              6302060516.865125                       # Number of idle cycles
system.cpu3.num_busy_cycles              169086229.134875                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.026129                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.973871                       # Percentage of idle cycles
system.cpu3.Branches                         40678546                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                  648      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                107993088     64.86%     64.86% # Class of executed instruction
system.cpu3.op_class::IntMult                   60584      0.04%     64.89% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  1      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  2      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  1      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc              3220      0.00%     64.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     64.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     64.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     64.90% # Class of executed instruction
system.cpu3.op_class::MemRead                43486399     26.12%     91.01% # Class of executed instruction
system.cpu3.op_class::MemWrite               14963225      8.99%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 166507168                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1863                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements          1274030                       # number of replacements
system.cpu3.icache.tags.tagsinuse          462.656079                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           70186036                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1274030                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            55.089783                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3028833328500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   462.656079                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.903625                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.903625                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        144523406                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       144523406                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     70349890                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       70349890                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     70349890                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        70349890                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     70349890                       # number of overall hits
system.cpu3.icache.overall_hits::total       70349890                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst      1274542                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1274542                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst      1274542                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1274542                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst      1274542                       # number of overall misses
system.cpu3.icache.overall_misses::total      1274542                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     71624432                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     71624432                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     71624432                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     71624432                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     71624432                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     71624432                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.017795                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.017795                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.017795                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.017795                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.017795                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.017795                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           752236                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          303.490296                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           30245940                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           752236                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            40.208046                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3029987675000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   303.490296                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.296377                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.296377                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          898                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          329                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         63050318                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        63050318                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data     15507089                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15507089                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     13856190                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13856190                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data       211791                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       211791                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       337830                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       337830                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data       316967                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       316967                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     29363279                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        29363279                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     29575070                       # number of overall hits
system.cpu3.dcache.overall_hits::total       29575070                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       429053                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       429053                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       299094                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       299094                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data       122916                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       122916                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         7301                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         7301                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        25605                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        25605                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       728147                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        728147                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       851063                       # number of overall misses
system.cpu3.dcache.overall_misses::total       851063                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data     15936142                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15936142                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     14155284                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14155284                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data       334707                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       334707                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       345131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       345131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       342572                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       342572                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     30091426                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     30091426                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     30426133                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     30426133                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.026923                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.026923                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.021129                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.021129                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.367235                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.367235                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.021154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.021154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.074743                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.074743                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.024198                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.024198                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.027971                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.027971                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       429510                       # number of writebacks
system.cpu3.dcache.writebacks::total           429510                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    20470665                       # DTB read hits
system.cpu4.dtb.read_misses                     61359                       # DTB read misses
system.cpu4.dtb.write_hits                   16906859                       # DTB write hits
system.cpu4.dtb.write_misses                     9176                       # DTB write misses
system.cpu4.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                   24163                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                   34829                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                  4141                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                     1679                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                20532024                       # DTB read accesses
system.cpu4.dtb.write_accesses               16916035                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         37377524                       # DTB hits
system.cpu4.dtb.misses                          70535                       # DTB misses
system.cpu4.dtb.accesses                     37448059                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    88122176                       # ITB inst hits
system.cpu4.itb.inst_misses                     27732                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                   24163                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                   19984                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                88149908                       # ITB inst accesses
system.cpu4.itb.hits                         88122176                       # DTB hits
system.cpu4.itb.misses                          27732                       # DTB misses
system.cpu4.itb.accesses                     88149908                       # DTB accesses
system.cpu4.numCycles                      6470014689                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  204270793                       # Number of instructions committed
system.cpu4.committedOps                    224803131                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            172113267                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                 25184                       # Number of float alu accesses
system.cpu4.num_func_calls                    4738436                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     51518453                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   172113267                       # number of integer instructions
system.cpu4.num_fp_insts                        25184                       # number of float instructions
system.cpu4.num_int_register_reads          321409285                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         102728020                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads               19045                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes               6197                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           671015282                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes          161118443                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     78239431                       # number of memory refs
system.cpu4.num_load_insts                   60761347                       # Number of load instructions
system.cpu4.num_store_insts                  17478084                       # Number of store instructions
system.cpu4.num_idle_cycles              6241352973.845370                       # Number of idle cycles
system.cpu4.num_busy_cycles              228661715.154629                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.035342                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.964658                       # Percentage of idle cycles
system.cpu4.Branches                         57288216                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                  636      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                146809098     65.22%     65.22% # Class of executed instruction
system.cpu4.op_class::IntMult                   59824      0.03%     65.24% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  2      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  1      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  3      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc              4025      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 3      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::MemRead                60761347     26.99%     92.24% # Class of executed instruction
system.cpu4.op_class::MemWrite               17478084      7.76%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 225113023                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    1868                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements          1392507                       # number of replacements
system.cpu4.icache.tags.tagsinuse          485.973400                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           86513478                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs          1392507                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            62.127859                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3028946636000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   485.973400                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.949167                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.949167                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        177684111                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       177684111                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst     86752527                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       86752527                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     86752527                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        86752527                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     86752527                       # number of overall hits
system.cpu4.icache.overall_hits::total       86752527                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst      1393019                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total      1393019                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst      1393019                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total       1393019                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst      1393019                       # number of overall misses
system.cpu4.icache.overall_misses::total      1393019                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst     88145546                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     88145546                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     88145546                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     88145546                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     88145546                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     88145546                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.015804                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.015804                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.015804                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.015804                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.015804                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.015804                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           754016                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          655.125106                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           36515699                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           754016                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            48.428281                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     3029344446000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   655.125106                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.639771                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.639771                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          662                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          246                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.646484                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         75701492                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        75701492                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data     19377336                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       19377336                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data     16272012                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      16272012                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data       218844                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total       218844                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       352185                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       352185                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data       331051                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       331051                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     35649348                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        35649348                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     35868192                       # number of overall hits
system.cpu4.dcache.overall_hits::total       35868192                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       463386                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       463386                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       283135                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       283135                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data       107632                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total       107632                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data         7233                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         7233                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        25310                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        25310                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       746521                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        746521                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       854153                       # number of overall misses
system.cpu4.dcache.overall_misses::total       854153                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data     19840722                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     19840722                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data     16555147                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     16555147                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data       326476                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total       326476                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       359418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       359418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       356361                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       356361                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     36395869                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     36395869                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     36722345                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     36722345                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.023355                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.023355                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.017103                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.017103                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.329678                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.329678                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.020124                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.020124                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.071023                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.071023                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.020511                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.020511                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.023260                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.023260                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       423281                       # number of writebacks
system.cpu4.dcache.writebacks::total           423281                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    32287835                       # DTB read hits
system.cpu5.dtb.read_misses                     24732                       # DTB read misses
system.cpu5.dtb.write_hits                    7454585                       # DTB write hits
system.cpu5.dtb.write_misses                     5346                       # DTB write misses
system.cpu5.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                   24163                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                   24800                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                  2006                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                      719                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                32312567                       # DTB read accesses
system.cpu5.dtb.write_accesses                7459931                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         39742420                       # DTB hits
system.cpu5.dtb.misses                          30078                       # DTB misses
system.cpu5.dtb.accesses                     39772498                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   146863948                       # ITB inst hits
system.cpu5.itb.inst_misses                     12303                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                   24163                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                   10469                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               146876251                       # ITB inst accesses
system.cpu5.itb.hits                        146863948                       # DTB hits
system.cpu5.itb.misses                          12303                       # DTB misses
system.cpu5.itb.accesses                    146876251                       # DTB accesses
system.cpu5.numCycles                      6470071738                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                  297888562                       # Number of instructions committed
system.cpu5.committedOps                    334703328                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            258713258                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                 18041                       # Number of float alu accesses
system.cpu5.num_func_calls                   12276560                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     80891942                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   258713258                       # number of integer instructions
system.cpu5.num_fp_insts                        18041                       # number of float instructions
system.cpu5.num_int_register_reads          422732859                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         159808834                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads               15157                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes               2882                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           985274361                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes          261297546                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     93357861                       # number of memory refs
system.cpu5.num_load_insts                   85718496                       # Number of load instructions
system.cpu5.num_store_insts                   7639365                       # Number of store instructions
system.cpu5.num_idle_cycles              6126413227.995418                       # Number of idle cycles
system.cpu5.num_busy_cycles              343658510.004583                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.053115                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.946885                       # Percentage of idle cycles
system.cpu5.Branches                         99212796                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                  277      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                241443379     72.11%     72.11% # Class of executed instruction
system.cpu5.op_class::IntMult                   23376      0.01%     72.12% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc              2174      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::MemRead                85718496     25.60%     97.72% # Class of executed instruction
system.cpu5.op_class::MemWrite                7639365      2.28%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 334827067                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     717                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           430784                       # number of replacements
system.cpu5.icache.tags.tagsinuse          485.165776                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          146267803                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           430784                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           339.538616                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3029190185500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   485.165776                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.947589                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.947589                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        294180252                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       294180252                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst    146443182                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      146443182                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst    146443182                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       146443182                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst    146443182                       # number of overall hits
system.cpu5.icache.overall_hits::total      146443182                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       431296                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       431296                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       431296                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        431296                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       431296                       # number of overall misses
system.cpu5.icache.overall_misses::total       431296                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst    146874478                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    146874478                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst    146874478                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    146874478                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst    146874478                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    146874478                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.002936                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.002936                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.002936                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.002936                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.002936                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.002936                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements           253821                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          632.994311                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           39402265                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           253821                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           155.236426                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3029394756500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   632.994311                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.618159                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.618159                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          661                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          475                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          185                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.645508                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         79824593                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        79824593                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data     31906322                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       31906322                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      7236562                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7236562                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data       112256                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total       112256                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data       104018                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       104018                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data        96322                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        96322                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     39142884                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        39142884                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     39255140                       # number of overall hits
system.cpu5.dcache.overall_hits::total       39255140                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       134277                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       134277                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data       116616                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       116616                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data        51288                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        51288                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data         1650                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1650                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         8464                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         8464                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       250893                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        250893                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       302181                       # number of overall misses
system.cpu5.dcache.overall_misses::total       302181                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data     32040599                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     32040599                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      7353178                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7353178                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data       163544                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total       163544                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data       105668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       105668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data       104786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       104786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     39393777                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     39393777                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     39557321                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     39557321                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.004191                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.004191                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.015859                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.015859                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.313604                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.313604                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.015615                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.015615                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.080774                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.080774                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.006369                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.006369                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.007639                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.007639                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       154924                       # number of writebacks
system.cpu5.dcache.writebacks::total           154924                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                    33947824                       # DTB read hits
system.cpu6.dtb.read_misses                     91400                       # DTB read misses
system.cpu6.dtb.write_hits                   26228116                       # DTB write hits
system.cpu6.dtb.write_misses                    11072                       # DTB write misses
system.cpu6.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                   24163                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                   46779                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                  4372                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                     1394                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                34039224                       # DTB read accesses
system.cpu6.dtb.write_accesses               26239188                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         60175940                       # DTB hits
system.cpu6.dtb.misses                         102472                       # DTB misses
system.cpu6.dtb.accesses                     60278412                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                   139306994                       # ITB inst hits
system.cpu6.itb.inst_misses                     45456                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                   24163                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                   29566                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses               139352450                       # ITB inst accesses
system.cpu6.itb.hits                        139306994                       # DTB hits
system.cpu6.itb.misses                          45456                       # DTB misses
system.cpu6.itb.accesses                    139352450                       # DTB accesses
system.cpu6.numCycles                      6470973315                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                  330435817                       # Number of instructions committed
system.cpu6.committedOps                    367086971                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses            281268545                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                 17543                       # Number of float alu accesses
system.cpu6.num_func_calls                    8859423                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts     85990656                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                   281268545                       # number of integer instructions
system.cpu6.num_fp_insts                        17543                       # number of float instructions
system.cpu6.num_int_register_reads          513491929                       # number of times the integer registers were read
system.cpu6.num_int_register_writes         166375842                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads               11877                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes               5632                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads          1088769347                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes          269961373                       # number of times the CC registers were written
system.cpu6.num_mem_refs                    127899701                       # number of memory refs
system.cpu6.num_load_insts                  100947028                       # Number of load instructions
system.cpu6.num_store_insts                  26952673                       # Number of store instructions
system.cpu6.num_idle_cycles              6094949311.997637                       # Number of idle cycles
system.cpu6.num_busy_cycles              376024003.002363                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.058109                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.941891                       # Percentage of idle cycles
system.cpu6.Branches                         97789103                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                  614      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                239312486     65.16%     65.16% # Class of executed instruction
system.cpu6.op_class::IntMult                   51087      0.01%     65.17% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc              3072      0.00%     65.18% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     65.18% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     65.18% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     65.18% # Class of executed instruction
system.cpu6.op_class::MemRead               100947028     27.49%     92.66% # Class of executed instruction
system.cpu6.op_class::MemWrite               26952673      7.34%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                 367266960                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    1874                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements          1425629                       # number of replacements
system.cpu6.icache.tags.tagsinuse          483.659553                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          137880051                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs          1425629                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            96.715240                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     372482301500                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   483.659553                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.944648                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.944648                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        280123197                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       280123197                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst    137922387                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      137922387                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst    137922387                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       137922387                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst    137922387                       # number of overall hits
system.cpu6.icache.overall_hits::total      137922387                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst      1426141                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total      1426141                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst      1426141                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total       1426141                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst      1426141                       # number of overall misses
system.cpu6.icache.overall_misses::total      1426141                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst    139348528                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    139348528                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst    139348528                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    139348528                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst    139348528                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    139348528                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.010234                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.010234                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.010234                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.010234                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.010234                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.010234                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           732629                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          532.987568                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           59417250                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           732629                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            81.101417                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3032252759000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   532.987568                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.520496                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.520496                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          937                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          804                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.915039                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        121327392                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       121327392                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data     32889128                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       32889128                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data     25582663                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      25582663                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data       228929                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total       228929                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data       374871                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       374871                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data       361420                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       361420                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     58471791                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        58471791                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     58700720                       # number of overall hits
system.cpu6.dcache.overall_hits::total       58700720                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       425567                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       425567                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data       275061                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       275061                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data       111215                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total       111215                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data         5002                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         5002                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data        16445                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        16445                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       700628                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        700628                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       811843                       # number of overall misses
system.cpu6.dcache.overall_misses::total       811843                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data     33314695                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     33314695                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data     25857724                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     25857724                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data       340144                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total       340144                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data       379873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       379873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data       377865                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       377865                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     59172419                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     59172419                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     59512563                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     59512563                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.012774                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.012774                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.010637                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.010637                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.326964                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.326964                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.013168                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.013168                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.043521                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.043521                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.011840                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011840                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.013642                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.013642                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       429909                       # number of writebacks
system.cpu6.dcache.writebacks::total           429909                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                    17688746                       # DTB read hits
system.cpu7.dtb.read_misses                     54995                       # DTB read misses
system.cpu7.dtb.write_hits                   14704426                       # DTB write hits
system.cpu7.dtb.write_misses                     8198                       # DTB write misses
system.cpu7.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                   24163                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                   31820                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                  3729                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                     1188                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                17743741                       # DTB read accesses
system.cpu7.dtb.write_accesses               14712624                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         32393172                       # DTB hits
system.cpu7.dtb.misses                          63193                       # DTB misses
system.cpu7.dtb.accesses                     32456365                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    77366891                       # ITB inst hits
system.cpu7.itb.inst_misses                     26594                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                   24163                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                   18976                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                77393485                       # ITB inst accesses
system.cpu7.itb.hits                         77366891                       # DTB hits
system.cpu7.itb.misses                          26594                       # DTB misses
system.cpu7.itb.accesses                     77393485                       # DTB accesses
system.cpu7.numCycles                      6463889492                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                  313994667                       # Number of instructions committed
system.cpu7.committedOps                    332022869                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses            240288661                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                 18358                       # Number of float alu accesses
system.cpu7.num_func_calls                    3886553                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts     90639573                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                   240288661                       # number of integer instructions
system.cpu7.num_fp_insts                        18358                       # number of float instructions
system.cpu7.num_int_register_reads          460004009                       # number of times the integer registers were read
system.cpu7.num_int_register_writes         133978821                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads               11939                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes               6416                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads           992951446                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes          278063423                       # number of times the CC registers were written
system.cpu7.num_mem_refs                    113206427                       # number of memory refs
system.cpu7.num_load_insts                   97973454                       # Number of load instructions
system.cpu7.num_store_insts                  15232973                       # Number of store instructions
system.cpu7.num_idle_cycles              6128807328.437503                       # Number of idle cycles
system.cpu7.num_busy_cycles              335082163.562497                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.051839                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.948161                       # Percentage of idle cycles
system.cpu7.Branches                         95450446                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                  537      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                218892494     65.89%     65.89% # Class of executed instruction
system.cpu7.op_class::IntMult                  122456      0.04%     65.92% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc              3184      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::MemRead                97973454     29.49%     95.41% # Class of executed instruction
system.cpu7.op_class::MemWrite               15232973      4.59%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                 332225098                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    1744                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements          1301915                       # number of replacements
system.cpu7.icache.tags.tagsinuse          480.160076                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           76052399                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs          1301915                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            58.415794                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3029847612500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   480.160076                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.937813                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.937813                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        156080779                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       156080779                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst     76086749                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       76086749                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst     76086749                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        76086749                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst     76086749                       # number of overall hits
system.cpu7.icache.overall_hits::total       76086749                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst      1302427                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total      1302427                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst      1302427                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total       1302427                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst      1302427                       # number of overall misses
system.cpu7.icache.overall_misses::total      1302427                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst     77389176                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     77389176                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst     77389176                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     77389176                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst     77389176                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     77389176                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.016830                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.016830                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.016830                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.016830                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.016830                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.016830                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements           675317                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          615.410622                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           31589305                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           675317                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            46.777003                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3049880905500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   615.410622                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.600987                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.600987                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          868                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          867                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         65635597                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        65635597                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data     16689065                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       16689065                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data     14110664                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      14110664                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data       191612                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total       191612                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data       340298                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       340298                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data       321496                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       321496                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     30799729                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        30799729                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     30991341                       # number of overall hits
system.cpu7.dcache.overall_hits::total       30991341                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       417610                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       417610                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data       254435                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       254435                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data        93663                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total        93663                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data         6470                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         6470                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data        22513                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        22513                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       672045                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        672045                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       765708                       # number of overall misses
system.cpu7.dcache.overall_misses::total       765708                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data     17106675                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     17106675                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data     14365099                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     14365099                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data       285275                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total       285275                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data       346768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       346768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data       344009                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       344009                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     31471774                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     31471774                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     31757049                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     31757049                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.024412                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.024412                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.017712                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.017712                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.328325                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.328325                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.018658                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.018658                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.065443                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.065443                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.021354                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.021354                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.024111                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.024111                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       376949                       # number of writebacks
system.cpu7.dcache.writebacks::total           376949                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements               182246                       # number of replacements
system.iocache.tags.tagsinuse               14.122515                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               182246                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         372782058509                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    14.122515                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.882657                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.882657                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1642599                       # Number of tag accesses
system.iocache.tags.data_accesses             1642599                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide       174280                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total       174280                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide         8231                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             8231                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide         8231                       # number of demand (read+write) misses
system.iocache.demand_misses::total              8231                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide         8231                       # number of overall misses
system.iocache.overall_misses::total             8231                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide         8231                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           8231                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide       174280                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       174280                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide         8231                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            8231                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide         8231                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           8231                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                     174280                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.138988                       # Number of seconds simulated
sim_ticks                                1138987914500                       # Number of ticks simulated
final_tick                               4374560355500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2399435                       # Simulator instruction rate (inst/s)
host_op_rate                                  2548404                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              162107180                       # Simulator tick rate (ticks/s)
host_mem_usage                                 888932                       # Number of bytes of host memory used
host_seconds                                  7026.14                       # Real time elapsed on the host
sim_insts                                 16858771631                       # Number of instructions simulated
sim_ops                                   17905447856                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.dtb.walker        27456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker        14592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst        1653120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        8107008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker         6912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         855616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        7887232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker        12416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker         7360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        1103744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       10994176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker         5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker         3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         445824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        6271232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker         7808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.itb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst         657984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data        3621760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker         1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst         962176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data        3943424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker         4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst        1090176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data        4882752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.dtb.walker        76096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker        28544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst        9114304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data       57752256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          119548864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      1653120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       855616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      1103744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       445824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst       657984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst       962176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst      1090176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst      9114304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15882944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     65916864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide      5207040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        71123904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker          429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker          228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst           25830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          126672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker          108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           13369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          123238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker          194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker          115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           17246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          171784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker           82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker           53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            6966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           97988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker          122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.itb.walker           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst           10281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data           56590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker           25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst           15034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data           61616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker           78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker           29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst           17034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data           76293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.dtb.walker         1189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker          446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst          142411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data          902379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1867951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1029951                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide        81360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1111311                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker        24106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        12811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           1451394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           7117730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker         6069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker         1124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            751207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           6924772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker        10901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker         6462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            969057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           9652584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker         4608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker         2978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            391421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           5505969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker         6855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.itb.walker         2248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst            577692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data           3179805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker         3484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker         1405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst            844764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data           3462218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker         4383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker         1630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst            957144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data           4286922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.dtb.walker        66810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker        25061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst           8002108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          50704889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             104960608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1451394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       751207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       969057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       391421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst       577692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst       844764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst       957144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst      8002108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13944787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        57873190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide       4571638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             62444828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        57873190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide       4571638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        24106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        12811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1451394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          7117730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker         6069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker         1124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           751207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          6924772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker        10901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker         6462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           969057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          9652584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker         4608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker         2978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           391421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          5505969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker         6855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.itb.walker         2248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst           577692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          3179805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker         3484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker         1405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst           844764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          3462218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker         4383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker         1630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst           957144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data          4286922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.dtb.walker        66810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker        25061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst          8002108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         50704889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            167405436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   1100954902500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     38033320000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        285724773360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        285724773360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         94632004485                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         94632004485                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2541723591750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2541723591750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2922080369595                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2922080369595                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971741                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971741                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq           52576055                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          52576055                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              8089                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             8089                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         11970467                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          484931                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         93166                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         578097                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6838390                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6838390                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2405248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2692633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       305998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       846472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1954538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2698923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side       265504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       801750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      4078784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4967363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       328108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       960408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      2239354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3134721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side       295398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       838298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side      2140328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      2695724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side       282214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       834600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side      3066612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      3465031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side       290342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       863774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side      3132394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      3481791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side       280678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       858904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side     36584188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side     40758957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side      1321264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side      3101428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             131971729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     76967936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     92324033                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       611996                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1692944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     62545216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     92698710                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side       531008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1603500                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    130521088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    177594896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       656216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1920816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     71659328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    107301620                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side       590796                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1676596                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side     68490496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     90867252                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side       564428                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side      1669200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side     98131584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side    120201168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side       580684                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side      1727548                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side    100236608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side    121501504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side       561356                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side      1717808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side   1170694016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side   1587158509                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side      2642528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side      6202856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4193844244                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           82703                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         72035807                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.001139                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033731                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              71953752     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::48                 82055      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           72035807                       # Request fanout histogram
system.membus.trans_dist::ReadReq              995267                       # Transaction distribution
system.membus.trans_dist::ReadResp             995267                       # Transaction distribution
system.membus.trans_dist::WriteReq               8089                       # Transaction distribution
system.membus.trans_dist::WriteResp              8089                       # Transaction distribution
system.membus.trans_dist::Writeback           1029951                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        81360                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        81360                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           570784                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          91883                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          443348                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1025546                       # Transaction distribution
system.membus.trans_dist::ReadExResp           882636                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       164110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       164110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         9410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        25282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6014778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6049470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6213580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5251520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5251520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        50564                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    185465728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    185522252                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               190773772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           3785534                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 3785534    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3785534                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  1246                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    5207040                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         1326                       # Number of DMA write transactions.
system.l2.tags.replacements                   1891926                       # number of replacements
system.l2.tags.tagsinuse                 31961.415122                       # Cycle average of tags in use
system.l2.tags.total_refs                    67713962                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1924098                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     35.192574                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14948.369907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker    10.717694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     5.399788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       804.813462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       874.341588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     2.911218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.738891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       388.473146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       824.905483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     2.416904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     1.290996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       334.435720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       736.680177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     2.969093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     0.845623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       132.852559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       524.990783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.dtb.walker     8.053405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.itb.walker     0.118325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst       490.201511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       793.783606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.dtb.walker     2.757292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.itb.walker     0.187864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst       428.252143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data       962.015469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.dtb.walker     2.110943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.itb.walker     1.073012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst       338.514532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       803.682338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.dtb.walker     8.482797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.itb.walker     9.461223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst      2866.404055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data      5649.163575                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.456188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.024561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.026683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.011855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.025174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.010206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.022482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.004054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.016021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.dtb.walker     0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.014960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.024224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.dtb.walker     0.000084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.itb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.013069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.029358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.dtb.walker     0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.itb.walker     0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.010331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.024526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.dtb.walker     0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.itb.walker     0.000289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.087476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.172399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975385                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            73                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32099                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2996                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25243                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002228                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.979584                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 566010032                       # Number of tag accesses
system.l2.tags.data_accesses                566010032                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker        410361                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker        146632                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst             1176794                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              890759                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker        383546                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker        124021                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst              963900                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              880265                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker        425771                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker        138772                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst             2022146                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data             1433614                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker        385390                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker        127219                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst             1112711                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              993983                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.dtb.walker        388632                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.itb.walker        123729                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst             1059883                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data              942318                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.dtb.walker        395438                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.itb.walker        127074                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst             1518272                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data             1141190                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.dtb.walker        397175                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.itb.walker        125260                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst             1549163                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data             1167988                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.dtb.walker        782712                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.itb.walker        281620                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst            18149683                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data             9876955                       # number of ReadReq hits
system.l2.ReadReq_hits::total                49642976                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         11970467                       # number of Writeback hits
system.l2.Writeback_hits::total              11970467                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data             1909                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data             1725                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data             5182                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data             5098                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data             1599                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data             1196                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data             1108                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data             3351                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                21168                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            126                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data            113                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data            238                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data            270                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data            129                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data             76                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data             67                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data            264                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1283                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data            103790                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data            112430                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data            303265                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data            133377                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data            116142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data            195676                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data            188231                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data           4552912                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5705823                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker         410361                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker         146632                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst              1176794                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               994549                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker         383546                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker         124021                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst               963900                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               992695                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker         425771                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker         138772                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst              2022146                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data              1736879                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker         385390                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker         127219                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst              1112711                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data              1127360                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.dtb.walker         388632                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.itb.walker         123729                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst              1059883                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data              1058460                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.dtb.walker         395438                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.itb.walker         127074                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst              1518272                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data              1336866                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.dtb.walker         397175                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.itb.walker         125260                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst              1549163                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data              1356219                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.dtb.walker         782712                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.itb.walker         281620                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst             18149683                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data             14429867                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55348799                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker        410361                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker        146632                       # number of overall hits
system.l2.overall_hits::cpu0.inst             1176794                       # number of overall hits
system.l2.overall_hits::cpu0.data              994549                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker        383546                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker        124021                       # number of overall hits
system.l2.overall_hits::cpu1.inst              963900                       # number of overall hits
system.l2.overall_hits::cpu1.data              992695                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker        425771                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker        138772                       # number of overall hits
system.l2.overall_hits::cpu2.inst             2022146                       # number of overall hits
system.l2.overall_hits::cpu2.data             1736879                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker        385390                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker        127219                       # number of overall hits
system.l2.overall_hits::cpu3.inst             1112711                       # number of overall hits
system.l2.overall_hits::cpu3.data             1127360                       # number of overall hits
system.l2.overall_hits::cpu4.dtb.walker        388632                       # number of overall hits
system.l2.overall_hits::cpu4.itb.walker        123729                       # number of overall hits
system.l2.overall_hits::cpu4.inst             1059883                       # number of overall hits
system.l2.overall_hits::cpu4.data             1058460                       # number of overall hits
system.l2.overall_hits::cpu5.dtb.walker        395438                       # number of overall hits
system.l2.overall_hits::cpu5.itb.walker        127074                       # number of overall hits
system.l2.overall_hits::cpu5.inst             1518272                       # number of overall hits
system.l2.overall_hits::cpu5.data             1336866                       # number of overall hits
system.l2.overall_hits::cpu6.dtb.walker        397175                       # number of overall hits
system.l2.overall_hits::cpu6.itb.walker        125260                       # number of overall hits
system.l2.overall_hits::cpu6.inst             1549163                       # number of overall hits
system.l2.overall_hits::cpu6.data             1356219                       # number of overall hits
system.l2.overall_hits::cpu7.dtb.walker        782712                       # number of overall hits
system.l2.overall_hits::cpu7.itb.walker        281620                       # number of overall hits
system.l2.overall_hits::cpu7.inst            18149683                       # number of overall hits
system.l2.overall_hits::cpu7.data            14429867                       # number of overall hits
system.l2.overall_hits::total                55348799                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker          429                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker          228                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst             25830                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data             55385                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker          108                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker           20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst             13369                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             42392                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker          194                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker          115                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst             17246                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             56173                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker           82                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker           53                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst              6966                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             34012                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.dtb.walker          122                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.itb.walker           40                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst             10281                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             40071                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.dtb.walker           62                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.itb.walker           25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst             15034                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data             38013                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.dtb.walker           78                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.itb.walker           29                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst             17034                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data             48791                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.dtb.walker         1189                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.itb.walker          446                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst            142411                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data            419087                       # number of ReadReq misses
system.l2.ReadReq_misses::total                985315                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data           7131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data           9714                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          22329                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          17341                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          14495                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data          15434                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data          14148                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data         231983                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             332575                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data          565                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data          322                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data          806                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data          688                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data          299                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data          299                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data          298                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data          475                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3752                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data           73625                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data           83470                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data          124608                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data           69409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data           18590                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data           27045                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data           31298                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data          561612                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              989657                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker          429                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker          228                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst              25830                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             129010                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker          108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker           20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst              13369                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data             125862                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker          194                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker          115                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst              17246                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data             180781                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker           82                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker           53                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst               6966                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data             103421                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.dtb.walker          122                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.itb.walker           40                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst              10281                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data              58661                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.dtb.walker           62                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.itb.walker           25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst              15034                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data              65058                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.dtb.walker           78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.itb.walker           29                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst              17034                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data              80089                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.dtb.walker         1189                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.itb.walker          446                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst             142411                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data             980699                       # number of demand (read+write) misses
system.l2.demand_misses::total                1974972                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker          429                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker          228                       # number of overall misses
system.l2.overall_misses::cpu0.inst             25830                       # number of overall misses
system.l2.overall_misses::cpu0.data            129010                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker          108                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker           20                       # number of overall misses
system.l2.overall_misses::cpu1.inst             13369                       # number of overall misses
system.l2.overall_misses::cpu1.data            125862                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker          194                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker          115                       # number of overall misses
system.l2.overall_misses::cpu2.inst             17246                       # number of overall misses
system.l2.overall_misses::cpu2.data            180781                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker           82                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker           53                       # number of overall misses
system.l2.overall_misses::cpu3.inst              6966                       # number of overall misses
system.l2.overall_misses::cpu3.data            103421                       # number of overall misses
system.l2.overall_misses::cpu4.dtb.walker          122                       # number of overall misses
system.l2.overall_misses::cpu4.itb.walker           40                       # number of overall misses
system.l2.overall_misses::cpu4.inst             10281                       # number of overall misses
system.l2.overall_misses::cpu4.data             58661                       # number of overall misses
system.l2.overall_misses::cpu5.dtb.walker           62                       # number of overall misses
system.l2.overall_misses::cpu5.itb.walker           25                       # number of overall misses
system.l2.overall_misses::cpu5.inst             15034                       # number of overall misses
system.l2.overall_misses::cpu5.data             65058                       # number of overall misses
system.l2.overall_misses::cpu6.dtb.walker           78                       # number of overall misses
system.l2.overall_misses::cpu6.itb.walker           29                       # number of overall misses
system.l2.overall_misses::cpu6.inst             17034                       # number of overall misses
system.l2.overall_misses::cpu6.data             80089                       # number of overall misses
system.l2.overall_misses::cpu7.dtb.walker         1189                       # number of overall misses
system.l2.overall_misses::cpu7.itb.walker          446                       # number of overall misses
system.l2.overall_misses::cpu7.inst            142411                       # number of overall misses
system.l2.overall_misses::cpu7.data            980699                       # number of overall misses
system.l2.overall_misses::total               1974972                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker       410790                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker       146860                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst         1202624                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          946144                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker       383654                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker       124041                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst          977269                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          922657                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker       425965                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker       138887                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst         2039392                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data         1489787                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker       385472                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker       127272                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst         1119677                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data         1027995                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.dtb.walker       388754                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.itb.walker       123769                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst         1070164                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data          982389                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.dtb.walker       395500                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.itb.walker       127099                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst         1533306                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data         1179203                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.dtb.walker       397253                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.itb.walker       125289                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst         1566197                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data         1216779                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.dtb.walker       783901                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.itb.walker       282066                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst        18292094                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data        10296042                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            50628291                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     11970467                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          11970467                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data         9040                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        11439                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        27511                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        22439                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        16094                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data        16630                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data        15256                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data       235334                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           353743                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data          691                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data          435                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         1044                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data          958                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data          428                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data          375                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data          365                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data          739                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           5035                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data        177415                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data        195900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data        427873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data        202786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data        134732                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data        222721                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data        219529                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data       5114524                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6695480                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker       410790                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker       146860                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst          1202624                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data          1123559                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker       383654                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker       124041                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst           977269                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data          1118557                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker       425965                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker       138887                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst          2039392                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data          1917660                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker       385472                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker       127272                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst          1119677                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data          1230781                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.dtb.walker       388754                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.itb.walker       123769                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst          1070164                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data          1117121                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.dtb.walker       395500                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.itb.walker       127099                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst          1533306                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data          1401924                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.dtb.walker       397253                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.itb.walker       125289                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst          1566197                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data          1436308                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.dtb.walker       783901                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.itb.walker       282066                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst         18292094                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data         15410566                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             57323771                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker       410790                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker       146860                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst         1202624                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data         1123559                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker       383654                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker       124041                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst          977269                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data         1118557                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker       425965                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker       138887                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst         2039392                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data         1917660                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker       385472                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker       127272                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst         1119677                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data         1230781                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.dtb.walker       388754                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.itb.walker       123769                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst         1070164                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data         1117121                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.dtb.walker       395500                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.itb.walker       127099                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst         1533306                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data         1401924                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.dtb.walker       397253                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.itb.walker       125289                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst         1566197                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data         1436308                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.dtb.walker       783901                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.itb.walker       282066                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst        18292094                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data        15410566                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            57323771                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.001044                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.001552                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.021478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.058538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.000282                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.000161                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.013680                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.045946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.000455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.000828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.008456                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.037705                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.000213                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.000416                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.006221                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.033086                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.dtb.walker     0.000314                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.itb.walker     0.000323                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.009607                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.040789                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.dtb.walker     0.000157                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.itb.walker     0.000197                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.009805                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.032236                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.dtb.walker     0.000196                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.itb.walker     0.000231                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.010876                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.040098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.dtb.walker     0.001517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.itb.walker     0.001581                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.007785                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.040704                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.019462                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.788827                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.849200                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.811639                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.772806                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.900646                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.928082                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.927373                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.985761                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.940160                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.817656                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.740230                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.772031                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.718163                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.698598                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.797333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.816438                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.642760                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.745184                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.414987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.426085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.291227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.342277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.137978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.121430                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.142569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.109807                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.147810                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.001044                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.001552                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.021478                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.114823                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.000282                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.000161                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.013680                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.112522                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.000455                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.000828                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.008456                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.094272                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.000213                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.000416                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.006221                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.084029                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.dtb.walker     0.000314                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.itb.walker     0.000323                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.009607                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.052511                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.dtb.walker     0.000157                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.itb.walker     0.000197                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.009805                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.046406                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.dtb.walker     0.000196                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.itb.walker     0.000231                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.010876                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.055760                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.dtb.walker     0.001517                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.itb.walker     0.001581                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.007785                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.063638                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.034453                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.001044                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.001552                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.021478                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.114823                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.000282                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.000161                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.013680                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.112522                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.000455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.000828                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.008456                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.094272                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.000213                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.000416                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.006221                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.084029                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.dtb.walker     0.000314                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.itb.walker     0.000323                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.009607                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.052511                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.dtb.walker     0.000157                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.itb.walker     0.000197                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.009805                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.046406                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.dtb.walker     0.000196                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.itb.walker     0.000231                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.010876                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.055760                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.dtb.walker     0.001517                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.itb.walker     0.001581                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.007785                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.063638                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.034453                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1029951                       # number of writebacks
system.l2.writebacks::total                   1029951                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                 2769                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2769                       # Transaction distribution
system.iobus.trans_dist::WriteReq               83991                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2631                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        81360                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         1610                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         7800                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9410                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       164110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       164110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  173520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         1610                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         4350                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5960                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      5212600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      5212600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  5218560                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                   223735348                       # DTB read hits
system.cpu0.dtb.read_misses                    202828                       # DTB read misses
system.cpu0.dtb.write_hits                  122772856                       # DTB write hits
system.cpu0.dtb.write_misses                    13825                       # DTB write misses
system.cpu0.dtb.flush_tlb                        5810                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                   94943                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                  156830                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                  6640                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                      974                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses               223938176                       # DTB read accesses
system.cpu0.dtb.write_accesses              122786681                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        346508204                       # DTB hits
system.cpu0.dtb.misses                         216653                       # DTB misses
system.cpu0.dtb.accesses                    346724857                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                  2017607088                       # ITB inst hits
system.cpu0.itb.inst_misses                     77584                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                        5810                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                   94943                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                   75259                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses              2017684672                       # ITB inst accesses
system.cpu0.itb.hits                       2017607088                       # DTB hits
system.cpu0.itb.misses                          77584                       # DTB misses
system.cpu0.itb.accesses                   2017684672                       # DTB accesses
system.cpu0.numCycles                      2277976779                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                 2005095213                       # Number of instructions committed
system.cpu0.committedOps                   2084004613                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses           1905379452                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses              19857293                       # Number of float alu accesses
system.cpu0.num_func_calls                  145153529                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts    186068913                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                  1905379452                       # number of integer instructions
system.cpu0.num_fp_insts                     19857293                       # number of float instructions
system.cpu0.num_int_register_reads         2842946283                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1338529939                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads            41348352                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           27108774                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          6251950677                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes         1038806687                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    347717999                       # number of memory refs
system.cpu0.num_load_insts                  224268326                       # Number of load instructions
system.cpu0.num_store_insts                 123449673                       # Number of store instructions
system.cpu0.num_idle_cycles              181382171.692869                       # Number of idle cycles
system.cpu0.num_busy_cycles              2096594607.307131                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.920376                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.079624                       # Percentage of idle cycles
system.cpu0.Branches                        314048370                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                  355      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1709768084     82.04%     82.04% # Class of executed instruction
system.cpu0.op_class::IntMult                14127788      0.68%     82.72% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     82.72% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd            2716638      0.13%     82.85% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     82.85% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp            1077606      0.05%     82.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt             130152      0.01%     82.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     82.90% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc           4647587      0.22%     83.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult           1612210      0.08%     83.21% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc        2306542      0.11%     83.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     83.32% # Class of executed instruction
system.cpu0.op_class::MemRead               224268326     10.76%     94.08% # Class of executed instruction
system.cpu0.op_class::MemWrite              123449673      5.92%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                2084104961                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     952                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements          1202624                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2016526343                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1203136                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1676.058520                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          189                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           93                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       4036568712                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      4036568712                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst   2016480420                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2016480420                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst   2016480420                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2016480420                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst   2016480420                       # number of overall hits
system.cpu0.icache.overall_hits::total     2016480420                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      1202624                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1202624                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      1202624                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1202624                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      1202624                       # number of overall misses
system.cpu0.icache.overall_misses::total      1202624                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst   2017683044                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2017683044                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst   2017683044                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2017683044                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst   2017683044                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2017683044                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000596                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000596                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000596                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000596                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000596                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000596                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          1126489                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          993.579814                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          345649975                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1127512                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           306.559908                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   993.579814                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.970293                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.970293                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          664                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          266                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        694613107                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       694613107                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data    222692813                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      222692813                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data    122451975                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     122451975                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data       133483                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       133483                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       119160                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       119160                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       111171                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       111171                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data    345144788                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       345144788                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data    345278271                       # number of overall hits
system.cpu0.dcache.overall_hits::total      345278271                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       920332                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       920332                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       210653                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       210653                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data        66205                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        66205                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         2650                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2650                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         9592                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         9592                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1130985                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1130985                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1197190                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1197190                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data    223613145                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    223613145                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data    122662628                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    122662628                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       199688                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       199688                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       121810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       121810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       120763                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       120763                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data    346275773                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    346275773                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data    346475461                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    346475461                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.004116                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004116                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.001717                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001717                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.331542                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.331542                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.021755                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.021755                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.079428                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.079428                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.003266                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003266                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.003455                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003455                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       265355                       # number of writebacks
system.cpu0.dcache.writebacks::total           265355                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                   207823721                       # DTB read hits
system.cpu1.dtb.read_misses                    191824                       # DTB read misses
system.cpu1.dtb.write_hits                  114132939                       # DTB write hits
system.cpu1.dtb.write_misses                    13254                       # DTB write misses
system.cpu1.dtb.flush_tlb                        5810                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                   94943                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                  145600                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                  6792                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                      971                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses               208015545                       # DTB read accesses
system.cpu1.dtb.write_accesses              114146193                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                        321956660                       # DTB hits
system.cpu1.dtb.misses                         205078                       # DTB misses
system.cpu1.dtb.accesses                    322161738                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                  1929144872                       # ITB inst hits
system.cpu1.itb.inst_misses                     67422                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                        5810                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                   94943                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                   64931                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses              1929212294                       # ITB inst accesses
system.cpu1.itb.hits                       1929144872                       # DTB hits
system.cpu1.itb.misses                          67422                       # DTB misses
system.cpu1.itb.accesses                   1929212294                       # DTB accesses
system.cpu1.numCycles                      2285191222                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                 1924022427                       # Number of instructions committed
system.cpu1.committedOps                   1989670555                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses           1820966408                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses              10353740                       # Number of float alu accesses
system.cpu1.num_func_calls                  141104317                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts    181361977                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                  1820966408                       # number of integer instructions
system.cpu1.num_fp_insts                     10353740                       # number of float instructions
system.cpu1.num_int_register_reads         2654816400                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1269327414                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads            21591973                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           14275034                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads          5968541133                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes         1000981556                       # number of times the CC registers were written
system.cpu1.num_mem_refs                    322726080                       # number of memory refs
system.cpu1.num_load_insts                  207927358                       # Number of load instructions
system.cpu1.num_store_insts                 114798722                       # Number of store instructions
system.cpu1.num_idle_cycles              284012662.990082                       # Number of idle cycles
system.cpu1.num_busy_cycles              2001178559.009918                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.875716                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.124284                       # Percentage of idle cycles
system.cpu1.Branches                        304949813                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                  339      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu               1648553864     82.85%     82.85% # Class of executed instruction
system.cpu1.op_class::IntMult                12036974      0.60%     83.46% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     83.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd            1353288      0.07%     83.53% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     83.53% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp             432161      0.02%     83.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt              25240      0.00%     83.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  2      0.00%     83.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc           2361734      0.12%     83.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult            980502      0.05%     83.72% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc        1252696      0.06%     83.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     83.78% # Class of executed instruction
system.cpu1.op_class::MemRead               207927358     10.45%     94.23% # Class of executed instruction
system.cpu1.op_class::MemWrite              114798722      5.77%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1989722880                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     981                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements           977269                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1928281027                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           977781                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1972.099097                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          142                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          140                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       3859397307                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      3859397307                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst   1928232750                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1928232750                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst   1928232750                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1928232750                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst   1928232750                       # number of overall hits
system.cpu1.icache.overall_hits::total     1928232750                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       977269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       977269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       977269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        977269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       977269                       # number of overall misses
system.cpu1.icache.overall_misses::total       977269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst   1929210019                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1929210019                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst   1929210019                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1929210019                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst   1929210019                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1929210019                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000507                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000507                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000507                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000507                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000507                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000507                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements          1127242                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          986.794467                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          321076022                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1128259                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           284.576522                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   986.794467                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.963666                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.963666                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1017                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          438                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.993164                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        645488957                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       645488957                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data    206757591                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      206757591                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data    113808109                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     113808109                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data       184668                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       184668                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       101010                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       101010                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        92751                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        92751                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data    320565700                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       320565700                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data    320750368                       # number of overall hits
system.cpu1.dcache.overall_hits::total      320750368                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       901481                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       901481                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       233462                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       233462                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data        65488                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        65488                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         2217                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2217                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         9344                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         9344                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      1134943                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1134943                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1200431                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1200431                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data    207659072                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    207659072                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data    114041571                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    114041571                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       250156                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       250156                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       103227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       103227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       102095                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       102095                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data    321700643                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    321700643                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data    321950799                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    321950799                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.004341                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004341                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.002047                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002047                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.261789                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.261789                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.021477                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.021477                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.091523                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.091523                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.003528                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003528                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.003729                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003729                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       271599                       # number of writebacks
system.cpu1.dcache.writebacks::total           271599                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                   222838395                       # DTB read hits
system.cpu2.dtb.read_misses                    233651                       # DTB read misses
system.cpu2.dtb.write_hits                  126996552                       # DTB write hits
system.cpu2.dtb.write_misses                    19725                       # DTB write misses
system.cpu2.dtb.flush_tlb                        5810                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                   94943                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                  166964                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                 11041                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                     2718                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses               223072046                       # DTB read accesses
system.cpu2.dtb.write_accesses              127016277                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                        349834947                       # DTB hits
system.cpu2.dtb.misses                         253376                       # DTB misses
system.cpu2.dtb.accesses                    350088323                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                  1987551380                       # ITB inst hits
system.cpu2.itb.inst_misses                     84302                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                        5810                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                   94943                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                   75214                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses              1987635682                       # ITB inst accesses
system.cpu2.itb.hits                       1987551380                       # DTB hits
system.cpu2.itb.misses                          84302                       # DTB misses
system.cpu2.itb.accesses                   1987635682                       # DTB accesses
system.cpu2.numCycles                      2277978006                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                 1979226452                       # Number of instructions committed
system.cpu2.committedOps                   2060180221                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses           1882032794                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses              10329310                       # Number of float alu accesses
system.cpu2.num_func_calls                  143184755                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts    189518941                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                  1882032794                       # number of integer instructions
system.cpu2.num_fp_insts                     10329310                       # number of float instructions
system.cpu2.num_int_register_reads         2765344636                       # number of times the integer registers were read
system.cpu2.num_int_register_writes        1310824503                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads            21485051                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes           14191901                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads          6177119970                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes         1028421045                       # number of times the CC registers were written
system.cpu2.num_mem_refs                    351127188                       # number of memory refs
system.cpu2.num_load_insts                  223141647                       # Number of load instructions
system.cpu2.num_store_insts                 127985541                       # Number of store instructions
system.cpu2.num_idle_cycles              209387216.845335                       # Number of idle cycles
system.cpu2.num_busy_cycles              2068590789.154665                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.908082                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.091918                       # Percentage of idle cycles
system.cpu2.Branches                        315856955                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                 1425      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu               1690769582     82.06%     82.06% # Class of executed instruction
system.cpu2.op_class::IntMult                12085508      0.59%     82.65% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     82.65% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd            1347419      0.07%     82.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     82.71% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp             431784      0.02%     82.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt              26029      0.00%     82.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                 17      0.00%     82.74% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc           2352793      0.11%     82.85% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult            972611      0.05%     82.90% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc        1242357      0.06%     82.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     82.96% # Class of executed instruction
system.cpu2.op_class::MemRead               223141647     10.83%     93.79% # Class of executed instruction
system.cpu2.op_class::MemWrite              127985541      6.21%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                2060356713                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    2177                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements          2039392                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1985637246                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2039904                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           973.397398                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       3977296114                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      3977296114                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst   1985588969                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1985588969                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst   1985588969                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1985588969                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst   1985588969                       # number of overall hits
system.cpu2.icache.overall_hits::total     1985588969                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst      2039392                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2039392                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst      2039392                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2039392                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst      2039392                       # number of overall misses
system.cpu2.icache.overall_misses::total      2039392                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst   1987628361                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1987628361                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst   1987628361                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1987628361                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst   1987628361                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1987628361                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.001026                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001026                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.001026                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001026                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.001026                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001026                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements          1956340                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          993.040738                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          348098684                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1957362                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           177.840728                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   993.040738                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.969766                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.969766                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          667                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          260                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        702190753                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       702190753                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data    220775654                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      220775654                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data    126096358                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     126096358                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data       313067                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       313067                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       396445                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       396445                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       380278                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       380278                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data    346872012                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       346872012                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data    347185079                       # number of overall hits
system.cpu2.dcache.overall_hits::total      347185079                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data      1345777                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1345777                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       514337                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       514337                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data       227245                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       227245                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         6290                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         6290                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        20090                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        20090                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1860114                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1860114                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      2087359                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2087359                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data    222121431                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    222121431                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data    126610695                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    126610695                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data       540312                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       540312                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       402735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       402735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       400368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       400368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data    348732126                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    348732126                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data    349272438                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    349272438                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.006059                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006059                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.004062                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004062                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.420581                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.420581                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.015618                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.015618                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.050179                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.050179                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.005334                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005334                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.005976                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005976                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       735103                       # number of writebacks
system.cpu2.dcache.writebacks::total           735103                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                   210461432                       # DTB read hits
system.cpu3.dtb.read_misses                    203445                       # DTB read misses
system.cpu3.dtb.write_hits                  116293195                       # DTB write hits
system.cpu3.dtb.write_misses                    13961                       # DTB write misses
system.cpu3.dtb.flush_tlb                        5810                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                   94943                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                  156154                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  7822                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                     1881                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses               210664877                       # DTB read accesses
system.cpu3.dtb.write_accesses              116307156                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                        326754627                       # DTB hits
system.cpu3.dtb.misses                         217406                       # DTB misses
system.cpu3.dtb.accesses                    326972033                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                  1926733751                       # ITB inst hits
system.cpu3.itb.inst_misses                     75576                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                        5810                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                   94943                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                   70226                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses              1926809327                       # ITB inst accesses
system.cpu3.itb.hits                       1926733751                       # DTB hits
system.cpu3.itb.misses                          75576                       # DTB misses
system.cpu3.itb.accesses                   1926809327                       # DTB accesses
system.cpu3.numCycles                      2277977240                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                 1921632579                       # Number of instructions committed
system.cpu3.committedOps                   1989395950                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses           1820242630                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses              10421612                       # Number of float alu accesses
system.cpu3.num_func_calls                  140718213                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts    181161184                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                  1820242630                       # number of integer instructions
system.cpu3.num_fp_insts                     10421612                       # number of float instructions
system.cpu3.num_int_register_reads         2660453605                       # number of times the integer registers were read
system.cpu3.num_int_register_writes        1268392336                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads            21709753                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes           14359969                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads          5968041280                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          994748416                       # number of times the CC registers were written
system.cpu3.num_mem_refs                    327642546                       # number of memory refs
system.cpu3.num_load_insts                  210633601                       # Number of load instructions
system.cpu3.num_store_insts                 117008945                       # Number of store instructions
system.cpu3.num_idle_cycles              283403816.666675                       # Number of idle cycles
system.cpu3.num_busy_cycles              1994573423.333325                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.875590                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.124410                       # Percentage of idle cycles
system.cpu3.Branches                        304638501                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                  778      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu               1643337169     82.60%     82.60% # Class of executed instruction
system.cpu3.op_class::IntMult                12064256      0.61%     83.21% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     83.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd            1362529      0.07%     83.28% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     83.28% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp             435959      0.02%     83.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt              25985      0.00%     83.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  1      0.00%     83.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc           2376788      0.12%     83.42% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult            984799      0.05%     83.47% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc        1257749      0.06%     83.53% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     83.53% # Class of executed instruction
system.cpu3.op_class::MemRead               210633601     10.59%     94.12% # Class of executed instruction
system.cpu3.op_class::MemWrite              117008945      5.88%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                1989488559                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1413                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements          1119677                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1925848291                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1120189                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1719.217285                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          185                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           94                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       3854727905                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      3854727905                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst   1925684437                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1925684437                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst   1925684437                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1925684437                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst   1925684437                       # number of overall hits
system.cpu3.icache.overall_hits::total     1925684437                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst      1119677                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1119677                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst      1119677                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1119677                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst      1119677                       # number of overall misses
system.cpu3.icache.overall_misses::total      1119677                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst   1926804114                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1926804114                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst   1926804114                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1926804114                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst   1926804114                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1926804114                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000581                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000581                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000581                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000581                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000581                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000581                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements          1251275                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          984.254701                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          325671387                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1252296                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           260.059432                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   984.254701                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.961186                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.961186                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          656                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          301                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        655263178                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       655263178                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data    209189892                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      209189892                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data    115836489                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     115836489                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data       157450                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       157450                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       198118                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       198118                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data       185554                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       185554                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data    325026381                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       325026381                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data    325183831                       # number of overall hits
system.cpu3.dcache.overall_hits::total      325183831                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       987322                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       987322                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       267063                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       267063                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data       123058                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       123058                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         3677                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3677                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        14551                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        14551                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data      1254385                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1254385                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data      1377443                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1377443                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data    210177214                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    210177214                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data    116103552                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    116103552                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data       280508                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       280508                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       201795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       201795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       200105                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       200105                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data    326280766                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    326280766                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data    326561274                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    326561274                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.004698                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004698                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.002300                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002300                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.438697                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.438697                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.018221                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.018221                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.072717                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.072717                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.003844                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003844                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.004218                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004218                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       339641                       # number of writebacks
system.cpu3.dcache.writebacks::total           339641                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                   208816459                       # DTB read hits
system.cpu4.dtb.read_misses                    201059                       # DTB read misses
system.cpu4.dtb.write_hits                  114054665                       # DTB write hits
system.cpu4.dtb.write_misses                    13279                       # DTB write misses
system.cpu4.dtb.flush_tlb                        5810                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                   94943                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                  147906                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                  6913                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                      929                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses               209017518                       # DTB read accesses
system.cpu4.dtb.write_accesses              114067944                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                        322871124                       # DTB hits
system.cpu4.dtb.misses                         214338                       # DTB misses
system.cpu4.dtb.accesses                    323085462                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                  1934700715                       # ITB inst hits
system.cpu4.itb.inst_misses                     71690                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                        5810                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                   94943                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                   66138                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses              1934772405                       # ITB inst accesses
system.cpu4.itb.hits                       1934700715                       # DTB hits
system.cpu4.itb.misses                          71690                       # DTB misses
system.cpu4.itb.accesses                   1934772405                       # DTB accesses
system.cpu4.numCycles                      2279108606                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                 1929193535                       # Number of instructions committed
system.cpu4.committedOps                   1994847370                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses           1825110069                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses              10415984                       # Number of float alu accesses
system.cpu4.num_func_calls                  141105422                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts    181938700                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                  1825110069                       # number of integer instructions
system.cpu4.num_fp_insts                     10415984                       # number of float instructions
system.cpu4.num_int_register_reads         2662131491                       # number of times the integer registers were read
system.cpu4.num_int_register_writes        1272906185                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads            21705062                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes           14359521                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads          5983714016                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes         1004344656                       # number of times the CC registers were written
system.cpu4.num_mem_refs                    323728439                       # number of memory refs
system.cpu4.num_load_insts                  208962482                       # Number of load instructions
system.cpu4.num_store_insts                 114765957                       # Number of store instructions
system.cpu4.num_idle_cycles              277687949.291770                       # Number of idle cycles
system.cpu4.num_busy_cycles              2001420656.708230                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.878159                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.121841                       # Percentage of idle cycles
system.cpu4.Branches                        305712103                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                  411      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu               1652684463     82.84%     82.84% # Class of executed instruction
system.cpu4.op_class::IntMult                12063682      0.60%     83.45% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     83.45% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd            1362369      0.07%     83.52% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     83.52% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp             435875      0.02%     83.54% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt              25997      0.00%     83.54% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  4      0.00%     83.54% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc           2375583      0.12%     83.66% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult            984863      0.05%     83.71% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc        1257876      0.06%     83.77% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     83.77% # Class of executed instruction
system.cpu4.op_class::MemRead               208962482     10.47%     94.25% # Class of executed instruction
system.cpu4.op_class::MemWrite              114765957      5.75%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                1994919562                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     715                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements          1070164                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs         1933936214                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs          1070676                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1806.275861                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          166                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses       3870604822                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses      3870604822                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst   1933697165                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total     1933697165                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst   1933697165                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total      1933697165                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst   1933697165                       # number of overall hits
system.cpu4.icache.overall_hits::total     1933697165                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst      1070164                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total      1070164                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst      1070164                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total       1070164                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst      1070164                       # number of overall misses
system.cpu4.icache.overall_misses::total      1070164                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst   1934767329                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total   1934767329                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst   1934767329                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total   1934767329                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst   1934767329                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total   1934767329                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000553                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000553                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000553                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000553                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000553                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000553                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements          1125280                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          985.322152                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          321984517                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          1126302                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           285.877604                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   985.322152                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.962229                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.962229                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          668                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        647346298                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       647346298                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data    207710829                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      207710829                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data    113726346                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total     113726346                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data        98684                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total        98684                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       159618                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       159618                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data       150472                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       150472                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data    321437175                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       321437175                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data    321535859                       # number of overall hits
system.cpu4.dcache.overall_hits::total      321535859                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       975407                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       975407                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       178555                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       178555                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data        65307                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total        65307                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data         2457                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         2457                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        10213                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        10213                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data      1153962                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       1153962                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data      1219269                       # number of overall misses
system.cpu4.dcache.overall_misses::total      1219269                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data    208686236                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    208686236                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data    113904901                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total    113904901                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data       163991                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total       163991                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       162075                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       162075                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       160685                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       160685                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data    322591137                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    322591137                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data    322755128                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    322755128                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.004674                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.004674                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.001568                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.001568                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.398235                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.398235                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.015160                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.015160                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.063559                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.063559                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.003577                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.003577                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.003778                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.003778                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       229196                       # number of writebacks
system.cpu4.dcache.writebacks::total           229196                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                   213581004                       # DTB read hits
system.cpu5.dtb.read_misses                    209038                       # DTB read misses
system.cpu5.dtb.write_hits                  117974713                       # DTB write hits
system.cpu5.dtb.write_misses                    13898                       # DTB write misses
system.cpu5.dtb.flush_tlb                        5810                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                   94943                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                  141487                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                  7959                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                      862                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses               213790042                       # DTB read accesses
system.cpu5.dtb.write_accesses              117988611                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                        331555717                       # DTB hits
system.cpu5.dtb.misses                         222936                       # DTB misses
system.cpu5.dtb.accesses                    331778653                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                  1948111650                       # ITB inst hits
system.cpu5.itb.inst_misses                     73648                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                        5810                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                   94943                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                   65072                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses              1948185298                       # ITB inst accesses
system.cpu5.itb.hits                       1948111650                       # DTB hits
system.cpu5.itb.misses                          73648                       # DTB misses
system.cpu5.itb.accesses                   1948185298                       # DTB accesses
system.cpu5.numCycles                      2279050511                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                 1941182765                       # Number of instructions committed
system.cpu5.committedOps                   2011725120                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses           1838859705                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses              10300183                       # Number of float alu accesses
system.cpu5.num_func_calls                  141165164                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts    184666874                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                  1838859705                       # number of integer instructions
system.cpu5.num_fp_insts                     10300183                       # number of float instructions
system.cpu5.num_int_register_reads         2689777986                       # number of times the integer registers were read
system.cpu5.num_int_register_writes        1281319916                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads            21464485                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes           14194569                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads          6032439697                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes         1011160980                       # number of times the CC registers were written
system.cpu5.num_mem_refs                    332617505                       # number of memory refs
system.cpu5.num_load_insts                  213801951                       # Number of load instructions
system.cpu5.num_store_insts                 118815554                       # Number of store instructions
system.cpu5.num_idle_cycles              259370808.820893                       # Number of idle cycles
system.cpu5.num_busy_cycles              2019679702.179107                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.886193                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.113807                       # Percentage of idle cycles
system.cpu5.Branches                        308726170                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                  595      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu               1660876800     82.56%     82.56% # Class of executed instruction
system.cpu5.op_class::IntMult                11959179      0.59%     83.15% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     83.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd            1348294      0.07%     83.22% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     83.22% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp             431601      0.02%     83.24% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt              25913      0.00%     83.24% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  1      0.00%     83.24% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc           2349255      0.12%     83.36% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult            973430      0.05%     83.41% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc        1242822      0.06%     83.47% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     83.47% # Class of executed instruction
system.cpu5.op_class::MemRead               213801951     10.63%     94.09% # Class of executed instruction
system.cpu5.op_class::MemWrite              118815554      5.91%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                2011825395                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     820                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements          1533306                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs         1946821007                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs          1533818                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1269.264676                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses       3897891174                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses      3897891174                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst   1946645628                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total     1946645628                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst   1946645628                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total      1946645628                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst   1946645628                       # number of overall hits
system.cpu5.icache.overall_hits::total     1946645628                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst      1533306                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total      1533306                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst      1533306                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total       1533306                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst      1533306                       # number of overall misses
system.cpu5.icache.overall_misses::total      1533306                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst   1948178934                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total   1948178934                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst   1948178934                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total   1948178934                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst   1948178934                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total   1948178934                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000787                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000787                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000787                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000787                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000787                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000787                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements          1436524                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          985.935777                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          330355857                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          1437545                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           229.805576                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   985.935777                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.962828                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.962828                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          666                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          268                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        665030243                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       665030243                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data    212151776                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      212151776                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data    117461427                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total     117461427                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data       151525                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total       151525                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data       238814                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       238814                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data       228961                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       228961                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data    329613203                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       329613203                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data    329764728                       # number of overall hits
system.cpu5.dcache.overall_hits::total      329764728                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data      1146116                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      1146116                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data       283734                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       283734                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data        92396                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        92396                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data         3502                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         3502                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data        11638                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        11638                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data      1429850                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       1429850                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data      1522246                       # number of overall misses
system.cpu5.dcache.overall_misses::total      1522246                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data    213297892                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    213297892                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data    117745161                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total    117745161                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data       243921                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total       243921                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data       242316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       242316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data       240599                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       240599                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data    331043053                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    331043053                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data    331286974                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    331286974                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.005373                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.005373                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.002410                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.002410                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.378795                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.378795                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.014452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.014452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.048371                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.048371                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.004319                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.004319                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.004595                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.004595                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       387595                       # number of writebacks
system.cpu5.dcache.writebacks::total           387595                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                   214571433                       # DTB read hits
system.cpu6.dtb.read_misses                    207822                       # DTB read misses
system.cpu6.dtb.write_hits                  118328367                       # DTB write hits
system.cpu6.dtb.write_misses                    13276                       # DTB write misses
system.cpu6.dtb.flush_tlb                        5810                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                   94943                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                  138992                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                  8437                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                      641                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses               214779255                       # DTB read accesses
system.cpu6.dtb.write_accesses              118341643                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                        332899800                       # DTB hits
system.cpu6.dtb.misses                         221098                       # DTB misses
system.cpu6.dtb.accesses                    333120898                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                  1945400033                       # ITB inst hits
system.cpu6.itb.inst_misses                     71054                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                        5810                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                   94943                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                   63399                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses              1945471087                       # ITB inst accesses
system.cpu6.itb.hits                       1945400033                       # DTB hits
system.cpu6.itb.misses                          71054                       # DTB misses
system.cpu6.itb.accesses                   1945471087                       # DTB accesses
system.cpu6.numCycles                      2278150207                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                 1938261242                       # Number of instructions committed
system.cpu6.committedOps                   2008825755                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses           1835919781                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses              10296521                       # Number of float alu accesses
system.cpu6.num_func_calls                  140838788                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts    184653786                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                  1835919781                       # number of integer instructions
system.cpu6.num_fp_insts                     10296521                       # number of float instructions
system.cpu6.num_int_register_reads         2687246006                       # number of times the integer registers were read
system.cpu6.num_int_register_writes        1278548348                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads            21463931                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes           14193239                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads          6023409187                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes         1008081970                       # number of times the CC registers were written
system.cpu6.num_mem_refs                    333958388                       # number of memory refs
system.cpu6.num_load_insts                  214797287                       # Number of load instructions
system.cpu6.num_store_insts                 119161101                       # Number of store instructions
system.cpu6.num_idle_cycles              261960607.728650                       # Number of idle cycles
system.cpu6.num_busy_cycles              2016189599.271350                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.885012                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.114988                       # Percentage of idle cycles
system.cpu6.Branches                        308444770                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                  627      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu               1656562369     82.46%     82.46% # Class of executed instruction
system.cpu6.op_class::IntMult                12025451      0.60%     83.06% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     83.06% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd            1348518      0.07%     83.13% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     83.13% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp             431840      0.02%     83.15% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt              26001      0.00%     83.15% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  3      0.00%     83.15% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc           2349567      0.12%     83.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult            973269      0.05%     83.31% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc        1242763      0.06%     83.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     83.38% # Class of executed instruction
system.cpu6.op_class::MemRead               214797287     10.69%     94.07% # Class of executed instruction
system.cpu6.op_class::MemWrite              119161101      5.93%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                2008918796                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     936                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements          1566197                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs         1943941948                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs          1566709                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          1240.780482                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          176                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          114                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses       3892497815                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses      3892497815                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst   1943899612                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total     1943899612                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst   1943899612                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total      1943899612                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst   1943899612                       # number of overall hits
system.cpu6.icache.overall_hits::total     1943899612                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst      1566197                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total      1566197                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst      1566197                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total       1566197                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst      1566197                       # number of overall misses
system.cpu6.icache.overall_misses::total      1566197                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst   1945465809                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total   1945465809                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst   1945465809                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total   1945465809                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst   1945465809                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total   1945465809                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000805                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000805                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000805                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000805                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000805                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000805                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements          1471732                       # number of replacements
system.cpu6.dcache.tags.tagsinuse         1004.641725                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          331674530                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs          1472751                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           225.207472                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data  1004.641725                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.981095                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.981095                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          667                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          282                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        667730711                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       667730711                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data    213130178                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      213130178                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data    117827386                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total     117827386                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data       151010                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total       151010                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data       234991                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       234991                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data       227605                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       227605                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data    330957564                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       330957564                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data    331108574                       # number of overall hits
system.cpu6.dcache.overall_hits::total      331108574                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data      1170778                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total      1170778                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data       274932                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       274932                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data        83914                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total        83914                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data         3430                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         3430                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         9321                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         9321                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data      1445710                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       1445710                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data      1529624                       # number of overall misses
system.cpu6.dcache.overall_misses::total      1529624                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data    214300956                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    214300956                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data    118102318                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total    118102318                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data       234924                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total       234924                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data       238421                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       238421                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data       236926                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       236926                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data    332403274                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    332403274                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data    332638198                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    332638198                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.005463                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.005463                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.002328                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.002328                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.357196                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.357196                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.014386                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.014386                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.039341                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.039341                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.004349                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.004349                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.004598                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.004598                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       394769                       # number of writebacks
system.cpu6.dcache.writebacks::total           394769                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                   350796001                       # DTB read hits
system.cpu7.dtb.read_misses                    767889                       # DTB read misses
system.cpu7.dtb.write_hits                  276980917                       # DTB write hits
system.cpu7.dtb.write_misses                   127903                       # DTB write misses
system.cpu7.dtb.flush_tlb                        5810                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                   94943                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                  331413                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                 67218                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                    33339                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses               351563890                       # DTB read accesses
system.cpu7.dtb.write_accesses              277108820                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                        627776918                       # DTB hits
system.cpu7.dtb.misses                         895792                       # DTB misses
system.cpu7.dtb.accesses                    628672710                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                  1382077880                       # ITB inst hits
system.cpu7.itb.inst_misses                    341814                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                        5810                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                   94943                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                  196243                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses              1382419694                       # ITB inst accesses
system.cpu7.itb.hits                       1382077880                       # DTB hits
system.cpu7.itb.misses                         341814                       # DTB misses
system.cpu7.itb.accesses                   1382419694                       # DTB accesses
system.cpu7.numCycles                      2285248016                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                 1338569428                       # Number of instructions committed
system.cpu7.committedOps                   1625679232                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses           1441913149                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                802534                       # Number of float alu accesses
system.cpu7.num_func_calls                   54859728                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts    161761154                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                  1441913149                       # number of integer instructions
system.cpu7.num_fp_insts                       802534                       # number of float instructions
system.cpu7.num_int_register_reads         2557827003                       # number of times the integer registers were read
system.cpu7.num_int_register_writes         990194087                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads              588142                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes             215162                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads          4830783920                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes          594941526                       # number of times the CC registers were written
system.cpu7.num_mem_refs                    638291055                       # number of memory refs
system.cpu7.num_load_insts                  354892508                       # Number of load instructions
system.cpu7.num_store_insts                 283398547                       # Number of store instructions
system.cpu7.num_idle_cycles              610389028.492840                       # Number of idle cycles
system.cpu7.num_busy_cycles              1674858987.507160                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.732900                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.267100                       # Percentage of idle cycles
system.cpu7.Branches                        226319388                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                16948      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                989133472     60.75%     60.75% # Class of executed instruction
system.cpu7.op_class::IntMult                  734991      0.05%     60.79% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                183      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                366      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                183      0.00%     60.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc             66762      0.00%     60.80% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     60.80% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     60.80% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     60.80% # Class of executed instruction
system.cpu7.op_class::MemRead               354892508     21.80%     82.59% # Class of executed instruction
system.cpu7.op_class::MemWrite              283398547     17.41%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                1628243960                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                   15052                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements         18292094                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs         1364045221                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs         18292606                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            74.568119                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0          308                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses       2782898024                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses      2782898024                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst   1364010871                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total     1364010871                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst   1364010871                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total      1364010871                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst   1364010871                       # number of overall hits
system.cpu7.icache.overall_hits::total     1364010871                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst     18292094                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total     18292094                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst     18292094                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total      18292094                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst     18292094                       # number of overall misses
system.cpu7.icache.overall_misses::total     18292094                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst   1382302965                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total   1382302965                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst   1382302965                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total   1382302965                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst   1382302965                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total   1382302965                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.013233                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.013233                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.013233                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.013233                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.013233                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.013233                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements         15420054                       # number of replacements
system.cpu7.dcache.tags.tagsinuse         1007.795640                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          613171856                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs         15421078                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            39.761932                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data  1007.795640                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.984175                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.984175                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0          305                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          654                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses       1272462656                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses      1272462656                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data    331949024                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      331949024                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data    266393154                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total     266393154                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data      3915511                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total      3915511                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data      5259564                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total      5259564                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data      5285601                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total      5285601                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data    598342178                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       598342178                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data    602257689                       # number of overall hits
system.cpu7.dcache.overall_hits::total      602257689                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data      7638782                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      7638782                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data      5360585                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      5360585                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data      2625496                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total      2625496                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data        69178                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        69178                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data         8417                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         8417                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data     12999367                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      12999367                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data     15624863                       # number of overall misses
system.cpu7.dcache.overall_misses::total     15624863                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data    339587806                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    339587806                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data    271753739                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total    271753739                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data      6541007                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total      6541007                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data      5328742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total      5328742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data      5294018                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total      5294018                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data    611341545                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    611341545                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data    617882552                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    617882552                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.022494                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.022494                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.019726                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.019726                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.401390                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.401390                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.012982                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.012982                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.001590                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.001590                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.021264                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.021264                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.025288                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.025288                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks      9347209                       # number of writebacks
system.cpu7.dcache.writebacks::total          9347209                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                82055                       # number of replacements
system.iocache.tags.tagsinuse               15.002692                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                82063                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.002692                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.937668                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.937668                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023     0.500000                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               738495                       # Number of tag accesses
system.iocache.tags.data_accesses              738495                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide        81360                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        81360                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide          695                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              695                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide          695                       # number of demand (read+write) misses
system.iocache.demand_misses::total               695                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide          695                       # number of overall misses
system.iocache.overall_misses::total              695                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide          695                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            695                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide        81360                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        81360                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide          695                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             695                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide          695                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            695                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      81360                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
