// Seed: 4286253160
module module_0 (
    output wire id_0,
    output supply0 id_1,
    input uwire id_2,
    input wand id_3,
    input supply0 id_4,
    output tri0 id_5,
    input uwire id_6
    , id_19,
    output tri id_7,
    input wire id_8,
    output wor id_9,
    input uwire id_10,
    input supply1 id_11,
    input wand id_12,
    output wor id_13,
    input supply0 id_14,
    input uwire id_15,
    output supply0 id_16,
    input tri id_17
);
  assign id_13 = id_12;
endmodule
module module_1 (
    input tri   id_0,
    input tri1  id_1,
    input uwire id_2,
    input wand  id_3,
    input uwire id_4,
    input wand  id_5
);
  always id_7 = 1;
  assign id_7 = id_1;
  module_0(
      id_7,
      id_7,
      id_7,
      id_2,
      id_5,
      id_7,
      id_1,
      id_7,
      id_2,
      id_7,
      id_3,
      id_2,
      id_7,
      id_7,
      id_1,
      id_7,
      id_7,
      id_3
  );
  assign id_7 = 1'b0;
endmodule
